
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000359                       # Number of seconds simulated
sim_ticks                                   358822000                       # Number of ticks simulated
final_tick                               2259635215000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              181376753                       # Simulator instruction rate (inst/s)
host_op_rate                                181369775                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              613647535                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729188                       # Number of bytes of host memory used
host_seconds                                     0.58                       # Real time elapsed on the host
sim_insts                                   106049530                       # Number of instructions simulated
sim_ops                                     106049530                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus1.inst       241024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       853952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1094976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       241024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        241024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       555968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          555968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        13343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8687                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8687                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus1.inst    671709093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data   2379876373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3051585466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    671709093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        671709093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1549425621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1549425621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1549425621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    671709093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data   2379876373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4601011086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358627000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358800500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                0                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          372.181701                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   370.465377                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     1.716325                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.723565                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.003352                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.726917                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              312                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             312                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           81                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             81                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           61                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            61                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            2                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            1                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          142                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             142                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          142                       # number of overall hits
system.cpu0.dcache.overall_hits::total            142                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            4                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::total            6                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              776                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             776                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          388                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            388                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          388                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             388                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          388                       # number of overall hits
system.cpu0.icache.overall_hits::total            388                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          388                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          388                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          388                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          388                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2366                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     476     49.22%     49.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    491     50.78%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 967                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      474     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     474     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  948                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               336307000     93.70%     93.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               22615500      6.30%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358922500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995798                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.965377                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.980352                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      5.56%      5.56% # number of syscalls executed
system.cpu1.kern.syscall::3                         2     11.11%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     11.11%     27.78% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      5.56%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      5.56%     38.89% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      5.56%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     16.67%     61.11% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      5.56%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      5.56%     72.22% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     22.22%     94.44% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      5.56%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    18                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  112      9.96%     10.05% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.44%     10.50% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  793     70.55%     81.05% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.18%     81.23% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.09%     81.32% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.09%     81.41% # number of callpals executed
system.cpu1.kern.callpal::rti                     174     15.48%     96.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                  31      2.76%     99.64% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.36%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1124                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              286                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                172                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                172                      
system.cpu1.kern.mode_good::user                  172                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.601399                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.751092                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         257434000     71.72%     71.72% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           101488500     28.28%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     112                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            18811                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.990968                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             240770                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18811                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.799426                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    24.181796                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   487.809171                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.047230                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.952752                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           537875                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          537875                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       122303                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         122303                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       114064                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        114064                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2247                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2247                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       236367                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          236367                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       236367                       # number of overall hits
system.cpu1.dcache.overall_hits::total         236367                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9320                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9320                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         9321                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9321                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          227                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           10                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18641                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18641                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18641                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18641                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       131623                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       131623                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       123385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       123385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       255008                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       255008                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       255008                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       255008                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.070808                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070808                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.075544                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.075544                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.073100                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.073100                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.073100                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.073100                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12127                       # number of writebacks
system.cpu1.dcache.writebacks::total            12127                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7397                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.966656                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             710707                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7397                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            96.080438                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.902240                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   487.064416                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.048637                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.951298                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1442026                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1442026                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       709913                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         709913                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       709913                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          709913                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       709913                       # number of overall hits
system.cpu1.icache.overall_hits::total         709913                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7400                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7400                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7400                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7400                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7400                       # number of overall misses
system.cpu1.icache.overall_misses::total         7400                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       717313                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       717313                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       717313                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       717313                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       717313                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       717313                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010316                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010316                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010316                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010316                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010316                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010316                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7397                       # number of writebacks
system.cpu1.icache.writebacks::total             7397                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   2                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       16                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17924                       # number of replacements
system.l2.tags.tagsinuse                  3993.635215                       # Cycle average of tags in use
system.l2.tags.total_refs                       22403                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17924                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.249888                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1796.819258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         8.811544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         3.155250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        17.233832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        47.481895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   891.770644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1228.362791                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.438677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.002151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.004207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.011592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.217717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.299893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975009                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2898                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    427994                       # Number of tag accesses
system.l2.tags.data_accesses                   427994                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12127                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12127                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5942                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5942                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1111                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3634                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3634                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         4134                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4135                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3634                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5245                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8880                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3634                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5245                       # number of overall hits
system.l2.overall_hits::total                    8880                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         8137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8137                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3766                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3766                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         5206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5206                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus1.inst         3766                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13343                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17109                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus1.inst         3766                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13343                       # number of overall misses
system.l2.overall_misses::total                 17109                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12127                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12127                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5942                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5942                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         9248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         7400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         9340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         7400                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        18588                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25989                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         7400                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        18588                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25989                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.879866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879866                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.508919                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.508919                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.557388                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.557328                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.508919                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.717829                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.658317                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.508919                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.717829                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.658317                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8687                       # number of writebacks
system.l2.writebacks::total                      8687                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               8972                       # Transaction distribution
system.membus.trans_dist::WriteReq                  2                       # Transaction distribution
system.membus.trans_dist::WriteResp                 2                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8687                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7817                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               53                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             12                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8160                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8137                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8972                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        50813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  50817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1650944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1650960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1650960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             33703                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   33703    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               33703                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  86                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 69                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 155                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4518860160                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                388                       # Number of instructions committed
system.switch_cpus0.committedOps                  388                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          364                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           32                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 364                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          488                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          261                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  156                       # number of memory refs
system.switch_cpus0.num_load_insts                 86                       # Number of load instructions
system.switch_cpus0.num_store_insts                70                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4516423298.719133                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2436861.280867                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000539                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999461                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            7      1.80%      1.80% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              198     51.03%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              95     24.48%     77.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             71     18.30%     95.62% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.38%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               388                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              132850                       # DTB read hits
system.switch_cpus1.dtb.read_misses               736                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           43399                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             125480                       # DTB write hits
system.switch_cpus1.dtb.write_misses              149                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20613                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              258330                       # DTB hits
system.switch_cpus1.dtb.data_misses               885                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           64012                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             222333                       # ITB hits
system.switch_cpus1.itb.fetch_misses              331                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         222664                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  717644                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             716402                       # Number of instructions committed
system.switch_cpus1.committedOps               716402                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       689690                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3891                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              14413                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        76395                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              689690                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3891                       # number of float instructions
system.switch_cpus1.num_int_register_reads       971131                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       481283                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2507                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2473                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               260615                       # number of memory refs
system.switch_cpus1.num_load_insts             134635                       # Number of load instructions
system.switch_cpus1.num_store_insts            125980                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles            717644                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.Branches                    95634                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        14763      2.06%      2.06% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           418138     58.29%     60.35% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             720      0.10%     60.45% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1218      0.17%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.03%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          138685     19.33%     79.99% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         126326     17.61%     97.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         17233      2.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            717313                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        52495                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        26293                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2165                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1446                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1144                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          302                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             16950                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 2                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12127                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5942                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6046                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              54                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             66                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9271                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9271                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7400                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9550                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        55931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       853888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1980424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2834576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           17924                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            70421                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086664                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.296771                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  64632     91.78%     91.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5475      7.77%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    314      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70421                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.042376                       # Number of seconds simulated
sim_ticks                                 42376117500                       # Number of ticks simulated
final_tick                               2302384655500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2839916                       # Simulator instruction rate (inst/s)
host_op_rate                                  2839915                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              629862355                       # Simulator tick rate (ticks/s)
host_mem_usage                                 731396                       # Number of bytes of host memory used
host_seconds                                    67.28                       # Real time elapsed on the host
sim_insts                                   191064794                       # Number of instructions simulated
sim_ops                                     191064794                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      3312896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    139547200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       101248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       237376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          143198720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      3312896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       101248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3414144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    117435328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       117435328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        51764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      2180425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2237480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1834927                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1834927                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     78178375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data   3293062419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      2389270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      5601646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3379231710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     78178375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      2389270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         80567645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2771262091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2771262091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2771262091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     78178375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data   3293062419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      2389270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      5601646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6150493801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     373                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     78622                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   25460     47.72%     47.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    211      0.40%     48.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     43      0.08%     48.19% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.00%     48.19% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  27643     51.81%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               53358                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    24167     49.74%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     211      0.43%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      43      0.09%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.00%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   24166     49.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                48588                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             38687922500     91.30%     91.30% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               15408500      0.04%     91.33% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2107000      0.00%     91.34% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.00%     91.34% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3670786000      8.66%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         42376336000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.949214                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.874218                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.910604                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         3      8.82%      8.82% # number of syscalls executed
system.cpu0.kern.syscall::4                         3      8.82%     17.65% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      2.94%     20.59% # number of syscalls executed
system.cpu0.kern.syscall::17                        4     11.76%     32.35% # number of syscalls executed
system.cpu0.kern.syscall::45                        1      2.94%     35.29% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      2.94%     38.24% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      2.94%     41.18% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      2.94%     44.12% # number of syscalls executed
system.cpu0.kern.syscall::71                       15     44.12%     88.24% # number of syscalls executed
system.cpu0.kern.syscall::73                        1      2.94%     91.18% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      2.94%     94.12% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      2.94%     97.06% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      2.94%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    34                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    2      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  139      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::tbi                       5      0.01%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpipl                45159     83.50%     83.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                    729      1.35%     85.11% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%     85.12% # number of callpals executed
system.cpu0.kern.callpal::rti                    7944     14.69%     99.80% # number of callpals executed
system.cpu0.kern.callpal::callsys                  50      0.09%     99.90% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.00%     99.90% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 53      0.10%    100.00% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 54085                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             8083                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               6420                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               6420                      
system.cpu0.kern.mode_good::user                 6420                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.794260                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.885334                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       19614572500     46.29%     46.29% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         22761763500     53.71%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     139                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          2406102                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.878222                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           29238451                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2406102                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.151792                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.878222                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999762                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999762                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         65949092                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        65949092                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      7696642                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        7696642                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     21477649                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      21477649                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        90623                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        90623                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       100026                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       100026                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     29174291                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        29174291                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     29174291                       # number of overall hits
system.cpu0.dcache.overall_hits::total       29174291                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       664394                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       664394                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1732470                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1732470                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         9547                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9547                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           46                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      2396864                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2396864                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      2396864                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2396864                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8361036                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8361036                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     23210119                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23210119                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       100170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       100170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       100072                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       100072                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     31571155                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     31571155                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     31571155                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     31571155                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.079463                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.079463                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.074643                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.074643                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.095308                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.095308                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.000460                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000460                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.075919                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.075919                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.075919                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.075919                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1808978                       # number of writebacks
system.cpu0.dcache.writebacks::total          1808978                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           202571                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           81575525                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           202571                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           402.700905                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000513                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999487                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           92                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        168085631                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       168085631                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     83738959                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       83738959                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     83738959                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        83738959                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     83738959                       # number of overall hits
system.cpu0.icache.overall_hits::total       83738959                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       202571                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       202571                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       202571                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        202571                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       202571                       # number of overall misses
system.cpu0.icache.overall_misses::total       202571                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     83941530                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     83941530                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     83941530                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     83941530                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     83941530                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     83941530                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002413                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002413                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002413                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002413                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002413                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002413                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       202571                       # number of writebacks
system.cpu0.icache.writebacks::total           202571                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      45                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1467                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     396     35.01%     35.01% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     43      3.80%     38.82% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.18%     38.99% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    690     61.01%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1131                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      396     47.43%     47.43% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      43      5.15%     52.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.24%     52.81% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     394     47.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  835                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             41924255000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2107000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 285500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               31890500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         41958538000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.571014                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.738285                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.08%      0.08% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   11      0.92%      1.00% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.17%      1.17% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1023     85.54%     86.71% # number of callpals executed
system.cpu1.kern.callpal::rdps                     86      7.19%     93.90% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.08%     93.98% # number of callpals executed
system.cpu1.kern.callpal::rti                      63      5.27%     99.25% # number of callpals executed
system.cpu1.kern.callpal::callsys                   8      0.67%     99.92% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.08%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1196                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               28                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 18                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 46                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 19                      
system.cpu1.kern.mode_good::user                   18                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.678571                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.021739                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.413043                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          45460500     12.46%     12.46% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            78116000     21.40%     33.86% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle           241376500     66.14%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      11                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             4810                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          472.231718                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              98545                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4810                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            20.487526                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   472.231718                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.922328                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.922328                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           247209                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          247209                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        67080                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          67080                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        47768                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         47768                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          405                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          405                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          466                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          466                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       114848                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          114848                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       114848                       # number of overall hits
system.cpu1.dcache.overall_hits::total         114848                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2991                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2991                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2187                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2187                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           96                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           35                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           35                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5178                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5178                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5178                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5178                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        70071                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        70071                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        49955                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        49955                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          501                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          501                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       120026                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       120026                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       120026                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       120026                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.042685                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.042685                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.043779                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.043779                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.191617                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.191617                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.069860                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.069860                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.043141                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.043141                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.043141                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.043141                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2778                       # number of writebacks
system.cpu1.dcache.writebacks::total             2778                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2646                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999881                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             263905                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2646                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            99.737339                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999881                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           658683                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          658683                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       325371                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         325371                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       325371                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          325371                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       325371                       # number of overall hits
system.cpu1.icache.overall_hits::total         325371                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2647                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2647                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2647                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2647                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2647                       # number of overall misses
system.cpu1.icache.overall_misses::total         2647                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       328018                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       328018                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       328018                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       328018                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       328018                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       328018                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.008070                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008070                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.008070                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008070                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.008070                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008070                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2646                       # number of writebacks
system.cpu1.icache.writebacks::total             2646                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2147                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2147                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179936                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179936                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1082                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  364166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9553                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11366641                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               177780                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          372                       # number of demand (read+write) misses
system.iocache.demand_misses::total               372                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          372                       # number of overall misses
system.iocache.overall_misses::total              372                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          372                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             372                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          372                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            372                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2266865                       # number of replacements
system.l2.tags.tagsinuse                  3969.507300                       # Cycle average of tags in use
system.l2.tags.total_refs                     1163767                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2266865                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.513382                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2798.257694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         1.168331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.015151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.004702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.030505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   112.696380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1047.964168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     5.392769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     3.977600                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.683168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.027514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.255851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969118                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          660                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2437                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          766                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994629                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45359535                       # Number of tag accesses
system.l2.tags.data_accesses                 45359535                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1811756                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1811756                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       173003                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           173003                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           65                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  108                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        95212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          178                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 95390                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       150807                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1065                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             151872                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       130455                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            131573                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       150807                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       225667                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1065                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1296                       # number of demand (read+write) hits
system.l2.demand_hits::total                   378835                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       150807                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       225667                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1065                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1296                       # number of overall hits
system.l2.overall_hits::total                  378835                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 54                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data      1637140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1864                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1639004                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        51764                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1582                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            53346                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       543337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1845                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          545182                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        51764                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      2180477                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1582                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3709                       # number of demand (read+write) misses
system.l2.demand_misses::total                2237532                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        51764                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      2180477                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1582                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3709                       # number of overall misses
system.l2.overall_misses::total               2237532                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      1811756                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1811756                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       173003                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       173003                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           71                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           91                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              162                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1732352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1734394                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       202571                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2647                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         205218                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       673792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2963                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        676755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       202571                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      2406144                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2647                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5005                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2616367                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       202571                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      2406144                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2647                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5005                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2616367                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.394366                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.285714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.333333                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.850000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.945039                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.912831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.945001                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.255535                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.597658                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.259948                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.806387                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.622680                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.805583                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.255535                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.906212                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.597658                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.741059                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.855206                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.255535                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.906212                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.597658                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.741059                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.855206                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1657519                       # number of writebacks
system.l2.writebacks::total                   1657519                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1775                       # Transaction distribution
system.membus.trans_dist::ReadResp             600675                       # Transaction distribution
system.membus.trans_dist::WriteReq               2528                       # Transaction distribution
system.membus.trans_dist::WriteResp              2528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1834927                       # Transaction distribution
system.membus.trans_dist::CleanEvict           566781                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              162                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             78                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             107                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1638997                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1638968                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        598900                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       532968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       532968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         8606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6699668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6708274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7241242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11377920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11377920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9553                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    249280960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    249290513                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               260668433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           4821944                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4821944    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4821944                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits             8460661                       # DTB read hits
system.switch_cpus0.dtb.read_misses              6195                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses         3593941                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           23320153                       # DTB write hits
system.switch_cpus0.dtb.write_misses            17751                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       13387348                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            31780814                       # DTB hits
system.switch_cpus0.dtb.data_misses             23946                       # DTB misses
system.switch_cpus0.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        16981289                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           46347263                       # ITB hits
system.switch_cpus0.itb.fetch_misses              315                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       46347578                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                84752608                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts           83917563                       # Number of instructions committed
system.switch_cpus0.committedOps             83917563                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     76516881                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          5608                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             767097                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      6724958                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            76516881                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 5608                       # number of float instructions
system.switch_cpus0.num_int_register_reads    111917099                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     44909963                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         1298                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         1318                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             31807565                       # number of memory refs
system.switch_cpus0.num_load_insts            8469188                       # Number of load instructions
system.switch_cpus0.num_store_insts          23338377                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      810754.334147                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      83941853.665853                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.990434                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.009566                       # Percentage of idle cycles
system.switch_cpus0.Branches                  7673974                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass      7021438      8.36%      8.36% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         44384883     52.88%     61.24% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           59955      0.07%     61.31% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.31% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           3261      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt             50      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv             19      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         8600273     10.25%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       23349124     27.82%     99.38% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        522526      0.62%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          83941530                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               70471                       # DTB read hits
system.switch_cpus1.dtb.read_misses               103                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           34080                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              50486                       # DTB write hits
system.switch_cpus1.dtb.write_misses               14                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20173                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              120957                       # DTB hits
system.switch_cpus1.dtb.data_misses               117                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           54253                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             170384                       # ITB hits
system.switch_cpus1.itb.fetch_misses               99                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         170483                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                83917121                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             327891                       # Number of instructions committed
system.switch_cpus1.committedOps               327891                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       316464                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           384                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               9442                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        31779                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              316464                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  384                       # number of float instructions
system.switch_cpus1.num_int_register_reads       433973                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       230421                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               121264                       # number of memory refs
system.switch_cpus1.num_load_insts              70675                       # Number of load instructions
system.switch_cpus1.num_store_insts             50589                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      83592281.687856                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      324839.312144                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.003871                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.996129                       # Percentage of idle cycles
system.switch_cpus1.Branches                    44743                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5530      1.69%      1.69% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           192758     58.76%     60.45% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             392      0.12%     60.57% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.57% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             45      0.01%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.58% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           71494     21.80%     82.38% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          50869     15.51%     97.89% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6927      2.11%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            328018                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      5233113                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2616510                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        63282                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          43766                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        36495                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         7271                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1775                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            884021                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2528                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1811756                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       173003                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          568426                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             234                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            81                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            315                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1734423                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1734423                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        205218                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       677028                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       576127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      7197180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7795759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     23907584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    269786849                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       298560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       507952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              294500945                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2622425                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7859841                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.022605                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.154749                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7689451     97.83%     97.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 163107      2.08%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   7283      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7859841                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.906562                       # Number of seconds simulated
sim_ticks                                906562011500                       # Number of ticks simulated
final_tick                               3208946667000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1626841                       # Simulator instruction rate (inst/s)
host_op_rate                                  1626841                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              438868295                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732420                       # Number of bytes of host memory used
host_seconds                                  2065.68                       # Real time elapsed on the host
sim_insts                                  3360534310                       # Number of instructions simulated
sim_ops                                    3360534310                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst     16763712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    106782848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     11374592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    102565888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          237487040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     16763712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     11374592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      28138304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    159169152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       159169152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       261933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      1668482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       177728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      1602592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3710735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2487018                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2487018                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     18491523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    117788796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     12546954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    113137200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             261964473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     18491523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     12546954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31038477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       175574478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175574478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       175574478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     18491523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    117788796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     12546954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    113137200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            437538952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      27                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    185981                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   25002     41.47%     41.47% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    928      1.54%     43.01% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    905      1.50%     44.51% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  33455     55.49%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               60290                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    25002     48.25%     48.25% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     928      1.79%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     905      1.75%     51.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   24979     48.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                51814                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            904214472500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               45472000      0.01%     99.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              179080000      0.02%     99.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2122861500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        906561886000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.746645                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.859413                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         2      0.22%      0.22% # number of syscalls executed
system.cpu0.kern.syscall::17                      129     14.19%     14.41% # number of syscalls executed
system.cpu0.kern.syscall::71                        7      0.77%     15.18% # number of syscalls executed
system.cpu0.kern.syscall::73                        2      0.22%     15.40% # number of syscalls executed
system.cpu0.kern.syscall::74                       22      2.42%     17.82% # number of syscalls executed
system.cpu0.kern.syscall::75                      747     82.18%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   909                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  850      1.05%      1.05% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 1792      2.21%      3.26% # number of callpals executed
system.cpu0.kern.callpal::tbi                      13      0.02%      3.27% # number of callpals executed
system.cpu0.kern.callpal::swpipl                49773     61.37%     64.64% # number of callpals executed
system.cpu0.kern.callpal::rdps                   3490      4.30%     68.94% # number of callpals executed
system.cpu0.kern.callpal::rti                    8684     10.71%     79.65% # number of callpals executed
system.cpu0.kern.callpal::callsys                 970      1.20%     80.85% # number of callpals executed
system.cpu0.kern.callpal::imb                      13      0.02%     80.86% # number of callpals executed
system.cpu0.kern.callpal::rdunique              15522     19.14%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 81107                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            10476                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               8637                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               8637                      
system.cpu0.kern.mode_good::user                 8637                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.824456                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.903783                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       21075109000      2.32%      2.32% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        885486777000     97.68%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    1792                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         10998011                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.748935                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          534259660                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         10998011                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            48.577844                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.748935                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999510                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999510                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          287                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1101327265                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1101327265                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    379134746                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      379134746                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    154735853                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     154735853                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       116465                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       116465                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       131842                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       131842                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    533870599                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       533870599                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    533870599                       # number of overall hits
system.cpu0.dcache.overall_hits::total      533870599                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      8323045                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8323045                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      2688510                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2688510                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        19360                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        19360                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         3947                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3947                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     11011555                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11011555                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     11011555                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11011555                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    387457791                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    387457791                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    157424363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    157424363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       135825                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       135825                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       135789                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       135789                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    544882154                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    544882154                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    544882154                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    544882154                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021481                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021481                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.017078                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.017078                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.142536                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.142536                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.029067                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.029067                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020209                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020209                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020209                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020209                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks     10067010                       # number of writebacks
system.cpu0.dcache.writebacks::total         10067010                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           865244                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1767611464                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           865244                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2042.905197                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          263                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       3586235492                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      3586235492                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   1791819880                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1791819880                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   1791819880                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1791819880                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   1791819880                       # number of overall hits
system.cpu0.icache.overall_hits::total     1791819880                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       865244                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       865244                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       865244                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        865244                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       865244                       # number of overall misses
system.cpu0.icache.overall_misses::total       865244                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   1792685124                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1792685124                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   1792685124                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1792685124                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   1792685124                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1792685124                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000483                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000483                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000483                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000483                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000483                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000483                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       865244                       # number of writebacks
system.cpu0.icache.writebacks::total           865244                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     252                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    164736                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   13652     37.37%     37.37% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    928      2.54%     39.91% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    850      2.33%     42.24% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  21102     57.76%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               36532                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    13652     47.00%     47.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     928      3.19%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     850      2.93%     53.12% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   13616     46.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                29046                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            904338901000     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               45472000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              166432000      0.02%     99.81% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1698809500      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        906249614500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.645247                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.795084                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         4      0.44%      0.44% # number of syscalls executed
system.cpu1.kern.syscall::17                       20      2.19%      2.62% # number of syscalls executed
system.cpu1.kern.syscall::71                        1      0.11%      2.73% # number of syscalls executed
system.cpu1.kern.syscall::73                        7      0.77%      3.50% # number of syscalls executed
system.cpu1.kern.syscall::74                      883     96.50%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   915                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  905      1.14%      1.14% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 2497      3.14%      4.28% # number of callpals executed
system.cpu1.kern.callpal::tbi                      14      0.02%      4.30% # number of callpals executed
system.cpu1.kern.callpal::swpipl                29429     37.03%     41.33% # number of callpals executed
system.cpu1.kern.callpal::rdps                   3641      4.58%     45.91% # number of callpals executed
system.cpu1.kern.callpal::rti                    5325      6.70%     52.61% # number of callpals executed
system.cpu1.kern.callpal::callsys                2046      2.57%     55.19% # number of callpals executed
system.cpu1.kern.callpal::imb                      14      0.02%     55.21% # number of callpals executed
system.cpu1.kern.callpal::rdunique              35595     44.79%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 79466                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             7532                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               5057                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                290                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               5081                      
system.cpu1.kern.mode_good::user                 5057                      
system.cpu1.kern.mode_good::idle                   24                      
system.cpu1.kern.mode_switch_good::kernel     0.674588                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.082759                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.789036                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        4908110500      0.52%      0.52% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        683404993000     72.13%     72.65% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        259092774000     27.35%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    2497                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          5526278                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          506.752422                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          325487621                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5526278                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            58.898163                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   506.752422                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.989751                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989751                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        667667480                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       667667480                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    240516286                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      240516286                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     84750374                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      84750374                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       109668                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       109668                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       121063                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       121063                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    325266660                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       325266660                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    325266660                       # number of overall hits
system.cpu1.dcache.overall_hits::total      325266660                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      4081086                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4081086                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      1464599                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1464599                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        15127                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        15127                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         3454                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3454                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      5545685                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5545685                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      5545685                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5545685                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    244597372                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    244597372                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     86214973                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     86214973                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       124795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       124795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       124517                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       124517                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    330812345                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    330812345                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    330812345                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    330812345                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016685                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016685                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.016988                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.016988                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.121215                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.121215                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.027739                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.027739                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.016764                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016764                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.016764                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016764                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      4658613                       # number of writebacks
system.cpu1.dcache.writebacks::total          4658613                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           648758                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1339846210                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           648758                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2065.248074                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          281                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       2754520380                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      2754520380                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   1376287053                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1376287053                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   1376287053                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1376287053                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   1376287053                       # number of overall hits
system.cpu1.icache.overall_hits::total     1376287053                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       648758                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       648758                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       648758                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        648758                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       648758                       # number of overall misses
system.cpu1.icache.overall_misses::total       648758                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   1376935811                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1376935811                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   1376935811                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1376935811                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   1376935811                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1376935811                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000471                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000471                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000471                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000471                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000471                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000471                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       648758                       # number of writebacks
system.cpu1.icache.writebacks::total           648758                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                5366                       # Transaction distribution
system.iobus.trans_dist::WriteResp               5366                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        10732                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10732                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   10732                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        42928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        42928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    42928                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4076080                       # number of replacements
system.l2.tags.tagsinuse                  3987.762649                       # Cycle average of tags in use
system.l2.tags.total_refs                    27149444                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4076080                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.660675                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2318.859674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   195.497734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   771.105868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   113.545807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   588.753566                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.566128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.047729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.188258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.027721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.143739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973575                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4058                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          754                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          880                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1290                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990723                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 292088348                       # Number of tag accesses
system.l2.tags.data_accesses                292088348                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     14725623                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14725623                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1021089                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1021089                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          814                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          268                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1082                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          418                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          516                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                934                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data      1853696                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       763190                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2616886                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       603311                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       471030                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1074341                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      7471762                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      3162608                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10634370                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       603311                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      9325458                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       471030                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      3925798                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14325597                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       603311                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      9325458                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       471030                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      3925798                       # number of overall hits
system.l2.overall_hits::total                14325597                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         5760                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data        12630                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              18390                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          460                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          411                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              871                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       820831                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       682538                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1503369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       261933                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       177728                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           439661                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       847688                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       920115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1767803                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst       261933                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      1668519                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       177728                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      1602653                       # number of demand (read+write) misses
system.l2.demand_misses::total                3710833                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       261933                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      1668519                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       177728                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      1602653                       # number of overall misses
system.l2.overall_misses::total               3710833                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     14725623                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14725623                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1021089                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1021089                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         6574                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data        12898                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            19472                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          878                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          927                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1805                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      2674527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      1445728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4120255                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       865244                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       648758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1514002                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      8319450                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      4082723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12402173                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       865244                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     10993977                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       648758                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      5528451                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18036430                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       865244                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     10993977                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       648758                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      5528451                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18036430                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.876179                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.979222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.944433                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.523918                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.443366                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.482548                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.306907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.472107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.364873                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.302727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.273951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.290397                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.101892                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.225368                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.142540                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.302727                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.151767                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.273951                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.289892                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.205741                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.302727                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.151767                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.273951                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.289892                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.205741                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2487018                       # number of writebacks
system.l2.writebacks::total                   2487018                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            2207464                       # Transaction distribution
system.membus.trans_dist::WriteReq               5366                       # Transaction distribution
system.membus.trans_dist::WriteResp              5366                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2487018                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1050702                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            26848                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           6467                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           19359                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1508293                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1503271                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2207464                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        10732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11016886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     11027618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11027618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        42928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    396656192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    396699120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               396699120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           7292158                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 7292158    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7292158                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           387550962                       # DTB read hits
system.switch_cpus0.dtb.read_misses             65128                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       384889554                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          157563461                       # DTB write hits
system.switch_cpus0.dtb.write_misses            19433                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      149954465                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           545114423                       # DTB hits
system.switch_cpus0.dtb.data_misses             84561                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       534844019                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         1771923380                       # ITB hits
system.switch_cpus0.itb.fetch_misses            18480                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     1771941860                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1813124050                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         1792600563                       # Number of instructions committed
system.switch_cpus0.committedOps           1792600563                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   1650200831                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses        657058                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            1586492                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    131619036                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          1650200831                       # number of integer instructions
system.switch_cpus0.num_fp_insts               657058                       # number of float instructions
system.switch_cpus0.num_int_register_reads   2438516211                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   1356095241                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads        65962                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes        66028                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            545249697                       # number of memory refs
system.switch_cpus0.num_load_insts          387658744                       # Number of load instructions
system.switch_cpus0.num_store_insts         157590953                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      20420446.304067                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1792703603.695933                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.988737                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.011263                       # Percentage of idle cycles
system.switch_cpus0.Branches                142894251                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass    132316320      7.38%      7.38% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       1112048578     62.03%     69.41% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          897273      0.05%     69.46% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     69.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         588184      0.03%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt          18957      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv           6063      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     69.50% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       387909325     21.64%     91.14% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      157600520      8.79%     99.93% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       1299904      0.07%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1792685124                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           244653451                       # DTB read hits
system.switch_cpus1.dtb.read_misses             55161                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       243034114                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           86337325                       # DTB write hits
system.switch_cpus1.dtb.write_misses            11697                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       83842183                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           330990776                       # DTB hits
system.switch_cpus1.dtb.data_misses             66858                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       326876297                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         1367436035                       # ITB hits
system.switch_cpus1.itb.fetch_misses            16634                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     1367452669                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1812499481                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         1376868953                       # Number of instructions committed
system.switch_cpus1.committedOps           1376868953                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   1302182156                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses        477398                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            1101874                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     78502537                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          1302182156                       # number of integer instructions
system.switch_cpus1.num_fp_insts               477398                       # number of float instructions
system.switch_cpus1.num_int_register_reads   1954523551                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   1135032966                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads       130677                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes       131444                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            331136524                       # number of memory refs
system.switch_cpus1.num_load_insts          244777328                       # Number of load instructions
system.switch_cpus1.num_store_insts          86359196                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      436021587.864965                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1376477893.135035                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.759436                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.240564                       # Percentage of idle cycles
system.switch_cpus1.Branches                 83463477                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     70437954      5.12%      5.12% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        973290177     70.69%     75.80% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          455389      0.03%     75.83% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     75.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         321377      0.02%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          31362      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv          10430      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.86% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       245009364     17.79%     93.65% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       86363202      6.27%     99.93% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       1016556      0.07%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1376935811                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     36151421                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     18077237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       647225                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         592644                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       468319                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       124325                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          13952620                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5366                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5366                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14725623                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1021089                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1681058                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           27832                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          7401                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          35233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4125277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4125277                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1514002                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12438618                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2319305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     32995732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1729788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16619937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              53664762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     93059904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1349572760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     69185920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    652999320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2164817904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4076080                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         40232867                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050128                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.232289                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38343685     95.30%     95.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1761607      4.38%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 127558      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     17      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           40232867                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.028211                       # Number of seconds simulated
sim_ticks                                 28210749500                       # Number of ticks simulated
final_tick                               3237157416500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               82256601                       # Simulator instruction rate (inst/s)
host_op_rate                                 82256555                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              679112837                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732420                       # Number of bytes of host memory used
host_seconds                                    41.54                       # Real time elapsed on the host
sim_insts                                  3416984177                       # Number of instructions simulated
sim_ops                                    3416984177                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      1051648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     24139840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       144704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       683648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26019840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      1051648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       144704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1196352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     12638784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12638784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        16432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       377185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        10682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              406560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        197481                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             197481                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     37278272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    855696514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      5129392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     24233599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             922337778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     37278272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      5129392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42407664                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       448013053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            448013053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       448013053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     37278272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    855696514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      5129392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     24233599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1370350830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      25                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    127927                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   29558     49.44%     49.44% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     98      0.16%     49.60% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     29      0.05%     49.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.00%     49.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  30103     50.35%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               59789                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    29558     49.89%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      98      0.17%     50.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      29      0.05%     50.11% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.00%     50.11% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   29557     49.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                59243                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             25693043500     91.75%     91.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                7329000      0.03%     91.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1421000      0.01%     91.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.00%     91.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2301302500      8.22%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         28003269500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.981862                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.990868                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      0.01%      0.01% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      0.01%      0.02% # number of syscalls executed
system.cpu0.kern.syscall::4                     11372     99.91%     99.93% # number of syscalls executed
system.cpu0.kern.syscall::6                         2      0.02%     99.95% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      0.01%     99.96% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      0.01%     99.96% # number of syscalls executed
system.cpu0.kern.syscall::45                        1      0.01%     99.97% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      0.01%     99.98% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      0.01%     99.99% # number of syscalls executed
system.cpu0.kern.syscall::124                       1      0.01%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                 11382                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   48      0.05%      0.05% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.00%      0.05% # number of callpals executed
system.cpu0.kern.callpal::swpipl                48109     45.44%     45.49% # number of callpals executed
system.cpu0.kern.callpal::rdps                   6202      5.86%     51.35% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     51.35% # number of callpals executed
system.cpu0.kern.callpal::rti                   11552     10.91%     62.26% # number of callpals executed
system.cpu0.kern.callpal::callsys               11391     10.76%     73.02% # number of callpals executed
system.cpu0.kern.callpal::imb                       6      0.01%     73.03% # number of callpals executed
system.cpu0.kern.callpal::rdunique              28558     26.97%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                105871                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            11601                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              11428                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel              11429                      
system.cpu0.kern.mode_good::user                11428                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.985174                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.992531                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       24836937000     88.90%     88.90% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          3100167000     11.10%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      48                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           814858                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.479143                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16820418                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           815272                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.631664                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.479143                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.998983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         36057337                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        36057337                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9624568                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9624568                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6669142                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6669142                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       251903                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       251903                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       260536                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       260536                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16293710                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16293710                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16293710                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16293710                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       569042                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       569042                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       235642                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       235642                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        10367                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        10367                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           22                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       804684                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        804684                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       804684                       # number of overall misses
system.cpu0.dcache.overall_misses::total       804684                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10193610                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10193610                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6904784                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6904784                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       262270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       262270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       260558                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       260558                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17098394                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17098394                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17098394                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17098394                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.055823                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.055823                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.034127                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.034127                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.039528                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.039528                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.000084                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000084                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.047062                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.047062                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.047062                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.047062                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       469209                       # number of writebacks
system.cpu0.dcache.writebacks::total           469209                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           766697                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.998874                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           81617519                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           767209                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           106.382380                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.998874                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        112451736                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       112451736                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     55075815                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       55075815                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     55075815                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        55075815                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     55075815                       # number of overall hits
system.cpu0.icache.overall_hits::total       55075815                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       766702                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       766702                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       766702                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        766702                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       766702                       # number of overall misses
system.cpu0.icache.overall_misses::total       766702                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     55842517                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     55842517                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     55842517                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     55842517                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     55842517                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     55842517                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.013730                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013730                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.013730                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013730                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.013730                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013730                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       766697                       # number of writebacks
system.cpu0.icache.writebacks::total           766697                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      29                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2486                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     462     40.49%     40.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     29      2.54%     43.03% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.09%     43.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    649     56.88%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1141                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      460     48.47%     48.47% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      29      3.06%     51.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.11%     51.63% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     459     48.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  949                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             29115774500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1421000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 112000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               31310500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         29148618000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995671                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.707242                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.831727                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::3                         1      6.67%      6.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     13.33%     20.00% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      6.67%     26.67% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      6.67%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     20.00%     53.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      6.67%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     26.67%     93.33% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      6.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    15                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.08%      0.08% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  107      8.15%      8.23% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.38%      8.61% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  915     69.69%     78.29% # number of callpals executed
system.cpu1.kern.callpal::rdps                     60      4.57%     82.86% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.08%     82.94% # number of callpals executed
system.cpu1.kern.callpal::rti                     196     14.93%     97.87% # number of callpals executed
system.cpu1.kern.callpal::callsys                  24      1.83%     99.70% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.30%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1313                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              272                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                164                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 30                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                164                      
system.cpu1.kern.mode_good::user                  164                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.602941                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.703863                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         209104500      0.71%      0.71% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            83696000      0.28%      0.99% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         29304270500     99.01%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     107                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            14545                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          419.369678                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             267822                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            15057                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.787209                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   419.369678                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.819081                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.819081                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          257                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           463687                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          463687                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       107378                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         107378                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        98614                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         98614                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1692                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1692                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1808                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1808                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       205992                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          205992                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       205992                       # number of overall hits
system.cpu1.dcache.overall_hits::total         205992                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7215                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7215                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         7553                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7553                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          136                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          136                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           14                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14768                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14768                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14768                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14768                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       114593                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       114593                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       106167                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       106167                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1822                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1822                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       220760                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       220760                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       220760                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       220760                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.062962                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.062962                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.071143                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.071143                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.074398                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.074398                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.007684                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.007684                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.066896                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.066896                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.066896                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.066896                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9357                       # number of writebacks
system.cpu1.dcache.writebacks::total             9357                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             5700                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998295                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           37170038                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6211                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5984.549670                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998295                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1265461                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1265461                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       624179                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         624179                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       624179                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          624179                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       624179                       # number of overall hits
system.cpu1.icache.overall_hits::total         624179                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         5701                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5701                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         5701                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5701                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         5701                       # number of overall misses
system.cpu1.icache.overall_misses::total         5701                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       629880                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       629880                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       629880                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       629880                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       629880                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       629880                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009051                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009051                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009051                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009051                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009051                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009051                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         5700                       # number of writebacks
system.cpu1.icache.writebacks::total             5700                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  13                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  623                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 623                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2472                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2472                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2336                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          162                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3090                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   126026                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1927                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1943                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17343                       # Number of tag accesses
system.iocache.tags.data_accesses               17343                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            7                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                7                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            7                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 7                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            7                       # number of overall misses
system.iocache.overall_misses::total                7                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            7                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              7                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            7                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               7                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            7                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              7                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    415112                       # number of replacements
system.l2.tags.tagsinuse                  3965.093074                       # Cycle average of tags in use
system.l2.tags.total_refs                     2544851                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    419076                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.072529                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1548.043846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   350.663057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2034.839878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    15.821126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    15.725167                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.377940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.085611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.496787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.003863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.003839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968040                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3964                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          978                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2814                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.967773                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25746316                       # Number of tag accesses
system.l2.tags.data_accesses                 25746316                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       478566                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           478566                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       730923                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           730923                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          100                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  107                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        70137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          799                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 70936                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       750270                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3440                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             753710                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       367382                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         3304                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            370686                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       750270                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       437519                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3440                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4103                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1195332                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       750270                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       437519                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3440                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4103                       # number of overall hits
system.l2.overall_hits::total                 1195332                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 40                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       165273                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         6709                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              171982                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        16432                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2261                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18693                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       211923                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         3975                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          215898                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        16432                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       377196                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2261                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10684                       # number of demand (read+write) misses
system.l2.demand_misses::total                 406573                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        16432                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       377196                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2261                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10684                       # number of overall misses
system.l2.overall_misses::total                406573                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       478566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       478566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       730923                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       730923                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          123                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              147                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       235410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         7508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            242918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       766702                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         5701                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         772403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       579305                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         7279                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        586584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       766702                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       814715                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         5701                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        14787                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1601905                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       766702                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       814715                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         5701                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        14787                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1601905                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.186992                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.708333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.272109                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.702064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.893580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.707984                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.021432                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.396597                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.024201                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.365823                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.546091                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.368060                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.021432                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.462979                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.396597                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.722527                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.253806                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.021432                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.462979                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.396597                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.722527                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.253806                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               195561                       # number of writebacks
system.l2.writebacks::total                    195561                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 616                       # Transaction distribution
system.membus.trans_dist::ReadResp             235214                       # Transaction distribution
system.membus.trans_dist::WriteReq                552                       # Transaction distribution
system.membus.trans_dist::WriteResp               552                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       197481                       # Transaction distribution
system.membus.trans_dist::CleanEvict           204195                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               97                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             35                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              57                       # Transaction distribution
system.membus.trans_dist::ReadExReq            172055                       # Transaction distribution
system.membus.trans_dist::ReadExResp           171973                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        234598                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1920                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1213155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1215491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1221265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       123328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       123328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3090                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     38536000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     38539090                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38662418                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            811556                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  811556    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              811556                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            10423060                       # DTB read hits
system.switch_cpus0.dtb.read_misses             20962                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses         2359515                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            7177240                       # DTB write hits
system.switch_cpus0.dtb.write_misses              690                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses         504466                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            17600300                       # DTB hits
system.switch_cpus0.dtb.data_misses             21652                       # DTB misses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_accesses         2863981                       # DTB accesses
system.switch_cpus0.itb.fetch_hits            7018308                       # ITB hits
system.switch_cpus0.itb.fetch_misses              264                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses        7018572                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                56006302                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts           55820853                       # Number of instructions committed
system.switch_cpus0.committedOps             55820853                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     54132394                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses         91294                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            1814527                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      5656644                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            54132394                       # number of integer instructions
system.switch_cpus0.num_fp_insts                91294                       # number of float instructions
system.switch_cpus0.num_int_register_reads     74705711                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     40722862                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads        59041                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes        58983                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             17655575                       # number of memory refs
system.switch_cpus0.num_load_insts           10477458                       # Number of load instructions
system.switch_cpus0.num_store_insts           7178117                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      574478.637273                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      55431823.362727                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.989743                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.010257                       # Percentage of idle cycles
system.switch_cpus0.Branches                  7877042                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass       618710      1.11%      1.11% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         36310219     65.02%     66.13% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           61490      0.11%     66.24% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     66.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd          31726      0.06%     66.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              1      0.00%     66.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt          17480      0.03%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv           5841      0.01%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        10997346     19.69%     86.03% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        7186832     12.87%     98.90% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        612871      1.10%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          55842517                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              115429                       # DTB read hits
system.switch_cpus1.dtb.read_misses               696                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           35872                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             107864                       # DTB write hits
system.switch_cpus1.dtb.write_misses              144                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          16391                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              223293                       # DTB hits
system.switch_cpus1.dtb.data_misses               840                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           52263                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             190585                       # ITB hits
system.switch_cpus1.itb.fetch_misses              277                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         190862                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                58297658                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             629014                       # Number of instructions committed
system.switch_cpus1.committedOps               629014                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       604981                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3713                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              12986                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        65083                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              604981                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3713                       # number of float instructions
system.switch_cpus1.num_int_register_reads       853950                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       426544                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2421                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2405                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               225503                       # number of memory refs
system.switch_cpus1.num_load_insts             117129                       # Number of load instructions
system.switch_cpus1.num_store_insts            108374                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      57646577.665217                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      651080.334783                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.011168                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.988832                       # Percentage of idle cycles
system.switch_cpus1.Branches                    82827                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        12802      2.03%      2.03% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           368550     58.51%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             751      0.12%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1190      0.19%     60.85% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.85% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.85% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.85% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.04%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          120578     19.14%     80.03% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         108443     17.22%     97.25% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         17336      2.75%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            629880                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      3204194                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1602070                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        68086                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          16388                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        15067                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1321                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                616                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1359779                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               552                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              552                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       478566                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       730923                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          324474                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             195                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            36                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            231                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243000                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243000                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        772403                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       586760                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2259696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2421329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        44029                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4741087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     95551616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     82185370                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       661248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1550584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              179948818                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          418966                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3624328                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.042470                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.203472                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3471734     95.79%     95.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 151263      4.17%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1331      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3624328                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
