# Clock signal 
set_property PACKAGE_PIN W5 [get_ports clk] 
set_property IOSTANDARD LVCMOS33 [get_ports clk] 
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk] 
 
# Switches 
set_property PACKAGE_PIN V17 [get_ports {resetn}] 
set_property IOSTANDARD LVCMOS33 [get_ports {resetn}] 

# LEDs 
set_property PACKAGE_PIN U16 [get_ports {data[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports { data [0]}] 
set_property PACKAGE_PIN E19 [get_ports { data [1]}] 
set_property IOSTANDARD LVCMOS33 [get_ports { data [1]}] 
set_property PACKAGE_PIN U19 [get_ports {data [2]}] 
set_property IOSTANDARD LVCMOS33 [get_ports { data [2]}] 
set_property PACKAGE_PIN V19 [get_ports {data[3]}] 
set_property IOSTANDARD LVCMOS33 [get_ports {data[3]}]
set_property PACKAGE_PIN W18 [get_ports { data [4]}]
set_property IOSTANDARD LVCMOS33 [get_ports { data [4]}]
set_property PACKAGE_PIN U15 [get_ports { data [5]}]
set_property IOSTANDARD LVCMOS33 [get_ports { data [5]}] 
set_property PACKAGE_PIN U14 [get_ports { data [6]}]
set_property IOSTANDARD LVCMOS33 [get_ports { data [6]}] 
set_property PACKAGE_PIN V14 [get_ports { data [7]}]

#JA PMod 
#Sch name = JA1 
set_property PACKAGE_PIN J1 [get_ports {LC}] 
set_property IOSTANDARD LVCMOS33 [get_ports {LC}] 
#Sch name = JA2 
set_property PACKAGE_PIN L2 [get_ports {LA}] 
set_property IOSTANDARD LVCMOS33 [get_ports {LA}]
#Sch name = JA3
set_property PACKAGE_PIN J2 [get_ports {RC}]
set_property IOSTANDARD LVCMOS33 [get_ports {RC}] 
#Sch name = JA4
set_property PACKAGE_PIN G2 [get_ports {RA}] 
set_property IOSTANDARD LVCMOS33 [get_ports {RA}] 
#JC PMod 
#Sch name = JC1 set_property PACKAGE_PIN K17 [get_ports {uart_txd}] 
set_property IOSTANDARD LVCMOS33 [get_ports {uart_txd}] 
#Sch name = JC2 
set_property PACKAGE_PIN M18 [get_ports {uart_rxd}] 
set_property IOSTANDARD LVCMOS33 [get_ports {uart_rxd}] 
