[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2846479 heartbeat IPC: 3.513 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2846479 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2846479 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11515914 heartbeat IPC: 1.153 cumulative IPC: 1.153 (Simulation time: 00 hr 01 min 48 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 18632508 heartbeat IPC: 1.405 cumulative IPC: 1.267 (Simulation time: 00 hr 02 min 46 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 26640869 heartbeat IPC: 1.249 cumulative IPC: 1.261 (Simulation time: 00 hr 03 min 49 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 34220460 heartbeat IPC: 1.319 cumulative IPC: 1.275 (Simulation time: 00 hr 04 min 48 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 31373981 cumulative IPC: 1.275 (Simulation time: 00 hr 04 min 48 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 31373981 cumulative IPC: 1.275 (Simulation time: 00 hr 04 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/pouria/ChampSim/perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.275 instructions: 40000002 cycles: 31373981
CPU 0 Branch Prediction Accuracy: 95.21% MPKI: 10.82 Average ROB Occupancy at Mispredict: 44.39
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7226
BRANCH_CONDITIONAL: 8.952
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09322

cpu0->cpu0_STLB TOTAL        ACCESS:     197819 HIT:     194210 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197819 HIT:     194210 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568479 HIT:     461475 MISS:     107004 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430539 HIT:     344010 MISS:      86529 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35415 HIT:      21976 MISS:      13439 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95447 HIT:      95217 MISS:        230 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        272 MISS:       6806 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.32 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3307562 HIT:    3041543 MISS:     266019 MSHR_MERGE:      66321
cpu0->cpu0_L1I LOAD         ACCESS:    3307562 HIT:    3041543 MISS:     266019 MSHR_MERGE:      66321
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.403 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13280899 HIT:   12863542 MISS:     417357 MSHR_MERGE:     144021
cpu0->cpu0_L1D LOAD         ACCESS:    7387577 HIT:    7091027 MISS:     296550 MSHR_MERGE:      65710
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5885581 HIT:    5771863 MISS:     113718 MSHR_MERGE:      78300
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7741 HIT:        652 MISS:       7089 MSHR_MERGE:         11
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.78 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2928629 HIT:    2885507 MISS:      43122 MSHR_MERGE:      27247
cpu0->cpu0_ITLB LOAD         ACCESS:    2928629 HIT:    2885507 MISS:      43122 MSHR_MERGE:      27247
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.357 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12555684 HIT:   12314930 MISS:     240754 MSHR_MERGE:      58810
cpu0->cpu0_DTLB LOAD         ACCESS:   12555684 HIT:   12314930 MISS:     240754 MSHR_MERGE:      58810
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.852 cycles
cpu0->LLC TOTAL        ACCESS:     135033 HIT:     127692 MISS:       7341 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86529 HIT:      83355 MISS:       3174 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13439 HIT:      10728 MISS:       2711 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28259 HIT:      28147 MISS:        112 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6806 HIT:       5462 MISS:       1344 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 164.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        483
  ROW_BUFFER_MISS:       6746
  AVG DBUS CONGESTED CYCLE: 4.92
Channel 0 WQ ROW_BUFFER_HIT:          9
  ROW_BUFFER_MISS:        136
  FULL:          0
Channel 0 REFRESHES ISSUED:       2614
