

================================================================
== Vivado HLS Report for 'AddRoundKey61'
================================================================
* Date:           Sun Jan  2 15:59:38 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        aes
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   33|   33|   33|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %RoundKey_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %1" [../src/AES_common.cpp:61]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%t_V = phi i5 [ 0, %0 ], [ %i_V, %branch0 ]"   --->   Operation 6 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.36ns)   --->   "%tmp = icmp eq i5 %t_V, -16" [../src/AES_common.cpp:61]   --->   Operation 7 'icmp' 'tmp' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 8 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.78ns)   --->   "%i_V = add i5 %t_V, 1" [../src/AES_common.cpp:61]   --->   Operation 9 'add' 'i_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %branch0" [../src/AES_common.cpp:61]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %t_V to i64" [../src/AES_common.cpp:62]   --->   Operation 11 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%in_V_addr = getelementptr [16 x i8]* %in_V, i64 0, i64 %tmp_s" [../src/AES_common.cpp:62]   --->   Operation 12 'getelementptr' 'in_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (2.32ns)   --->   "%lhs_V = load i8* %in_V_addr, align 1" [../src/AES_common.cpp:62]   --->   Operation 13 'load' 'lhs_V' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%RoundKey_V_addr = getelementptr [16 x i8]* %RoundKey_V, i64 0, i64 %tmp_s" [../src/AES_common.cpp:62]   --->   Operation 14 'getelementptr' 'RoundKey_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.32ns)   --->   "%rhs_V = load i8* %RoundKey_V_addr, align 1" [../src/AES_common.cpp:62]   --->   Operation 15 'load' 'rhs_V' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [../src/AES_common.cpp:64]   --->   Operation 16 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.63>
ST_3 : Operation 17 [1/2] (2.32ns)   --->   "%lhs_V = load i8* %in_V_addr, align 1" [../src/AES_common.cpp:62]   --->   Operation 17 'load' 'lhs_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 18 [1/2] (2.32ns)   --->   "%rhs_V = load i8* %RoundKey_V_addr, align 1" [../src/AES_common.cpp:62]   --->   Operation 18 'load' 'rhs_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 19 [1/1] (0.99ns)   --->   "%ret_V = xor i8 %rhs_V, %lhs_V" [../src/AES_common.cpp:62]   --->   Operation 19 'xor' 'ret_V' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr [16 x i8]* %out_V, i64 0, i64 %tmp_s" [../src/AES_common.cpp:62]   --->   Operation 20 'getelementptr' 'out_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (2.32ns)   --->   "store i8 %ret_V, i8* %out_V_addr, align 1" [../src/AES_common.cpp:62]   --->   Operation 21 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br label %1" [../src/AES_common.cpp:61]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ RoundKey_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty           (specmemcore      ) [ 0000]
StgValue_5      (br               ) [ 0111]
t_V             (phi              ) [ 0010]
tmp             (icmp             ) [ 0011]
empty_25        (speclooptripcount) [ 0000]
i_V             (add              ) [ 0111]
StgValue_10     (br               ) [ 0000]
tmp_s           (zext             ) [ 0001]
in_V_addr       (getelementptr    ) [ 0001]
RoundKey_V_addr (getelementptr    ) [ 0001]
StgValue_16     (ret              ) [ 0000]
lhs_V           (load             ) [ 0000]
rhs_V           (load             ) [ 0000]
ret_V           (xor              ) [ 0000]
out_V_addr      (getelementptr    ) [ 0000]
StgValue_21     (store            ) [ 0000]
StgValue_22     (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="RoundKey_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="in_V_addr_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="8" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="5" slack="0"/>
<pin id="30" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_V_addr/2 "/>
</bind>
</comp>

<comp id="33" class="1004" name="grp_access_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="4" slack="0"/>
<pin id="35" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="36" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="37" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="39" class="1004" name="RoundKey_V_addr_gep_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="8" slack="0"/>
<pin id="41" dir="0" index="1" bw="1" slack="0"/>
<pin id="42" dir="0" index="2" bw="5" slack="0"/>
<pin id="43" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_V_addr/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_access_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="4" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="49" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="out_V_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="5" slack="1"/>
<pin id="56" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="StgValue_21_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="4" slack="0"/>
<pin id="61" dir="0" index="1" bw="8" slack="0"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_21/3 "/>
</bind>
</comp>

<comp id="65" class="1005" name="t_V_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="5" slack="1"/>
<pin id="67" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="t_V_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="5" slack="0"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="0" index="1" bw="5" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_s_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="ret_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_V_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="109" class="1005" name="tmp_s_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="1"/>
<pin id="111" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="114" class="1005" name="in_V_addr_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="1"/>
<pin id="116" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_V_addr "/>
</bind>
</comp>

<comp id="119" class="1005" name="RoundKey_V_addr_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="1"/>
<pin id="121" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="24" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="38"><net_src comp="26" pin="3"/><net_sink comp="33" pin=0"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="45"><net_src comp="24" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="51"><net_src comp="39" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="65" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="69" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="69" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="69" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="93"><net_src comp="88" pin="1"/><net_sink comp="39" pin=2"/></net>

<net id="98"><net_src comp="46" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="33" pin="3"/><net_sink comp="94" pin=1"/></net>

<net id="100"><net_src comp="94" pin="2"/><net_sink comp="59" pin=1"/></net>

<net id="107"><net_src comp="82" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="112"><net_src comp="88" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="117"><net_src comp="26" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="33" pin=0"/></net>

<net id="122"><net_src comp="39" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="46" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {3 }
 - Input state : 
	Port: AddRoundKey61 : in_V | {2 3 }
	Port: AddRoundKey61 : RoundKey_V | {2 3 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_V : 1
		StgValue_10 : 2
		tmp_s : 1
		in_V_addr : 2
		lhs_V : 3
		RoundKey_V_addr : 2
		rhs_V : 3
	State 3
		ret_V : 1
		StgValue_21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|    add   |    i_V_fu_82   |    0    |    15   |
|----------|----------------|---------|---------|
|   icmp   |    tmp_fu_76   |    0    |    11   |
|----------|----------------|---------|---------|
|    xor   |   ret_V_fu_94  |    0    |    8    |
|----------|----------------|---------|---------|
|   zext   |   tmp_s_fu_88  |    0    |    0    |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    34   |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|RoundKey_V_addr_reg_119|    4   |
|      i_V_reg_104      |    5   |
|   in_V_addr_reg_114   |    4   |
|       t_V_reg_65      |    5   |
|     tmp_s_reg_109     |   64   |
+-----------------------+--------+
|         Total         |   82   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_33 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_46 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   34   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   82   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   82   |   52   |
+-----------+--------+--------+--------+
