
08.RTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a14c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000318  0800a2fc  0800a2fc  0001a2fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a614  0800a614  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a614  0800a614  0001a614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a61c  0800a61c  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a61c  0800a61c  0001a61c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a620  0800a620  0001a620  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800a624  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          00000aac  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000b28  20000b28  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d930  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c36  00000000  00000000  0003d9dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001870  00000000  00000000  00041618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000016f0  00000000  00000000  00042e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028a1a  00000000  00000000  00044578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e416  00000000  00000000  0006cf92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ed43d  00000000  00000000  0008b3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001787e5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000072f8  00000000  00000000  00178838  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a2e4 	.word	0x0800a2e4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000080 	.word	0x20000080
 80001ec:	0800a2e4 	.word	0x0800a2e4

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2iz>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d215      	bcs.n	8000a62 <__aeabi_d2iz+0x36>
 8000a36:	d511      	bpl.n	8000a5c <__aeabi_d2iz+0x30>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d912      	bls.n	8000a68 <__aeabi_d2iz+0x3c>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a52:	fa23 f002 	lsr.w	r0, r3, r2
 8000a56:	bf18      	it	ne
 8000a58:	4240      	negne	r0, r0
 8000a5a:	4770      	bx	lr
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a66:	d105      	bne.n	8000a74 <__aeabi_d2iz+0x48>
 8000a68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a6c:	bf08      	it	eq
 8000a6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a90:	f000 b974 	b.w	8000d7c <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9d08      	ldr	r5, [sp, #32]
 8000ab2:	4604      	mov	r4, r0
 8000ab4:	468e      	mov	lr, r1
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d14d      	bne.n	8000b56 <__udivmoddi4+0xaa>
 8000aba:	428a      	cmp	r2, r1
 8000abc:	4694      	mov	ip, r2
 8000abe:	d969      	bls.n	8000b94 <__udivmoddi4+0xe8>
 8000ac0:	fab2 f282 	clz	r2, r2
 8000ac4:	b152      	cbz	r2, 8000adc <__udivmoddi4+0x30>
 8000ac6:	fa01 f302 	lsl.w	r3, r1, r2
 8000aca:	f1c2 0120 	rsb	r1, r2, #32
 8000ace:	fa20 f101 	lsr.w	r1, r0, r1
 8000ad2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ad6:	ea41 0e03 	orr.w	lr, r1, r3
 8000ada:	4094      	lsls	r4, r2
 8000adc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ae0:	0c21      	lsrs	r1, r4, #16
 8000ae2:	fbbe f6f8 	udiv	r6, lr, r8
 8000ae6:	fa1f f78c 	uxth.w	r7, ip
 8000aea:	fb08 e316 	mls	r3, r8, r6, lr
 8000aee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000af2:	fb06 f107 	mul.w	r1, r6, r7
 8000af6:	4299      	cmp	r1, r3
 8000af8:	d90a      	bls.n	8000b10 <__udivmoddi4+0x64>
 8000afa:	eb1c 0303 	adds.w	r3, ip, r3
 8000afe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b02:	f080 811f 	bcs.w	8000d44 <__udivmoddi4+0x298>
 8000b06:	4299      	cmp	r1, r3
 8000b08:	f240 811c 	bls.w	8000d44 <__udivmoddi4+0x298>
 8000b0c:	3e02      	subs	r6, #2
 8000b0e:	4463      	add	r3, ip
 8000b10:	1a5b      	subs	r3, r3, r1
 8000b12:	b2a4      	uxth	r4, r4
 8000b14:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b18:	fb08 3310 	mls	r3, r8, r0, r3
 8000b1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b20:	fb00 f707 	mul.w	r7, r0, r7
 8000b24:	42a7      	cmp	r7, r4
 8000b26:	d90a      	bls.n	8000b3e <__udivmoddi4+0x92>
 8000b28:	eb1c 0404 	adds.w	r4, ip, r4
 8000b2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b30:	f080 810a 	bcs.w	8000d48 <__udivmoddi4+0x29c>
 8000b34:	42a7      	cmp	r7, r4
 8000b36:	f240 8107 	bls.w	8000d48 <__udivmoddi4+0x29c>
 8000b3a:	4464      	add	r4, ip
 8000b3c:	3802      	subs	r0, #2
 8000b3e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b42:	1be4      	subs	r4, r4, r7
 8000b44:	2600      	movs	r6, #0
 8000b46:	b11d      	cbz	r5, 8000b50 <__udivmoddi4+0xa4>
 8000b48:	40d4      	lsrs	r4, r2
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b50:	4631      	mov	r1, r6
 8000b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b56:	428b      	cmp	r3, r1
 8000b58:	d909      	bls.n	8000b6e <__udivmoddi4+0xc2>
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	f000 80ef 	beq.w	8000d3e <__udivmoddi4+0x292>
 8000b60:	2600      	movs	r6, #0
 8000b62:	e9c5 0100 	strd	r0, r1, [r5]
 8000b66:	4630      	mov	r0, r6
 8000b68:	4631      	mov	r1, r6
 8000b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6e:	fab3 f683 	clz	r6, r3
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	d14a      	bne.n	8000c0c <__udivmoddi4+0x160>
 8000b76:	428b      	cmp	r3, r1
 8000b78:	d302      	bcc.n	8000b80 <__udivmoddi4+0xd4>
 8000b7a:	4282      	cmp	r2, r0
 8000b7c:	f200 80f9 	bhi.w	8000d72 <__udivmoddi4+0x2c6>
 8000b80:	1a84      	subs	r4, r0, r2
 8000b82:	eb61 0303 	sbc.w	r3, r1, r3
 8000b86:	2001      	movs	r0, #1
 8000b88:	469e      	mov	lr, r3
 8000b8a:	2d00      	cmp	r5, #0
 8000b8c:	d0e0      	beq.n	8000b50 <__udivmoddi4+0xa4>
 8000b8e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b92:	e7dd      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000b94:	b902      	cbnz	r2, 8000b98 <__udivmoddi4+0xec>
 8000b96:	deff      	udf	#255	; 0xff
 8000b98:	fab2 f282 	clz	r2, r2
 8000b9c:	2a00      	cmp	r2, #0
 8000b9e:	f040 8092 	bne.w	8000cc6 <__udivmoddi4+0x21a>
 8000ba2:	eba1 010c 	sub.w	r1, r1, ip
 8000ba6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000baa:	fa1f fe8c 	uxth.w	lr, ip
 8000bae:	2601      	movs	r6, #1
 8000bb0:	0c20      	lsrs	r0, r4, #16
 8000bb2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000bb6:	fb07 1113 	mls	r1, r7, r3, r1
 8000bba:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bbe:	fb0e f003 	mul.w	r0, lr, r3
 8000bc2:	4288      	cmp	r0, r1
 8000bc4:	d908      	bls.n	8000bd8 <__udivmoddi4+0x12c>
 8000bc6:	eb1c 0101 	adds.w	r1, ip, r1
 8000bca:	f103 38ff 	add.w	r8, r3, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x12a>
 8000bd0:	4288      	cmp	r0, r1
 8000bd2:	f200 80cb 	bhi.w	8000d6c <__udivmoddi4+0x2c0>
 8000bd6:	4643      	mov	r3, r8
 8000bd8:	1a09      	subs	r1, r1, r0
 8000bda:	b2a4      	uxth	r4, r4
 8000bdc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000be0:	fb07 1110 	mls	r1, r7, r0, r1
 8000be4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000be8:	fb0e fe00 	mul.w	lr, lr, r0
 8000bec:	45a6      	cmp	lr, r4
 8000bee:	d908      	bls.n	8000c02 <__udivmoddi4+0x156>
 8000bf0:	eb1c 0404 	adds.w	r4, ip, r4
 8000bf4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bf8:	d202      	bcs.n	8000c00 <__udivmoddi4+0x154>
 8000bfa:	45a6      	cmp	lr, r4
 8000bfc:	f200 80bb 	bhi.w	8000d76 <__udivmoddi4+0x2ca>
 8000c00:	4608      	mov	r0, r1
 8000c02:	eba4 040e 	sub.w	r4, r4, lr
 8000c06:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c0a:	e79c      	b.n	8000b46 <__udivmoddi4+0x9a>
 8000c0c:	f1c6 0720 	rsb	r7, r6, #32
 8000c10:	40b3      	lsls	r3, r6
 8000c12:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c16:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c1a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c1e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c22:	431c      	orrs	r4, r3
 8000c24:	40f9      	lsrs	r1, r7
 8000c26:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c2a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c2e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c32:	0c20      	lsrs	r0, r4, #16
 8000c34:	fa1f fe8c 	uxth.w	lr, ip
 8000c38:	fb09 1118 	mls	r1, r9, r8, r1
 8000c3c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c40:	fb08 f00e 	mul.w	r0, r8, lr
 8000c44:	4288      	cmp	r0, r1
 8000c46:	fa02 f206 	lsl.w	r2, r2, r6
 8000c4a:	d90b      	bls.n	8000c64 <__udivmoddi4+0x1b8>
 8000c4c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c50:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c54:	f080 8088 	bcs.w	8000d68 <__udivmoddi4+0x2bc>
 8000c58:	4288      	cmp	r0, r1
 8000c5a:	f240 8085 	bls.w	8000d68 <__udivmoddi4+0x2bc>
 8000c5e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c62:	4461      	add	r1, ip
 8000c64:	1a09      	subs	r1, r1, r0
 8000c66:	b2a4      	uxth	r4, r4
 8000c68:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c6c:	fb09 1110 	mls	r1, r9, r0, r1
 8000c70:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c74:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c78:	458e      	cmp	lr, r1
 8000c7a:	d908      	bls.n	8000c8e <__udivmoddi4+0x1e2>
 8000c7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c80:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c84:	d26c      	bcs.n	8000d60 <__udivmoddi4+0x2b4>
 8000c86:	458e      	cmp	lr, r1
 8000c88:	d96a      	bls.n	8000d60 <__udivmoddi4+0x2b4>
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	4461      	add	r1, ip
 8000c8e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c92:	fba0 9402 	umull	r9, r4, r0, r2
 8000c96:	eba1 010e 	sub.w	r1, r1, lr
 8000c9a:	42a1      	cmp	r1, r4
 8000c9c:	46c8      	mov	r8, r9
 8000c9e:	46a6      	mov	lr, r4
 8000ca0:	d356      	bcc.n	8000d50 <__udivmoddi4+0x2a4>
 8000ca2:	d053      	beq.n	8000d4c <__udivmoddi4+0x2a0>
 8000ca4:	b15d      	cbz	r5, 8000cbe <__udivmoddi4+0x212>
 8000ca6:	ebb3 0208 	subs.w	r2, r3, r8
 8000caa:	eb61 010e 	sbc.w	r1, r1, lr
 8000cae:	fa01 f707 	lsl.w	r7, r1, r7
 8000cb2:	fa22 f306 	lsr.w	r3, r2, r6
 8000cb6:	40f1      	lsrs	r1, r6
 8000cb8:	431f      	orrs	r7, r3
 8000cba:	e9c5 7100 	strd	r7, r1, [r5]
 8000cbe:	2600      	movs	r6, #0
 8000cc0:	4631      	mov	r1, r6
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	f1c2 0320 	rsb	r3, r2, #32
 8000cca:	40d8      	lsrs	r0, r3
 8000ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd0:	fa21 f303 	lsr.w	r3, r1, r3
 8000cd4:	4091      	lsls	r1, r2
 8000cd6:	4301      	orrs	r1, r0
 8000cd8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cdc:	fa1f fe8c 	uxth.w	lr, ip
 8000ce0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ce4:	fb07 3610 	mls	r6, r7, r0, r3
 8000ce8:	0c0b      	lsrs	r3, r1, #16
 8000cea:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cee:	fb00 f60e 	mul.w	r6, r0, lr
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	fa04 f402 	lsl.w	r4, r4, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x260>
 8000cfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d02:	d22f      	bcs.n	8000d64 <__udivmoddi4+0x2b8>
 8000d04:	429e      	cmp	r6, r3
 8000d06:	d92d      	bls.n	8000d64 <__udivmoddi4+0x2b8>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	b289      	uxth	r1, r1
 8000d10:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d14:	fb07 3316 	mls	r3, r7, r6, r3
 8000d18:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d1c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d20:	428b      	cmp	r3, r1
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x28a>
 8000d24:	eb1c 0101 	adds.w	r1, ip, r1
 8000d28:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d2c:	d216      	bcs.n	8000d5c <__udivmoddi4+0x2b0>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d914      	bls.n	8000d5c <__udivmoddi4+0x2b0>
 8000d32:	3e02      	subs	r6, #2
 8000d34:	4461      	add	r1, ip
 8000d36:	1ac9      	subs	r1, r1, r3
 8000d38:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d3c:	e738      	b.n	8000bb0 <__udivmoddi4+0x104>
 8000d3e:	462e      	mov	r6, r5
 8000d40:	4628      	mov	r0, r5
 8000d42:	e705      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000d44:	4606      	mov	r6, r0
 8000d46:	e6e3      	b.n	8000b10 <__udivmoddi4+0x64>
 8000d48:	4618      	mov	r0, r3
 8000d4a:	e6f8      	b.n	8000b3e <__udivmoddi4+0x92>
 8000d4c:	454b      	cmp	r3, r9
 8000d4e:	d2a9      	bcs.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d50:	ebb9 0802 	subs.w	r8, r9, r2
 8000d54:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d58:	3801      	subs	r0, #1
 8000d5a:	e7a3      	b.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d5c:	4646      	mov	r6, r8
 8000d5e:	e7ea      	b.n	8000d36 <__udivmoddi4+0x28a>
 8000d60:	4620      	mov	r0, r4
 8000d62:	e794      	b.n	8000c8e <__udivmoddi4+0x1e2>
 8000d64:	4640      	mov	r0, r8
 8000d66:	e7d1      	b.n	8000d0c <__udivmoddi4+0x260>
 8000d68:	46d0      	mov	r8, sl
 8000d6a:	e77b      	b.n	8000c64 <__udivmoddi4+0x1b8>
 8000d6c:	3b02      	subs	r3, #2
 8000d6e:	4461      	add	r1, ip
 8000d70:	e732      	b.n	8000bd8 <__udivmoddi4+0x12c>
 8000d72:	4630      	mov	r0, r6
 8000d74:	e709      	b.n	8000b8a <__udivmoddi4+0xde>
 8000d76:	4464      	add	r4, ip
 8000d78:	3802      	subs	r0, #2
 8000d7a:	e742      	b.n	8000c02 <__udivmoddi4+0x156>

08000d7c <__aeabi_idiv0>:
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <DHT11_processing>:
	
}

int dht11time=150;
void DHT11_processing(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b086      	sub	sp, #24
 8000d84:	af00      	add	r7, sp, #0
	uint8_t i_RH, d_RH, i_Tmp, d_Tmp;
	char lcd_buff[20];

	if (TIM10_10ms_counter >= dht11time)  //1500ms
 8000d86:	4b23      	ldr	r3, [pc, #140]	; (8000e14 <DHT11_processing+0x94>)
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	4b23      	ldr	r3, [pc, #140]	; (8000e18 <DHT11_processing+0x98>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	db3b      	blt.n	8000e0a <DHT11_processing+0x8a>
	{
		TIM10_10ms_counter=0;
 8000d92:	4b20      	ldr	r3, [pc, #128]	; (8000e14 <DHT11_processing+0x94>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	601a      	str	r2, [r3, #0]
		DHT11_trriger();
 8000d98:	f000 f85a 	bl	8000e50 <DHT11_trriger>
		DHT11_DataLine_Input();
 8000d9c:	f000 f86e 	bl	8000e7c <DHT11_DataLine_Input>
		DHT11_dumi_read();
 8000da0:	f000 f8dc 	bl	8000f5c <DHT11_dumi_read>

		i_RH = DHT11_rx_Data();
 8000da4:	f000 f8a4 	bl	8000ef0 <DHT11_rx_Data>
 8000da8:	4603      	mov	r3, r0
 8000daa:	75fb      	strb	r3, [r7, #23]
		d_RH = DHT11_rx_Data();
 8000dac:	f000 f8a0 	bl	8000ef0 <DHT11_rx_Data>
 8000db0:	4603      	mov	r3, r0
 8000db2:	75bb      	strb	r3, [r7, #22]
		i_Tmp = DHT11_rx_Data();
 8000db4:	f000 f89c 	bl	8000ef0 <DHT11_rx_Data>
 8000db8:	4603      	mov	r3, r0
 8000dba:	757b      	strb	r3, [r7, #21]
		d_Tmp = DHT11_rx_Data();
 8000dbc:	f000 f898 	bl	8000ef0 <DHT11_rx_Data>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	753b      	strb	r3, [r7, #20]

		DHT11_DataLine_Output();
 8000dc4:	f000 f876 	bl	8000eb4 <DHT11_DataLine_Output>
		HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	2101      	movs	r1, #1
 8000dcc:	4813      	ldr	r0, [pc, #76]	; (8000e1c <DHT11_processing+0x9c>)
 8000dce:	f003 f8f9 	bl	8003fc4 <HAL_GPIO_WritePin>
		printf("[Tmp]%d\n",(int)i_Tmp);
 8000dd2:	7d7b      	ldrb	r3, [r7, #21]
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4812      	ldr	r0, [pc, #72]	; (8000e20 <DHT11_processing+0xa0>)
 8000dd8:	f007 fff0 	bl	8008dbc <iprintf>
		printf("[Wet]%d\n",(int)i_RH);
 8000ddc:	7dfb      	ldrb	r3, [r7, #23]
 8000dde:	4619      	mov	r1, r3
 8000de0:	4810      	ldr	r0, [pc, #64]	; (8000e24 <DHT11_processing+0xa4>)
 8000de2:	f007 ffeb 	bl	8008dbc <iprintf>
		if (lcd_display_mode_flag == 1)
 8000de6:	4b10      	ldr	r3, [pc, #64]	; (8000e28 <DHT11_processing+0xa8>)
 8000de8:	781b      	ldrb	r3, [r3, #0]
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d10d      	bne.n	8000e0a <DHT11_processing+0x8a>
		{
			sprintf(lcd_buff,"Tmp:%d Wet:%d", (int)i_Tmp, (int)i_RH);
 8000dee:	7d7a      	ldrb	r2, [r7, #21]
 8000df0:	7dfb      	ldrb	r3, [r7, #23]
 8000df2:	4638      	mov	r0, r7
 8000df4:	490d      	ldr	r1, [pc, #52]	; (8000e2c <DHT11_processing+0xac>)
 8000df6:	f008 f86f 	bl	8008ed8 <siprintf>
			move_cursor(0,0);
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	2000      	movs	r0, #0
 8000dfe:	f000 f9cb 	bl	8001198 <move_cursor>
			lcd_string(lcd_buff);
 8000e02:	463b      	mov	r3, r7
 8000e04:	4618      	mov	r0, r3
 8000e06:	f000 f9b2 	bl	800116e <lcd_string>
		}
	}
}
 8000e0a:	bf00      	nop
 8000e0c:	3718      	adds	r7, #24
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	20000a90 	.word	0x20000a90
 8000e18:	20000000 	.word	0x20000000
 8000e1c:	40020000 	.word	0x40020000
 8000e20:	0800a30c 	.word	0x0800a30c
 8000e24:	0800a318 	.word	0x0800a318
 8000e28:	20000098 	.word	0x20000098
 8000e2c:	0800a324 	.word	0x0800a324

08000e30 <DHT11_Init>:

void DHT11_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000e34:	2201      	movs	r2, #1
 8000e36:	2101      	movs	r1, #1
 8000e38:	4804      	ldr	r0, [pc, #16]	; (8000e4c <DHT11_Init+0x1c>)
 8000e3a:	f003 f8c3 	bl	8003fc4 <HAL_GPIO_WritePin>
	HAL_Delay(3000);
 8000e3e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000e42:	f002 fa0b 	bl	800325c <HAL_Delay>
	return;
 8000e46:	bf00      	nop
}
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	40020000 	.word	0x40020000

08000e50 <DHT11_trriger>:


void DHT11_trriger(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_RESET);
 8000e54:	2200      	movs	r2, #0
 8000e56:	2101      	movs	r1, #1
 8000e58:	4807      	ldr	r0, [pc, #28]	; (8000e78 <DHT11_trriger+0x28>)
 8000e5a:	f003 f8b3 	bl	8003fc4 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000e5e:	2014      	movs	r0, #20
 8000e60:	f002 f9fc 	bl	800325c <HAL_Delay>
	
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000e64:	2201      	movs	r2, #1
 8000e66:	2101      	movs	r1, #1
 8000e68:	4803      	ldr	r0, [pc, #12]	; (8000e78 <DHT11_trriger+0x28>)
 8000e6a:	f003 f8ab 	bl	8003fc4 <HAL_GPIO_WritePin>
	delay_us(7);
 8000e6e:	2007      	movs	r0, #7
 8000e70:	f000 fd78 	bl	8001964 <delay_us>
	return;
 8000e74:	bf00      	nop
}
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	40020000 	.word	0x40020000

08000e7c <DHT11_DataLine_Input>:


void DHT11_DataLine_Input(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e82:	1d3b      	adds	r3, r7, #4
 8000e84:	2200      	movs	r2, #0
 8000e86:	601a      	str	r2, [r3, #0]
 8000e88:	605a      	str	r2, [r3, #4]
 8000e8a:	609a      	str	r2, [r3, #8]
 8000e8c:	60da      	str	r2, [r3, #12]
 8000e8e:	611a      	str	r2, [r3, #16]
	
	/*Configure GPIO pin : PH0 */
  GPIO_InitStruct.Pin = DHT11_DATA_RIN;
 8000e90:	2301      	movs	r3, #1
 8000e92:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;			//Change Output to Input
 8000e94:	2300      	movs	r3, #0
 8000e96:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000e9c:	1d3b      	adds	r3, r7, #4
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4803      	ldr	r0, [pc, #12]	; (8000eb0 <DHT11_DataLine_Input+0x34>)
 8000ea2:	f002 fecb 	bl	8003c3c <HAL_GPIO_Init>
	
	return;
 8000ea6:	bf00      	nop
}
 8000ea8:	3718      	adds	r7, #24
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	40020000 	.word	0x40020000

08000eb4 <DHT11_DataLine_Output>:


void DHT11_DataLine_Output(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b086      	sub	sp, #24
 8000eb8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eba:	1d3b      	adds	r3, r7, #4
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	601a      	str	r2, [r3, #0]
 8000ec0:	605a      	str	r2, [r3, #4]
 8000ec2:	609a      	str	r2, [r3, #8]
 8000ec4:	60da      	str	r2, [r3, #12]
 8000ec6:	611a      	str	r2, [r3, #16]
	
	/*Configure GPIO pin : PH0 */
  GPIO_InitStruct.Pin = DHT11_DATA_RIN;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;			//Change Input to Output 
 8000ecc:	2301      	movs	r3, #1
 8000ece:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000ed8:	1d3b      	adds	r3, r7, #4
 8000eda:	4619      	mov	r1, r3
 8000edc:	4803      	ldr	r0, [pc, #12]	; (8000eec <DHT11_DataLine_Output+0x38>)
 8000ede:	f002 fead 	bl	8003c3c <HAL_GPIO_Init>
	
	return;
 8000ee2:	bf00      	nop
}
 8000ee4:	3718      	adds	r7, #24
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40020000 	.word	0x40020000

08000ef0 <DHT11_rx_Data>:


uint8_t DHT11_rx_Data(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
	uint8_t rx_data = 0;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	71fb      	strb	r3, [r7, #7]
	
	for(int i = 0; i < 8; i++)
 8000efa:	2300      	movs	r3, #0
 8000efc:	603b      	str	r3, [r7, #0]
 8000efe:	e023      	b.n	8000f48 <DHT11_rx_Data+0x58>
	{
		//when Input Data == 0
		while( 0 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f00:	bf00      	nop
 8000f02:	2101      	movs	r1, #1
 8000f04:	4814      	ldr	r0, [pc, #80]	; (8000f58 <DHT11_rx_Data+0x68>)
 8000f06:	f003 f845 	bl	8003f94 <HAL_GPIO_ReadPin>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d0f8      	beq.n	8000f02 <DHT11_rx_Data+0x12>
#if 1
		delay_us(40);
 8000f10:	2028      	movs	r0, #40	; 0x28
 8000f12:	f000 fd27 	bl	8001964 <delay_us>
#else  // org
		delay_us(16);
#endif
		rx_data<<=1;
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	71fb      	strb	r3, [r7, #7]
		
		//when Input Data == 1
		if(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN))
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	480e      	ldr	r0, [pc, #56]	; (8000f58 <DHT11_rx_Data+0x68>)
 8000f20:	f003 f838 	bl	8003f94 <HAL_GPIO_ReadPin>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d003      	beq.n	8000f32 <DHT11_rx_Data+0x42>
		{
			rx_data |= 1;
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	f043 0301 	orr.w	r3, r3, #1
 8000f30:	71fb      	strb	r3, [r7, #7]
		}
		while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f32:	bf00      	nop
 8000f34:	2101      	movs	r1, #1
 8000f36:	4808      	ldr	r0, [pc, #32]	; (8000f58 <DHT11_rx_Data+0x68>)
 8000f38:	f003 f82c 	bl	8003f94 <HAL_GPIO_ReadPin>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d0f8      	beq.n	8000f34 <DHT11_rx_Data+0x44>
	for(int i = 0; i < 8; i++)
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	3301      	adds	r3, #1
 8000f46:	603b      	str	r3, [r7, #0]
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	2b07      	cmp	r3, #7
 8000f4c:	ddd8      	ble.n	8000f00 <DHT11_rx_Data+0x10>
	}
	return rx_data;
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	40020000 	.word	0x40020000

08000f5c <DHT11_dumi_read>:


void DHT11_dumi_read(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
	while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f60:	bf00      	nop
 8000f62:	2101      	movs	r1, #1
 8000f64:	480b      	ldr	r0, [pc, #44]	; (8000f94 <DHT11_dumi_read+0x38>)
 8000f66:	f003 f815 	bl	8003f94 <HAL_GPIO_ReadPin>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b01      	cmp	r3, #1
 8000f6e:	d0f8      	beq.n	8000f62 <DHT11_dumi_read+0x6>
	while( 0 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f70:	bf00      	nop
 8000f72:	2101      	movs	r1, #1
 8000f74:	4807      	ldr	r0, [pc, #28]	; (8000f94 <DHT11_dumi_read+0x38>)
 8000f76:	f003 f80d 	bl	8003f94 <HAL_GPIO_ReadPin>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d0f8      	beq.n	8000f72 <DHT11_dumi_read+0x16>
	while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f80:	bf00      	nop
 8000f82:	2101      	movs	r1, #1
 8000f84:	4803      	ldr	r0, [pc, #12]	; (8000f94 <DHT11_dumi_read+0x38>)
 8000f86:	f003 f805 	bl	8003f94 <HAL_GPIO_ReadPin>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d0f8      	beq.n	8000f82 <DHT11_dumi_read+0x26>
	return;
 8000f90:	bf00      	nop
}
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	40020000 	.word	0x40020000

08000f98 <lcd_display_mode_select>:
extern void lcd_command(uint8_t command);
extern unsigned char bin2dec(unsigned char byte);
extern unsigned char dec2bin(unsigned char byte);

void lcd_display_mode_select(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b08a      	sub	sp, #40	; 0x28
 8000f9c:	af00      	add	r7, sp, #0
	char lcd_buff[40];

	if (get_button(GPIOC, GPIO_PIN_13, 4) == BUTTON_PRESS)
 8000f9e:	2204      	movs	r2, #4
 8000fa0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fa4:	4811      	ldr	r0, [pc, #68]	; (8000fec <lcd_display_mode_select+0x54>)
 8000fa6:	f000 f829 	bl	8000ffc <get_button>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d118      	bne.n	8000fe2 <lcd_display_mode_select+0x4a>
	{
		lcd_command(CLEAR_DISPLAY);
 8000fb0:	2001      	movs	r0, #1
 8000fb2:	f000 f85b 	bl	800106c <lcd_command>
		lcd_display_mode_flag++;
 8000fb6:	4b0e      	ldr	r3, [pc, #56]	; (8000ff0 <lcd_display_mode_select+0x58>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	b2da      	uxtb	r2, r3
 8000fbe:	4b0c      	ldr	r3, [pc, #48]	; (8000ff0 <lcd_display_mode_select+0x58>)
 8000fc0:	701a      	strb	r2, [r3, #0]
		lcd_display_mode_flag %= 4;
 8000fc2:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <lcd_display_mode_select+0x58>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	f003 0303 	and.w	r3, r3, #3
 8000fca:	b2da      	uxtb	r2, r3
 8000fcc:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <lcd_display_mode_select+0x58>)
 8000fce:	701a      	strb	r2, [r3, #0]
		if (lcd_display_mode_flag == 3)
 8000fd0:	4b07      	ldr	r3, [pc, #28]	; (8000ff0 <lcd_display_mode_select+0x58>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	2b03      	cmp	r3, #3
 8000fd6:	d104      	bne.n	8000fe2 <lcd_display_mode_select+0x4a>
		{
			HAL_RTC_GetTime(&hrtc, &mTime, RTC_FORMAT_BCD);
 8000fd8:	2201      	movs	r2, #1
 8000fda:	4906      	ldr	r1, [pc, #24]	; (8000ff4 <lcd_display_mode_select+0x5c>)
 8000fdc:	4806      	ldr	r0, [pc, #24]	; (8000ff8 <lcd_display_mode_select+0x60>)
 8000fde:	f004 fd57 	bl	8005a90 <HAL_RTC_GetTime>

		}
	}
}
 8000fe2:	bf00      	nop
 8000fe4:	3728      	adds	r7, #40	; 0x28
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	40020800 	.word	0x40020800
 8000ff0:	20000098 	.word	0x20000098
 8000ff4:	2000009c 	.word	0x2000009c
 8000ff8:	20000370 	.word	0x20000370

08000ffc <get_button>:
// get_button(gpio, pin, button)
//    BUTTON_RELEASE(1)  return
int get_button(GPIO_TypeDef *GPIO, uint16_t GPIO_PIN, uint8_t button_number)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
 8001004:	460b      	mov	r3, r1
 8001006:	807b      	strh	r3, [r7, #2]
 8001008:	4613      	mov	r3, r2
 800100a:	707b      	strb	r3, [r7, #1]
	unsigned char curr_state;

	curr_state=HAL_GPIO_ReadPin(GPIO, GPIO_PIN);  // 0, 1
 800100c:	887b      	ldrh	r3, [r7, #2]
 800100e:	4619      	mov	r1, r3
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f002 ffbf 	bl	8003f94 <HAL_GPIO_ReadPin>
 8001016:	4603      	mov	r3, r0
 8001018:	73fb      	strb	r3, [r7, #15]
	//    
	if (curr_state == BUTTON_PRESS && button_status[button_number]==BUTTON_RELEASE)
 800101a:	7bfb      	ldrb	r3, [r7, #15]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d10d      	bne.n	800103c <get_button+0x40>
 8001020:	787b      	ldrb	r3, [r7, #1]
 8001022:	4a11      	ldr	r2, [pc, #68]	; (8001068 <get_button+0x6c>)
 8001024:	5cd3      	ldrb	r3, [r2, r3]
 8001026:	2b01      	cmp	r3, #1
 8001028:	d108      	bne.n	800103c <get_button+0x40>
	{
		HAL_Delay(80);  // noise  .
 800102a:	2050      	movs	r0, #80	; 0x50
 800102c:	f002 f916 	bl	800325c <HAL_Delay>
		button_status[button_number]=BUTTON_PRESS;   //    
 8001030:	787b      	ldrb	r3, [r7, #1]
 8001032:	4a0d      	ldr	r2, [pc, #52]	; (8001068 <get_button+0x6c>)
 8001034:	2100      	movs	r1, #0
 8001036:	54d1      	strb	r1, [r2, r3]
		return BUTTON_RELEASE;  //     noise 
 8001038:	2301      	movs	r3, #1
 800103a:	e011      	b.n	8001060 <get_button+0x64>
	}
	else if (curr_state == BUTTON_RELEASE && button_status[button_number]==BUTTON_PRESS)
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	2b01      	cmp	r3, #1
 8001040:	d10d      	bne.n	800105e <get_button+0x62>
 8001042:	787b      	ldrb	r3, [r7, #1]
 8001044:	4a08      	ldr	r2, [pc, #32]	; (8001068 <get_button+0x6c>)
 8001046:	5cd3      	ldrb	r3, [r2, r3]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d108      	bne.n	800105e <get_button+0x62>
	{     // 1.         
		HAL_Delay(30);  // noise  .
 800104c:	201e      	movs	r0, #30
 800104e:	f002 f905 	bl	800325c <HAL_Delay>
		button_status[button_number]=BUTTON_RELEASE;  // 2. button_status table  
 8001052:	787b      	ldrb	r3, [r7, #1]
 8001054:	4a04      	ldr	r2, [pc, #16]	; (8001068 <get_button+0x6c>)
 8001056:	2101      	movs	r1, #1
 8001058:	54d1      	strb	r1, [r2, r3]
		return BUTTON_PRESS;   // 3.  1    .
 800105a:	2300      	movs	r3, #0
 800105c:	e000      	b.n	8001060 <get_button+0x64>
	}
	return BUTTON_RELEASE;
 800105e:	2301      	movs	r3, #1
}
 8001060:	4618      	mov	r0, r3
 8001062:	3710      	adds	r7, #16
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000004 	.word	0x20000004

0800106c <lcd_command>:
		HAL_Delay(500);
	}
}

void lcd_command(uint8_t command)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af02      	add	r7, sp, #8
 8001072:	4603      	mov	r3, r0
 8001074:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = command & 0xf0;
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	f023 030f 	bic.w	r3, r3, #15
 800107c:	73fb      	strb	r3, [r7, #15]
	low_nibble = (command<<4) & 0xf0;
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	011b      	lsls	r3, r3, #4
 8001082:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 8001084:	7bfb      	ldrb	r3, [r7, #15]
 8001086:	f043 030c 	orr.w	r3, r3, #12
 800108a:	b2db      	uxtb	r3, r3
 800108c:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 800108e:	7bfb      	ldrb	r3, [r7, #15]
 8001090:	f043 0308 	orr.w	r3, r3, #8
 8001094:	b2db      	uxtb	r3, r3
 8001096:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 8001098:	7bbb      	ldrb	r3, [r7, #14]
 800109a:	f043 030c 	orr.w	r3, r3, #12
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 80010a2:	7bbb      	ldrb	r3, [r7, #14]
 80010a4:	f043 0308 	orr.w	r3, r3, #8
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 80010ac:	bf00      	nop
 80010ae:	f107 0208 	add.w	r2, r7, #8
 80010b2:	2364      	movs	r3, #100	; 0x64
 80010b4:	9300      	str	r3, [sp, #0]
 80010b6:	2304      	movs	r3, #4
 80010b8:	214e      	movs	r1, #78	; 0x4e
 80010ba:	4805      	ldr	r0, [pc, #20]	; (80010d0 <lcd_command+0x64>)
 80010bc:	f003 f8e0 	bl	8004280 <HAL_I2C_Master_Transmit>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d1f3      	bne.n	80010ae <lcd_command+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 80010c6:	bf00      	nop
}
 80010c8:	3710      	adds	r7, #16
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	2000031c 	.word	0x2000031c

080010d4 <lcd_data>:

// 1 byte write
void lcd_data(uint8_t data)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b086      	sub	sp, #24
 80010d8:	af02      	add	r7, sp, #8
 80010da:	4603      	mov	r3, r0
 80010dc:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = data & 0xf0;
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	f023 030f 	bic.w	r3, r3, #15
 80010e4:	73fb      	strb	r3, [r7, #15]
	low_nibble = (data<<4) & 0xf0;
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	011b      	lsls	r3, r3, #4
 80010ea:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 80010ec:	7bfb      	ldrb	r3, [r7, #15]
 80010ee:	f043 030d 	orr.w	r3, r3, #13
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 80010f6:	7bfb      	ldrb	r3, [r7, #15]
 80010f8:	f043 0309 	orr.w	r3, r3, #9
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 8001100:	7bbb      	ldrb	r3, [r7, #14]
 8001102:	f043 030d 	orr.w	r3, r3, #13
 8001106:	b2db      	uxtb	r3, r3
 8001108:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 800110a:	7bbb      	ldrb	r3, [r7, #14]
 800110c:	f043 0309 	orr.w	r3, r3, #9
 8001110:	b2db      	uxtb	r3, r3
 8001112:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 8001114:	bf00      	nop
 8001116:	f107 0208 	add.w	r2, r7, #8
 800111a:	2364      	movs	r3, #100	; 0x64
 800111c:	9300      	str	r3, [sp, #0]
 800111e:	2304      	movs	r3, #4
 8001120:	214e      	movs	r1, #78	; 0x4e
 8001122:	4805      	ldr	r0, [pc, #20]	; (8001138 <lcd_data+0x64>)
 8001124:	f003 f8ac 	bl	8004280 <HAL_I2C_Master_Transmit>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d1f3      	bne.n	8001116 <lcd_data+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 800112e:	bf00      	nop
}
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	2000031c 	.word	0x2000031c

0800113c <i2c_lcd_init>:
// lcd 
void i2c_lcd_init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0

	lcd_command(0x33);
 8001140:	2033      	movs	r0, #51	; 0x33
 8001142:	f7ff ff93 	bl	800106c <lcd_command>
	lcd_command(0x32);
 8001146:	2032      	movs	r0, #50	; 0x32
 8001148:	f7ff ff90 	bl	800106c <lcd_command>
	lcd_command(0x28);	//Function Set 4-bit mode
 800114c:	2028      	movs	r0, #40	; 0x28
 800114e:	f7ff ff8d 	bl	800106c <lcd_command>
	lcd_command(DISPLAY_ON);
 8001152:	200c      	movs	r0, #12
 8001154:	f7ff ff8a 	bl	800106c <lcd_command>
	lcd_command(0x06);	//Entry mode set
 8001158:	2006      	movs	r0, #6
 800115a:	f7ff ff87 	bl	800106c <lcd_command>
	lcd_command(CLEAR_DISPLAY);
 800115e:	2001      	movs	r0, #1
 8001160:	f7ff ff84 	bl	800106c <lcd_command>
	HAL_Delay(2);
 8001164:	2002      	movs	r0, #2
 8001166:	f002 f879 	bl	800325c <HAL_Delay>
}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}

0800116e <lcd_string>:

// null   string LCD 
void lcd_string(uint8_t *str)
{
 800116e:	b580      	push	{r7, lr}
 8001170:	b082      	sub	sp, #8
 8001172:	af00      	add	r7, sp, #0
 8001174:	6078      	str	r0, [r7, #4]
	while(*str)
 8001176:	e006      	b.n	8001186 <lcd_string+0x18>
	{
		lcd_data(*str++);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	1c5a      	adds	r2, r3, #1
 800117c:	607a      	str	r2, [r7, #4]
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff ffa7 	bl	80010d4 <lcd_data>
	while(*str)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d1f4      	bne.n	8001178 <lcd_string+0xa>
	}
}
 800118e:	bf00      	nop
 8001190:	bf00      	nop
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <move_cursor>:

//  ,col   
void move_cursor(uint8_t row, uint8_t column)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	460a      	mov	r2, r1
 80011a2:	71fb      	strb	r3, [r7, #7]
 80011a4:	4613      	mov	r3, r2
 80011a6:	71bb      	strb	r3, [r7, #6]
	lcd_command(0x80 | row<<6 | column);
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	019b      	lsls	r3, r3, #6
 80011ac:	b2da      	uxtb	r2, r3
 80011ae:	79bb      	ldrb	r3, [r7, #6]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff ff56 	bl	800106c <lcd_command>
	return;
 80011c0:	bf00      	nop
}
 80011c2:	3708      	adds	r7, #8
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <bin2dec>:
// 7654 3210
// 0010 0011
// 00000010
// STM32 RTC   &     
unsigned char bin2dec(unsigned char byte)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b085      	sub	sp, #20
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	71fb      	strb	r3, [r7, #7]
	unsigned char high, low;
	low = byte & 0x0f;	//  4bit(low nibble)
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	f003 030f 	and.w	r3, r3, #15
 80011d8:	73fb      	strb	r3, [r7, #15]
	high = (byte >> 4) * 10;	//  4bit(high nibble)
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	091b      	lsrs	r3, r3, #4
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	461a      	mov	r2, r3
 80011e2:	0092      	lsls	r2, r2, #2
 80011e4:	4413      	add	r3, r2
 80011e6:	005b      	lsls	r3, r3, #1
 80011e8:	73bb      	strb	r3, [r7, #14]

	return high + low;
 80011ea:	7bba      	ldrb	r2, [r7, #14]
 80011ec:	7bfb      	ldrb	r3, [r7, #15]
 80011ee:	4413      	add	r3, r2
 80011f0:	b2db      	uxtb	r3, r3
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3714      	adds	r7, #20
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
	...

08001200 <dec2bin>:
// decimal --> BCD ex) 23: 0001 0111
unsigned char dec2bin(unsigned char byte)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
	unsigned char high, low;

	high = (byte / 10) << 4;
 800120a:	79fb      	ldrb	r3, [r7, #7]
 800120c:	4a0d      	ldr	r2, [pc, #52]	; (8001244 <dec2bin+0x44>)
 800120e:	fba2 2303 	umull	r2, r3, r2, r3
 8001212:	08db      	lsrs	r3, r3, #3
 8001214:	b2db      	uxtb	r3, r3
 8001216:	011b      	lsls	r3, r3, #4
 8001218:	73fb      	strb	r3, [r7, #15]
	low = byte % 10;
 800121a:	79fa      	ldrb	r2, [r7, #7]
 800121c:	4b09      	ldr	r3, [pc, #36]	; (8001244 <dec2bin+0x44>)
 800121e:	fba3 1302 	umull	r1, r3, r3, r2
 8001222:	08d9      	lsrs	r1, r3, #3
 8001224:	460b      	mov	r3, r1
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	440b      	add	r3, r1
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	73bb      	strb	r3, [r7, #14]

	return high + low;
 8001230:	7bfa      	ldrb	r2, [r7, #15]
 8001232:	7bbb      	ldrb	r3, [r7, #14]
 8001234:	4413      	add	r3, r2
 8001236:	b2db      	uxtb	r3, r3
}
 8001238:	4618      	mov	r0, r3
 800123a:	3714      	adds	r7, #20
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr
 8001244:	cccccccd 	.word	0xcccccccd

08001248 <get_rtc>:
void get_rtc(void)
{
 8001248:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800124c:	b08f      	sub	sp, #60	; 0x3c
 800124e:	af04      	add	r7, sp, #16
	static RTC_TimeTypeDef oldTime;	//      .
	char lcd_buff[40];

	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 8001250:	2201      	movs	r2, #1
 8001252:	494b      	ldr	r1, [pc, #300]	; (8001380 <get_rtc+0x138>)
 8001254:	484b      	ldr	r0, [pc, #300]	; (8001384 <get_rtc+0x13c>)
 8001256:	f004 fcfd 	bl	8005c54 <HAL_RTC_GetDate>
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 800125a:	2201      	movs	r2, #1
 800125c:	494a      	ldr	r1, [pc, #296]	; (8001388 <get_rtc+0x140>)
 800125e:	4849      	ldr	r0, [pc, #292]	; (8001384 <get_rtc+0x13c>)
 8001260:	f004 fc16 	bl	8005a90 <HAL_RTC_GetTime>

	if (oldTime.Seconds != sTime.Seconds)
 8001264:	4b49      	ldr	r3, [pc, #292]	; (800138c <get_rtc+0x144>)
 8001266:	789a      	ldrb	r2, [r3, #2]
 8001268:	4b47      	ldr	r3, [pc, #284]	; (8001388 <get_rtc+0x140>)
 800126a:	789b      	ldrb	r3, [r3, #2]
 800126c:	429a      	cmp	r2, r3
 800126e:	d07d      	beq.n	800136c <get_rtc+0x124>
	{
		// YYYY-MM-DD HH:mm:ss
		printf("%04d-%02d-%02d %02d:%02d:%02d\n",
				bin2dec(sDate.Year)+2000, bin2dec(sDate.Month), bin2dec(sDate.Date),
 8001270:	4b43      	ldr	r3, [pc, #268]	; (8001380 <get_rtc+0x138>)
 8001272:	78db      	ldrb	r3, [r3, #3]
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff ffa7 	bl	80011c8 <bin2dec>
 800127a:	4603      	mov	r3, r0
		printf("%04d-%02d-%02d %02d:%02d:%02d\n",
 800127c:	f503 64fa 	add.w	r4, r3, #2000	; 0x7d0
				bin2dec(sDate.Year)+2000, bin2dec(sDate.Month), bin2dec(sDate.Date),
 8001280:	4b3f      	ldr	r3, [pc, #252]	; (8001380 <get_rtc+0x138>)
 8001282:	785b      	ldrb	r3, [r3, #1]
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff ff9f 	bl	80011c8 <bin2dec>
 800128a:	4603      	mov	r3, r0
		printf("%04d-%02d-%02d %02d:%02d:%02d\n",
 800128c:	4698      	mov	r8, r3
				bin2dec(sDate.Year)+2000, bin2dec(sDate.Month), bin2dec(sDate.Date),
 800128e:	4b3c      	ldr	r3, [pc, #240]	; (8001380 <get_rtc+0x138>)
 8001290:	789b      	ldrb	r3, [r3, #2]
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff ff98 	bl	80011c8 <bin2dec>
 8001298:	4603      	mov	r3, r0
		printf("%04d-%02d-%02d %02d:%02d:%02d\n",
 800129a:	4699      	mov	r9, r3
				bin2dec(sTime.Hours), bin2dec(sTime.Minutes), bin2dec(sTime.Seconds));
 800129c:	4b3a      	ldr	r3, [pc, #232]	; (8001388 <get_rtc+0x140>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff ff91 	bl	80011c8 <bin2dec>
 80012a6:	4603      	mov	r3, r0
		printf("%04d-%02d-%02d %02d:%02d:%02d\n",
 80012a8:	461d      	mov	r5, r3
				bin2dec(sTime.Hours), bin2dec(sTime.Minutes), bin2dec(sTime.Seconds));
 80012aa:	4b37      	ldr	r3, [pc, #220]	; (8001388 <get_rtc+0x140>)
 80012ac:	785b      	ldrb	r3, [r3, #1]
 80012ae:	4618      	mov	r0, r3
 80012b0:	f7ff ff8a 	bl	80011c8 <bin2dec>
 80012b4:	4603      	mov	r3, r0
		printf("%04d-%02d-%02d %02d:%02d:%02d\n",
 80012b6:	461e      	mov	r6, r3
				bin2dec(sTime.Hours), bin2dec(sTime.Minutes), bin2dec(sTime.Seconds));
 80012b8:	4b33      	ldr	r3, [pc, #204]	; (8001388 <get_rtc+0x140>)
 80012ba:	789b      	ldrb	r3, [r3, #2]
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff ff83 	bl	80011c8 <bin2dec>
 80012c2:	4603      	mov	r3, r0
		printf("%04d-%02d-%02d %02d:%02d:%02d\n",
 80012c4:	9302      	str	r3, [sp, #8]
 80012c6:	9601      	str	r6, [sp, #4]
 80012c8:	9500      	str	r5, [sp, #0]
 80012ca:	464b      	mov	r3, r9
 80012cc:	4642      	mov	r2, r8
 80012ce:	4621      	mov	r1, r4
 80012d0:	482f      	ldr	r0, [pc, #188]	; (8001390 <get_rtc+0x148>)
 80012d2:	f007 fd73 	bl	8008dbc <iprintf>

		if (lcd_display_mode_flag==0)
 80012d6:	4b2f      	ldr	r3, [pc, #188]	; (8001394 <get_rtc+0x14c>)
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d146      	bne.n	800136c <get_rtc+0x124>
		{
			sprintf(lcd_buff, "DATE:%04d-%02d-%02d",
					bin2dec(sDate.Year)+2000, bin2dec(sDate.Month), bin2dec(sDate.Date));
 80012de:	4b28      	ldr	r3, [pc, #160]	; (8001380 <get_rtc+0x138>)
 80012e0:	78db      	ldrb	r3, [r3, #3]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff ff70 	bl	80011c8 <bin2dec>
 80012e8:	4603      	mov	r3, r0
			sprintf(lcd_buff, "DATE:%04d-%02d-%02d",
 80012ea:	f503 64fa 	add.w	r4, r3, #2000	; 0x7d0
					bin2dec(sDate.Year)+2000, bin2dec(sDate.Month), bin2dec(sDate.Date));
 80012ee:	4b24      	ldr	r3, [pc, #144]	; (8001380 <get_rtc+0x138>)
 80012f0:	785b      	ldrb	r3, [r3, #1]
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff ff68 	bl	80011c8 <bin2dec>
 80012f8:	4603      	mov	r3, r0
			sprintf(lcd_buff, "DATE:%04d-%02d-%02d",
 80012fa:	461d      	mov	r5, r3
					bin2dec(sDate.Year)+2000, bin2dec(sDate.Month), bin2dec(sDate.Date));
 80012fc:	4b20      	ldr	r3, [pc, #128]	; (8001380 <get_rtc+0x138>)
 80012fe:	789b      	ldrb	r3, [r3, #2]
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff ff61 	bl	80011c8 <bin2dec>
 8001306:	4603      	mov	r3, r0
			sprintf(lcd_buff, "DATE:%04d-%02d-%02d",
 8001308:	4638      	mov	r0, r7
 800130a:	9300      	str	r3, [sp, #0]
 800130c:	462b      	mov	r3, r5
 800130e:	4622      	mov	r2, r4
 8001310:	4921      	ldr	r1, [pc, #132]	; (8001398 <get_rtc+0x150>)
 8001312:	f007 fde1 	bl	8008ed8 <siprintf>
			move_cursor(0, 0);
 8001316:	2100      	movs	r1, #0
 8001318:	2000      	movs	r0, #0
 800131a:	f7ff ff3d 	bl	8001198 <move_cursor>
			lcd_string(lcd_buff);
 800131e:	463b      	mov	r3, r7
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff ff24 	bl	800116e <lcd_string>
			sprintf(lcd_buff, "TIME:%02d:%02d:%02d",
					bin2dec(sTime.Hours), bin2dec(sTime.Minutes), bin2dec(sTime.Seconds));
 8001326:	4b18      	ldr	r3, [pc, #96]	; (8001388 <get_rtc+0x140>)
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff ff4c 	bl	80011c8 <bin2dec>
 8001330:	4603      	mov	r3, r0
			sprintf(lcd_buff, "TIME:%02d:%02d:%02d",
 8001332:	461c      	mov	r4, r3
					bin2dec(sTime.Hours), bin2dec(sTime.Minutes), bin2dec(sTime.Seconds));
 8001334:	4b14      	ldr	r3, [pc, #80]	; (8001388 <get_rtc+0x140>)
 8001336:	785b      	ldrb	r3, [r3, #1]
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff ff45 	bl	80011c8 <bin2dec>
 800133e:	4603      	mov	r3, r0
			sprintf(lcd_buff, "TIME:%02d:%02d:%02d",
 8001340:	461d      	mov	r5, r3
					bin2dec(sTime.Hours), bin2dec(sTime.Minutes), bin2dec(sTime.Seconds));
 8001342:	4b11      	ldr	r3, [pc, #68]	; (8001388 <get_rtc+0x140>)
 8001344:	789b      	ldrb	r3, [r3, #2]
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff ff3e 	bl	80011c8 <bin2dec>
 800134c:	4603      	mov	r3, r0
			sprintf(lcd_buff, "TIME:%02d:%02d:%02d",
 800134e:	4638      	mov	r0, r7
 8001350:	9300      	str	r3, [sp, #0]
 8001352:	462b      	mov	r3, r5
 8001354:	4622      	mov	r2, r4
 8001356:	4911      	ldr	r1, [pc, #68]	; (800139c <get_rtc+0x154>)
 8001358:	f007 fdbe 	bl	8008ed8 <siprintf>
			move_cursor(1, 0);
 800135c:	2100      	movs	r1, #0
 800135e:	2001      	movs	r0, #1
 8001360:	f7ff ff1a 	bl	8001198 <move_cursor>
			lcd_string(lcd_buff);
 8001364:	463b      	mov	r3, r7
 8001366:	4618      	mov	r0, r3
 8001368:	f7ff ff01 	bl	800116e <lcd_string>
		}
	}
	oldTime.Seconds=sTime.Seconds;
 800136c:	4b06      	ldr	r3, [pc, #24]	; (8001388 <get_rtc+0x140>)
 800136e:	789a      	ldrb	r2, [r3, #2]
 8001370:	4b06      	ldr	r3, [pc, #24]	; (800138c <get_rtc+0x144>)
 8001372:	709a      	strb	r2, [r3, #2]
}
 8001374:	bf00      	nop
 8001376:	372c      	adds	r7, #44	; 0x2c
 8001378:	46bd      	mov	sp, r7
 800137a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800137e:	bf00      	nop
 8001380:	200000c4 	.word	0x200000c4
 8001384:	20000370 	.word	0x20000370
 8001388:	200000b0 	.word	0x200000b0
 800138c:	200000c8 	.word	0x200000c8
 8001390:	0800a334 	.word	0x0800a334
 8001394:	20000098 	.word	0x20000098
 8001398:	0800a354 	.word	0x0800a354
 800139c:	0800a368 	.word	0x0800a368

080013a0 <set_rtc>:
// setrtc231016103800
//       678901234567 
void set_rtc(char *date_time)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b088      	sub	sp, #32
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
	char yy[4], mm[4], dd[4];	// date
	char hh[4], min[4], ss[4];	// time

	strncpy(yy, date_time+6, 2);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	1d99      	adds	r1, r3, #6
 80013ac:	f107 031c 	add.w	r3, r7, #28
 80013b0:	2202      	movs	r2, #2
 80013b2:	4618      	mov	r0, r3
 80013b4:	f007 fdc4 	bl	8008f40 <strncpy>
	strncpy(mm, date_time+8, 2);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f103 0108 	add.w	r1, r3, #8
 80013be:	f107 0318 	add.w	r3, r7, #24
 80013c2:	2202      	movs	r2, #2
 80013c4:	4618      	mov	r0, r3
 80013c6:	f007 fdbb 	bl	8008f40 <strncpy>
	strncpy(dd, date_time+10, 2);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	f103 010a 	add.w	r1, r3, #10
 80013d0:	f107 0314 	add.w	r3, r7, #20
 80013d4:	2202      	movs	r2, #2
 80013d6:	4618      	mov	r0, r3
 80013d8:	f007 fdb2 	bl	8008f40 <strncpy>

	strncpy(hh, date_time+12, 2);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f103 010c 	add.w	r1, r3, #12
 80013e2:	f107 0310 	add.w	r3, r7, #16
 80013e6:	2202      	movs	r2, #2
 80013e8:	4618      	mov	r0, r3
 80013ea:	f007 fda9 	bl	8008f40 <strncpy>
	strncpy(min, date_time+14, 2);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	f103 010e 	add.w	r1, r3, #14
 80013f4:	f107 030c 	add.w	r3, r7, #12
 80013f8:	2202      	movs	r2, #2
 80013fa:	4618      	mov	r0, r3
 80013fc:	f007 fda0 	bl	8008f40 <strncpy>
	strncpy(ss, date_time+16, 2);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f103 0110 	add.w	r1, r3, #16
 8001406:	f107 0308 	add.w	r3, r7, #8
 800140a:	2202      	movs	r2, #2
 800140c:	4618      	mov	r0, r3
 800140e:	f007 fd97 	bl	8008f40 <strncpy>

	// ascii --> int --> bcd
	sDate.Year = dec2bin(atoi(yy));
 8001412:	f107 031c 	add.w	r3, r7, #28
 8001416:	4618      	mov	r0, r3
 8001418:	f007 fc9a 	bl	8008d50 <atoi>
 800141c:	4603      	mov	r3, r0
 800141e:	b2db      	uxtb	r3, r3
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff feed 	bl	8001200 <dec2bin>
 8001426:	4603      	mov	r3, r0
 8001428:	461a      	mov	r2, r3
 800142a:	4b2b      	ldr	r3, [pc, #172]	; (80014d8 <set_rtc+0x138>)
 800142c:	70da      	strb	r2, [r3, #3]
	sDate.Month = dec2bin(atoi(mm));
 800142e:	f107 0318 	add.w	r3, r7, #24
 8001432:	4618      	mov	r0, r3
 8001434:	f007 fc8c 	bl	8008d50 <atoi>
 8001438:	4603      	mov	r3, r0
 800143a:	b2db      	uxtb	r3, r3
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff fedf 	bl	8001200 <dec2bin>
 8001442:	4603      	mov	r3, r0
 8001444:	461a      	mov	r2, r3
 8001446:	4b24      	ldr	r3, [pc, #144]	; (80014d8 <set_rtc+0x138>)
 8001448:	705a      	strb	r2, [r3, #1]
	sDate.Date = dec2bin(atoi(dd));
 800144a:	f107 0314 	add.w	r3, r7, #20
 800144e:	4618      	mov	r0, r3
 8001450:	f007 fc7e 	bl	8008d50 <atoi>
 8001454:	4603      	mov	r3, r0
 8001456:	b2db      	uxtb	r3, r3
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff fed1 	bl	8001200 <dec2bin>
 800145e:	4603      	mov	r3, r0
 8001460:	461a      	mov	r2, r3
 8001462:	4b1d      	ldr	r3, [pc, #116]	; (80014d8 <set_rtc+0x138>)
 8001464:	709a      	strb	r2, [r3, #2]

	sTime.Hours = dec2bin(atoi(hh));
 8001466:	f107 0310 	add.w	r3, r7, #16
 800146a:	4618      	mov	r0, r3
 800146c:	f007 fc70 	bl	8008d50 <atoi>
 8001470:	4603      	mov	r3, r0
 8001472:	b2db      	uxtb	r3, r3
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff fec3 	bl	8001200 <dec2bin>
 800147a:	4603      	mov	r3, r0
 800147c:	461a      	mov	r2, r3
 800147e:	4b17      	ldr	r3, [pc, #92]	; (80014dc <set_rtc+0x13c>)
 8001480:	701a      	strb	r2, [r3, #0]
	sTime.Minutes = dec2bin(atoi(min));
 8001482:	f107 030c 	add.w	r3, r7, #12
 8001486:	4618      	mov	r0, r3
 8001488:	f007 fc62 	bl	8008d50 <atoi>
 800148c:	4603      	mov	r3, r0
 800148e:	b2db      	uxtb	r3, r3
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff feb5 	bl	8001200 <dec2bin>
 8001496:	4603      	mov	r3, r0
 8001498:	461a      	mov	r2, r3
 800149a:	4b10      	ldr	r3, [pc, #64]	; (80014dc <set_rtc+0x13c>)
 800149c:	705a      	strb	r2, [r3, #1]
	sTime.Seconds = dec2bin(atoi(ss));
 800149e:	f107 0308 	add.w	r3, r7, #8
 80014a2:	4618      	mov	r0, r3
 80014a4:	f007 fc54 	bl	8008d50 <atoi>
 80014a8:	4603      	mov	r3, r0
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff fea7 	bl	8001200 <dec2bin>
 80014b2:	4603      	mov	r3, r0
 80014b4:	461a      	mov	r2, r3
 80014b6:	4b09      	ldr	r3, [pc, #36]	; (80014dc <set_rtc+0x13c>)
 80014b8:	709a      	strb	r2, [r3, #2]

	HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 80014ba:	2201      	movs	r2, #1
 80014bc:	4906      	ldr	r1, [pc, #24]	; (80014d8 <set_rtc+0x138>)
 80014be:	4808      	ldr	r0, [pc, #32]	; (80014e0 <set_rtc+0x140>)
 80014c0:	f004 fb44 	bl	8005b4c <HAL_RTC_SetDate>
	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 80014c4:	2201      	movs	r2, #1
 80014c6:	4905      	ldr	r1, [pc, #20]	; (80014dc <set_rtc+0x13c>)
 80014c8:	4805      	ldr	r0, [pc, #20]	; (80014e0 <set_rtc+0x140>)
 80014ca:	f004 fa47 	bl	800595c <HAL_RTC_SetTime>

}
 80014ce:	bf00      	nop
 80014d0:	3720      	adds	r7, #32
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	200000c4 	.word	0x200000c4
 80014dc:	200000b0 	.word	0x200000b0
 80014e0:	20000370 	.word	0x20000370

080014e4 <set_time_button_ui>:
// button2 :     00~59 (up counter)
// button3 :      
//           HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD);

void set_time_button_ui(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b08c      	sub	sp, #48	; 0x30
 80014e8:	af02      	add	r7, sp, #8
	char lcd_buff[40];
	static int sel_hour=0, sel_min=0, sel_sec=0;



	if (lcd_display_mode_flag == 3)
 80014ea:	4b67      	ldr	r3, [pc, #412]	; (8001688 <set_time_button_ui+0x1a4>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	2b03      	cmp	r3, #3
 80014f0:	f040 80c6 	bne.w	8001680 <set_time_button_ui+0x19c>
	{
		sprintf(lcd_buff," SET:%02d:%02d:%02d",sel_hour,sel_min,sel_sec);
 80014f4:	4b65      	ldr	r3, [pc, #404]	; (800168c <set_time_button_ui+0x1a8>)
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	4b65      	ldr	r3, [pc, #404]	; (8001690 <set_time_button_ui+0x1ac>)
 80014fa:	6819      	ldr	r1, [r3, #0]
 80014fc:	4b65      	ldr	r3, [pc, #404]	; (8001694 <set_time_button_ui+0x1b0>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4638      	mov	r0, r7
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	460b      	mov	r3, r1
 8001506:	4964      	ldr	r1, [pc, #400]	; (8001698 <set_time_button_ui+0x1b4>)
 8001508:	f007 fce6 	bl	8008ed8 <siprintf>
		move_cursor(0,0);
 800150c:	2100      	movs	r1, #0
 800150e:	2000      	movs	r0, #0
 8001510:	f7ff fe42 	bl	8001198 <move_cursor>
		lcd_string(lcd_buff);
 8001514:	463b      	mov	r3, r7
 8001516:	4618      	mov	r0, r3
 8001518:	f7ff fe29 	bl	800116e <lcd_string>

		if (get_button(BUTTON0_GPIO_Port, BUTTON0_Pin, 0) == BUTTON_PRESS)
 800151c:	2200      	movs	r2, #0
 800151e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001522:	485e      	ldr	r0, [pc, #376]	; (800169c <set_time_button_ui+0x1b8>)
 8001524:	f7ff fd6a 	bl	8000ffc <get_button>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d122      	bne.n	8001574 <set_time_button_ui+0x90>
		{
			//  modify
			sel_hour++;
 800152e:	4b57      	ldr	r3, [pc, #348]	; (800168c <set_time_button_ui+0x1a8>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	3301      	adds	r3, #1
 8001534:	4a55      	ldr	r2, [pc, #340]	; (800168c <set_time_button_ui+0x1a8>)
 8001536:	6013      	str	r3, [r2, #0]
			sel_hour %= 24;
 8001538:	4b54      	ldr	r3, [pc, #336]	; (800168c <set_time_button_ui+0x1a8>)
 800153a:	6819      	ldr	r1, [r3, #0]
 800153c:	4b58      	ldr	r3, [pc, #352]	; (80016a0 <set_time_button_ui+0x1bc>)
 800153e:	fb83 2301 	smull	r2, r3, r3, r1
 8001542:	109a      	asrs	r2, r3, #2
 8001544:	17cb      	asrs	r3, r1, #31
 8001546:	1ad2      	subs	r2, r2, r3
 8001548:	4613      	mov	r3, r2
 800154a:	005b      	lsls	r3, r3, #1
 800154c:	4413      	add	r3, r2
 800154e:	00db      	lsls	r3, r3, #3
 8001550:	1aca      	subs	r2, r1, r3
 8001552:	4b4e      	ldr	r3, [pc, #312]	; (800168c <set_time_button_ui+0x1a8>)
 8001554:	601a      	str	r2, [r3, #0]
			sprintf(lcd_buff, "%02d", sel_hour);
 8001556:	4b4d      	ldr	r3, [pc, #308]	; (800168c <set_time_button_ui+0x1a8>)
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	463b      	mov	r3, r7
 800155c:	4951      	ldr	r1, [pc, #324]	; (80016a4 <set_time_button_ui+0x1c0>)
 800155e:	4618      	mov	r0, r3
 8001560:	f007 fcba 	bl	8008ed8 <siprintf>
			move_cursor(0, 5);
 8001564:	2105      	movs	r1, #5
 8001566:	2000      	movs	r0, #0
 8001568:	f7ff fe16 	bl	8001198 <move_cursor>
			lcd_string(lcd_buff);
 800156c:	463b      	mov	r3, r7
 800156e:	4618      	mov	r0, r3
 8001570:	f7ff fdfd 	bl	800116e <lcd_string>
		}
		if (get_button(BUTTON1_GPIO_Port, BUTTON1_Pin, 1) == BUTTON_PRESS)
 8001574:	2201      	movs	r2, #1
 8001576:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800157a:	4848      	ldr	r0, [pc, #288]	; (800169c <set_time_button_ui+0x1b8>)
 800157c:	f7ff fd3e 	bl	8000ffc <get_button>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d123      	bne.n	80015ce <set_time_button_ui+0xea>
		{
			//   modify
			sel_min++;
 8001586:	4b42      	ldr	r3, [pc, #264]	; (8001690 <set_time_button_ui+0x1ac>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	3301      	adds	r3, #1
 800158c:	4a40      	ldr	r2, [pc, #256]	; (8001690 <set_time_button_ui+0x1ac>)
 800158e:	6013      	str	r3, [r2, #0]
			sel_min %= 60;
 8001590:	4b3f      	ldr	r3, [pc, #252]	; (8001690 <set_time_button_ui+0x1ac>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4b44      	ldr	r3, [pc, #272]	; (80016a8 <set_time_button_ui+0x1c4>)
 8001596:	fb83 1302 	smull	r1, r3, r3, r2
 800159a:	4413      	add	r3, r2
 800159c:	1159      	asrs	r1, r3, #5
 800159e:	17d3      	asrs	r3, r2, #31
 80015a0:	1ac9      	subs	r1, r1, r3
 80015a2:	460b      	mov	r3, r1
 80015a4:	011b      	lsls	r3, r3, #4
 80015a6:	1a5b      	subs	r3, r3, r1
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	1ad1      	subs	r1, r2, r3
 80015ac:	4b38      	ldr	r3, [pc, #224]	; (8001690 <set_time_button_ui+0x1ac>)
 80015ae:	6019      	str	r1, [r3, #0]
			sprintf(lcd_buff, "%02d", sel_min);
 80015b0:	4b37      	ldr	r3, [pc, #220]	; (8001690 <set_time_button_ui+0x1ac>)
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	463b      	mov	r3, r7
 80015b6:	493b      	ldr	r1, [pc, #236]	; (80016a4 <set_time_button_ui+0x1c0>)
 80015b8:	4618      	mov	r0, r3
 80015ba:	f007 fc8d 	bl	8008ed8 <siprintf>
			move_cursor(0, 8);
 80015be:	2108      	movs	r1, #8
 80015c0:	2000      	movs	r0, #0
 80015c2:	f7ff fde9 	bl	8001198 <move_cursor>
			lcd_string(lcd_buff);
 80015c6:	463b      	mov	r3, r7
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff fdd0 	bl	800116e <lcd_string>
		}
		if (get_button(BUTTON2_GPIO_Port, BUTTON2_Pin, 2) == BUTTON_PRESS)
 80015ce:	2202      	movs	r2, #2
 80015d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015d4:	4831      	ldr	r0, [pc, #196]	; (800169c <set_time_button_ui+0x1b8>)
 80015d6:	f7ff fd11 	bl	8000ffc <get_button>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d123      	bne.n	8001628 <set_time_button_ui+0x144>
		{
			//   modify
			sel_sec++;
 80015e0:	4b2c      	ldr	r3, [pc, #176]	; (8001694 <set_time_button_ui+0x1b0>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	3301      	adds	r3, #1
 80015e6:	4a2b      	ldr	r2, [pc, #172]	; (8001694 <set_time_button_ui+0x1b0>)
 80015e8:	6013      	str	r3, [r2, #0]
			sel_sec %= 60;
 80015ea:	4b2a      	ldr	r3, [pc, #168]	; (8001694 <set_time_button_ui+0x1b0>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	4b2e      	ldr	r3, [pc, #184]	; (80016a8 <set_time_button_ui+0x1c4>)
 80015f0:	fb83 1302 	smull	r1, r3, r3, r2
 80015f4:	4413      	add	r3, r2
 80015f6:	1159      	asrs	r1, r3, #5
 80015f8:	17d3      	asrs	r3, r2, #31
 80015fa:	1ac9      	subs	r1, r1, r3
 80015fc:	460b      	mov	r3, r1
 80015fe:	011b      	lsls	r3, r3, #4
 8001600:	1a5b      	subs	r3, r3, r1
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	1ad1      	subs	r1, r2, r3
 8001606:	4b23      	ldr	r3, [pc, #140]	; (8001694 <set_time_button_ui+0x1b0>)
 8001608:	6019      	str	r1, [r3, #0]
			sprintf(lcd_buff, "%02d", sel_sec);
 800160a:	4b22      	ldr	r3, [pc, #136]	; (8001694 <set_time_button_ui+0x1b0>)
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	463b      	mov	r3, r7
 8001610:	4924      	ldr	r1, [pc, #144]	; (80016a4 <set_time_button_ui+0x1c0>)
 8001612:	4618      	mov	r0, r3
 8001614:	f007 fc60 	bl	8008ed8 <siprintf>
			move_cursor(0, 11);
 8001618:	210b      	movs	r1, #11
 800161a:	2000      	movs	r0, #0
 800161c:	f7ff fdbc 	bl	8001198 <move_cursor>
			lcd_string(lcd_buff);
 8001620:	463b      	mov	r3, r7
 8001622:	4618      	mov	r0, r3
 8001624:	f7ff fda3 	bl	800116e <lcd_string>
		}
		if (get_button(BUTTON3_GPIO_Port, BUTTON3_Pin, 3) == BUTTON_PRESS)
 8001628:	2203      	movs	r2, #3
 800162a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800162e:	481b      	ldr	r0, [pc, #108]	; (800169c <set_time_button_ui+0x1b8>)
 8001630:	f7ff fce4 	bl	8000ffc <get_button>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d122      	bne.n	8001680 <set_time_button_ui+0x19c>
		{
			//  
			sTime.Hours = dec2bin(sel_hour);
 800163a:	4b14      	ldr	r3, [pc, #80]	; (800168c <set_time_button_ui+0x1a8>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	b2db      	uxtb	r3, r3
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff fddd 	bl	8001200 <dec2bin>
 8001646:	4603      	mov	r3, r0
 8001648:	461a      	mov	r2, r3
 800164a:	4b18      	ldr	r3, [pc, #96]	; (80016ac <set_time_button_ui+0x1c8>)
 800164c:	701a      	strb	r2, [r3, #0]
			sTime.Minutes = dec2bin(sel_min);
 800164e:	4b10      	ldr	r3, [pc, #64]	; (8001690 <set_time_button_ui+0x1ac>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	b2db      	uxtb	r3, r3
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff fdd3 	bl	8001200 <dec2bin>
 800165a:	4603      	mov	r3, r0
 800165c:	461a      	mov	r2, r3
 800165e:	4b13      	ldr	r3, [pc, #76]	; (80016ac <set_time_button_ui+0x1c8>)
 8001660:	705a      	strb	r2, [r3, #1]
			sTime.Seconds = dec2bin(sel_sec);
 8001662:	4b0c      	ldr	r3, [pc, #48]	; (8001694 <set_time_button_ui+0x1b0>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	b2db      	uxtb	r3, r3
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff fdc9 	bl	8001200 <dec2bin>
 800166e:	4603      	mov	r3, r0
 8001670:	461a      	mov	r2, r3
 8001672:	4b0e      	ldr	r3, [pc, #56]	; (80016ac <set_time_button_ui+0x1c8>)
 8001674:	709a      	strb	r2, [r3, #2]
			HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 8001676:	2201      	movs	r2, #1
 8001678:	490c      	ldr	r1, [pc, #48]	; (80016ac <set_time_button_ui+0x1c8>)
 800167a:	480d      	ldr	r0, [pc, #52]	; (80016b0 <set_time_button_ui+0x1cc>)
 800167c:	f004 f96e 	bl	800595c <HAL_RTC_SetTime>
			lcd_display_mode_flag == 0;
		}

	}
}
 8001680:	bf00      	nop
 8001682:	3728      	adds	r7, #40	; 0x28
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	20000098 	.word	0x20000098
 800168c:	200000dc 	.word	0x200000dc
 8001690:	200000e0 	.word	0x200000e0
 8001694:	200000e4 	.word	0x200000e4
 8001698:	0800a37c 	.word	0x0800a37c
 800169c:	40021000 	.word	0x40021000
 80016a0:	2aaaaaab 	.word	0x2aaaaaab
 80016a4:	0800a390 	.word	0x0800a390
 80016a8:	88888889 	.word	0x88888889
 80016ac:	200000b0 	.word	0x200000b0
 80016b0:	20000370 	.word	0x20000370

080016b4 <flower_on>:
#endif
	}
}

void flower_on()
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, 0xff, GPIO_PIN_RESET);
 80016ba:	2200      	movs	r2, #0
 80016bc:	21ff      	movs	r1, #255	; 0xff
 80016be:	4814      	ldr	r0, [pc, #80]	; (8001710 <flower_on+0x5c>)
 80016c0:	f002 fc80 	bl	8003fc4 <HAL_GPIO_WritePin>

	for(int i=0; i < 4 ; i++)
 80016c4:	2300      	movs	r3, #0
 80016c6:	607b      	str	r3, [r7, #4]
 80016c8:	e01a      	b.n	8001700 <flower_on+0x4c>
	{
		HAL_GPIO_WritePin(GPIOD, 0x10 << i, GPIO_PIN_SET);
 80016ca:	2210      	movs	r2, #16
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	fa02 f303 	lsl.w	r3, r2, r3
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	2201      	movs	r2, #1
 80016d6:	4619      	mov	r1, r3
 80016d8:	480d      	ldr	r0, [pc, #52]	; (8001710 <flower_on+0x5c>)
 80016da:	f002 fc73 	bl	8003fc4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, 0x08 >> i, GPIO_PIN_SET);
 80016de:	2208      	movs	r2, #8
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	fa42 f303 	asr.w	r3, r2, r3
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	2201      	movs	r2, #1
 80016ea:	4619      	mov	r1, r3
 80016ec:	4808      	ldr	r0, [pc, #32]	; (8001710 <flower_on+0x5c>)
 80016ee:	f002 fc69 	bl	8003fc4 <HAL_GPIO_WritePin>
		HAL_Delay(300);
 80016f2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80016f6:	f001 fdb1 	bl	800325c <HAL_Delay>
	for(int i=0; i < 4 ; i++)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	3301      	adds	r3, #1
 80016fe:	607b      	str	r3, [r7, #4]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2b03      	cmp	r3, #3
 8001704:	dde1      	ble.n	80016ca <flower_on+0x16>
	}
}
 8001706:	bf00      	nop
 8001708:	bf00      	nop
 800170a:	3708      	adds	r7, #8
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	40020c00 	.word	0x40020c00

08001714 <flower_off>:


void flower_off()
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, 0xff, GPIO_PIN_SET);
 800171a:	2201      	movs	r2, #1
 800171c:	21ff      	movs	r1, #255	; 0xff
 800171e:	4814      	ldr	r0, [pc, #80]	; (8001770 <flower_off+0x5c>)
 8001720:	f002 fc50 	bl	8003fc4 <HAL_GPIO_WritePin>


	for(int i=0; i < 4 ; i++)
 8001724:	2300      	movs	r3, #0
 8001726:	607b      	str	r3, [r7, #4]
 8001728:	e01a      	b.n	8001760 <flower_off+0x4c>
	{
		HAL_GPIO_WritePin(GPIOD, 0x80 >> i, GPIO_PIN_RESET);
 800172a:	2280      	movs	r2, #128	; 0x80
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	fa42 f303 	asr.w	r3, r2, r3
 8001732:	b29b      	uxth	r3, r3
 8001734:	2200      	movs	r2, #0
 8001736:	4619      	mov	r1, r3
 8001738:	480d      	ldr	r0, [pc, #52]	; (8001770 <flower_off+0x5c>)
 800173a:	f002 fc43 	bl	8003fc4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, 0x01 << i, GPIO_PIN_RESET);
 800173e:	2201      	movs	r2, #1
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	fa02 f303 	lsl.w	r3, r2, r3
 8001746:	b29b      	uxth	r3, r3
 8001748:	2200      	movs	r2, #0
 800174a:	4619      	mov	r1, r3
 800174c:	4808      	ldr	r0, [pc, #32]	; (8001770 <flower_off+0x5c>)
 800174e:	f002 fc39 	bl	8003fc4 <HAL_GPIO_WritePin>
		HAL_Delay(300);
 8001752:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001756:	f001 fd81 	bl	800325c <HAL_Delay>
	for(int i=0; i < 4 ; i++)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	3301      	adds	r3, #1
 800175e:	607b      	str	r3, [r7, #4]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2b03      	cmp	r3, #3
 8001764:	dde1      	ble.n	800172a <flower_off+0x16>
	}
}
 8001766:	bf00      	nop
 8001768:	bf00      	nop
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	40020c00 	.word	0x40020c00

08001774 <led_keepon_up>:

void led_keepon_up()
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
	for (int i=0; i < 8; i++)
 800177a:	2300      	movs	r3, #0
 800177c:	607b      	str	r3, [r7, #4]
 800177e:	e00f      	b.n	80017a0 <led_keepon_up+0x2c>
	{
		HAL_GPIO_WritePin(GPIOD, 0x01 << i, 1);
 8001780:	2201      	movs	r2, #1
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	b29b      	uxth	r3, r3
 800178a:	2201      	movs	r2, #1
 800178c:	4619      	mov	r1, r3
 800178e:	4808      	ldr	r0, [pc, #32]	; (80017b0 <led_keepon_up+0x3c>)
 8001790:	f002 fc18 	bl	8003fc4 <HAL_GPIO_WritePin>
		HAL_Delay(200);
 8001794:	20c8      	movs	r0, #200	; 0xc8
 8001796:	f001 fd61 	bl	800325c <HAL_Delay>
	for (int i=0; i < 8; i++)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	3301      	adds	r3, #1
 800179e:	607b      	str	r3, [r7, #4]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2b07      	cmp	r3, #7
 80017a4:	ddec      	ble.n	8001780 <led_keepon_up+0xc>
	}
}
 80017a6:	bf00      	nop
 80017a8:	bf00      	nop
 80017aa:	3708      	adds	r7, #8
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	40020c00 	.word	0x40020c00

080017b4 <led_keepon_down>:

void led_keepon_down()
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
	for (int i=0; i < 8; i++)
 80017ba:	2300      	movs	r3, #0
 80017bc:	607b      	str	r3, [r7, #4]
 80017be:	e00f      	b.n	80017e0 <led_keepon_down+0x2c>
	{
		HAL_GPIO_WritePin(GPIOD, 0x80 >> i, 1);
 80017c0:	2280      	movs	r2, #128	; 0x80
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	fa42 f303 	asr.w	r3, r2, r3
 80017c8:	b29b      	uxth	r3, r3
 80017ca:	2201      	movs	r2, #1
 80017cc:	4619      	mov	r1, r3
 80017ce:	4808      	ldr	r0, [pc, #32]	; (80017f0 <led_keepon_down+0x3c>)
 80017d0:	f002 fbf8 	bl	8003fc4 <HAL_GPIO_WritePin>
		HAL_Delay(200);
 80017d4:	20c8      	movs	r0, #200	; 0xc8
 80017d6:	f001 fd41 	bl	800325c <HAL_Delay>
	for (int i=0; i < 8; i++)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	3301      	adds	r3, #1
 80017de:	607b      	str	r3, [r7, #4]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2b07      	cmp	r3, #7
 80017e4:	ddec      	ble.n	80017c0 <led_keepon_down+0xc>
	}
}
 80017e6:	bf00      	nop
 80017e8:	bf00      	nop
 80017ea:	3708      	adds	r7, #8
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40020c00 	.word	0x40020c00

080017f4 <led_on_up>:

// 0->1->2->3->4->5->6->7
//   bit LED ON
void led_on_up()
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
	static int i=0;

#if 1
	if (t1ms_counter >= 200)
 80017f8:	4b12      	ldr	r3, [pc, #72]	; (8001844 <led_on_up+0x50>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2bc7      	cmp	r3, #199	; 0xc7
 80017fe:	dd1e      	ble.n	800183e <led_on_up+0x4a>
	{
		t1ms_counter=0;
 8001800:	4b10      	ldr	r3, [pc, #64]	; (8001844 <led_on_up+0x50>)
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
		led_all_off();
 8001806:	f000 f861 	bl	80018cc <led_all_off>
		HAL_GPIO_WritePin(GPIOD, 0x01 << i, 1);
 800180a:	4b0f      	ldr	r3, [pc, #60]	; (8001848 <led_on_up+0x54>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2201      	movs	r2, #1
 8001810:	fa02 f303 	lsl.w	r3, r2, r3
 8001814:	b29b      	uxth	r3, r3
 8001816:	2201      	movs	r2, #1
 8001818:	4619      	mov	r1, r3
 800181a:	480c      	ldr	r0, [pc, #48]	; (800184c <led_on_up+0x58>)
 800181c:	f002 fbd2 	bl	8003fc4 <HAL_GPIO_WritePin>
		i++;
 8001820:	4b09      	ldr	r3, [pc, #36]	; (8001848 <led_on_up+0x54>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	3301      	adds	r3, #1
 8001826:	4a08      	ldr	r2, [pc, #32]	; (8001848 <led_on_up+0x54>)
 8001828:	6013      	str	r3, [r2, #0]
		if (i >= 8)
 800182a:	4b07      	ldr	r3, [pc, #28]	; (8001848 <led_on_up+0x54>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2b07      	cmp	r3, #7
 8001830:	dd05      	ble.n	800183e <led_on_up+0x4a>
		{
			i=0;
 8001832:	4b05      	ldr	r3, [pc, #20]	; (8001848 <led_on_up+0x54>)
 8001834:	2200      	movs	r2, #0
 8001836:	601a      	str	r2, [r3, #0]
			func_index=LED_ON_DOWN;
 8001838:	4b05      	ldr	r3, [pc, #20]	; (8001850 <led_on_up+0x5c>)
 800183a:	2201      	movs	r2, #1
 800183c:	601a      	str	r2, [r3, #0]
		led_all_off();
		HAL_GPIO_WritePin(GPIOD, 0x01 << i, 1);
		HAL_Delay(200);
	}
#endif
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20000a98 	.word	0x20000a98
 8001848:	200000ec 	.word	0x200000ec
 800184c:	40020c00 	.word	0x40020c00
 8001850:	200000e8 	.word	0x200000e8

08001854 <led_on_down>:

// 7->6->5->4->3->2->1->0
void led_on_down()
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
	static int i=0;
#if 1
	if (t1ms_counter >= 200)
 8001858:	4b12      	ldr	r3, [pc, #72]	; (80018a4 <led_on_down+0x50>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2bc7      	cmp	r3, #199	; 0xc7
 800185e:	dd1e      	ble.n	800189e <led_on_down+0x4a>
	{
		t1ms_counter=0;
 8001860:	4b10      	ldr	r3, [pc, #64]	; (80018a4 <led_on_down+0x50>)
 8001862:	2200      	movs	r2, #0
 8001864:	601a      	str	r2, [r3, #0]
		led_all_off();
 8001866:	f000 f831 	bl	80018cc <led_all_off>
		HAL_GPIO_WritePin(GPIOD, 0x80 >> i, 1);
 800186a:	4b0f      	ldr	r3, [pc, #60]	; (80018a8 <led_on_down+0x54>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	2280      	movs	r2, #128	; 0x80
 8001870:	fa42 f303 	asr.w	r3, r2, r3
 8001874:	b29b      	uxth	r3, r3
 8001876:	2201      	movs	r2, #1
 8001878:	4619      	mov	r1, r3
 800187a:	480c      	ldr	r0, [pc, #48]	; (80018ac <led_on_down+0x58>)
 800187c:	f002 fba2 	bl	8003fc4 <HAL_GPIO_WritePin>
		i++;
 8001880:	4b09      	ldr	r3, [pc, #36]	; (80018a8 <led_on_down+0x54>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	3301      	adds	r3, #1
 8001886:	4a08      	ldr	r2, [pc, #32]	; (80018a8 <led_on_down+0x54>)
 8001888:	6013      	str	r3, [r2, #0]
		if (i >= 8)
 800188a:	4b07      	ldr	r3, [pc, #28]	; (80018a8 <led_on_down+0x54>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2b07      	cmp	r3, #7
 8001890:	dd05      	ble.n	800189e <led_on_down+0x4a>
		{
			i=0;
 8001892:	4b05      	ldr	r3, [pc, #20]	; (80018a8 <led_on_down+0x54>)
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
			func_index=LED_ON_UP;
 8001898:	4b05      	ldr	r3, [pc, #20]	; (80018b0 <led_on_down+0x5c>)
 800189a:	2200      	movs	r2, #0
 800189c:	601a      	str	r2, [r3, #0]
		led_all_off();
		HAL_GPIO_WritePin(GPIOD, 0x80 >> i, 1);
		HAL_Delay(200);
	}
#endif
}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	20000a98 	.word	0x20000a98
 80018a8:	200000f0 	.word	0x200000f0
 80018ac:	40020c00 	.word	0x40020c00
 80018b0:	200000e8 	.word	0x200000e8

080018b4 <led_all_on>:

void led_all_on(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|
//			GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, 1);
	HAL_GPIO_WritePin(GPIOD, 0xff, 1);
 80018b8:	2201      	movs	r2, #1
 80018ba:	21ff      	movs	r1, #255	; 0xff
 80018bc:	4802      	ldr	r0, [pc, #8]	; (80018c8 <led_all_on+0x14>)
 80018be:	f002 fb81 	bl	8003fc4 <HAL_GPIO_WritePin>
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40020c00 	.word	0x40020c00

080018cc <led_all_off>:

void led_all_off(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|
//			GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, 0);
	HAL_GPIO_WritePin(GPIOD, 0xff, 0);
 80018d0:	2200      	movs	r2, #0
 80018d2:	21ff      	movs	r1, #255	; 0xff
 80018d4:	4802      	ldr	r0, [pc, #8]	; (80018e0 <led_all_off+0x14>)
 80018d6:	f002 fb75 	bl	8003fc4 <HAL_GPIO_WritePin>
}
 80018da:	bf00      	nop
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	40020c00 	.word	0x40020c00

080018e4 <HAL_SYSTICK_Handler>:
// call by SysTick_Handler of stm32f4xx_it.c
// ARM default timer
// enter here every 1ms
volatile int t1ms_counter=0;  // volatile : for disable optimize
void HAL_SYSTICK_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
	t1ms_counter++;   // 1ms timer
 80018e8:	4b04      	ldr	r3, [pc, #16]	; (80018fc <HAL_SYSTICK_Handler+0x18>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	3301      	adds	r3, #1
 80018ee:	4a03      	ldr	r2, [pc, #12]	; (80018fc <HAL_SYSTICK_Handler+0x18>)
 80018f0:	6013      	str	r3, [r2, #0]
}
 80018f2:	bf00      	nop
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr
 80018fc:	20000a98 	.word	0x20000a98

08001900 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE   // Add for printf
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8001908:	1d39      	adds	r1, r7, #4
 800190a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800190e:	2201      	movs	r2, #1
 8001910:	4803      	ldr	r0, [pc, #12]	; (8001920 <__io_putchar+0x20>)
 8001912:	f005 fef0 	bl	80076f6 <HAL_UART_Transmit>

  return ch;
 8001916:	687b      	ldr	r3, [r7, #4]
}
 8001918:	4618      	mov	r0, r3
 800191a:	3708      	adds	r7, #8
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	200004f8 	.word	0x200004f8

08001924 <HAL_TIM_PeriodElapsedCallback>:

// move from Driver/STM32F4xx_HAL_Driver/stm32f4xx_hal_tim.c to here
// enter here when every timer INT occurs

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM10)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a09      	ldr	r2, [pc, #36]	; (8001958 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d109      	bne.n	800194a <HAL_TIM_PeriodElapsedCallback+0x26>
	{
		TIM10_10ms_counter++;  // 10ms timer counter
 8001936:	4b09      	ldr	r3, [pc, #36]	; (800195c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	3301      	adds	r3, #1
 800193c:	4a07      	ldr	r2, [pc, #28]	; (800195c <HAL_TIM_PeriodElapsedCallback+0x38>)
 800193e:	6013      	str	r3, [r2, #0]
		TIM10_10ms_ultrasonic++;  // ultrasonic trigger timer
 8001940:	4b07      	ldr	r3, [pc, #28]	; (8001960 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	3301      	adds	r3, #1
 8001946:	4a06      	ldr	r2, [pc, #24]	; (8001960 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001948:	6013      	str	r3, [r2, #0]
	}
}
 800194a:	bf00      	nop
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	40014400 	.word	0x40014400
 800195c:	20000a90 	.word	0x20000a90
 8001960:	20000a94 	.word	0x20000a94

08001964 <delay_us>:

void delay_us(unsigned long us)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim11,0);   // tim11 clear
 800196c:	4b08      	ldr	r3, [pc, #32]	; (8001990 <delay_us+0x2c>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2200      	movs	r2, #0
 8001972:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim11) < us)
 8001974:	bf00      	nop
 8001976:	4b06      	ldr	r3, [pc, #24]	; (8001990 <delay_us+0x2c>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	429a      	cmp	r2, r3
 8001980:	d8f9      	bhi.n	8001976 <delay_us+0x12>
		;
}
 8001982:	bf00      	nop
 8001984:	bf00      	nop
 8001986:	370c      	adds	r7, #12
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr
 8001990:	200004b0 	.word	0x200004b0

08001994 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001998:	f001 fbee 	bl	8003178 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800199c:	f000 f858 	bl	8001a50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019a0:	f000 fb98 	bl	80020d4 <MX_GPIO_Init>
  MX_ETH_Init();
 80019a4:	f000 f8c0 	bl	8001b28 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80019a8:	f000 fb12 	bl	8001fd0 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80019ac:	f000 fb64 	bl	8002078 <MX_USB_OTG_FS_PCD_Init>
  MX_USART6_UART_Init();
 80019b0:	f000 fb38 	bl	8002024 <MX_USART6_UART_Init>
  MX_TIM10_Init();
 80019b4:	f000 fac4 	bl	8001f40 <MX_TIM10_Init>
  MX_TIM11_Init();
 80019b8:	f000 fae6 	bl	8001f88 <MX_TIM11_Init>
  MX_TIM3_Init();
 80019bc:	f000 f9f6 	bl	8001dac <MX_TIM3_Init>
  MX_I2C1_Init();
 80019c0:	f000 f900 	bl	8001bc4 <MX_I2C1_Init>
  MX_TIM4_Init();
 80019c4:	f000 fa46 	bl	8001e54 <MX_TIM4_Init>
  MX_TIM2_Init();
 80019c8:	f000 f996 	bl	8001cf8 <MX_TIM2_Init>
  MX_RTC_Init();
 80019cc:	f000 f93a 	bl	8001c44 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, &rx_data, 1);   // assing to RX INT
 80019d0:	2201      	movs	r2, #1
 80019d2:	4916      	ldr	r1, [pc, #88]	; (8001a2c <main+0x98>)
 80019d4:	4816      	ldr	r0, [pc, #88]	; (8001a30 <main+0x9c>)
 80019d6:	f005 ff20 	bl	800781a <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);   // for BT assing to RX INT
 80019da:	2201      	movs	r2, #1
 80019dc:	4915      	ldr	r1, [pc, #84]	; (8001a34 <main+0xa0>)
 80019de:	4816      	ldr	r0, [pc, #88]	; (8001a38 <main+0xa4>)
 80019e0:	f005 ff1b 	bl	800781a <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim10);   // ADD_SIKWON_1011
 80019e4:	4815      	ldr	r0, [pc, #84]	; (8001a3c <main+0xa8>)
 80019e6:	f004 fa91 	bl	8005f0c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim11);   // ADD_SIKWON_1011
 80019ea:	4815      	ldr	r0, [pc, #84]	; (8001a40 <main+0xac>)
 80019ec:	f004 fa8e 	bl	8005f0c <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);   // for count pulse(rising edge & falling edge)
 80019f0:	2100      	movs	r1, #0
 80019f2:	4814      	ldr	r0, [pc, #80]	; (8001a44 <main+0xb0>)
 80019f4:	f004 fcb0 	bl	8006358 <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);	// for DC motor PWM cont
 80019f8:	2100      	movs	r1, #0
 80019fa:	4813      	ldr	r0, [pc, #76]	; (8001a48 <main+0xb4>)
 80019fc:	f004 fb46 	bl	800608c <HAL_TIM_PWM_Start_IT>
 // HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);

  DHT11_Init();
 8001a00:	f7ff fa16 	bl	8000e30 <DHT11_Init>
  i2c_lcd_init();
 8001a04:	f7ff fb9a 	bl	800113c <i2c_lcd_init>

  TIM10_10ms_counter=0;
 8001a08:	4b10      	ldr	r3, [pc, #64]	; (8001a4c <main+0xb8>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	DHT11_processing();
 8001a0e:	f7ff f9b7 	bl	8000d80 <DHT11_processing>
 	pc_command_processing();
 8001a12:	f001 f9bf 	bl	8002d94 <pc_command_processing>
 	bt_command_processing();
 8001a16:	f001 fa5b 	bl	8002ed0 <bt_command_processing>
 	ultrasonic_processing();
 8001a1a:	f001 fb09 	bl	8003030 <ultrasonic_processing>
// 	dcmotor_pwm_control();
 	get_rtc();
 8001a1e:	f7ff fc13 	bl	8001248 <get_rtc>
 	lcd_display_mode_select();
 8001a22:	f7ff fab9 	bl	8000f98 <lcd_display_mode_select>
 	set_time_button_ui();
 8001a26:	f7ff fd5d 	bl	80014e4 <set_time_button_ui>
	DHT11_processing();
 8001a2a:	e7f0      	b.n	8001a0e <main+0x7a>
 8001a2c:	20000a8c 	.word	0x20000a8c
 8001a30:	200004f8 	.word	0x200004f8
 8001a34:	20000a8d 	.word	0x20000a8d
 8001a38:	2000053c 	.word	0x2000053c
 8001a3c:	20000468 	.word	0x20000468
 8001a40:	200004b0 	.word	0x200004b0
 8001a44:	200003d8 	.word	0x200003d8
 8001a48:	20000420 	.word	0x20000420
 8001a4c:	20000a90 	.word	0x20000a90

08001a50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b094      	sub	sp, #80	; 0x50
 8001a54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a56:	f107 0320 	add.w	r3, r7, #32
 8001a5a:	2230      	movs	r2, #48	; 0x30
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f007 f9a4 	bl	8008dac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a64:	f107 030c 	add.w	r3, r7, #12
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	605a      	str	r2, [r3, #4]
 8001a6e:	609a      	str	r2, [r3, #8]
 8001a70:	60da      	str	r2, [r3, #12]
 8001a72:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a74:	2300      	movs	r3, #0
 8001a76:	60bb      	str	r3, [r7, #8]
 8001a78:	4b29      	ldr	r3, [pc, #164]	; (8001b20 <SystemClock_Config+0xd0>)
 8001a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7c:	4a28      	ldr	r2, [pc, #160]	; (8001b20 <SystemClock_Config+0xd0>)
 8001a7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a82:	6413      	str	r3, [r2, #64]	; 0x40
 8001a84:	4b26      	ldr	r3, [pc, #152]	; (8001b20 <SystemClock_Config+0xd0>)
 8001a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a8c:	60bb      	str	r3, [r7, #8]
 8001a8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a90:	2300      	movs	r3, #0
 8001a92:	607b      	str	r3, [r7, #4]
 8001a94:	4b23      	ldr	r3, [pc, #140]	; (8001b24 <SystemClock_Config+0xd4>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a22      	ldr	r2, [pc, #136]	; (8001b24 <SystemClock_Config+0xd4>)
 8001a9a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a9e:	6013      	str	r3, [r2, #0]
 8001aa0:	4b20      	ldr	r3, [pc, #128]	; (8001b24 <SystemClock_Config+0xd4>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001aa8:	607b      	str	r3, [r7, #4]
 8001aaa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001aac:	2309      	movs	r3, #9
 8001aae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001ab0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001ab4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aba:	2302      	movs	r3, #2
 8001abc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001abe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ac2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ac4:	2304      	movs	r3, #4
 8001ac6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001ac8:	23a8      	movs	r3, #168	; 0xa8
 8001aca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001acc:	2302      	movs	r3, #2
 8001ace:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001ad0:	2307      	movs	r3, #7
 8001ad2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ad4:	f107 0320 	add.w	r3, r7, #32
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f003 f871 	bl	8004bc0 <HAL_RCC_OscConfig>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001ae4:	f000 fc24 	bl	8002330 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ae8:	230f      	movs	r3, #15
 8001aea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001aec:	2302      	movs	r3, #2
 8001aee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001af0:	2300      	movs	r3, #0
 8001af2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001af4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001af8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001afa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001afe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b00:	f107 030c 	add.w	r3, r7, #12
 8001b04:	2105      	movs	r1, #5
 8001b06:	4618      	mov	r0, r3
 8001b08:	f003 fad2 	bl	80050b0 <HAL_RCC_ClockConfig>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001b12:	f000 fc0d 	bl	8002330 <Error_Handler>
  }
}
 8001b16:	bf00      	nop
 8001b18:	3750      	adds	r7, #80	; 0x50
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40023800 	.word	0x40023800
 8001b24:	40007000 	.word	0x40007000

08001b28 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001b2c:	4b1f      	ldr	r3, [pc, #124]	; (8001bac <MX_ETH_Init+0x84>)
 8001b2e:	4a20      	ldr	r2, [pc, #128]	; (8001bb0 <MX_ETH_Init+0x88>)
 8001b30:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001b32:	4b20      	ldr	r3, [pc, #128]	; (8001bb4 <MX_ETH_Init+0x8c>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001b38:	4b1e      	ldr	r3, [pc, #120]	; (8001bb4 <MX_ETH_Init+0x8c>)
 8001b3a:	2280      	movs	r2, #128	; 0x80
 8001b3c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001b3e:	4b1d      	ldr	r3, [pc, #116]	; (8001bb4 <MX_ETH_Init+0x8c>)
 8001b40:	22e1      	movs	r2, #225	; 0xe1
 8001b42:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001b44:	4b1b      	ldr	r3, [pc, #108]	; (8001bb4 <MX_ETH_Init+0x8c>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001b4a:	4b1a      	ldr	r3, [pc, #104]	; (8001bb4 <MX_ETH_Init+0x8c>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001b50:	4b18      	ldr	r3, [pc, #96]	; (8001bb4 <MX_ETH_Init+0x8c>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001b56:	4b15      	ldr	r3, [pc, #84]	; (8001bac <MX_ETH_Init+0x84>)
 8001b58:	4a16      	ldr	r2, [pc, #88]	; (8001bb4 <MX_ETH_Init+0x8c>)
 8001b5a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001b5c:	4b13      	ldr	r3, [pc, #76]	; (8001bac <MX_ETH_Init+0x84>)
 8001b5e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001b62:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001b64:	4b11      	ldr	r3, [pc, #68]	; (8001bac <MX_ETH_Init+0x84>)
 8001b66:	4a14      	ldr	r2, [pc, #80]	; (8001bb8 <MX_ETH_Init+0x90>)
 8001b68:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001b6a:	4b10      	ldr	r3, [pc, #64]	; (8001bac <MX_ETH_Init+0x84>)
 8001b6c:	4a13      	ldr	r2, [pc, #76]	; (8001bbc <MX_ETH_Init+0x94>)
 8001b6e:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001b70:	4b0e      	ldr	r3, [pc, #56]	; (8001bac <MX_ETH_Init+0x84>)
 8001b72:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001b76:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001b78:	480c      	ldr	r0, [pc, #48]	; (8001bac <MX_ETH_Init+0x84>)
 8001b7a:	f001 fd37 	bl	80035ec <HAL_ETH_Init>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001b84:	f000 fbd4 	bl	8002330 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001b88:	2238      	movs	r2, #56	; 0x38
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	480c      	ldr	r0, [pc, #48]	; (8001bc0 <MX_ETH_Init+0x98>)
 8001b8e:	f007 f90d 	bl	8008dac <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001b92:	4b0b      	ldr	r3, [pc, #44]	; (8001bc0 <MX_ETH_Init+0x98>)
 8001b94:	2221      	movs	r2, #33	; 0x21
 8001b96:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001b98:	4b09      	ldr	r3, [pc, #36]	; (8001bc0 <MX_ETH_Init+0x98>)
 8001b9a:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8001b9e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001ba0:	4b07      	ldr	r3, [pc, #28]	; (8001bc0 <MX_ETH_Init+0x98>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001ba6:	bf00      	nop
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	2000026c 	.word	0x2000026c
 8001bb0:	40028000 	.word	0x40028000
 8001bb4:	20000a9c 	.word	0x20000a9c
 8001bb8:	200001cc 	.word	0x200001cc
 8001bbc:	2000012c 	.word	0x2000012c
 8001bc0:	200000f4 	.word	0x200000f4

08001bc4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001bc8:	4b1b      	ldr	r3, [pc, #108]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001bca:	4a1c      	ldr	r2, [pc, #112]	; (8001c3c <MX_I2C1_Init+0x78>)
 8001bcc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001bce:	4b1a      	ldr	r3, [pc, #104]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001bd0:	4a1b      	ldr	r2, [pc, #108]	; (8001c40 <MX_I2C1_Init+0x7c>)
 8001bd2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bd4:	4b18      	ldr	r3, [pc, #96]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001bda:	4b17      	ldr	r3, [pc, #92]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001be0:	4b15      	ldr	r3, [pc, #84]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001be2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001be6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001be8:	4b13      	ldr	r3, [pc, #76]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001bee:	4b12      	ldr	r3, [pc, #72]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bf4:	4b10      	ldr	r3, [pc, #64]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bfa:	4b0f      	ldr	r3, [pc, #60]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c00:	480d      	ldr	r0, [pc, #52]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001c02:	f002 f9f9 	bl	8003ff8 <HAL_I2C_Init>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001c0c:	f000 fb90 	bl	8002330 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c10:	2100      	movs	r1, #0
 8001c12:	4809      	ldr	r0, [pc, #36]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001c14:	f002 fe3b 	bl	800488e <HAL_I2CEx_ConfigAnalogFilter>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001c1e:	f000 fb87 	bl	8002330 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001c22:	2100      	movs	r1, #0
 8001c24:	4804      	ldr	r0, [pc, #16]	; (8001c38 <MX_I2C1_Init+0x74>)
 8001c26:	f002 fe6e 	bl	8004906 <HAL_I2CEx_ConfigDigitalFilter>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001c30:	f000 fb7e 	bl	8002330 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c34:	bf00      	nop
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	2000031c 	.word	0x2000031c
 8001c3c:	40005400 	.word	0x40005400
 8001c40:	000186a0 	.word	0x000186a0

08001c44 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001c4a:	1d3b      	adds	r3, r7, #4
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	605a      	str	r2, [r3, #4]
 8001c52:	609a      	str	r2, [r3, #8]
 8001c54:	60da      	str	r2, [r3, #12]
 8001c56:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001c58:	2300      	movs	r3, #0
 8001c5a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001c5c:	4b24      	ldr	r3, [pc, #144]	; (8001cf0 <MX_RTC_Init+0xac>)
 8001c5e:	4a25      	ldr	r2, [pc, #148]	; (8001cf4 <MX_RTC_Init+0xb0>)
 8001c60:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001c62:	4b23      	ldr	r3, [pc, #140]	; (8001cf0 <MX_RTC_Init+0xac>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001c68:	4b21      	ldr	r3, [pc, #132]	; (8001cf0 <MX_RTC_Init+0xac>)
 8001c6a:	227f      	movs	r2, #127	; 0x7f
 8001c6c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001c6e:	4b20      	ldr	r3, [pc, #128]	; (8001cf0 <MX_RTC_Init+0xac>)
 8001c70:	22ff      	movs	r2, #255	; 0xff
 8001c72:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001c74:	4b1e      	ldr	r3, [pc, #120]	; (8001cf0 <MX_RTC_Init+0xac>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001c7a:	4b1d      	ldr	r3, [pc, #116]	; (8001cf0 <MX_RTC_Init+0xac>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001c80:	4b1b      	ldr	r3, [pc, #108]	; (8001cf0 <MX_RTC_Init+0xac>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001c86:	481a      	ldr	r0, [pc, #104]	; (8001cf0 <MX_RTC_Init+0xac>)
 8001c88:	f003 fdf2 	bl	8005870 <HAL_RTC_Init>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001c92:	f000 fb4d 	bl	8002330 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x9;
 8001c96:	2309      	movs	r3, #9
 8001c98:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x39;
 8001c9a:	2339      	movs	r3, #57	; 0x39
 8001c9c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001caa:	1d3b      	adds	r3, r7, #4
 8001cac:	2201      	movs	r2, #1
 8001cae:	4619      	mov	r1, r3
 8001cb0:	480f      	ldr	r0, [pc, #60]	; (8001cf0 <MX_RTC_Init+0xac>)
 8001cb2:	f003 fe53 	bl	800595c <HAL_RTC_SetTime>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001cbc:	f000 fb38 	bl	8002330 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_OCTOBER;
 8001cc4:	2310      	movs	r3, #16
 8001cc6:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x16;
 8001cc8:	2316      	movs	r3, #22
 8001cca:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x23;
 8001ccc:	2323      	movs	r3, #35	; 0x23
 8001cce:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001cd0:	463b      	mov	r3, r7
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4806      	ldr	r0, [pc, #24]	; (8001cf0 <MX_RTC_Init+0xac>)
 8001cd8:	f003 ff38 	bl	8005b4c <HAL_RTC_SetDate>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001ce2:	f000 fb25 	bl	8002330 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001ce6:	bf00      	nop
 8001ce8:	3718      	adds	r7, #24
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	20000370 	.word	0x20000370
 8001cf4:	40002800 	.word	0x40002800

08001cf8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08a      	sub	sp, #40	; 0x28
 8001cfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cfe:	f107 0320 	add.w	r3, r7, #32
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d08:	1d3b      	adds	r3, r7, #4
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	601a      	str	r2, [r3, #0]
 8001d0e:	605a      	str	r2, [r3, #4]
 8001d10:	609a      	str	r2, [r3, #8]
 8001d12:	60da      	str	r2, [r3, #12]
 8001d14:	611a      	str	r2, [r3, #16]
 8001d16:	615a      	str	r2, [r3, #20]
 8001d18:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d1a:	4b23      	ldr	r3, [pc, #140]	; (8001da8 <MX_TIM2_Init+0xb0>)
 8001d1c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d20:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1680-1;
 8001d22:	4b21      	ldr	r3, [pc, #132]	; (8001da8 <MX_TIM2_Init+0xb0>)
 8001d24:	f240 628f 	movw	r2, #1679	; 0x68f
 8001d28:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d2a:	4b1f      	ldr	r3, [pc, #124]	; (8001da8 <MX_TIM2_Init+0xb0>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001d30:	4b1d      	ldr	r3, [pc, #116]	; (8001da8 <MX_TIM2_Init+0xb0>)
 8001d32:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d36:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d38:	4b1b      	ldr	r3, [pc, #108]	; (8001da8 <MX_TIM2_Init+0xb0>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d3e:	4b1a      	ldr	r3, [pc, #104]	; (8001da8 <MX_TIM2_Init+0xb0>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001d44:	4818      	ldr	r0, [pc, #96]	; (8001da8 <MX_TIM2_Init+0xb0>)
 8001d46:	f004 f951 	bl	8005fec <HAL_TIM_PWM_Init>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001d50:	f000 faee 	bl	8002330 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d54:	2300      	movs	r3, #0
 8001d56:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d5c:	f107 0320 	add.w	r3, r7, #32
 8001d60:	4619      	mov	r1, r3
 8001d62:	4811      	ldr	r0, [pc, #68]	; (8001da8 <MX_TIM2_Init+0xb0>)
 8001d64:	f005 fbea 	bl	800753c <HAL_TIMEx_MasterConfigSynchronization>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001d6e:	f000 fadf 	bl	8002330 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d72:	2360      	movs	r3, #96	; 0x60
 8001d74:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8001d76:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001d7a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d80:	2300      	movs	r3, #0
 8001d82:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d84:	1d3b      	adds	r3, r7, #4
 8001d86:	2200      	movs	r2, #0
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4807      	ldr	r0, [pc, #28]	; (8001da8 <MX_TIM2_Init+0xb0>)
 8001d8c:	f004 fdb0 	bl	80068f0 <HAL_TIM_PWM_ConfigChannel>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8001d96:	f000 facb 	bl	8002330 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001d9a:	4803      	ldr	r0, [pc, #12]	; (8001da8 <MX_TIM2_Init+0xb0>)
 8001d9c:	f000 fd08 	bl	80027b0 <HAL_TIM_MspPostInit>

}
 8001da0:	bf00      	nop
 8001da2:	3728      	adds	r7, #40	; 0x28
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	20000390 	.word	0x20000390

08001dac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b086      	sub	sp, #24
 8001db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001db2:	f107 0310 	add.w	r3, r7, #16
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
 8001dba:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001dbc:	463b      	mov	r3, r7
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	601a      	str	r2, [r3, #0]
 8001dc2:	605a      	str	r2, [r3, #4]
 8001dc4:	609a      	str	r2, [r3, #8]
 8001dc6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001dc8:	4b20      	ldr	r3, [pc, #128]	; (8001e4c <MX_TIM3_Init+0xa0>)
 8001dca:	4a21      	ldr	r2, [pc, #132]	; (8001e50 <MX_TIM3_Init+0xa4>)
 8001dcc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001dce:	4b1f      	ldr	r3, [pc, #124]	; (8001e4c <MX_TIM3_Init+0xa0>)
 8001dd0:	2253      	movs	r2, #83	; 0x53
 8001dd2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd4:	4b1d      	ldr	r3, [pc, #116]	; (8001e4c <MX_TIM3_Init+0xa0>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001dda:	4b1c      	ldr	r3, [pc, #112]	; (8001e4c <MX_TIM3_Init+0xa0>)
 8001ddc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001de0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001de2:	4b1a      	ldr	r3, [pc, #104]	; (8001e4c <MX_TIM3_Init+0xa0>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001de8:	4b18      	ldr	r3, [pc, #96]	; (8001e4c <MX_TIM3_Init+0xa0>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001dee:	4817      	ldr	r0, [pc, #92]	; (8001e4c <MX_TIM3_Init+0xa0>)
 8001df0:	f004 fa62 	bl	80062b8 <HAL_TIM_IC_Init>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001dfa:	f000 fa99 	bl	8002330 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e02:	2300      	movs	r3, #0
 8001e04:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e06:	f107 0310 	add.w	r3, r7, #16
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	480f      	ldr	r0, [pc, #60]	; (8001e4c <MX_TIM3_Init+0xa0>)
 8001e0e:	f005 fb95 	bl	800753c <HAL_TIMEx_MasterConfigSynchronization>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001e18:	f000 fa8a 	bl	8002330 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001e1c:	230a      	movs	r3, #10
 8001e1e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001e20:	2301      	movs	r3, #1
 8001e22:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001e24:	2300      	movs	r3, #0
 8001e26:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001e2c:	463b      	mov	r3, r7
 8001e2e:	2200      	movs	r2, #0
 8001e30:	4619      	mov	r1, r3
 8001e32:	4806      	ldr	r0, [pc, #24]	; (8001e4c <MX_TIM3_Init+0xa0>)
 8001e34:	f004 fcc0 	bl	80067b8 <HAL_TIM_IC_ConfigChannel>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001e3e:	f000 fa77 	bl	8002330 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001e42:	bf00      	nop
 8001e44:	3718      	adds	r7, #24
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	200003d8 	.word	0x200003d8
 8001e50:	40000400 	.word	0x40000400

08001e54 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b08e      	sub	sp, #56	; 0x38
 8001e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e5e:	2200      	movs	r2, #0
 8001e60:	601a      	str	r2, [r3, #0]
 8001e62:	605a      	str	r2, [r3, #4]
 8001e64:	609a      	str	r2, [r3, #8]
 8001e66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e68:	f107 0320 	add.w	r3, r7, #32
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	601a      	str	r2, [r3, #0]
 8001e70:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e72:	1d3b      	adds	r3, r7, #4
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
 8001e7e:	611a      	str	r2, [r3, #16]
 8001e80:	615a      	str	r2, [r3, #20]
 8001e82:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001e84:	4b2c      	ldr	r3, [pc, #176]	; (8001f38 <MX_TIM4_Init+0xe4>)
 8001e86:	4a2d      	ldr	r2, [pc, #180]	; (8001f3c <MX_TIM4_Init+0xe8>)
 8001e88:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 8001e8a:	4b2b      	ldr	r3, [pc, #172]	; (8001f38 <MX_TIM4_Init+0xe4>)
 8001e8c:	f240 3247 	movw	r2, #839	; 0x347
 8001e90:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e92:	4b29      	ldr	r3, [pc, #164]	; (8001f38 <MX_TIM4_Init+0xe4>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8001e98:	4b27      	ldr	r3, [pc, #156]	; (8001f38 <MX_TIM4_Init+0xe4>)
 8001e9a:	2263      	movs	r2, #99	; 0x63
 8001e9c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e9e:	4b26      	ldr	r3, [pc, #152]	; (8001f38 <MX_TIM4_Init+0xe4>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ea4:	4b24      	ldr	r3, [pc, #144]	; (8001f38 <MX_TIM4_Init+0xe4>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001eaa:	4823      	ldr	r0, [pc, #140]	; (8001f38 <MX_TIM4_Init+0xe4>)
 8001eac:	f003 ffde 	bl	8005e6c <HAL_TIM_Base_Init>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001eb6:	f000 fa3b 	bl	8002330 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001eba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ebe:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001ec0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	481c      	ldr	r0, [pc, #112]	; (8001f38 <MX_TIM4_Init+0xe4>)
 8001ec8:	f004 fdd4 	bl	8006a74 <HAL_TIM_ConfigClockSource>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001ed2:	f000 fa2d 	bl	8002330 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001ed6:	4818      	ldr	r0, [pc, #96]	; (8001f38 <MX_TIM4_Init+0xe4>)
 8001ed8:	f004 f888 	bl	8005fec <HAL_TIM_PWM_Init>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001ee2:	f000 fa25 	bl	8002330 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eea:	2300      	movs	r3, #0
 8001eec:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001eee:	f107 0320 	add.w	r3, r7, #32
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4810      	ldr	r0, [pc, #64]	; (8001f38 <MX_TIM4_Init+0xe4>)
 8001ef6:	f005 fb21 	bl	800753c <HAL_TIMEx_MasterConfigSynchronization>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001f00:	f000 fa16 	bl	8002330 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f04:	2360      	movs	r3, #96	; 0x60
 8001f06:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 70-1;
 8001f08:	2345      	movs	r3, #69	; 0x45
 8001f0a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001f10:	2304      	movs	r3, #4
 8001f12:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f14:	1d3b      	adds	r3, r7, #4
 8001f16:	2200      	movs	r2, #0
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4807      	ldr	r0, [pc, #28]	; (8001f38 <MX_TIM4_Init+0xe4>)
 8001f1c:	f004 fce8 	bl	80068f0 <HAL_TIM_PWM_ConfigChannel>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001f26:	f000 fa03 	bl	8002330 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001f2a:	4803      	ldr	r0, [pc, #12]	; (8001f38 <MX_TIM4_Init+0xe4>)
 8001f2c:	f000 fc40 	bl	80027b0 <HAL_TIM_MspPostInit>

}
 8001f30:	bf00      	nop
 8001f32:	3738      	adds	r7, #56	; 0x38
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	20000420 	.word	0x20000420
 8001f3c:	40000800 	.word	0x40000800

08001f40 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001f44:	4b0e      	ldr	r3, [pc, #56]	; (8001f80 <MX_TIM10_Init+0x40>)
 8001f46:	4a0f      	ldr	r2, [pc, #60]	; (8001f84 <MX_TIM10_Init+0x44>)
 8001f48:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 8001f4a:	4b0d      	ldr	r3, [pc, #52]	; (8001f80 <MX_TIM10_Init+0x40>)
 8001f4c:	22a7      	movs	r2, #167	; 0xa7
 8001f4e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f50:	4b0b      	ldr	r3, [pc, #44]	; (8001f80 <MX_TIM10_Init+0x40>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000-1;
 8001f56:	4b0a      	ldr	r3, [pc, #40]	; (8001f80 <MX_TIM10_Init+0x40>)
 8001f58:	f242 720f 	movw	r2, #9999	; 0x270f
 8001f5c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f5e:	4b08      	ldr	r3, [pc, #32]	; (8001f80 <MX_TIM10_Init+0x40>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f64:	4b06      	ldr	r3, [pc, #24]	; (8001f80 <MX_TIM10_Init+0x40>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001f6a:	4805      	ldr	r0, [pc, #20]	; (8001f80 <MX_TIM10_Init+0x40>)
 8001f6c:	f003 ff7e 	bl	8005e6c <HAL_TIM_Base_Init>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001f76:	f000 f9db 	bl	8002330 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001f7a:	bf00      	nop
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	20000468 	.word	0x20000468
 8001f84:	40014400 	.word	0x40014400

08001f88 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001f8c:	4b0e      	ldr	r3, [pc, #56]	; (8001fc8 <MX_TIM11_Init+0x40>)
 8001f8e:	4a0f      	ldr	r2, [pc, #60]	; (8001fcc <MX_TIM11_Init+0x44>)
 8001f90:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 168-1;
 8001f92:	4b0d      	ldr	r3, [pc, #52]	; (8001fc8 <MX_TIM11_Init+0x40>)
 8001f94:	22a7      	movs	r2, #167	; 0xa7
 8001f96:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f98:	4b0b      	ldr	r3, [pc, #44]	; (8001fc8 <MX_TIM11_Init+0x40>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001f9e:	4b0a      	ldr	r3, [pc, #40]	; (8001fc8 <MX_TIM11_Init+0x40>)
 8001fa0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fa4:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fa6:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <MX_TIM11_Init+0x40>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fac:	4b06      	ldr	r3, [pc, #24]	; (8001fc8 <MX_TIM11_Init+0x40>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001fb2:	4805      	ldr	r0, [pc, #20]	; (8001fc8 <MX_TIM11_Init+0x40>)
 8001fb4:	f003 ff5a 	bl	8005e6c <HAL_TIM_Base_Init>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001fbe:	f000 f9b7 	bl	8002330 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001fc2:	bf00      	nop
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	200004b0 	.word	0x200004b0
 8001fcc:	40014800 	.word	0x40014800

08001fd0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001fd4:	4b11      	ldr	r3, [pc, #68]	; (800201c <MX_USART3_UART_Init+0x4c>)
 8001fd6:	4a12      	ldr	r2, [pc, #72]	; (8002020 <MX_USART3_UART_Init+0x50>)
 8001fd8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001fda:	4b10      	ldr	r3, [pc, #64]	; (800201c <MX_USART3_UART_Init+0x4c>)
 8001fdc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001fe0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001fe2:	4b0e      	ldr	r3, [pc, #56]	; (800201c <MX_USART3_UART_Init+0x4c>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001fe8:	4b0c      	ldr	r3, [pc, #48]	; (800201c <MX_USART3_UART_Init+0x4c>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001fee:	4b0b      	ldr	r3, [pc, #44]	; (800201c <MX_USART3_UART_Init+0x4c>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ff4:	4b09      	ldr	r3, [pc, #36]	; (800201c <MX_USART3_UART_Init+0x4c>)
 8001ff6:	220c      	movs	r2, #12
 8001ff8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ffa:	4b08      	ldr	r3, [pc, #32]	; (800201c <MX_USART3_UART_Init+0x4c>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002000:	4b06      	ldr	r3, [pc, #24]	; (800201c <MX_USART3_UART_Init+0x4c>)
 8002002:	2200      	movs	r2, #0
 8002004:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002006:	4805      	ldr	r0, [pc, #20]	; (800201c <MX_USART3_UART_Init+0x4c>)
 8002008:	f005 fb28 	bl	800765c <HAL_UART_Init>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002012:	f000 f98d 	bl	8002330 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002016:	bf00      	nop
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	200004f8 	.word	0x200004f8
 8002020:	40004800 	.word	0x40004800

08002024 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002028:	4b11      	ldr	r3, [pc, #68]	; (8002070 <MX_USART6_UART_Init+0x4c>)
 800202a:	4a12      	ldr	r2, [pc, #72]	; (8002074 <MX_USART6_UART_Init+0x50>)
 800202c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800202e:	4b10      	ldr	r3, [pc, #64]	; (8002070 <MX_USART6_UART_Init+0x4c>)
 8002030:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002034:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002036:	4b0e      	ldr	r3, [pc, #56]	; (8002070 <MX_USART6_UART_Init+0x4c>)
 8002038:	2200      	movs	r2, #0
 800203a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800203c:	4b0c      	ldr	r3, [pc, #48]	; (8002070 <MX_USART6_UART_Init+0x4c>)
 800203e:	2200      	movs	r2, #0
 8002040:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002042:	4b0b      	ldr	r3, [pc, #44]	; (8002070 <MX_USART6_UART_Init+0x4c>)
 8002044:	2200      	movs	r2, #0
 8002046:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002048:	4b09      	ldr	r3, [pc, #36]	; (8002070 <MX_USART6_UART_Init+0x4c>)
 800204a:	220c      	movs	r2, #12
 800204c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800204e:	4b08      	ldr	r3, [pc, #32]	; (8002070 <MX_USART6_UART_Init+0x4c>)
 8002050:	2200      	movs	r2, #0
 8002052:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002054:	4b06      	ldr	r3, [pc, #24]	; (8002070 <MX_USART6_UART_Init+0x4c>)
 8002056:	2200      	movs	r2, #0
 8002058:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800205a:	4805      	ldr	r0, [pc, #20]	; (8002070 <MX_USART6_UART_Init+0x4c>)
 800205c:	f005 fafe 	bl	800765c <HAL_UART_Init>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002066:	f000 f963 	bl	8002330 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800206a:	bf00      	nop
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	2000053c 	.word	0x2000053c
 8002074:	40011400 	.word	0x40011400

08002078 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800207c:	4b14      	ldr	r3, [pc, #80]	; (80020d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800207e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002082:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8002084:	4b12      	ldr	r3, [pc, #72]	; (80020d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002086:	2204      	movs	r2, #4
 8002088:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800208a:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800208c:	2202      	movs	r2, #2
 800208e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002090:	4b0f      	ldr	r3, [pc, #60]	; (80020d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002092:	2200      	movs	r2, #0
 8002094:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002096:	4b0e      	ldr	r3, [pc, #56]	; (80020d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002098:	2202      	movs	r2, #2
 800209a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800209c:	4b0c      	ldr	r3, [pc, #48]	; (80020d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800209e:	2201      	movs	r2, #1
 80020a0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80020a2:	4b0b      	ldr	r3, [pc, #44]	; (80020d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80020a8:	4b09      	ldr	r3, [pc, #36]	; (80020d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80020ae:	4b08      	ldr	r3, [pc, #32]	; (80020d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80020b0:	2201      	movs	r2, #1
 80020b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80020b4:	4b06      	ldr	r3, [pc, #24]	; (80020d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80020ba:	4805      	ldr	r0, [pc, #20]	; (80020d0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80020bc:	f002 fc62 	bl	8004984 <HAL_PCD_Init>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80020c6:	f000 f933 	bl	8002330 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80020ca:	bf00      	nop
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	20000580 	.word	0x20000580

080020d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b08e      	sub	sp, #56	; 0x38
 80020d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020de:	2200      	movs	r2, #0
 80020e0:	601a      	str	r2, [r3, #0]
 80020e2:	605a      	str	r2, [r3, #4]
 80020e4:	609a      	str	r2, [r3, #8]
 80020e6:	60da      	str	r2, [r3, #12]
 80020e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	623b      	str	r3, [r7, #32]
 80020ee:	4b88      	ldr	r3, [pc, #544]	; (8002310 <MX_GPIO_Init+0x23c>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f2:	4a87      	ldr	r2, [pc, #540]	; (8002310 <MX_GPIO_Init+0x23c>)
 80020f4:	f043 0304 	orr.w	r3, r3, #4
 80020f8:	6313      	str	r3, [r2, #48]	; 0x30
 80020fa:	4b85      	ldr	r3, [pc, #532]	; (8002310 <MX_GPIO_Init+0x23c>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fe:	f003 0304 	and.w	r3, r3, #4
 8002102:	623b      	str	r3, [r7, #32]
 8002104:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002106:	2300      	movs	r3, #0
 8002108:	61fb      	str	r3, [r7, #28]
 800210a:	4b81      	ldr	r3, [pc, #516]	; (8002310 <MX_GPIO_Init+0x23c>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210e:	4a80      	ldr	r2, [pc, #512]	; (8002310 <MX_GPIO_Init+0x23c>)
 8002110:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002114:	6313      	str	r3, [r2, #48]	; 0x30
 8002116:	4b7e      	ldr	r3, [pc, #504]	; (8002310 <MX_GPIO_Init+0x23c>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800211e:	61fb      	str	r3, [r7, #28]
 8002120:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002122:	2300      	movs	r3, #0
 8002124:	61bb      	str	r3, [r7, #24]
 8002126:	4b7a      	ldr	r3, [pc, #488]	; (8002310 <MX_GPIO_Init+0x23c>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212a:	4a79      	ldr	r2, [pc, #484]	; (8002310 <MX_GPIO_Init+0x23c>)
 800212c:	f043 0301 	orr.w	r3, r3, #1
 8002130:	6313      	str	r3, [r2, #48]	; 0x30
 8002132:	4b77      	ldr	r3, [pc, #476]	; (8002310 <MX_GPIO_Init+0x23c>)
 8002134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002136:	f003 0301 	and.w	r3, r3, #1
 800213a:	61bb      	str	r3, [r7, #24]
 800213c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	617b      	str	r3, [r7, #20]
 8002142:	4b73      	ldr	r3, [pc, #460]	; (8002310 <MX_GPIO_Init+0x23c>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	4a72      	ldr	r2, [pc, #456]	; (8002310 <MX_GPIO_Init+0x23c>)
 8002148:	f043 0302 	orr.w	r3, r3, #2
 800214c:	6313      	str	r3, [r2, #48]	; 0x30
 800214e:	4b70      	ldr	r3, [pc, #448]	; (8002310 <MX_GPIO_Init+0x23c>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002152:	f003 0302 	and.w	r3, r3, #2
 8002156:	617b      	str	r3, [r7, #20]
 8002158:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	613b      	str	r3, [r7, #16]
 800215e:	4b6c      	ldr	r3, [pc, #432]	; (8002310 <MX_GPIO_Init+0x23c>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002162:	4a6b      	ldr	r2, [pc, #428]	; (8002310 <MX_GPIO_Init+0x23c>)
 8002164:	f043 0320 	orr.w	r3, r3, #32
 8002168:	6313      	str	r3, [r2, #48]	; 0x30
 800216a:	4b69      	ldr	r3, [pc, #420]	; (8002310 <MX_GPIO_Init+0x23c>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	f003 0320 	and.w	r3, r3, #32
 8002172:	613b      	str	r3, [r7, #16]
 8002174:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	60fb      	str	r3, [r7, #12]
 800217a:	4b65      	ldr	r3, [pc, #404]	; (8002310 <MX_GPIO_Init+0x23c>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217e:	4a64      	ldr	r2, [pc, #400]	; (8002310 <MX_GPIO_Init+0x23c>)
 8002180:	f043 0310 	orr.w	r3, r3, #16
 8002184:	6313      	str	r3, [r2, #48]	; 0x30
 8002186:	4b62      	ldr	r3, [pc, #392]	; (8002310 <MX_GPIO_Init+0x23c>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218a:	f003 0310 	and.w	r3, r3, #16
 800218e:	60fb      	str	r3, [r7, #12]
 8002190:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002192:	2300      	movs	r3, #0
 8002194:	60bb      	str	r3, [r7, #8]
 8002196:	4b5e      	ldr	r3, [pc, #376]	; (8002310 <MX_GPIO_Init+0x23c>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219a:	4a5d      	ldr	r2, [pc, #372]	; (8002310 <MX_GPIO_Init+0x23c>)
 800219c:	f043 0308 	orr.w	r3, r3, #8
 80021a0:	6313      	str	r3, [r2, #48]	; 0x30
 80021a2:	4b5b      	ldr	r3, [pc, #364]	; (8002310 <MX_GPIO_Init+0x23c>)
 80021a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a6:	f003 0308 	and.w	r3, r3, #8
 80021aa:	60bb      	str	r3, [r7, #8]
 80021ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80021ae:	2300      	movs	r3, #0
 80021b0:	607b      	str	r3, [r7, #4]
 80021b2:	4b57      	ldr	r3, [pc, #348]	; (8002310 <MX_GPIO_Init+0x23c>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	4a56      	ldr	r2, [pc, #344]	; (8002310 <MX_GPIO_Init+0x23c>)
 80021b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021bc:	6313      	str	r3, [r2, #48]	; 0x30
 80021be:	4b54      	ldr	r3, [pc, #336]	; (8002310 <MX_GPIO_Init+0x23c>)
 80021c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021c6:	607b      	str	r3, [r7, #4]
 80021c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DHT11_Pin|GPIO_PIN_3, GPIO_PIN_RESET);
 80021ca:	2200      	movs	r2, #0
 80021cc:	2109      	movs	r1, #9
 80021ce:	4851      	ldr	r0, [pc, #324]	; (8002314 <MX_GPIO_Init+0x240>)
 80021d0:	f001 fef8 	bl	8003fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80021d4:	2200      	movs	r2, #0
 80021d6:	f244 0181 	movw	r1, #16513	; 0x4081
 80021da:	484f      	ldr	r0, [pc, #316]	; (8002318 <MX_GPIO_Init+0x244>)
 80021dc:	f001 fef2 	bl	8003fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, GPIO_PIN_RESET);
 80021e0:	2200      	movs	r2, #0
 80021e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021e6:	484d      	ldr	r0, [pc, #308]	; (800231c <MX_GPIO_Init+0x248>)
 80021e8:	f001 feec 	bl	8003fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, IN1_DCMOTOR_Pin|IN2_DCMOTOR_Pin, GPIO_PIN_RESET);
 80021ec:	2200      	movs	r2, #0
 80021ee:	f44f 7140 	mov.w	r1, #768	; 0x300
 80021f2:	484b      	ldr	r0, [pc, #300]	; (8002320 <MX_GPIO_Init+0x24c>)
 80021f4:	f001 fee6 	bl	8003fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80021f8:	2200      	movs	r2, #0
 80021fa:	2140      	movs	r1, #64	; 0x40
 80021fc:	4849      	ldr	r0, [pc, #292]	; (8002324 <MX_GPIO_Init+0x250>)
 80021fe:	f001 fee1 	bl	8003fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002202:	2200      	movs	r2, #0
 8002204:	21ff      	movs	r1, #255	; 0xff
 8002206:	4848      	ldr	r0, [pc, #288]	; (8002328 <MX_GPIO_Init+0x254>)
 8002208:	f001 fedc 	bl	8003fc4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800220c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002210:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002212:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002216:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002218:	2300      	movs	r3, #0
 800221a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800221c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002220:	4619      	mov	r1, r3
 8002222:	4842      	ldr	r0, [pc, #264]	; (800232c <MX_GPIO_Init+0x258>)
 8002224:	f001 fd0a 	bl	8003c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : DHT11_Pin PA3 */
  GPIO_InitStruct.Pin = DHT11_Pin|GPIO_PIN_3;
 8002228:	2309      	movs	r3, #9
 800222a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800222c:	2301      	movs	r3, #1
 800222e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002230:	2300      	movs	r3, #0
 8002232:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002234:	2300      	movs	r3, #0
 8002236:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002238:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800223c:	4619      	mov	r1, r3
 800223e:	4835      	ldr	r0, [pc, #212]	; (8002314 <MX_GPIO_Init+0x240>)
 8002240:	f001 fcfc 	bl	8003c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8002244:	f244 0381 	movw	r3, #16513	; 0x4081
 8002248:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800224a:	2301      	movs	r3, #1
 800224c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224e:	2300      	movs	r3, #0
 8002250:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002252:	2300      	movs	r3, #0
 8002254:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002256:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800225a:	4619      	mov	r1, r3
 800225c:	482e      	ldr	r0, [pc, #184]	; (8002318 <MX_GPIO_Init+0x244>)
 800225e:	f001 fced 	bl	8003c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : ULTRASONIC_TRIGGER_Pin */
  GPIO_InitStruct.Pin = ULTRASONIC_TRIGGER_Pin;
 8002262:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002266:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002268:	2301      	movs	r3, #1
 800226a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226c:	2300      	movs	r3, #0
 800226e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002270:	2300      	movs	r3, #0
 8002272:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ULTRASONIC_TRIGGER_GPIO_Port, &GPIO_InitStruct);
 8002274:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002278:	4619      	mov	r1, r3
 800227a:	4828      	ldr	r0, [pc, #160]	; (800231c <MX_GPIO_Init+0x248>)
 800227c:	f001 fcde 	bl	8003c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : IN1_DCMOTOR_Pin IN2_DCMOTOR_Pin */
  GPIO_InitStruct.Pin = IN1_DCMOTOR_Pin|IN2_DCMOTOR_Pin;
 8002280:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002284:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002286:	2301      	movs	r3, #1
 8002288:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228a:	2300      	movs	r3, #0
 800228c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800228e:	2300      	movs	r3, #0
 8002290:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002292:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002296:	4619      	mov	r1, r3
 8002298:	4821      	ldr	r0, [pc, #132]	; (8002320 <MX_GPIO_Init+0x24c>)
 800229a:	f001 fccf 	bl	8003c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON3_Pin BUTTON2_Pin BUTTON1_Pin BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON3_Pin|BUTTON2_Pin|BUTTON1_Pin|BUTTON0_Pin;
 800229e:	f44f 4354 	mov.w	r3, #54272	; 0xd400
 80022a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022a4:	2300      	movs	r3, #0
 80022a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a8:	2300      	movs	r3, #0
 80022aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022b0:	4619      	mov	r1, r3
 80022b2:	481b      	ldr	r0, [pc, #108]	; (8002320 <MX_GPIO_Init+0x24c>)
 80022b4:	f001 fcc2 	bl	8003c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80022b8:	2340      	movs	r3, #64	; 0x40
 80022ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022bc:	2301      	movs	r3, #1
 80022be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c4:	2300      	movs	r3, #0
 80022c6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80022c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022cc:	4619      	mov	r1, r3
 80022ce:	4815      	ldr	r0, [pc, #84]	; (8002324 <MX_GPIO_Init+0x250>)
 80022d0:	f001 fcb4 	bl	8003c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80022d4:	2380      	movs	r3, #128	; 0x80
 80022d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022d8:	2300      	movs	r3, #0
 80022da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022dc:	2300      	movs	r3, #0
 80022de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80022e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022e4:	4619      	mov	r1, r3
 80022e6:	480f      	ldr	r0, [pc, #60]	; (8002324 <MX_GPIO_Init+0x250>)
 80022e8:	f001 fca8 	bl	8003c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80022ec:	23ff      	movs	r3, #255	; 0xff
 80022ee:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022f0:	2301      	movs	r3, #1
 80022f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f4:	2300      	movs	r3, #0
 80022f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f8:	2300      	movs	r3, #0
 80022fa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002300:	4619      	mov	r1, r3
 8002302:	4809      	ldr	r0, [pc, #36]	; (8002328 <MX_GPIO_Init+0x254>)
 8002304:	f001 fc9a 	bl	8003c3c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002308:	bf00      	nop
 800230a:	3738      	adds	r7, #56	; 0x38
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	40023800 	.word	0x40023800
 8002314:	40020000 	.word	0x40020000
 8002318:	40020400 	.word	0x40020400
 800231c:	40021400 	.word	0x40021400
 8002320:	40021000 	.word	0x40021000
 8002324:	40021800 	.word	0x40021800
 8002328:	40020c00 	.word	0x40020c00
 800232c:	40020800 	.word	0x40020800

08002330 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002334:	b672      	cpsid	i
}
 8002336:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002338:	e7fe      	b.n	8002338 <Error_Handler+0x8>
	...

0800233c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002342:	2300      	movs	r3, #0
 8002344:	607b      	str	r3, [r7, #4]
 8002346:	4b10      	ldr	r3, [pc, #64]	; (8002388 <HAL_MspInit+0x4c>)
 8002348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800234a:	4a0f      	ldr	r2, [pc, #60]	; (8002388 <HAL_MspInit+0x4c>)
 800234c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002350:	6453      	str	r3, [r2, #68]	; 0x44
 8002352:	4b0d      	ldr	r3, [pc, #52]	; (8002388 <HAL_MspInit+0x4c>)
 8002354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002356:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800235a:	607b      	str	r3, [r7, #4]
 800235c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800235e:	2300      	movs	r3, #0
 8002360:	603b      	str	r3, [r7, #0]
 8002362:	4b09      	ldr	r3, [pc, #36]	; (8002388 <HAL_MspInit+0x4c>)
 8002364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002366:	4a08      	ldr	r2, [pc, #32]	; (8002388 <HAL_MspInit+0x4c>)
 8002368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800236c:	6413      	str	r3, [r2, #64]	; 0x40
 800236e:	4b06      	ldr	r3, [pc, #24]	; (8002388 <HAL_MspInit+0x4c>)
 8002370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002376:	603b      	str	r3, [r7, #0]
 8002378:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800237a:	bf00      	nop
 800237c:	370c      	adds	r7, #12
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	40023800 	.word	0x40023800

0800238c <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b08e      	sub	sp, #56	; 0x38
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002394:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002398:	2200      	movs	r2, #0
 800239a:	601a      	str	r2, [r3, #0]
 800239c:	605a      	str	r2, [r3, #4]
 800239e:	609a      	str	r2, [r3, #8]
 80023a0:	60da      	str	r2, [r3, #12]
 80023a2:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a55      	ldr	r2, [pc, #340]	; (8002500 <HAL_ETH_MspInit+0x174>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	f040 80a4 	bne.w	80024f8 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80023b0:	2300      	movs	r3, #0
 80023b2:	623b      	str	r3, [r7, #32]
 80023b4:	4b53      	ldr	r3, [pc, #332]	; (8002504 <HAL_ETH_MspInit+0x178>)
 80023b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b8:	4a52      	ldr	r2, [pc, #328]	; (8002504 <HAL_ETH_MspInit+0x178>)
 80023ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80023be:	6313      	str	r3, [r2, #48]	; 0x30
 80023c0:	4b50      	ldr	r3, [pc, #320]	; (8002504 <HAL_ETH_MspInit+0x178>)
 80023c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023c8:	623b      	str	r3, [r7, #32]
 80023ca:	6a3b      	ldr	r3, [r7, #32]
 80023cc:	2300      	movs	r3, #0
 80023ce:	61fb      	str	r3, [r7, #28]
 80023d0:	4b4c      	ldr	r3, [pc, #304]	; (8002504 <HAL_ETH_MspInit+0x178>)
 80023d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d4:	4a4b      	ldr	r2, [pc, #300]	; (8002504 <HAL_ETH_MspInit+0x178>)
 80023d6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80023da:	6313      	str	r3, [r2, #48]	; 0x30
 80023dc:	4b49      	ldr	r3, [pc, #292]	; (8002504 <HAL_ETH_MspInit+0x178>)
 80023de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80023e4:	61fb      	str	r3, [r7, #28]
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	2300      	movs	r3, #0
 80023ea:	61bb      	str	r3, [r7, #24]
 80023ec:	4b45      	ldr	r3, [pc, #276]	; (8002504 <HAL_ETH_MspInit+0x178>)
 80023ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f0:	4a44      	ldr	r2, [pc, #272]	; (8002504 <HAL_ETH_MspInit+0x178>)
 80023f2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80023f6:	6313      	str	r3, [r2, #48]	; 0x30
 80023f8:	4b42      	ldr	r3, [pc, #264]	; (8002504 <HAL_ETH_MspInit+0x178>)
 80023fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002400:	61bb      	str	r3, [r7, #24]
 8002402:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002404:	2300      	movs	r3, #0
 8002406:	617b      	str	r3, [r7, #20]
 8002408:	4b3e      	ldr	r3, [pc, #248]	; (8002504 <HAL_ETH_MspInit+0x178>)
 800240a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240c:	4a3d      	ldr	r2, [pc, #244]	; (8002504 <HAL_ETH_MspInit+0x178>)
 800240e:	f043 0304 	orr.w	r3, r3, #4
 8002412:	6313      	str	r3, [r2, #48]	; 0x30
 8002414:	4b3b      	ldr	r3, [pc, #236]	; (8002504 <HAL_ETH_MspInit+0x178>)
 8002416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002418:	f003 0304 	and.w	r3, r3, #4
 800241c:	617b      	str	r3, [r7, #20]
 800241e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002420:	2300      	movs	r3, #0
 8002422:	613b      	str	r3, [r7, #16]
 8002424:	4b37      	ldr	r3, [pc, #220]	; (8002504 <HAL_ETH_MspInit+0x178>)
 8002426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002428:	4a36      	ldr	r2, [pc, #216]	; (8002504 <HAL_ETH_MspInit+0x178>)
 800242a:	f043 0301 	orr.w	r3, r3, #1
 800242e:	6313      	str	r3, [r2, #48]	; 0x30
 8002430:	4b34      	ldr	r3, [pc, #208]	; (8002504 <HAL_ETH_MspInit+0x178>)
 8002432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002434:	f003 0301 	and.w	r3, r3, #1
 8002438:	613b      	str	r3, [r7, #16]
 800243a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800243c:	2300      	movs	r3, #0
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	4b30      	ldr	r3, [pc, #192]	; (8002504 <HAL_ETH_MspInit+0x178>)
 8002442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002444:	4a2f      	ldr	r2, [pc, #188]	; (8002504 <HAL_ETH_MspInit+0x178>)
 8002446:	f043 0302 	orr.w	r3, r3, #2
 800244a:	6313      	str	r3, [r2, #48]	; 0x30
 800244c:	4b2d      	ldr	r3, [pc, #180]	; (8002504 <HAL_ETH_MspInit+0x178>)
 800244e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002450:	f003 0302 	and.w	r3, r3, #2
 8002454:	60fb      	str	r3, [r7, #12]
 8002456:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002458:	2300      	movs	r3, #0
 800245a:	60bb      	str	r3, [r7, #8]
 800245c:	4b29      	ldr	r3, [pc, #164]	; (8002504 <HAL_ETH_MspInit+0x178>)
 800245e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002460:	4a28      	ldr	r2, [pc, #160]	; (8002504 <HAL_ETH_MspInit+0x178>)
 8002462:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002466:	6313      	str	r3, [r2, #48]	; 0x30
 8002468:	4b26      	ldr	r3, [pc, #152]	; (8002504 <HAL_ETH_MspInit+0x178>)
 800246a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002470:	60bb      	str	r3, [r7, #8]
 8002472:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002474:	2332      	movs	r3, #50	; 0x32
 8002476:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002478:	2302      	movs	r3, #2
 800247a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247c:	2300      	movs	r3, #0
 800247e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002480:	2303      	movs	r3, #3
 8002482:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002484:	230b      	movs	r3, #11
 8002486:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002488:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800248c:	4619      	mov	r1, r3
 800248e:	481e      	ldr	r0, [pc, #120]	; (8002508 <HAL_ETH_MspInit+0x17c>)
 8002490:	f001 fbd4 	bl	8003c3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002494:	2386      	movs	r3, #134	; 0x86
 8002496:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002498:	2302      	movs	r3, #2
 800249a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800249c:	2300      	movs	r3, #0
 800249e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024a0:	2303      	movs	r3, #3
 80024a2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80024a4:	230b      	movs	r3, #11
 80024a6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024ac:	4619      	mov	r1, r3
 80024ae:	4817      	ldr	r0, [pc, #92]	; (800250c <HAL_ETH_MspInit+0x180>)
 80024b0:	f001 fbc4 	bl	8003c3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80024b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ba:	2302      	movs	r3, #2
 80024bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024be:	2300      	movs	r3, #0
 80024c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024c2:	2303      	movs	r3, #3
 80024c4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80024c6:	230b      	movs	r3, #11
 80024c8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80024ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024ce:	4619      	mov	r1, r3
 80024d0:	480f      	ldr	r0, [pc, #60]	; (8002510 <HAL_ETH_MspInit+0x184>)
 80024d2:	f001 fbb3 	bl	8003c3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80024d6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80024da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024dc:	2302      	movs	r3, #2
 80024de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e0:	2300      	movs	r3, #0
 80024e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024e4:	2303      	movs	r3, #3
 80024e6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80024e8:	230b      	movs	r3, #11
 80024ea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80024ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024f0:	4619      	mov	r1, r3
 80024f2:	4808      	ldr	r0, [pc, #32]	; (8002514 <HAL_ETH_MspInit+0x188>)
 80024f4:	f001 fba2 	bl	8003c3c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80024f8:	bf00      	nop
 80024fa:	3738      	adds	r7, #56	; 0x38
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40028000 	.word	0x40028000
 8002504:	40023800 	.word	0x40023800
 8002508:	40020800 	.word	0x40020800
 800250c:	40020000 	.word	0x40020000
 8002510:	40020400 	.word	0x40020400
 8002514:	40021800 	.word	0x40021800

08002518 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b08a      	sub	sp, #40	; 0x28
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002520:	f107 0314 	add.w	r3, r7, #20
 8002524:	2200      	movs	r2, #0
 8002526:	601a      	str	r2, [r3, #0]
 8002528:	605a      	str	r2, [r3, #4]
 800252a:	609a      	str	r2, [r3, #8]
 800252c:	60da      	str	r2, [r3, #12]
 800252e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a19      	ldr	r2, [pc, #100]	; (800259c <HAL_I2C_MspInit+0x84>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d12c      	bne.n	8002594 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800253a:	2300      	movs	r3, #0
 800253c:	613b      	str	r3, [r7, #16]
 800253e:	4b18      	ldr	r3, [pc, #96]	; (80025a0 <HAL_I2C_MspInit+0x88>)
 8002540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002542:	4a17      	ldr	r2, [pc, #92]	; (80025a0 <HAL_I2C_MspInit+0x88>)
 8002544:	f043 0302 	orr.w	r3, r3, #2
 8002548:	6313      	str	r3, [r2, #48]	; 0x30
 800254a:	4b15      	ldr	r3, [pc, #84]	; (80025a0 <HAL_I2C_MspInit+0x88>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254e:	f003 0302 	and.w	r3, r3, #2
 8002552:	613b      	str	r3, [r7, #16]
 8002554:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002556:	f44f 7340 	mov.w	r3, #768	; 0x300
 800255a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800255c:	2312      	movs	r3, #18
 800255e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002560:	2300      	movs	r3, #0
 8002562:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002564:	2303      	movs	r3, #3
 8002566:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002568:	2304      	movs	r3, #4
 800256a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800256c:	f107 0314 	add.w	r3, r7, #20
 8002570:	4619      	mov	r1, r3
 8002572:	480c      	ldr	r0, [pc, #48]	; (80025a4 <HAL_I2C_MspInit+0x8c>)
 8002574:	f001 fb62 	bl	8003c3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002578:	2300      	movs	r3, #0
 800257a:	60fb      	str	r3, [r7, #12]
 800257c:	4b08      	ldr	r3, [pc, #32]	; (80025a0 <HAL_I2C_MspInit+0x88>)
 800257e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002580:	4a07      	ldr	r2, [pc, #28]	; (80025a0 <HAL_I2C_MspInit+0x88>)
 8002582:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002586:	6413      	str	r3, [r2, #64]	; 0x40
 8002588:	4b05      	ldr	r3, [pc, #20]	; (80025a0 <HAL_I2C_MspInit+0x88>)
 800258a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002590:	60fb      	str	r3, [r7, #12]
 8002592:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002594:	bf00      	nop
 8002596:	3728      	adds	r7, #40	; 0x28
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	40005400 	.word	0x40005400
 80025a0:	40023800 	.word	0x40023800
 80025a4:	40020400 	.word	0x40020400

080025a8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b08e      	sub	sp, #56	; 0x38
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025b0:	f107 0308 	add.w	r3, r7, #8
 80025b4:	2230      	movs	r2, #48	; 0x30
 80025b6:	2100      	movs	r1, #0
 80025b8:	4618      	mov	r0, r3
 80025ba:	f006 fbf7 	bl	8008dac <memset>
  if(hrtc->Instance==RTC)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a0c      	ldr	r2, [pc, #48]	; (80025f4 <HAL_RTC_MspInit+0x4c>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d111      	bne.n	80025ec <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80025c8:	2320      	movs	r3, #32
 80025ca:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80025cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025d0:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025d2:	f107 0308 	add.w	r3, r7, #8
 80025d6:	4618      	mov	r0, r3
 80025d8:	f002 ff8a 	bl	80054f0 <HAL_RCCEx_PeriphCLKConfig>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80025e2:	f7ff fea5 	bl	8002330 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80025e6:	4b04      	ldr	r3, [pc, #16]	; (80025f8 <HAL_RTC_MspInit+0x50>)
 80025e8:	2201      	movs	r2, #1
 80025ea:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80025ec:	bf00      	nop
 80025ee:	3738      	adds	r7, #56	; 0x38
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	40002800 	.word	0x40002800
 80025f8:	42470e3c 	.word	0x42470e3c

080025fc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800260c:	d115      	bne.n	800263a <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800260e:	2300      	movs	r3, #0
 8002610:	60fb      	str	r3, [r7, #12]
 8002612:	4b0c      	ldr	r3, [pc, #48]	; (8002644 <HAL_TIM_PWM_MspInit+0x48>)
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	4a0b      	ldr	r2, [pc, #44]	; (8002644 <HAL_TIM_PWM_MspInit+0x48>)
 8002618:	f043 0301 	orr.w	r3, r3, #1
 800261c:	6413      	str	r3, [r2, #64]	; 0x40
 800261e:	4b09      	ldr	r3, [pc, #36]	; (8002644 <HAL_TIM_PWM_MspInit+0x48>)
 8002620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	60fb      	str	r3, [r7, #12]
 8002628:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800262a:	2200      	movs	r2, #0
 800262c:	2100      	movs	r1, #0
 800262e:	201c      	movs	r0, #28
 8002630:	f000 ff13 	bl	800345a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002634:	201c      	movs	r0, #28
 8002636:	f000 ff2c 	bl	8003492 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800263a:	bf00      	nop
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	40023800 	.word	0x40023800

08002648 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b08a      	sub	sp, #40	; 0x28
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002650:	f107 0314 	add.w	r3, r7, #20
 8002654:	2200      	movs	r2, #0
 8002656:	601a      	str	r2, [r3, #0]
 8002658:	605a      	str	r2, [r3, #4]
 800265a:	609a      	str	r2, [r3, #8]
 800265c:	60da      	str	r2, [r3, #12]
 800265e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a1d      	ldr	r2, [pc, #116]	; (80026dc <HAL_TIM_IC_MspInit+0x94>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d133      	bne.n	80026d2 <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800266a:	2300      	movs	r3, #0
 800266c:	613b      	str	r3, [r7, #16]
 800266e:	4b1c      	ldr	r3, [pc, #112]	; (80026e0 <HAL_TIM_IC_MspInit+0x98>)
 8002670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002672:	4a1b      	ldr	r2, [pc, #108]	; (80026e0 <HAL_TIM_IC_MspInit+0x98>)
 8002674:	f043 0302 	orr.w	r3, r3, #2
 8002678:	6413      	str	r3, [r2, #64]	; 0x40
 800267a:	4b19      	ldr	r3, [pc, #100]	; (80026e0 <HAL_TIM_IC_MspInit+0x98>)
 800267c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267e:	f003 0302 	and.w	r3, r3, #2
 8002682:	613b      	str	r3, [r7, #16]
 8002684:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002686:	2300      	movs	r3, #0
 8002688:	60fb      	str	r3, [r7, #12]
 800268a:	4b15      	ldr	r3, [pc, #84]	; (80026e0 <HAL_TIM_IC_MspInit+0x98>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268e:	4a14      	ldr	r2, [pc, #80]	; (80026e0 <HAL_TIM_IC_MspInit+0x98>)
 8002690:	f043 0301 	orr.w	r3, r3, #1
 8002694:	6313      	str	r3, [r2, #48]	; 0x30
 8002696:	4b12      	ldr	r3, [pc, #72]	; (80026e0 <HAL_TIM_IC_MspInit+0x98>)
 8002698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269a:	f003 0301 	and.w	r3, r3, #1
 800269e:	60fb      	str	r3, [r7, #12]
 80026a0:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = ULTRASONIC_TIM3_CH1_Pin;
 80026a2:	2340      	movs	r3, #64	; 0x40
 80026a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a6:	2302      	movs	r3, #2
 80026a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026aa:	2300      	movs	r3, #0
 80026ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ae:	2300      	movs	r3, #0
 80026b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80026b2:	2302      	movs	r3, #2
 80026b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ULTRASONIC_TIM3_CH1_GPIO_Port, &GPIO_InitStruct);
 80026b6:	f107 0314 	add.w	r3, r7, #20
 80026ba:	4619      	mov	r1, r3
 80026bc:	4809      	ldr	r0, [pc, #36]	; (80026e4 <HAL_TIM_IC_MspInit+0x9c>)
 80026be:	f001 fabd 	bl	8003c3c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80026c2:	2200      	movs	r2, #0
 80026c4:	2100      	movs	r1, #0
 80026c6:	201d      	movs	r0, #29
 80026c8:	f000 fec7 	bl	800345a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80026cc:	201d      	movs	r0, #29
 80026ce:	f000 fee0 	bl	8003492 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80026d2:	bf00      	nop
 80026d4:	3728      	adds	r7, #40	; 0x28
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	40000400 	.word	0x40000400
 80026e0:	40023800 	.word	0x40023800
 80026e4:	40020000 	.word	0x40020000

080026e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a2a      	ldr	r2, [pc, #168]	; (80027a0 <HAL_TIM_Base_MspInit+0xb8>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d116      	bne.n	8002728 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80026fa:	2300      	movs	r3, #0
 80026fc:	617b      	str	r3, [r7, #20]
 80026fe:	4b29      	ldr	r3, [pc, #164]	; (80027a4 <HAL_TIM_Base_MspInit+0xbc>)
 8002700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002702:	4a28      	ldr	r2, [pc, #160]	; (80027a4 <HAL_TIM_Base_MspInit+0xbc>)
 8002704:	f043 0304 	orr.w	r3, r3, #4
 8002708:	6413      	str	r3, [r2, #64]	; 0x40
 800270a:	4b26      	ldr	r3, [pc, #152]	; (80027a4 <HAL_TIM_Base_MspInit+0xbc>)
 800270c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270e:	f003 0304 	and.w	r3, r3, #4
 8002712:	617b      	str	r3, [r7, #20]
 8002714:	697b      	ldr	r3, [r7, #20]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002716:	2200      	movs	r2, #0
 8002718:	2100      	movs	r1, #0
 800271a:	201e      	movs	r0, #30
 800271c:	f000 fe9d 	bl	800345a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002720:	201e      	movs	r0, #30
 8002722:	f000 feb6 	bl	8003492 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8002726:	e036      	b.n	8002796 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM10)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a1e      	ldr	r2, [pc, #120]	; (80027a8 <HAL_TIM_Base_MspInit+0xc0>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d116      	bne.n	8002760 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002732:	2300      	movs	r3, #0
 8002734:	613b      	str	r3, [r7, #16]
 8002736:	4b1b      	ldr	r3, [pc, #108]	; (80027a4 <HAL_TIM_Base_MspInit+0xbc>)
 8002738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800273a:	4a1a      	ldr	r2, [pc, #104]	; (80027a4 <HAL_TIM_Base_MspInit+0xbc>)
 800273c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002740:	6453      	str	r3, [r2, #68]	; 0x44
 8002742:	4b18      	ldr	r3, [pc, #96]	; (80027a4 <HAL_TIM_Base_MspInit+0xbc>)
 8002744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800274a:	613b      	str	r3, [r7, #16]
 800274c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800274e:	2200      	movs	r2, #0
 8002750:	2100      	movs	r1, #0
 8002752:	2019      	movs	r0, #25
 8002754:	f000 fe81 	bl	800345a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002758:	2019      	movs	r0, #25
 800275a:	f000 fe9a 	bl	8003492 <HAL_NVIC_EnableIRQ>
}
 800275e:	e01a      	b.n	8002796 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM11)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a11      	ldr	r2, [pc, #68]	; (80027ac <HAL_TIM_Base_MspInit+0xc4>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d115      	bne.n	8002796 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800276a:	2300      	movs	r3, #0
 800276c:	60fb      	str	r3, [r7, #12]
 800276e:	4b0d      	ldr	r3, [pc, #52]	; (80027a4 <HAL_TIM_Base_MspInit+0xbc>)
 8002770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002772:	4a0c      	ldr	r2, [pc, #48]	; (80027a4 <HAL_TIM_Base_MspInit+0xbc>)
 8002774:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002778:	6453      	str	r3, [r2, #68]	; 0x44
 800277a:	4b0a      	ldr	r3, [pc, #40]	; (80027a4 <HAL_TIM_Base_MspInit+0xbc>)
 800277c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002782:	60fb      	str	r3, [r7, #12]
 8002784:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002786:	2200      	movs	r2, #0
 8002788:	2100      	movs	r1, #0
 800278a:	201a      	movs	r0, #26
 800278c:	f000 fe65 	bl	800345a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002790:	201a      	movs	r0, #26
 8002792:	f000 fe7e 	bl	8003492 <HAL_NVIC_EnableIRQ>
}
 8002796:	bf00      	nop
 8002798:	3718      	adds	r7, #24
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	40000800 	.word	0x40000800
 80027a4:	40023800 	.word	0x40023800
 80027a8:	40014400 	.word	0x40014400
 80027ac:	40014800 	.word	0x40014800

080027b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b08a      	sub	sp, #40	; 0x28
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b8:	f107 0314 	add.w	r3, r7, #20
 80027bc:	2200      	movs	r2, #0
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	605a      	str	r2, [r3, #4]
 80027c2:	609a      	str	r2, [r3, #8]
 80027c4:	60da      	str	r2, [r3, #12]
 80027c6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027d0:	d11e      	bne.n	8002810 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027d2:	2300      	movs	r3, #0
 80027d4:	613b      	str	r3, [r7, #16]
 80027d6:	4b22      	ldr	r3, [pc, #136]	; (8002860 <HAL_TIM_MspPostInit+0xb0>)
 80027d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027da:	4a21      	ldr	r2, [pc, #132]	; (8002860 <HAL_TIM_MspPostInit+0xb0>)
 80027dc:	f043 0301 	orr.w	r3, r3, #1
 80027e0:	6313      	str	r3, [r2, #48]	; 0x30
 80027e2:	4b1f      	ldr	r3, [pc, #124]	; (8002860 <HAL_TIM_MspPostInit+0xb0>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	613b      	str	r3, [r7, #16]
 80027ec:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = TIM2_CH1_SERVO_Pin;
 80027ee:	2320      	movs	r3, #32
 80027f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027f2:	2302      	movs	r3, #2
 80027f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f6:	2300      	movs	r3, #0
 80027f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027fa:	2300      	movs	r3, #0
 80027fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80027fe:	2301      	movs	r3, #1
 8002800:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TIM2_CH1_SERVO_GPIO_Port, &GPIO_InitStruct);
 8002802:	f107 0314 	add.w	r3, r7, #20
 8002806:	4619      	mov	r1, r3
 8002808:	4816      	ldr	r0, [pc, #88]	; (8002864 <HAL_TIM_MspPostInit+0xb4>)
 800280a:	f001 fa17 	bl	8003c3c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800280e:	e023      	b.n	8002858 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM4)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a14      	ldr	r2, [pc, #80]	; (8002868 <HAL_TIM_MspPostInit+0xb8>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d11e      	bne.n	8002858 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800281a:	2300      	movs	r3, #0
 800281c:	60fb      	str	r3, [r7, #12]
 800281e:	4b10      	ldr	r3, [pc, #64]	; (8002860 <HAL_TIM_MspPostInit+0xb0>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002822:	4a0f      	ldr	r2, [pc, #60]	; (8002860 <HAL_TIM_MspPostInit+0xb0>)
 8002824:	f043 0308 	orr.w	r3, r3, #8
 8002828:	6313      	str	r3, [r2, #48]	; 0x30
 800282a:	4b0d      	ldr	r3, [pc, #52]	; (8002860 <HAL_TIM_MspPostInit+0xb0>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282e:	f003 0308 	and.w	r3, r3, #8
 8002832:	60fb      	str	r3, [r7, #12]
 8002834:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002836:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800283a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283c:	2302      	movs	r3, #2
 800283e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002840:	2300      	movs	r3, #0
 8002842:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002844:	2300      	movs	r3, #0
 8002846:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002848:	2302      	movs	r3, #2
 800284a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800284c:	f107 0314 	add.w	r3, r7, #20
 8002850:	4619      	mov	r1, r3
 8002852:	4806      	ldr	r0, [pc, #24]	; (800286c <HAL_TIM_MspPostInit+0xbc>)
 8002854:	f001 f9f2 	bl	8003c3c <HAL_GPIO_Init>
}
 8002858:	bf00      	nop
 800285a:	3728      	adds	r7, #40	; 0x28
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	40023800 	.word	0x40023800
 8002864:	40020000 	.word	0x40020000
 8002868:	40000800 	.word	0x40000800
 800286c:	40020c00 	.word	0x40020c00

08002870 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b08c      	sub	sp, #48	; 0x30
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002878:	f107 031c 	add.w	r3, r7, #28
 800287c:	2200      	movs	r2, #0
 800287e:	601a      	str	r2, [r3, #0]
 8002880:	605a      	str	r2, [r3, #4]
 8002882:	609a      	str	r2, [r3, #8]
 8002884:	60da      	str	r2, [r3, #12]
 8002886:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a3a      	ldr	r2, [pc, #232]	; (8002978 <HAL_UART_MspInit+0x108>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d135      	bne.n	80028fe <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002892:	2300      	movs	r3, #0
 8002894:	61bb      	str	r3, [r7, #24]
 8002896:	4b39      	ldr	r3, [pc, #228]	; (800297c <HAL_UART_MspInit+0x10c>)
 8002898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289a:	4a38      	ldr	r2, [pc, #224]	; (800297c <HAL_UART_MspInit+0x10c>)
 800289c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028a0:	6413      	str	r3, [r2, #64]	; 0x40
 80028a2:	4b36      	ldr	r3, [pc, #216]	; (800297c <HAL_UART_MspInit+0x10c>)
 80028a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028aa:	61bb      	str	r3, [r7, #24]
 80028ac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028ae:	2300      	movs	r3, #0
 80028b0:	617b      	str	r3, [r7, #20]
 80028b2:	4b32      	ldr	r3, [pc, #200]	; (800297c <HAL_UART_MspInit+0x10c>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b6:	4a31      	ldr	r2, [pc, #196]	; (800297c <HAL_UART_MspInit+0x10c>)
 80028b8:	f043 0308 	orr.w	r3, r3, #8
 80028bc:	6313      	str	r3, [r2, #48]	; 0x30
 80028be:	4b2f      	ldr	r3, [pc, #188]	; (800297c <HAL_UART_MspInit+0x10c>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c2:	f003 0308 	and.w	r3, r3, #8
 80028c6:	617b      	str	r3, [r7, #20]
 80028c8:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80028ca:	f44f 7340 	mov.w	r3, #768	; 0x300
 80028ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028d0:	2302      	movs	r3, #2
 80028d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d4:	2300      	movs	r3, #0
 80028d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028d8:	2303      	movs	r3, #3
 80028da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80028dc:	2307      	movs	r3, #7
 80028de:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028e0:	f107 031c 	add.w	r3, r7, #28
 80028e4:	4619      	mov	r1, r3
 80028e6:	4826      	ldr	r0, [pc, #152]	; (8002980 <HAL_UART_MspInit+0x110>)
 80028e8:	f001 f9a8 	bl	8003c3c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80028ec:	2200      	movs	r2, #0
 80028ee:	2100      	movs	r1, #0
 80028f0:	2027      	movs	r0, #39	; 0x27
 80028f2:	f000 fdb2 	bl	800345a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80028f6:	2027      	movs	r0, #39	; 0x27
 80028f8:	f000 fdcb 	bl	8003492 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80028fc:	e038      	b.n	8002970 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART6)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a20      	ldr	r2, [pc, #128]	; (8002984 <HAL_UART_MspInit+0x114>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d133      	bne.n	8002970 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002908:	2300      	movs	r3, #0
 800290a:	613b      	str	r3, [r7, #16]
 800290c:	4b1b      	ldr	r3, [pc, #108]	; (800297c <HAL_UART_MspInit+0x10c>)
 800290e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002910:	4a1a      	ldr	r2, [pc, #104]	; (800297c <HAL_UART_MspInit+0x10c>)
 8002912:	f043 0320 	orr.w	r3, r3, #32
 8002916:	6453      	str	r3, [r2, #68]	; 0x44
 8002918:	4b18      	ldr	r3, [pc, #96]	; (800297c <HAL_UART_MspInit+0x10c>)
 800291a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800291c:	f003 0320 	and.w	r3, r3, #32
 8002920:	613b      	str	r3, [r7, #16]
 8002922:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002924:	2300      	movs	r3, #0
 8002926:	60fb      	str	r3, [r7, #12]
 8002928:	4b14      	ldr	r3, [pc, #80]	; (800297c <HAL_UART_MspInit+0x10c>)
 800292a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292c:	4a13      	ldr	r2, [pc, #76]	; (800297c <HAL_UART_MspInit+0x10c>)
 800292e:	f043 0304 	orr.w	r3, r3, #4
 8002932:	6313      	str	r3, [r2, #48]	; 0x30
 8002934:	4b11      	ldr	r3, [pc, #68]	; (800297c <HAL_UART_MspInit+0x10c>)
 8002936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002938:	f003 0304 	and.w	r3, r3, #4
 800293c:	60fb      	str	r3, [r7, #12]
 800293e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002940:	23c0      	movs	r3, #192	; 0xc0
 8002942:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002944:	2302      	movs	r3, #2
 8002946:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002948:	2300      	movs	r3, #0
 800294a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800294c:	2303      	movs	r3, #3
 800294e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002950:	2308      	movs	r3, #8
 8002952:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002954:	f107 031c 	add.w	r3, r7, #28
 8002958:	4619      	mov	r1, r3
 800295a:	480b      	ldr	r0, [pc, #44]	; (8002988 <HAL_UART_MspInit+0x118>)
 800295c:	f001 f96e 	bl	8003c3c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002960:	2200      	movs	r2, #0
 8002962:	2100      	movs	r1, #0
 8002964:	2047      	movs	r0, #71	; 0x47
 8002966:	f000 fd78 	bl	800345a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800296a:	2047      	movs	r0, #71	; 0x47
 800296c:	f000 fd91 	bl	8003492 <HAL_NVIC_EnableIRQ>
}
 8002970:	bf00      	nop
 8002972:	3730      	adds	r7, #48	; 0x30
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	40004800 	.word	0x40004800
 800297c:	40023800 	.word	0x40023800
 8002980:	40020c00 	.word	0x40020c00
 8002984:	40011400 	.word	0x40011400
 8002988:	40020800 	.word	0x40020800

0800298c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b08a      	sub	sp, #40	; 0x28
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002994:	f107 0314 	add.w	r3, r7, #20
 8002998:	2200      	movs	r2, #0
 800299a:	601a      	str	r2, [r3, #0]
 800299c:	605a      	str	r2, [r3, #4]
 800299e:	609a      	str	r2, [r3, #8]
 80029a0:	60da      	str	r2, [r3, #12]
 80029a2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029ac:	d13f      	bne.n	8002a2e <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ae:	2300      	movs	r3, #0
 80029b0:	613b      	str	r3, [r7, #16]
 80029b2:	4b21      	ldr	r3, [pc, #132]	; (8002a38 <HAL_PCD_MspInit+0xac>)
 80029b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b6:	4a20      	ldr	r2, [pc, #128]	; (8002a38 <HAL_PCD_MspInit+0xac>)
 80029b8:	f043 0301 	orr.w	r3, r3, #1
 80029bc:	6313      	str	r3, [r2, #48]	; 0x30
 80029be:	4b1e      	ldr	r3, [pc, #120]	; (8002a38 <HAL_PCD_MspInit+0xac>)
 80029c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c2:	f003 0301 	and.w	r3, r3, #1
 80029c6:	613b      	str	r3, [r7, #16]
 80029c8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80029ca:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80029ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029d0:	2302      	movs	r3, #2
 80029d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d4:	2300      	movs	r3, #0
 80029d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029d8:	2303      	movs	r3, #3
 80029da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80029dc:	230a      	movs	r3, #10
 80029de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029e0:	f107 0314 	add.w	r3, r7, #20
 80029e4:	4619      	mov	r1, r3
 80029e6:	4815      	ldr	r0, [pc, #84]	; (8002a3c <HAL_PCD_MspInit+0xb0>)
 80029e8:	f001 f928 	bl	8003c3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80029ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029f2:	2300      	movs	r3, #0
 80029f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f6:	2300      	movs	r3, #0
 80029f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80029fa:	f107 0314 	add.w	r3, r7, #20
 80029fe:	4619      	mov	r1, r3
 8002a00:	480e      	ldr	r0, [pc, #56]	; (8002a3c <HAL_PCD_MspInit+0xb0>)
 8002a02:	f001 f91b 	bl	8003c3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002a06:	4b0c      	ldr	r3, [pc, #48]	; (8002a38 <HAL_PCD_MspInit+0xac>)
 8002a08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a0a:	4a0b      	ldr	r2, [pc, #44]	; (8002a38 <HAL_PCD_MspInit+0xac>)
 8002a0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a10:	6353      	str	r3, [r2, #52]	; 0x34
 8002a12:	2300      	movs	r3, #0
 8002a14:	60fb      	str	r3, [r7, #12]
 8002a16:	4b08      	ldr	r3, [pc, #32]	; (8002a38 <HAL_PCD_MspInit+0xac>)
 8002a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a1a:	4a07      	ldr	r2, [pc, #28]	; (8002a38 <HAL_PCD_MspInit+0xac>)
 8002a1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a20:	6453      	str	r3, [r2, #68]	; 0x44
 8002a22:	4b05      	ldr	r3, [pc, #20]	; (8002a38 <HAL_PCD_MspInit+0xac>)
 8002a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a2a:	60fb      	str	r3, [r7, #12]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002a2e:	bf00      	nop
 8002a30:	3728      	adds	r7, #40	; 0x28
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	40023800 	.word	0x40023800
 8002a3c:	40020000 	.word	0x40020000

08002a40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a44:	e7fe      	b.n	8002a44 <NMI_Handler+0x4>

08002a46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a46:	b480      	push	{r7}
 8002a48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a4a:	e7fe      	b.n	8002a4a <HardFault_Handler+0x4>

08002a4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a50:	e7fe      	b.n	8002a50 <MemManage_Handler+0x4>

08002a52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a52:	b480      	push	{r7}
 8002a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a56:	e7fe      	b.n	8002a56 <BusFault_Handler+0x4>

08002a58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a5c:	e7fe      	b.n	8002a5c <UsageFault_Handler+0x4>

08002a5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a5e:	b480      	push	{r7}
 8002a60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a62:	bf00      	nop
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a70:	bf00      	nop
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr

08002a7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a7a:	b480      	push	{r7}
 8002a7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a7e:	bf00      	nop
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr

08002a88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a8c:	f000 fbc6 	bl	800321c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_Handler();  // ADD_SIKWON_231006
 8002a90:	f7fe ff28 	bl	80018e4 <HAL_SYSTICK_Handler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8002a94:	bf00      	nop
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002a9c:	4802      	ldr	r0, [pc, #8]	; (8002aa8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002a9e:	f003 fd83 	bl	80065a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002aa2:	bf00      	nop
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	20000468 	.word	0x20000468

08002aac <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002ab0:	4802      	ldr	r0, [pc, #8]	; (8002abc <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8002ab2:	f003 fd79 	bl	80065a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002ab6:	bf00      	nop
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	200004b0 	.word	0x200004b0

08002ac0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002ac4:	4802      	ldr	r0, [pc, #8]	; (8002ad0 <TIM2_IRQHandler+0x10>)
 8002ac6:	f003 fd6f 	bl	80065a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002aca:	bf00      	nop
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	20000390 	.word	0x20000390

08002ad4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002ad8:	4802      	ldr	r0, [pc, #8]	; (8002ae4 <TIM3_IRQHandler+0x10>)
 8002ada:	f003 fd65 	bl	80065a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002ade:	bf00      	nop
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	200003d8 	.word	0x200003d8

08002ae8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002aec:	4802      	ldr	r0, [pc, #8]	; (8002af8 <TIM4_IRQHandler+0x10>)
 8002aee:	f003 fd5b 	bl	80065a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002af2:	bf00      	nop
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	20000420 	.word	0x20000420

08002afc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002b00:	4802      	ldr	r0, [pc, #8]	; (8002b0c <USART3_IRQHandler+0x10>)
 8002b02:	f004 febb 	bl	800787c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002b06:	bf00      	nop
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	200004f8 	.word	0x200004f8

08002b10 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002b14:	4802      	ldr	r0, [pc, #8]	; (8002b20 <USART6_IRQHandler+0x10>)
 8002b16:	f004 feb1 	bl	800787c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002b1a:	bf00      	nop
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	2000053c 	.word	0x2000053c

08002b24 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	60b9      	str	r1, [r7, #8]
 8002b2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b30:	2300      	movs	r3, #0
 8002b32:	617b      	str	r3, [r7, #20]
 8002b34:	e00a      	b.n	8002b4c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b36:	f3af 8000 	nop.w
 8002b3a:	4601      	mov	r1, r0
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	1c5a      	adds	r2, r3, #1
 8002b40:	60ba      	str	r2, [r7, #8]
 8002b42:	b2ca      	uxtb	r2, r1
 8002b44:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	3301      	adds	r3, #1
 8002b4a:	617b      	str	r3, [r7, #20]
 8002b4c:	697a      	ldr	r2, [r7, #20]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	dbf0      	blt.n	8002b36 <_read+0x12>
  }

  return len;
 8002b54:	687b      	ldr	r3, [r7, #4]
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3718      	adds	r7, #24
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}

08002b5e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b5e:	b580      	push	{r7, lr}
 8002b60:	b086      	sub	sp, #24
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	60f8      	str	r0, [r7, #12]
 8002b66:	60b9      	str	r1, [r7, #8]
 8002b68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	617b      	str	r3, [r7, #20]
 8002b6e:	e009      	b.n	8002b84 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	1c5a      	adds	r2, r3, #1
 8002b74:	60ba      	str	r2, [r7, #8]
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7fe fec1 	bl	8001900 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	3301      	adds	r3, #1
 8002b82:	617b      	str	r3, [r7, #20]
 8002b84:	697a      	ldr	r2, [r7, #20]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	dbf1      	blt.n	8002b70 <_write+0x12>
  }
  return len;
 8002b8c:	687b      	ldr	r3, [r7, #4]
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3718      	adds	r7, #24
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}

08002b96 <_close>:

int _close(int file)
{
 8002b96:	b480      	push	{r7}
 8002b98:	b083      	sub	sp, #12
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	370c      	adds	r7, #12
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr

08002bae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002bae:	b480      	push	{r7}
 8002bb0:	b083      	sub	sp, #12
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	6078      	str	r0, [r7, #4]
 8002bb6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002bbe:	605a      	str	r2, [r3, #4]
  return 0;
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr

08002bce <_isatty>:

int _isatty(int file)
{
 8002bce:	b480      	push	{r7}
 8002bd0:	b083      	sub	sp, #12
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002bd6:	2301      	movs	r3, #1
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr

08002be4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b085      	sub	sp, #20
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002bf0:	2300      	movs	r3, #0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3714      	adds	r7, #20
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
	...

08002c00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b086      	sub	sp, #24
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c08:	4a14      	ldr	r2, [pc, #80]	; (8002c5c <_sbrk+0x5c>)
 8002c0a:	4b15      	ldr	r3, [pc, #84]	; (8002c60 <_sbrk+0x60>)
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c14:	4b13      	ldr	r3, [pc, #76]	; (8002c64 <_sbrk+0x64>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d102      	bne.n	8002c22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c1c:	4b11      	ldr	r3, [pc, #68]	; (8002c64 <_sbrk+0x64>)
 8002c1e:	4a12      	ldr	r2, [pc, #72]	; (8002c68 <_sbrk+0x68>)
 8002c20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c22:	4b10      	ldr	r3, [pc, #64]	; (8002c64 <_sbrk+0x64>)
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4413      	add	r3, r2
 8002c2a:	693a      	ldr	r2, [r7, #16]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d207      	bcs.n	8002c40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c30:	f006 f892 	bl	8008d58 <__errno>
 8002c34:	4603      	mov	r3, r0
 8002c36:	220c      	movs	r2, #12
 8002c38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c3e:	e009      	b.n	8002c54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c40:	4b08      	ldr	r3, [pc, #32]	; (8002c64 <_sbrk+0x64>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c46:	4b07      	ldr	r3, [pc, #28]	; (8002c64 <_sbrk+0x64>)
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4413      	add	r3, r2
 8002c4e:	4a05      	ldr	r2, [pc, #20]	; (8002c64 <_sbrk+0x64>)
 8002c50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c52:	68fb      	ldr	r3, [r7, #12]
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3718      	adds	r7, #24
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	20030000 	.word	0x20030000
 8002c60:	00000400 	.word	0x00000400
 8002c64:	20000aa4 	.word	0x20000aa4
 8002c68:	20000b28 	.word	0x20000b28

08002c6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c70:	4b06      	ldr	r3, [pc, #24]	; (8002c8c <SystemInit+0x20>)
 8002c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c76:	4a05      	ldr	r2, [pc, #20]	; (8002c8c <SystemInit+0x20>)
 8002c78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c80:	bf00      	nop
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	e000ed00 	.word	0xe000ed00

08002c90 <HAL_UART_RxCpltCallback>:
volatile unsigned char bt_rx_buff[COMMAND_LENGTH];  // UART6  char  (\n  )
volatile int bt_rx_index=0;  // bt rx_buff save
volatile int bt_newline_detect_flag=0;  // new line  indicator ) ledallon\n

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
	if (huart == &huart3)   // comport master  uart
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a32      	ldr	r2, [pc, #200]	; (8002d64 <HAL_UART_RxCpltCallback+0xd4>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d12c      	bne.n	8002cfa <HAL_UART_RxCpltCallback+0x6a>
	{
		if (rx_index < COMMAND_LENGTH) //   byte 40byte  
 8002ca0:	4b31      	ldr	r3, [pc, #196]	; (8002d68 <HAL_UART_RxCpltCallback+0xd8>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2b27      	cmp	r3, #39	; 0x27
 8002ca6:	dc1d      	bgt.n	8002ce4 <HAL_UART_RxCpltCallback+0x54>
		{
			if (rx_data == '\n' || rx_data == '\r')
 8002ca8:	4b30      	ldr	r3, [pc, #192]	; (8002d6c <HAL_UART_RxCpltCallback+0xdc>)
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	2b0a      	cmp	r3, #10
 8002cae:	d003      	beq.n	8002cb8 <HAL_UART_RxCpltCallback+0x28>
 8002cb0:	4b2e      	ldr	r3, [pc, #184]	; (8002d6c <HAL_UART_RxCpltCallback+0xdc>)
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	2b0d      	cmp	r3, #13
 8002cb6:	d10b      	bne.n	8002cd0 <HAL_UART_RxCpltCallback+0x40>
			{
				rx_buff[rx_index] = 0; // '\0'
 8002cb8:	4b2b      	ldr	r3, [pc, #172]	; (8002d68 <HAL_UART_RxCpltCallback+0xd8>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a2c      	ldr	r2, [pc, #176]	; (8002d70 <HAL_UART_RxCpltCallback+0xe0>)
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	54d1      	strb	r1, [r2, r3]
				newline_detect_flag=1;   // new line  flag set.
 8002cc2:	4b2c      	ldr	r3, [pc, #176]	; (8002d74 <HAL_UART_RxCpltCallback+0xe4>)
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	601a      	str	r2, [r3, #0]
				rx_index=0;   //  message  rx_index 0 .
 8002cc8:	4b27      	ldr	r3, [pc, #156]	; (8002d68 <HAL_UART_RxCpltCallback+0xd8>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	601a      	str	r2, [r3, #0]
 8002cce:	e00f      	b.n	8002cf0 <HAL_UART_RxCpltCallback+0x60>
			}
			else
			{
				rx_buff[rx_index++]=rx_data;
 8002cd0:	4b25      	ldr	r3, [pc, #148]	; (8002d68 <HAL_UART_RxCpltCallback+0xd8>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	1c5a      	adds	r2, r3, #1
 8002cd6:	4924      	ldr	r1, [pc, #144]	; (8002d68 <HAL_UART_RxCpltCallback+0xd8>)
 8002cd8:	600a      	str	r2, [r1, #0]
 8002cda:	4a24      	ldr	r2, [pc, #144]	; (8002d6c <HAL_UART_RxCpltCallback+0xdc>)
 8002cdc:	7811      	ldrb	r1, [r2, #0]
 8002cde:	4a24      	ldr	r2, [pc, #144]	; (8002d70 <HAL_UART_RxCpltCallback+0xe0>)
 8002ce0:	54d1      	strb	r1, [r2, r3]
 8002ce2:	e005      	b.n	8002cf0 <HAL_UART_RxCpltCallback+0x60>
			}

		}
		else
		{
			rx_index=0;
 8002ce4:	4b20      	ldr	r3, [pc, #128]	; (8002d68 <HAL_UART_RxCpltCallback+0xd8>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	601a      	str	r2, [r3, #0]
			printf("Message Overflow !!!!\n");
 8002cea:	4823      	ldr	r0, [pc, #140]	; (8002d78 <HAL_UART_RxCpltCallback+0xe8>)
 8002cec:	f006 f8ec 	bl	8008ec8 <puts>
		}
		// :  HAL_UART_Receive_IT call   INT  .
		HAL_UART_Receive_IT(&huart3, &rx_data, 1);
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	491e      	ldr	r1, [pc, #120]	; (8002d6c <HAL_UART_RxCpltCallback+0xdc>)
 8002cf4:	481b      	ldr	r0, [pc, #108]	; (8002d64 <HAL_UART_RxCpltCallback+0xd4>)
 8002cf6:	f004 fd90 	bl	800781a <HAL_UART_Receive_IT>
	}

	if (huart == &huart6)   // BT   uart
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a1f      	ldr	r2, [pc, #124]	; (8002d7c <HAL_UART_RxCpltCallback+0xec>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d12c      	bne.n	8002d5c <HAL_UART_RxCpltCallback+0xcc>
	{
		if (bt_rx_index < COMMAND_LENGTH) //   byte 40byte  
 8002d02:	4b1f      	ldr	r3, [pc, #124]	; (8002d80 <HAL_UART_RxCpltCallback+0xf0>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2b27      	cmp	r3, #39	; 0x27
 8002d08:	dc1d      	bgt.n	8002d46 <HAL_UART_RxCpltCallback+0xb6>
		{
			if (bt_rx_data == '\n' || bt_rx_data == '\r')
 8002d0a:	4b1e      	ldr	r3, [pc, #120]	; (8002d84 <HAL_UART_RxCpltCallback+0xf4>)
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	2b0a      	cmp	r3, #10
 8002d10:	d003      	beq.n	8002d1a <HAL_UART_RxCpltCallback+0x8a>
 8002d12:	4b1c      	ldr	r3, [pc, #112]	; (8002d84 <HAL_UART_RxCpltCallback+0xf4>)
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	2b0d      	cmp	r3, #13
 8002d18:	d10b      	bne.n	8002d32 <HAL_UART_RxCpltCallback+0xa2>
			{
				bt_rx_buff[rx_index] = 0; // '\0'
 8002d1a:	4b13      	ldr	r3, [pc, #76]	; (8002d68 <HAL_UART_RxCpltCallback+0xd8>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a1a      	ldr	r2, [pc, #104]	; (8002d88 <HAL_UART_RxCpltCallback+0xf8>)
 8002d20:	2100      	movs	r1, #0
 8002d22:	54d1      	strb	r1, [r2, r3]
				bt_newline_detect_flag=1;   // new line  flag set.
 8002d24:	4b19      	ldr	r3, [pc, #100]	; (8002d8c <HAL_UART_RxCpltCallback+0xfc>)
 8002d26:	2201      	movs	r2, #1
 8002d28:	601a      	str	r2, [r3, #0]
				bt_rx_index=0;   //  message  rx_index 0 .
 8002d2a:	4b15      	ldr	r3, [pc, #84]	; (8002d80 <HAL_UART_RxCpltCallback+0xf0>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	601a      	str	r2, [r3, #0]
 8002d30:	e00f      	b.n	8002d52 <HAL_UART_RxCpltCallback+0xc2>
			}
			else
			{
				bt_rx_buff[bt_rx_index++]=bt_rx_data;
 8002d32:	4b13      	ldr	r3, [pc, #76]	; (8002d80 <HAL_UART_RxCpltCallback+0xf0>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	1c5a      	adds	r2, r3, #1
 8002d38:	4911      	ldr	r1, [pc, #68]	; (8002d80 <HAL_UART_RxCpltCallback+0xf0>)
 8002d3a:	600a      	str	r2, [r1, #0]
 8002d3c:	4a11      	ldr	r2, [pc, #68]	; (8002d84 <HAL_UART_RxCpltCallback+0xf4>)
 8002d3e:	7811      	ldrb	r1, [r2, #0]
 8002d40:	4a11      	ldr	r2, [pc, #68]	; (8002d88 <HAL_UART_RxCpltCallback+0xf8>)
 8002d42:	54d1      	strb	r1, [r2, r3]
 8002d44:	e005      	b.n	8002d52 <HAL_UART_RxCpltCallback+0xc2>
			}

		}
		else
		{
			bt_rx_index=0;
 8002d46:	4b0e      	ldr	r3, [pc, #56]	; (8002d80 <HAL_UART_RxCpltCallback+0xf0>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]
			printf("BT Message Overflow !!!!\n");
 8002d4c:	4810      	ldr	r0, [pc, #64]	; (8002d90 <HAL_UART_RxCpltCallback+0x100>)
 8002d4e:	f006 f8bb 	bl	8008ec8 <puts>
		}
		// :  HAL_UART_Receive_IT call   INT  .
		HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);
 8002d52:	2201      	movs	r2, #1
 8002d54:	490b      	ldr	r1, [pc, #44]	; (8002d84 <HAL_UART_RxCpltCallback+0xf4>)
 8002d56:	4809      	ldr	r0, [pc, #36]	; (8002d7c <HAL_UART_RxCpltCallback+0xec>)
 8002d58:	f004 fd5f 	bl	800781a <HAL_UART_Receive_IT>
	}
}
 8002d5c:	bf00      	nop
 8002d5e:	3708      	adds	r7, #8
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	200004f8 	.word	0x200004f8
 8002d68:	20000ad0 	.word	0x20000ad0
 8002d6c:	20000a8c 	.word	0x20000a8c
 8002d70:	20000aa8 	.word	0x20000aa8
 8002d74:	20000ad4 	.word	0x20000ad4
 8002d78:	0800a398 	.word	0x0800a398
 8002d7c:	2000053c 	.word	0x2000053c
 8002d80:	20000b00 	.word	0x20000b00
 8002d84:	20000a8d 	.word	0x20000a8d
 8002d88:	20000ad8 	.word	0x20000ad8
 8002d8c:	20000b04 	.word	0x20000b04
 8002d90:	0800a3b0 	.word	0x0800a3b0

08002d94 <pc_command_processing>:

void pc_command_processing(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	af00      	add	r7, sp, #0
	if (newline_detect_flag)   // comport master      (\n )
 8002d98:	4b3f      	ldr	r3, [pc, #252]	; (8002e98 <pc_command_processing+0x104>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d079      	beq.n	8002e94 <pc_command_processing+0x100>
	{
		newline_detect_flag=0;
 8002da0:	4b3d      	ldr	r3, [pc, #244]	; (8002e98 <pc_command_processing+0x104>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	601a      	str	r2, [r3, #0]
		printf("%s\n", rx_buff);
 8002da6:	483d      	ldr	r0, [pc, #244]	; (8002e9c <pc_command_processing+0x108>)
 8002da8:	f006 f88e 	bl	8008ec8 <puts>
		if (!strncmp(rx_buff, "led_all_on", strlen("led_all_on")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002dac:	220a      	movs	r2, #10
 8002dae:	493c      	ldr	r1, [pc, #240]	; (8002ea0 <pc_command_processing+0x10c>)
 8002db0:	483a      	ldr	r0, [pc, #232]	; (8002e9c <pc_command_processing+0x108>)
 8002db2:	f006 f8b1 	bl	8008f18 <strncmp>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d102      	bne.n	8002dc2 <pc_command_processing+0x2e>
		{
			led_all_on();
 8002dbc:	f7fe fd7a 	bl	80018b4 <led_all_on>
			return;
 8002dc0:	e068      	b.n	8002e94 <pc_command_processing+0x100>
		}
		if (!strncmp(rx_buff, "led_all_off", strlen("led_all_off")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002dc2:	220b      	movs	r2, #11
 8002dc4:	4937      	ldr	r1, [pc, #220]	; (8002ea4 <pc_command_processing+0x110>)
 8002dc6:	4835      	ldr	r0, [pc, #212]	; (8002e9c <pc_command_processing+0x108>)
 8002dc8:	f006 f8a6 	bl	8008f18 <strncmp>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d102      	bne.n	8002dd8 <pc_command_processing+0x44>
		{
			led_all_off();
 8002dd2:	f7fe fd7b 	bl	80018cc <led_all_off>
			return;
 8002dd6:	e05d      	b.n	8002e94 <pc_command_processing+0x100>
		}
		if (!strncmp(rx_buff, "led_on_down", strlen("led_on_down")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002dd8:	220b      	movs	r2, #11
 8002dda:	4933      	ldr	r1, [pc, #204]	; (8002ea8 <pc_command_processing+0x114>)
 8002ddc:	482f      	ldr	r0, [pc, #188]	; (8002e9c <pc_command_processing+0x108>)
 8002dde:	f006 f89b 	bl	8008f18 <strncmp>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d102      	bne.n	8002dee <pc_command_processing+0x5a>
		{
			led_on_down();
 8002de8:	f7fe fd34 	bl	8001854 <led_on_down>
			return;
 8002dec:	e052      	b.n	8002e94 <pc_command_processing+0x100>
		}
		if (!strncmp(rx_buff, "led_on_up", strlen("led_on_up")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002dee:	2209      	movs	r2, #9
 8002df0:	492e      	ldr	r1, [pc, #184]	; (8002eac <pc_command_processing+0x118>)
 8002df2:	482a      	ldr	r0, [pc, #168]	; (8002e9c <pc_command_processing+0x108>)
 8002df4:	f006 f890 	bl	8008f18 <strncmp>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d102      	bne.n	8002e04 <pc_command_processing+0x70>
		{
			led_on_up();
 8002dfe:	f7fe fcf9 	bl	80017f4 <led_on_up>
			return;
 8002e02:	e047      	b.n	8002e94 <pc_command_processing+0x100>
		}
		if (!strncmp(rx_buff, "flower_on", strlen("flower_on")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002e04:	2209      	movs	r2, #9
 8002e06:	492a      	ldr	r1, [pc, #168]	; (8002eb0 <pc_command_processing+0x11c>)
 8002e08:	4824      	ldr	r0, [pc, #144]	; (8002e9c <pc_command_processing+0x108>)
 8002e0a:	f006 f885 	bl	8008f18 <strncmp>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d102      	bne.n	8002e1a <pc_command_processing+0x86>
		{
			flower_on();
 8002e14:	f7fe fc4e 	bl	80016b4 <flower_on>
			return;
 8002e18:	e03c      	b.n	8002e94 <pc_command_processing+0x100>
		}
		if (!strncmp(rx_buff, "flower_off", strlen("flower_off")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002e1a:	220a      	movs	r2, #10
 8002e1c:	4925      	ldr	r1, [pc, #148]	; (8002eb4 <pc_command_processing+0x120>)
 8002e1e:	481f      	ldr	r0, [pc, #124]	; (8002e9c <pc_command_processing+0x108>)
 8002e20:	f006 f87a 	bl	8008f18 <strncmp>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d102      	bne.n	8002e30 <pc_command_processing+0x9c>
		{
			flower_off();
 8002e2a:	f7fe fc73 	bl	8001714 <flower_off>
			return;
 8002e2e:	e031      	b.n	8002e94 <pc_command_processing+0x100>
		}
		if (!strncmp(rx_buff, "led_keepon_up", strlen("led_keepon_up")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002e30:	220d      	movs	r2, #13
 8002e32:	4921      	ldr	r1, [pc, #132]	; (8002eb8 <pc_command_processing+0x124>)
 8002e34:	4819      	ldr	r0, [pc, #100]	; (8002e9c <pc_command_processing+0x108>)
 8002e36:	f006 f86f 	bl	8008f18 <strncmp>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d102      	bne.n	8002e46 <pc_command_processing+0xb2>
		{
			led_keepon_up();
 8002e40:	f7fe fc98 	bl	8001774 <led_keepon_up>
			return;
 8002e44:	e026      	b.n	8002e94 <pc_command_processing+0x100>
		}
		if (!strncmp(rx_buff, "led_keepon_down", strlen("led_keepon_down")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002e46:	220f      	movs	r2, #15
 8002e48:	491c      	ldr	r1, [pc, #112]	; (8002ebc <pc_command_processing+0x128>)
 8002e4a:	4814      	ldr	r0, [pc, #80]	; (8002e9c <pc_command_processing+0x108>)
 8002e4c:	f006 f864 	bl	8008f18 <strncmp>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d102      	bne.n	8002e5c <pc_command_processing+0xc8>
		{
			led_keepon_down();
 8002e56:	f7fe fcad 	bl	80017b4 <led_keepon_down>
			return;
 8002e5a:	e01b      	b.n	8002e94 <pc_command_processing+0x100>
		}
		//dht11time150
		if (!strncmp(rx_buff, "dht11time", strlen("dht11time")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002e5c:	2209      	movs	r2, #9
 8002e5e:	4918      	ldr	r1, [pc, #96]	; (8002ec0 <pc_command_processing+0x12c>)
 8002e60:	480e      	ldr	r0, [pc, #56]	; (8002e9c <pc_command_processing+0x108>)
 8002e62:	f006 f859 	bl	8008f18 <strncmp>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d107      	bne.n	8002e7c <pc_command_processing+0xe8>
		{
			dht11time = atoi(rx_buff+9);
 8002e6c:	4b15      	ldr	r3, [pc, #84]	; (8002ec4 <pc_command_processing+0x130>)
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f005 ff6e 	bl	8008d50 <atoi>
 8002e74:	4603      	mov	r3, r0
 8002e76:	4a14      	ldr	r2, [pc, #80]	; (8002ec8 <pc_command_processing+0x134>)
 8002e78:	6013      	str	r3, [r2, #0]
			return;
 8002e7a:	e00b      	b.n	8002e94 <pc_command_processing+0x100>
		}
		if (!strncmp(rx_buff, "setrtc", strlen("setrtc")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002e7c:	2206      	movs	r2, #6
 8002e7e:	4913      	ldr	r1, [pc, #76]	; (8002ecc <pc_command_processing+0x138>)
 8002e80:	4806      	ldr	r0, [pc, #24]	; (8002e9c <pc_command_processing+0x108>)
 8002e82:	f006 f849 	bl	8008f18 <strncmp>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d103      	bne.n	8002e94 <pc_command_processing+0x100>
			{
				set_rtc(rx_buff);
 8002e8c:	4803      	ldr	r0, [pc, #12]	; (8002e9c <pc_command_processing+0x108>)
 8002e8e:	f7fe fa87 	bl	80013a0 <set_rtc>
				return;
 8002e92:	bf00      	nop
			}
	}
}
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	20000ad4 	.word	0x20000ad4
 8002e9c:	20000aa8 	.word	0x20000aa8
 8002ea0:	0800a3cc 	.word	0x0800a3cc
 8002ea4:	0800a3d8 	.word	0x0800a3d8
 8002ea8:	0800a3e4 	.word	0x0800a3e4
 8002eac:	0800a3f0 	.word	0x0800a3f0
 8002eb0:	0800a3fc 	.word	0x0800a3fc
 8002eb4:	0800a408 	.word	0x0800a408
 8002eb8:	0800a414 	.word	0x0800a414
 8002ebc:	0800a424 	.word	0x0800a424
 8002ec0:	0800a434 	.word	0x0800a434
 8002ec4:	20000ab1 	.word	0x20000ab1
 8002ec8:	20000000 	.word	0x20000000
 8002ecc:	0800a440 	.word	0x0800a440

08002ed0 <bt_command_processing>:

void bt_command_processing(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
	if (bt_newline_detect_flag)   // comport master      (\n )
 8002ed4:	4b31      	ldr	r3, [pc, #196]	; (8002f9c <bt_command_processing+0xcc>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d05d      	beq.n	8002f98 <bt_command_processing+0xc8>
	{
		bt_newline_detect_flag=0;
 8002edc:	4b2f      	ldr	r3, [pc, #188]	; (8002f9c <bt_command_processing+0xcc>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	601a      	str	r2, [r3, #0]
		printf("%s\n", bt_rx_buff);
 8002ee2:	482f      	ldr	r0, [pc, #188]	; (8002fa0 <bt_command_processing+0xd0>)
 8002ee4:	f005 fff0 	bl	8008ec8 <puts>
		if (!strncmp(bt_rx_buff, "led_all_on", strlen("led_all_on")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002ee8:	220a      	movs	r2, #10
 8002eea:	492e      	ldr	r1, [pc, #184]	; (8002fa4 <bt_command_processing+0xd4>)
 8002eec:	482c      	ldr	r0, [pc, #176]	; (8002fa0 <bt_command_processing+0xd0>)
 8002eee:	f006 f813 	bl	8008f18 <strncmp>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d102      	bne.n	8002efe <bt_command_processing+0x2e>
		{
			led_all_on();
 8002ef8:	f7fe fcdc 	bl	80018b4 <led_all_on>
			return;
 8002efc:	e04c      	b.n	8002f98 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_all_off", strlen("led_all_off")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002efe:	220b      	movs	r2, #11
 8002f00:	4929      	ldr	r1, [pc, #164]	; (8002fa8 <bt_command_processing+0xd8>)
 8002f02:	4827      	ldr	r0, [pc, #156]	; (8002fa0 <bt_command_processing+0xd0>)
 8002f04:	f006 f808 	bl	8008f18 <strncmp>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d102      	bne.n	8002f14 <bt_command_processing+0x44>
		{
			led_all_off();
 8002f0e:	f7fe fcdd 	bl	80018cc <led_all_off>
			return;
 8002f12:	e041      	b.n	8002f98 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_on_down", strlen("led_on_down")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002f14:	220b      	movs	r2, #11
 8002f16:	4925      	ldr	r1, [pc, #148]	; (8002fac <bt_command_processing+0xdc>)
 8002f18:	4821      	ldr	r0, [pc, #132]	; (8002fa0 <bt_command_processing+0xd0>)
 8002f1a:	f005 fffd 	bl	8008f18 <strncmp>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d102      	bne.n	8002f2a <bt_command_processing+0x5a>
		{
			led_on_down();
 8002f24:	f7fe fc96 	bl	8001854 <led_on_down>
			return;
 8002f28:	e036      	b.n	8002f98 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_on_up", strlen("led_on_up")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002f2a:	2209      	movs	r2, #9
 8002f2c:	4920      	ldr	r1, [pc, #128]	; (8002fb0 <bt_command_processing+0xe0>)
 8002f2e:	481c      	ldr	r0, [pc, #112]	; (8002fa0 <bt_command_processing+0xd0>)
 8002f30:	f005 fff2 	bl	8008f18 <strncmp>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d102      	bne.n	8002f40 <bt_command_processing+0x70>
		{
			led_on_up();
 8002f3a:	f7fe fc5b 	bl	80017f4 <led_on_up>
			return;
 8002f3e:	e02b      	b.n	8002f98 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "flower_on", strlen("flower_on")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002f40:	2209      	movs	r2, #9
 8002f42:	491c      	ldr	r1, [pc, #112]	; (8002fb4 <bt_command_processing+0xe4>)
 8002f44:	4816      	ldr	r0, [pc, #88]	; (8002fa0 <bt_command_processing+0xd0>)
 8002f46:	f005 ffe7 	bl	8008f18 <strncmp>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d102      	bne.n	8002f56 <bt_command_processing+0x86>
		{
			flower_on();
 8002f50:	f7fe fbb0 	bl	80016b4 <flower_on>
			return;
 8002f54:	e020      	b.n	8002f98 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "flower_off", strlen("flower_off")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002f56:	220a      	movs	r2, #10
 8002f58:	4917      	ldr	r1, [pc, #92]	; (8002fb8 <bt_command_processing+0xe8>)
 8002f5a:	4811      	ldr	r0, [pc, #68]	; (8002fa0 <bt_command_processing+0xd0>)
 8002f5c:	f005 ffdc 	bl	8008f18 <strncmp>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d102      	bne.n	8002f6c <bt_command_processing+0x9c>
		{
			flower_off();
 8002f66:	f7fe fbd5 	bl	8001714 <flower_off>
			return;
 8002f6a:	e015      	b.n	8002f98 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_keepon_up", strlen("led_keepon_up")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002f6c:	220d      	movs	r2, #13
 8002f6e:	4913      	ldr	r1, [pc, #76]	; (8002fbc <bt_command_processing+0xec>)
 8002f70:	480b      	ldr	r0, [pc, #44]	; (8002fa0 <bt_command_processing+0xd0>)
 8002f72:	f005 ffd1 	bl	8008f18 <strncmp>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d102      	bne.n	8002f82 <bt_command_processing+0xb2>
		{
			led_keepon_up();
 8002f7c:	f7fe fbfa 	bl	8001774 <led_keepon_up>
			return;
 8002f80:	e00a      	b.n	8002f98 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_keepon_down", strlen("led_keepon_down")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002f82:	220f      	movs	r2, #15
 8002f84:	490e      	ldr	r1, [pc, #56]	; (8002fc0 <bt_command_processing+0xf0>)
 8002f86:	4806      	ldr	r0, [pc, #24]	; (8002fa0 <bt_command_processing+0xd0>)
 8002f88:	f005 ffc6 	bl	8008f18 <strncmp>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d102      	bne.n	8002f98 <bt_command_processing+0xc8>
		{
			led_keepon_down();
 8002f92:	f7fe fc0f 	bl	80017b4 <led_keepon_down>
			return;
 8002f96:	bf00      	nop
		}
	}
}
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	20000b04 	.word	0x20000b04
 8002fa0:	20000ad8 	.word	0x20000ad8
 8002fa4:	0800a3cc 	.word	0x0800a3cc
 8002fa8:	0800a3d8 	.word	0x0800a3d8
 8002fac:	0800a3e4 	.word	0x0800a3e4
 8002fb0:	0800a3f0 	.word	0x0800a3f0
 8002fb4:	0800a3fc 	.word	0x0800a3fc
 8002fb8:	0800a408 	.word	0x0800a408
 8002fbc:	0800a414 	.word	0x0800a414
 8002fc0:	0800a424 	.word	0x0800a424

08002fc4 <HAL_TIM_IC_CaptureCallback>:
// 1. Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c 
//  HAL_TIM_IC_CaptureCallback     .
// 2.   ECHO       .
volatile uint8_t is_first_capture=0;  // 0: 1:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a13      	ldr	r2, [pc, #76]	; (8003020 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d11f      	bne.n	8003016 <HAL_TIM_IC_CaptureCallback+0x52>
	{
		if (is_first_capture == 0)   // 
 8002fd6:	4b13      	ldr	r3, [pc, #76]	; (8003024 <HAL_TIM_IC_CaptureCallback+0x60>)
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d107      	bne.n	8002ff0 <HAL_TIM_IC_CaptureCallback+0x2c>
		{
			__HAL_TIM_SET_COUNTER(htim,0);   // clear H/W counter
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	625a      	str	r2, [r3, #36]	; 0x24
			is_first_capture=1;  //   flag indicator set
 8002fe8:	4b0e      	ldr	r3, [pc, #56]	; (8003024 <HAL_TIM_IC_CaptureCallback+0x60>)
 8002fea:	2201      	movs	r2, #1
 8002fec:	701a      	strb	r2, [r3, #0]
			is_first_capture=0;  //  echo  count   
			distance=HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  //  count   .
			ic_cpt_finish_flag=1;   //   
		}
	}
}
 8002fee:	e012      	b.n	8003016 <HAL_TIM_IC_CaptureCallback+0x52>
		else if (is_first_capture == 1)   //   
 8002ff0:	4b0c      	ldr	r3, [pc, #48]	; (8003024 <HAL_TIM_IC_CaptureCallback+0x60>)
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d10d      	bne.n	8003016 <HAL_TIM_IC_CaptureCallback+0x52>
			is_first_capture=0;  //  echo  count   
 8002ffa:	4b0a      	ldr	r3, [pc, #40]	; (8003024 <HAL_TIM_IC_CaptureCallback+0x60>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	701a      	strb	r2, [r3, #0]
			distance=HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  //  count   .
 8003000:	2100      	movs	r1, #0
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f003 fdfe 	bl	8006c04 <HAL_TIM_ReadCapturedValue>
 8003008:	4603      	mov	r3, r0
 800300a:	461a      	mov	r2, r3
 800300c:	4b06      	ldr	r3, [pc, #24]	; (8003028 <HAL_TIM_IC_CaptureCallback+0x64>)
 800300e:	601a      	str	r2, [r3, #0]
			ic_cpt_finish_flag=1;   //   
 8003010:	4b06      	ldr	r3, [pc, #24]	; (800302c <HAL_TIM_IC_CaptureCallback+0x68>)
 8003012:	2201      	movs	r2, #1
 8003014:	601a      	str	r2, [r3, #0]
}
 8003016:	bf00      	nop
 8003018:	3708      	adds	r7, #8
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	40000400 	.word	0x40000400
 8003024:	20000b10 	.word	0x20000b10
 8003028:	20000b08 	.word	0x20000b08
 800302c:	20000b0c 	.word	0x20000b0c

08003030 <ultrasonic_processing>:

void ultrasonic_processing(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b086      	sub	sp, #24
 8003034:	af00      	add	r7, sp, #0
	int dis; //       
	char lcd_buff[20];

	if (TIM10_10ms_ultrasonic >= 100)   // 1
 8003036:	4b26      	ldr	r3, [pc, #152]	; (80030d0 <ultrasonic_processing+0xa0>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	2b63      	cmp	r3, #99	; 0x63
 800303c:	dd3e      	ble.n	80030bc <ultrasonic_processing+0x8c>
	{
		TIM10_10ms_ultrasonic=0;
 800303e:	4b24      	ldr	r3, [pc, #144]	; (80030d0 <ultrasonic_processing+0xa0>)
 8003040:	2200      	movs	r2, #0
 8003042:	601a      	str	r2, [r3, #0]
		make_trigger();
 8003044:	f000 f850 	bl	80030e8 <make_trigger>
		if (ic_cpt_finish_flag)  //      if (ic_cpt_finish_flag >= 1)
 8003048:	4b22      	ldr	r3, [pc, #136]	; (80030d4 <ultrasonic_processing+0xa4>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d035      	beq.n	80030bc <ultrasonic_processing+0x8c>
		{
			ic_cpt_finish_flag=0;
 8003050:	4b20      	ldr	r3, [pc, #128]	; (80030d4 <ultrasonic_processing+0xa4>)
 8003052:	2200      	movs	r2, #0
 8003054:	601a      	str	r2, [r3, #0]
			dis = distance;
 8003056:	4b20      	ldr	r3, [pc, #128]	; (80030d8 <ultrasonic_processing+0xa8>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	617b      	str	r3, [r7, #20]
			dis = dis * 0.034 / 2;  // 1us 0.034cm 
 800305c:	6978      	ldr	r0, [r7, #20]
 800305e:	f7fd fa69 	bl	8000534 <__aeabi_i2d>
 8003062:	a319      	add	r3, pc, #100	; (adr r3, 80030c8 <ultrasonic_processing+0x98>)
 8003064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003068:	f7fd face 	bl	8000608 <__aeabi_dmul>
 800306c:	4602      	mov	r2, r0
 800306e:	460b      	mov	r3, r1
 8003070:	4610      	mov	r0, r2
 8003072:	4619      	mov	r1, r3
 8003074:	f04f 0200 	mov.w	r2, #0
 8003078:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800307c:	f7fd fbee 	bl	800085c <__aeabi_ddiv>
 8003080:	4602      	mov	r2, r0
 8003082:	460b      	mov	r3, r1
 8003084:	4610      	mov	r0, r2
 8003086:	4619      	mov	r1, r3
 8003088:	f7fd fcd0 	bl	8000a2c <__aeabi_d2iz>
 800308c:	4603      	mov	r3, r0
 800308e:	617b      	str	r3, [r7, #20]
			//      /2  .
			printf("dis: %dcm\n", dis);
 8003090:	6979      	ldr	r1, [r7, #20]
 8003092:	4812      	ldr	r0, [pc, #72]	; (80030dc <ultrasonic_processing+0xac>)
 8003094:	f005 fe92 	bl	8008dbc <iprintf>
			if (lcd_display_mode_flag==2)
 8003098:	4b11      	ldr	r3, [pc, #68]	; (80030e0 <ultrasonic_processing+0xb0>)
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	2b02      	cmp	r3, #2
 800309e:	d10d      	bne.n	80030bc <ultrasonic_processing+0x8c>
			{
				sprintf(lcd_buff,"dis: %dcm", dis);
 80030a0:	463b      	mov	r3, r7
 80030a2:	697a      	ldr	r2, [r7, #20]
 80030a4:	490f      	ldr	r1, [pc, #60]	; (80030e4 <ultrasonic_processing+0xb4>)
 80030a6:	4618      	mov	r0, r3
 80030a8:	f005 ff16 	bl	8008ed8 <siprintf>
				move_cursor(1,0);
 80030ac:	2100      	movs	r1, #0
 80030ae:	2001      	movs	r0, #1
 80030b0:	f7fe f872 	bl	8001198 <move_cursor>
				lcd_string(lcd_buff);
 80030b4:	463b      	mov	r3, r7
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7fe f859 	bl	800116e <lcd_string>
			}
		}
	}
}
 80030bc:	bf00      	nop
 80030be:	3718      	adds	r7, #24
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	f3af 8000 	nop.w
 80030c8:	b020c49c 	.word	0xb020c49c
 80030cc:	3fa16872 	.word	0x3fa16872
 80030d0:	20000a94 	.word	0x20000a94
 80030d4:	20000b0c 	.word	0x20000b0c
 80030d8:	20000b08 	.word	0x20000b08
 80030dc:	0800a448 	.word	0x0800a448
 80030e0:	20000098 	.word	0x20000098
 80030e4:	0800a454 	.word	0x0800a454

080030e8 <make_trigger>:

void make_trigger()
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 0);
 80030ec:	2200      	movs	r2, #0
 80030ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030f2:	480b      	ldr	r0, [pc, #44]	; (8003120 <make_trigger+0x38>)
 80030f4:	f000 ff66 	bl	8003fc4 <HAL_GPIO_WritePin>
	delay_us(2);
 80030f8:	2002      	movs	r0, #2
 80030fa:	f7fe fc33 	bl	8001964 <delay_us>
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 1);
 80030fe:	2201      	movs	r2, #1
 8003100:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003104:	4806      	ldr	r0, [pc, #24]	; (8003120 <make_trigger+0x38>)
 8003106:	f000 ff5d 	bl	8003fc4 <HAL_GPIO_WritePin>
	delay_us(10);
 800310a:	200a      	movs	r0, #10
 800310c:	f7fe fc2a 	bl	8001964 <delay_us>
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 0);
 8003110:	2200      	movs	r2, #0
 8003112:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003116:	4802      	ldr	r0, [pc, #8]	; (8003120 <make_trigger+0x38>)
 8003118:	f000 ff54 	bl	8003fc4 <HAL_GPIO_WritePin>
}
 800311c:	bf00      	nop
 800311e:	bd80      	pop	{r7, pc}
 8003120:	40021400 	.word	0x40021400

08003124 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003124:	f8df d034 	ldr.w	sp, [pc, #52]	; 800315c <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003128:	480d      	ldr	r0, [pc, #52]	; (8003160 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800312a:	490e      	ldr	r1, [pc, #56]	; (8003164 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800312c:	4a0e      	ldr	r2, [pc, #56]	; (8003168 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800312e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003130:	e002      	b.n	8003138 <LoopCopyDataInit>

08003132 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003132:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003134:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003136:	3304      	adds	r3, #4

08003138 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003138:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800313a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800313c:	d3f9      	bcc.n	8003132 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800313e:	4a0b      	ldr	r2, [pc, #44]	; (800316c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003140:	4c0b      	ldr	r4, [pc, #44]	; (8003170 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003142:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003144:	e001      	b.n	800314a <LoopFillZerobss>

08003146 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003146:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003148:	3204      	adds	r2, #4

0800314a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800314a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800314c:	d3fb      	bcc.n	8003146 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800314e:	f7ff fd8d 	bl	8002c6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003152:	f005 fe07 	bl	8008d64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003156:	f7fe fc1d 	bl	8001994 <main>
  bx  lr    
 800315a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800315c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003160:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003164:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8003168:	0800a624 	.word	0x0800a624
  ldr r2, =_sbss
 800316c:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8003170:	20000b28 	.word	0x20000b28

08003174 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003174:	e7fe      	b.n	8003174 <ADC_IRQHandler>
	...

08003178 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800317c:	4b0e      	ldr	r3, [pc, #56]	; (80031b8 <HAL_Init+0x40>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a0d      	ldr	r2, [pc, #52]	; (80031b8 <HAL_Init+0x40>)
 8003182:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003186:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003188:	4b0b      	ldr	r3, [pc, #44]	; (80031b8 <HAL_Init+0x40>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a0a      	ldr	r2, [pc, #40]	; (80031b8 <HAL_Init+0x40>)
 800318e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003192:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003194:	4b08      	ldr	r3, [pc, #32]	; (80031b8 <HAL_Init+0x40>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a07      	ldr	r2, [pc, #28]	; (80031b8 <HAL_Init+0x40>)
 800319a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800319e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031a0:	2003      	movs	r0, #3
 80031a2:	f000 f94f 	bl	8003444 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80031a6:	2000      	movs	r0, #0
 80031a8:	f000 f808 	bl	80031bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031ac:	f7ff f8c6 	bl	800233c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	40023c00 	.word	0x40023c00

080031bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031c4:	4b12      	ldr	r3, [pc, #72]	; (8003210 <HAL_InitTick+0x54>)
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	4b12      	ldr	r3, [pc, #72]	; (8003214 <HAL_InitTick+0x58>)
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	4619      	mov	r1, r3
 80031ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80031d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031da:	4618      	mov	r0, r3
 80031dc:	f000 f967 	bl	80034ae <HAL_SYSTICK_Config>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d001      	beq.n	80031ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e00e      	b.n	8003208 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2b0f      	cmp	r3, #15
 80031ee:	d80a      	bhi.n	8003206 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031f0:	2200      	movs	r2, #0
 80031f2:	6879      	ldr	r1, [r7, #4]
 80031f4:	f04f 30ff 	mov.w	r0, #4294967295
 80031f8:	f000 f92f 	bl	800345a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80031fc:	4a06      	ldr	r2, [pc, #24]	; (8003218 <HAL_InitTick+0x5c>)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003202:	2300      	movs	r3, #0
 8003204:	e000      	b.n	8003208 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
}
 8003208:	4618      	mov	r0, r3
 800320a:	3708      	adds	r7, #8
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	2000000c 	.word	0x2000000c
 8003214:	20000014 	.word	0x20000014
 8003218:	20000010 	.word	0x20000010

0800321c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800321c:	b480      	push	{r7}
 800321e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003220:	4b06      	ldr	r3, [pc, #24]	; (800323c <HAL_IncTick+0x20>)
 8003222:	781b      	ldrb	r3, [r3, #0]
 8003224:	461a      	mov	r2, r3
 8003226:	4b06      	ldr	r3, [pc, #24]	; (8003240 <HAL_IncTick+0x24>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4413      	add	r3, r2
 800322c:	4a04      	ldr	r2, [pc, #16]	; (8003240 <HAL_IncTick+0x24>)
 800322e:	6013      	str	r3, [r2, #0]
}
 8003230:	bf00      	nop
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	20000014 	.word	0x20000014
 8003240:	20000b14 	.word	0x20000b14

08003244 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003244:	b480      	push	{r7}
 8003246:	af00      	add	r7, sp, #0
  return uwTick;
 8003248:	4b03      	ldr	r3, [pc, #12]	; (8003258 <HAL_GetTick+0x14>)
 800324a:	681b      	ldr	r3, [r3, #0]
}
 800324c:	4618      	mov	r0, r3
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	20000b14 	.word	0x20000b14

0800325c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003264:	f7ff ffee 	bl	8003244 <HAL_GetTick>
 8003268:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003274:	d005      	beq.n	8003282 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003276:	4b0a      	ldr	r3, [pc, #40]	; (80032a0 <HAL_Delay+0x44>)
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	461a      	mov	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	4413      	add	r3, r2
 8003280:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003282:	bf00      	nop
 8003284:	f7ff ffde 	bl	8003244 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	68fa      	ldr	r2, [r7, #12]
 8003290:	429a      	cmp	r2, r3
 8003292:	d8f7      	bhi.n	8003284 <HAL_Delay+0x28>
  {
  }
}
 8003294:	bf00      	nop
 8003296:	bf00      	nop
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	20000014 	.word	0x20000014

080032a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f003 0307 	and.w	r3, r3, #7
 80032b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032b4:	4b0c      	ldr	r3, [pc, #48]	; (80032e8 <__NVIC_SetPriorityGrouping+0x44>)
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032c0:	4013      	ands	r3, r2
 80032c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032d6:	4a04      	ldr	r2, [pc, #16]	; (80032e8 <__NVIC_SetPriorityGrouping+0x44>)
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	60d3      	str	r3, [r2, #12]
}
 80032dc:	bf00      	nop
 80032de:	3714      	adds	r7, #20
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr
 80032e8:	e000ed00 	.word	0xe000ed00

080032ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032ec:	b480      	push	{r7}
 80032ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032f0:	4b04      	ldr	r3, [pc, #16]	; (8003304 <__NVIC_GetPriorityGrouping+0x18>)
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	0a1b      	lsrs	r3, r3, #8
 80032f6:	f003 0307 	and.w	r3, r3, #7
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr
 8003304:	e000ed00 	.word	0xe000ed00

08003308 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	4603      	mov	r3, r0
 8003310:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003316:	2b00      	cmp	r3, #0
 8003318:	db0b      	blt.n	8003332 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800331a:	79fb      	ldrb	r3, [r7, #7]
 800331c:	f003 021f 	and.w	r2, r3, #31
 8003320:	4907      	ldr	r1, [pc, #28]	; (8003340 <__NVIC_EnableIRQ+0x38>)
 8003322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003326:	095b      	lsrs	r3, r3, #5
 8003328:	2001      	movs	r0, #1
 800332a:	fa00 f202 	lsl.w	r2, r0, r2
 800332e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003332:	bf00      	nop
 8003334:	370c      	adds	r7, #12
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	e000e100 	.word	0xe000e100

08003344 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	4603      	mov	r3, r0
 800334c:	6039      	str	r1, [r7, #0]
 800334e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003354:	2b00      	cmp	r3, #0
 8003356:	db0a      	blt.n	800336e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	b2da      	uxtb	r2, r3
 800335c:	490c      	ldr	r1, [pc, #48]	; (8003390 <__NVIC_SetPriority+0x4c>)
 800335e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003362:	0112      	lsls	r2, r2, #4
 8003364:	b2d2      	uxtb	r2, r2
 8003366:	440b      	add	r3, r1
 8003368:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800336c:	e00a      	b.n	8003384 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	b2da      	uxtb	r2, r3
 8003372:	4908      	ldr	r1, [pc, #32]	; (8003394 <__NVIC_SetPriority+0x50>)
 8003374:	79fb      	ldrb	r3, [r7, #7]
 8003376:	f003 030f 	and.w	r3, r3, #15
 800337a:	3b04      	subs	r3, #4
 800337c:	0112      	lsls	r2, r2, #4
 800337e:	b2d2      	uxtb	r2, r2
 8003380:	440b      	add	r3, r1
 8003382:	761a      	strb	r2, [r3, #24]
}
 8003384:	bf00      	nop
 8003386:	370c      	adds	r7, #12
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	e000e100 	.word	0xe000e100
 8003394:	e000ed00 	.word	0xe000ed00

08003398 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003398:	b480      	push	{r7}
 800339a:	b089      	sub	sp, #36	; 0x24
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f003 0307 	and.w	r3, r3, #7
 80033aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	f1c3 0307 	rsb	r3, r3, #7
 80033b2:	2b04      	cmp	r3, #4
 80033b4:	bf28      	it	cs
 80033b6:	2304      	movcs	r3, #4
 80033b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	3304      	adds	r3, #4
 80033be:	2b06      	cmp	r3, #6
 80033c0:	d902      	bls.n	80033c8 <NVIC_EncodePriority+0x30>
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	3b03      	subs	r3, #3
 80033c6:	e000      	b.n	80033ca <NVIC_EncodePriority+0x32>
 80033c8:	2300      	movs	r3, #0
 80033ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033cc:	f04f 32ff 	mov.w	r2, #4294967295
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	fa02 f303 	lsl.w	r3, r2, r3
 80033d6:	43da      	mvns	r2, r3
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	401a      	ands	r2, r3
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033e0:	f04f 31ff 	mov.w	r1, #4294967295
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	fa01 f303 	lsl.w	r3, r1, r3
 80033ea:	43d9      	mvns	r1, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033f0:	4313      	orrs	r3, r2
         );
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3724      	adds	r7, #36	; 0x24
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr
	...

08003400 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3b01      	subs	r3, #1
 800340c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003410:	d301      	bcc.n	8003416 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003412:	2301      	movs	r3, #1
 8003414:	e00f      	b.n	8003436 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003416:	4a0a      	ldr	r2, [pc, #40]	; (8003440 <SysTick_Config+0x40>)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	3b01      	subs	r3, #1
 800341c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800341e:	210f      	movs	r1, #15
 8003420:	f04f 30ff 	mov.w	r0, #4294967295
 8003424:	f7ff ff8e 	bl	8003344 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003428:	4b05      	ldr	r3, [pc, #20]	; (8003440 <SysTick_Config+0x40>)
 800342a:	2200      	movs	r2, #0
 800342c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800342e:	4b04      	ldr	r3, [pc, #16]	; (8003440 <SysTick_Config+0x40>)
 8003430:	2207      	movs	r2, #7
 8003432:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003434:	2300      	movs	r3, #0
}
 8003436:	4618      	mov	r0, r3
 8003438:	3708      	adds	r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	e000e010 	.word	0xe000e010

08003444 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f7ff ff29 	bl	80032a4 <__NVIC_SetPriorityGrouping>
}
 8003452:	bf00      	nop
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800345a:	b580      	push	{r7, lr}
 800345c:	b086      	sub	sp, #24
 800345e:	af00      	add	r7, sp, #0
 8003460:	4603      	mov	r3, r0
 8003462:	60b9      	str	r1, [r7, #8]
 8003464:	607a      	str	r2, [r7, #4]
 8003466:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003468:	2300      	movs	r3, #0
 800346a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800346c:	f7ff ff3e 	bl	80032ec <__NVIC_GetPriorityGrouping>
 8003470:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	68b9      	ldr	r1, [r7, #8]
 8003476:	6978      	ldr	r0, [r7, #20]
 8003478:	f7ff ff8e 	bl	8003398 <NVIC_EncodePriority>
 800347c:	4602      	mov	r2, r0
 800347e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003482:	4611      	mov	r1, r2
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff ff5d 	bl	8003344 <__NVIC_SetPriority>
}
 800348a:	bf00      	nop
 800348c:	3718      	adds	r7, #24
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003492:	b580      	push	{r7, lr}
 8003494:	b082      	sub	sp, #8
 8003496:	af00      	add	r7, sp, #0
 8003498:	4603      	mov	r3, r0
 800349a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800349c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7ff ff31 	bl	8003308 <__NVIC_EnableIRQ>
}
 80034a6:	bf00      	nop
 80034a8:	3708      	adds	r7, #8
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}

080034ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b082      	sub	sp, #8
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f7ff ffa2 	bl	8003400 <SysTick_Config>
 80034bc:	4603      	mov	r3, r0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3708      	adds	r7, #8
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b084      	sub	sp, #16
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034d2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80034d4:	f7ff feb6 	bl	8003244 <HAL_GetTick>
 80034d8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d008      	beq.n	80034f8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2280      	movs	r2, #128	; 0x80
 80034ea:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e052      	b.n	800359e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f022 0216 	bic.w	r2, r2, #22
 8003506:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	695a      	ldr	r2, [r3, #20]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003516:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351c:	2b00      	cmp	r3, #0
 800351e:	d103      	bne.n	8003528 <HAL_DMA_Abort+0x62>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003524:	2b00      	cmp	r3, #0
 8003526:	d007      	beq.n	8003538 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f022 0208 	bic.w	r2, r2, #8
 8003536:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f022 0201 	bic.w	r2, r2, #1
 8003546:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003548:	e013      	b.n	8003572 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800354a:	f7ff fe7b 	bl	8003244 <HAL_GetTick>
 800354e:	4602      	mov	r2, r0
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	2b05      	cmp	r3, #5
 8003556:	d90c      	bls.n	8003572 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2220      	movs	r2, #32
 800355c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2203      	movs	r2, #3
 8003562:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2200      	movs	r2, #0
 800356a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e015      	b.n	800359e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0301 	and.w	r3, r3, #1
 800357c:	2b00      	cmp	r3, #0
 800357e:	d1e4      	bne.n	800354a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003584:	223f      	movs	r2, #63	; 0x3f
 8003586:	409a      	lsls	r2, r3
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80035a6:	b480      	push	{r7}
 80035a8:	b083      	sub	sp, #12
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d004      	beq.n	80035c4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2280      	movs	r2, #128	; 0x80
 80035be:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e00c      	b.n	80035de <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2205      	movs	r2, #5
 80035c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f022 0201 	bic.w	r2, r2, #1
 80035da:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
	...

080035ec <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d101      	bne.n	80035fe <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e06c      	b.n	80036d8 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003604:	2b00      	cmp	r3, #0
 8003606:	d106      	bne.n	8003616 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2223      	movs	r2, #35	; 0x23
 800360c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f7fe febb 	bl	800238c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003616:	2300      	movs	r3, #0
 8003618:	60bb      	str	r3, [r7, #8]
 800361a:	4b31      	ldr	r3, [pc, #196]	; (80036e0 <HAL_ETH_Init+0xf4>)
 800361c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800361e:	4a30      	ldr	r2, [pc, #192]	; (80036e0 <HAL_ETH_Init+0xf4>)
 8003620:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003624:	6453      	str	r3, [r2, #68]	; 0x44
 8003626:	4b2e      	ldr	r3, [pc, #184]	; (80036e0 <HAL_ETH_Init+0xf4>)
 8003628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800362a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800362e:	60bb      	str	r3, [r7, #8]
 8003630:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003632:	4b2c      	ldr	r3, [pc, #176]	; (80036e4 <HAL_ETH_Init+0xf8>)
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	4a2b      	ldr	r2, [pc, #172]	; (80036e4 <HAL_ETH_Init+0xf8>)
 8003638:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800363c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800363e:	4b29      	ldr	r3, [pc, #164]	; (80036e4 <HAL_ETH_Init+0xf8>)
 8003640:	685a      	ldr	r2, [r3, #4]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	4927      	ldr	r1, [pc, #156]	; (80036e4 <HAL_ETH_Init+0xf8>)
 8003648:	4313      	orrs	r3, r2
 800364a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800364c:	4b25      	ldr	r3, [pc, #148]	; (80036e4 <HAL_ETH_Init+0xf8>)
 800364e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	6812      	ldr	r2, [r2, #0]
 800365e:	f043 0301 	orr.w	r3, r3, #1
 8003662:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003666:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003668:	f7ff fdec 	bl	8003244 <HAL_GetTick>
 800366c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800366e:	e011      	b.n	8003694 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003670:	f7ff fde8 	bl	8003244 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800367e:	d909      	bls.n	8003694 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2204      	movs	r2, #4
 8003684:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	22e0      	movs	r2, #224	; 0xe0
 800368c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e021      	b.n	80036d8 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0301 	and.w	r3, r3, #1
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d1e4      	bne.n	8003670 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f000 f958 	bl	800395c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f000 f9ff 	bl	8003ab0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f000 fa55 	bl	8003b62 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	461a      	mov	r2, r3
 80036be:	2100      	movs	r1, #0
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f000 f9bd 	bl	8003a40 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2210      	movs	r2, #16
 80036d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80036d6:	2300      	movs	r3, #0
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3710      	adds	r7, #16
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	40023800 	.word	0x40023800
 80036e4:	40013800 	.word	0x40013800

080036e8 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	4b51      	ldr	r3, [pc, #324]	; (8003844 <ETH_SetMACConfig+0x15c>)
 80036fe:	4013      	ands	r3, r2
 8003700:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	7c1b      	ldrb	r3, [r3, #16]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d102      	bne.n	8003710 <ETH_SetMACConfig+0x28>
 800370a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800370e:	e000      	b.n	8003712 <ETH_SetMACConfig+0x2a>
 8003710:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	7c5b      	ldrb	r3, [r3, #17]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d102      	bne.n	8003720 <ETH_SetMACConfig+0x38>
 800371a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800371e:	e000      	b.n	8003722 <ETH_SetMACConfig+0x3a>
 8003720:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003722:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003728:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	7fdb      	ldrb	r3, [r3, #31]
 800372e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003730:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003736:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003738:	683a      	ldr	r2, [r7, #0]
 800373a:	7f92      	ldrb	r2, [r2, #30]
 800373c:	2a00      	cmp	r2, #0
 800373e:	d102      	bne.n	8003746 <ETH_SetMACConfig+0x5e>
 8003740:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003744:	e000      	b.n	8003748 <ETH_SetMACConfig+0x60>
 8003746:	2200      	movs	r2, #0
                        macconf->Speed |
 8003748:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	7f1b      	ldrb	r3, [r3, #28]
 800374e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003750:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003756:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	791b      	ldrb	r3, [r3, #4]
 800375c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800375e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003760:	683a      	ldr	r2, [r7, #0]
 8003762:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003766:	2a00      	cmp	r2, #0
 8003768:	d102      	bne.n	8003770 <ETH_SetMACConfig+0x88>
 800376a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800376e:	e000      	b.n	8003772 <ETH_SetMACConfig+0x8a>
 8003770:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003772:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	7bdb      	ldrb	r3, [r3, #15]
 8003778:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800377a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003780:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003788:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800378a:	4313      	orrs	r3, r2
 800378c:	68fa      	ldr	r2, [r7, #12]
 800378e:	4313      	orrs	r3, r2
 8003790:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	68fa      	ldr	r2, [r7, #12]
 8003798:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80037a2:	2001      	movs	r0, #1
 80037a4:	f7ff fd5a 	bl	800325c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	68fa      	ldr	r2, [r7, #12]
 80037ae:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80037b8:	68fa      	ldr	r2, [r7, #12]
 80037ba:	f64f 7341 	movw	r3, #65345	; 0xff41
 80037be:	4013      	ands	r3, r2
 80037c0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037c6:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80037ce:	2a00      	cmp	r2, #0
 80037d0:	d101      	bne.n	80037d6 <ETH_SetMACConfig+0xee>
 80037d2:	2280      	movs	r2, #128	; 0x80
 80037d4:	e000      	b.n	80037d8 <ETH_SetMACConfig+0xf0>
 80037d6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80037d8:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80037de:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80037e0:	683a      	ldr	r2, [r7, #0]
 80037e2:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 80037e6:	2a01      	cmp	r2, #1
 80037e8:	d101      	bne.n	80037ee <ETH_SetMACConfig+0x106>
 80037ea:	2208      	movs	r2, #8
 80037ec:	e000      	b.n	80037f0 <ETH_SetMACConfig+0x108>
 80037ee:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80037f0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80037f2:	683a      	ldr	r2, [r7, #0]
 80037f4:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 80037f8:	2a01      	cmp	r2, #1
 80037fa:	d101      	bne.n	8003800 <ETH_SetMACConfig+0x118>
 80037fc:	2204      	movs	r2, #4
 80037fe:	e000      	b.n	8003802 <ETH_SetMACConfig+0x11a>
 8003800:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003802:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003804:	683a      	ldr	r2, [r7, #0]
 8003806:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 800380a:	2a01      	cmp	r2, #1
 800380c:	d101      	bne.n	8003812 <ETH_SetMACConfig+0x12a>
 800380e:	2202      	movs	r2, #2
 8003810:	e000      	b.n	8003814 <ETH_SetMACConfig+0x12c>
 8003812:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003814:	4313      	orrs	r3, r2
 8003816:	68fa      	ldr	r2, [r7, #12]
 8003818:	4313      	orrs	r3, r2
 800381a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	68fa      	ldr	r2, [r7, #12]
 8003822:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	699b      	ldr	r3, [r3, #24]
 800382a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800382c:	2001      	movs	r0, #1
 800382e:	f7ff fd15 	bl	800325c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	68fa      	ldr	r2, [r7, #12]
 8003838:	619a      	str	r2, [r3, #24]
}
 800383a:	bf00      	nop
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	ff20810f 	.word	0xff20810f

08003848 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b084      	sub	sp, #16
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800385a:	699b      	ldr	r3, [r3, #24]
 800385c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800385e:	68fa      	ldr	r2, [r7, #12]
 8003860:	4b3d      	ldr	r3, [pc, #244]	; (8003958 <ETH_SetDMAConfig+0x110>)
 8003862:	4013      	ands	r3, r2
 8003864:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	7b1b      	ldrb	r3, [r3, #12]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d102      	bne.n	8003874 <ETH_SetDMAConfig+0x2c>
 800386e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003872:	e000      	b.n	8003876 <ETH_SetDMAConfig+0x2e>
 8003874:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	7b5b      	ldrb	r3, [r3, #13]
 800387a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800387c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800387e:	683a      	ldr	r2, [r7, #0]
 8003880:	7f52      	ldrb	r2, [r2, #29]
 8003882:	2a00      	cmp	r2, #0
 8003884:	d102      	bne.n	800388c <ETH_SetDMAConfig+0x44>
 8003886:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800388a:	e000      	b.n	800388e <ETH_SetDMAConfig+0x46>
 800388c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800388e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	7b9b      	ldrb	r3, [r3, #14]
 8003894:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003896:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800389c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	7f1b      	ldrb	r3, [r3, #28]
 80038a2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80038a4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	7f9b      	ldrb	r3, [r3, #30]
 80038aa:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80038ac:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80038b2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80038ba:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80038bc:	4313      	orrs	r3, r2
 80038be:	68fa      	ldr	r2, [r7, #12]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038cc:	461a      	mov	r2, r3
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038da:	699b      	ldr	r3, [r3, #24]
 80038dc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80038de:	2001      	movs	r0, #1
 80038e0:	f7ff fcbc 	bl	800325c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038ec:	461a      	mov	r2, r3
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	791b      	ldrb	r3, [r3, #4]
 80038f6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80038fc:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003902:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003908:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003910:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003912:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003918:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800391a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003920:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	6812      	ldr	r2, [r2, #0]
 8003926:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800392a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800392e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800393c:	2001      	movs	r0, #1
 800393e:	f7ff fc8d 	bl	800325c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800394a:	461a      	mov	r2, r3
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6013      	str	r3, [r2, #0]
}
 8003950:	bf00      	nop
 8003952:	3710      	adds	r7, #16
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}
 8003958:	f8de3f23 	.word	0xf8de3f23

0800395c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b0a6      	sub	sp, #152	; 0x98
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003964:	2301      	movs	r3, #1
 8003966:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 800396a:	2301      	movs	r3, #1
 800396c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003970:	2300      	movs	r3, #0
 8003972:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003974:	2300      	movs	r3, #0
 8003976:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800397a:	2301      	movs	r3, #1
 800397c:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003980:	2300      	movs	r3, #0
 8003982:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8003986:	2301      	movs	r3, #1
 8003988:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800398c:	2300      	movs	r3, #0
 800398e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003992:	2300      	movs	r3, #0
 8003994:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003998:	2300      	movs	r3, #0
 800399a:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800399c:	2300      	movs	r3, #0
 800399e:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80039a2:	2300      	movs	r3, #0
 80039a4:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80039a6:	2300      	movs	r3, #0
 80039a8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80039ac:	2300      	movs	r3, #0
 80039ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80039b2:	2300      	movs	r3, #0
 80039b4:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80039b8:	2300      	movs	r3, #0
 80039ba:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80039be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80039c2:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80039c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80039c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80039ca:	2300      	movs	r3, #0
 80039cc:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80039d0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80039d4:	4619      	mov	r1, r3
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f7ff fe86 	bl	80036e8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80039dc:	2301      	movs	r3, #1
 80039de:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80039e0:	2301      	movs	r3, #1
 80039e2:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80039e4:	2301      	movs	r3, #1
 80039e6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80039ea:	2301      	movs	r3, #1
 80039ec:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80039ee:	2300      	movs	r3, #0
 80039f0:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80039f2:	2300      	movs	r3, #0
 80039f4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80039f8:	2300      	movs	r3, #0
 80039fa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80039fe:	2300      	movs	r3, #0
 8003a00:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003a02:	2301      	movs	r3, #1
 8003a04:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003a0c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a10:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003a12:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003a16:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003a18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a1c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003a24:	2300      	movs	r3, #0
 8003a26:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003a2c:	f107 0308 	add.w	r3, r7, #8
 8003a30:	4619      	mov	r1, r3
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f7ff ff08 	bl	8003848 <ETH_SetDMAConfig>
}
 8003a38:	bf00      	nop
 8003a3a:	3798      	adds	r7, #152	; 0x98
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}

08003a40 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b087      	sub	sp, #28
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	60f8      	str	r0, [r7, #12]
 8003a48:	60b9      	str	r1, [r7, #8]
 8003a4a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	3305      	adds	r3, #5
 8003a50:	781b      	ldrb	r3, [r3, #0]
 8003a52:	021b      	lsls	r3, r3, #8
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	3204      	adds	r2, #4
 8003a58:	7812      	ldrb	r2, [r2, #0]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003a5e:	68ba      	ldr	r2, [r7, #8]
 8003a60:	4b11      	ldr	r3, [pc, #68]	; (8003aa8 <ETH_MACAddressConfig+0x68>)
 8003a62:	4413      	add	r3, r2
 8003a64:	461a      	mov	r2, r3
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	3303      	adds	r3, #3
 8003a6e:	781b      	ldrb	r3, [r3, #0]
 8003a70:	061a      	lsls	r2, r3, #24
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	3302      	adds	r3, #2
 8003a76:	781b      	ldrb	r3, [r3, #0]
 8003a78:	041b      	lsls	r3, r3, #16
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	3301      	adds	r3, #1
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	021b      	lsls	r3, r3, #8
 8003a84:	4313      	orrs	r3, r2
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	7812      	ldrb	r2, [r2, #0]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	4b06      	ldr	r3, [pc, #24]	; (8003aac <ETH_MACAddressConfig+0x6c>)
 8003a92:	4413      	add	r3, r2
 8003a94:	461a      	mov	r2, r3
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	6013      	str	r3, [r2, #0]
}
 8003a9a:	bf00      	nop
 8003a9c:	371c      	adds	r7, #28
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	40028040 	.word	0x40028040
 8003aac:	40028044 	.word	0x40028044

08003ab0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b085      	sub	sp, #20
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003ab8:	2300      	movs	r3, #0
 8003aba:	60fb      	str	r3, [r7, #12]
 8003abc:	e03e      	b.n	8003b3c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	68d9      	ldr	r1, [r3, #12]
 8003ac2:	68fa      	ldr	r2, [r7, #12]
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	4413      	add	r3, r2
 8003aca:	00db      	lsls	r3, r3, #3
 8003acc:	440b      	add	r3, r1
 8003ace:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003ae8:	68b9      	ldr	r1, [r7, #8]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	68fa      	ldr	r2, [r7, #12]
 8003aee:	3206      	adds	r2, #6
 8003af0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d80c      	bhi.n	8003b20 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	68d9      	ldr	r1, [r3, #12]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	1c5a      	adds	r2, r3, #1
 8003b0e:	4613      	mov	r3, r2
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	4413      	add	r3, r2
 8003b14:	00db      	lsls	r3, r3, #3
 8003b16:	440b      	add	r3, r1
 8003b18:	461a      	mov	r2, r3
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	60da      	str	r2, [r3, #12]
 8003b1e:	e004      	b.n	8003b2a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	461a      	mov	r2, r3
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	3301      	adds	r3, #1
 8003b3a:	60fb      	str	r3, [r7, #12]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2b03      	cmp	r3, #3
 8003b40:	d9bd      	bls.n	8003abe <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	68da      	ldr	r2, [r3, #12]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b54:	611a      	str	r2, [r3, #16]
}
 8003b56:	bf00      	nop
 8003b58:	3714      	adds	r7, #20
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr

08003b62 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003b62:	b480      	push	{r7}
 8003b64:	b085      	sub	sp, #20
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	60fb      	str	r3, [r7, #12]
 8003b6e:	e046      	b.n	8003bfe <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6919      	ldr	r1, [r3, #16]
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	4613      	mov	r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	4413      	add	r3, r2
 8003b7c:	00db      	lsls	r3, r3, #3
 8003b7e:	440b      	add	r3, r1
 8003b80:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	2200      	movs	r2, #0
 8003b86:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	2200      	movs	r2, #0
 8003b92:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	2200      	movs	r2, #0
 8003b98:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003bac:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8003bb4:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003bc2:	68b9      	ldr	r1, [r7, #8]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	68fa      	ldr	r2, [r7, #12]
 8003bc8:	3212      	adds	r2, #18
 8003bca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2b02      	cmp	r3, #2
 8003bd2:	d80c      	bhi.n	8003bee <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6919      	ldr	r1, [r3, #16]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	1c5a      	adds	r2, r3, #1
 8003bdc:	4613      	mov	r3, r2
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	4413      	add	r3, r2
 8003be2:	00db      	lsls	r3, r3, #3
 8003be4:	440b      	add	r3, r1
 8003be6:	461a      	mov	r2, r3
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	60da      	str	r2, [r3, #12]
 8003bec:	e004      	b.n	8003bf8 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	691b      	ldr	r3, [r3, #16]
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	3301      	adds	r3, #1
 8003bfc:	60fb      	str	r3, [r7, #12]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2b03      	cmp	r3, #3
 8003c02:	d9b5      	bls.n	8003b70 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	691a      	ldr	r2, [r3, #16]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c2e:	60da      	str	r2, [r3, #12]
}
 8003c30:	bf00      	nop
 8003c32:	3714      	adds	r7, #20
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr

08003c3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b089      	sub	sp, #36	; 0x24
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003c46:	2300      	movs	r3, #0
 8003c48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c52:	2300      	movs	r3, #0
 8003c54:	61fb      	str	r3, [r7, #28]
 8003c56:	e177      	b.n	8003f48 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c58:	2201      	movs	r2, #1
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	697a      	ldr	r2, [r7, #20]
 8003c68:	4013      	ands	r3, r2
 8003c6a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	f040 8166 	bne.w	8003f42 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	f003 0303 	and.w	r3, r3, #3
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d005      	beq.n	8003c8e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d130      	bne.n	8003cf0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	005b      	lsls	r3, r3, #1
 8003c98:	2203      	movs	r2, #3
 8003c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9e:	43db      	mvns	r3, r3
 8003ca0:	69ba      	ldr	r2, [r7, #24]
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	68da      	ldr	r2, [r3, #12]
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	005b      	lsls	r3, r3, #1
 8003cae:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb2:	69ba      	ldr	r2, [r7, #24]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	69ba      	ldr	r2, [r7, #24]
 8003cbc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ccc:	43db      	mvns	r3, r3
 8003cce:	69ba      	ldr	r2, [r7, #24]
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	091b      	lsrs	r3, r3, #4
 8003cda:	f003 0201 	and.w	r2, r3, #1
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	69ba      	ldr	r2, [r7, #24]
 8003cee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f003 0303 	and.w	r3, r3, #3
 8003cf8:	2b03      	cmp	r3, #3
 8003cfa:	d017      	beq.n	8003d2c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d02:	69fb      	ldr	r3, [r7, #28]
 8003d04:	005b      	lsls	r3, r3, #1
 8003d06:	2203      	movs	r2, #3
 8003d08:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0c:	43db      	mvns	r3, r3
 8003d0e:	69ba      	ldr	r2, [r7, #24]
 8003d10:	4013      	ands	r3, r2
 8003d12:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	689a      	ldr	r2, [r3, #8]
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	005b      	lsls	r3, r3, #1
 8003d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d20:	69ba      	ldr	r2, [r7, #24]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	69ba      	ldr	r2, [r7, #24]
 8003d2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f003 0303 	and.w	r3, r3, #3
 8003d34:	2b02      	cmp	r3, #2
 8003d36:	d123      	bne.n	8003d80 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	08da      	lsrs	r2, r3, #3
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	3208      	adds	r2, #8
 8003d40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	f003 0307 	and.w	r3, r3, #7
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	220f      	movs	r2, #15
 8003d50:	fa02 f303 	lsl.w	r3, r2, r3
 8003d54:	43db      	mvns	r3, r3
 8003d56:	69ba      	ldr	r2, [r7, #24]
 8003d58:	4013      	ands	r3, r2
 8003d5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	691a      	ldr	r2, [r3, #16]
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	f003 0307 	and.w	r3, r3, #7
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6c:	69ba      	ldr	r2, [r7, #24]
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	08da      	lsrs	r2, r3, #3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	3208      	adds	r2, #8
 8003d7a:	69b9      	ldr	r1, [r7, #24]
 8003d7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d86:	69fb      	ldr	r3, [r7, #28]
 8003d88:	005b      	lsls	r3, r3, #1
 8003d8a:	2203      	movs	r2, #3
 8003d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d90:	43db      	mvns	r3, r3
 8003d92:	69ba      	ldr	r2, [r7, #24]
 8003d94:	4013      	ands	r3, r2
 8003d96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f003 0203 	and.w	r2, r3, #3
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	005b      	lsls	r3, r3, #1
 8003da4:	fa02 f303 	lsl.w	r3, r2, r3
 8003da8:	69ba      	ldr	r2, [r7, #24]
 8003daa:	4313      	orrs	r3, r2
 8003dac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	f000 80c0 	beq.w	8003f42 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	60fb      	str	r3, [r7, #12]
 8003dc6:	4b66      	ldr	r3, [pc, #408]	; (8003f60 <HAL_GPIO_Init+0x324>)
 8003dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dca:	4a65      	ldr	r2, [pc, #404]	; (8003f60 <HAL_GPIO_Init+0x324>)
 8003dcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003dd0:	6453      	str	r3, [r2, #68]	; 0x44
 8003dd2:	4b63      	ldr	r3, [pc, #396]	; (8003f60 <HAL_GPIO_Init+0x324>)
 8003dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003dda:	60fb      	str	r3, [r7, #12]
 8003ddc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003dde:	4a61      	ldr	r2, [pc, #388]	; (8003f64 <HAL_GPIO_Init+0x328>)
 8003de0:	69fb      	ldr	r3, [r7, #28]
 8003de2:	089b      	lsrs	r3, r3, #2
 8003de4:	3302      	adds	r3, #2
 8003de6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	f003 0303 	and.w	r3, r3, #3
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	220f      	movs	r2, #15
 8003df6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfa:	43db      	mvns	r3, r3
 8003dfc:	69ba      	ldr	r2, [r7, #24]
 8003dfe:	4013      	ands	r3, r2
 8003e00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a58      	ldr	r2, [pc, #352]	; (8003f68 <HAL_GPIO_Init+0x32c>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d037      	beq.n	8003e7a <HAL_GPIO_Init+0x23e>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a57      	ldr	r2, [pc, #348]	; (8003f6c <HAL_GPIO_Init+0x330>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d031      	beq.n	8003e76 <HAL_GPIO_Init+0x23a>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a56      	ldr	r2, [pc, #344]	; (8003f70 <HAL_GPIO_Init+0x334>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d02b      	beq.n	8003e72 <HAL_GPIO_Init+0x236>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a55      	ldr	r2, [pc, #340]	; (8003f74 <HAL_GPIO_Init+0x338>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d025      	beq.n	8003e6e <HAL_GPIO_Init+0x232>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a54      	ldr	r2, [pc, #336]	; (8003f78 <HAL_GPIO_Init+0x33c>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d01f      	beq.n	8003e6a <HAL_GPIO_Init+0x22e>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4a53      	ldr	r2, [pc, #332]	; (8003f7c <HAL_GPIO_Init+0x340>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d019      	beq.n	8003e66 <HAL_GPIO_Init+0x22a>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4a52      	ldr	r2, [pc, #328]	; (8003f80 <HAL_GPIO_Init+0x344>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d013      	beq.n	8003e62 <HAL_GPIO_Init+0x226>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4a51      	ldr	r2, [pc, #324]	; (8003f84 <HAL_GPIO_Init+0x348>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d00d      	beq.n	8003e5e <HAL_GPIO_Init+0x222>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	4a50      	ldr	r2, [pc, #320]	; (8003f88 <HAL_GPIO_Init+0x34c>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d007      	beq.n	8003e5a <HAL_GPIO_Init+0x21e>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a4f      	ldr	r2, [pc, #316]	; (8003f8c <HAL_GPIO_Init+0x350>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d101      	bne.n	8003e56 <HAL_GPIO_Init+0x21a>
 8003e52:	2309      	movs	r3, #9
 8003e54:	e012      	b.n	8003e7c <HAL_GPIO_Init+0x240>
 8003e56:	230a      	movs	r3, #10
 8003e58:	e010      	b.n	8003e7c <HAL_GPIO_Init+0x240>
 8003e5a:	2308      	movs	r3, #8
 8003e5c:	e00e      	b.n	8003e7c <HAL_GPIO_Init+0x240>
 8003e5e:	2307      	movs	r3, #7
 8003e60:	e00c      	b.n	8003e7c <HAL_GPIO_Init+0x240>
 8003e62:	2306      	movs	r3, #6
 8003e64:	e00a      	b.n	8003e7c <HAL_GPIO_Init+0x240>
 8003e66:	2305      	movs	r3, #5
 8003e68:	e008      	b.n	8003e7c <HAL_GPIO_Init+0x240>
 8003e6a:	2304      	movs	r3, #4
 8003e6c:	e006      	b.n	8003e7c <HAL_GPIO_Init+0x240>
 8003e6e:	2303      	movs	r3, #3
 8003e70:	e004      	b.n	8003e7c <HAL_GPIO_Init+0x240>
 8003e72:	2302      	movs	r3, #2
 8003e74:	e002      	b.n	8003e7c <HAL_GPIO_Init+0x240>
 8003e76:	2301      	movs	r3, #1
 8003e78:	e000      	b.n	8003e7c <HAL_GPIO_Init+0x240>
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	69fa      	ldr	r2, [r7, #28]
 8003e7e:	f002 0203 	and.w	r2, r2, #3
 8003e82:	0092      	lsls	r2, r2, #2
 8003e84:	4093      	lsls	r3, r2
 8003e86:	69ba      	ldr	r2, [r7, #24]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e8c:	4935      	ldr	r1, [pc, #212]	; (8003f64 <HAL_GPIO_Init+0x328>)
 8003e8e:	69fb      	ldr	r3, [r7, #28]
 8003e90:	089b      	lsrs	r3, r3, #2
 8003e92:	3302      	adds	r3, #2
 8003e94:	69ba      	ldr	r2, [r7, #24]
 8003e96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e9a:	4b3d      	ldr	r3, [pc, #244]	; (8003f90 <HAL_GPIO_Init+0x354>)
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	43db      	mvns	r3, r3
 8003ea4:	69ba      	ldr	r2, [r7, #24]
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d003      	beq.n	8003ebe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003eb6:	69ba      	ldr	r2, [r7, #24]
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ebe:	4a34      	ldr	r2, [pc, #208]	; (8003f90 <HAL_GPIO_Init+0x354>)
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ec4:	4b32      	ldr	r3, [pc, #200]	; (8003f90 <HAL_GPIO_Init+0x354>)
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	43db      	mvns	r3, r3
 8003ece:	69ba      	ldr	r2, [r7, #24]
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d003      	beq.n	8003ee8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003ee0:	69ba      	ldr	r2, [r7, #24]
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ee8:	4a29      	ldr	r2, [pc, #164]	; (8003f90 <HAL_GPIO_Init+0x354>)
 8003eea:	69bb      	ldr	r3, [r7, #24]
 8003eec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003eee:	4b28      	ldr	r3, [pc, #160]	; (8003f90 <HAL_GPIO_Init+0x354>)
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	43db      	mvns	r3, r3
 8003ef8:	69ba      	ldr	r2, [r7, #24]
 8003efa:	4013      	ands	r3, r2
 8003efc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d003      	beq.n	8003f12 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003f0a:	69ba      	ldr	r2, [r7, #24]
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f12:	4a1f      	ldr	r2, [pc, #124]	; (8003f90 <HAL_GPIO_Init+0x354>)
 8003f14:	69bb      	ldr	r3, [r7, #24]
 8003f16:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f18:	4b1d      	ldr	r3, [pc, #116]	; (8003f90 <HAL_GPIO_Init+0x354>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	43db      	mvns	r3, r3
 8003f22:	69ba      	ldr	r2, [r7, #24]
 8003f24:	4013      	ands	r3, r2
 8003f26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d003      	beq.n	8003f3c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003f34:	69ba      	ldr	r2, [r7, #24]
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f3c:	4a14      	ldr	r2, [pc, #80]	; (8003f90 <HAL_GPIO_Init+0x354>)
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	3301      	adds	r3, #1
 8003f46:	61fb      	str	r3, [r7, #28]
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	2b0f      	cmp	r3, #15
 8003f4c:	f67f ae84 	bls.w	8003c58 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f50:	bf00      	nop
 8003f52:	bf00      	nop
 8003f54:	3724      	adds	r7, #36	; 0x24
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	40023800 	.word	0x40023800
 8003f64:	40013800 	.word	0x40013800
 8003f68:	40020000 	.word	0x40020000
 8003f6c:	40020400 	.word	0x40020400
 8003f70:	40020800 	.word	0x40020800
 8003f74:	40020c00 	.word	0x40020c00
 8003f78:	40021000 	.word	0x40021000
 8003f7c:	40021400 	.word	0x40021400
 8003f80:	40021800 	.word	0x40021800
 8003f84:	40021c00 	.word	0x40021c00
 8003f88:	40022000 	.word	0x40022000
 8003f8c:	40022400 	.word	0x40022400
 8003f90:	40013c00 	.word	0x40013c00

08003f94 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b085      	sub	sp, #20
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	691a      	ldr	r2, [r3, #16]
 8003fa4:	887b      	ldrh	r3, [r7, #2]
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d002      	beq.n	8003fb2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003fac:	2301      	movs	r3, #1
 8003fae:	73fb      	strb	r3, [r7, #15]
 8003fb0:	e001      	b.n	8003fb6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3714      	adds	r7, #20
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr

08003fc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	460b      	mov	r3, r1
 8003fce:	807b      	strh	r3, [r7, #2]
 8003fd0:	4613      	mov	r3, r2
 8003fd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003fd4:	787b      	ldrb	r3, [r7, #1]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d003      	beq.n	8003fe2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fda:	887a      	ldrh	r2, [r7, #2]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003fe0:	e003      	b.n	8003fea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003fe2:	887b      	ldrh	r3, [r7, #2]
 8003fe4:	041a      	lsls	r2, r3, #16
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	619a      	str	r2, [r3, #24]
}
 8003fea:	bf00      	nop
 8003fec:	370c      	adds	r7, #12
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
	...

08003ff8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b084      	sub	sp, #16
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d101      	bne.n	800400a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e12b      	b.n	8004262 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004010:	b2db      	uxtb	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	d106      	bne.n	8004024 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f7fe fa7a 	bl	8002518 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2224      	movs	r2, #36	; 0x24
 8004028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f022 0201 	bic.w	r2, r2, #1
 800403a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800404a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800405a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800405c:	f001 fa20 	bl	80054a0 <HAL_RCC_GetPCLK1Freq>
 8004060:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	4a81      	ldr	r2, [pc, #516]	; (800426c <HAL_I2C_Init+0x274>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d807      	bhi.n	800407c <HAL_I2C_Init+0x84>
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	4a80      	ldr	r2, [pc, #512]	; (8004270 <HAL_I2C_Init+0x278>)
 8004070:	4293      	cmp	r3, r2
 8004072:	bf94      	ite	ls
 8004074:	2301      	movls	r3, #1
 8004076:	2300      	movhi	r3, #0
 8004078:	b2db      	uxtb	r3, r3
 800407a:	e006      	b.n	800408a <HAL_I2C_Init+0x92>
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	4a7d      	ldr	r2, [pc, #500]	; (8004274 <HAL_I2C_Init+0x27c>)
 8004080:	4293      	cmp	r3, r2
 8004082:	bf94      	ite	ls
 8004084:	2301      	movls	r3, #1
 8004086:	2300      	movhi	r3, #0
 8004088:	b2db      	uxtb	r3, r3
 800408a:	2b00      	cmp	r3, #0
 800408c:	d001      	beq.n	8004092 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e0e7      	b.n	8004262 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	4a78      	ldr	r2, [pc, #480]	; (8004278 <HAL_I2C_Init+0x280>)
 8004096:	fba2 2303 	umull	r2, r3, r2, r3
 800409a:	0c9b      	lsrs	r3, r3, #18
 800409c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	68ba      	ldr	r2, [r7, #8]
 80040ae:	430a      	orrs	r2, r1
 80040b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	6a1b      	ldr	r3, [r3, #32]
 80040b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	4a6a      	ldr	r2, [pc, #424]	; (800426c <HAL_I2C_Init+0x274>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d802      	bhi.n	80040cc <HAL_I2C_Init+0xd4>
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	3301      	adds	r3, #1
 80040ca:	e009      	b.n	80040e0 <HAL_I2C_Init+0xe8>
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80040d2:	fb02 f303 	mul.w	r3, r2, r3
 80040d6:	4a69      	ldr	r2, [pc, #420]	; (800427c <HAL_I2C_Init+0x284>)
 80040d8:	fba2 2303 	umull	r2, r3, r2, r3
 80040dc:	099b      	lsrs	r3, r3, #6
 80040de:	3301      	adds	r3, #1
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	6812      	ldr	r2, [r2, #0]
 80040e4:	430b      	orrs	r3, r1
 80040e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	69db      	ldr	r3, [r3, #28]
 80040ee:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80040f2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	495c      	ldr	r1, [pc, #368]	; (800426c <HAL_I2C_Init+0x274>)
 80040fc:	428b      	cmp	r3, r1
 80040fe:	d819      	bhi.n	8004134 <HAL_I2C_Init+0x13c>
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	1e59      	subs	r1, r3, #1
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	005b      	lsls	r3, r3, #1
 800410a:	fbb1 f3f3 	udiv	r3, r1, r3
 800410e:	1c59      	adds	r1, r3, #1
 8004110:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004114:	400b      	ands	r3, r1
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00a      	beq.n	8004130 <HAL_I2C_Init+0x138>
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	1e59      	subs	r1, r3, #1
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	005b      	lsls	r3, r3, #1
 8004124:	fbb1 f3f3 	udiv	r3, r1, r3
 8004128:	3301      	adds	r3, #1
 800412a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800412e:	e051      	b.n	80041d4 <HAL_I2C_Init+0x1dc>
 8004130:	2304      	movs	r3, #4
 8004132:	e04f      	b.n	80041d4 <HAL_I2C_Init+0x1dc>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d111      	bne.n	8004160 <HAL_I2C_Init+0x168>
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	1e58      	subs	r0, r3, #1
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6859      	ldr	r1, [r3, #4]
 8004144:	460b      	mov	r3, r1
 8004146:	005b      	lsls	r3, r3, #1
 8004148:	440b      	add	r3, r1
 800414a:	fbb0 f3f3 	udiv	r3, r0, r3
 800414e:	3301      	adds	r3, #1
 8004150:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004154:	2b00      	cmp	r3, #0
 8004156:	bf0c      	ite	eq
 8004158:	2301      	moveq	r3, #1
 800415a:	2300      	movne	r3, #0
 800415c:	b2db      	uxtb	r3, r3
 800415e:	e012      	b.n	8004186 <HAL_I2C_Init+0x18e>
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	1e58      	subs	r0, r3, #1
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6859      	ldr	r1, [r3, #4]
 8004168:	460b      	mov	r3, r1
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	440b      	add	r3, r1
 800416e:	0099      	lsls	r1, r3, #2
 8004170:	440b      	add	r3, r1
 8004172:	fbb0 f3f3 	udiv	r3, r0, r3
 8004176:	3301      	adds	r3, #1
 8004178:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800417c:	2b00      	cmp	r3, #0
 800417e:	bf0c      	ite	eq
 8004180:	2301      	moveq	r3, #1
 8004182:	2300      	movne	r3, #0
 8004184:	b2db      	uxtb	r3, r3
 8004186:	2b00      	cmp	r3, #0
 8004188:	d001      	beq.n	800418e <HAL_I2C_Init+0x196>
 800418a:	2301      	movs	r3, #1
 800418c:	e022      	b.n	80041d4 <HAL_I2C_Init+0x1dc>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d10e      	bne.n	80041b4 <HAL_I2C_Init+0x1bc>
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	1e58      	subs	r0, r3, #1
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6859      	ldr	r1, [r3, #4]
 800419e:	460b      	mov	r3, r1
 80041a0:	005b      	lsls	r3, r3, #1
 80041a2:	440b      	add	r3, r1
 80041a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80041a8:	3301      	adds	r3, #1
 80041aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041b2:	e00f      	b.n	80041d4 <HAL_I2C_Init+0x1dc>
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	1e58      	subs	r0, r3, #1
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6859      	ldr	r1, [r3, #4]
 80041bc:	460b      	mov	r3, r1
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	440b      	add	r3, r1
 80041c2:	0099      	lsls	r1, r3, #2
 80041c4:	440b      	add	r3, r1
 80041c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80041ca:	3301      	adds	r3, #1
 80041cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80041d4:	6879      	ldr	r1, [r7, #4]
 80041d6:	6809      	ldr	r1, [r1, #0]
 80041d8:	4313      	orrs	r3, r2
 80041da:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	69da      	ldr	r2, [r3, #28]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a1b      	ldr	r3, [r3, #32]
 80041ee:	431a      	orrs	r2, r3
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	430a      	orrs	r2, r1
 80041f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004202:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004206:	687a      	ldr	r2, [r7, #4]
 8004208:	6911      	ldr	r1, [r2, #16]
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	68d2      	ldr	r2, [r2, #12]
 800420e:	4311      	orrs	r1, r2
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	6812      	ldr	r2, [r2, #0]
 8004214:	430b      	orrs	r3, r1
 8004216:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	695a      	ldr	r2, [r3, #20]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	431a      	orrs	r2, r3
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	430a      	orrs	r2, r1
 8004232:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f042 0201 	orr.w	r2, r2, #1
 8004242:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2220      	movs	r2, #32
 800424e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004260:	2300      	movs	r3, #0
}
 8004262:	4618      	mov	r0, r3
 8004264:	3710      	adds	r7, #16
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	000186a0 	.word	0x000186a0
 8004270:	001e847f 	.word	0x001e847f
 8004274:	003d08ff 	.word	0x003d08ff
 8004278:	431bde83 	.word	0x431bde83
 800427c:	10624dd3 	.word	0x10624dd3

08004280 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b088      	sub	sp, #32
 8004284:	af02      	add	r7, sp, #8
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	607a      	str	r2, [r7, #4]
 800428a:	461a      	mov	r2, r3
 800428c:	460b      	mov	r3, r1
 800428e:	817b      	strh	r3, [r7, #10]
 8004290:	4613      	mov	r3, r2
 8004292:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004294:	f7fe ffd6 	bl	8003244 <HAL_GetTick>
 8004298:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	2b20      	cmp	r3, #32
 80042a4:	f040 80e0 	bne.w	8004468 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	9300      	str	r3, [sp, #0]
 80042ac:	2319      	movs	r3, #25
 80042ae:	2201      	movs	r2, #1
 80042b0:	4970      	ldr	r1, [pc, #448]	; (8004474 <HAL_I2C_Master_Transmit+0x1f4>)
 80042b2:	68f8      	ldr	r0, [r7, #12]
 80042b4:	f000 f964 	bl	8004580 <I2C_WaitOnFlagUntilTimeout>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d001      	beq.n	80042c2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80042be:	2302      	movs	r3, #2
 80042c0:	e0d3      	b.n	800446a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d101      	bne.n	80042d0 <HAL_I2C_Master_Transmit+0x50>
 80042cc:	2302      	movs	r3, #2
 80042ce:	e0cc      	b.n	800446a <HAL_I2C_Master_Transmit+0x1ea>
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d007      	beq.n	80042f6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f042 0201 	orr.w	r2, r2, #1
 80042f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004304:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2221      	movs	r2, #33	; 0x21
 800430a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2210      	movs	r2, #16
 8004312:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	893a      	ldrh	r2, [r7, #8]
 8004326:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800432c:	b29a      	uxth	r2, r3
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	4a50      	ldr	r2, [pc, #320]	; (8004478 <HAL_I2C_Master_Transmit+0x1f8>)
 8004336:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004338:	8979      	ldrh	r1, [r7, #10]
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	6a3a      	ldr	r2, [r7, #32]
 800433e:	68f8      	ldr	r0, [r7, #12]
 8004340:	f000 f89c 	bl	800447c <I2C_MasterRequestWrite>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d001      	beq.n	800434e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e08d      	b.n	800446a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800434e:	2300      	movs	r3, #0
 8004350:	613b      	str	r3, [r7, #16]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	695b      	ldr	r3, [r3, #20]
 8004358:	613b      	str	r3, [r7, #16]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	699b      	ldr	r3, [r3, #24]
 8004360:	613b      	str	r3, [r7, #16]
 8004362:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004364:	e066      	b.n	8004434 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	6a39      	ldr	r1, [r7, #32]
 800436a:	68f8      	ldr	r0, [r7, #12]
 800436c:	f000 f9de 	bl	800472c <I2C_WaitOnTXEFlagUntilTimeout>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d00d      	beq.n	8004392 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437a:	2b04      	cmp	r3, #4
 800437c:	d107      	bne.n	800438e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800438c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e06b      	b.n	800446a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004396:	781a      	ldrb	r2, [r3, #0]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043a2:	1c5a      	adds	r2, r3, #1
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	3b01      	subs	r3, #1
 80043b0:	b29a      	uxth	r2, r3
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043ba:	3b01      	subs	r3, #1
 80043bc:	b29a      	uxth	r2, r3
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	695b      	ldr	r3, [r3, #20]
 80043c8:	f003 0304 	and.w	r3, r3, #4
 80043cc:	2b04      	cmp	r3, #4
 80043ce:	d11b      	bne.n	8004408 <HAL_I2C_Master_Transmit+0x188>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d017      	beq.n	8004408 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043dc:	781a      	ldrb	r2, [r3, #0]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e8:	1c5a      	adds	r2, r3, #1
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	3b01      	subs	r3, #1
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004400:	3b01      	subs	r3, #1
 8004402:	b29a      	uxth	r2, r3
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004408:	697a      	ldr	r2, [r7, #20]
 800440a:	6a39      	ldr	r1, [r7, #32]
 800440c:	68f8      	ldr	r0, [r7, #12]
 800440e:	f000 f9ce 	bl	80047ae <I2C_WaitOnBTFFlagUntilTimeout>
 8004412:	4603      	mov	r3, r0
 8004414:	2b00      	cmp	r3, #0
 8004416:	d00d      	beq.n	8004434 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441c:	2b04      	cmp	r3, #4
 800441e:	d107      	bne.n	8004430 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800442e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e01a      	b.n	800446a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004438:	2b00      	cmp	r3, #0
 800443a:	d194      	bne.n	8004366 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800444a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2220      	movs	r2, #32
 8004450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004464:	2300      	movs	r3, #0
 8004466:	e000      	b.n	800446a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004468:	2302      	movs	r3, #2
  }
}
 800446a:	4618      	mov	r0, r3
 800446c:	3718      	adds	r7, #24
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	00100002 	.word	0x00100002
 8004478:	ffff0000 	.word	0xffff0000

0800447c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b088      	sub	sp, #32
 8004480:	af02      	add	r7, sp, #8
 8004482:	60f8      	str	r0, [r7, #12]
 8004484:	607a      	str	r2, [r7, #4]
 8004486:	603b      	str	r3, [r7, #0]
 8004488:	460b      	mov	r3, r1
 800448a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004490:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	2b08      	cmp	r3, #8
 8004496:	d006      	beq.n	80044a6 <I2C_MasterRequestWrite+0x2a>
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	2b01      	cmp	r3, #1
 800449c:	d003      	beq.n	80044a6 <I2C_MasterRequestWrite+0x2a>
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80044a4:	d108      	bne.n	80044b8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044b4:	601a      	str	r2, [r3, #0]
 80044b6:	e00b      	b.n	80044d0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044bc:	2b12      	cmp	r3, #18
 80044be:	d107      	bne.n	80044d0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044ce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	9300      	str	r3, [sp, #0]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80044dc:	68f8      	ldr	r0, [r7, #12]
 80044de:	f000 f84f 	bl	8004580 <I2C_WaitOnFlagUntilTimeout>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d00d      	beq.n	8004504 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044f6:	d103      	bne.n	8004500 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004500:	2303      	movs	r3, #3
 8004502:	e035      	b.n	8004570 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	691b      	ldr	r3, [r3, #16]
 8004508:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800450c:	d108      	bne.n	8004520 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800450e:	897b      	ldrh	r3, [r7, #10]
 8004510:	b2db      	uxtb	r3, r3
 8004512:	461a      	mov	r2, r3
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800451c:	611a      	str	r2, [r3, #16]
 800451e:	e01b      	b.n	8004558 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004520:	897b      	ldrh	r3, [r7, #10]
 8004522:	11db      	asrs	r3, r3, #7
 8004524:	b2db      	uxtb	r3, r3
 8004526:	f003 0306 	and.w	r3, r3, #6
 800452a:	b2db      	uxtb	r3, r3
 800452c:	f063 030f 	orn	r3, r3, #15
 8004530:	b2da      	uxtb	r2, r3
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	490e      	ldr	r1, [pc, #56]	; (8004578 <I2C_MasterRequestWrite+0xfc>)
 800453e:	68f8      	ldr	r0, [r7, #12]
 8004540:	f000 f875 	bl	800462e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d001      	beq.n	800454e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e010      	b.n	8004570 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800454e:	897b      	ldrh	r3, [r7, #10]
 8004550:	b2da      	uxtb	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	4907      	ldr	r1, [pc, #28]	; (800457c <I2C_MasterRequestWrite+0x100>)
 800455e:	68f8      	ldr	r0, [r7, #12]
 8004560:	f000 f865 	bl	800462e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d001      	beq.n	800456e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e000      	b.n	8004570 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800456e:	2300      	movs	r3, #0
}
 8004570:	4618      	mov	r0, r3
 8004572:	3718      	adds	r7, #24
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}
 8004578:	00010008 	.word	0x00010008
 800457c:	00010002 	.word	0x00010002

08004580 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	603b      	str	r3, [r7, #0]
 800458c:	4613      	mov	r3, r2
 800458e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004590:	e025      	b.n	80045de <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004598:	d021      	beq.n	80045de <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800459a:	f7fe fe53 	bl	8003244 <HAL_GetTick>
 800459e:	4602      	mov	r2, r0
 80045a0:	69bb      	ldr	r3, [r7, #24]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	683a      	ldr	r2, [r7, #0]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d302      	bcc.n	80045b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d116      	bne.n	80045de <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2220      	movs	r2, #32
 80045ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ca:	f043 0220 	orr.w	r2, r3, #32
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2200      	movs	r2, #0
 80045d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e023      	b.n	8004626 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	0c1b      	lsrs	r3, r3, #16
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d10d      	bne.n	8004604 <I2C_WaitOnFlagUntilTimeout+0x84>
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	695b      	ldr	r3, [r3, #20]
 80045ee:	43da      	mvns	r2, r3
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	4013      	ands	r3, r2
 80045f4:	b29b      	uxth	r3, r3
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	bf0c      	ite	eq
 80045fa:	2301      	moveq	r3, #1
 80045fc:	2300      	movne	r3, #0
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	461a      	mov	r2, r3
 8004602:	e00c      	b.n	800461e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	43da      	mvns	r2, r3
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	4013      	ands	r3, r2
 8004610:	b29b      	uxth	r3, r3
 8004612:	2b00      	cmp	r3, #0
 8004614:	bf0c      	ite	eq
 8004616:	2301      	moveq	r3, #1
 8004618:	2300      	movne	r3, #0
 800461a:	b2db      	uxtb	r3, r3
 800461c:	461a      	mov	r2, r3
 800461e:	79fb      	ldrb	r3, [r7, #7]
 8004620:	429a      	cmp	r2, r3
 8004622:	d0b6      	beq.n	8004592 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004624:	2300      	movs	r3, #0
}
 8004626:	4618      	mov	r0, r3
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800462e:	b580      	push	{r7, lr}
 8004630:	b084      	sub	sp, #16
 8004632:	af00      	add	r7, sp, #0
 8004634:	60f8      	str	r0, [r7, #12]
 8004636:	60b9      	str	r1, [r7, #8]
 8004638:	607a      	str	r2, [r7, #4]
 800463a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800463c:	e051      	b.n	80046e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	695b      	ldr	r3, [r3, #20]
 8004644:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004648:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800464c:	d123      	bne.n	8004696 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800465c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004666:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2200      	movs	r2, #0
 800466c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2220      	movs	r2, #32
 8004672:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004682:	f043 0204 	orr.w	r2, r3, #4
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e046      	b.n	8004724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800469c:	d021      	beq.n	80046e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800469e:	f7fe fdd1 	bl	8003244 <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d302      	bcc.n	80046b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d116      	bne.n	80046e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2200      	movs	r2, #0
 80046b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2220      	movs	r2, #32
 80046be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2200      	movs	r2, #0
 80046c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ce:	f043 0220 	orr.w	r2, r3, #32
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2200      	movs	r2, #0
 80046da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e020      	b.n	8004724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	0c1b      	lsrs	r3, r3, #16
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d10c      	bne.n	8004706 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	695b      	ldr	r3, [r3, #20]
 80046f2:	43da      	mvns	r2, r3
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	4013      	ands	r3, r2
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	bf14      	ite	ne
 80046fe:	2301      	movne	r3, #1
 8004700:	2300      	moveq	r3, #0
 8004702:	b2db      	uxtb	r3, r3
 8004704:	e00b      	b.n	800471e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	699b      	ldr	r3, [r3, #24]
 800470c:	43da      	mvns	r2, r3
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	4013      	ands	r3, r2
 8004712:	b29b      	uxth	r3, r3
 8004714:	2b00      	cmp	r3, #0
 8004716:	bf14      	ite	ne
 8004718:	2301      	movne	r3, #1
 800471a:	2300      	moveq	r3, #0
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	d18d      	bne.n	800463e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004722:	2300      	movs	r3, #0
}
 8004724:	4618      	mov	r0, r3
 8004726:	3710      	adds	r7, #16
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	60b9      	str	r1, [r7, #8]
 8004736:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004738:	e02d      	b.n	8004796 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800473a:	68f8      	ldr	r0, [r7, #12]
 800473c:	f000 f878 	bl	8004830 <I2C_IsAcknowledgeFailed>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d001      	beq.n	800474a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e02d      	b.n	80047a6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004750:	d021      	beq.n	8004796 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004752:	f7fe fd77 	bl	8003244 <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	68ba      	ldr	r2, [r7, #8]
 800475e:	429a      	cmp	r2, r3
 8004760:	d302      	bcc.n	8004768 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d116      	bne.n	8004796 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2200      	movs	r2, #0
 800476c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2220      	movs	r2, #32
 8004772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004782:	f043 0220 	orr.w	r2, r3, #32
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e007      	b.n	80047a6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	695b      	ldr	r3, [r3, #20]
 800479c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047a0:	2b80      	cmp	r3, #128	; 0x80
 80047a2:	d1ca      	bne.n	800473a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047a4:	2300      	movs	r3, #0
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3710      	adds	r7, #16
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}

080047ae <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047ae:	b580      	push	{r7, lr}
 80047b0:	b084      	sub	sp, #16
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	60f8      	str	r0, [r7, #12]
 80047b6:	60b9      	str	r1, [r7, #8]
 80047b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80047ba:	e02d      	b.n	8004818 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047bc:	68f8      	ldr	r0, [r7, #12]
 80047be:	f000 f837 	bl	8004830 <I2C_IsAcknowledgeFailed>
 80047c2:	4603      	mov	r3, r0
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d001      	beq.n	80047cc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e02d      	b.n	8004828 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d2:	d021      	beq.n	8004818 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047d4:	f7fe fd36 	bl	8003244 <HAL_GetTick>
 80047d8:	4602      	mov	r2, r0
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	68ba      	ldr	r2, [r7, #8]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d302      	bcc.n	80047ea <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d116      	bne.n	8004818 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2200      	movs	r2, #0
 80047ee:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2220      	movs	r2, #32
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004804:	f043 0220 	orr.w	r2, r3, #32
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2200      	movs	r2, #0
 8004810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	e007      	b.n	8004828 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	695b      	ldr	r3, [r3, #20]
 800481e:	f003 0304 	and.w	r3, r3, #4
 8004822:	2b04      	cmp	r3, #4
 8004824:	d1ca      	bne.n	80047bc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004826:	2300      	movs	r3, #0
}
 8004828:	4618      	mov	r0, r3
 800482a:	3710      	adds	r7, #16
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}

08004830 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	695b      	ldr	r3, [r3, #20]
 800483e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004842:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004846:	d11b      	bne.n	8004880 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004850:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2220      	movs	r2, #32
 800485c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486c:	f043 0204 	orr.w	r2, r3, #4
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e000      	b.n	8004882 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004880:	2300      	movs	r3, #0
}
 8004882:	4618      	mov	r0, r3
 8004884:	370c      	adds	r7, #12
 8004886:	46bd      	mov	sp, r7
 8004888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488c:	4770      	bx	lr

0800488e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800488e:	b480      	push	{r7}
 8004890:	b083      	sub	sp, #12
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
 8004896:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	2b20      	cmp	r3, #32
 80048a2:	d129      	bne.n	80048f8 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2224      	movs	r2, #36	; 0x24
 80048a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f022 0201 	bic.w	r2, r2, #1
 80048ba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f022 0210 	bic.w	r2, r2, #16
 80048ca:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	683a      	ldr	r2, [r7, #0]
 80048d8:	430a      	orrs	r2, r1
 80048da:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f042 0201 	orr.w	r2, r2, #1
 80048ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2220      	movs	r2, #32
 80048f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80048f4:	2300      	movs	r3, #0
 80048f6:	e000      	b.n	80048fa <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80048f8:	2302      	movs	r3, #2
  }
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	370c      	adds	r7, #12
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr

08004906 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004906:	b480      	push	{r7}
 8004908:	b085      	sub	sp, #20
 800490a:	af00      	add	r7, sp, #0
 800490c:	6078      	str	r0, [r7, #4]
 800490e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004910:	2300      	movs	r3, #0
 8004912:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800491a:	b2db      	uxtb	r3, r3
 800491c:	2b20      	cmp	r3, #32
 800491e:	d12a      	bne.n	8004976 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2224      	movs	r2, #36	; 0x24
 8004924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f022 0201 	bic.w	r2, r2, #1
 8004936:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800493e:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004940:	89fb      	ldrh	r3, [r7, #14]
 8004942:	f023 030f 	bic.w	r3, r3, #15
 8004946:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	b29a      	uxth	r2, r3
 800494c:	89fb      	ldrh	r3, [r7, #14]
 800494e:	4313      	orrs	r3, r2
 8004950:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	89fa      	ldrh	r2, [r7, #14]
 8004958:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f042 0201 	orr.w	r2, r2, #1
 8004968:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2220      	movs	r2, #32
 800496e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004972:	2300      	movs	r3, #0
 8004974:	e000      	b.n	8004978 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004976:	2302      	movs	r3, #2
  }
}
 8004978:	4618      	mov	r0, r3
 800497a:	3714      	adds	r7, #20
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr

08004984 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004984:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004986:	b08f      	sub	sp, #60	; 0x3c
 8004988:	af0a      	add	r7, sp, #40	; 0x28
 800498a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d101      	bne.n	8004996 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e10f      	b.n	8004bb6 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80049a2:	b2db      	uxtb	r3, r3
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d106      	bne.n	80049b6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2200      	movs	r2, #0
 80049ac:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80049b0:	6878      	ldr	r0, [r7, #4]
 80049b2:	f7fd ffeb 	bl	800298c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2203      	movs	r2, #3
 80049ba:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d102      	bne.n	80049d0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4618      	mov	r0, r3
 80049d6:	f003 ff1a 	bl	800880e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	603b      	str	r3, [r7, #0]
 80049e0:	687e      	ldr	r6, [r7, #4]
 80049e2:	466d      	mov	r5, sp
 80049e4:	f106 0410 	add.w	r4, r6, #16
 80049e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80049ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80049ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80049ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80049f0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80049f4:	e885 0003 	stmia.w	r5, {r0, r1}
 80049f8:	1d33      	adds	r3, r6, #4
 80049fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80049fc:	6838      	ldr	r0, [r7, #0]
 80049fe:	f003 fea5 	bl	800874c <USB_CoreInit>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d005      	beq.n	8004a14 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e0d0      	b.n	8004bb6 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	2100      	movs	r1, #0
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f003 ff08 	bl	8008830 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a20:	2300      	movs	r3, #0
 8004a22:	73fb      	strb	r3, [r7, #15]
 8004a24:	e04a      	b.n	8004abc <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004a26:	7bfa      	ldrb	r2, [r7, #15]
 8004a28:	6879      	ldr	r1, [r7, #4]
 8004a2a:	4613      	mov	r3, r2
 8004a2c:	00db      	lsls	r3, r3, #3
 8004a2e:	4413      	add	r3, r2
 8004a30:	009b      	lsls	r3, r3, #2
 8004a32:	440b      	add	r3, r1
 8004a34:	333d      	adds	r3, #61	; 0x3d
 8004a36:	2201      	movs	r2, #1
 8004a38:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004a3a:	7bfa      	ldrb	r2, [r7, #15]
 8004a3c:	6879      	ldr	r1, [r7, #4]
 8004a3e:	4613      	mov	r3, r2
 8004a40:	00db      	lsls	r3, r3, #3
 8004a42:	4413      	add	r3, r2
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	440b      	add	r3, r1
 8004a48:	333c      	adds	r3, #60	; 0x3c
 8004a4a:	7bfa      	ldrb	r2, [r7, #15]
 8004a4c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004a4e:	7bfa      	ldrb	r2, [r7, #15]
 8004a50:	7bfb      	ldrb	r3, [r7, #15]
 8004a52:	b298      	uxth	r0, r3
 8004a54:	6879      	ldr	r1, [r7, #4]
 8004a56:	4613      	mov	r3, r2
 8004a58:	00db      	lsls	r3, r3, #3
 8004a5a:	4413      	add	r3, r2
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	440b      	add	r3, r1
 8004a60:	3344      	adds	r3, #68	; 0x44
 8004a62:	4602      	mov	r2, r0
 8004a64:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004a66:	7bfa      	ldrb	r2, [r7, #15]
 8004a68:	6879      	ldr	r1, [r7, #4]
 8004a6a:	4613      	mov	r3, r2
 8004a6c:	00db      	lsls	r3, r3, #3
 8004a6e:	4413      	add	r3, r2
 8004a70:	009b      	lsls	r3, r3, #2
 8004a72:	440b      	add	r3, r1
 8004a74:	3340      	adds	r3, #64	; 0x40
 8004a76:	2200      	movs	r2, #0
 8004a78:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004a7a:	7bfa      	ldrb	r2, [r7, #15]
 8004a7c:	6879      	ldr	r1, [r7, #4]
 8004a7e:	4613      	mov	r3, r2
 8004a80:	00db      	lsls	r3, r3, #3
 8004a82:	4413      	add	r3, r2
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	440b      	add	r3, r1
 8004a88:	3348      	adds	r3, #72	; 0x48
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004a8e:	7bfa      	ldrb	r2, [r7, #15]
 8004a90:	6879      	ldr	r1, [r7, #4]
 8004a92:	4613      	mov	r3, r2
 8004a94:	00db      	lsls	r3, r3, #3
 8004a96:	4413      	add	r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	440b      	add	r3, r1
 8004a9c:	334c      	adds	r3, #76	; 0x4c
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004aa2:	7bfa      	ldrb	r2, [r7, #15]
 8004aa4:	6879      	ldr	r1, [r7, #4]
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	00db      	lsls	r3, r3, #3
 8004aaa:	4413      	add	r3, r2
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	440b      	add	r3, r1
 8004ab0:	3354      	adds	r3, #84	; 0x54
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ab6:	7bfb      	ldrb	r3, [r7, #15]
 8004ab8:	3301      	adds	r3, #1
 8004aba:	73fb      	strb	r3, [r7, #15]
 8004abc:	7bfa      	ldrb	r2, [r7, #15]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d3af      	bcc.n	8004a26 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	73fb      	strb	r3, [r7, #15]
 8004aca:	e044      	b.n	8004b56 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004acc:	7bfa      	ldrb	r2, [r7, #15]
 8004ace:	6879      	ldr	r1, [r7, #4]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	00db      	lsls	r3, r3, #3
 8004ad4:	4413      	add	r3, r2
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	440b      	add	r3, r1
 8004ada:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004ade:	2200      	movs	r2, #0
 8004ae0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004ae2:	7bfa      	ldrb	r2, [r7, #15]
 8004ae4:	6879      	ldr	r1, [r7, #4]
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	00db      	lsls	r3, r3, #3
 8004aea:	4413      	add	r3, r2
 8004aec:	009b      	lsls	r3, r3, #2
 8004aee:	440b      	add	r3, r1
 8004af0:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8004af4:	7bfa      	ldrb	r2, [r7, #15]
 8004af6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004af8:	7bfa      	ldrb	r2, [r7, #15]
 8004afa:	6879      	ldr	r1, [r7, #4]
 8004afc:	4613      	mov	r3, r2
 8004afe:	00db      	lsls	r3, r3, #3
 8004b00:	4413      	add	r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	440b      	add	r3, r1
 8004b06:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004b0e:	7bfa      	ldrb	r2, [r7, #15]
 8004b10:	6879      	ldr	r1, [r7, #4]
 8004b12:	4613      	mov	r3, r2
 8004b14:	00db      	lsls	r3, r3, #3
 8004b16:	4413      	add	r3, r2
 8004b18:	009b      	lsls	r3, r3, #2
 8004b1a:	440b      	add	r3, r1
 8004b1c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004b20:	2200      	movs	r2, #0
 8004b22:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004b24:	7bfa      	ldrb	r2, [r7, #15]
 8004b26:	6879      	ldr	r1, [r7, #4]
 8004b28:	4613      	mov	r3, r2
 8004b2a:	00db      	lsls	r3, r3, #3
 8004b2c:	4413      	add	r3, r2
 8004b2e:	009b      	lsls	r3, r3, #2
 8004b30:	440b      	add	r3, r1
 8004b32:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004b36:	2200      	movs	r2, #0
 8004b38:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004b3a:	7bfa      	ldrb	r2, [r7, #15]
 8004b3c:	6879      	ldr	r1, [r7, #4]
 8004b3e:	4613      	mov	r3, r2
 8004b40:	00db      	lsls	r3, r3, #3
 8004b42:	4413      	add	r3, r2
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	440b      	add	r3, r1
 8004b48:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b50:	7bfb      	ldrb	r3, [r7, #15]
 8004b52:	3301      	adds	r3, #1
 8004b54:	73fb      	strb	r3, [r7, #15]
 8004b56:	7bfa      	ldrb	r2, [r7, #15]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d3b5      	bcc.n	8004acc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	603b      	str	r3, [r7, #0]
 8004b66:	687e      	ldr	r6, [r7, #4]
 8004b68:	466d      	mov	r5, sp
 8004b6a:	f106 0410 	add.w	r4, r6, #16
 8004b6e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004b70:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004b72:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004b74:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004b76:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004b7a:	e885 0003 	stmia.w	r5, {r0, r1}
 8004b7e:	1d33      	adds	r3, r6, #4
 8004b80:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b82:	6838      	ldr	r0, [r7, #0]
 8004b84:	f003 fea0 	bl	80088c8 <USB_DevInit>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d005      	beq.n	8004b9a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2202      	movs	r2, #2
 8004b92:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	e00d      	b.n	8004bb6 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f004 f86b 	bl	8008c8a <USB_DevDisconnect>

  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3714      	adds	r7, #20
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004bc0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b086      	sub	sp, #24
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d101      	bne.n	8004bd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e267      	b.n	80050a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d075      	beq.n	8004cca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004bde:	4b88      	ldr	r3, [pc, #544]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	f003 030c 	and.w	r3, r3, #12
 8004be6:	2b04      	cmp	r3, #4
 8004be8:	d00c      	beq.n	8004c04 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bea:	4b85      	ldr	r3, [pc, #532]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004bf2:	2b08      	cmp	r3, #8
 8004bf4:	d112      	bne.n	8004c1c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bf6:	4b82      	ldr	r3, [pc, #520]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bfe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c02:	d10b      	bne.n	8004c1c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c04:	4b7e      	ldr	r3, [pc, #504]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d05b      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x108>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d157      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e242      	b.n	80050a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c24:	d106      	bne.n	8004c34 <HAL_RCC_OscConfig+0x74>
 8004c26:	4b76      	ldr	r3, [pc, #472]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a75      	ldr	r2, [pc, #468]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004c2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c30:	6013      	str	r3, [r2, #0]
 8004c32:	e01d      	b.n	8004c70 <HAL_RCC_OscConfig+0xb0>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c3c:	d10c      	bne.n	8004c58 <HAL_RCC_OscConfig+0x98>
 8004c3e:	4b70      	ldr	r3, [pc, #448]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a6f      	ldr	r2, [pc, #444]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004c44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c48:	6013      	str	r3, [r2, #0]
 8004c4a:	4b6d      	ldr	r3, [pc, #436]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a6c      	ldr	r2, [pc, #432]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004c50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c54:	6013      	str	r3, [r2, #0]
 8004c56:	e00b      	b.n	8004c70 <HAL_RCC_OscConfig+0xb0>
 8004c58:	4b69      	ldr	r3, [pc, #420]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a68      	ldr	r2, [pc, #416]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004c5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c62:	6013      	str	r3, [r2, #0]
 8004c64:	4b66      	ldr	r3, [pc, #408]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a65      	ldr	r2, [pc, #404]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004c6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d013      	beq.n	8004ca0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c78:	f7fe fae4 	bl	8003244 <HAL_GetTick>
 8004c7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c7e:	e008      	b.n	8004c92 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c80:	f7fe fae0 	bl	8003244 <HAL_GetTick>
 8004c84:	4602      	mov	r2, r0
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	2b64      	cmp	r3, #100	; 0x64
 8004c8c:	d901      	bls.n	8004c92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	e207      	b.n	80050a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c92:	4b5b      	ldr	r3, [pc, #364]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d0f0      	beq.n	8004c80 <HAL_RCC_OscConfig+0xc0>
 8004c9e:	e014      	b.n	8004cca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ca0:	f7fe fad0 	bl	8003244 <HAL_GetTick>
 8004ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ca6:	e008      	b.n	8004cba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ca8:	f7fe facc 	bl	8003244 <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	2b64      	cmp	r3, #100	; 0x64
 8004cb4:	d901      	bls.n	8004cba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e1f3      	b.n	80050a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cba:	4b51      	ldr	r3, [pc, #324]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d1f0      	bne.n	8004ca8 <HAL_RCC_OscConfig+0xe8>
 8004cc6:	e000      	b.n	8004cca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 0302 	and.w	r3, r3, #2
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d063      	beq.n	8004d9e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004cd6:	4b4a      	ldr	r3, [pc, #296]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	f003 030c 	and.w	r3, r3, #12
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d00b      	beq.n	8004cfa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ce2:	4b47      	ldr	r3, [pc, #284]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004cea:	2b08      	cmp	r3, #8
 8004cec:	d11c      	bne.n	8004d28 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cee:	4b44      	ldr	r3, [pc, #272]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d116      	bne.n	8004d28 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cfa:	4b41      	ldr	r3, [pc, #260]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 0302 	and.w	r3, r3, #2
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d005      	beq.n	8004d12 <HAL_RCC_OscConfig+0x152>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d001      	beq.n	8004d12 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e1c7      	b.n	80050a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d12:	4b3b      	ldr	r3, [pc, #236]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	691b      	ldr	r3, [r3, #16]
 8004d1e:	00db      	lsls	r3, r3, #3
 8004d20:	4937      	ldr	r1, [pc, #220]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004d22:	4313      	orrs	r3, r2
 8004d24:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d26:	e03a      	b.n	8004d9e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d020      	beq.n	8004d72 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d30:	4b34      	ldr	r3, [pc, #208]	; (8004e04 <HAL_RCC_OscConfig+0x244>)
 8004d32:	2201      	movs	r2, #1
 8004d34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d36:	f7fe fa85 	bl	8003244 <HAL_GetTick>
 8004d3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d3c:	e008      	b.n	8004d50 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d3e:	f7fe fa81 	bl	8003244 <HAL_GetTick>
 8004d42:	4602      	mov	r2, r0
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	d901      	bls.n	8004d50 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e1a8      	b.n	80050a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d50:	4b2b      	ldr	r3, [pc, #172]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 0302 	and.w	r3, r3, #2
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d0f0      	beq.n	8004d3e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d5c:	4b28      	ldr	r3, [pc, #160]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	691b      	ldr	r3, [r3, #16]
 8004d68:	00db      	lsls	r3, r3, #3
 8004d6a:	4925      	ldr	r1, [pc, #148]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	600b      	str	r3, [r1, #0]
 8004d70:	e015      	b.n	8004d9e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d72:	4b24      	ldr	r3, [pc, #144]	; (8004e04 <HAL_RCC_OscConfig+0x244>)
 8004d74:	2200      	movs	r2, #0
 8004d76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d78:	f7fe fa64 	bl	8003244 <HAL_GetTick>
 8004d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d7e:	e008      	b.n	8004d92 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d80:	f7fe fa60 	bl	8003244 <HAL_GetTick>
 8004d84:	4602      	mov	r2, r0
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	1ad3      	subs	r3, r2, r3
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d901      	bls.n	8004d92 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	e187      	b.n	80050a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d92:	4b1b      	ldr	r3, [pc, #108]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0302 	and.w	r3, r3, #2
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d1f0      	bne.n	8004d80 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0308 	and.w	r3, r3, #8
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d036      	beq.n	8004e18 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	695b      	ldr	r3, [r3, #20]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d016      	beq.n	8004de0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004db2:	4b15      	ldr	r3, [pc, #84]	; (8004e08 <HAL_RCC_OscConfig+0x248>)
 8004db4:	2201      	movs	r2, #1
 8004db6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004db8:	f7fe fa44 	bl	8003244 <HAL_GetTick>
 8004dbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dbe:	e008      	b.n	8004dd2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004dc0:	f7fe fa40 	bl	8003244 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d901      	bls.n	8004dd2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e167      	b.n	80050a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dd2:	4b0b      	ldr	r3, [pc, #44]	; (8004e00 <HAL_RCC_OscConfig+0x240>)
 8004dd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004dd6:	f003 0302 	and.w	r3, r3, #2
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d0f0      	beq.n	8004dc0 <HAL_RCC_OscConfig+0x200>
 8004dde:	e01b      	b.n	8004e18 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004de0:	4b09      	ldr	r3, [pc, #36]	; (8004e08 <HAL_RCC_OscConfig+0x248>)
 8004de2:	2200      	movs	r2, #0
 8004de4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004de6:	f7fe fa2d 	bl	8003244 <HAL_GetTick>
 8004dea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004dec:	e00e      	b.n	8004e0c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004dee:	f7fe fa29 	bl	8003244 <HAL_GetTick>
 8004df2:	4602      	mov	r2, r0
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d907      	bls.n	8004e0c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004dfc:	2303      	movs	r3, #3
 8004dfe:	e150      	b.n	80050a2 <HAL_RCC_OscConfig+0x4e2>
 8004e00:	40023800 	.word	0x40023800
 8004e04:	42470000 	.word	0x42470000
 8004e08:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e0c:	4b88      	ldr	r3, [pc, #544]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004e0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e10:	f003 0302 	and.w	r3, r3, #2
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d1ea      	bne.n	8004dee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0304 	and.w	r3, r3, #4
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	f000 8097 	beq.w	8004f54 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e26:	2300      	movs	r3, #0
 8004e28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e2a:	4b81      	ldr	r3, [pc, #516]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d10f      	bne.n	8004e56 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e36:	2300      	movs	r3, #0
 8004e38:	60bb      	str	r3, [r7, #8]
 8004e3a:	4b7d      	ldr	r3, [pc, #500]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3e:	4a7c      	ldr	r2, [pc, #496]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004e40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e44:	6413      	str	r3, [r2, #64]	; 0x40
 8004e46:	4b7a      	ldr	r3, [pc, #488]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e4e:	60bb      	str	r3, [r7, #8]
 8004e50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e52:	2301      	movs	r3, #1
 8004e54:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e56:	4b77      	ldr	r3, [pc, #476]	; (8005034 <HAL_RCC_OscConfig+0x474>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d118      	bne.n	8004e94 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e62:	4b74      	ldr	r3, [pc, #464]	; (8005034 <HAL_RCC_OscConfig+0x474>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a73      	ldr	r2, [pc, #460]	; (8005034 <HAL_RCC_OscConfig+0x474>)
 8004e68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e6e:	f7fe f9e9 	bl	8003244 <HAL_GetTick>
 8004e72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e74:	e008      	b.n	8004e88 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e76:	f7fe f9e5 	bl	8003244 <HAL_GetTick>
 8004e7a:	4602      	mov	r2, r0
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	1ad3      	subs	r3, r2, r3
 8004e80:	2b02      	cmp	r3, #2
 8004e82:	d901      	bls.n	8004e88 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	e10c      	b.n	80050a2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e88:	4b6a      	ldr	r3, [pc, #424]	; (8005034 <HAL_RCC_OscConfig+0x474>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d0f0      	beq.n	8004e76 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d106      	bne.n	8004eaa <HAL_RCC_OscConfig+0x2ea>
 8004e9c:	4b64      	ldr	r3, [pc, #400]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004e9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ea0:	4a63      	ldr	r2, [pc, #396]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004ea2:	f043 0301 	orr.w	r3, r3, #1
 8004ea6:	6713      	str	r3, [r2, #112]	; 0x70
 8004ea8:	e01c      	b.n	8004ee4 <HAL_RCC_OscConfig+0x324>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	2b05      	cmp	r3, #5
 8004eb0:	d10c      	bne.n	8004ecc <HAL_RCC_OscConfig+0x30c>
 8004eb2:	4b5f      	ldr	r3, [pc, #380]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004eb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eb6:	4a5e      	ldr	r2, [pc, #376]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004eb8:	f043 0304 	orr.w	r3, r3, #4
 8004ebc:	6713      	str	r3, [r2, #112]	; 0x70
 8004ebe:	4b5c      	ldr	r3, [pc, #368]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004ec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ec2:	4a5b      	ldr	r2, [pc, #364]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004ec4:	f043 0301 	orr.w	r3, r3, #1
 8004ec8:	6713      	str	r3, [r2, #112]	; 0x70
 8004eca:	e00b      	b.n	8004ee4 <HAL_RCC_OscConfig+0x324>
 8004ecc:	4b58      	ldr	r3, [pc, #352]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004ece:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ed0:	4a57      	ldr	r2, [pc, #348]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004ed2:	f023 0301 	bic.w	r3, r3, #1
 8004ed6:	6713      	str	r3, [r2, #112]	; 0x70
 8004ed8:	4b55      	ldr	r3, [pc, #340]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004eda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004edc:	4a54      	ldr	r2, [pc, #336]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004ede:	f023 0304 	bic.w	r3, r3, #4
 8004ee2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d015      	beq.n	8004f18 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eec:	f7fe f9aa 	bl	8003244 <HAL_GetTick>
 8004ef0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ef2:	e00a      	b.n	8004f0a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ef4:	f7fe f9a6 	bl	8003244 <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d901      	bls.n	8004f0a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004f06:	2303      	movs	r3, #3
 8004f08:	e0cb      	b.n	80050a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f0a:	4b49      	ldr	r3, [pc, #292]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f0e:	f003 0302 	and.w	r3, r3, #2
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d0ee      	beq.n	8004ef4 <HAL_RCC_OscConfig+0x334>
 8004f16:	e014      	b.n	8004f42 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f18:	f7fe f994 	bl	8003244 <HAL_GetTick>
 8004f1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f1e:	e00a      	b.n	8004f36 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f20:	f7fe f990 	bl	8003244 <HAL_GetTick>
 8004f24:	4602      	mov	r2, r0
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	1ad3      	subs	r3, r2, r3
 8004f2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d901      	bls.n	8004f36 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	e0b5      	b.n	80050a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f36:	4b3e      	ldr	r3, [pc, #248]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f3a:	f003 0302 	and.w	r3, r3, #2
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d1ee      	bne.n	8004f20 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f42:	7dfb      	ldrb	r3, [r7, #23]
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d105      	bne.n	8004f54 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f48:	4b39      	ldr	r3, [pc, #228]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f4c:	4a38      	ldr	r2, [pc, #224]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004f4e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f52:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	699b      	ldr	r3, [r3, #24]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	f000 80a1 	beq.w	80050a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f5e:	4b34      	ldr	r3, [pc, #208]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	f003 030c 	and.w	r3, r3, #12
 8004f66:	2b08      	cmp	r3, #8
 8004f68:	d05c      	beq.n	8005024 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	699b      	ldr	r3, [r3, #24]
 8004f6e:	2b02      	cmp	r3, #2
 8004f70:	d141      	bne.n	8004ff6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f72:	4b31      	ldr	r3, [pc, #196]	; (8005038 <HAL_RCC_OscConfig+0x478>)
 8004f74:	2200      	movs	r2, #0
 8004f76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f78:	f7fe f964 	bl	8003244 <HAL_GetTick>
 8004f7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f7e:	e008      	b.n	8004f92 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f80:	f7fe f960 	bl	8003244 <HAL_GetTick>
 8004f84:	4602      	mov	r2, r0
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e087      	b.n	80050a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f92:	4b27      	ldr	r3, [pc, #156]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1f0      	bne.n	8004f80 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	69da      	ldr	r2, [r3, #28]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6a1b      	ldr	r3, [r3, #32]
 8004fa6:	431a      	orrs	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fac:	019b      	lsls	r3, r3, #6
 8004fae:	431a      	orrs	r2, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fb4:	085b      	lsrs	r3, r3, #1
 8004fb6:	3b01      	subs	r3, #1
 8004fb8:	041b      	lsls	r3, r3, #16
 8004fba:	431a      	orrs	r2, r3
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fc0:	061b      	lsls	r3, r3, #24
 8004fc2:	491b      	ldr	r1, [pc, #108]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004fc8:	4b1b      	ldr	r3, [pc, #108]	; (8005038 <HAL_RCC_OscConfig+0x478>)
 8004fca:	2201      	movs	r2, #1
 8004fcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fce:	f7fe f939 	bl	8003244 <HAL_GetTick>
 8004fd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fd4:	e008      	b.n	8004fe8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fd6:	f7fe f935 	bl	8003244 <HAL_GetTick>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d901      	bls.n	8004fe8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	e05c      	b.n	80050a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fe8:	4b11      	ldr	r3, [pc, #68]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d0f0      	beq.n	8004fd6 <HAL_RCC_OscConfig+0x416>
 8004ff4:	e054      	b.n	80050a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ff6:	4b10      	ldr	r3, [pc, #64]	; (8005038 <HAL_RCC_OscConfig+0x478>)
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ffc:	f7fe f922 	bl	8003244 <HAL_GetTick>
 8005000:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005002:	e008      	b.n	8005016 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005004:	f7fe f91e 	bl	8003244 <HAL_GetTick>
 8005008:	4602      	mov	r2, r0
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	2b02      	cmp	r3, #2
 8005010:	d901      	bls.n	8005016 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	e045      	b.n	80050a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005016:	4b06      	ldr	r3, [pc, #24]	; (8005030 <HAL_RCC_OscConfig+0x470>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800501e:	2b00      	cmp	r3, #0
 8005020:	d1f0      	bne.n	8005004 <HAL_RCC_OscConfig+0x444>
 8005022:	e03d      	b.n	80050a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	699b      	ldr	r3, [r3, #24]
 8005028:	2b01      	cmp	r3, #1
 800502a:	d107      	bne.n	800503c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e038      	b.n	80050a2 <HAL_RCC_OscConfig+0x4e2>
 8005030:	40023800 	.word	0x40023800
 8005034:	40007000 	.word	0x40007000
 8005038:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800503c:	4b1b      	ldr	r3, [pc, #108]	; (80050ac <HAL_RCC_OscConfig+0x4ec>)
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	699b      	ldr	r3, [r3, #24]
 8005046:	2b01      	cmp	r3, #1
 8005048:	d028      	beq.n	800509c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005054:	429a      	cmp	r2, r3
 8005056:	d121      	bne.n	800509c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005062:	429a      	cmp	r2, r3
 8005064:	d11a      	bne.n	800509c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800506c:	4013      	ands	r3, r2
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005072:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005074:	4293      	cmp	r3, r2
 8005076:	d111      	bne.n	800509c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005082:	085b      	lsrs	r3, r3, #1
 8005084:	3b01      	subs	r3, #1
 8005086:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005088:	429a      	cmp	r2, r3
 800508a:	d107      	bne.n	800509c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005096:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005098:	429a      	cmp	r2, r3
 800509a:	d001      	beq.n	80050a0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	e000      	b.n	80050a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80050a0:	2300      	movs	r3, #0
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3718      	adds	r7, #24
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	bf00      	nop
 80050ac:	40023800 	.word	0x40023800

080050b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b084      	sub	sp, #16
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
 80050b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d101      	bne.n	80050c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	e0cc      	b.n	800525e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80050c4:	4b68      	ldr	r3, [pc, #416]	; (8005268 <HAL_RCC_ClockConfig+0x1b8>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f003 030f 	and.w	r3, r3, #15
 80050cc:	683a      	ldr	r2, [r7, #0]
 80050ce:	429a      	cmp	r2, r3
 80050d0:	d90c      	bls.n	80050ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050d2:	4b65      	ldr	r3, [pc, #404]	; (8005268 <HAL_RCC_ClockConfig+0x1b8>)
 80050d4:	683a      	ldr	r2, [r7, #0]
 80050d6:	b2d2      	uxtb	r2, r2
 80050d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050da:	4b63      	ldr	r3, [pc, #396]	; (8005268 <HAL_RCC_ClockConfig+0x1b8>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 030f 	and.w	r3, r3, #15
 80050e2:	683a      	ldr	r2, [r7, #0]
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d001      	beq.n	80050ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e0b8      	b.n	800525e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 0302 	and.w	r3, r3, #2
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d020      	beq.n	800513a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 0304 	and.w	r3, r3, #4
 8005100:	2b00      	cmp	r3, #0
 8005102:	d005      	beq.n	8005110 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005104:	4b59      	ldr	r3, [pc, #356]	; (800526c <HAL_RCC_ClockConfig+0x1bc>)
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	4a58      	ldr	r2, [pc, #352]	; (800526c <HAL_RCC_ClockConfig+0x1bc>)
 800510a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800510e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0308 	and.w	r3, r3, #8
 8005118:	2b00      	cmp	r3, #0
 800511a:	d005      	beq.n	8005128 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800511c:	4b53      	ldr	r3, [pc, #332]	; (800526c <HAL_RCC_ClockConfig+0x1bc>)
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	4a52      	ldr	r2, [pc, #328]	; (800526c <HAL_RCC_ClockConfig+0x1bc>)
 8005122:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005126:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005128:	4b50      	ldr	r3, [pc, #320]	; (800526c <HAL_RCC_ClockConfig+0x1bc>)
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	494d      	ldr	r1, [pc, #308]	; (800526c <HAL_RCC_ClockConfig+0x1bc>)
 8005136:	4313      	orrs	r3, r2
 8005138:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 0301 	and.w	r3, r3, #1
 8005142:	2b00      	cmp	r3, #0
 8005144:	d044      	beq.n	80051d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	2b01      	cmp	r3, #1
 800514c:	d107      	bne.n	800515e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800514e:	4b47      	ldr	r3, [pc, #284]	; (800526c <HAL_RCC_ClockConfig+0x1bc>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d119      	bne.n	800518e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e07f      	b.n	800525e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	2b02      	cmp	r3, #2
 8005164:	d003      	beq.n	800516e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800516a:	2b03      	cmp	r3, #3
 800516c:	d107      	bne.n	800517e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800516e:	4b3f      	ldr	r3, [pc, #252]	; (800526c <HAL_RCC_ClockConfig+0x1bc>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d109      	bne.n	800518e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	e06f      	b.n	800525e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800517e:	4b3b      	ldr	r3, [pc, #236]	; (800526c <HAL_RCC_ClockConfig+0x1bc>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 0302 	and.w	r3, r3, #2
 8005186:	2b00      	cmp	r3, #0
 8005188:	d101      	bne.n	800518e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	e067      	b.n	800525e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800518e:	4b37      	ldr	r3, [pc, #220]	; (800526c <HAL_RCC_ClockConfig+0x1bc>)
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	f023 0203 	bic.w	r2, r3, #3
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	4934      	ldr	r1, [pc, #208]	; (800526c <HAL_RCC_ClockConfig+0x1bc>)
 800519c:	4313      	orrs	r3, r2
 800519e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80051a0:	f7fe f850 	bl	8003244 <HAL_GetTick>
 80051a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051a6:	e00a      	b.n	80051be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051a8:	f7fe f84c 	bl	8003244 <HAL_GetTick>
 80051ac:	4602      	mov	r2, r0
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d901      	bls.n	80051be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80051ba:	2303      	movs	r3, #3
 80051bc:	e04f      	b.n	800525e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051be:	4b2b      	ldr	r3, [pc, #172]	; (800526c <HAL_RCC_ClockConfig+0x1bc>)
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	f003 020c 	and.w	r2, r3, #12
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	009b      	lsls	r3, r3, #2
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d1eb      	bne.n	80051a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80051d0:	4b25      	ldr	r3, [pc, #148]	; (8005268 <HAL_RCC_ClockConfig+0x1b8>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 030f 	and.w	r3, r3, #15
 80051d8:	683a      	ldr	r2, [r7, #0]
 80051da:	429a      	cmp	r2, r3
 80051dc:	d20c      	bcs.n	80051f8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051de:	4b22      	ldr	r3, [pc, #136]	; (8005268 <HAL_RCC_ClockConfig+0x1b8>)
 80051e0:	683a      	ldr	r2, [r7, #0]
 80051e2:	b2d2      	uxtb	r2, r2
 80051e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051e6:	4b20      	ldr	r3, [pc, #128]	; (8005268 <HAL_RCC_ClockConfig+0x1b8>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 030f 	and.w	r3, r3, #15
 80051ee:	683a      	ldr	r2, [r7, #0]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d001      	beq.n	80051f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	e032      	b.n	800525e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 0304 	and.w	r3, r3, #4
 8005200:	2b00      	cmp	r3, #0
 8005202:	d008      	beq.n	8005216 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005204:	4b19      	ldr	r3, [pc, #100]	; (800526c <HAL_RCC_ClockConfig+0x1bc>)
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	68db      	ldr	r3, [r3, #12]
 8005210:	4916      	ldr	r1, [pc, #88]	; (800526c <HAL_RCC_ClockConfig+0x1bc>)
 8005212:	4313      	orrs	r3, r2
 8005214:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 0308 	and.w	r3, r3, #8
 800521e:	2b00      	cmp	r3, #0
 8005220:	d009      	beq.n	8005236 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005222:	4b12      	ldr	r3, [pc, #72]	; (800526c <HAL_RCC_ClockConfig+0x1bc>)
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	691b      	ldr	r3, [r3, #16]
 800522e:	00db      	lsls	r3, r3, #3
 8005230:	490e      	ldr	r1, [pc, #56]	; (800526c <HAL_RCC_ClockConfig+0x1bc>)
 8005232:	4313      	orrs	r3, r2
 8005234:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005236:	f000 f821 	bl	800527c <HAL_RCC_GetSysClockFreq>
 800523a:	4602      	mov	r2, r0
 800523c:	4b0b      	ldr	r3, [pc, #44]	; (800526c <HAL_RCC_ClockConfig+0x1bc>)
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	091b      	lsrs	r3, r3, #4
 8005242:	f003 030f 	and.w	r3, r3, #15
 8005246:	490a      	ldr	r1, [pc, #40]	; (8005270 <HAL_RCC_ClockConfig+0x1c0>)
 8005248:	5ccb      	ldrb	r3, [r1, r3]
 800524a:	fa22 f303 	lsr.w	r3, r2, r3
 800524e:	4a09      	ldr	r2, [pc, #36]	; (8005274 <HAL_RCC_ClockConfig+0x1c4>)
 8005250:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005252:	4b09      	ldr	r3, [pc, #36]	; (8005278 <HAL_RCC_ClockConfig+0x1c8>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4618      	mov	r0, r3
 8005258:	f7fd ffb0 	bl	80031bc <HAL_InitTick>

  return HAL_OK;
 800525c:	2300      	movs	r3, #0
}
 800525e:	4618      	mov	r0, r3
 8005260:	3710      	adds	r7, #16
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	40023c00 	.word	0x40023c00
 800526c:	40023800 	.word	0x40023800
 8005270:	0800a460 	.word	0x0800a460
 8005274:	2000000c 	.word	0x2000000c
 8005278:	20000010 	.word	0x20000010

0800527c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800527c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005280:	b094      	sub	sp, #80	; 0x50
 8005282:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005284:	2300      	movs	r3, #0
 8005286:	647b      	str	r3, [r7, #68]	; 0x44
 8005288:	2300      	movs	r3, #0
 800528a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800528c:	2300      	movs	r3, #0
 800528e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005290:	2300      	movs	r3, #0
 8005292:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005294:	4b79      	ldr	r3, [pc, #484]	; (800547c <HAL_RCC_GetSysClockFreq+0x200>)
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	f003 030c 	and.w	r3, r3, #12
 800529c:	2b08      	cmp	r3, #8
 800529e:	d00d      	beq.n	80052bc <HAL_RCC_GetSysClockFreq+0x40>
 80052a0:	2b08      	cmp	r3, #8
 80052a2:	f200 80e1 	bhi.w	8005468 <HAL_RCC_GetSysClockFreq+0x1ec>
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d002      	beq.n	80052b0 <HAL_RCC_GetSysClockFreq+0x34>
 80052aa:	2b04      	cmp	r3, #4
 80052ac:	d003      	beq.n	80052b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80052ae:	e0db      	b.n	8005468 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80052b0:	4b73      	ldr	r3, [pc, #460]	; (8005480 <HAL_RCC_GetSysClockFreq+0x204>)
 80052b2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80052b4:	e0db      	b.n	800546e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80052b6:	4b73      	ldr	r3, [pc, #460]	; (8005484 <HAL_RCC_GetSysClockFreq+0x208>)
 80052b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80052ba:	e0d8      	b.n	800546e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80052bc:	4b6f      	ldr	r3, [pc, #444]	; (800547c <HAL_RCC_GetSysClockFreq+0x200>)
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80052c4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80052c6:	4b6d      	ldr	r3, [pc, #436]	; (800547c <HAL_RCC_GetSysClockFreq+0x200>)
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d063      	beq.n	800539a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052d2:	4b6a      	ldr	r3, [pc, #424]	; (800547c <HAL_RCC_GetSysClockFreq+0x200>)
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	099b      	lsrs	r3, r3, #6
 80052d8:	2200      	movs	r2, #0
 80052da:	63bb      	str	r3, [r7, #56]	; 0x38
 80052dc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80052de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052e4:	633b      	str	r3, [r7, #48]	; 0x30
 80052e6:	2300      	movs	r3, #0
 80052e8:	637b      	str	r3, [r7, #52]	; 0x34
 80052ea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80052ee:	4622      	mov	r2, r4
 80052f0:	462b      	mov	r3, r5
 80052f2:	f04f 0000 	mov.w	r0, #0
 80052f6:	f04f 0100 	mov.w	r1, #0
 80052fa:	0159      	lsls	r1, r3, #5
 80052fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005300:	0150      	lsls	r0, r2, #5
 8005302:	4602      	mov	r2, r0
 8005304:	460b      	mov	r3, r1
 8005306:	4621      	mov	r1, r4
 8005308:	1a51      	subs	r1, r2, r1
 800530a:	6139      	str	r1, [r7, #16]
 800530c:	4629      	mov	r1, r5
 800530e:	eb63 0301 	sbc.w	r3, r3, r1
 8005312:	617b      	str	r3, [r7, #20]
 8005314:	f04f 0200 	mov.w	r2, #0
 8005318:	f04f 0300 	mov.w	r3, #0
 800531c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005320:	4659      	mov	r1, fp
 8005322:	018b      	lsls	r3, r1, #6
 8005324:	4651      	mov	r1, sl
 8005326:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800532a:	4651      	mov	r1, sl
 800532c:	018a      	lsls	r2, r1, #6
 800532e:	4651      	mov	r1, sl
 8005330:	ebb2 0801 	subs.w	r8, r2, r1
 8005334:	4659      	mov	r1, fp
 8005336:	eb63 0901 	sbc.w	r9, r3, r1
 800533a:	f04f 0200 	mov.w	r2, #0
 800533e:	f04f 0300 	mov.w	r3, #0
 8005342:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005346:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800534a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800534e:	4690      	mov	r8, r2
 8005350:	4699      	mov	r9, r3
 8005352:	4623      	mov	r3, r4
 8005354:	eb18 0303 	adds.w	r3, r8, r3
 8005358:	60bb      	str	r3, [r7, #8]
 800535a:	462b      	mov	r3, r5
 800535c:	eb49 0303 	adc.w	r3, r9, r3
 8005360:	60fb      	str	r3, [r7, #12]
 8005362:	f04f 0200 	mov.w	r2, #0
 8005366:	f04f 0300 	mov.w	r3, #0
 800536a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800536e:	4629      	mov	r1, r5
 8005370:	024b      	lsls	r3, r1, #9
 8005372:	4621      	mov	r1, r4
 8005374:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005378:	4621      	mov	r1, r4
 800537a:	024a      	lsls	r2, r1, #9
 800537c:	4610      	mov	r0, r2
 800537e:	4619      	mov	r1, r3
 8005380:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005382:	2200      	movs	r2, #0
 8005384:	62bb      	str	r3, [r7, #40]	; 0x28
 8005386:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005388:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800538c:	f7fb fb76 	bl	8000a7c <__aeabi_uldivmod>
 8005390:	4602      	mov	r2, r0
 8005392:	460b      	mov	r3, r1
 8005394:	4613      	mov	r3, r2
 8005396:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005398:	e058      	b.n	800544c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800539a:	4b38      	ldr	r3, [pc, #224]	; (800547c <HAL_RCC_GetSysClockFreq+0x200>)
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	099b      	lsrs	r3, r3, #6
 80053a0:	2200      	movs	r2, #0
 80053a2:	4618      	mov	r0, r3
 80053a4:	4611      	mov	r1, r2
 80053a6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80053aa:	623b      	str	r3, [r7, #32]
 80053ac:	2300      	movs	r3, #0
 80053ae:	627b      	str	r3, [r7, #36]	; 0x24
 80053b0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80053b4:	4642      	mov	r2, r8
 80053b6:	464b      	mov	r3, r9
 80053b8:	f04f 0000 	mov.w	r0, #0
 80053bc:	f04f 0100 	mov.w	r1, #0
 80053c0:	0159      	lsls	r1, r3, #5
 80053c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80053c6:	0150      	lsls	r0, r2, #5
 80053c8:	4602      	mov	r2, r0
 80053ca:	460b      	mov	r3, r1
 80053cc:	4641      	mov	r1, r8
 80053ce:	ebb2 0a01 	subs.w	sl, r2, r1
 80053d2:	4649      	mov	r1, r9
 80053d4:	eb63 0b01 	sbc.w	fp, r3, r1
 80053d8:	f04f 0200 	mov.w	r2, #0
 80053dc:	f04f 0300 	mov.w	r3, #0
 80053e0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80053e4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80053e8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80053ec:	ebb2 040a 	subs.w	r4, r2, sl
 80053f0:	eb63 050b 	sbc.w	r5, r3, fp
 80053f4:	f04f 0200 	mov.w	r2, #0
 80053f8:	f04f 0300 	mov.w	r3, #0
 80053fc:	00eb      	lsls	r3, r5, #3
 80053fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005402:	00e2      	lsls	r2, r4, #3
 8005404:	4614      	mov	r4, r2
 8005406:	461d      	mov	r5, r3
 8005408:	4643      	mov	r3, r8
 800540a:	18e3      	adds	r3, r4, r3
 800540c:	603b      	str	r3, [r7, #0]
 800540e:	464b      	mov	r3, r9
 8005410:	eb45 0303 	adc.w	r3, r5, r3
 8005414:	607b      	str	r3, [r7, #4]
 8005416:	f04f 0200 	mov.w	r2, #0
 800541a:	f04f 0300 	mov.w	r3, #0
 800541e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005422:	4629      	mov	r1, r5
 8005424:	028b      	lsls	r3, r1, #10
 8005426:	4621      	mov	r1, r4
 8005428:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800542c:	4621      	mov	r1, r4
 800542e:	028a      	lsls	r2, r1, #10
 8005430:	4610      	mov	r0, r2
 8005432:	4619      	mov	r1, r3
 8005434:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005436:	2200      	movs	r2, #0
 8005438:	61bb      	str	r3, [r7, #24]
 800543a:	61fa      	str	r2, [r7, #28]
 800543c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005440:	f7fb fb1c 	bl	8000a7c <__aeabi_uldivmod>
 8005444:	4602      	mov	r2, r0
 8005446:	460b      	mov	r3, r1
 8005448:	4613      	mov	r3, r2
 800544a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800544c:	4b0b      	ldr	r3, [pc, #44]	; (800547c <HAL_RCC_GetSysClockFreq+0x200>)
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	0c1b      	lsrs	r3, r3, #16
 8005452:	f003 0303 	and.w	r3, r3, #3
 8005456:	3301      	adds	r3, #1
 8005458:	005b      	lsls	r3, r3, #1
 800545a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800545c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800545e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005460:	fbb2 f3f3 	udiv	r3, r2, r3
 8005464:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005466:	e002      	b.n	800546e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005468:	4b05      	ldr	r3, [pc, #20]	; (8005480 <HAL_RCC_GetSysClockFreq+0x204>)
 800546a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800546c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800546e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005470:	4618      	mov	r0, r3
 8005472:	3750      	adds	r7, #80	; 0x50
 8005474:	46bd      	mov	sp, r7
 8005476:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800547a:	bf00      	nop
 800547c:	40023800 	.word	0x40023800
 8005480:	00f42400 	.word	0x00f42400
 8005484:	007a1200 	.word	0x007a1200

08005488 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005488:	b480      	push	{r7}
 800548a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800548c:	4b03      	ldr	r3, [pc, #12]	; (800549c <HAL_RCC_GetHCLKFreq+0x14>)
 800548e:	681b      	ldr	r3, [r3, #0]
}
 8005490:	4618      	mov	r0, r3
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr
 800549a:	bf00      	nop
 800549c:	2000000c 	.word	0x2000000c

080054a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80054a4:	f7ff fff0 	bl	8005488 <HAL_RCC_GetHCLKFreq>
 80054a8:	4602      	mov	r2, r0
 80054aa:	4b05      	ldr	r3, [pc, #20]	; (80054c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	0a9b      	lsrs	r3, r3, #10
 80054b0:	f003 0307 	and.w	r3, r3, #7
 80054b4:	4903      	ldr	r1, [pc, #12]	; (80054c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80054b6:	5ccb      	ldrb	r3, [r1, r3]
 80054b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054bc:	4618      	mov	r0, r3
 80054be:	bd80      	pop	{r7, pc}
 80054c0:	40023800 	.word	0x40023800
 80054c4:	0800a470 	.word	0x0800a470

080054c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80054cc:	f7ff ffdc 	bl	8005488 <HAL_RCC_GetHCLKFreq>
 80054d0:	4602      	mov	r2, r0
 80054d2:	4b05      	ldr	r3, [pc, #20]	; (80054e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	0b5b      	lsrs	r3, r3, #13
 80054d8:	f003 0307 	and.w	r3, r3, #7
 80054dc:	4903      	ldr	r1, [pc, #12]	; (80054ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80054de:	5ccb      	ldrb	r3, [r1, r3]
 80054e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	bd80      	pop	{r7, pc}
 80054e8:	40023800 	.word	0x40023800
 80054ec:	0800a470 	.word	0x0800a470

080054f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b086      	sub	sp, #24
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80054f8:	2300      	movs	r3, #0
 80054fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80054fc:	2300      	movs	r3, #0
 80054fe:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0301 	and.w	r3, r3, #1
 8005508:	2b00      	cmp	r3, #0
 800550a:	d10b      	bne.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005514:	2b00      	cmp	r3, #0
 8005516:	d105      	bne.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005520:	2b00      	cmp	r3, #0
 8005522:	d075      	beq.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005524:	4b91      	ldr	r3, [pc, #580]	; (800576c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005526:	2200      	movs	r2, #0
 8005528:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800552a:	f7fd fe8b 	bl	8003244 <HAL_GetTick>
 800552e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005530:	e008      	b.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005532:	f7fd fe87 	bl	8003244 <HAL_GetTick>
 8005536:	4602      	mov	r2, r0
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	1ad3      	subs	r3, r2, r3
 800553c:	2b02      	cmp	r3, #2
 800553e:	d901      	bls.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005540:	2303      	movs	r3, #3
 8005542:	e189      	b.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005544:	4b8a      	ldr	r3, [pc, #552]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800554c:	2b00      	cmp	r3, #0
 800554e:	d1f0      	bne.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f003 0301 	and.w	r3, r3, #1
 8005558:	2b00      	cmp	r3, #0
 800555a:	d009      	beq.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	019a      	lsls	r2, r3, #6
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	071b      	lsls	r3, r3, #28
 8005568:	4981      	ldr	r1, [pc, #516]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800556a:	4313      	orrs	r3, r2
 800556c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 0302 	and.w	r3, r3, #2
 8005578:	2b00      	cmp	r3, #0
 800557a:	d01f      	beq.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800557c:	4b7c      	ldr	r3, [pc, #496]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800557e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005582:	0f1b      	lsrs	r3, r3, #28
 8005584:	f003 0307 	and.w	r3, r3, #7
 8005588:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	019a      	lsls	r2, r3, #6
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	061b      	lsls	r3, r3, #24
 8005596:	431a      	orrs	r2, r3
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	071b      	lsls	r3, r3, #28
 800559c:	4974      	ldr	r1, [pc, #464]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800559e:	4313      	orrs	r3, r2
 80055a0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80055a4:	4b72      	ldr	r3, [pc, #456]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80055a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055aa:	f023 021f 	bic.w	r2, r3, #31
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	69db      	ldr	r3, [r3, #28]
 80055b2:	3b01      	subs	r3, #1
 80055b4:	496e      	ldr	r1, [pc, #440]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80055b6:	4313      	orrs	r3, r2
 80055b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d00d      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	019a      	lsls	r2, r3, #6
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	68db      	ldr	r3, [r3, #12]
 80055d2:	061b      	lsls	r3, r3, #24
 80055d4:	431a      	orrs	r2, r3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	071b      	lsls	r3, r3, #28
 80055dc:	4964      	ldr	r1, [pc, #400]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80055de:	4313      	orrs	r3, r2
 80055e0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80055e4:	4b61      	ldr	r3, [pc, #388]	; (800576c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80055e6:	2201      	movs	r2, #1
 80055e8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80055ea:	f7fd fe2b 	bl	8003244 <HAL_GetTick>
 80055ee:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80055f0:	e008      	b.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80055f2:	f7fd fe27 	bl	8003244 <HAL_GetTick>
 80055f6:	4602      	mov	r2, r0
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	1ad3      	subs	r3, r2, r3
 80055fc:	2b02      	cmp	r3, #2
 80055fe:	d901      	bls.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005600:	2303      	movs	r3, #3
 8005602:	e129      	b.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005604:	4b5a      	ldr	r3, [pc, #360]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800560c:	2b00      	cmp	r3, #0
 800560e:	d0f0      	beq.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 0304 	and.w	r3, r3, #4
 8005618:	2b00      	cmp	r3, #0
 800561a:	d105      	bne.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005624:	2b00      	cmp	r3, #0
 8005626:	d079      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005628:	4b52      	ldr	r3, [pc, #328]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800562a:	2200      	movs	r2, #0
 800562c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800562e:	f7fd fe09 	bl	8003244 <HAL_GetTick>
 8005632:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005634:	e008      	b.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005636:	f7fd fe05 	bl	8003244 <HAL_GetTick>
 800563a:	4602      	mov	r2, r0
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	1ad3      	subs	r3, r2, r3
 8005640:	2b02      	cmp	r3, #2
 8005642:	d901      	bls.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005644:	2303      	movs	r3, #3
 8005646:	e107      	b.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005648:	4b49      	ldr	r3, [pc, #292]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005650:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005654:	d0ef      	beq.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f003 0304 	and.w	r3, r3, #4
 800565e:	2b00      	cmp	r3, #0
 8005660:	d020      	beq.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005662:	4b43      	ldr	r3, [pc, #268]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005668:	0f1b      	lsrs	r3, r3, #28
 800566a:	f003 0307 	and.w	r3, r3, #7
 800566e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	691b      	ldr	r3, [r3, #16]
 8005674:	019a      	lsls	r2, r3, #6
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	695b      	ldr	r3, [r3, #20]
 800567a:	061b      	lsls	r3, r3, #24
 800567c:	431a      	orrs	r2, r3
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	071b      	lsls	r3, r3, #28
 8005682:	493b      	ldr	r1, [pc, #236]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005684:	4313      	orrs	r3, r2
 8005686:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800568a:	4b39      	ldr	r3, [pc, #228]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800568c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005690:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6a1b      	ldr	r3, [r3, #32]
 8005698:	3b01      	subs	r3, #1
 800569a:	021b      	lsls	r3, r3, #8
 800569c:	4934      	ldr	r1, [pc, #208]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800569e:	4313      	orrs	r3, r2
 80056a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 0308 	and.w	r3, r3, #8
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d01e      	beq.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80056b0:	4b2f      	ldr	r3, [pc, #188]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80056b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056b6:	0e1b      	lsrs	r3, r3, #24
 80056b8:	f003 030f 	and.w	r3, r3, #15
 80056bc:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	691b      	ldr	r3, [r3, #16]
 80056c2:	019a      	lsls	r2, r3, #6
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	061b      	lsls	r3, r3, #24
 80056c8:	431a      	orrs	r2, r3
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	699b      	ldr	r3, [r3, #24]
 80056ce:	071b      	lsls	r3, r3, #28
 80056d0:	4927      	ldr	r1, [pc, #156]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80056d2:	4313      	orrs	r3, r2
 80056d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80056d8:	4b25      	ldr	r3, [pc, #148]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80056da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056de:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e6:	4922      	ldr	r1, [pc, #136]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80056e8:	4313      	orrs	r3, r2
 80056ea:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80056ee:	4b21      	ldr	r3, [pc, #132]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80056f0:	2201      	movs	r2, #1
 80056f2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80056f4:	f7fd fda6 	bl	8003244 <HAL_GetTick>
 80056f8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80056fa:	e008      	b.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80056fc:	f7fd fda2 	bl	8003244 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	2b02      	cmp	r3, #2
 8005708:	d901      	bls.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e0a4      	b.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800570e:	4b18      	ldr	r3, [pc, #96]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005716:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800571a:	d1ef      	bne.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 0320 	and.w	r3, r3, #32
 8005724:	2b00      	cmp	r3, #0
 8005726:	f000 808b 	beq.w	8005840 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800572a:	2300      	movs	r3, #0
 800572c:	60fb      	str	r3, [r7, #12]
 800572e:	4b10      	ldr	r3, [pc, #64]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005732:	4a0f      	ldr	r2, [pc, #60]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005734:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005738:	6413      	str	r3, [r2, #64]	; 0x40
 800573a:	4b0d      	ldr	r3, [pc, #52]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800573c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800573e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005742:	60fb      	str	r3, [r7, #12]
 8005744:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005746:	4b0c      	ldr	r3, [pc, #48]	; (8005778 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a0b      	ldr	r2, [pc, #44]	; (8005778 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800574c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005750:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005752:	f7fd fd77 	bl	8003244 <HAL_GetTick>
 8005756:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005758:	e010      	b.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800575a:	f7fd fd73 	bl	8003244 <HAL_GetTick>
 800575e:	4602      	mov	r2, r0
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	1ad3      	subs	r3, r2, r3
 8005764:	2b02      	cmp	r3, #2
 8005766:	d909      	bls.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005768:	2303      	movs	r3, #3
 800576a:	e075      	b.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800576c:	42470068 	.word	0x42470068
 8005770:	40023800 	.word	0x40023800
 8005774:	42470070 	.word	0x42470070
 8005778:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800577c:	4b38      	ldr	r3, [pc, #224]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005784:	2b00      	cmp	r3, #0
 8005786:	d0e8      	beq.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005788:	4b36      	ldr	r3, [pc, #216]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800578a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800578c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005790:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d02f      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800579c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057a0:	693a      	ldr	r2, [r7, #16]
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d028      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80057a6:	4b2f      	ldr	r3, [pc, #188]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80057a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057ae:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80057b0:	4b2d      	ldr	r3, [pc, #180]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80057b2:	2201      	movs	r2, #1
 80057b4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80057b6:	4b2c      	ldr	r3, [pc, #176]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80057b8:	2200      	movs	r2, #0
 80057ba:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80057bc:	4a29      	ldr	r2, [pc, #164]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80057c2:	4b28      	ldr	r3, [pc, #160]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80057c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057c6:	f003 0301 	and.w	r3, r3, #1
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d114      	bne.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80057ce:	f7fd fd39 	bl	8003244 <HAL_GetTick>
 80057d2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057d4:	e00a      	b.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057d6:	f7fd fd35 	bl	8003244 <HAL_GetTick>
 80057da:	4602      	mov	r2, r0
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	1ad3      	subs	r3, r2, r3
 80057e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d901      	bls.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80057e8:	2303      	movs	r3, #3
 80057ea:	e035      	b.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057ec:	4b1d      	ldr	r3, [pc, #116]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80057ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057f0:	f003 0302 	and.w	r3, r3, #2
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d0ee      	beq.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005800:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005804:	d10d      	bne.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005806:	4b17      	ldr	r3, [pc, #92]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005812:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005816:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800581a:	4912      	ldr	r1, [pc, #72]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800581c:	4313      	orrs	r3, r2
 800581e:	608b      	str	r3, [r1, #8]
 8005820:	e005      	b.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8005822:	4b10      	ldr	r3, [pc, #64]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	4a0f      	ldr	r2, [pc, #60]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005828:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800582c:	6093      	str	r3, [r2, #8]
 800582e:	4b0d      	ldr	r3, [pc, #52]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005830:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005836:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800583a:	490a      	ldr	r1, [pc, #40]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800583c:	4313      	orrs	r3, r2
 800583e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f003 0310 	and.w	r3, r3, #16
 8005848:	2b00      	cmp	r3, #0
 800584a:	d004      	beq.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8005852:	4b06      	ldr	r3, [pc, #24]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005854:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005856:	2300      	movs	r3, #0
}
 8005858:	4618      	mov	r0, r3
 800585a:	3718      	adds	r7, #24
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}
 8005860:	40007000 	.word	0x40007000
 8005864:	40023800 	.word	0x40023800
 8005868:	42470e40 	.word	0x42470e40
 800586c:	424711e0 	.word	0x424711e0

08005870 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005878:	2301      	movs	r3, #1
 800587a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d101      	bne.n	8005886 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	e066      	b.n	8005954 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	7f5b      	ldrb	r3, [r3, #29]
 800588a:	b2db      	uxtb	r3, r3
 800588c:	2b00      	cmp	r3, #0
 800588e:	d105      	bne.n	800589c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2200      	movs	r2, #0
 8005894:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f7fc fe86 	bl	80025a8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2202      	movs	r2, #2
 80058a0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	22ca      	movs	r2, #202	; 0xca
 80058a8:	625a      	str	r2, [r3, #36]	; 0x24
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	2253      	movs	r2, #83	; 0x53
 80058b0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f000 fa45 	bl	8005d42 <RTC_EnterInitMode>
 80058b8:	4603      	mov	r3, r0
 80058ba:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80058bc:	7bfb      	ldrb	r3, [r7, #15]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d12c      	bne.n	800591c <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	687a      	ldr	r2, [r7, #4]
 80058ca:	6812      	ldr	r2, [r2, #0]
 80058cc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80058d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058d4:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	6899      	ldr	r1, [r3, #8]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	685a      	ldr	r2, [r3, #4]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	691b      	ldr	r3, [r3, #16]
 80058e4:	431a      	orrs	r2, r3
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	695b      	ldr	r3, [r3, #20]
 80058ea:	431a      	orrs	r2, r3
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	430a      	orrs	r2, r1
 80058f2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	687a      	ldr	r2, [r7, #4]
 80058fa:	68d2      	ldr	r2, [r2, #12]
 80058fc:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	6919      	ldr	r1, [r3, #16]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	689b      	ldr	r3, [r3, #8]
 8005908:	041a      	lsls	r2, r3, #16
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	430a      	orrs	r2, r1
 8005910:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f000 fa4c 	bl	8005db0 <RTC_ExitInitMode>
 8005918:	4603      	mov	r3, r0
 800591a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800591c:	7bfb      	ldrb	r3, [r7, #15]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d113      	bne.n	800594a <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005930:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	699a      	ldr	r2, [r3, #24]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	430a      	orrs	r2, r1
 8005942:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	22ff      	movs	r2, #255	; 0xff
 8005950:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8005952:	7bfb      	ldrb	r3, [r7, #15]
}
 8005954:	4618      	mov	r0, r3
 8005956:	3710      	adds	r7, #16
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}

0800595c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800595c:	b590      	push	{r4, r7, lr}
 800595e:	b087      	sub	sp, #28
 8005960:	af00      	add	r7, sp, #0
 8005962:	60f8      	str	r0, [r7, #12]
 8005964:	60b9      	str	r1, [r7, #8]
 8005966:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005968:	2300      	movs	r3, #0
 800596a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	7f1b      	ldrb	r3, [r3, #28]
 8005970:	2b01      	cmp	r3, #1
 8005972:	d101      	bne.n	8005978 <HAL_RTC_SetTime+0x1c>
 8005974:	2302      	movs	r3, #2
 8005976:	e087      	b.n	8005a88 <HAL_RTC_SetTime+0x12c>
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2201      	movs	r2, #1
 800597c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2202      	movs	r2, #2
 8005982:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d126      	bne.n	80059d8 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005994:	2b00      	cmp	r3, #0
 8005996:	d102      	bne.n	800599e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	2200      	movs	r2, #0
 800599c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	781b      	ldrb	r3, [r3, #0]
 80059a2:	4618      	mov	r0, r3
 80059a4:	f000 fa29 	bl	8005dfa <RTC_ByteToBcd2>
 80059a8:	4603      	mov	r3, r0
 80059aa:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	785b      	ldrb	r3, [r3, #1]
 80059b0:	4618      	mov	r0, r3
 80059b2:	f000 fa22 	bl	8005dfa <RTC_ByteToBcd2>
 80059b6:	4603      	mov	r3, r0
 80059b8:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80059ba:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	789b      	ldrb	r3, [r3, #2]
 80059c0:	4618      	mov	r0, r3
 80059c2:	f000 fa1a 	bl	8005dfa <RTC_ByteToBcd2>
 80059c6:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80059c8:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	78db      	ldrb	r3, [r3, #3]
 80059d0:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80059d2:	4313      	orrs	r3, r2
 80059d4:	617b      	str	r3, [r7, #20]
 80059d6:	e018      	b.n	8005a0a <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d102      	bne.n	80059ec <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	2200      	movs	r2, #0
 80059ea:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	781b      	ldrb	r3, [r3, #0]
 80059f0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	785b      	ldrb	r3, [r3, #1]
 80059f6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80059f8:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80059fa:	68ba      	ldr	r2, [r7, #8]
 80059fc:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80059fe:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	78db      	ldrb	r3, [r3, #3]
 8005a04:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005a06:	4313      	orrs	r3, r2
 8005a08:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	22ca      	movs	r2, #202	; 0xca
 8005a10:	625a      	str	r2, [r3, #36]	; 0x24
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	2253      	movs	r2, #83	; 0x53
 8005a18:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005a1a:	68f8      	ldr	r0, [r7, #12]
 8005a1c:	f000 f991 	bl	8005d42 <RTC_EnterInitMode>
 8005a20:	4603      	mov	r3, r0
 8005a22:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005a24:	7cfb      	ldrb	r3, [r7, #19]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d120      	bne.n	8005a6c <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005a34:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005a38:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	689a      	ldr	r2, [r3, #8]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005a48:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	6899      	ldr	r1, [r3, #8]
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	68da      	ldr	r2, [r3, #12]
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	431a      	orrs	r2, r3
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	430a      	orrs	r2, r1
 8005a60:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005a62:	68f8      	ldr	r0, [r7, #12]
 8005a64:	f000 f9a4 	bl	8005db0 <RTC_ExitInitMode>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005a6c:	7cfb      	ldrb	r3, [r7, #19]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d102      	bne.n	8005a78 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2201      	movs	r2, #1
 8005a76:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	22ff      	movs	r2, #255	; 0xff
 8005a7e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2200      	movs	r2, #0
 8005a84:	771a      	strb	r2, [r3, #28]

  return status;
 8005a86:	7cfb      	ldrb	r3, [r7, #19]
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	371c      	adds	r7, #28
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd90      	pop	{r4, r7, pc}

08005a90 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b086      	sub	sp, #24
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	60f8      	str	r0, [r7, #12]
 8005a98:	60b9      	str	r1, [r7, #8]
 8005a9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	691b      	ldr	r3, [r3, #16]
 8005ab0:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005ac2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005ac6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	0c1b      	lsrs	r3, r3, #16
 8005acc:	b2db      	uxtb	r3, r3
 8005ace:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ad2:	b2da      	uxtb	r2, r3
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	0a1b      	lsrs	r3, r3, #8
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ae2:	b2da      	uxtb	r2, r3
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005af0:	b2da      	uxtb	r2, r3
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	0d9b      	lsrs	r3, r3, #22
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	f003 0301 	and.w	r3, r3, #1
 8005b00:	b2da      	uxtb	r2, r3
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d11a      	bne.n	8005b42 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	781b      	ldrb	r3, [r3, #0]
 8005b10:	4618      	mov	r0, r3
 8005b12:	f000 f98f 	bl	8005e34 <RTC_Bcd2ToByte>
 8005b16:	4603      	mov	r3, r0
 8005b18:	461a      	mov	r2, r3
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	785b      	ldrb	r3, [r3, #1]
 8005b22:	4618      	mov	r0, r3
 8005b24:	f000 f986 	bl	8005e34 <RTC_Bcd2ToByte>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	461a      	mov	r2, r3
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	789b      	ldrb	r3, [r3, #2]
 8005b34:	4618      	mov	r0, r3
 8005b36:	f000 f97d 	bl	8005e34 <RTC_Bcd2ToByte>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	461a      	mov	r2, r3
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005b42:	2300      	movs	r3, #0
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3718      	adds	r7, #24
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}

08005b4c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005b4c:	b590      	push	{r4, r7, lr}
 8005b4e:	b087      	sub	sp, #28
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	7f1b      	ldrb	r3, [r3, #28]
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d101      	bne.n	8005b68 <HAL_RTC_SetDate+0x1c>
 8005b64:	2302      	movs	r3, #2
 8005b66:	e071      	b.n	8005c4c <HAL_RTC_SetDate+0x100>
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2202      	movs	r2, #2
 8005b72:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d10e      	bne.n	8005b98 <HAL_RTC_SetDate+0x4c>
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	785b      	ldrb	r3, [r3, #1]
 8005b7e:	f003 0310 	and.w	r3, r3, #16
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d008      	beq.n	8005b98 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	785b      	ldrb	r3, [r3, #1]
 8005b8a:	f023 0310 	bic.w	r3, r3, #16
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	330a      	adds	r3, #10
 8005b92:	b2da      	uxtb	r2, r3
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d11c      	bne.n	8005bd8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	78db      	ldrb	r3, [r3, #3]
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f000 f929 	bl	8005dfa <RTC_ByteToBcd2>
 8005ba8:	4603      	mov	r3, r0
 8005baa:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	785b      	ldrb	r3, [r3, #1]
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	f000 f922 	bl	8005dfa <RTC_ByteToBcd2>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005bba:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	789b      	ldrb	r3, [r3, #2]
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f000 f91a 	bl	8005dfa <RTC_ByteToBcd2>
 8005bc6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005bc8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	781b      	ldrb	r3, [r3, #0]
 8005bd0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	617b      	str	r3, [r7, #20]
 8005bd6:	e00e      	b.n	8005bf6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	78db      	ldrb	r3, [r3, #3]
 8005bdc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	785b      	ldrb	r3, [r3, #1]
 8005be2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005be4:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005be6:	68ba      	ldr	r2, [r7, #8]
 8005be8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005bea:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	781b      	ldrb	r3, [r3, #0]
 8005bf0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	22ca      	movs	r2, #202	; 0xca
 8005bfc:	625a      	str	r2, [r3, #36]	; 0x24
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	2253      	movs	r2, #83	; 0x53
 8005c04:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005c06:	68f8      	ldr	r0, [r7, #12]
 8005c08:	f000 f89b 	bl	8005d42 <RTC_EnterInitMode>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005c10:	7cfb      	ldrb	r3, [r7, #19]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d10c      	bne.n	8005c30 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005c20:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005c24:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005c26:	68f8      	ldr	r0, [r7, #12]
 8005c28:	f000 f8c2 	bl	8005db0 <RTC_ExitInitMode>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005c30:	7cfb      	ldrb	r3, [r7, #19]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d102      	bne.n	8005c3c <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	22ff      	movs	r2, #255	; 0xff
 8005c42:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2200      	movs	r2, #0
 8005c48:	771a      	strb	r2, [r3, #28]

  return status;
 8005c4a:	7cfb      	ldrb	r3, [r7, #19]
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	371c      	adds	r7, #28
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd90      	pop	{r4, r7, pc}

08005c54 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b086      	sub	sp, #24
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	60f8      	str	r0, [r7, #12]
 8005c5c:	60b9      	str	r1, [r7, #8]
 8005c5e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005c60:	2300      	movs	r3, #0
 8005c62:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005c6e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005c72:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	0c1b      	lsrs	r3, r3, #16
 8005c78:	b2da      	uxtb	r2, r3
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	0a1b      	lsrs	r3, r3, #8
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	f003 031f 	and.w	r3, r3, #31
 8005c88:	b2da      	uxtb	r2, r3
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c96:	b2da      	uxtb	r2, r3
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	0b5b      	lsrs	r3, r3, #13
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	f003 0307 	and.w	r3, r3, #7
 8005ca6:	b2da      	uxtb	r2, r3
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d11a      	bne.n	8005ce8 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	78db      	ldrb	r3, [r3, #3]
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f000 f8bc 	bl	8005e34 <RTC_Bcd2ToByte>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	785b      	ldrb	r3, [r3, #1]
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f000 f8b3 	bl	8005e34 <RTC_Bcd2ToByte>
 8005cce:	4603      	mov	r3, r0
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	789b      	ldrb	r3, [r3, #2]
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f000 f8aa 	bl	8005e34 <RTC_Bcd2ToByte>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005ce8:	2300      	movs	r3, #0
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	3718      	adds	r7, #24
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}

08005cf2 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005cf2:	b580      	push	{r7, lr}
 8005cf4:	b084      	sub	sp, #16
 8005cf6:	af00      	add	r7, sp, #0
 8005cf8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	68da      	ldr	r2, [r3, #12]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005d0c:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005d0e:	f7fd fa99 	bl	8003244 <HAL_GetTick>
 8005d12:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005d14:	e009      	b.n	8005d2a <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005d16:	f7fd fa95 	bl	8003244 <HAL_GetTick>
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	1ad3      	subs	r3, r2, r3
 8005d20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d24:	d901      	bls.n	8005d2a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	e007      	b.n	8005d3a <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	68db      	ldr	r3, [r3, #12]
 8005d30:	f003 0320 	and.w	r3, r3, #32
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d0ee      	beq.n	8005d16 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005d38:	2300      	movs	r3, #0
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3710      	adds	r7, #16
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}

08005d42 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005d42:	b580      	push	{r7, lr}
 8005d44:	b084      	sub	sp, #16
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d122      	bne.n	8005da6 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	68da      	ldr	r2, [r3, #12]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005d6e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005d70:	f7fd fa68 	bl	8003244 <HAL_GetTick>
 8005d74:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005d76:	e00c      	b.n	8005d92 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005d78:	f7fd fa64 	bl	8003244 <HAL_GetTick>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	1ad3      	subs	r3, r2, r3
 8005d82:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d86:	d904      	bls.n	8005d92 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2204      	movs	r2, #4
 8005d8c:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d102      	bne.n	8005da6 <RTC_EnterInitMode+0x64>
 8005da0:	7bfb      	ldrb	r3, [r7, #15]
 8005da2:	2b01      	cmp	r3, #1
 8005da4:	d1e8      	bne.n	8005d78 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3710      	adds	r7, #16
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}

08005db0 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b084      	sub	sp, #16
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005db8:	2300      	movs	r3, #0
 8005dba:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	68da      	ldr	r2, [r3, #12]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005dca:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	f003 0320 	and.w	r3, r3, #32
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d10a      	bne.n	8005df0 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f7ff ff89 	bl	8005cf2 <HAL_RTC_WaitForSynchro>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d004      	beq.n	8005df0 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2204      	movs	r2, #4
 8005dea:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005dec:	2301      	movs	r3, #1
 8005dee:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	3710      	adds	r7, #16
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}

08005dfa <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005dfa:	b480      	push	{r7}
 8005dfc:	b085      	sub	sp, #20
 8005dfe:	af00      	add	r7, sp, #0
 8005e00:	4603      	mov	r3, r0
 8005e02:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8005e04:	2300      	movs	r3, #0
 8005e06:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8005e08:	e005      	b.n	8005e16 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005e0a:	7bfb      	ldrb	r3, [r7, #15]
 8005e0c:	3301      	adds	r3, #1
 8005e0e:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8005e10:	79fb      	ldrb	r3, [r7, #7]
 8005e12:	3b0a      	subs	r3, #10
 8005e14:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005e16:	79fb      	ldrb	r3, [r7, #7]
 8005e18:	2b09      	cmp	r3, #9
 8005e1a:	d8f6      	bhi.n	8005e0a <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005e1c:	7bfb      	ldrb	r3, [r7, #15]
 8005e1e:	011b      	lsls	r3, r3, #4
 8005e20:	b2da      	uxtb	r2, r3
 8005e22:	79fb      	ldrb	r3, [r7, #7]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	b2db      	uxtb	r3, r3
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	3714      	adds	r7, #20
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e32:	4770      	bx	lr

08005e34 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b085      	sub	sp, #20
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8005e42:	79fb      	ldrb	r3, [r7, #7]
 8005e44:	091b      	lsrs	r3, r3, #4
 8005e46:	b2db      	uxtb	r3, r3
 8005e48:	461a      	mov	r2, r3
 8005e4a:	0092      	lsls	r2, r2, #2
 8005e4c:	4413      	add	r3, r2
 8005e4e:	005b      	lsls	r3, r3, #1
 8005e50:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8005e52:	79fb      	ldrb	r3, [r7, #7]
 8005e54:	f003 030f 	and.w	r3, r3, #15
 8005e58:	b2da      	uxtb	r2, r3
 8005e5a:	7bfb      	ldrb	r3, [r7, #15]
 8005e5c:	4413      	add	r3, r2
 8005e5e:	b2db      	uxtb	r3, r3
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3714      	adds	r7, #20
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr

08005e6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b082      	sub	sp, #8
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d101      	bne.n	8005e7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e041      	b.n	8005f02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d106      	bne.n	8005e98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f7fc fc28 	bl	80026e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2202      	movs	r2, #2
 8005e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	3304      	adds	r3, #4
 8005ea8:	4619      	mov	r1, r3
 8005eaa:	4610      	mov	r0, r2
 8005eac:	f000 ff0c 	bl	8006cc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2201      	movs	r2, #1
 8005edc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2201      	movs	r2, #1
 8005efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f00:	2300      	movs	r3, #0
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	3708      	adds	r7, #8
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}
	...

08005f0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b085      	sub	sp, #20
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d001      	beq.n	8005f24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e04e      	b.n	8005fc2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2202      	movs	r2, #2
 8005f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68da      	ldr	r2, [r3, #12]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f042 0201 	orr.w	r2, r2, #1
 8005f3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a23      	ldr	r2, [pc, #140]	; (8005fd0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d022      	beq.n	8005f8c <HAL_TIM_Base_Start_IT+0x80>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f4e:	d01d      	beq.n	8005f8c <HAL_TIM_Base_Start_IT+0x80>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a1f      	ldr	r2, [pc, #124]	; (8005fd4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d018      	beq.n	8005f8c <HAL_TIM_Base_Start_IT+0x80>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a1e      	ldr	r2, [pc, #120]	; (8005fd8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d013      	beq.n	8005f8c <HAL_TIM_Base_Start_IT+0x80>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a1c      	ldr	r2, [pc, #112]	; (8005fdc <HAL_TIM_Base_Start_IT+0xd0>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d00e      	beq.n	8005f8c <HAL_TIM_Base_Start_IT+0x80>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a1b      	ldr	r2, [pc, #108]	; (8005fe0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d009      	beq.n	8005f8c <HAL_TIM_Base_Start_IT+0x80>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a19      	ldr	r2, [pc, #100]	; (8005fe4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d004      	beq.n	8005f8c <HAL_TIM_Base_Start_IT+0x80>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a18      	ldr	r2, [pc, #96]	; (8005fe8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d111      	bne.n	8005fb0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	f003 0307 	and.w	r3, r3, #7
 8005f96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2b06      	cmp	r3, #6
 8005f9c:	d010      	beq.n	8005fc0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f042 0201 	orr.w	r2, r2, #1
 8005fac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fae:	e007      	b.n	8005fc0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f042 0201 	orr.w	r2, r2, #1
 8005fbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fc0:	2300      	movs	r3, #0
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3714      	adds	r7, #20
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fcc:	4770      	bx	lr
 8005fce:	bf00      	nop
 8005fd0:	40010000 	.word	0x40010000
 8005fd4:	40000400 	.word	0x40000400
 8005fd8:	40000800 	.word	0x40000800
 8005fdc:	40000c00 	.word	0x40000c00
 8005fe0:	40010400 	.word	0x40010400
 8005fe4:	40014000 	.word	0x40014000
 8005fe8:	40001800 	.word	0x40001800

08005fec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b082      	sub	sp, #8
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d101      	bne.n	8005ffe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e041      	b.n	8006082 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006004:	b2db      	uxtb	r3, r3
 8006006:	2b00      	cmp	r3, #0
 8006008:	d106      	bne.n	8006018 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2200      	movs	r2, #0
 800600e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f7fc faf2 	bl	80025fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2202      	movs	r2, #2
 800601c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	3304      	adds	r3, #4
 8006028:	4619      	mov	r1, r3
 800602a:	4610      	mov	r0, r2
 800602c:	f000 fe4c 	bl	8006cc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2201      	movs	r2, #1
 800607c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006080:	2300      	movs	r3, #0
}
 8006082:	4618      	mov	r0, r3
 8006084:	3708      	adds	r7, #8
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}
	...

0800608c <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006096:	2300      	movs	r3, #0
 8006098:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d109      	bne.n	80060b4 <HAL_TIM_PWM_Start_IT+0x28>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060a6:	b2db      	uxtb	r3, r3
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	bf14      	ite	ne
 80060ac:	2301      	movne	r3, #1
 80060ae:	2300      	moveq	r3, #0
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	e022      	b.n	80060fa <HAL_TIM_PWM_Start_IT+0x6e>
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	2b04      	cmp	r3, #4
 80060b8:	d109      	bne.n	80060ce <HAL_TIM_PWM_Start_IT+0x42>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	2b01      	cmp	r3, #1
 80060c4:	bf14      	ite	ne
 80060c6:	2301      	movne	r3, #1
 80060c8:	2300      	moveq	r3, #0
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	e015      	b.n	80060fa <HAL_TIM_PWM_Start_IT+0x6e>
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	2b08      	cmp	r3, #8
 80060d2:	d109      	bne.n	80060e8 <HAL_TIM_PWM_Start_IT+0x5c>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80060da:	b2db      	uxtb	r3, r3
 80060dc:	2b01      	cmp	r3, #1
 80060de:	bf14      	ite	ne
 80060e0:	2301      	movne	r3, #1
 80060e2:	2300      	moveq	r3, #0
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	e008      	b.n	80060fa <HAL_TIM_PWM_Start_IT+0x6e>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060ee:	b2db      	uxtb	r3, r3
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	bf14      	ite	ne
 80060f4:	2301      	movne	r3, #1
 80060f6:	2300      	moveq	r3, #0
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d001      	beq.n	8006102 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	e0c7      	b.n	8006292 <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d104      	bne.n	8006112 <HAL_TIM_PWM_Start_IT+0x86>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2202      	movs	r2, #2
 800610c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006110:	e013      	b.n	800613a <HAL_TIM_PWM_Start_IT+0xae>
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	2b04      	cmp	r3, #4
 8006116:	d104      	bne.n	8006122 <HAL_TIM_PWM_Start_IT+0x96>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2202      	movs	r2, #2
 800611c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006120:	e00b      	b.n	800613a <HAL_TIM_PWM_Start_IT+0xae>
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	2b08      	cmp	r3, #8
 8006126:	d104      	bne.n	8006132 <HAL_TIM_PWM_Start_IT+0xa6>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2202      	movs	r2, #2
 800612c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006130:	e003      	b.n	800613a <HAL_TIM_PWM_Start_IT+0xae>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2202      	movs	r2, #2
 8006136:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	2b0c      	cmp	r3, #12
 800613e:	d841      	bhi.n	80061c4 <HAL_TIM_PWM_Start_IT+0x138>
 8006140:	a201      	add	r2, pc, #4	; (adr r2, 8006148 <HAL_TIM_PWM_Start_IT+0xbc>)
 8006142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006146:	bf00      	nop
 8006148:	0800617d 	.word	0x0800617d
 800614c:	080061c5 	.word	0x080061c5
 8006150:	080061c5 	.word	0x080061c5
 8006154:	080061c5 	.word	0x080061c5
 8006158:	0800618f 	.word	0x0800618f
 800615c:	080061c5 	.word	0x080061c5
 8006160:	080061c5 	.word	0x080061c5
 8006164:	080061c5 	.word	0x080061c5
 8006168:	080061a1 	.word	0x080061a1
 800616c:	080061c5 	.word	0x080061c5
 8006170:	080061c5 	.word	0x080061c5
 8006174:	080061c5 	.word	0x080061c5
 8006178:	080061b3 	.word	0x080061b3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	68da      	ldr	r2, [r3, #12]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f042 0202 	orr.w	r2, r2, #2
 800618a:	60da      	str	r2, [r3, #12]
      break;
 800618c:	e01d      	b.n	80061ca <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	68da      	ldr	r2, [r3, #12]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f042 0204 	orr.w	r2, r2, #4
 800619c:	60da      	str	r2, [r3, #12]
      break;
 800619e:	e014      	b.n	80061ca <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	68da      	ldr	r2, [r3, #12]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f042 0208 	orr.w	r2, r2, #8
 80061ae:	60da      	str	r2, [r3, #12]
      break;
 80061b0:	e00b      	b.n	80061ca <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	68da      	ldr	r2, [r3, #12]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f042 0210 	orr.w	r2, r2, #16
 80061c0:	60da      	str	r2, [r3, #12]
      break;
 80061c2:	e002      	b.n	80061ca <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80061c4:	2301      	movs	r3, #1
 80061c6:	73fb      	strb	r3, [r7, #15]
      break;
 80061c8:	bf00      	nop
  }

  if (status == HAL_OK)
 80061ca:	7bfb      	ldrb	r3, [r7, #15]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d15f      	bne.n	8006290 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2201      	movs	r2, #1
 80061d6:	6839      	ldr	r1, [r7, #0]
 80061d8:	4618      	mov	r0, r3
 80061da:	f001 f989 	bl	80074f0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a2e      	ldr	r2, [pc, #184]	; (800629c <HAL_TIM_PWM_Start_IT+0x210>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d004      	beq.n	80061f2 <HAL_TIM_PWM_Start_IT+0x166>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a2c      	ldr	r2, [pc, #176]	; (80062a0 <HAL_TIM_PWM_Start_IT+0x214>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d101      	bne.n	80061f6 <HAL_TIM_PWM_Start_IT+0x16a>
 80061f2:	2301      	movs	r3, #1
 80061f4:	e000      	b.n	80061f8 <HAL_TIM_PWM_Start_IT+0x16c>
 80061f6:	2300      	movs	r3, #0
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d007      	beq.n	800620c <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800620a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a22      	ldr	r2, [pc, #136]	; (800629c <HAL_TIM_PWM_Start_IT+0x210>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d022      	beq.n	800625c <HAL_TIM_PWM_Start_IT+0x1d0>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800621e:	d01d      	beq.n	800625c <HAL_TIM_PWM_Start_IT+0x1d0>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a1f      	ldr	r2, [pc, #124]	; (80062a4 <HAL_TIM_PWM_Start_IT+0x218>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d018      	beq.n	800625c <HAL_TIM_PWM_Start_IT+0x1d0>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a1e      	ldr	r2, [pc, #120]	; (80062a8 <HAL_TIM_PWM_Start_IT+0x21c>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d013      	beq.n	800625c <HAL_TIM_PWM_Start_IT+0x1d0>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a1c      	ldr	r2, [pc, #112]	; (80062ac <HAL_TIM_PWM_Start_IT+0x220>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d00e      	beq.n	800625c <HAL_TIM_PWM_Start_IT+0x1d0>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a17      	ldr	r2, [pc, #92]	; (80062a0 <HAL_TIM_PWM_Start_IT+0x214>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d009      	beq.n	800625c <HAL_TIM_PWM_Start_IT+0x1d0>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a18      	ldr	r2, [pc, #96]	; (80062b0 <HAL_TIM_PWM_Start_IT+0x224>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d004      	beq.n	800625c <HAL_TIM_PWM_Start_IT+0x1d0>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a17      	ldr	r2, [pc, #92]	; (80062b4 <HAL_TIM_PWM_Start_IT+0x228>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d111      	bne.n	8006280 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	f003 0307 	and.w	r3, r3, #7
 8006266:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	2b06      	cmp	r3, #6
 800626c:	d010      	beq.n	8006290 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f042 0201 	orr.w	r2, r2, #1
 800627c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800627e:	e007      	b.n	8006290 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f042 0201 	orr.w	r2, r2, #1
 800628e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006290:	7bfb      	ldrb	r3, [r7, #15]
}
 8006292:	4618      	mov	r0, r3
 8006294:	3710      	adds	r7, #16
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}
 800629a:	bf00      	nop
 800629c:	40010000 	.word	0x40010000
 80062a0:	40010400 	.word	0x40010400
 80062a4:	40000400 	.word	0x40000400
 80062a8:	40000800 	.word	0x40000800
 80062ac:	40000c00 	.word	0x40000c00
 80062b0:	40014000 	.word	0x40014000
 80062b4:	40001800 	.word	0x40001800

080062b8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b082      	sub	sp, #8
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d101      	bne.n	80062ca <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e041      	b.n	800634e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062d0:	b2db      	uxtb	r3, r3
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d106      	bne.n	80062e4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2200      	movs	r2, #0
 80062da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f7fc f9b2 	bl	8002648 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2202      	movs	r2, #2
 80062e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	3304      	adds	r3, #4
 80062f4:	4619      	mov	r1, r3
 80062f6:	4610      	mov	r0, r2
 80062f8:	f000 fce6 	bl	8006cc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2201      	movs	r2, #1
 8006310:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2201      	movs	r2, #1
 8006318:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2201      	movs	r2, #1
 8006330:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2201      	movs	r2, #1
 8006338:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2201      	movs	r2, #1
 8006340:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2201      	movs	r2, #1
 8006348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800634c:	2300      	movs	r3, #0
}
 800634e:	4618      	mov	r0, r3
 8006350:	3708      	adds	r7, #8
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}
	...

08006358 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b084      	sub	sp, #16
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006362:	2300      	movs	r3, #0
 8006364:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d104      	bne.n	8006376 <HAL_TIM_IC_Start_IT+0x1e>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006372:	b2db      	uxtb	r3, r3
 8006374:	e013      	b.n	800639e <HAL_TIM_IC_Start_IT+0x46>
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	2b04      	cmp	r3, #4
 800637a:	d104      	bne.n	8006386 <HAL_TIM_IC_Start_IT+0x2e>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006382:	b2db      	uxtb	r3, r3
 8006384:	e00b      	b.n	800639e <HAL_TIM_IC_Start_IT+0x46>
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	2b08      	cmp	r3, #8
 800638a:	d104      	bne.n	8006396 <HAL_TIM_IC_Start_IT+0x3e>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006392:	b2db      	uxtb	r3, r3
 8006394:	e003      	b.n	800639e <HAL_TIM_IC_Start_IT+0x46>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800639c:	b2db      	uxtb	r3, r3
 800639e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d104      	bne.n	80063b0 <HAL_TIM_IC_Start_IT+0x58>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	e013      	b.n	80063d8 <HAL_TIM_IC_Start_IT+0x80>
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	2b04      	cmp	r3, #4
 80063b4:	d104      	bne.n	80063c0 <HAL_TIM_IC_Start_IT+0x68>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	e00b      	b.n	80063d8 <HAL_TIM_IC_Start_IT+0x80>
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	2b08      	cmp	r3, #8
 80063c4:	d104      	bne.n	80063d0 <HAL_TIM_IC_Start_IT+0x78>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	e003      	b.n	80063d8 <HAL_TIM_IC_Start_IT+0x80>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80063d6:	b2db      	uxtb	r3, r3
 80063d8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80063da:	7bbb      	ldrb	r3, [r7, #14]
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d102      	bne.n	80063e6 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80063e0:	7b7b      	ldrb	r3, [r7, #13]
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d001      	beq.n	80063ea <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e0cc      	b.n	8006584 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d104      	bne.n	80063fa <HAL_TIM_IC_Start_IT+0xa2>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2202      	movs	r2, #2
 80063f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063f8:	e013      	b.n	8006422 <HAL_TIM_IC_Start_IT+0xca>
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	2b04      	cmp	r3, #4
 80063fe:	d104      	bne.n	800640a <HAL_TIM_IC_Start_IT+0xb2>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2202      	movs	r2, #2
 8006404:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006408:	e00b      	b.n	8006422 <HAL_TIM_IC_Start_IT+0xca>
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	2b08      	cmp	r3, #8
 800640e:	d104      	bne.n	800641a <HAL_TIM_IC_Start_IT+0xc2>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2202      	movs	r2, #2
 8006414:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006418:	e003      	b.n	8006422 <HAL_TIM_IC_Start_IT+0xca>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2202      	movs	r2, #2
 800641e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d104      	bne.n	8006432 <HAL_TIM_IC_Start_IT+0xda>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2202      	movs	r2, #2
 800642c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006430:	e013      	b.n	800645a <HAL_TIM_IC_Start_IT+0x102>
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	2b04      	cmp	r3, #4
 8006436:	d104      	bne.n	8006442 <HAL_TIM_IC_Start_IT+0xea>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2202      	movs	r2, #2
 800643c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006440:	e00b      	b.n	800645a <HAL_TIM_IC_Start_IT+0x102>
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	2b08      	cmp	r3, #8
 8006446:	d104      	bne.n	8006452 <HAL_TIM_IC_Start_IT+0xfa>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2202      	movs	r2, #2
 800644c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006450:	e003      	b.n	800645a <HAL_TIM_IC_Start_IT+0x102>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2202      	movs	r2, #2
 8006456:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	2b0c      	cmp	r3, #12
 800645e:	d841      	bhi.n	80064e4 <HAL_TIM_IC_Start_IT+0x18c>
 8006460:	a201      	add	r2, pc, #4	; (adr r2, 8006468 <HAL_TIM_IC_Start_IT+0x110>)
 8006462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006466:	bf00      	nop
 8006468:	0800649d 	.word	0x0800649d
 800646c:	080064e5 	.word	0x080064e5
 8006470:	080064e5 	.word	0x080064e5
 8006474:	080064e5 	.word	0x080064e5
 8006478:	080064af 	.word	0x080064af
 800647c:	080064e5 	.word	0x080064e5
 8006480:	080064e5 	.word	0x080064e5
 8006484:	080064e5 	.word	0x080064e5
 8006488:	080064c1 	.word	0x080064c1
 800648c:	080064e5 	.word	0x080064e5
 8006490:	080064e5 	.word	0x080064e5
 8006494:	080064e5 	.word	0x080064e5
 8006498:	080064d3 	.word	0x080064d3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	68da      	ldr	r2, [r3, #12]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f042 0202 	orr.w	r2, r2, #2
 80064aa:	60da      	str	r2, [r3, #12]
      break;
 80064ac:	e01d      	b.n	80064ea <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	68da      	ldr	r2, [r3, #12]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f042 0204 	orr.w	r2, r2, #4
 80064bc:	60da      	str	r2, [r3, #12]
      break;
 80064be:	e014      	b.n	80064ea <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	68da      	ldr	r2, [r3, #12]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f042 0208 	orr.w	r2, r2, #8
 80064ce:	60da      	str	r2, [r3, #12]
      break;
 80064d0:	e00b      	b.n	80064ea <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	68da      	ldr	r2, [r3, #12]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f042 0210 	orr.w	r2, r2, #16
 80064e0:	60da      	str	r2, [r3, #12]
      break;
 80064e2:	e002      	b.n	80064ea <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80064e4:	2301      	movs	r3, #1
 80064e6:	73fb      	strb	r3, [r7, #15]
      break;
 80064e8:	bf00      	nop
  }

  if (status == HAL_OK)
 80064ea:	7bfb      	ldrb	r3, [r7, #15]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d148      	bne.n	8006582 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	2201      	movs	r2, #1
 80064f6:	6839      	ldr	r1, [r7, #0]
 80064f8:	4618      	mov	r0, r3
 80064fa:	f000 fff9 	bl	80074f0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a22      	ldr	r2, [pc, #136]	; (800658c <HAL_TIM_IC_Start_IT+0x234>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d022      	beq.n	800654e <HAL_TIM_IC_Start_IT+0x1f6>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006510:	d01d      	beq.n	800654e <HAL_TIM_IC_Start_IT+0x1f6>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a1e      	ldr	r2, [pc, #120]	; (8006590 <HAL_TIM_IC_Start_IT+0x238>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d018      	beq.n	800654e <HAL_TIM_IC_Start_IT+0x1f6>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a1c      	ldr	r2, [pc, #112]	; (8006594 <HAL_TIM_IC_Start_IT+0x23c>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d013      	beq.n	800654e <HAL_TIM_IC_Start_IT+0x1f6>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a1b      	ldr	r2, [pc, #108]	; (8006598 <HAL_TIM_IC_Start_IT+0x240>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d00e      	beq.n	800654e <HAL_TIM_IC_Start_IT+0x1f6>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a19      	ldr	r2, [pc, #100]	; (800659c <HAL_TIM_IC_Start_IT+0x244>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d009      	beq.n	800654e <HAL_TIM_IC_Start_IT+0x1f6>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a18      	ldr	r2, [pc, #96]	; (80065a0 <HAL_TIM_IC_Start_IT+0x248>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d004      	beq.n	800654e <HAL_TIM_IC_Start_IT+0x1f6>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a16      	ldr	r2, [pc, #88]	; (80065a4 <HAL_TIM_IC_Start_IT+0x24c>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d111      	bne.n	8006572 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	689b      	ldr	r3, [r3, #8]
 8006554:	f003 0307 	and.w	r3, r3, #7
 8006558:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	2b06      	cmp	r3, #6
 800655e:	d010      	beq.n	8006582 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f042 0201 	orr.w	r2, r2, #1
 800656e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006570:	e007      	b.n	8006582 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f042 0201 	orr.w	r2, r2, #1
 8006580:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006582:	7bfb      	ldrb	r3, [r7, #15]
}
 8006584:	4618      	mov	r0, r3
 8006586:	3710      	adds	r7, #16
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}
 800658c:	40010000 	.word	0x40010000
 8006590:	40000400 	.word	0x40000400
 8006594:	40000800 	.word	0x40000800
 8006598:	40000c00 	.word	0x40000c00
 800659c:	40010400 	.word	0x40010400
 80065a0:	40014000 	.word	0x40014000
 80065a4:	40001800 	.word	0x40001800

080065a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b082      	sub	sp, #8
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	691b      	ldr	r3, [r3, #16]
 80065b6:	f003 0302 	and.w	r3, r3, #2
 80065ba:	2b02      	cmp	r3, #2
 80065bc:	d122      	bne.n	8006604 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	f003 0302 	and.w	r3, r3, #2
 80065c8:	2b02      	cmp	r3, #2
 80065ca:	d11b      	bne.n	8006604 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f06f 0202 	mvn.w	r2, #2
 80065d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2201      	movs	r2, #1
 80065da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	699b      	ldr	r3, [r3, #24]
 80065e2:	f003 0303 	and.w	r3, r3, #3
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d003      	beq.n	80065f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f7fc fcea 	bl	8002fc4 <HAL_TIM_IC_CaptureCallback>
 80065f0:	e005      	b.n	80065fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f000 fb4a 	bl	8006c8c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065f8:	6878      	ldr	r0, [r7, #4]
 80065fa:	f000 fb51 	bl	8006ca0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2200      	movs	r2, #0
 8006602:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	691b      	ldr	r3, [r3, #16]
 800660a:	f003 0304 	and.w	r3, r3, #4
 800660e:	2b04      	cmp	r3, #4
 8006610:	d122      	bne.n	8006658 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	68db      	ldr	r3, [r3, #12]
 8006618:	f003 0304 	and.w	r3, r3, #4
 800661c:	2b04      	cmp	r3, #4
 800661e:	d11b      	bne.n	8006658 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f06f 0204 	mvn.w	r2, #4
 8006628:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2202      	movs	r2, #2
 800662e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	699b      	ldr	r3, [r3, #24]
 8006636:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800663a:	2b00      	cmp	r3, #0
 800663c:	d003      	beq.n	8006646 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f7fc fcc0 	bl	8002fc4 <HAL_TIM_IC_CaptureCallback>
 8006644:	e005      	b.n	8006652 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 fb20 	bl	8006c8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f000 fb27 	bl	8006ca0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	691b      	ldr	r3, [r3, #16]
 800665e:	f003 0308 	and.w	r3, r3, #8
 8006662:	2b08      	cmp	r3, #8
 8006664:	d122      	bne.n	80066ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	68db      	ldr	r3, [r3, #12]
 800666c:	f003 0308 	and.w	r3, r3, #8
 8006670:	2b08      	cmp	r3, #8
 8006672:	d11b      	bne.n	80066ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f06f 0208 	mvn.w	r2, #8
 800667c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2204      	movs	r2, #4
 8006682:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	69db      	ldr	r3, [r3, #28]
 800668a:	f003 0303 	and.w	r3, r3, #3
 800668e:	2b00      	cmp	r3, #0
 8006690:	d003      	beq.n	800669a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f7fc fc96 	bl	8002fc4 <HAL_TIM_IC_CaptureCallback>
 8006698:	e005      	b.n	80066a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f000 faf6 	bl	8006c8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066a0:	6878      	ldr	r0, [r7, #4]
 80066a2:	f000 fafd 	bl	8006ca0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2200      	movs	r2, #0
 80066aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	691b      	ldr	r3, [r3, #16]
 80066b2:	f003 0310 	and.w	r3, r3, #16
 80066b6:	2b10      	cmp	r3, #16
 80066b8:	d122      	bne.n	8006700 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	68db      	ldr	r3, [r3, #12]
 80066c0:	f003 0310 	and.w	r3, r3, #16
 80066c4:	2b10      	cmp	r3, #16
 80066c6:	d11b      	bne.n	8006700 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f06f 0210 	mvn.w	r2, #16
 80066d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2208      	movs	r2, #8
 80066d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	69db      	ldr	r3, [r3, #28]
 80066de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d003      	beq.n	80066ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f7fc fc6c 	bl	8002fc4 <HAL_TIM_IC_CaptureCallback>
 80066ec:	e005      	b.n	80066fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f000 facc 	bl	8006c8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f000 fad3 	bl	8006ca0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2200      	movs	r2, #0
 80066fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	691b      	ldr	r3, [r3, #16]
 8006706:	f003 0301 	and.w	r3, r3, #1
 800670a:	2b01      	cmp	r3, #1
 800670c:	d10e      	bne.n	800672c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	68db      	ldr	r3, [r3, #12]
 8006714:	f003 0301 	and.w	r3, r3, #1
 8006718:	2b01      	cmp	r3, #1
 800671a:	d107      	bne.n	800672c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f06f 0201 	mvn.w	r2, #1
 8006724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f7fb f8fc 	bl	8001924 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	691b      	ldr	r3, [r3, #16]
 8006732:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006736:	2b80      	cmp	r3, #128	; 0x80
 8006738:	d10e      	bne.n	8006758 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006744:	2b80      	cmp	r3, #128	; 0x80
 8006746:	d107      	bne.n	8006758 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f000 ff78 	bl	8007648 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006762:	2b40      	cmp	r3, #64	; 0x40
 8006764:	d10e      	bne.n	8006784 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006770:	2b40      	cmp	r3, #64	; 0x40
 8006772:	d107      	bne.n	8006784 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800677c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f000 fa98 	bl	8006cb4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	691b      	ldr	r3, [r3, #16]
 800678a:	f003 0320 	and.w	r3, r3, #32
 800678e:	2b20      	cmp	r3, #32
 8006790:	d10e      	bne.n	80067b0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	68db      	ldr	r3, [r3, #12]
 8006798:	f003 0320 	and.w	r3, r3, #32
 800679c:	2b20      	cmp	r3, #32
 800679e:	d107      	bne.n	80067b0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f06f 0220 	mvn.w	r2, #32
 80067a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f000 ff42 	bl	8007634 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80067b0:	bf00      	nop
 80067b2:	3708      	adds	r7, #8
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b086      	sub	sp, #24
 80067bc:	af00      	add	r7, sp, #0
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	60b9      	str	r1, [r7, #8]
 80067c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067c4:	2300      	movs	r3, #0
 80067c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067ce:	2b01      	cmp	r3, #1
 80067d0:	d101      	bne.n	80067d6 <HAL_TIM_IC_ConfigChannel+0x1e>
 80067d2:	2302      	movs	r3, #2
 80067d4:	e088      	b.n	80068e8 <HAL_TIM_IC_ConfigChannel+0x130>
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2201      	movs	r2, #1
 80067da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d11b      	bne.n	800681c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	6818      	ldr	r0, [r3, #0]
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	6819      	ldr	r1, [r3, #0]
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	685a      	ldr	r2, [r3, #4]
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	f000 fcb8 	bl	8007168 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	699a      	ldr	r2, [r3, #24]
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f022 020c 	bic.w	r2, r2, #12
 8006806:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	6999      	ldr	r1, [r3, #24]
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	689a      	ldr	r2, [r3, #8]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	430a      	orrs	r2, r1
 8006818:	619a      	str	r2, [r3, #24]
 800681a:	e060      	b.n	80068de <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2b04      	cmp	r3, #4
 8006820:	d11c      	bne.n	800685c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	6818      	ldr	r0, [r3, #0]
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	6819      	ldr	r1, [r3, #0]
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	685a      	ldr	r2, [r3, #4]
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	f000 fd3c 	bl	80072ae <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	699a      	ldr	r2, [r3, #24]
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006844:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	6999      	ldr	r1, [r3, #24]
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	021a      	lsls	r2, r3, #8
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	430a      	orrs	r2, r1
 8006858:	619a      	str	r2, [r3, #24]
 800685a:	e040      	b.n	80068de <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2b08      	cmp	r3, #8
 8006860:	d11b      	bne.n	800689a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	6818      	ldr	r0, [r3, #0]
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	6819      	ldr	r1, [r3, #0]
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	685a      	ldr	r2, [r3, #4]
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	68db      	ldr	r3, [r3, #12]
 8006872:	f000 fd89 	bl	8007388 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	69da      	ldr	r2, [r3, #28]
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f022 020c 	bic.w	r2, r2, #12
 8006884:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	69d9      	ldr	r1, [r3, #28]
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	689a      	ldr	r2, [r3, #8]
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	430a      	orrs	r2, r1
 8006896:	61da      	str	r2, [r3, #28]
 8006898:	e021      	b.n	80068de <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2b0c      	cmp	r3, #12
 800689e:	d11c      	bne.n	80068da <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	6818      	ldr	r0, [r3, #0]
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	6819      	ldr	r1, [r3, #0]
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	685a      	ldr	r2, [r3, #4]
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	f000 fda6 	bl	8007400 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	69da      	ldr	r2, [r3, #28]
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80068c2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	69d9      	ldr	r1, [r3, #28]
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	689b      	ldr	r3, [r3, #8]
 80068ce:	021a      	lsls	r2, r3, #8
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	430a      	orrs	r2, r1
 80068d6:	61da      	str	r2, [r3, #28]
 80068d8:	e001      	b.n	80068de <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2200      	movs	r2, #0
 80068e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80068e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3718      	adds	r7, #24
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b086      	sub	sp, #24
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	60f8      	str	r0, [r7, #12]
 80068f8:	60b9      	str	r1, [r7, #8]
 80068fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068fc:	2300      	movs	r3, #0
 80068fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006906:	2b01      	cmp	r3, #1
 8006908:	d101      	bne.n	800690e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800690a:	2302      	movs	r3, #2
 800690c:	e0ae      	b.n	8006a6c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2201      	movs	r2, #1
 8006912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2b0c      	cmp	r3, #12
 800691a:	f200 809f 	bhi.w	8006a5c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800691e:	a201      	add	r2, pc, #4	; (adr r2, 8006924 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006924:	08006959 	.word	0x08006959
 8006928:	08006a5d 	.word	0x08006a5d
 800692c:	08006a5d 	.word	0x08006a5d
 8006930:	08006a5d 	.word	0x08006a5d
 8006934:	08006999 	.word	0x08006999
 8006938:	08006a5d 	.word	0x08006a5d
 800693c:	08006a5d 	.word	0x08006a5d
 8006940:	08006a5d 	.word	0x08006a5d
 8006944:	080069db 	.word	0x080069db
 8006948:	08006a5d 	.word	0x08006a5d
 800694c:	08006a5d 	.word	0x08006a5d
 8006950:	08006a5d 	.word	0x08006a5d
 8006954:	08006a1b 	.word	0x08006a1b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	68b9      	ldr	r1, [r7, #8]
 800695e:	4618      	mov	r0, r3
 8006960:	f000 fa52 	bl	8006e08 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	699a      	ldr	r2, [r3, #24]
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f042 0208 	orr.w	r2, r2, #8
 8006972:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	699a      	ldr	r2, [r3, #24]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f022 0204 	bic.w	r2, r2, #4
 8006982:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	6999      	ldr	r1, [r3, #24]
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	691a      	ldr	r2, [r3, #16]
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	430a      	orrs	r2, r1
 8006994:	619a      	str	r2, [r3, #24]
      break;
 8006996:	e064      	b.n	8006a62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	68b9      	ldr	r1, [r7, #8]
 800699e:	4618      	mov	r0, r3
 80069a0:	f000 faa2 	bl	8006ee8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	699a      	ldr	r2, [r3, #24]
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	699a      	ldr	r2, [r3, #24]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	6999      	ldr	r1, [r3, #24]
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	691b      	ldr	r3, [r3, #16]
 80069ce:	021a      	lsls	r2, r3, #8
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	430a      	orrs	r2, r1
 80069d6:	619a      	str	r2, [r3, #24]
      break;
 80069d8:	e043      	b.n	8006a62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	68b9      	ldr	r1, [r7, #8]
 80069e0:	4618      	mov	r0, r3
 80069e2:	f000 faf7 	bl	8006fd4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	69da      	ldr	r2, [r3, #28]
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f042 0208 	orr.w	r2, r2, #8
 80069f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	69da      	ldr	r2, [r3, #28]
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f022 0204 	bic.w	r2, r2, #4
 8006a04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	69d9      	ldr	r1, [r3, #28]
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	691a      	ldr	r2, [r3, #16]
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	430a      	orrs	r2, r1
 8006a16:	61da      	str	r2, [r3, #28]
      break;
 8006a18:	e023      	b.n	8006a62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	68b9      	ldr	r1, [r7, #8]
 8006a20:	4618      	mov	r0, r3
 8006a22:	f000 fb4b 	bl	80070bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	69da      	ldr	r2, [r3, #28]
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	69da      	ldr	r2, [r3, #28]
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	69d9      	ldr	r1, [r3, #28]
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	691b      	ldr	r3, [r3, #16]
 8006a50:	021a      	lsls	r2, r3, #8
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	430a      	orrs	r2, r1
 8006a58:	61da      	str	r2, [r3, #28]
      break;
 8006a5a:	e002      	b.n	8006a62 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	75fb      	strb	r3, [r7, #23]
      break;
 8006a60:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2200      	movs	r2, #0
 8006a66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006a6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3718      	adds	r7, #24
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d101      	bne.n	8006a90 <HAL_TIM_ConfigClockSource+0x1c>
 8006a8c:	2302      	movs	r3, #2
 8006a8e:	e0b4      	b.n	8006bfa <HAL_TIM_ConfigClockSource+0x186>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2201      	movs	r2, #1
 8006a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2202      	movs	r2, #2
 8006a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006aae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ab6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	68ba      	ldr	r2, [r7, #8]
 8006abe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ac8:	d03e      	beq.n	8006b48 <HAL_TIM_ConfigClockSource+0xd4>
 8006aca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ace:	f200 8087 	bhi.w	8006be0 <HAL_TIM_ConfigClockSource+0x16c>
 8006ad2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ad6:	f000 8086 	beq.w	8006be6 <HAL_TIM_ConfigClockSource+0x172>
 8006ada:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ade:	d87f      	bhi.n	8006be0 <HAL_TIM_ConfigClockSource+0x16c>
 8006ae0:	2b70      	cmp	r3, #112	; 0x70
 8006ae2:	d01a      	beq.n	8006b1a <HAL_TIM_ConfigClockSource+0xa6>
 8006ae4:	2b70      	cmp	r3, #112	; 0x70
 8006ae6:	d87b      	bhi.n	8006be0 <HAL_TIM_ConfigClockSource+0x16c>
 8006ae8:	2b60      	cmp	r3, #96	; 0x60
 8006aea:	d050      	beq.n	8006b8e <HAL_TIM_ConfigClockSource+0x11a>
 8006aec:	2b60      	cmp	r3, #96	; 0x60
 8006aee:	d877      	bhi.n	8006be0 <HAL_TIM_ConfigClockSource+0x16c>
 8006af0:	2b50      	cmp	r3, #80	; 0x50
 8006af2:	d03c      	beq.n	8006b6e <HAL_TIM_ConfigClockSource+0xfa>
 8006af4:	2b50      	cmp	r3, #80	; 0x50
 8006af6:	d873      	bhi.n	8006be0 <HAL_TIM_ConfigClockSource+0x16c>
 8006af8:	2b40      	cmp	r3, #64	; 0x40
 8006afa:	d058      	beq.n	8006bae <HAL_TIM_ConfigClockSource+0x13a>
 8006afc:	2b40      	cmp	r3, #64	; 0x40
 8006afe:	d86f      	bhi.n	8006be0 <HAL_TIM_ConfigClockSource+0x16c>
 8006b00:	2b30      	cmp	r3, #48	; 0x30
 8006b02:	d064      	beq.n	8006bce <HAL_TIM_ConfigClockSource+0x15a>
 8006b04:	2b30      	cmp	r3, #48	; 0x30
 8006b06:	d86b      	bhi.n	8006be0 <HAL_TIM_ConfigClockSource+0x16c>
 8006b08:	2b20      	cmp	r3, #32
 8006b0a:	d060      	beq.n	8006bce <HAL_TIM_ConfigClockSource+0x15a>
 8006b0c:	2b20      	cmp	r3, #32
 8006b0e:	d867      	bhi.n	8006be0 <HAL_TIM_ConfigClockSource+0x16c>
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d05c      	beq.n	8006bce <HAL_TIM_ConfigClockSource+0x15a>
 8006b14:	2b10      	cmp	r3, #16
 8006b16:	d05a      	beq.n	8006bce <HAL_TIM_ConfigClockSource+0x15a>
 8006b18:	e062      	b.n	8006be0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6818      	ldr	r0, [r3, #0]
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	6899      	ldr	r1, [r3, #8]
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	685a      	ldr	r2, [r3, #4]
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	68db      	ldr	r3, [r3, #12]
 8006b2a:	f000 fcc1 	bl	80074b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006b3c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	68ba      	ldr	r2, [r7, #8]
 8006b44:	609a      	str	r2, [r3, #8]
      break;
 8006b46:	e04f      	b.n	8006be8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6818      	ldr	r0, [r3, #0]
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	6899      	ldr	r1, [r3, #8]
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	685a      	ldr	r2, [r3, #4]
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	f000 fcaa 	bl	80074b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	689a      	ldr	r2, [r3, #8]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006b6a:	609a      	str	r2, [r3, #8]
      break;
 8006b6c:	e03c      	b.n	8006be8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6818      	ldr	r0, [r3, #0]
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	6859      	ldr	r1, [r3, #4]
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	68db      	ldr	r3, [r3, #12]
 8006b7a:	461a      	mov	r2, r3
 8006b7c:	f000 fb68 	bl	8007250 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	2150      	movs	r1, #80	; 0x50
 8006b86:	4618      	mov	r0, r3
 8006b88:	f000 fc77 	bl	800747a <TIM_ITRx_SetConfig>
      break;
 8006b8c:	e02c      	b.n	8006be8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6818      	ldr	r0, [r3, #0]
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	6859      	ldr	r1, [r3, #4]
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	68db      	ldr	r3, [r3, #12]
 8006b9a:	461a      	mov	r2, r3
 8006b9c:	f000 fbc4 	bl	8007328 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	2160      	movs	r1, #96	; 0x60
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f000 fc67 	bl	800747a <TIM_ITRx_SetConfig>
      break;
 8006bac:	e01c      	b.n	8006be8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6818      	ldr	r0, [r3, #0]
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	6859      	ldr	r1, [r3, #4]
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	68db      	ldr	r3, [r3, #12]
 8006bba:	461a      	mov	r2, r3
 8006bbc:	f000 fb48 	bl	8007250 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2140      	movs	r1, #64	; 0x40
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f000 fc57 	bl	800747a <TIM_ITRx_SetConfig>
      break;
 8006bcc:	e00c      	b.n	8006be8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4619      	mov	r1, r3
 8006bd8:	4610      	mov	r0, r2
 8006bda:	f000 fc4e 	bl	800747a <TIM_ITRx_SetConfig>
      break;
 8006bde:	e003      	b.n	8006be8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006be0:	2301      	movs	r3, #1
 8006be2:	73fb      	strb	r3, [r7, #15]
      break;
 8006be4:	e000      	b.n	8006be8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006be6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2201      	movs	r2, #1
 8006bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	3710      	adds	r7, #16
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}
	...

08006c04 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b085      	sub	sp, #20
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
 8006c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	2b0c      	cmp	r3, #12
 8006c16:	d831      	bhi.n	8006c7c <HAL_TIM_ReadCapturedValue+0x78>
 8006c18:	a201      	add	r2, pc, #4	; (adr r2, 8006c20 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c1e:	bf00      	nop
 8006c20:	08006c55 	.word	0x08006c55
 8006c24:	08006c7d 	.word	0x08006c7d
 8006c28:	08006c7d 	.word	0x08006c7d
 8006c2c:	08006c7d 	.word	0x08006c7d
 8006c30:	08006c5f 	.word	0x08006c5f
 8006c34:	08006c7d 	.word	0x08006c7d
 8006c38:	08006c7d 	.word	0x08006c7d
 8006c3c:	08006c7d 	.word	0x08006c7d
 8006c40:	08006c69 	.word	0x08006c69
 8006c44:	08006c7d 	.word	0x08006c7d
 8006c48:	08006c7d 	.word	0x08006c7d
 8006c4c:	08006c7d 	.word	0x08006c7d
 8006c50:	08006c73 	.word	0x08006c73
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c5a:	60fb      	str	r3, [r7, #12]

      break;
 8006c5c:	e00f      	b.n	8006c7e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c64:	60fb      	str	r3, [r7, #12]

      break;
 8006c66:	e00a      	b.n	8006c7e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c6e:	60fb      	str	r3, [r7, #12]

      break;
 8006c70:	e005      	b.n	8006c7e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c78:	60fb      	str	r3, [r7, #12]

      break;
 8006c7a:	e000      	b.n	8006c7e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006c7c:	bf00      	nop
  }

  return tmpreg;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3714      	adds	r7, #20
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr

08006c8c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b083      	sub	sp, #12
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c94:	bf00      	nop
 8006c96:	370c      	adds	r7, #12
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9e:	4770      	bx	lr

08006ca0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006ca8:	bf00      	nop
 8006caa:	370c      	adds	r7, #12
 8006cac:	46bd      	mov	sp, r7
 8006cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb2:	4770      	bx	lr

08006cb4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b083      	sub	sp, #12
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006cbc:	bf00      	nop
 8006cbe:	370c      	adds	r7, #12
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr

08006cc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b085      	sub	sp, #20
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	4a40      	ldr	r2, [pc, #256]	; (8006ddc <TIM_Base_SetConfig+0x114>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d013      	beq.n	8006d08 <TIM_Base_SetConfig+0x40>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ce6:	d00f      	beq.n	8006d08 <TIM_Base_SetConfig+0x40>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	4a3d      	ldr	r2, [pc, #244]	; (8006de0 <TIM_Base_SetConfig+0x118>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d00b      	beq.n	8006d08 <TIM_Base_SetConfig+0x40>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	4a3c      	ldr	r2, [pc, #240]	; (8006de4 <TIM_Base_SetConfig+0x11c>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d007      	beq.n	8006d08 <TIM_Base_SetConfig+0x40>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	4a3b      	ldr	r2, [pc, #236]	; (8006de8 <TIM_Base_SetConfig+0x120>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d003      	beq.n	8006d08 <TIM_Base_SetConfig+0x40>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	4a3a      	ldr	r2, [pc, #232]	; (8006dec <TIM_Base_SetConfig+0x124>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d108      	bne.n	8006d1a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	68fa      	ldr	r2, [r7, #12]
 8006d16:	4313      	orrs	r3, r2
 8006d18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	4a2f      	ldr	r2, [pc, #188]	; (8006ddc <TIM_Base_SetConfig+0x114>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d02b      	beq.n	8006d7a <TIM_Base_SetConfig+0xb2>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d28:	d027      	beq.n	8006d7a <TIM_Base_SetConfig+0xb2>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	4a2c      	ldr	r2, [pc, #176]	; (8006de0 <TIM_Base_SetConfig+0x118>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d023      	beq.n	8006d7a <TIM_Base_SetConfig+0xb2>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	4a2b      	ldr	r2, [pc, #172]	; (8006de4 <TIM_Base_SetConfig+0x11c>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d01f      	beq.n	8006d7a <TIM_Base_SetConfig+0xb2>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	4a2a      	ldr	r2, [pc, #168]	; (8006de8 <TIM_Base_SetConfig+0x120>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d01b      	beq.n	8006d7a <TIM_Base_SetConfig+0xb2>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	4a29      	ldr	r2, [pc, #164]	; (8006dec <TIM_Base_SetConfig+0x124>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d017      	beq.n	8006d7a <TIM_Base_SetConfig+0xb2>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	4a28      	ldr	r2, [pc, #160]	; (8006df0 <TIM_Base_SetConfig+0x128>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d013      	beq.n	8006d7a <TIM_Base_SetConfig+0xb2>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	4a27      	ldr	r2, [pc, #156]	; (8006df4 <TIM_Base_SetConfig+0x12c>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d00f      	beq.n	8006d7a <TIM_Base_SetConfig+0xb2>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	4a26      	ldr	r2, [pc, #152]	; (8006df8 <TIM_Base_SetConfig+0x130>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d00b      	beq.n	8006d7a <TIM_Base_SetConfig+0xb2>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a25      	ldr	r2, [pc, #148]	; (8006dfc <TIM_Base_SetConfig+0x134>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d007      	beq.n	8006d7a <TIM_Base_SetConfig+0xb2>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a24      	ldr	r2, [pc, #144]	; (8006e00 <TIM_Base_SetConfig+0x138>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d003      	beq.n	8006d7a <TIM_Base_SetConfig+0xb2>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	4a23      	ldr	r2, [pc, #140]	; (8006e04 <TIM_Base_SetConfig+0x13c>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d108      	bne.n	8006d8c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	68db      	ldr	r3, [r3, #12]
 8006d86:	68fa      	ldr	r2, [r7, #12]
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	695b      	ldr	r3, [r3, #20]
 8006d96:	4313      	orrs	r3, r2
 8006d98:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	68fa      	ldr	r2, [r7, #12]
 8006d9e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	689a      	ldr	r2, [r3, #8]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	681a      	ldr	r2, [r3, #0]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	4a0a      	ldr	r2, [pc, #40]	; (8006ddc <TIM_Base_SetConfig+0x114>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d003      	beq.n	8006dc0 <TIM_Base_SetConfig+0xf8>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	4a0c      	ldr	r2, [pc, #48]	; (8006dec <TIM_Base_SetConfig+0x124>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d103      	bne.n	8006dc8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	691a      	ldr	r2, [r3, #16]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	615a      	str	r2, [r3, #20]
}
 8006dce:	bf00      	nop
 8006dd0:	3714      	adds	r7, #20
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr
 8006dda:	bf00      	nop
 8006ddc:	40010000 	.word	0x40010000
 8006de0:	40000400 	.word	0x40000400
 8006de4:	40000800 	.word	0x40000800
 8006de8:	40000c00 	.word	0x40000c00
 8006dec:	40010400 	.word	0x40010400
 8006df0:	40014000 	.word	0x40014000
 8006df4:	40014400 	.word	0x40014400
 8006df8:	40014800 	.word	0x40014800
 8006dfc:	40001800 	.word	0x40001800
 8006e00:	40001c00 	.word	0x40001c00
 8006e04:	40002000 	.word	0x40002000

08006e08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b087      	sub	sp, #28
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6a1b      	ldr	r3, [r3, #32]
 8006e16:	f023 0201 	bic.w	r2, r3, #1
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6a1b      	ldr	r3, [r3, #32]
 8006e22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	699b      	ldr	r3, [r3, #24]
 8006e2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	f023 0303 	bic.w	r3, r3, #3
 8006e3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	68fa      	ldr	r2, [r7, #12]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	f023 0302 	bic.w	r3, r3, #2
 8006e50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	697a      	ldr	r2, [r7, #20]
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	4a20      	ldr	r2, [pc, #128]	; (8006ee0 <TIM_OC1_SetConfig+0xd8>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d003      	beq.n	8006e6c <TIM_OC1_SetConfig+0x64>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	4a1f      	ldr	r2, [pc, #124]	; (8006ee4 <TIM_OC1_SetConfig+0xdc>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d10c      	bne.n	8006e86 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	f023 0308 	bic.w	r3, r3, #8
 8006e72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	697a      	ldr	r2, [r7, #20]
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	f023 0304 	bic.w	r3, r3, #4
 8006e84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4a15      	ldr	r2, [pc, #84]	; (8006ee0 <TIM_OC1_SetConfig+0xd8>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d003      	beq.n	8006e96 <TIM_OC1_SetConfig+0x8e>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a14      	ldr	r2, [pc, #80]	; (8006ee4 <TIM_OC1_SetConfig+0xdc>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d111      	bne.n	8006eba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006e96:	693b      	ldr	r3, [r7, #16]
 8006e98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ea4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	695b      	ldr	r3, [r3, #20]
 8006eaa:	693a      	ldr	r2, [r7, #16]
 8006eac:	4313      	orrs	r3, r2
 8006eae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	699b      	ldr	r3, [r3, #24]
 8006eb4:	693a      	ldr	r2, [r7, #16]
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	693a      	ldr	r2, [r7, #16]
 8006ebe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	68fa      	ldr	r2, [r7, #12]
 8006ec4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	685a      	ldr	r2, [r3, #4]
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	697a      	ldr	r2, [r7, #20]
 8006ed2:	621a      	str	r2, [r3, #32]
}
 8006ed4:	bf00      	nop
 8006ed6:	371c      	adds	r7, #28
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ede:	4770      	bx	lr
 8006ee0:	40010000 	.word	0x40010000
 8006ee4:	40010400 	.word	0x40010400

08006ee8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b087      	sub	sp, #28
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
 8006ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6a1b      	ldr	r3, [r3, #32]
 8006ef6:	f023 0210 	bic.w	r2, r3, #16
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6a1b      	ldr	r3, [r3, #32]
 8006f02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	699b      	ldr	r3, [r3, #24]
 8006f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	021b      	lsls	r3, r3, #8
 8006f26:	68fa      	ldr	r2, [r7, #12]
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	f023 0320 	bic.w	r3, r3, #32
 8006f32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	011b      	lsls	r3, r3, #4
 8006f3a:	697a      	ldr	r2, [r7, #20]
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	4a22      	ldr	r2, [pc, #136]	; (8006fcc <TIM_OC2_SetConfig+0xe4>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d003      	beq.n	8006f50 <TIM_OC2_SetConfig+0x68>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	4a21      	ldr	r2, [pc, #132]	; (8006fd0 <TIM_OC2_SetConfig+0xe8>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d10d      	bne.n	8006f6c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	68db      	ldr	r3, [r3, #12]
 8006f5c:	011b      	lsls	r3, r3, #4
 8006f5e:	697a      	ldr	r2, [r7, #20]
 8006f60:	4313      	orrs	r3, r2
 8006f62:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f6a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	4a17      	ldr	r2, [pc, #92]	; (8006fcc <TIM_OC2_SetConfig+0xe4>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d003      	beq.n	8006f7c <TIM_OC2_SetConfig+0x94>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a16      	ldr	r2, [pc, #88]	; (8006fd0 <TIM_OC2_SetConfig+0xe8>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d113      	bne.n	8006fa4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	695b      	ldr	r3, [r3, #20]
 8006f90:	009b      	lsls	r3, r3, #2
 8006f92:	693a      	ldr	r2, [r7, #16]
 8006f94:	4313      	orrs	r3, r2
 8006f96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	699b      	ldr	r3, [r3, #24]
 8006f9c:	009b      	lsls	r3, r3, #2
 8006f9e:	693a      	ldr	r2, [r7, #16]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	693a      	ldr	r2, [r7, #16]
 8006fa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	68fa      	ldr	r2, [r7, #12]
 8006fae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	685a      	ldr	r2, [r3, #4]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	697a      	ldr	r2, [r7, #20]
 8006fbc:	621a      	str	r2, [r3, #32]
}
 8006fbe:	bf00      	nop
 8006fc0:	371c      	adds	r7, #28
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	40010000 	.word	0x40010000
 8006fd0:	40010400 	.word	0x40010400

08006fd4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b087      	sub	sp, #28
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
 8006fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6a1b      	ldr	r3, [r3, #32]
 8006fe2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6a1b      	ldr	r3, [r3, #32]
 8006fee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	685b      	ldr	r3, [r3, #4]
 8006ff4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	69db      	ldr	r3, [r3, #28]
 8006ffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007002:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f023 0303 	bic.w	r3, r3, #3
 800700a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	68fa      	ldr	r2, [r7, #12]
 8007012:	4313      	orrs	r3, r2
 8007014:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800701c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	689b      	ldr	r3, [r3, #8]
 8007022:	021b      	lsls	r3, r3, #8
 8007024:	697a      	ldr	r2, [r7, #20]
 8007026:	4313      	orrs	r3, r2
 8007028:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	4a21      	ldr	r2, [pc, #132]	; (80070b4 <TIM_OC3_SetConfig+0xe0>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d003      	beq.n	800703a <TIM_OC3_SetConfig+0x66>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4a20      	ldr	r2, [pc, #128]	; (80070b8 <TIM_OC3_SetConfig+0xe4>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d10d      	bne.n	8007056 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007040:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	68db      	ldr	r3, [r3, #12]
 8007046:	021b      	lsls	r3, r3, #8
 8007048:	697a      	ldr	r2, [r7, #20]
 800704a:	4313      	orrs	r3, r2
 800704c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007054:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	4a16      	ldr	r2, [pc, #88]	; (80070b4 <TIM_OC3_SetConfig+0xe0>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d003      	beq.n	8007066 <TIM_OC3_SetConfig+0x92>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	4a15      	ldr	r2, [pc, #84]	; (80070b8 <TIM_OC3_SetConfig+0xe4>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d113      	bne.n	800708e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800706c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007074:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	695b      	ldr	r3, [r3, #20]
 800707a:	011b      	lsls	r3, r3, #4
 800707c:	693a      	ldr	r2, [r7, #16]
 800707e:	4313      	orrs	r3, r2
 8007080:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	699b      	ldr	r3, [r3, #24]
 8007086:	011b      	lsls	r3, r3, #4
 8007088:	693a      	ldr	r2, [r7, #16]
 800708a:	4313      	orrs	r3, r2
 800708c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	693a      	ldr	r2, [r7, #16]
 8007092:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	68fa      	ldr	r2, [r7, #12]
 8007098:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	685a      	ldr	r2, [r3, #4]
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	697a      	ldr	r2, [r7, #20]
 80070a6:	621a      	str	r2, [r3, #32]
}
 80070a8:	bf00      	nop
 80070aa:	371c      	adds	r7, #28
 80070ac:	46bd      	mov	sp, r7
 80070ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b2:	4770      	bx	lr
 80070b4:	40010000 	.word	0x40010000
 80070b8:	40010400 	.word	0x40010400

080070bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070bc:	b480      	push	{r7}
 80070be:	b087      	sub	sp, #28
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
 80070c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6a1b      	ldr	r3, [r3, #32]
 80070ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6a1b      	ldr	r3, [r3, #32]
 80070d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	69db      	ldr	r3, [r3, #28]
 80070e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	021b      	lsls	r3, r3, #8
 80070fa:	68fa      	ldr	r2, [r7, #12]
 80070fc:	4313      	orrs	r3, r2
 80070fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007106:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	031b      	lsls	r3, r3, #12
 800710e:	693a      	ldr	r2, [r7, #16]
 8007110:	4313      	orrs	r3, r2
 8007112:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	4a12      	ldr	r2, [pc, #72]	; (8007160 <TIM_OC4_SetConfig+0xa4>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d003      	beq.n	8007124 <TIM_OC4_SetConfig+0x68>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	4a11      	ldr	r2, [pc, #68]	; (8007164 <TIM_OC4_SetConfig+0xa8>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d109      	bne.n	8007138 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800712a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	695b      	ldr	r3, [r3, #20]
 8007130:	019b      	lsls	r3, r3, #6
 8007132:	697a      	ldr	r2, [r7, #20]
 8007134:	4313      	orrs	r3, r2
 8007136:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	697a      	ldr	r2, [r7, #20]
 800713c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	68fa      	ldr	r2, [r7, #12]
 8007142:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	685a      	ldr	r2, [r3, #4]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	693a      	ldr	r2, [r7, #16]
 8007150:	621a      	str	r2, [r3, #32]
}
 8007152:	bf00      	nop
 8007154:	371c      	adds	r7, #28
 8007156:	46bd      	mov	sp, r7
 8007158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715c:	4770      	bx	lr
 800715e:	bf00      	nop
 8007160:	40010000 	.word	0x40010000
 8007164:	40010400 	.word	0x40010400

08007168 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007168:	b480      	push	{r7}
 800716a:	b087      	sub	sp, #28
 800716c:	af00      	add	r7, sp, #0
 800716e:	60f8      	str	r0, [r7, #12]
 8007170:	60b9      	str	r1, [r7, #8]
 8007172:	607a      	str	r2, [r7, #4]
 8007174:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	6a1b      	ldr	r3, [r3, #32]
 800717a:	f023 0201 	bic.w	r2, r3, #1
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	699b      	ldr	r3, [r3, #24]
 8007186:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	6a1b      	ldr	r3, [r3, #32]
 800718c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	4a28      	ldr	r2, [pc, #160]	; (8007234 <TIM_TI1_SetConfig+0xcc>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d01b      	beq.n	80071ce <TIM_TI1_SetConfig+0x66>
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800719c:	d017      	beq.n	80071ce <TIM_TI1_SetConfig+0x66>
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	4a25      	ldr	r2, [pc, #148]	; (8007238 <TIM_TI1_SetConfig+0xd0>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d013      	beq.n	80071ce <TIM_TI1_SetConfig+0x66>
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	4a24      	ldr	r2, [pc, #144]	; (800723c <TIM_TI1_SetConfig+0xd4>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d00f      	beq.n	80071ce <TIM_TI1_SetConfig+0x66>
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	4a23      	ldr	r2, [pc, #140]	; (8007240 <TIM_TI1_SetConfig+0xd8>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d00b      	beq.n	80071ce <TIM_TI1_SetConfig+0x66>
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	4a22      	ldr	r2, [pc, #136]	; (8007244 <TIM_TI1_SetConfig+0xdc>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d007      	beq.n	80071ce <TIM_TI1_SetConfig+0x66>
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	4a21      	ldr	r2, [pc, #132]	; (8007248 <TIM_TI1_SetConfig+0xe0>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d003      	beq.n	80071ce <TIM_TI1_SetConfig+0x66>
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	4a20      	ldr	r2, [pc, #128]	; (800724c <TIM_TI1_SetConfig+0xe4>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d101      	bne.n	80071d2 <TIM_TI1_SetConfig+0x6a>
 80071ce:	2301      	movs	r3, #1
 80071d0:	e000      	b.n	80071d4 <TIM_TI1_SetConfig+0x6c>
 80071d2:	2300      	movs	r3, #0
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d008      	beq.n	80071ea <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	f023 0303 	bic.w	r3, r3, #3
 80071de:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80071e0:	697a      	ldr	r2, [r7, #20]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	4313      	orrs	r3, r2
 80071e6:	617b      	str	r3, [r7, #20]
 80071e8:	e003      	b.n	80071f2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	f043 0301 	orr.w	r3, r3, #1
 80071f0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80071f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	011b      	lsls	r3, r3, #4
 80071fe:	b2db      	uxtb	r3, r3
 8007200:	697a      	ldr	r2, [r7, #20]
 8007202:	4313      	orrs	r3, r2
 8007204:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	f023 030a 	bic.w	r3, r3, #10
 800720c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	f003 030a 	and.w	r3, r3, #10
 8007214:	693a      	ldr	r2, [r7, #16]
 8007216:	4313      	orrs	r3, r2
 8007218:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	697a      	ldr	r2, [r7, #20]
 800721e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	693a      	ldr	r2, [r7, #16]
 8007224:	621a      	str	r2, [r3, #32]
}
 8007226:	bf00      	nop
 8007228:	371c      	adds	r7, #28
 800722a:	46bd      	mov	sp, r7
 800722c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007230:	4770      	bx	lr
 8007232:	bf00      	nop
 8007234:	40010000 	.word	0x40010000
 8007238:	40000400 	.word	0x40000400
 800723c:	40000800 	.word	0x40000800
 8007240:	40000c00 	.word	0x40000c00
 8007244:	40010400 	.word	0x40010400
 8007248:	40014000 	.word	0x40014000
 800724c:	40001800 	.word	0x40001800

08007250 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007250:	b480      	push	{r7}
 8007252:	b087      	sub	sp, #28
 8007254:	af00      	add	r7, sp, #0
 8007256:	60f8      	str	r0, [r7, #12]
 8007258:	60b9      	str	r1, [r7, #8]
 800725a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	6a1b      	ldr	r3, [r3, #32]
 8007260:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	6a1b      	ldr	r3, [r3, #32]
 8007266:	f023 0201 	bic.w	r2, r3, #1
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	699b      	ldr	r3, [r3, #24]
 8007272:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800727a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	011b      	lsls	r3, r3, #4
 8007280:	693a      	ldr	r2, [r7, #16]
 8007282:	4313      	orrs	r3, r2
 8007284:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	f023 030a 	bic.w	r3, r3, #10
 800728c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800728e:	697a      	ldr	r2, [r7, #20]
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	4313      	orrs	r3, r2
 8007294:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	693a      	ldr	r2, [r7, #16]
 800729a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	697a      	ldr	r2, [r7, #20]
 80072a0:	621a      	str	r2, [r3, #32]
}
 80072a2:	bf00      	nop
 80072a4:	371c      	adds	r7, #28
 80072a6:	46bd      	mov	sp, r7
 80072a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ac:	4770      	bx	lr

080072ae <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80072ae:	b480      	push	{r7}
 80072b0:	b087      	sub	sp, #28
 80072b2:	af00      	add	r7, sp, #0
 80072b4:	60f8      	str	r0, [r7, #12]
 80072b6:	60b9      	str	r1, [r7, #8]
 80072b8:	607a      	str	r2, [r7, #4]
 80072ba:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	6a1b      	ldr	r3, [r3, #32]
 80072c0:	f023 0210 	bic.w	r2, r3, #16
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	699b      	ldr	r3, [r3, #24]
 80072cc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	6a1b      	ldr	r3, [r3, #32]
 80072d2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80072d4:	697b      	ldr	r3, [r7, #20]
 80072d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072da:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	021b      	lsls	r3, r3, #8
 80072e0:	697a      	ldr	r2, [r7, #20]
 80072e2:	4313      	orrs	r3, r2
 80072e4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80072ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	031b      	lsls	r3, r3, #12
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	697a      	ldr	r2, [r7, #20]
 80072f6:	4313      	orrs	r3, r2
 80072f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007300:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	011b      	lsls	r3, r3, #4
 8007306:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800730a:	693a      	ldr	r2, [r7, #16]
 800730c:	4313      	orrs	r3, r2
 800730e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	697a      	ldr	r2, [r7, #20]
 8007314:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	693a      	ldr	r2, [r7, #16]
 800731a:	621a      	str	r2, [r3, #32]
}
 800731c:	bf00      	nop
 800731e:	371c      	adds	r7, #28
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr

08007328 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007328:	b480      	push	{r7}
 800732a:	b087      	sub	sp, #28
 800732c:	af00      	add	r7, sp, #0
 800732e:	60f8      	str	r0, [r7, #12]
 8007330:	60b9      	str	r1, [r7, #8]
 8007332:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	6a1b      	ldr	r3, [r3, #32]
 8007338:	f023 0210 	bic.w	r2, r3, #16
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	699b      	ldr	r3, [r3, #24]
 8007344:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	6a1b      	ldr	r3, [r3, #32]
 800734a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007352:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	031b      	lsls	r3, r3, #12
 8007358:	697a      	ldr	r2, [r7, #20]
 800735a:	4313      	orrs	r3, r2
 800735c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800735e:	693b      	ldr	r3, [r7, #16]
 8007360:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007364:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	011b      	lsls	r3, r3, #4
 800736a:	693a      	ldr	r2, [r7, #16]
 800736c:	4313      	orrs	r3, r2
 800736e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	697a      	ldr	r2, [r7, #20]
 8007374:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	693a      	ldr	r2, [r7, #16]
 800737a:	621a      	str	r2, [r3, #32]
}
 800737c:	bf00      	nop
 800737e:	371c      	adds	r7, #28
 8007380:	46bd      	mov	sp, r7
 8007382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007386:	4770      	bx	lr

08007388 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007388:	b480      	push	{r7}
 800738a:	b087      	sub	sp, #28
 800738c:	af00      	add	r7, sp, #0
 800738e:	60f8      	str	r0, [r7, #12]
 8007390:	60b9      	str	r1, [r7, #8]
 8007392:	607a      	str	r2, [r7, #4]
 8007394:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	6a1b      	ldr	r3, [r3, #32]
 800739a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	69db      	ldr	r3, [r3, #28]
 80073a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	6a1b      	ldr	r3, [r3, #32]
 80073ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	f023 0303 	bic.w	r3, r3, #3
 80073b4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80073b6:	697a      	ldr	r2, [r7, #20]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	4313      	orrs	r3, r2
 80073bc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80073c4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	011b      	lsls	r3, r3, #4
 80073ca:	b2db      	uxtb	r3, r3
 80073cc:	697a      	ldr	r2, [r7, #20]
 80073ce:	4313      	orrs	r3, r2
 80073d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80073d8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	021b      	lsls	r3, r3, #8
 80073de:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80073e2:	693a      	ldr	r2, [r7, #16]
 80073e4:	4313      	orrs	r3, r2
 80073e6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	697a      	ldr	r2, [r7, #20]
 80073ec:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	693a      	ldr	r2, [r7, #16]
 80073f2:	621a      	str	r2, [r3, #32]
}
 80073f4:	bf00      	nop
 80073f6:	371c      	adds	r7, #28
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007400:	b480      	push	{r7}
 8007402:	b087      	sub	sp, #28
 8007404:	af00      	add	r7, sp, #0
 8007406:	60f8      	str	r0, [r7, #12]
 8007408:	60b9      	str	r1, [r7, #8]
 800740a:	607a      	str	r2, [r7, #4]
 800740c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	6a1b      	ldr	r3, [r3, #32]
 8007412:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	69db      	ldr	r3, [r3, #28]
 800741e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	6a1b      	ldr	r3, [r3, #32]
 8007424:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800742c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	021b      	lsls	r3, r3, #8
 8007432:	697a      	ldr	r2, [r7, #20]
 8007434:	4313      	orrs	r3, r2
 8007436:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800743e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	031b      	lsls	r3, r3, #12
 8007444:	b29b      	uxth	r3, r3
 8007446:	697a      	ldr	r2, [r7, #20]
 8007448:	4313      	orrs	r3, r2
 800744a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800744c:	693b      	ldr	r3, [r7, #16]
 800744e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007452:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	031b      	lsls	r3, r3, #12
 8007458:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800745c:	693a      	ldr	r2, [r7, #16]
 800745e:	4313      	orrs	r3, r2
 8007460:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	697a      	ldr	r2, [r7, #20]
 8007466:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	693a      	ldr	r2, [r7, #16]
 800746c:	621a      	str	r2, [r3, #32]
}
 800746e:	bf00      	nop
 8007470:	371c      	adds	r7, #28
 8007472:	46bd      	mov	sp, r7
 8007474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007478:	4770      	bx	lr

0800747a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800747a:	b480      	push	{r7}
 800747c:	b085      	sub	sp, #20
 800747e:	af00      	add	r7, sp, #0
 8007480:	6078      	str	r0, [r7, #4]
 8007482:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007490:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007492:	683a      	ldr	r2, [r7, #0]
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	4313      	orrs	r3, r2
 8007498:	f043 0307 	orr.w	r3, r3, #7
 800749c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	68fa      	ldr	r2, [r7, #12]
 80074a2:	609a      	str	r2, [r3, #8]
}
 80074a4:	bf00      	nop
 80074a6:	3714      	adds	r7, #20
 80074a8:	46bd      	mov	sp, r7
 80074aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ae:	4770      	bx	lr

080074b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b087      	sub	sp, #28
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	60f8      	str	r0, [r7, #12]
 80074b8:	60b9      	str	r1, [r7, #8]
 80074ba:	607a      	str	r2, [r7, #4]
 80074bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	689b      	ldr	r3, [r3, #8]
 80074c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80074ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	021a      	lsls	r2, r3, #8
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	431a      	orrs	r2, r3
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	4313      	orrs	r3, r2
 80074d8:	697a      	ldr	r2, [r7, #20]
 80074da:	4313      	orrs	r3, r2
 80074dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	697a      	ldr	r2, [r7, #20]
 80074e2:	609a      	str	r2, [r3, #8]
}
 80074e4:	bf00      	nop
 80074e6:	371c      	adds	r7, #28
 80074e8:	46bd      	mov	sp, r7
 80074ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ee:	4770      	bx	lr

080074f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b087      	sub	sp, #28
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	60f8      	str	r0, [r7, #12]
 80074f8:	60b9      	str	r1, [r7, #8]
 80074fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	f003 031f 	and.w	r3, r3, #31
 8007502:	2201      	movs	r2, #1
 8007504:	fa02 f303 	lsl.w	r3, r2, r3
 8007508:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	6a1a      	ldr	r2, [r3, #32]
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	43db      	mvns	r3, r3
 8007512:	401a      	ands	r2, r3
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	6a1a      	ldr	r2, [r3, #32]
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	f003 031f 	and.w	r3, r3, #31
 8007522:	6879      	ldr	r1, [r7, #4]
 8007524:	fa01 f303 	lsl.w	r3, r1, r3
 8007528:	431a      	orrs	r2, r3
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	621a      	str	r2, [r3, #32]
}
 800752e:	bf00      	nop
 8007530:	371c      	adds	r7, #28
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr
	...

0800753c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800753c:	b480      	push	{r7}
 800753e:	b085      	sub	sp, #20
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800754c:	2b01      	cmp	r3, #1
 800754e:	d101      	bne.n	8007554 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007550:	2302      	movs	r3, #2
 8007552:	e05a      	b.n	800760a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2202      	movs	r2, #2
 8007560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	689b      	ldr	r3, [r3, #8]
 8007572:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800757a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	4313      	orrs	r3, r2
 8007584:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	68fa      	ldr	r2, [r7, #12]
 800758c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4a21      	ldr	r2, [pc, #132]	; (8007618 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d022      	beq.n	80075de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075a0:	d01d      	beq.n	80075de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4a1d      	ldr	r2, [pc, #116]	; (800761c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d018      	beq.n	80075de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4a1b      	ldr	r2, [pc, #108]	; (8007620 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d013      	beq.n	80075de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4a1a      	ldr	r2, [pc, #104]	; (8007624 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d00e      	beq.n	80075de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4a18      	ldr	r2, [pc, #96]	; (8007628 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d009      	beq.n	80075de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4a17      	ldr	r2, [pc, #92]	; (800762c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d004      	beq.n	80075de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4a15      	ldr	r2, [pc, #84]	; (8007630 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d10c      	bne.n	80075f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80075e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	68ba      	ldr	r2, [r7, #8]
 80075ec:	4313      	orrs	r3, r2
 80075ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	68ba      	ldr	r2, [r7, #8]
 80075f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2201      	movs	r2, #1
 80075fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2200      	movs	r2, #0
 8007604:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007608:	2300      	movs	r3, #0
}
 800760a:	4618      	mov	r0, r3
 800760c:	3714      	adds	r7, #20
 800760e:	46bd      	mov	sp, r7
 8007610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007614:	4770      	bx	lr
 8007616:	bf00      	nop
 8007618:	40010000 	.word	0x40010000
 800761c:	40000400 	.word	0x40000400
 8007620:	40000800 	.word	0x40000800
 8007624:	40000c00 	.word	0x40000c00
 8007628:	40010400 	.word	0x40010400
 800762c:	40014000 	.word	0x40014000
 8007630:	40001800 	.word	0x40001800

08007634 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007634:	b480      	push	{r7}
 8007636:	b083      	sub	sp, #12
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800763c:	bf00      	nop
 800763e:	370c      	adds	r7, #12
 8007640:	46bd      	mov	sp, r7
 8007642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007646:	4770      	bx	lr

08007648 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007648:	b480      	push	{r7}
 800764a:	b083      	sub	sp, #12
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007650:	bf00      	nop
 8007652:	370c      	adds	r7, #12
 8007654:	46bd      	mov	sp, r7
 8007656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765a:	4770      	bx	lr

0800765c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b082      	sub	sp, #8
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d101      	bne.n	800766e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800766a:	2301      	movs	r3, #1
 800766c:	e03f      	b.n	80076ee <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007674:	b2db      	uxtb	r3, r3
 8007676:	2b00      	cmp	r3, #0
 8007678:	d106      	bne.n	8007688 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f7fb f8f4 	bl	8002870 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2224      	movs	r2, #36	; 0x24
 800768c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	68da      	ldr	r2, [r3, #12]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800769e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f000 fddf 	bl	8008264 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	691a      	ldr	r2, [r3, #16]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80076b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	695a      	ldr	r2, [r3, #20]
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80076c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	68da      	ldr	r2, [r3, #12]
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80076d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2200      	movs	r2, #0
 80076da:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2220      	movs	r2, #32
 80076e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2220      	movs	r2, #32
 80076e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80076ec:	2300      	movs	r3, #0
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	3708      	adds	r7, #8
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}

080076f6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076f6:	b580      	push	{r7, lr}
 80076f8:	b08a      	sub	sp, #40	; 0x28
 80076fa:	af02      	add	r7, sp, #8
 80076fc:	60f8      	str	r0, [r7, #12]
 80076fe:	60b9      	str	r1, [r7, #8]
 8007700:	603b      	str	r3, [r7, #0]
 8007702:	4613      	mov	r3, r2
 8007704:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007706:	2300      	movs	r3, #0
 8007708:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007710:	b2db      	uxtb	r3, r3
 8007712:	2b20      	cmp	r3, #32
 8007714:	d17c      	bne.n	8007810 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d002      	beq.n	8007722 <HAL_UART_Transmit+0x2c>
 800771c:	88fb      	ldrh	r3, [r7, #6]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d101      	bne.n	8007726 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007722:	2301      	movs	r3, #1
 8007724:	e075      	b.n	8007812 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800772c:	2b01      	cmp	r3, #1
 800772e:	d101      	bne.n	8007734 <HAL_UART_Transmit+0x3e>
 8007730:	2302      	movs	r3, #2
 8007732:	e06e      	b.n	8007812 <HAL_UART_Transmit+0x11c>
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	2201      	movs	r2, #1
 8007738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	2200      	movs	r2, #0
 8007740:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2221      	movs	r2, #33	; 0x21
 8007746:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800774a:	f7fb fd7b 	bl	8003244 <HAL_GetTick>
 800774e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	88fa      	ldrh	r2, [r7, #6]
 8007754:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	88fa      	ldrh	r2, [r7, #6]
 800775a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007764:	d108      	bne.n	8007778 <HAL_UART_Transmit+0x82>
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	691b      	ldr	r3, [r3, #16]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d104      	bne.n	8007778 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800776e:	2300      	movs	r3, #0
 8007770:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	61bb      	str	r3, [r7, #24]
 8007776:	e003      	b.n	8007780 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800777c:	2300      	movs	r3, #0
 800777e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2200      	movs	r2, #0
 8007784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007788:	e02a      	b.n	80077e0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	9300      	str	r3, [sp, #0]
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	2200      	movs	r2, #0
 8007792:	2180      	movs	r1, #128	; 0x80
 8007794:	68f8      	ldr	r0, [r7, #12]
 8007796:	f000 fb1f 	bl	8007dd8 <UART_WaitOnFlagUntilTimeout>
 800779a:	4603      	mov	r3, r0
 800779c:	2b00      	cmp	r3, #0
 800779e:	d001      	beq.n	80077a4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80077a0:	2303      	movs	r3, #3
 80077a2:	e036      	b.n	8007812 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80077a4:	69fb      	ldr	r3, [r7, #28]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d10b      	bne.n	80077c2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80077aa:	69bb      	ldr	r3, [r7, #24]
 80077ac:	881b      	ldrh	r3, [r3, #0]
 80077ae:	461a      	mov	r2, r3
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80077b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80077ba:	69bb      	ldr	r3, [r7, #24]
 80077bc:	3302      	adds	r3, #2
 80077be:	61bb      	str	r3, [r7, #24]
 80077c0:	e007      	b.n	80077d2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80077c2:	69fb      	ldr	r3, [r7, #28]
 80077c4:	781a      	ldrb	r2, [r3, #0]
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80077cc:	69fb      	ldr	r3, [r7, #28]
 80077ce:	3301      	adds	r3, #1
 80077d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80077d6:	b29b      	uxth	r3, r3
 80077d8:	3b01      	subs	r3, #1
 80077da:	b29a      	uxth	r2, r3
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d1cf      	bne.n	800778a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	9300      	str	r3, [sp, #0]
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	2200      	movs	r2, #0
 80077f2:	2140      	movs	r1, #64	; 0x40
 80077f4:	68f8      	ldr	r0, [r7, #12]
 80077f6:	f000 faef 	bl	8007dd8 <UART_WaitOnFlagUntilTimeout>
 80077fa:	4603      	mov	r3, r0
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d001      	beq.n	8007804 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007800:	2303      	movs	r3, #3
 8007802:	e006      	b.n	8007812 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2220      	movs	r2, #32
 8007808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800780c:	2300      	movs	r3, #0
 800780e:	e000      	b.n	8007812 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007810:	2302      	movs	r3, #2
  }
}
 8007812:	4618      	mov	r0, r3
 8007814:	3720      	adds	r7, #32
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}

0800781a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800781a:	b580      	push	{r7, lr}
 800781c:	b084      	sub	sp, #16
 800781e:	af00      	add	r7, sp, #0
 8007820:	60f8      	str	r0, [r7, #12]
 8007822:	60b9      	str	r1, [r7, #8]
 8007824:	4613      	mov	r3, r2
 8007826:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800782e:	b2db      	uxtb	r3, r3
 8007830:	2b20      	cmp	r3, #32
 8007832:	d11d      	bne.n	8007870 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d002      	beq.n	8007840 <HAL_UART_Receive_IT+0x26>
 800783a:	88fb      	ldrh	r3, [r7, #6]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d101      	bne.n	8007844 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007840:	2301      	movs	r3, #1
 8007842:	e016      	b.n	8007872 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800784a:	2b01      	cmp	r3, #1
 800784c:	d101      	bne.n	8007852 <HAL_UART_Receive_IT+0x38>
 800784e:	2302      	movs	r3, #2
 8007850:	e00f      	b.n	8007872 <HAL_UART_Receive_IT+0x58>
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	2201      	movs	r2, #1
 8007856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2200      	movs	r2, #0
 800785e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007860:	88fb      	ldrh	r3, [r7, #6]
 8007862:	461a      	mov	r2, r3
 8007864:	68b9      	ldr	r1, [r7, #8]
 8007866:	68f8      	ldr	r0, [r7, #12]
 8007868:	f000 fb24 	bl	8007eb4 <UART_Start_Receive_IT>
 800786c:	4603      	mov	r3, r0
 800786e:	e000      	b.n	8007872 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007870:	2302      	movs	r3, #2
  }
}
 8007872:	4618      	mov	r0, r3
 8007874:	3710      	adds	r7, #16
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}
	...

0800787c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b0ba      	sub	sp, #232	; 0xe8
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	68db      	ldr	r3, [r3, #12]
 8007894:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	695b      	ldr	r3, [r3, #20]
 800789e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80078a2:	2300      	movs	r3, #0
 80078a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80078a8:	2300      	movs	r3, #0
 80078aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80078ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078b2:	f003 030f 	and.w	r3, r3, #15
 80078b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80078ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d10f      	bne.n	80078e2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80078c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078c6:	f003 0320 	and.w	r3, r3, #32
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d009      	beq.n	80078e2 <HAL_UART_IRQHandler+0x66>
 80078ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078d2:	f003 0320 	and.w	r3, r3, #32
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d003      	beq.n	80078e2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f000 fc07 	bl	80080ee <UART_Receive_IT>
      return;
 80078e0:	e256      	b.n	8007d90 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80078e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	f000 80de 	beq.w	8007aa8 <HAL_UART_IRQHandler+0x22c>
 80078ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80078f0:	f003 0301 	and.w	r3, r3, #1
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d106      	bne.n	8007906 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80078f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078fc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007900:	2b00      	cmp	r3, #0
 8007902:	f000 80d1 	beq.w	8007aa8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007906:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800790a:	f003 0301 	and.w	r3, r3, #1
 800790e:	2b00      	cmp	r3, #0
 8007910:	d00b      	beq.n	800792a <HAL_UART_IRQHandler+0xae>
 8007912:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800791a:	2b00      	cmp	r3, #0
 800791c:	d005      	beq.n	800792a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007922:	f043 0201 	orr.w	r2, r3, #1
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800792a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800792e:	f003 0304 	and.w	r3, r3, #4
 8007932:	2b00      	cmp	r3, #0
 8007934:	d00b      	beq.n	800794e <HAL_UART_IRQHandler+0xd2>
 8007936:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800793a:	f003 0301 	and.w	r3, r3, #1
 800793e:	2b00      	cmp	r3, #0
 8007940:	d005      	beq.n	800794e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007946:	f043 0202 	orr.w	r2, r3, #2
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800794e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007952:	f003 0302 	and.w	r3, r3, #2
 8007956:	2b00      	cmp	r3, #0
 8007958:	d00b      	beq.n	8007972 <HAL_UART_IRQHandler+0xf6>
 800795a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800795e:	f003 0301 	and.w	r3, r3, #1
 8007962:	2b00      	cmp	r3, #0
 8007964:	d005      	beq.n	8007972 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800796a:	f043 0204 	orr.w	r2, r3, #4
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007976:	f003 0308 	and.w	r3, r3, #8
 800797a:	2b00      	cmp	r3, #0
 800797c:	d011      	beq.n	80079a2 <HAL_UART_IRQHandler+0x126>
 800797e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007982:	f003 0320 	and.w	r3, r3, #32
 8007986:	2b00      	cmp	r3, #0
 8007988:	d105      	bne.n	8007996 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800798a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800798e:	f003 0301 	and.w	r3, r3, #1
 8007992:	2b00      	cmp	r3, #0
 8007994:	d005      	beq.n	80079a2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800799a:	f043 0208 	orr.w	r2, r3, #8
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	f000 81ed 	beq.w	8007d86 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80079ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079b0:	f003 0320 	and.w	r3, r3, #32
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d008      	beq.n	80079ca <HAL_UART_IRQHandler+0x14e>
 80079b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079bc:	f003 0320 	and.w	r3, r3, #32
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d002      	beq.n	80079ca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	f000 fb92 	bl	80080ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	695b      	ldr	r3, [r3, #20]
 80079d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079d4:	2b40      	cmp	r3, #64	; 0x40
 80079d6:	bf0c      	ite	eq
 80079d8:	2301      	moveq	r3, #1
 80079da:	2300      	movne	r3, #0
 80079dc:	b2db      	uxtb	r3, r3
 80079de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079e6:	f003 0308 	and.w	r3, r3, #8
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d103      	bne.n	80079f6 <HAL_UART_IRQHandler+0x17a>
 80079ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d04f      	beq.n	8007a96 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 fa9a 	bl	8007f30 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	695b      	ldr	r3, [r3, #20]
 8007a02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a06:	2b40      	cmp	r3, #64	; 0x40
 8007a08:	d141      	bne.n	8007a8e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	3314      	adds	r3, #20
 8007a10:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a14:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007a18:	e853 3f00 	ldrex	r3, [r3]
 8007a1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007a20:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007a24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a28:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	3314      	adds	r3, #20
 8007a32:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007a36:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007a3a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a3e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007a42:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007a46:	e841 2300 	strex	r3, r2, [r1]
 8007a4a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007a4e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d1d9      	bne.n	8007a0a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d013      	beq.n	8007a86 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a62:	4a7d      	ldr	r2, [pc, #500]	; (8007c58 <HAL_UART_IRQHandler+0x3dc>)
 8007a64:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f7fb fd9b 	bl	80035a6 <HAL_DMA_Abort_IT>
 8007a70:	4603      	mov	r3, r0
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d016      	beq.n	8007aa4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a7c:	687a      	ldr	r2, [r7, #4]
 8007a7e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007a80:	4610      	mov	r0, r2
 8007a82:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a84:	e00e      	b.n	8007aa4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007a86:	6878      	ldr	r0, [r7, #4]
 8007a88:	f000 f990 	bl	8007dac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a8c:	e00a      	b.n	8007aa4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f000 f98c 	bl	8007dac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a94:	e006      	b.n	8007aa4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f000 f988 	bl	8007dac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007aa2:	e170      	b.n	8007d86 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007aa4:	bf00      	nop
    return;
 8007aa6:	e16e      	b.n	8007d86 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aac:	2b01      	cmp	r3, #1
 8007aae:	f040 814a 	bne.w	8007d46 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007ab2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ab6:	f003 0310 	and.w	r3, r3, #16
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	f000 8143 	beq.w	8007d46 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007ac0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ac4:	f003 0310 	and.w	r3, r3, #16
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	f000 813c 	beq.w	8007d46 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007ace:	2300      	movs	r3, #0
 8007ad0:	60bb      	str	r3, [r7, #8]
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	60bb      	str	r3, [r7, #8]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	685b      	ldr	r3, [r3, #4]
 8007ae0:	60bb      	str	r3, [r7, #8]
 8007ae2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	695b      	ldr	r3, [r3, #20]
 8007aea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aee:	2b40      	cmp	r3, #64	; 0x40
 8007af0:	f040 80b4 	bne.w	8007c5c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007b00:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	f000 8140 	beq.w	8007d8a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007b0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007b12:	429a      	cmp	r2, r3
 8007b14:	f080 8139 	bcs.w	8007d8a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007b1e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b24:	69db      	ldr	r3, [r3, #28]
 8007b26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b2a:	f000 8088 	beq.w	8007c3e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	330c      	adds	r3, #12
 8007b34:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b38:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007b3c:	e853 3f00 	ldrex	r3, [r3]
 8007b40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007b44:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007b48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	330c      	adds	r3, #12
 8007b56:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007b5a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007b5e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b62:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007b66:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007b6a:	e841 2300 	strex	r3, r2, [r1]
 8007b6e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007b72:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d1d9      	bne.n	8007b2e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	3314      	adds	r3, #20
 8007b80:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007b84:	e853 3f00 	ldrex	r3, [r3]
 8007b88:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007b8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007b8c:	f023 0301 	bic.w	r3, r3, #1
 8007b90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	3314      	adds	r3, #20
 8007b9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007b9e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007ba2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007ba6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007baa:	e841 2300 	strex	r3, r2, [r1]
 8007bae:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007bb0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d1e1      	bne.n	8007b7a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	3314      	adds	r3, #20
 8007bbc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007bc0:	e853 3f00 	ldrex	r3, [r3]
 8007bc4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007bc6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007bc8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007bcc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	3314      	adds	r3, #20
 8007bd6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007bda:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007bdc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bde:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007be0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007be2:	e841 2300 	strex	r3, r2, [r1]
 8007be6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007be8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d1e3      	bne.n	8007bb6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2220      	movs	r2, #32
 8007bf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	330c      	adds	r3, #12
 8007c02:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c06:	e853 3f00 	ldrex	r3, [r3]
 8007c0a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007c0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c0e:	f023 0310 	bic.w	r3, r3, #16
 8007c12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	330c      	adds	r3, #12
 8007c1c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007c20:	65ba      	str	r2, [r7, #88]	; 0x58
 8007c22:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c24:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007c26:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007c28:	e841 2300 	strex	r3, r2, [r1]
 8007c2c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007c2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d1e3      	bne.n	8007bfc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f7fb fc44 	bl	80034c6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007c46:	b29b      	uxth	r3, r3
 8007c48:	1ad3      	subs	r3, r2, r3
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	4619      	mov	r1, r3
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f000 f8b6 	bl	8007dc0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007c54:	e099      	b.n	8007d8a <HAL_UART_IRQHandler+0x50e>
 8007c56:	bf00      	nop
 8007c58:	08007ff7 	.word	0x08007ff7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007c64:	b29b      	uxth	r3, r3
 8007c66:	1ad3      	subs	r3, r2, r3
 8007c68:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007c70:	b29b      	uxth	r3, r3
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	f000 808b 	beq.w	8007d8e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007c78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	f000 8086 	beq.w	8007d8e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	330c      	adds	r3, #12
 8007c88:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c8c:	e853 3f00 	ldrex	r3, [r3]
 8007c90:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007c92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c94:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007c98:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	330c      	adds	r3, #12
 8007ca2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007ca6:	647a      	str	r2, [r7, #68]	; 0x44
 8007ca8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007caa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007cac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007cae:	e841 2300 	strex	r3, r2, [r1]
 8007cb2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007cb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d1e3      	bne.n	8007c82 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	3314      	adds	r3, #20
 8007cc0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cc4:	e853 3f00 	ldrex	r3, [r3]
 8007cc8:	623b      	str	r3, [r7, #32]
   return(result);
 8007cca:	6a3b      	ldr	r3, [r7, #32]
 8007ccc:	f023 0301 	bic.w	r3, r3, #1
 8007cd0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	3314      	adds	r3, #20
 8007cda:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007cde:	633a      	str	r2, [r7, #48]	; 0x30
 8007ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ce4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ce6:	e841 2300 	strex	r3, r2, [r1]
 8007cea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d1e3      	bne.n	8007cba <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2220      	movs	r2, #32
 8007cf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	330c      	adds	r3, #12
 8007d06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d08:	693b      	ldr	r3, [r7, #16]
 8007d0a:	e853 3f00 	ldrex	r3, [r3]
 8007d0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	f023 0310 	bic.w	r3, r3, #16
 8007d16:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	330c      	adds	r3, #12
 8007d20:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007d24:	61fa      	str	r2, [r7, #28]
 8007d26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d28:	69b9      	ldr	r1, [r7, #24]
 8007d2a:	69fa      	ldr	r2, [r7, #28]
 8007d2c:	e841 2300 	strex	r3, r2, [r1]
 8007d30:	617b      	str	r3, [r7, #20]
   return(result);
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d1e3      	bne.n	8007d00 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007d38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007d3c:	4619      	mov	r1, r3
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f000 f83e 	bl	8007dc0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007d44:	e023      	b.n	8007d8e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007d46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d009      	beq.n	8007d66 <HAL_UART_IRQHandler+0x4ea>
 8007d52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d003      	beq.n	8007d66 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f000 f95d 	bl	800801e <UART_Transmit_IT>
    return;
 8007d64:	e014      	b.n	8007d90 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d00e      	beq.n	8007d90 <HAL_UART_IRQHandler+0x514>
 8007d72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d008      	beq.n	8007d90 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f000 f99d 	bl	80080be <UART_EndTransmit_IT>
    return;
 8007d84:	e004      	b.n	8007d90 <HAL_UART_IRQHandler+0x514>
    return;
 8007d86:	bf00      	nop
 8007d88:	e002      	b.n	8007d90 <HAL_UART_IRQHandler+0x514>
      return;
 8007d8a:	bf00      	nop
 8007d8c:	e000      	b.n	8007d90 <HAL_UART_IRQHandler+0x514>
      return;
 8007d8e:	bf00      	nop
  }
}
 8007d90:	37e8      	adds	r7, #232	; 0xe8
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bd80      	pop	{r7, pc}
 8007d96:	bf00      	nop

08007d98 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b083      	sub	sp, #12
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007da0:	bf00      	nop
 8007da2:	370c      	adds	r7, #12
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr

08007dac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b083      	sub	sp, #12
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007db4:	bf00      	nop
 8007db6:	370c      	adds	r7, #12
 8007db8:	46bd      	mov	sp, r7
 8007dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbe:	4770      	bx	lr

08007dc0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b083      	sub	sp, #12
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
 8007dc8:	460b      	mov	r3, r1
 8007dca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007dcc:	bf00      	nop
 8007dce:	370c      	adds	r7, #12
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd6:	4770      	bx	lr

08007dd8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b090      	sub	sp, #64	; 0x40
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	60f8      	str	r0, [r7, #12]
 8007de0:	60b9      	str	r1, [r7, #8]
 8007de2:	603b      	str	r3, [r7, #0]
 8007de4:	4613      	mov	r3, r2
 8007de6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007de8:	e050      	b.n	8007e8c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007dea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007df0:	d04c      	beq.n	8007e8c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007df2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d007      	beq.n	8007e08 <UART_WaitOnFlagUntilTimeout+0x30>
 8007df8:	f7fb fa24 	bl	8003244 <HAL_GetTick>
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	1ad3      	subs	r3, r2, r3
 8007e02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e04:	429a      	cmp	r2, r3
 8007e06:	d241      	bcs.n	8007e8c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	330c      	adds	r3, #12
 8007e0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e12:	e853 3f00 	ldrex	r3, [r3]
 8007e16:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e1a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007e1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	330c      	adds	r3, #12
 8007e26:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007e28:	637a      	str	r2, [r7, #52]	; 0x34
 8007e2a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e2c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007e2e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007e30:	e841 2300 	strex	r3, r2, [r1]
 8007e34:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d1e5      	bne.n	8007e08 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	3314      	adds	r3, #20
 8007e42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e44:	697b      	ldr	r3, [r7, #20]
 8007e46:	e853 3f00 	ldrex	r3, [r3]
 8007e4a:	613b      	str	r3, [r7, #16]
   return(result);
 8007e4c:	693b      	ldr	r3, [r7, #16]
 8007e4e:	f023 0301 	bic.w	r3, r3, #1
 8007e52:	63bb      	str	r3, [r7, #56]	; 0x38
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	3314      	adds	r3, #20
 8007e5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007e5c:	623a      	str	r2, [r7, #32]
 8007e5e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e60:	69f9      	ldr	r1, [r7, #28]
 8007e62:	6a3a      	ldr	r2, [r7, #32]
 8007e64:	e841 2300 	strex	r3, r2, [r1]
 8007e68:	61bb      	str	r3, [r7, #24]
   return(result);
 8007e6a:	69bb      	ldr	r3, [r7, #24]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d1e5      	bne.n	8007e3c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2220      	movs	r2, #32
 8007e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2220      	movs	r2, #32
 8007e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	2200      	movs	r2, #0
 8007e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007e88:	2303      	movs	r3, #3
 8007e8a:	e00f      	b.n	8007eac <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	681a      	ldr	r2, [r3, #0]
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	4013      	ands	r3, r2
 8007e96:	68ba      	ldr	r2, [r7, #8]
 8007e98:	429a      	cmp	r2, r3
 8007e9a:	bf0c      	ite	eq
 8007e9c:	2301      	moveq	r3, #1
 8007e9e:	2300      	movne	r3, #0
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	461a      	mov	r2, r3
 8007ea4:	79fb      	ldrb	r3, [r7, #7]
 8007ea6:	429a      	cmp	r2, r3
 8007ea8:	d09f      	beq.n	8007dea <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007eaa:	2300      	movs	r3, #0
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3740      	adds	r7, #64	; 0x40
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b085      	sub	sp, #20
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	60f8      	str	r0, [r7, #12]
 8007ebc:	60b9      	str	r1, [r7, #8]
 8007ebe:	4613      	mov	r3, r2
 8007ec0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	68ba      	ldr	r2, [r7, #8]
 8007ec6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	88fa      	ldrh	r2, [r7, #6]
 8007ecc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	88fa      	ldrh	r2, [r7, #6]
 8007ed2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2222      	movs	r2, #34	; 0x22
 8007ede:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	691b      	ldr	r3, [r3, #16]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d007      	beq.n	8007f02 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	68da      	ldr	r2, [r3, #12]
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f00:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	695a      	ldr	r2, [r3, #20]
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f042 0201 	orr.w	r2, r2, #1
 8007f10:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	68da      	ldr	r2, [r3, #12]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f042 0220 	orr.w	r2, r2, #32
 8007f20:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007f22:	2300      	movs	r3, #0
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3714      	adds	r7, #20
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2e:	4770      	bx	lr

08007f30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b095      	sub	sp, #84	; 0x54
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	330c      	adds	r3, #12
 8007f3e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f42:	e853 3f00 	ldrex	r3, [r3]
 8007f46:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f4a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007f4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	330c      	adds	r3, #12
 8007f56:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007f58:	643a      	str	r2, [r7, #64]	; 0x40
 8007f5a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f5c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007f5e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007f60:	e841 2300 	strex	r3, r2, [r1]
 8007f64:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d1e5      	bne.n	8007f38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	3314      	adds	r3, #20
 8007f72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f74:	6a3b      	ldr	r3, [r7, #32]
 8007f76:	e853 3f00 	ldrex	r3, [r3]
 8007f7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f7c:	69fb      	ldr	r3, [r7, #28]
 8007f7e:	f023 0301 	bic.w	r3, r3, #1
 8007f82:	64bb      	str	r3, [r7, #72]	; 0x48
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	3314      	adds	r3, #20
 8007f8a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007f8c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007f8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f90:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f94:	e841 2300 	strex	r3, r2, [r1]
 8007f98:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d1e5      	bne.n	8007f6c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fa4:	2b01      	cmp	r3, #1
 8007fa6:	d119      	bne.n	8007fdc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	330c      	adds	r3, #12
 8007fae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	e853 3f00 	ldrex	r3, [r3]
 8007fb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	f023 0310 	bic.w	r3, r3, #16
 8007fbe:	647b      	str	r3, [r7, #68]	; 0x44
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	330c      	adds	r3, #12
 8007fc6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007fc8:	61ba      	str	r2, [r7, #24]
 8007fca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fcc:	6979      	ldr	r1, [r7, #20]
 8007fce:	69ba      	ldr	r2, [r7, #24]
 8007fd0:	e841 2300 	strex	r3, r2, [r1]
 8007fd4:	613b      	str	r3, [r7, #16]
   return(result);
 8007fd6:	693b      	ldr	r3, [r7, #16]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d1e5      	bne.n	8007fa8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2220      	movs	r2, #32
 8007fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007fea:	bf00      	nop
 8007fec:	3754      	adds	r7, #84	; 0x54
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff4:	4770      	bx	lr

08007ff6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007ff6:	b580      	push	{r7, lr}
 8007ff8:	b084      	sub	sp, #16
 8007ffa:	af00      	add	r7, sp, #0
 8007ffc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008002:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2200      	movs	r2, #0
 8008008:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2200      	movs	r2, #0
 800800e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008010:	68f8      	ldr	r0, [r7, #12]
 8008012:	f7ff fecb 	bl	8007dac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008016:	bf00      	nop
 8008018:	3710      	adds	r7, #16
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}

0800801e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800801e:	b480      	push	{r7}
 8008020:	b085      	sub	sp, #20
 8008022:	af00      	add	r7, sp, #0
 8008024:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800802c:	b2db      	uxtb	r3, r3
 800802e:	2b21      	cmp	r3, #33	; 0x21
 8008030:	d13e      	bne.n	80080b0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	689b      	ldr	r3, [r3, #8]
 8008036:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800803a:	d114      	bne.n	8008066 <UART_Transmit_IT+0x48>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	691b      	ldr	r3, [r3, #16]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d110      	bne.n	8008066 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6a1b      	ldr	r3, [r3, #32]
 8008048:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	881b      	ldrh	r3, [r3, #0]
 800804e:	461a      	mov	r2, r3
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008058:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6a1b      	ldr	r3, [r3, #32]
 800805e:	1c9a      	adds	r2, r3, #2
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	621a      	str	r2, [r3, #32]
 8008064:	e008      	b.n	8008078 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6a1b      	ldr	r3, [r3, #32]
 800806a:	1c59      	adds	r1, r3, #1
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	6211      	str	r1, [r2, #32]
 8008070:	781a      	ldrb	r2, [r3, #0]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800807c:	b29b      	uxth	r3, r3
 800807e:	3b01      	subs	r3, #1
 8008080:	b29b      	uxth	r3, r3
 8008082:	687a      	ldr	r2, [r7, #4]
 8008084:	4619      	mov	r1, r3
 8008086:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008088:	2b00      	cmp	r3, #0
 800808a:	d10f      	bne.n	80080ac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	68da      	ldr	r2, [r3, #12]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800809a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	68da      	ldr	r2, [r3, #12]
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80080aa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80080ac:	2300      	movs	r3, #0
 80080ae:	e000      	b.n	80080b2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80080b0:	2302      	movs	r3, #2
  }
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	3714      	adds	r7, #20
 80080b6:	46bd      	mov	sp, r7
 80080b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080bc:	4770      	bx	lr

080080be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080be:	b580      	push	{r7, lr}
 80080c0:	b082      	sub	sp, #8
 80080c2:	af00      	add	r7, sp, #0
 80080c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	68da      	ldr	r2, [r3, #12]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80080d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2220      	movs	r2, #32
 80080da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f7ff fe5a 	bl	8007d98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80080e4:	2300      	movs	r3, #0
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3708      	adds	r7, #8
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}

080080ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80080ee:	b580      	push	{r7, lr}
 80080f0:	b08c      	sub	sp, #48	; 0x30
 80080f2:	af00      	add	r7, sp, #0
 80080f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80080fc:	b2db      	uxtb	r3, r3
 80080fe:	2b22      	cmp	r3, #34	; 0x22
 8008100:	f040 80ab 	bne.w	800825a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	689b      	ldr	r3, [r3, #8]
 8008108:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800810c:	d117      	bne.n	800813e <UART_Receive_IT+0x50>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	691b      	ldr	r3, [r3, #16]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d113      	bne.n	800813e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008116:	2300      	movs	r3, #0
 8008118:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800811e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	685b      	ldr	r3, [r3, #4]
 8008126:	b29b      	uxth	r3, r3
 8008128:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800812c:	b29a      	uxth	r2, r3
 800812e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008130:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008136:	1c9a      	adds	r2, r3, #2
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	629a      	str	r2, [r3, #40]	; 0x28
 800813c:	e026      	b.n	800818c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008142:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008144:	2300      	movs	r3, #0
 8008146:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	689b      	ldr	r3, [r3, #8]
 800814c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008150:	d007      	beq.n	8008162 <UART_Receive_IT+0x74>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	689b      	ldr	r3, [r3, #8]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d10a      	bne.n	8008170 <UART_Receive_IT+0x82>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	691b      	ldr	r3, [r3, #16]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d106      	bne.n	8008170 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	685b      	ldr	r3, [r3, #4]
 8008168:	b2da      	uxtb	r2, r3
 800816a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800816c:	701a      	strb	r2, [r3, #0]
 800816e:	e008      	b.n	8008182 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	685b      	ldr	r3, [r3, #4]
 8008176:	b2db      	uxtb	r3, r3
 8008178:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800817c:	b2da      	uxtb	r2, r3
 800817e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008180:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008186:	1c5a      	adds	r2, r3, #1
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008190:	b29b      	uxth	r3, r3
 8008192:	3b01      	subs	r3, #1
 8008194:	b29b      	uxth	r3, r3
 8008196:	687a      	ldr	r2, [r7, #4]
 8008198:	4619      	mov	r1, r3
 800819a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800819c:	2b00      	cmp	r3, #0
 800819e:	d15a      	bne.n	8008256 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	68da      	ldr	r2, [r3, #12]
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f022 0220 	bic.w	r2, r2, #32
 80081ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	68da      	ldr	r2, [r3, #12]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80081be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	695a      	ldr	r2, [r3, #20]
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f022 0201 	bic.w	r2, r2, #1
 80081ce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2220      	movs	r2, #32
 80081d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081dc:	2b01      	cmp	r3, #1
 80081de:	d135      	bne.n	800824c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2200      	movs	r2, #0
 80081e4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	330c      	adds	r3, #12
 80081ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ee:	697b      	ldr	r3, [r7, #20]
 80081f0:	e853 3f00 	ldrex	r3, [r3]
 80081f4:	613b      	str	r3, [r7, #16]
   return(result);
 80081f6:	693b      	ldr	r3, [r7, #16]
 80081f8:	f023 0310 	bic.w	r3, r3, #16
 80081fc:	627b      	str	r3, [r7, #36]	; 0x24
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	330c      	adds	r3, #12
 8008204:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008206:	623a      	str	r2, [r7, #32]
 8008208:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800820a:	69f9      	ldr	r1, [r7, #28]
 800820c:	6a3a      	ldr	r2, [r7, #32]
 800820e:	e841 2300 	strex	r3, r2, [r1]
 8008212:	61bb      	str	r3, [r7, #24]
   return(result);
 8008214:	69bb      	ldr	r3, [r7, #24]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d1e5      	bne.n	80081e6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f003 0310 	and.w	r3, r3, #16
 8008224:	2b10      	cmp	r3, #16
 8008226:	d10a      	bne.n	800823e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008228:	2300      	movs	r3, #0
 800822a:	60fb      	str	r3, [r7, #12]
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	60fb      	str	r3, [r7, #12]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	60fb      	str	r3, [r7, #12]
 800823c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008242:	4619      	mov	r1, r3
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	f7ff fdbb 	bl	8007dc0 <HAL_UARTEx_RxEventCallback>
 800824a:	e002      	b.n	8008252 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800824c:	6878      	ldr	r0, [r7, #4]
 800824e:	f7fa fd1f 	bl	8002c90 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008252:	2300      	movs	r3, #0
 8008254:	e002      	b.n	800825c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008256:	2300      	movs	r3, #0
 8008258:	e000      	b.n	800825c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800825a:	2302      	movs	r3, #2
  }
}
 800825c:	4618      	mov	r0, r3
 800825e:	3730      	adds	r7, #48	; 0x30
 8008260:	46bd      	mov	sp, r7
 8008262:	bd80      	pop	{r7, pc}

08008264 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008264:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008268:	b0c0      	sub	sp, #256	; 0x100
 800826a:	af00      	add	r7, sp, #0
 800826c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	691b      	ldr	r3, [r3, #16]
 8008278:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800827c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008280:	68d9      	ldr	r1, [r3, #12]
 8008282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008286:	681a      	ldr	r2, [r3, #0]
 8008288:	ea40 0301 	orr.w	r3, r0, r1
 800828c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800828e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008292:	689a      	ldr	r2, [r3, #8]
 8008294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008298:	691b      	ldr	r3, [r3, #16]
 800829a:	431a      	orrs	r2, r3
 800829c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082a0:	695b      	ldr	r3, [r3, #20]
 80082a2:	431a      	orrs	r2, r3
 80082a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082a8:	69db      	ldr	r3, [r3, #28]
 80082aa:	4313      	orrs	r3, r2
 80082ac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80082b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	68db      	ldr	r3, [r3, #12]
 80082b8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80082bc:	f021 010c 	bic.w	r1, r1, #12
 80082c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082c4:	681a      	ldr	r2, [r3, #0]
 80082c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80082ca:	430b      	orrs	r3, r1
 80082cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80082ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	695b      	ldr	r3, [r3, #20]
 80082d6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80082da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082de:	6999      	ldr	r1, [r3, #24]
 80082e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082e4:	681a      	ldr	r2, [r3, #0]
 80082e6:	ea40 0301 	orr.w	r3, r0, r1
 80082ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80082ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082f0:	681a      	ldr	r2, [r3, #0]
 80082f2:	4b8f      	ldr	r3, [pc, #572]	; (8008530 <UART_SetConfig+0x2cc>)
 80082f4:	429a      	cmp	r2, r3
 80082f6:	d005      	beq.n	8008304 <UART_SetConfig+0xa0>
 80082f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082fc:	681a      	ldr	r2, [r3, #0]
 80082fe:	4b8d      	ldr	r3, [pc, #564]	; (8008534 <UART_SetConfig+0x2d0>)
 8008300:	429a      	cmp	r2, r3
 8008302:	d104      	bne.n	800830e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008304:	f7fd f8e0 	bl	80054c8 <HAL_RCC_GetPCLK2Freq>
 8008308:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800830c:	e003      	b.n	8008316 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800830e:	f7fd f8c7 	bl	80054a0 <HAL_RCC_GetPCLK1Freq>
 8008312:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800831a:	69db      	ldr	r3, [r3, #28]
 800831c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008320:	f040 810c 	bne.w	800853c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008324:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008328:	2200      	movs	r2, #0
 800832a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800832e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008332:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008336:	4622      	mov	r2, r4
 8008338:	462b      	mov	r3, r5
 800833a:	1891      	adds	r1, r2, r2
 800833c:	65b9      	str	r1, [r7, #88]	; 0x58
 800833e:	415b      	adcs	r3, r3
 8008340:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008342:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008346:	4621      	mov	r1, r4
 8008348:	eb12 0801 	adds.w	r8, r2, r1
 800834c:	4629      	mov	r1, r5
 800834e:	eb43 0901 	adc.w	r9, r3, r1
 8008352:	f04f 0200 	mov.w	r2, #0
 8008356:	f04f 0300 	mov.w	r3, #0
 800835a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800835e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008362:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008366:	4690      	mov	r8, r2
 8008368:	4699      	mov	r9, r3
 800836a:	4623      	mov	r3, r4
 800836c:	eb18 0303 	adds.w	r3, r8, r3
 8008370:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008374:	462b      	mov	r3, r5
 8008376:	eb49 0303 	adc.w	r3, r9, r3
 800837a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800837e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008382:	685b      	ldr	r3, [r3, #4]
 8008384:	2200      	movs	r2, #0
 8008386:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800838a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800838e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008392:	460b      	mov	r3, r1
 8008394:	18db      	adds	r3, r3, r3
 8008396:	653b      	str	r3, [r7, #80]	; 0x50
 8008398:	4613      	mov	r3, r2
 800839a:	eb42 0303 	adc.w	r3, r2, r3
 800839e:	657b      	str	r3, [r7, #84]	; 0x54
 80083a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80083a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80083a8:	f7f8 fb68 	bl	8000a7c <__aeabi_uldivmod>
 80083ac:	4602      	mov	r2, r0
 80083ae:	460b      	mov	r3, r1
 80083b0:	4b61      	ldr	r3, [pc, #388]	; (8008538 <UART_SetConfig+0x2d4>)
 80083b2:	fba3 2302 	umull	r2, r3, r3, r2
 80083b6:	095b      	lsrs	r3, r3, #5
 80083b8:	011c      	lsls	r4, r3, #4
 80083ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80083be:	2200      	movs	r2, #0
 80083c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80083c4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80083c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80083cc:	4642      	mov	r2, r8
 80083ce:	464b      	mov	r3, r9
 80083d0:	1891      	adds	r1, r2, r2
 80083d2:	64b9      	str	r1, [r7, #72]	; 0x48
 80083d4:	415b      	adcs	r3, r3
 80083d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80083d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80083dc:	4641      	mov	r1, r8
 80083de:	eb12 0a01 	adds.w	sl, r2, r1
 80083e2:	4649      	mov	r1, r9
 80083e4:	eb43 0b01 	adc.w	fp, r3, r1
 80083e8:	f04f 0200 	mov.w	r2, #0
 80083ec:	f04f 0300 	mov.w	r3, #0
 80083f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80083f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80083f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80083fc:	4692      	mov	sl, r2
 80083fe:	469b      	mov	fp, r3
 8008400:	4643      	mov	r3, r8
 8008402:	eb1a 0303 	adds.w	r3, sl, r3
 8008406:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800840a:	464b      	mov	r3, r9
 800840c:	eb4b 0303 	adc.w	r3, fp, r3
 8008410:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008418:	685b      	ldr	r3, [r3, #4]
 800841a:	2200      	movs	r2, #0
 800841c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008420:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008424:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008428:	460b      	mov	r3, r1
 800842a:	18db      	adds	r3, r3, r3
 800842c:	643b      	str	r3, [r7, #64]	; 0x40
 800842e:	4613      	mov	r3, r2
 8008430:	eb42 0303 	adc.w	r3, r2, r3
 8008434:	647b      	str	r3, [r7, #68]	; 0x44
 8008436:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800843a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800843e:	f7f8 fb1d 	bl	8000a7c <__aeabi_uldivmod>
 8008442:	4602      	mov	r2, r0
 8008444:	460b      	mov	r3, r1
 8008446:	4611      	mov	r1, r2
 8008448:	4b3b      	ldr	r3, [pc, #236]	; (8008538 <UART_SetConfig+0x2d4>)
 800844a:	fba3 2301 	umull	r2, r3, r3, r1
 800844e:	095b      	lsrs	r3, r3, #5
 8008450:	2264      	movs	r2, #100	; 0x64
 8008452:	fb02 f303 	mul.w	r3, r2, r3
 8008456:	1acb      	subs	r3, r1, r3
 8008458:	00db      	lsls	r3, r3, #3
 800845a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800845e:	4b36      	ldr	r3, [pc, #216]	; (8008538 <UART_SetConfig+0x2d4>)
 8008460:	fba3 2302 	umull	r2, r3, r3, r2
 8008464:	095b      	lsrs	r3, r3, #5
 8008466:	005b      	lsls	r3, r3, #1
 8008468:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800846c:	441c      	add	r4, r3
 800846e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008472:	2200      	movs	r2, #0
 8008474:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008478:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800847c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008480:	4642      	mov	r2, r8
 8008482:	464b      	mov	r3, r9
 8008484:	1891      	adds	r1, r2, r2
 8008486:	63b9      	str	r1, [r7, #56]	; 0x38
 8008488:	415b      	adcs	r3, r3
 800848a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800848c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008490:	4641      	mov	r1, r8
 8008492:	1851      	adds	r1, r2, r1
 8008494:	6339      	str	r1, [r7, #48]	; 0x30
 8008496:	4649      	mov	r1, r9
 8008498:	414b      	adcs	r3, r1
 800849a:	637b      	str	r3, [r7, #52]	; 0x34
 800849c:	f04f 0200 	mov.w	r2, #0
 80084a0:	f04f 0300 	mov.w	r3, #0
 80084a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80084a8:	4659      	mov	r1, fp
 80084aa:	00cb      	lsls	r3, r1, #3
 80084ac:	4651      	mov	r1, sl
 80084ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80084b2:	4651      	mov	r1, sl
 80084b4:	00ca      	lsls	r2, r1, #3
 80084b6:	4610      	mov	r0, r2
 80084b8:	4619      	mov	r1, r3
 80084ba:	4603      	mov	r3, r0
 80084bc:	4642      	mov	r2, r8
 80084be:	189b      	adds	r3, r3, r2
 80084c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80084c4:	464b      	mov	r3, r9
 80084c6:	460a      	mov	r2, r1
 80084c8:	eb42 0303 	adc.w	r3, r2, r3
 80084cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80084d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084d4:	685b      	ldr	r3, [r3, #4]
 80084d6:	2200      	movs	r2, #0
 80084d8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80084dc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80084e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80084e4:	460b      	mov	r3, r1
 80084e6:	18db      	adds	r3, r3, r3
 80084e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80084ea:	4613      	mov	r3, r2
 80084ec:	eb42 0303 	adc.w	r3, r2, r3
 80084f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80084f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80084fa:	f7f8 fabf 	bl	8000a7c <__aeabi_uldivmod>
 80084fe:	4602      	mov	r2, r0
 8008500:	460b      	mov	r3, r1
 8008502:	4b0d      	ldr	r3, [pc, #52]	; (8008538 <UART_SetConfig+0x2d4>)
 8008504:	fba3 1302 	umull	r1, r3, r3, r2
 8008508:	095b      	lsrs	r3, r3, #5
 800850a:	2164      	movs	r1, #100	; 0x64
 800850c:	fb01 f303 	mul.w	r3, r1, r3
 8008510:	1ad3      	subs	r3, r2, r3
 8008512:	00db      	lsls	r3, r3, #3
 8008514:	3332      	adds	r3, #50	; 0x32
 8008516:	4a08      	ldr	r2, [pc, #32]	; (8008538 <UART_SetConfig+0x2d4>)
 8008518:	fba2 2303 	umull	r2, r3, r2, r3
 800851c:	095b      	lsrs	r3, r3, #5
 800851e:	f003 0207 	and.w	r2, r3, #7
 8008522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	4422      	add	r2, r4
 800852a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800852c:	e105      	b.n	800873a <UART_SetConfig+0x4d6>
 800852e:	bf00      	nop
 8008530:	40011000 	.word	0x40011000
 8008534:	40011400 	.word	0x40011400
 8008538:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800853c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008540:	2200      	movs	r2, #0
 8008542:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008546:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800854a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800854e:	4642      	mov	r2, r8
 8008550:	464b      	mov	r3, r9
 8008552:	1891      	adds	r1, r2, r2
 8008554:	6239      	str	r1, [r7, #32]
 8008556:	415b      	adcs	r3, r3
 8008558:	627b      	str	r3, [r7, #36]	; 0x24
 800855a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800855e:	4641      	mov	r1, r8
 8008560:	1854      	adds	r4, r2, r1
 8008562:	4649      	mov	r1, r9
 8008564:	eb43 0501 	adc.w	r5, r3, r1
 8008568:	f04f 0200 	mov.w	r2, #0
 800856c:	f04f 0300 	mov.w	r3, #0
 8008570:	00eb      	lsls	r3, r5, #3
 8008572:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008576:	00e2      	lsls	r2, r4, #3
 8008578:	4614      	mov	r4, r2
 800857a:	461d      	mov	r5, r3
 800857c:	4643      	mov	r3, r8
 800857e:	18e3      	adds	r3, r4, r3
 8008580:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008584:	464b      	mov	r3, r9
 8008586:	eb45 0303 	adc.w	r3, r5, r3
 800858a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800858e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	2200      	movs	r2, #0
 8008596:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800859a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800859e:	f04f 0200 	mov.w	r2, #0
 80085a2:	f04f 0300 	mov.w	r3, #0
 80085a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80085aa:	4629      	mov	r1, r5
 80085ac:	008b      	lsls	r3, r1, #2
 80085ae:	4621      	mov	r1, r4
 80085b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80085b4:	4621      	mov	r1, r4
 80085b6:	008a      	lsls	r2, r1, #2
 80085b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80085bc:	f7f8 fa5e 	bl	8000a7c <__aeabi_uldivmod>
 80085c0:	4602      	mov	r2, r0
 80085c2:	460b      	mov	r3, r1
 80085c4:	4b60      	ldr	r3, [pc, #384]	; (8008748 <UART_SetConfig+0x4e4>)
 80085c6:	fba3 2302 	umull	r2, r3, r3, r2
 80085ca:	095b      	lsrs	r3, r3, #5
 80085cc:	011c      	lsls	r4, r3, #4
 80085ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80085d2:	2200      	movs	r2, #0
 80085d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80085d8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80085dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80085e0:	4642      	mov	r2, r8
 80085e2:	464b      	mov	r3, r9
 80085e4:	1891      	adds	r1, r2, r2
 80085e6:	61b9      	str	r1, [r7, #24]
 80085e8:	415b      	adcs	r3, r3
 80085ea:	61fb      	str	r3, [r7, #28]
 80085ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80085f0:	4641      	mov	r1, r8
 80085f2:	1851      	adds	r1, r2, r1
 80085f4:	6139      	str	r1, [r7, #16]
 80085f6:	4649      	mov	r1, r9
 80085f8:	414b      	adcs	r3, r1
 80085fa:	617b      	str	r3, [r7, #20]
 80085fc:	f04f 0200 	mov.w	r2, #0
 8008600:	f04f 0300 	mov.w	r3, #0
 8008604:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008608:	4659      	mov	r1, fp
 800860a:	00cb      	lsls	r3, r1, #3
 800860c:	4651      	mov	r1, sl
 800860e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008612:	4651      	mov	r1, sl
 8008614:	00ca      	lsls	r2, r1, #3
 8008616:	4610      	mov	r0, r2
 8008618:	4619      	mov	r1, r3
 800861a:	4603      	mov	r3, r0
 800861c:	4642      	mov	r2, r8
 800861e:	189b      	adds	r3, r3, r2
 8008620:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008624:	464b      	mov	r3, r9
 8008626:	460a      	mov	r2, r1
 8008628:	eb42 0303 	adc.w	r3, r2, r3
 800862c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008634:	685b      	ldr	r3, [r3, #4]
 8008636:	2200      	movs	r2, #0
 8008638:	67bb      	str	r3, [r7, #120]	; 0x78
 800863a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800863c:	f04f 0200 	mov.w	r2, #0
 8008640:	f04f 0300 	mov.w	r3, #0
 8008644:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008648:	4649      	mov	r1, r9
 800864a:	008b      	lsls	r3, r1, #2
 800864c:	4641      	mov	r1, r8
 800864e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008652:	4641      	mov	r1, r8
 8008654:	008a      	lsls	r2, r1, #2
 8008656:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800865a:	f7f8 fa0f 	bl	8000a7c <__aeabi_uldivmod>
 800865e:	4602      	mov	r2, r0
 8008660:	460b      	mov	r3, r1
 8008662:	4b39      	ldr	r3, [pc, #228]	; (8008748 <UART_SetConfig+0x4e4>)
 8008664:	fba3 1302 	umull	r1, r3, r3, r2
 8008668:	095b      	lsrs	r3, r3, #5
 800866a:	2164      	movs	r1, #100	; 0x64
 800866c:	fb01 f303 	mul.w	r3, r1, r3
 8008670:	1ad3      	subs	r3, r2, r3
 8008672:	011b      	lsls	r3, r3, #4
 8008674:	3332      	adds	r3, #50	; 0x32
 8008676:	4a34      	ldr	r2, [pc, #208]	; (8008748 <UART_SetConfig+0x4e4>)
 8008678:	fba2 2303 	umull	r2, r3, r2, r3
 800867c:	095b      	lsrs	r3, r3, #5
 800867e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008682:	441c      	add	r4, r3
 8008684:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008688:	2200      	movs	r2, #0
 800868a:	673b      	str	r3, [r7, #112]	; 0x70
 800868c:	677a      	str	r2, [r7, #116]	; 0x74
 800868e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008692:	4642      	mov	r2, r8
 8008694:	464b      	mov	r3, r9
 8008696:	1891      	adds	r1, r2, r2
 8008698:	60b9      	str	r1, [r7, #8]
 800869a:	415b      	adcs	r3, r3
 800869c:	60fb      	str	r3, [r7, #12]
 800869e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80086a2:	4641      	mov	r1, r8
 80086a4:	1851      	adds	r1, r2, r1
 80086a6:	6039      	str	r1, [r7, #0]
 80086a8:	4649      	mov	r1, r9
 80086aa:	414b      	adcs	r3, r1
 80086ac:	607b      	str	r3, [r7, #4]
 80086ae:	f04f 0200 	mov.w	r2, #0
 80086b2:	f04f 0300 	mov.w	r3, #0
 80086b6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80086ba:	4659      	mov	r1, fp
 80086bc:	00cb      	lsls	r3, r1, #3
 80086be:	4651      	mov	r1, sl
 80086c0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80086c4:	4651      	mov	r1, sl
 80086c6:	00ca      	lsls	r2, r1, #3
 80086c8:	4610      	mov	r0, r2
 80086ca:	4619      	mov	r1, r3
 80086cc:	4603      	mov	r3, r0
 80086ce:	4642      	mov	r2, r8
 80086d0:	189b      	adds	r3, r3, r2
 80086d2:	66bb      	str	r3, [r7, #104]	; 0x68
 80086d4:	464b      	mov	r3, r9
 80086d6:	460a      	mov	r2, r1
 80086d8:	eb42 0303 	adc.w	r3, r2, r3
 80086dc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80086de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086e2:	685b      	ldr	r3, [r3, #4]
 80086e4:	2200      	movs	r2, #0
 80086e6:	663b      	str	r3, [r7, #96]	; 0x60
 80086e8:	667a      	str	r2, [r7, #100]	; 0x64
 80086ea:	f04f 0200 	mov.w	r2, #0
 80086ee:	f04f 0300 	mov.w	r3, #0
 80086f2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80086f6:	4649      	mov	r1, r9
 80086f8:	008b      	lsls	r3, r1, #2
 80086fa:	4641      	mov	r1, r8
 80086fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008700:	4641      	mov	r1, r8
 8008702:	008a      	lsls	r2, r1, #2
 8008704:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008708:	f7f8 f9b8 	bl	8000a7c <__aeabi_uldivmod>
 800870c:	4602      	mov	r2, r0
 800870e:	460b      	mov	r3, r1
 8008710:	4b0d      	ldr	r3, [pc, #52]	; (8008748 <UART_SetConfig+0x4e4>)
 8008712:	fba3 1302 	umull	r1, r3, r3, r2
 8008716:	095b      	lsrs	r3, r3, #5
 8008718:	2164      	movs	r1, #100	; 0x64
 800871a:	fb01 f303 	mul.w	r3, r1, r3
 800871e:	1ad3      	subs	r3, r2, r3
 8008720:	011b      	lsls	r3, r3, #4
 8008722:	3332      	adds	r3, #50	; 0x32
 8008724:	4a08      	ldr	r2, [pc, #32]	; (8008748 <UART_SetConfig+0x4e4>)
 8008726:	fba2 2303 	umull	r2, r3, r2, r3
 800872a:	095b      	lsrs	r3, r3, #5
 800872c:	f003 020f 	and.w	r2, r3, #15
 8008730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	4422      	add	r2, r4
 8008738:	609a      	str	r2, [r3, #8]
}
 800873a:	bf00      	nop
 800873c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008740:	46bd      	mov	sp, r7
 8008742:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008746:	bf00      	nop
 8008748:	51eb851f 	.word	0x51eb851f

0800874c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800874c:	b084      	sub	sp, #16
 800874e:	b580      	push	{r7, lr}
 8008750:	b084      	sub	sp, #16
 8008752:	af00      	add	r7, sp, #0
 8008754:	6078      	str	r0, [r7, #4]
 8008756:	f107 001c 	add.w	r0, r7, #28
 800875a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800875e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008760:	2b01      	cmp	r3, #1
 8008762:	d122      	bne.n	80087aa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008768:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	68db      	ldr	r3, [r3, #12]
 8008774:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008778:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800877c:	687a      	ldr	r2, [r7, #4]
 800877e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	68db      	ldr	r3, [r3, #12]
 8008784:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800878c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800878e:	2b01      	cmp	r3, #1
 8008790:	d105      	bne.n	800879e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	68db      	ldr	r3, [r3, #12]
 8008796:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f000 faa2 	bl	8008ce8 <USB_CoreReset>
 80087a4:	4603      	mov	r3, r0
 80087a6:	73fb      	strb	r3, [r7, #15]
 80087a8:	e01a      	b.n	80087e0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	68db      	ldr	r3, [r3, #12]
 80087ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f000 fa96 	bl	8008ce8 <USB_CoreReset>
 80087bc:	4603      	mov	r3, r0
 80087be:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80087c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d106      	bne.n	80087d4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087ca:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	639a      	str	r2, [r3, #56]	; 0x38
 80087d2:	e005      	b.n	80087e0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087d8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80087e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d10b      	bne.n	80087fe <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	689b      	ldr	r3, [r3, #8]
 80087ea:	f043 0206 	orr.w	r2, r3, #6
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	689b      	ldr	r3, [r3, #8]
 80087f6:	f043 0220 	orr.w	r2, r3, #32
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80087fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008800:	4618      	mov	r0, r3
 8008802:	3710      	adds	r7, #16
 8008804:	46bd      	mov	sp, r7
 8008806:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800880a:	b004      	add	sp, #16
 800880c:	4770      	bx	lr

0800880e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800880e:	b480      	push	{r7}
 8008810:	b083      	sub	sp, #12
 8008812:	af00      	add	r7, sp, #0
 8008814:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	689b      	ldr	r3, [r3, #8]
 800881a:	f023 0201 	bic.w	r2, r3, #1
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008822:	2300      	movs	r3, #0
}
 8008824:	4618      	mov	r0, r3
 8008826:	370c      	adds	r7, #12
 8008828:	46bd      	mov	sp, r7
 800882a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882e:	4770      	bx	lr

08008830 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b084      	sub	sp, #16
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
 8008838:	460b      	mov	r3, r1
 800883a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800883c:	2300      	movs	r3, #0
 800883e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	68db      	ldr	r3, [r3, #12]
 8008844:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800884c:	78fb      	ldrb	r3, [r7, #3]
 800884e:	2b01      	cmp	r3, #1
 8008850:	d115      	bne.n	800887e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	68db      	ldr	r3, [r3, #12]
 8008856:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800885e:	2001      	movs	r0, #1
 8008860:	f7fa fcfc 	bl	800325c <HAL_Delay>
      ms++;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	3301      	adds	r3, #1
 8008868:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800886a:	6878      	ldr	r0, [r7, #4]
 800886c:	f000 fa2e 	bl	8008ccc <USB_GetMode>
 8008870:	4603      	mov	r3, r0
 8008872:	2b01      	cmp	r3, #1
 8008874:	d01e      	beq.n	80088b4 <USB_SetCurrentMode+0x84>
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2b31      	cmp	r3, #49	; 0x31
 800887a:	d9f0      	bls.n	800885e <USB_SetCurrentMode+0x2e>
 800887c:	e01a      	b.n	80088b4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800887e:	78fb      	ldrb	r3, [r7, #3]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d115      	bne.n	80088b0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	68db      	ldr	r3, [r3, #12]
 8008888:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008890:	2001      	movs	r0, #1
 8008892:	f7fa fce3 	bl	800325c <HAL_Delay>
      ms++;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	3301      	adds	r3, #1
 800889a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f000 fa15 	bl	8008ccc <USB_GetMode>
 80088a2:	4603      	mov	r3, r0
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d005      	beq.n	80088b4 <USB_SetCurrentMode+0x84>
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2b31      	cmp	r3, #49	; 0x31
 80088ac:	d9f0      	bls.n	8008890 <USB_SetCurrentMode+0x60>
 80088ae:	e001      	b.n	80088b4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80088b0:	2301      	movs	r3, #1
 80088b2:	e005      	b.n	80088c0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	2b32      	cmp	r3, #50	; 0x32
 80088b8:	d101      	bne.n	80088be <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80088ba:	2301      	movs	r3, #1
 80088bc:	e000      	b.n	80088c0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80088be:	2300      	movs	r3, #0
}
 80088c0:	4618      	mov	r0, r3
 80088c2:	3710      	adds	r7, #16
 80088c4:	46bd      	mov	sp, r7
 80088c6:	bd80      	pop	{r7, pc}

080088c8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80088c8:	b084      	sub	sp, #16
 80088ca:	b580      	push	{r7, lr}
 80088cc:	b086      	sub	sp, #24
 80088ce:	af00      	add	r7, sp, #0
 80088d0:	6078      	str	r0, [r7, #4]
 80088d2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80088d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80088da:	2300      	movs	r3, #0
 80088dc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80088e2:	2300      	movs	r3, #0
 80088e4:	613b      	str	r3, [r7, #16]
 80088e6:	e009      	b.n	80088fc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80088e8:	687a      	ldr	r2, [r7, #4]
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	3340      	adds	r3, #64	; 0x40
 80088ee:	009b      	lsls	r3, r3, #2
 80088f0:	4413      	add	r3, r2
 80088f2:	2200      	movs	r2, #0
 80088f4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80088f6:	693b      	ldr	r3, [r7, #16]
 80088f8:	3301      	adds	r3, #1
 80088fa:	613b      	str	r3, [r7, #16]
 80088fc:	693b      	ldr	r3, [r7, #16]
 80088fe:	2b0e      	cmp	r3, #14
 8008900:	d9f2      	bls.n	80088e8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008902:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008904:	2b00      	cmp	r3, #0
 8008906:	d11c      	bne.n	8008942 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800890e:	685b      	ldr	r3, [r3, #4]
 8008910:	68fa      	ldr	r2, [r7, #12]
 8008912:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008916:	f043 0302 	orr.w	r3, r3, #2
 800891a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008920:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800892c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008938:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	639a      	str	r2, [r3, #56]	; 0x38
 8008940:	e00b      	b.n	800895a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008946:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008952:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008960:	461a      	mov	r2, r3
 8008962:	2300      	movs	r3, #0
 8008964:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800896c:	4619      	mov	r1, r3
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008974:	461a      	mov	r2, r3
 8008976:	680b      	ldr	r3, [r1, #0]
 8008978:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800897a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800897c:	2b01      	cmp	r3, #1
 800897e:	d10c      	bne.n	800899a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008982:	2b00      	cmp	r3, #0
 8008984:	d104      	bne.n	8008990 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008986:	2100      	movs	r1, #0
 8008988:	6878      	ldr	r0, [r7, #4]
 800898a:	f000 f965 	bl	8008c58 <USB_SetDevSpeed>
 800898e:	e008      	b.n	80089a2 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008990:	2101      	movs	r1, #1
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f000 f960 	bl	8008c58 <USB_SetDevSpeed>
 8008998:	e003      	b.n	80089a2 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800899a:	2103      	movs	r1, #3
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f000 f95b 	bl	8008c58 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80089a2:	2110      	movs	r1, #16
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f000 f8f3 	bl	8008b90 <USB_FlushTxFifo>
 80089aa:	4603      	mov	r3, r0
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d001      	beq.n	80089b4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80089b0:	2301      	movs	r3, #1
 80089b2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80089b4:	6878      	ldr	r0, [r7, #4]
 80089b6:	f000 f91f 	bl	8008bf8 <USB_FlushRxFifo>
 80089ba:	4603      	mov	r3, r0
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d001      	beq.n	80089c4 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80089c0:	2301      	movs	r3, #1
 80089c2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089ca:	461a      	mov	r2, r3
 80089cc:	2300      	movs	r3, #0
 80089ce:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089d6:	461a      	mov	r2, r3
 80089d8:	2300      	movs	r3, #0
 80089da:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089e2:	461a      	mov	r2, r3
 80089e4:	2300      	movs	r3, #0
 80089e6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80089e8:	2300      	movs	r3, #0
 80089ea:	613b      	str	r3, [r7, #16]
 80089ec:	e043      	b.n	8008a76 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	015a      	lsls	r2, r3, #5
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	4413      	add	r3, r2
 80089f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a00:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a04:	d118      	bne.n	8008a38 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d10a      	bne.n	8008a22 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008a0c:	693b      	ldr	r3, [r7, #16]
 8008a0e:	015a      	lsls	r2, r3, #5
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	4413      	add	r3, r2
 8008a14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a18:	461a      	mov	r2, r3
 8008a1a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008a1e:	6013      	str	r3, [r2, #0]
 8008a20:	e013      	b.n	8008a4a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	015a      	lsls	r2, r3, #5
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	4413      	add	r3, r2
 8008a2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a2e:	461a      	mov	r2, r3
 8008a30:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008a34:	6013      	str	r3, [r2, #0]
 8008a36:	e008      	b.n	8008a4a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008a38:	693b      	ldr	r3, [r7, #16]
 8008a3a:	015a      	lsls	r2, r3, #5
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	4413      	add	r3, r2
 8008a40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a44:	461a      	mov	r2, r3
 8008a46:	2300      	movs	r3, #0
 8008a48:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008a4a:	693b      	ldr	r3, [r7, #16]
 8008a4c:	015a      	lsls	r2, r3, #5
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	4413      	add	r3, r2
 8008a52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a56:	461a      	mov	r2, r3
 8008a58:	2300      	movs	r3, #0
 8008a5a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008a5c:	693b      	ldr	r3, [r7, #16]
 8008a5e:	015a      	lsls	r2, r3, #5
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	4413      	add	r3, r2
 8008a64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a68:	461a      	mov	r2, r3
 8008a6a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008a6e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	3301      	adds	r3, #1
 8008a74:	613b      	str	r3, [r7, #16]
 8008a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a78:	693a      	ldr	r2, [r7, #16]
 8008a7a:	429a      	cmp	r2, r3
 8008a7c:	d3b7      	bcc.n	80089ee <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008a7e:	2300      	movs	r3, #0
 8008a80:	613b      	str	r3, [r7, #16]
 8008a82:	e043      	b.n	8008b0c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008a84:	693b      	ldr	r3, [r7, #16]
 8008a86:	015a      	lsls	r2, r3, #5
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	4413      	add	r3, r2
 8008a8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a96:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a9a:	d118      	bne.n	8008ace <USB_DevInit+0x206>
    {
      if (i == 0U)
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d10a      	bne.n	8008ab8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008aa2:	693b      	ldr	r3, [r7, #16]
 8008aa4:	015a      	lsls	r2, r3, #5
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	4413      	add	r3, r2
 8008aaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aae:	461a      	mov	r2, r3
 8008ab0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008ab4:	6013      	str	r3, [r2, #0]
 8008ab6:	e013      	b.n	8008ae0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008ab8:	693b      	ldr	r3, [r7, #16]
 8008aba:	015a      	lsls	r2, r3, #5
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	4413      	add	r3, r2
 8008ac0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008aca:	6013      	str	r3, [r2, #0]
 8008acc:	e008      	b.n	8008ae0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	015a      	lsls	r2, r3, #5
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	4413      	add	r3, r2
 8008ad6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ada:	461a      	mov	r2, r3
 8008adc:	2300      	movs	r3, #0
 8008ade:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	015a      	lsls	r2, r3, #5
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	4413      	add	r3, r2
 8008ae8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aec:	461a      	mov	r2, r3
 8008aee:	2300      	movs	r3, #0
 8008af0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	015a      	lsls	r2, r3, #5
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	4413      	add	r3, r2
 8008afa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008afe:	461a      	mov	r2, r3
 8008b00:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008b04:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008b06:	693b      	ldr	r3, [r7, #16]
 8008b08:	3301      	adds	r3, #1
 8008b0a:	613b      	str	r3, [r7, #16]
 8008b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b0e:	693a      	ldr	r2, [r7, #16]
 8008b10:	429a      	cmp	r2, r3
 8008b12:	d3b7      	bcc.n	8008a84 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b1a:	691b      	ldr	r3, [r3, #16]
 8008b1c:	68fa      	ldr	r2, [r7, #12]
 8008b1e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b22:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b26:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008b34:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d105      	bne.n	8008b48 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	699b      	ldr	r3, [r3, #24]
 8008b40:	f043 0210 	orr.w	r2, r3, #16
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	699a      	ldr	r2, [r3, #24]
 8008b4c:	4b0f      	ldr	r3, [pc, #60]	; (8008b8c <USB_DevInit+0x2c4>)
 8008b4e:	4313      	orrs	r3, r2
 8008b50:	687a      	ldr	r2, [r7, #4]
 8008b52:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008b54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d005      	beq.n	8008b66 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	699b      	ldr	r3, [r3, #24]
 8008b5e:	f043 0208 	orr.w	r2, r3, #8
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008b66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d107      	bne.n	8008b7c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	699b      	ldr	r3, [r3, #24]
 8008b70:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008b74:	f043 0304 	orr.w	r3, r3, #4
 8008b78:	687a      	ldr	r2, [r7, #4]
 8008b7a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008b7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	3718      	adds	r7, #24
 8008b82:	46bd      	mov	sp, r7
 8008b84:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008b88:	b004      	add	sp, #16
 8008b8a:	4770      	bx	lr
 8008b8c:	803c3800 	.word	0x803c3800

08008b90 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b085      	sub	sp, #20
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
 8008b98:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	3301      	adds	r3, #1
 8008ba2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	4a13      	ldr	r2, [pc, #76]	; (8008bf4 <USB_FlushTxFifo+0x64>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d901      	bls.n	8008bb0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008bac:	2303      	movs	r3, #3
 8008bae:	e01b      	b.n	8008be8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	691b      	ldr	r3, [r3, #16]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	daf2      	bge.n	8008b9e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008bb8:	2300      	movs	r3, #0
 8008bba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	019b      	lsls	r3, r3, #6
 8008bc0:	f043 0220 	orr.w	r2, r3, #32
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	3301      	adds	r3, #1
 8008bcc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	4a08      	ldr	r2, [pc, #32]	; (8008bf4 <USB_FlushTxFifo+0x64>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d901      	bls.n	8008bda <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008bd6:	2303      	movs	r3, #3
 8008bd8:	e006      	b.n	8008be8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	691b      	ldr	r3, [r3, #16]
 8008bde:	f003 0320 	and.w	r3, r3, #32
 8008be2:	2b20      	cmp	r3, #32
 8008be4:	d0f0      	beq.n	8008bc8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008be6:	2300      	movs	r3, #0
}
 8008be8:	4618      	mov	r0, r3
 8008bea:	3714      	adds	r7, #20
 8008bec:	46bd      	mov	sp, r7
 8008bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf2:	4770      	bx	lr
 8008bf4:	00030d40 	.word	0x00030d40

08008bf8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b085      	sub	sp, #20
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008c00:	2300      	movs	r3, #0
 8008c02:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	3301      	adds	r3, #1
 8008c08:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	4a11      	ldr	r2, [pc, #68]	; (8008c54 <USB_FlushRxFifo+0x5c>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d901      	bls.n	8008c16 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008c12:	2303      	movs	r3, #3
 8008c14:	e018      	b.n	8008c48 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	691b      	ldr	r3, [r3, #16]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	daf2      	bge.n	8008c04 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2210      	movs	r2, #16
 8008c26:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	3301      	adds	r3, #1
 8008c2c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	4a08      	ldr	r2, [pc, #32]	; (8008c54 <USB_FlushRxFifo+0x5c>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d901      	bls.n	8008c3a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008c36:	2303      	movs	r3, #3
 8008c38:	e006      	b.n	8008c48 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	691b      	ldr	r3, [r3, #16]
 8008c3e:	f003 0310 	and.w	r3, r3, #16
 8008c42:	2b10      	cmp	r3, #16
 8008c44:	d0f0      	beq.n	8008c28 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008c46:	2300      	movs	r3, #0
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3714      	adds	r7, #20
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr
 8008c54:	00030d40 	.word	0x00030d40

08008c58 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008c58:	b480      	push	{r7}
 8008c5a:	b085      	sub	sp, #20
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
 8008c60:	460b      	mov	r3, r1
 8008c62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c6e:	681a      	ldr	r2, [r3, #0]
 8008c70:	78fb      	ldrb	r3, [r7, #3]
 8008c72:	68f9      	ldr	r1, [r7, #12]
 8008c74:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008c78:	4313      	orrs	r3, r2
 8008c7a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008c7c:	2300      	movs	r3, #0
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	3714      	adds	r7, #20
 8008c82:	46bd      	mov	sp, r7
 8008c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c88:	4770      	bx	lr

08008c8a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008c8a:	b480      	push	{r7}
 8008c8c:	b085      	sub	sp, #20
 8008c8e:	af00      	add	r7, sp, #0
 8008c90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	68fa      	ldr	r2, [r7, #12]
 8008ca0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008ca4:	f023 0303 	bic.w	r3, r3, #3
 8008ca8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cb0:	685b      	ldr	r3, [r3, #4]
 8008cb2:	68fa      	ldr	r2, [r7, #12]
 8008cb4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008cb8:	f043 0302 	orr.w	r3, r3, #2
 8008cbc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008cbe:	2300      	movs	r3, #0
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	3714      	adds	r7, #20
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cca:	4770      	bx	lr

08008ccc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b083      	sub	sp, #12
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	695b      	ldr	r3, [r3, #20]
 8008cd8:	f003 0301 	and.w	r3, r3, #1
}
 8008cdc:	4618      	mov	r0, r3
 8008cde:	370c      	adds	r7, #12
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce6:	4770      	bx	lr

08008ce8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008ce8:	b480      	push	{r7}
 8008cea:	b085      	sub	sp, #20
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	3301      	adds	r3, #1
 8008cf8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	4a13      	ldr	r2, [pc, #76]	; (8008d4c <USB_CoreReset+0x64>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d901      	bls.n	8008d06 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008d02:	2303      	movs	r3, #3
 8008d04:	e01b      	b.n	8008d3e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	691b      	ldr	r3, [r3, #16]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	daf2      	bge.n	8008cf4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	691b      	ldr	r3, [r3, #16]
 8008d16:	f043 0201 	orr.w	r2, r3, #1
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	3301      	adds	r3, #1
 8008d22:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	4a09      	ldr	r2, [pc, #36]	; (8008d4c <USB_CoreReset+0x64>)
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d901      	bls.n	8008d30 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008d2c:	2303      	movs	r3, #3
 8008d2e:	e006      	b.n	8008d3e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	691b      	ldr	r3, [r3, #16]
 8008d34:	f003 0301 	and.w	r3, r3, #1
 8008d38:	2b01      	cmp	r3, #1
 8008d3a:	d0f0      	beq.n	8008d1e <USB_CoreReset+0x36>

  return HAL_OK;
 8008d3c:	2300      	movs	r3, #0
}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	3714      	adds	r7, #20
 8008d42:	46bd      	mov	sp, r7
 8008d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d48:	4770      	bx	lr
 8008d4a:	bf00      	nop
 8008d4c:	00030d40 	.word	0x00030d40

08008d50 <atoi>:
 8008d50:	220a      	movs	r2, #10
 8008d52:	2100      	movs	r1, #0
 8008d54:	f000 b98a 	b.w	800906c <strtol>

08008d58 <__errno>:
 8008d58:	4b01      	ldr	r3, [pc, #4]	; (8008d60 <__errno+0x8>)
 8008d5a:	6818      	ldr	r0, [r3, #0]
 8008d5c:	4770      	bx	lr
 8008d5e:	bf00      	nop
 8008d60:	20000018 	.word	0x20000018

08008d64 <__libc_init_array>:
 8008d64:	b570      	push	{r4, r5, r6, lr}
 8008d66:	4d0d      	ldr	r5, [pc, #52]	; (8008d9c <__libc_init_array+0x38>)
 8008d68:	4c0d      	ldr	r4, [pc, #52]	; (8008da0 <__libc_init_array+0x3c>)
 8008d6a:	1b64      	subs	r4, r4, r5
 8008d6c:	10a4      	asrs	r4, r4, #2
 8008d6e:	2600      	movs	r6, #0
 8008d70:	42a6      	cmp	r6, r4
 8008d72:	d109      	bne.n	8008d88 <__libc_init_array+0x24>
 8008d74:	4d0b      	ldr	r5, [pc, #44]	; (8008da4 <__libc_init_array+0x40>)
 8008d76:	4c0c      	ldr	r4, [pc, #48]	; (8008da8 <__libc_init_array+0x44>)
 8008d78:	f001 fab4 	bl	800a2e4 <_init>
 8008d7c:	1b64      	subs	r4, r4, r5
 8008d7e:	10a4      	asrs	r4, r4, #2
 8008d80:	2600      	movs	r6, #0
 8008d82:	42a6      	cmp	r6, r4
 8008d84:	d105      	bne.n	8008d92 <__libc_init_array+0x2e>
 8008d86:	bd70      	pop	{r4, r5, r6, pc}
 8008d88:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d8c:	4798      	blx	r3
 8008d8e:	3601      	adds	r6, #1
 8008d90:	e7ee      	b.n	8008d70 <__libc_init_array+0xc>
 8008d92:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d96:	4798      	blx	r3
 8008d98:	3601      	adds	r6, #1
 8008d9a:	e7f2      	b.n	8008d82 <__libc_init_array+0x1e>
 8008d9c:	0800a61c 	.word	0x0800a61c
 8008da0:	0800a61c 	.word	0x0800a61c
 8008da4:	0800a61c 	.word	0x0800a61c
 8008da8:	0800a620 	.word	0x0800a620

08008dac <memset>:
 8008dac:	4402      	add	r2, r0
 8008dae:	4603      	mov	r3, r0
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d100      	bne.n	8008db6 <memset+0xa>
 8008db4:	4770      	bx	lr
 8008db6:	f803 1b01 	strb.w	r1, [r3], #1
 8008dba:	e7f9      	b.n	8008db0 <memset+0x4>

08008dbc <iprintf>:
 8008dbc:	b40f      	push	{r0, r1, r2, r3}
 8008dbe:	4b0a      	ldr	r3, [pc, #40]	; (8008de8 <iprintf+0x2c>)
 8008dc0:	b513      	push	{r0, r1, r4, lr}
 8008dc2:	681c      	ldr	r4, [r3, #0]
 8008dc4:	b124      	cbz	r4, 8008dd0 <iprintf+0x14>
 8008dc6:	69a3      	ldr	r3, [r4, #24]
 8008dc8:	b913      	cbnz	r3, 8008dd0 <iprintf+0x14>
 8008dca:	4620      	mov	r0, r4
 8008dcc:	f000 fb32 	bl	8009434 <__sinit>
 8008dd0:	ab05      	add	r3, sp, #20
 8008dd2:	9a04      	ldr	r2, [sp, #16]
 8008dd4:	68a1      	ldr	r1, [r4, #8]
 8008dd6:	9301      	str	r3, [sp, #4]
 8008dd8:	4620      	mov	r0, r4
 8008dda:	f000 fe97 	bl	8009b0c <_vfiprintf_r>
 8008dde:	b002      	add	sp, #8
 8008de0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008de4:	b004      	add	sp, #16
 8008de6:	4770      	bx	lr
 8008de8:	20000018 	.word	0x20000018

08008dec <_puts_r>:
 8008dec:	b570      	push	{r4, r5, r6, lr}
 8008dee:	460e      	mov	r6, r1
 8008df0:	4605      	mov	r5, r0
 8008df2:	b118      	cbz	r0, 8008dfc <_puts_r+0x10>
 8008df4:	6983      	ldr	r3, [r0, #24]
 8008df6:	b90b      	cbnz	r3, 8008dfc <_puts_r+0x10>
 8008df8:	f000 fb1c 	bl	8009434 <__sinit>
 8008dfc:	69ab      	ldr	r3, [r5, #24]
 8008dfe:	68ac      	ldr	r4, [r5, #8]
 8008e00:	b913      	cbnz	r3, 8008e08 <_puts_r+0x1c>
 8008e02:	4628      	mov	r0, r5
 8008e04:	f000 fb16 	bl	8009434 <__sinit>
 8008e08:	4b2c      	ldr	r3, [pc, #176]	; (8008ebc <_puts_r+0xd0>)
 8008e0a:	429c      	cmp	r4, r3
 8008e0c:	d120      	bne.n	8008e50 <_puts_r+0x64>
 8008e0e:	686c      	ldr	r4, [r5, #4]
 8008e10:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e12:	07db      	lsls	r3, r3, #31
 8008e14:	d405      	bmi.n	8008e22 <_puts_r+0x36>
 8008e16:	89a3      	ldrh	r3, [r4, #12]
 8008e18:	0598      	lsls	r0, r3, #22
 8008e1a:	d402      	bmi.n	8008e22 <_puts_r+0x36>
 8008e1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e1e:	f000 fba7 	bl	8009570 <__retarget_lock_acquire_recursive>
 8008e22:	89a3      	ldrh	r3, [r4, #12]
 8008e24:	0719      	lsls	r1, r3, #28
 8008e26:	d51d      	bpl.n	8008e64 <_puts_r+0x78>
 8008e28:	6923      	ldr	r3, [r4, #16]
 8008e2a:	b1db      	cbz	r3, 8008e64 <_puts_r+0x78>
 8008e2c:	3e01      	subs	r6, #1
 8008e2e:	68a3      	ldr	r3, [r4, #8]
 8008e30:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008e34:	3b01      	subs	r3, #1
 8008e36:	60a3      	str	r3, [r4, #8]
 8008e38:	bb39      	cbnz	r1, 8008e8a <_puts_r+0x9e>
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	da38      	bge.n	8008eb0 <_puts_r+0xc4>
 8008e3e:	4622      	mov	r2, r4
 8008e40:	210a      	movs	r1, #10
 8008e42:	4628      	mov	r0, r5
 8008e44:	f000 f91c 	bl	8009080 <__swbuf_r>
 8008e48:	3001      	adds	r0, #1
 8008e4a:	d011      	beq.n	8008e70 <_puts_r+0x84>
 8008e4c:	250a      	movs	r5, #10
 8008e4e:	e011      	b.n	8008e74 <_puts_r+0x88>
 8008e50:	4b1b      	ldr	r3, [pc, #108]	; (8008ec0 <_puts_r+0xd4>)
 8008e52:	429c      	cmp	r4, r3
 8008e54:	d101      	bne.n	8008e5a <_puts_r+0x6e>
 8008e56:	68ac      	ldr	r4, [r5, #8]
 8008e58:	e7da      	b.n	8008e10 <_puts_r+0x24>
 8008e5a:	4b1a      	ldr	r3, [pc, #104]	; (8008ec4 <_puts_r+0xd8>)
 8008e5c:	429c      	cmp	r4, r3
 8008e5e:	bf08      	it	eq
 8008e60:	68ec      	ldreq	r4, [r5, #12]
 8008e62:	e7d5      	b.n	8008e10 <_puts_r+0x24>
 8008e64:	4621      	mov	r1, r4
 8008e66:	4628      	mov	r0, r5
 8008e68:	f000 f95c 	bl	8009124 <__swsetup_r>
 8008e6c:	2800      	cmp	r0, #0
 8008e6e:	d0dd      	beq.n	8008e2c <_puts_r+0x40>
 8008e70:	f04f 35ff 	mov.w	r5, #4294967295
 8008e74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e76:	07da      	lsls	r2, r3, #31
 8008e78:	d405      	bmi.n	8008e86 <_puts_r+0x9a>
 8008e7a:	89a3      	ldrh	r3, [r4, #12]
 8008e7c:	059b      	lsls	r3, r3, #22
 8008e7e:	d402      	bmi.n	8008e86 <_puts_r+0x9a>
 8008e80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e82:	f000 fb76 	bl	8009572 <__retarget_lock_release_recursive>
 8008e86:	4628      	mov	r0, r5
 8008e88:	bd70      	pop	{r4, r5, r6, pc}
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	da04      	bge.n	8008e98 <_puts_r+0xac>
 8008e8e:	69a2      	ldr	r2, [r4, #24]
 8008e90:	429a      	cmp	r2, r3
 8008e92:	dc06      	bgt.n	8008ea2 <_puts_r+0xb6>
 8008e94:	290a      	cmp	r1, #10
 8008e96:	d004      	beq.n	8008ea2 <_puts_r+0xb6>
 8008e98:	6823      	ldr	r3, [r4, #0]
 8008e9a:	1c5a      	adds	r2, r3, #1
 8008e9c:	6022      	str	r2, [r4, #0]
 8008e9e:	7019      	strb	r1, [r3, #0]
 8008ea0:	e7c5      	b.n	8008e2e <_puts_r+0x42>
 8008ea2:	4622      	mov	r2, r4
 8008ea4:	4628      	mov	r0, r5
 8008ea6:	f000 f8eb 	bl	8009080 <__swbuf_r>
 8008eaa:	3001      	adds	r0, #1
 8008eac:	d1bf      	bne.n	8008e2e <_puts_r+0x42>
 8008eae:	e7df      	b.n	8008e70 <_puts_r+0x84>
 8008eb0:	6823      	ldr	r3, [r4, #0]
 8008eb2:	250a      	movs	r5, #10
 8008eb4:	1c5a      	adds	r2, r3, #1
 8008eb6:	6022      	str	r2, [r4, #0]
 8008eb8:	701d      	strb	r5, [r3, #0]
 8008eba:	e7db      	b.n	8008e74 <_puts_r+0x88>
 8008ebc:	0800a5a0 	.word	0x0800a5a0
 8008ec0:	0800a5c0 	.word	0x0800a5c0
 8008ec4:	0800a580 	.word	0x0800a580

08008ec8 <puts>:
 8008ec8:	4b02      	ldr	r3, [pc, #8]	; (8008ed4 <puts+0xc>)
 8008eca:	4601      	mov	r1, r0
 8008ecc:	6818      	ldr	r0, [r3, #0]
 8008ece:	f7ff bf8d 	b.w	8008dec <_puts_r>
 8008ed2:	bf00      	nop
 8008ed4:	20000018 	.word	0x20000018

08008ed8 <siprintf>:
 8008ed8:	b40e      	push	{r1, r2, r3}
 8008eda:	b500      	push	{lr}
 8008edc:	b09c      	sub	sp, #112	; 0x70
 8008ede:	ab1d      	add	r3, sp, #116	; 0x74
 8008ee0:	9002      	str	r0, [sp, #8]
 8008ee2:	9006      	str	r0, [sp, #24]
 8008ee4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008ee8:	4809      	ldr	r0, [pc, #36]	; (8008f10 <siprintf+0x38>)
 8008eea:	9107      	str	r1, [sp, #28]
 8008eec:	9104      	str	r1, [sp, #16]
 8008eee:	4909      	ldr	r1, [pc, #36]	; (8008f14 <siprintf+0x3c>)
 8008ef0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ef4:	9105      	str	r1, [sp, #20]
 8008ef6:	6800      	ldr	r0, [r0, #0]
 8008ef8:	9301      	str	r3, [sp, #4]
 8008efa:	a902      	add	r1, sp, #8
 8008efc:	f000 fcdc 	bl	80098b8 <_svfiprintf_r>
 8008f00:	9b02      	ldr	r3, [sp, #8]
 8008f02:	2200      	movs	r2, #0
 8008f04:	701a      	strb	r2, [r3, #0]
 8008f06:	b01c      	add	sp, #112	; 0x70
 8008f08:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f0c:	b003      	add	sp, #12
 8008f0e:	4770      	bx	lr
 8008f10:	20000018 	.word	0x20000018
 8008f14:	ffff0208 	.word	0xffff0208

08008f18 <strncmp>:
 8008f18:	b510      	push	{r4, lr}
 8008f1a:	b17a      	cbz	r2, 8008f3c <strncmp+0x24>
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	3901      	subs	r1, #1
 8008f20:	1884      	adds	r4, r0, r2
 8008f22:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008f26:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008f2a:	4290      	cmp	r0, r2
 8008f2c:	d101      	bne.n	8008f32 <strncmp+0x1a>
 8008f2e:	42a3      	cmp	r3, r4
 8008f30:	d101      	bne.n	8008f36 <strncmp+0x1e>
 8008f32:	1a80      	subs	r0, r0, r2
 8008f34:	bd10      	pop	{r4, pc}
 8008f36:	2800      	cmp	r0, #0
 8008f38:	d1f3      	bne.n	8008f22 <strncmp+0xa>
 8008f3a:	e7fa      	b.n	8008f32 <strncmp+0x1a>
 8008f3c:	4610      	mov	r0, r2
 8008f3e:	e7f9      	b.n	8008f34 <strncmp+0x1c>

08008f40 <strncpy>:
 8008f40:	b510      	push	{r4, lr}
 8008f42:	3901      	subs	r1, #1
 8008f44:	4603      	mov	r3, r0
 8008f46:	b132      	cbz	r2, 8008f56 <strncpy+0x16>
 8008f48:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008f4c:	f803 4b01 	strb.w	r4, [r3], #1
 8008f50:	3a01      	subs	r2, #1
 8008f52:	2c00      	cmp	r4, #0
 8008f54:	d1f7      	bne.n	8008f46 <strncpy+0x6>
 8008f56:	441a      	add	r2, r3
 8008f58:	2100      	movs	r1, #0
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	d100      	bne.n	8008f60 <strncpy+0x20>
 8008f5e:	bd10      	pop	{r4, pc}
 8008f60:	f803 1b01 	strb.w	r1, [r3], #1
 8008f64:	e7f9      	b.n	8008f5a <strncpy+0x1a>
	...

08008f68 <_strtol_l.constprop.0>:
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f6e:	d001      	beq.n	8008f74 <_strtol_l.constprop.0+0xc>
 8008f70:	2b24      	cmp	r3, #36	; 0x24
 8008f72:	d906      	bls.n	8008f82 <_strtol_l.constprop.0+0x1a>
 8008f74:	f7ff fef0 	bl	8008d58 <__errno>
 8008f78:	2316      	movs	r3, #22
 8008f7a:	6003      	str	r3, [r0, #0]
 8008f7c:	2000      	movs	r0, #0
 8008f7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f82:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009068 <_strtol_l.constprop.0+0x100>
 8008f86:	460d      	mov	r5, r1
 8008f88:	462e      	mov	r6, r5
 8008f8a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008f8e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8008f92:	f017 0708 	ands.w	r7, r7, #8
 8008f96:	d1f7      	bne.n	8008f88 <_strtol_l.constprop.0+0x20>
 8008f98:	2c2d      	cmp	r4, #45	; 0x2d
 8008f9a:	d132      	bne.n	8009002 <_strtol_l.constprop.0+0x9a>
 8008f9c:	782c      	ldrb	r4, [r5, #0]
 8008f9e:	2701      	movs	r7, #1
 8008fa0:	1cb5      	adds	r5, r6, #2
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d05b      	beq.n	800905e <_strtol_l.constprop.0+0xf6>
 8008fa6:	2b10      	cmp	r3, #16
 8008fa8:	d109      	bne.n	8008fbe <_strtol_l.constprop.0+0x56>
 8008faa:	2c30      	cmp	r4, #48	; 0x30
 8008fac:	d107      	bne.n	8008fbe <_strtol_l.constprop.0+0x56>
 8008fae:	782c      	ldrb	r4, [r5, #0]
 8008fb0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008fb4:	2c58      	cmp	r4, #88	; 0x58
 8008fb6:	d14d      	bne.n	8009054 <_strtol_l.constprop.0+0xec>
 8008fb8:	786c      	ldrb	r4, [r5, #1]
 8008fba:	2310      	movs	r3, #16
 8008fbc:	3502      	adds	r5, #2
 8008fbe:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008fc2:	f108 38ff 	add.w	r8, r8, #4294967295
 8008fc6:	f04f 0c00 	mov.w	ip, #0
 8008fca:	fbb8 f9f3 	udiv	r9, r8, r3
 8008fce:	4666      	mov	r6, ip
 8008fd0:	fb03 8a19 	mls	sl, r3, r9, r8
 8008fd4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008fd8:	f1be 0f09 	cmp.w	lr, #9
 8008fdc:	d816      	bhi.n	800900c <_strtol_l.constprop.0+0xa4>
 8008fde:	4674      	mov	r4, lr
 8008fe0:	42a3      	cmp	r3, r4
 8008fe2:	dd24      	ble.n	800902e <_strtol_l.constprop.0+0xc6>
 8008fe4:	f1bc 0f00 	cmp.w	ip, #0
 8008fe8:	db1e      	blt.n	8009028 <_strtol_l.constprop.0+0xc0>
 8008fea:	45b1      	cmp	r9, r6
 8008fec:	d31c      	bcc.n	8009028 <_strtol_l.constprop.0+0xc0>
 8008fee:	d101      	bne.n	8008ff4 <_strtol_l.constprop.0+0x8c>
 8008ff0:	45a2      	cmp	sl, r4
 8008ff2:	db19      	blt.n	8009028 <_strtol_l.constprop.0+0xc0>
 8008ff4:	fb06 4603 	mla	r6, r6, r3, r4
 8008ff8:	f04f 0c01 	mov.w	ip, #1
 8008ffc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009000:	e7e8      	b.n	8008fd4 <_strtol_l.constprop.0+0x6c>
 8009002:	2c2b      	cmp	r4, #43	; 0x2b
 8009004:	bf04      	itt	eq
 8009006:	782c      	ldrbeq	r4, [r5, #0]
 8009008:	1cb5      	addeq	r5, r6, #2
 800900a:	e7ca      	b.n	8008fa2 <_strtol_l.constprop.0+0x3a>
 800900c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009010:	f1be 0f19 	cmp.w	lr, #25
 8009014:	d801      	bhi.n	800901a <_strtol_l.constprop.0+0xb2>
 8009016:	3c37      	subs	r4, #55	; 0x37
 8009018:	e7e2      	b.n	8008fe0 <_strtol_l.constprop.0+0x78>
 800901a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800901e:	f1be 0f19 	cmp.w	lr, #25
 8009022:	d804      	bhi.n	800902e <_strtol_l.constprop.0+0xc6>
 8009024:	3c57      	subs	r4, #87	; 0x57
 8009026:	e7db      	b.n	8008fe0 <_strtol_l.constprop.0+0x78>
 8009028:	f04f 3cff 	mov.w	ip, #4294967295
 800902c:	e7e6      	b.n	8008ffc <_strtol_l.constprop.0+0x94>
 800902e:	f1bc 0f00 	cmp.w	ip, #0
 8009032:	da05      	bge.n	8009040 <_strtol_l.constprop.0+0xd8>
 8009034:	2322      	movs	r3, #34	; 0x22
 8009036:	6003      	str	r3, [r0, #0]
 8009038:	4646      	mov	r6, r8
 800903a:	b942      	cbnz	r2, 800904e <_strtol_l.constprop.0+0xe6>
 800903c:	4630      	mov	r0, r6
 800903e:	e79e      	b.n	8008f7e <_strtol_l.constprop.0+0x16>
 8009040:	b107      	cbz	r7, 8009044 <_strtol_l.constprop.0+0xdc>
 8009042:	4276      	negs	r6, r6
 8009044:	2a00      	cmp	r2, #0
 8009046:	d0f9      	beq.n	800903c <_strtol_l.constprop.0+0xd4>
 8009048:	f1bc 0f00 	cmp.w	ip, #0
 800904c:	d000      	beq.n	8009050 <_strtol_l.constprop.0+0xe8>
 800904e:	1e69      	subs	r1, r5, #1
 8009050:	6011      	str	r1, [r2, #0]
 8009052:	e7f3      	b.n	800903c <_strtol_l.constprop.0+0xd4>
 8009054:	2430      	movs	r4, #48	; 0x30
 8009056:	2b00      	cmp	r3, #0
 8009058:	d1b1      	bne.n	8008fbe <_strtol_l.constprop.0+0x56>
 800905a:	2308      	movs	r3, #8
 800905c:	e7af      	b.n	8008fbe <_strtol_l.constprop.0+0x56>
 800905e:	2c30      	cmp	r4, #48	; 0x30
 8009060:	d0a5      	beq.n	8008fae <_strtol_l.constprop.0+0x46>
 8009062:	230a      	movs	r3, #10
 8009064:	e7ab      	b.n	8008fbe <_strtol_l.constprop.0+0x56>
 8009066:	bf00      	nop
 8009068:	0800a47d 	.word	0x0800a47d

0800906c <strtol>:
 800906c:	4613      	mov	r3, r2
 800906e:	460a      	mov	r2, r1
 8009070:	4601      	mov	r1, r0
 8009072:	4802      	ldr	r0, [pc, #8]	; (800907c <strtol+0x10>)
 8009074:	6800      	ldr	r0, [r0, #0]
 8009076:	f7ff bf77 	b.w	8008f68 <_strtol_l.constprop.0>
 800907a:	bf00      	nop
 800907c:	20000018 	.word	0x20000018

08009080 <__swbuf_r>:
 8009080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009082:	460e      	mov	r6, r1
 8009084:	4614      	mov	r4, r2
 8009086:	4605      	mov	r5, r0
 8009088:	b118      	cbz	r0, 8009092 <__swbuf_r+0x12>
 800908a:	6983      	ldr	r3, [r0, #24]
 800908c:	b90b      	cbnz	r3, 8009092 <__swbuf_r+0x12>
 800908e:	f000 f9d1 	bl	8009434 <__sinit>
 8009092:	4b21      	ldr	r3, [pc, #132]	; (8009118 <__swbuf_r+0x98>)
 8009094:	429c      	cmp	r4, r3
 8009096:	d12b      	bne.n	80090f0 <__swbuf_r+0x70>
 8009098:	686c      	ldr	r4, [r5, #4]
 800909a:	69a3      	ldr	r3, [r4, #24]
 800909c:	60a3      	str	r3, [r4, #8]
 800909e:	89a3      	ldrh	r3, [r4, #12]
 80090a0:	071a      	lsls	r2, r3, #28
 80090a2:	d52f      	bpl.n	8009104 <__swbuf_r+0x84>
 80090a4:	6923      	ldr	r3, [r4, #16]
 80090a6:	b36b      	cbz	r3, 8009104 <__swbuf_r+0x84>
 80090a8:	6923      	ldr	r3, [r4, #16]
 80090aa:	6820      	ldr	r0, [r4, #0]
 80090ac:	1ac0      	subs	r0, r0, r3
 80090ae:	6963      	ldr	r3, [r4, #20]
 80090b0:	b2f6      	uxtb	r6, r6
 80090b2:	4283      	cmp	r3, r0
 80090b4:	4637      	mov	r7, r6
 80090b6:	dc04      	bgt.n	80090c2 <__swbuf_r+0x42>
 80090b8:	4621      	mov	r1, r4
 80090ba:	4628      	mov	r0, r5
 80090bc:	f000 f926 	bl	800930c <_fflush_r>
 80090c0:	bb30      	cbnz	r0, 8009110 <__swbuf_r+0x90>
 80090c2:	68a3      	ldr	r3, [r4, #8]
 80090c4:	3b01      	subs	r3, #1
 80090c6:	60a3      	str	r3, [r4, #8]
 80090c8:	6823      	ldr	r3, [r4, #0]
 80090ca:	1c5a      	adds	r2, r3, #1
 80090cc:	6022      	str	r2, [r4, #0]
 80090ce:	701e      	strb	r6, [r3, #0]
 80090d0:	6963      	ldr	r3, [r4, #20]
 80090d2:	3001      	adds	r0, #1
 80090d4:	4283      	cmp	r3, r0
 80090d6:	d004      	beq.n	80090e2 <__swbuf_r+0x62>
 80090d8:	89a3      	ldrh	r3, [r4, #12]
 80090da:	07db      	lsls	r3, r3, #31
 80090dc:	d506      	bpl.n	80090ec <__swbuf_r+0x6c>
 80090de:	2e0a      	cmp	r6, #10
 80090e0:	d104      	bne.n	80090ec <__swbuf_r+0x6c>
 80090e2:	4621      	mov	r1, r4
 80090e4:	4628      	mov	r0, r5
 80090e6:	f000 f911 	bl	800930c <_fflush_r>
 80090ea:	b988      	cbnz	r0, 8009110 <__swbuf_r+0x90>
 80090ec:	4638      	mov	r0, r7
 80090ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090f0:	4b0a      	ldr	r3, [pc, #40]	; (800911c <__swbuf_r+0x9c>)
 80090f2:	429c      	cmp	r4, r3
 80090f4:	d101      	bne.n	80090fa <__swbuf_r+0x7a>
 80090f6:	68ac      	ldr	r4, [r5, #8]
 80090f8:	e7cf      	b.n	800909a <__swbuf_r+0x1a>
 80090fa:	4b09      	ldr	r3, [pc, #36]	; (8009120 <__swbuf_r+0xa0>)
 80090fc:	429c      	cmp	r4, r3
 80090fe:	bf08      	it	eq
 8009100:	68ec      	ldreq	r4, [r5, #12]
 8009102:	e7ca      	b.n	800909a <__swbuf_r+0x1a>
 8009104:	4621      	mov	r1, r4
 8009106:	4628      	mov	r0, r5
 8009108:	f000 f80c 	bl	8009124 <__swsetup_r>
 800910c:	2800      	cmp	r0, #0
 800910e:	d0cb      	beq.n	80090a8 <__swbuf_r+0x28>
 8009110:	f04f 37ff 	mov.w	r7, #4294967295
 8009114:	e7ea      	b.n	80090ec <__swbuf_r+0x6c>
 8009116:	bf00      	nop
 8009118:	0800a5a0 	.word	0x0800a5a0
 800911c:	0800a5c0 	.word	0x0800a5c0
 8009120:	0800a580 	.word	0x0800a580

08009124 <__swsetup_r>:
 8009124:	4b32      	ldr	r3, [pc, #200]	; (80091f0 <__swsetup_r+0xcc>)
 8009126:	b570      	push	{r4, r5, r6, lr}
 8009128:	681d      	ldr	r5, [r3, #0]
 800912a:	4606      	mov	r6, r0
 800912c:	460c      	mov	r4, r1
 800912e:	b125      	cbz	r5, 800913a <__swsetup_r+0x16>
 8009130:	69ab      	ldr	r3, [r5, #24]
 8009132:	b913      	cbnz	r3, 800913a <__swsetup_r+0x16>
 8009134:	4628      	mov	r0, r5
 8009136:	f000 f97d 	bl	8009434 <__sinit>
 800913a:	4b2e      	ldr	r3, [pc, #184]	; (80091f4 <__swsetup_r+0xd0>)
 800913c:	429c      	cmp	r4, r3
 800913e:	d10f      	bne.n	8009160 <__swsetup_r+0x3c>
 8009140:	686c      	ldr	r4, [r5, #4]
 8009142:	89a3      	ldrh	r3, [r4, #12]
 8009144:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009148:	0719      	lsls	r1, r3, #28
 800914a:	d42c      	bmi.n	80091a6 <__swsetup_r+0x82>
 800914c:	06dd      	lsls	r5, r3, #27
 800914e:	d411      	bmi.n	8009174 <__swsetup_r+0x50>
 8009150:	2309      	movs	r3, #9
 8009152:	6033      	str	r3, [r6, #0]
 8009154:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009158:	81a3      	strh	r3, [r4, #12]
 800915a:	f04f 30ff 	mov.w	r0, #4294967295
 800915e:	e03e      	b.n	80091de <__swsetup_r+0xba>
 8009160:	4b25      	ldr	r3, [pc, #148]	; (80091f8 <__swsetup_r+0xd4>)
 8009162:	429c      	cmp	r4, r3
 8009164:	d101      	bne.n	800916a <__swsetup_r+0x46>
 8009166:	68ac      	ldr	r4, [r5, #8]
 8009168:	e7eb      	b.n	8009142 <__swsetup_r+0x1e>
 800916a:	4b24      	ldr	r3, [pc, #144]	; (80091fc <__swsetup_r+0xd8>)
 800916c:	429c      	cmp	r4, r3
 800916e:	bf08      	it	eq
 8009170:	68ec      	ldreq	r4, [r5, #12]
 8009172:	e7e6      	b.n	8009142 <__swsetup_r+0x1e>
 8009174:	0758      	lsls	r0, r3, #29
 8009176:	d512      	bpl.n	800919e <__swsetup_r+0x7a>
 8009178:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800917a:	b141      	cbz	r1, 800918e <__swsetup_r+0x6a>
 800917c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009180:	4299      	cmp	r1, r3
 8009182:	d002      	beq.n	800918a <__swsetup_r+0x66>
 8009184:	4630      	mov	r0, r6
 8009186:	f000 fa5b 	bl	8009640 <_free_r>
 800918a:	2300      	movs	r3, #0
 800918c:	6363      	str	r3, [r4, #52]	; 0x34
 800918e:	89a3      	ldrh	r3, [r4, #12]
 8009190:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009194:	81a3      	strh	r3, [r4, #12]
 8009196:	2300      	movs	r3, #0
 8009198:	6063      	str	r3, [r4, #4]
 800919a:	6923      	ldr	r3, [r4, #16]
 800919c:	6023      	str	r3, [r4, #0]
 800919e:	89a3      	ldrh	r3, [r4, #12]
 80091a0:	f043 0308 	orr.w	r3, r3, #8
 80091a4:	81a3      	strh	r3, [r4, #12]
 80091a6:	6923      	ldr	r3, [r4, #16]
 80091a8:	b94b      	cbnz	r3, 80091be <__swsetup_r+0x9a>
 80091aa:	89a3      	ldrh	r3, [r4, #12]
 80091ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80091b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80091b4:	d003      	beq.n	80091be <__swsetup_r+0x9a>
 80091b6:	4621      	mov	r1, r4
 80091b8:	4630      	mov	r0, r6
 80091ba:	f000 fa01 	bl	80095c0 <__smakebuf_r>
 80091be:	89a0      	ldrh	r0, [r4, #12]
 80091c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80091c4:	f010 0301 	ands.w	r3, r0, #1
 80091c8:	d00a      	beq.n	80091e0 <__swsetup_r+0xbc>
 80091ca:	2300      	movs	r3, #0
 80091cc:	60a3      	str	r3, [r4, #8]
 80091ce:	6963      	ldr	r3, [r4, #20]
 80091d0:	425b      	negs	r3, r3
 80091d2:	61a3      	str	r3, [r4, #24]
 80091d4:	6923      	ldr	r3, [r4, #16]
 80091d6:	b943      	cbnz	r3, 80091ea <__swsetup_r+0xc6>
 80091d8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80091dc:	d1ba      	bne.n	8009154 <__swsetup_r+0x30>
 80091de:	bd70      	pop	{r4, r5, r6, pc}
 80091e0:	0781      	lsls	r1, r0, #30
 80091e2:	bf58      	it	pl
 80091e4:	6963      	ldrpl	r3, [r4, #20]
 80091e6:	60a3      	str	r3, [r4, #8]
 80091e8:	e7f4      	b.n	80091d4 <__swsetup_r+0xb0>
 80091ea:	2000      	movs	r0, #0
 80091ec:	e7f7      	b.n	80091de <__swsetup_r+0xba>
 80091ee:	bf00      	nop
 80091f0:	20000018 	.word	0x20000018
 80091f4:	0800a5a0 	.word	0x0800a5a0
 80091f8:	0800a5c0 	.word	0x0800a5c0
 80091fc:	0800a580 	.word	0x0800a580

08009200 <__sflush_r>:
 8009200:	898a      	ldrh	r2, [r1, #12]
 8009202:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009206:	4605      	mov	r5, r0
 8009208:	0710      	lsls	r0, r2, #28
 800920a:	460c      	mov	r4, r1
 800920c:	d458      	bmi.n	80092c0 <__sflush_r+0xc0>
 800920e:	684b      	ldr	r3, [r1, #4]
 8009210:	2b00      	cmp	r3, #0
 8009212:	dc05      	bgt.n	8009220 <__sflush_r+0x20>
 8009214:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009216:	2b00      	cmp	r3, #0
 8009218:	dc02      	bgt.n	8009220 <__sflush_r+0x20>
 800921a:	2000      	movs	r0, #0
 800921c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009220:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009222:	2e00      	cmp	r6, #0
 8009224:	d0f9      	beq.n	800921a <__sflush_r+0x1a>
 8009226:	2300      	movs	r3, #0
 8009228:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800922c:	682f      	ldr	r7, [r5, #0]
 800922e:	602b      	str	r3, [r5, #0]
 8009230:	d032      	beq.n	8009298 <__sflush_r+0x98>
 8009232:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009234:	89a3      	ldrh	r3, [r4, #12]
 8009236:	075a      	lsls	r2, r3, #29
 8009238:	d505      	bpl.n	8009246 <__sflush_r+0x46>
 800923a:	6863      	ldr	r3, [r4, #4]
 800923c:	1ac0      	subs	r0, r0, r3
 800923e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009240:	b10b      	cbz	r3, 8009246 <__sflush_r+0x46>
 8009242:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009244:	1ac0      	subs	r0, r0, r3
 8009246:	2300      	movs	r3, #0
 8009248:	4602      	mov	r2, r0
 800924a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800924c:	6a21      	ldr	r1, [r4, #32]
 800924e:	4628      	mov	r0, r5
 8009250:	47b0      	blx	r6
 8009252:	1c43      	adds	r3, r0, #1
 8009254:	89a3      	ldrh	r3, [r4, #12]
 8009256:	d106      	bne.n	8009266 <__sflush_r+0x66>
 8009258:	6829      	ldr	r1, [r5, #0]
 800925a:	291d      	cmp	r1, #29
 800925c:	d82c      	bhi.n	80092b8 <__sflush_r+0xb8>
 800925e:	4a2a      	ldr	r2, [pc, #168]	; (8009308 <__sflush_r+0x108>)
 8009260:	40ca      	lsrs	r2, r1
 8009262:	07d6      	lsls	r6, r2, #31
 8009264:	d528      	bpl.n	80092b8 <__sflush_r+0xb8>
 8009266:	2200      	movs	r2, #0
 8009268:	6062      	str	r2, [r4, #4]
 800926a:	04d9      	lsls	r1, r3, #19
 800926c:	6922      	ldr	r2, [r4, #16]
 800926e:	6022      	str	r2, [r4, #0]
 8009270:	d504      	bpl.n	800927c <__sflush_r+0x7c>
 8009272:	1c42      	adds	r2, r0, #1
 8009274:	d101      	bne.n	800927a <__sflush_r+0x7a>
 8009276:	682b      	ldr	r3, [r5, #0]
 8009278:	b903      	cbnz	r3, 800927c <__sflush_r+0x7c>
 800927a:	6560      	str	r0, [r4, #84]	; 0x54
 800927c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800927e:	602f      	str	r7, [r5, #0]
 8009280:	2900      	cmp	r1, #0
 8009282:	d0ca      	beq.n	800921a <__sflush_r+0x1a>
 8009284:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009288:	4299      	cmp	r1, r3
 800928a:	d002      	beq.n	8009292 <__sflush_r+0x92>
 800928c:	4628      	mov	r0, r5
 800928e:	f000 f9d7 	bl	8009640 <_free_r>
 8009292:	2000      	movs	r0, #0
 8009294:	6360      	str	r0, [r4, #52]	; 0x34
 8009296:	e7c1      	b.n	800921c <__sflush_r+0x1c>
 8009298:	6a21      	ldr	r1, [r4, #32]
 800929a:	2301      	movs	r3, #1
 800929c:	4628      	mov	r0, r5
 800929e:	47b0      	blx	r6
 80092a0:	1c41      	adds	r1, r0, #1
 80092a2:	d1c7      	bne.n	8009234 <__sflush_r+0x34>
 80092a4:	682b      	ldr	r3, [r5, #0]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d0c4      	beq.n	8009234 <__sflush_r+0x34>
 80092aa:	2b1d      	cmp	r3, #29
 80092ac:	d001      	beq.n	80092b2 <__sflush_r+0xb2>
 80092ae:	2b16      	cmp	r3, #22
 80092b0:	d101      	bne.n	80092b6 <__sflush_r+0xb6>
 80092b2:	602f      	str	r7, [r5, #0]
 80092b4:	e7b1      	b.n	800921a <__sflush_r+0x1a>
 80092b6:	89a3      	ldrh	r3, [r4, #12]
 80092b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092bc:	81a3      	strh	r3, [r4, #12]
 80092be:	e7ad      	b.n	800921c <__sflush_r+0x1c>
 80092c0:	690f      	ldr	r7, [r1, #16]
 80092c2:	2f00      	cmp	r7, #0
 80092c4:	d0a9      	beq.n	800921a <__sflush_r+0x1a>
 80092c6:	0793      	lsls	r3, r2, #30
 80092c8:	680e      	ldr	r6, [r1, #0]
 80092ca:	bf08      	it	eq
 80092cc:	694b      	ldreq	r3, [r1, #20]
 80092ce:	600f      	str	r7, [r1, #0]
 80092d0:	bf18      	it	ne
 80092d2:	2300      	movne	r3, #0
 80092d4:	eba6 0807 	sub.w	r8, r6, r7
 80092d8:	608b      	str	r3, [r1, #8]
 80092da:	f1b8 0f00 	cmp.w	r8, #0
 80092de:	dd9c      	ble.n	800921a <__sflush_r+0x1a>
 80092e0:	6a21      	ldr	r1, [r4, #32]
 80092e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80092e4:	4643      	mov	r3, r8
 80092e6:	463a      	mov	r2, r7
 80092e8:	4628      	mov	r0, r5
 80092ea:	47b0      	blx	r6
 80092ec:	2800      	cmp	r0, #0
 80092ee:	dc06      	bgt.n	80092fe <__sflush_r+0xfe>
 80092f0:	89a3      	ldrh	r3, [r4, #12]
 80092f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092f6:	81a3      	strh	r3, [r4, #12]
 80092f8:	f04f 30ff 	mov.w	r0, #4294967295
 80092fc:	e78e      	b.n	800921c <__sflush_r+0x1c>
 80092fe:	4407      	add	r7, r0
 8009300:	eba8 0800 	sub.w	r8, r8, r0
 8009304:	e7e9      	b.n	80092da <__sflush_r+0xda>
 8009306:	bf00      	nop
 8009308:	20400001 	.word	0x20400001

0800930c <_fflush_r>:
 800930c:	b538      	push	{r3, r4, r5, lr}
 800930e:	690b      	ldr	r3, [r1, #16]
 8009310:	4605      	mov	r5, r0
 8009312:	460c      	mov	r4, r1
 8009314:	b913      	cbnz	r3, 800931c <_fflush_r+0x10>
 8009316:	2500      	movs	r5, #0
 8009318:	4628      	mov	r0, r5
 800931a:	bd38      	pop	{r3, r4, r5, pc}
 800931c:	b118      	cbz	r0, 8009326 <_fflush_r+0x1a>
 800931e:	6983      	ldr	r3, [r0, #24]
 8009320:	b90b      	cbnz	r3, 8009326 <_fflush_r+0x1a>
 8009322:	f000 f887 	bl	8009434 <__sinit>
 8009326:	4b14      	ldr	r3, [pc, #80]	; (8009378 <_fflush_r+0x6c>)
 8009328:	429c      	cmp	r4, r3
 800932a:	d11b      	bne.n	8009364 <_fflush_r+0x58>
 800932c:	686c      	ldr	r4, [r5, #4]
 800932e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d0ef      	beq.n	8009316 <_fflush_r+0xa>
 8009336:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009338:	07d0      	lsls	r0, r2, #31
 800933a:	d404      	bmi.n	8009346 <_fflush_r+0x3a>
 800933c:	0599      	lsls	r1, r3, #22
 800933e:	d402      	bmi.n	8009346 <_fflush_r+0x3a>
 8009340:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009342:	f000 f915 	bl	8009570 <__retarget_lock_acquire_recursive>
 8009346:	4628      	mov	r0, r5
 8009348:	4621      	mov	r1, r4
 800934a:	f7ff ff59 	bl	8009200 <__sflush_r>
 800934e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009350:	07da      	lsls	r2, r3, #31
 8009352:	4605      	mov	r5, r0
 8009354:	d4e0      	bmi.n	8009318 <_fflush_r+0xc>
 8009356:	89a3      	ldrh	r3, [r4, #12]
 8009358:	059b      	lsls	r3, r3, #22
 800935a:	d4dd      	bmi.n	8009318 <_fflush_r+0xc>
 800935c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800935e:	f000 f908 	bl	8009572 <__retarget_lock_release_recursive>
 8009362:	e7d9      	b.n	8009318 <_fflush_r+0xc>
 8009364:	4b05      	ldr	r3, [pc, #20]	; (800937c <_fflush_r+0x70>)
 8009366:	429c      	cmp	r4, r3
 8009368:	d101      	bne.n	800936e <_fflush_r+0x62>
 800936a:	68ac      	ldr	r4, [r5, #8]
 800936c:	e7df      	b.n	800932e <_fflush_r+0x22>
 800936e:	4b04      	ldr	r3, [pc, #16]	; (8009380 <_fflush_r+0x74>)
 8009370:	429c      	cmp	r4, r3
 8009372:	bf08      	it	eq
 8009374:	68ec      	ldreq	r4, [r5, #12]
 8009376:	e7da      	b.n	800932e <_fflush_r+0x22>
 8009378:	0800a5a0 	.word	0x0800a5a0
 800937c:	0800a5c0 	.word	0x0800a5c0
 8009380:	0800a580 	.word	0x0800a580

08009384 <std>:
 8009384:	2300      	movs	r3, #0
 8009386:	b510      	push	{r4, lr}
 8009388:	4604      	mov	r4, r0
 800938a:	e9c0 3300 	strd	r3, r3, [r0]
 800938e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009392:	6083      	str	r3, [r0, #8]
 8009394:	8181      	strh	r1, [r0, #12]
 8009396:	6643      	str	r3, [r0, #100]	; 0x64
 8009398:	81c2      	strh	r2, [r0, #14]
 800939a:	6183      	str	r3, [r0, #24]
 800939c:	4619      	mov	r1, r3
 800939e:	2208      	movs	r2, #8
 80093a0:	305c      	adds	r0, #92	; 0x5c
 80093a2:	f7ff fd03 	bl	8008dac <memset>
 80093a6:	4b05      	ldr	r3, [pc, #20]	; (80093bc <std+0x38>)
 80093a8:	6263      	str	r3, [r4, #36]	; 0x24
 80093aa:	4b05      	ldr	r3, [pc, #20]	; (80093c0 <std+0x3c>)
 80093ac:	62a3      	str	r3, [r4, #40]	; 0x28
 80093ae:	4b05      	ldr	r3, [pc, #20]	; (80093c4 <std+0x40>)
 80093b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80093b2:	4b05      	ldr	r3, [pc, #20]	; (80093c8 <std+0x44>)
 80093b4:	6224      	str	r4, [r4, #32]
 80093b6:	6323      	str	r3, [r4, #48]	; 0x30
 80093b8:	bd10      	pop	{r4, pc}
 80093ba:	bf00      	nop
 80093bc:	0800a0b5 	.word	0x0800a0b5
 80093c0:	0800a0d7 	.word	0x0800a0d7
 80093c4:	0800a10f 	.word	0x0800a10f
 80093c8:	0800a133 	.word	0x0800a133

080093cc <_cleanup_r>:
 80093cc:	4901      	ldr	r1, [pc, #4]	; (80093d4 <_cleanup_r+0x8>)
 80093ce:	f000 b8af 	b.w	8009530 <_fwalk_reent>
 80093d2:	bf00      	nop
 80093d4:	0800930d 	.word	0x0800930d

080093d8 <__sfmoreglue>:
 80093d8:	b570      	push	{r4, r5, r6, lr}
 80093da:	2268      	movs	r2, #104	; 0x68
 80093dc:	1e4d      	subs	r5, r1, #1
 80093de:	4355      	muls	r5, r2
 80093e0:	460e      	mov	r6, r1
 80093e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80093e6:	f000 f997 	bl	8009718 <_malloc_r>
 80093ea:	4604      	mov	r4, r0
 80093ec:	b140      	cbz	r0, 8009400 <__sfmoreglue+0x28>
 80093ee:	2100      	movs	r1, #0
 80093f0:	e9c0 1600 	strd	r1, r6, [r0]
 80093f4:	300c      	adds	r0, #12
 80093f6:	60a0      	str	r0, [r4, #8]
 80093f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80093fc:	f7ff fcd6 	bl	8008dac <memset>
 8009400:	4620      	mov	r0, r4
 8009402:	bd70      	pop	{r4, r5, r6, pc}

08009404 <__sfp_lock_acquire>:
 8009404:	4801      	ldr	r0, [pc, #4]	; (800940c <__sfp_lock_acquire+0x8>)
 8009406:	f000 b8b3 	b.w	8009570 <__retarget_lock_acquire_recursive>
 800940a:	bf00      	nop
 800940c:	20000b19 	.word	0x20000b19

08009410 <__sfp_lock_release>:
 8009410:	4801      	ldr	r0, [pc, #4]	; (8009418 <__sfp_lock_release+0x8>)
 8009412:	f000 b8ae 	b.w	8009572 <__retarget_lock_release_recursive>
 8009416:	bf00      	nop
 8009418:	20000b19 	.word	0x20000b19

0800941c <__sinit_lock_acquire>:
 800941c:	4801      	ldr	r0, [pc, #4]	; (8009424 <__sinit_lock_acquire+0x8>)
 800941e:	f000 b8a7 	b.w	8009570 <__retarget_lock_acquire_recursive>
 8009422:	bf00      	nop
 8009424:	20000b1a 	.word	0x20000b1a

08009428 <__sinit_lock_release>:
 8009428:	4801      	ldr	r0, [pc, #4]	; (8009430 <__sinit_lock_release+0x8>)
 800942a:	f000 b8a2 	b.w	8009572 <__retarget_lock_release_recursive>
 800942e:	bf00      	nop
 8009430:	20000b1a 	.word	0x20000b1a

08009434 <__sinit>:
 8009434:	b510      	push	{r4, lr}
 8009436:	4604      	mov	r4, r0
 8009438:	f7ff fff0 	bl	800941c <__sinit_lock_acquire>
 800943c:	69a3      	ldr	r3, [r4, #24]
 800943e:	b11b      	cbz	r3, 8009448 <__sinit+0x14>
 8009440:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009444:	f7ff bff0 	b.w	8009428 <__sinit_lock_release>
 8009448:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800944c:	6523      	str	r3, [r4, #80]	; 0x50
 800944e:	4b13      	ldr	r3, [pc, #76]	; (800949c <__sinit+0x68>)
 8009450:	4a13      	ldr	r2, [pc, #76]	; (80094a0 <__sinit+0x6c>)
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	62a2      	str	r2, [r4, #40]	; 0x28
 8009456:	42a3      	cmp	r3, r4
 8009458:	bf04      	itt	eq
 800945a:	2301      	moveq	r3, #1
 800945c:	61a3      	streq	r3, [r4, #24]
 800945e:	4620      	mov	r0, r4
 8009460:	f000 f820 	bl	80094a4 <__sfp>
 8009464:	6060      	str	r0, [r4, #4]
 8009466:	4620      	mov	r0, r4
 8009468:	f000 f81c 	bl	80094a4 <__sfp>
 800946c:	60a0      	str	r0, [r4, #8]
 800946e:	4620      	mov	r0, r4
 8009470:	f000 f818 	bl	80094a4 <__sfp>
 8009474:	2200      	movs	r2, #0
 8009476:	60e0      	str	r0, [r4, #12]
 8009478:	2104      	movs	r1, #4
 800947a:	6860      	ldr	r0, [r4, #4]
 800947c:	f7ff ff82 	bl	8009384 <std>
 8009480:	68a0      	ldr	r0, [r4, #8]
 8009482:	2201      	movs	r2, #1
 8009484:	2109      	movs	r1, #9
 8009486:	f7ff ff7d 	bl	8009384 <std>
 800948a:	68e0      	ldr	r0, [r4, #12]
 800948c:	2202      	movs	r2, #2
 800948e:	2112      	movs	r1, #18
 8009490:	f7ff ff78 	bl	8009384 <std>
 8009494:	2301      	movs	r3, #1
 8009496:	61a3      	str	r3, [r4, #24]
 8009498:	e7d2      	b.n	8009440 <__sinit+0xc>
 800949a:	bf00      	nop
 800949c:	0800a478 	.word	0x0800a478
 80094a0:	080093cd 	.word	0x080093cd

080094a4 <__sfp>:
 80094a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094a6:	4607      	mov	r7, r0
 80094a8:	f7ff ffac 	bl	8009404 <__sfp_lock_acquire>
 80094ac:	4b1e      	ldr	r3, [pc, #120]	; (8009528 <__sfp+0x84>)
 80094ae:	681e      	ldr	r6, [r3, #0]
 80094b0:	69b3      	ldr	r3, [r6, #24]
 80094b2:	b913      	cbnz	r3, 80094ba <__sfp+0x16>
 80094b4:	4630      	mov	r0, r6
 80094b6:	f7ff ffbd 	bl	8009434 <__sinit>
 80094ba:	3648      	adds	r6, #72	; 0x48
 80094bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80094c0:	3b01      	subs	r3, #1
 80094c2:	d503      	bpl.n	80094cc <__sfp+0x28>
 80094c4:	6833      	ldr	r3, [r6, #0]
 80094c6:	b30b      	cbz	r3, 800950c <__sfp+0x68>
 80094c8:	6836      	ldr	r6, [r6, #0]
 80094ca:	e7f7      	b.n	80094bc <__sfp+0x18>
 80094cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80094d0:	b9d5      	cbnz	r5, 8009508 <__sfp+0x64>
 80094d2:	4b16      	ldr	r3, [pc, #88]	; (800952c <__sfp+0x88>)
 80094d4:	60e3      	str	r3, [r4, #12]
 80094d6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80094da:	6665      	str	r5, [r4, #100]	; 0x64
 80094dc:	f000 f847 	bl	800956e <__retarget_lock_init_recursive>
 80094e0:	f7ff ff96 	bl	8009410 <__sfp_lock_release>
 80094e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80094e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80094ec:	6025      	str	r5, [r4, #0]
 80094ee:	61a5      	str	r5, [r4, #24]
 80094f0:	2208      	movs	r2, #8
 80094f2:	4629      	mov	r1, r5
 80094f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80094f8:	f7ff fc58 	bl	8008dac <memset>
 80094fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009500:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009504:	4620      	mov	r0, r4
 8009506:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009508:	3468      	adds	r4, #104	; 0x68
 800950a:	e7d9      	b.n	80094c0 <__sfp+0x1c>
 800950c:	2104      	movs	r1, #4
 800950e:	4638      	mov	r0, r7
 8009510:	f7ff ff62 	bl	80093d8 <__sfmoreglue>
 8009514:	4604      	mov	r4, r0
 8009516:	6030      	str	r0, [r6, #0]
 8009518:	2800      	cmp	r0, #0
 800951a:	d1d5      	bne.n	80094c8 <__sfp+0x24>
 800951c:	f7ff ff78 	bl	8009410 <__sfp_lock_release>
 8009520:	230c      	movs	r3, #12
 8009522:	603b      	str	r3, [r7, #0]
 8009524:	e7ee      	b.n	8009504 <__sfp+0x60>
 8009526:	bf00      	nop
 8009528:	0800a478 	.word	0x0800a478
 800952c:	ffff0001 	.word	0xffff0001

08009530 <_fwalk_reent>:
 8009530:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009534:	4606      	mov	r6, r0
 8009536:	4688      	mov	r8, r1
 8009538:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800953c:	2700      	movs	r7, #0
 800953e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009542:	f1b9 0901 	subs.w	r9, r9, #1
 8009546:	d505      	bpl.n	8009554 <_fwalk_reent+0x24>
 8009548:	6824      	ldr	r4, [r4, #0]
 800954a:	2c00      	cmp	r4, #0
 800954c:	d1f7      	bne.n	800953e <_fwalk_reent+0xe>
 800954e:	4638      	mov	r0, r7
 8009550:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009554:	89ab      	ldrh	r3, [r5, #12]
 8009556:	2b01      	cmp	r3, #1
 8009558:	d907      	bls.n	800956a <_fwalk_reent+0x3a>
 800955a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800955e:	3301      	adds	r3, #1
 8009560:	d003      	beq.n	800956a <_fwalk_reent+0x3a>
 8009562:	4629      	mov	r1, r5
 8009564:	4630      	mov	r0, r6
 8009566:	47c0      	blx	r8
 8009568:	4307      	orrs	r7, r0
 800956a:	3568      	adds	r5, #104	; 0x68
 800956c:	e7e9      	b.n	8009542 <_fwalk_reent+0x12>

0800956e <__retarget_lock_init_recursive>:
 800956e:	4770      	bx	lr

08009570 <__retarget_lock_acquire_recursive>:
 8009570:	4770      	bx	lr

08009572 <__retarget_lock_release_recursive>:
 8009572:	4770      	bx	lr

08009574 <__swhatbuf_r>:
 8009574:	b570      	push	{r4, r5, r6, lr}
 8009576:	460e      	mov	r6, r1
 8009578:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800957c:	2900      	cmp	r1, #0
 800957e:	b096      	sub	sp, #88	; 0x58
 8009580:	4614      	mov	r4, r2
 8009582:	461d      	mov	r5, r3
 8009584:	da08      	bge.n	8009598 <__swhatbuf_r+0x24>
 8009586:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800958a:	2200      	movs	r2, #0
 800958c:	602a      	str	r2, [r5, #0]
 800958e:	061a      	lsls	r2, r3, #24
 8009590:	d410      	bmi.n	80095b4 <__swhatbuf_r+0x40>
 8009592:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009596:	e00e      	b.n	80095b6 <__swhatbuf_r+0x42>
 8009598:	466a      	mov	r2, sp
 800959a:	f000 fdf1 	bl	800a180 <_fstat_r>
 800959e:	2800      	cmp	r0, #0
 80095a0:	dbf1      	blt.n	8009586 <__swhatbuf_r+0x12>
 80095a2:	9a01      	ldr	r2, [sp, #4]
 80095a4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80095a8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80095ac:	425a      	negs	r2, r3
 80095ae:	415a      	adcs	r2, r3
 80095b0:	602a      	str	r2, [r5, #0]
 80095b2:	e7ee      	b.n	8009592 <__swhatbuf_r+0x1e>
 80095b4:	2340      	movs	r3, #64	; 0x40
 80095b6:	2000      	movs	r0, #0
 80095b8:	6023      	str	r3, [r4, #0]
 80095ba:	b016      	add	sp, #88	; 0x58
 80095bc:	bd70      	pop	{r4, r5, r6, pc}
	...

080095c0 <__smakebuf_r>:
 80095c0:	898b      	ldrh	r3, [r1, #12]
 80095c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80095c4:	079d      	lsls	r5, r3, #30
 80095c6:	4606      	mov	r6, r0
 80095c8:	460c      	mov	r4, r1
 80095ca:	d507      	bpl.n	80095dc <__smakebuf_r+0x1c>
 80095cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80095d0:	6023      	str	r3, [r4, #0]
 80095d2:	6123      	str	r3, [r4, #16]
 80095d4:	2301      	movs	r3, #1
 80095d6:	6163      	str	r3, [r4, #20]
 80095d8:	b002      	add	sp, #8
 80095da:	bd70      	pop	{r4, r5, r6, pc}
 80095dc:	ab01      	add	r3, sp, #4
 80095de:	466a      	mov	r2, sp
 80095e0:	f7ff ffc8 	bl	8009574 <__swhatbuf_r>
 80095e4:	9900      	ldr	r1, [sp, #0]
 80095e6:	4605      	mov	r5, r0
 80095e8:	4630      	mov	r0, r6
 80095ea:	f000 f895 	bl	8009718 <_malloc_r>
 80095ee:	b948      	cbnz	r0, 8009604 <__smakebuf_r+0x44>
 80095f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095f4:	059a      	lsls	r2, r3, #22
 80095f6:	d4ef      	bmi.n	80095d8 <__smakebuf_r+0x18>
 80095f8:	f023 0303 	bic.w	r3, r3, #3
 80095fc:	f043 0302 	orr.w	r3, r3, #2
 8009600:	81a3      	strh	r3, [r4, #12]
 8009602:	e7e3      	b.n	80095cc <__smakebuf_r+0xc>
 8009604:	4b0d      	ldr	r3, [pc, #52]	; (800963c <__smakebuf_r+0x7c>)
 8009606:	62b3      	str	r3, [r6, #40]	; 0x28
 8009608:	89a3      	ldrh	r3, [r4, #12]
 800960a:	6020      	str	r0, [r4, #0]
 800960c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009610:	81a3      	strh	r3, [r4, #12]
 8009612:	9b00      	ldr	r3, [sp, #0]
 8009614:	6163      	str	r3, [r4, #20]
 8009616:	9b01      	ldr	r3, [sp, #4]
 8009618:	6120      	str	r0, [r4, #16]
 800961a:	b15b      	cbz	r3, 8009634 <__smakebuf_r+0x74>
 800961c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009620:	4630      	mov	r0, r6
 8009622:	f000 fdbf 	bl	800a1a4 <_isatty_r>
 8009626:	b128      	cbz	r0, 8009634 <__smakebuf_r+0x74>
 8009628:	89a3      	ldrh	r3, [r4, #12]
 800962a:	f023 0303 	bic.w	r3, r3, #3
 800962e:	f043 0301 	orr.w	r3, r3, #1
 8009632:	81a3      	strh	r3, [r4, #12]
 8009634:	89a0      	ldrh	r0, [r4, #12]
 8009636:	4305      	orrs	r5, r0
 8009638:	81a5      	strh	r5, [r4, #12]
 800963a:	e7cd      	b.n	80095d8 <__smakebuf_r+0x18>
 800963c:	080093cd 	.word	0x080093cd

08009640 <_free_r>:
 8009640:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009642:	2900      	cmp	r1, #0
 8009644:	d044      	beq.n	80096d0 <_free_r+0x90>
 8009646:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800964a:	9001      	str	r0, [sp, #4]
 800964c:	2b00      	cmp	r3, #0
 800964e:	f1a1 0404 	sub.w	r4, r1, #4
 8009652:	bfb8      	it	lt
 8009654:	18e4      	addlt	r4, r4, r3
 8009656:	f000 fdef 	bl	800a238 <__malloc_lock>
 800965a:	4a1e      	ldr	r2, [pc, #120]	; (80096d4 <_free_r+0x94>)
 800965c:	9801      	ldr	r0, [sp, #4]
 800965e:	6813      	ldr	r3, [r2, #0]
 8009660:	b933      	cbnz	r3, 8009670 <_free_r+0x30>
 8009662:	6063      	str	r3, [r4, #4]
 8009664:	6014      	str	r4, [r2, #0]
 8009666:	b003      	add	sp, #12
 8009668:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800966c:	f000 bdea 	b.w	800a244 <__malloc_unlock>
 8009670:	42a3      	cmp	r3, r4
 8009672:	d908      	bls.n	8009686 <_free_r+0x46>
 8009674:	6825      	ldr	r5, [r4, #0]
 8009676:	1961      	adds	r1, r4, r5
 8009678:	428b      	cmp	r3, r1
 800967a:	bf01      	itttt	eq
 800967c:	6819      	ldreq	r1, [r3, #0]
 800967e:	685b      	ldreq	r3, [r3, #4]
 8009680:	1949      	addeq	r1, r1, r5
 8009682:	6021      	streq	r1, [r4, #0]
 8009684:	e7ed      	b.n	8009662 <_free_r+0x22>
 8009686:	461a      	mov	r2, r3
 8009688:	685b      	ldr	r3, [r3, #4]
 800968a:	b10b      	cbz	r3, 8009690 <_free_r+0x50>
 800968c:	42a3      	cmp	r3, r4
 800968e:	d9fa      	bls.n	8009686 <_free_r+0x46>
 8009690:	6811      	ldr	r1, [r2, #0]
 8009692:	1855      	adds	r5, r2, r1
 8009694:	42a5      	cmp	r5, r4
 8009696:	d10b      	bne.n	80096b0 <_free_r+0x70>
 8009698:	6824      	ldr	r4, [r4, #0]
 800969a:	4421      	add	r1, r4
 800969c:	1854      	adds	r4, r2, r1
 800969e:	42a3      	cmp	r3, r4
 80096a0:	6011      	str	r1, [r2, #0]
 80096a2:	d1e0      	bne.n	8009666 <_free_r+0x26>
 80096a4:	681c      	ldr	r4, [r3, #0]
 80096a6:	685b      	ldr	r3, [r3, #4]
 80096a8:	6053      	str	r3, [r2, #4]
 80096aa:	4421      	add	r1, r4
 80096ac:	6011      	str	r1, [r2, #0]
 80096ae:	e7da      	b.n	8009666 <_free_r+0x26>
 80096b0:	d902      	bls.n	80096b8 <_free_r+0x78>
 80096b2:	230c      	movs	r3, #12
 80096b4:	6003      	str	r3, [r0, #0]
 80096b6:	e7d6      	b.n	8009666 <_free_r+0x26>
 80096b8:	6825      	ldr	r5, [r4, #0]
 80096ba:	1961      	adds	r1, r4, r5
 80096bc:	428b      	cmp	r3, r1
 80096be:	bf04      	itt	eq
 80096c0:	6819      	ldreq	r1, [r3, #0]
 80096c2:	685b      	ldreq	r3, [r3, #4]
 80096c4:	6063      	str	r3, [r4, #4]
 80096c6:	bf04      	itt	eq
 80096c8:	1949      	addeq	r1, r1, r5
 80096ca:	6021      	streq	r1, [r4, #0]
 80096cc:	6054      	str	r4, [r2, #4]
 80096ce:	e7ca      	b.n	8009666 <_free_r+0x26>
 80096d0:	b003      	add	sp, #12
 80096d2:	bd30      	pop	{r4, r5, pc}
 80096d4:	20000b1c 	.word	0x20000b1c

080096d8 <sbrk_aligned>:
 80096d8:	b570      	push	{r4, r5, r6, lr}
 80096da:	4e0e      	ldr	r6, [pc, #56]	; (8009714 <sbrk_aligned+0x3c>)
 80096dc:	460c      	mov	r4, r1
 80096de:	6831      	ldr	r1, [r6, #0]
 80096e0:	4605      	mov	r5, r0
 80096e2:	b911      	cbnz	r1, 80096ea <sbrk_aligned+0x12>
 80096e4:	f000 fcd6 	bl	800a094 <_sbrk_r>
 80096e8:	6030      	str	r0, [r6, #0]
 80096ea:	4621      	mov	r1, r4
 80096ec:	4628      	mov	r0, r5
 80096ee:	f000 fcd1 	bl	800a094 <_sbrk_r>
 80096f2:	1c43      	adds	r3, r0, #1
 80096f4:	d00a      	beq.n	800970c <sbrk_aligned+0x34>
 80096f6:	1cc4      	adds	r4, r0, #3
 80096f8:	f024 0403 	bic.w	r4, r4, #3
 80096fc:	42a0      	cmp	r0, r4
 80096fe:	d007      	beq.n	8009710 <sbrk_aligned+0x38>
 8009700:	1a21      	subs	r1, r4, r0
 8009702:	4628      	mov	r0, r5
 8009704:	f000 fcc6 	bl	800a094 <_sbrk_r>
 8009708:	3001      	adds	r0, #1
 800970a:	d101      	bne.n	8009710 <sbrk_aligned+0x38>
 800970c:	f04f 34ff 	mov.w	r4, #4294967295
 8009710:	4620      	mov	r0, r4
 8009712:	bd70      	pop	{r4, r5, r6, pc}
 8009714:	20000b20 	.word	0x20000b20

08009718 <_malloc_r>:
 8009718:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800971c:	1ccd      	adds	r5, r1, #3
 800971e:	f025 0503 	bic.w	r5, r5, #3
 8009722:	3508      	adds	r5, #8
 8009724:	2d0c      	cmp	r5, #12
 8009726:	bf38      	it	cc
 8009728:	250c      	movcc	r5, #12
 800972a:	2d00      	cmp	r5, #0
 800972c:	4607      	mov	r7, r0
 800972e:	db01      	blt.n	8009734 <_malloc_r+0x1c>
 8009730:	42a9      	cmp	r1, r5
 8009732:	d905      	bls.n	8009740 <_malloc_r+0x28>
 8009734:	230c      	movs	r3, #12
 8009736:	603b      	str	r3, [r7, #0]
 8009738:	2600      	movs	r6, #0
 800973a:	4630      	mov	r0, r6
 800973c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009740:	4e2e      	ldr	r6, [pc, #184]	; (80097fc <_malloc_r+0xe4>)
 8009742:	f000 fd79 	bl	800a238 <__malloc_lock>
 8009746:	6833      	ldr	r3, [r6, #0]
 8009748:	461c      	mov	r4, r3
 800974a:	bb34      	cbnz	r4, 800979a <_malloc_r+0x82>
 800974c:	4629      	mov	r1, r5
 800974e:	4638      	mov	r0, r7
 8009750:	f7ff ffc2 	bl	80096d8 <sbrk_aligned>
 8009754:	1c43      	adds	r3, r0, #1
 8009756:	4604      	mov	r4, r0
 8009758:	d14d      	bne.n	80097f6 <_malloc_r+0xde>
 800975a:	6834      	ldr	r4, [r6, #0]
 800975c:	4626      	mov	r6, r4
 800975e:	2e00      	cmp	r6, #0
 8009760:	d140      	bne.n	80097e4 <_malloc_r+0xcc>
 8009762:	6823      	ldr	r3, [r4, #0]
 8009764:	4631      	mov	r1, r6
 8009766:	4638      	mov	r0, r7
 8009768:	eb04 0803 	add.w	r8, r4, r3
 800976c:	f000 fc92 	bl	800a094 <_sbrk_r>
 8009770:	4580      	cmp	r8, r0
 8009772:	d13a      	bne.n	80097ea <_malloc_r+0xd2>
 8009774:	6821      	ldr	r1, [r4, #0]
 8009776:	3503      	adds	r5, #3
 8009778:	1a6d      	subs	r5, r5, r1
 800977a:	f025 0503 	bic.w	r5, r5, #3
 800977e:	3508      	adds	r5, #8
 8009780:	2d0c      	cmp	r5, #12
 8009782:	bf38      	it	cc
 8009784:	250c      	movcc	r5, #12
 8009786:	4629      	mov	r1, r5
 8009788:	4638      	mov	r0, r7
 800978a:	f7ff ffa5 	bl	80096d8 <sbrk_aligned>
 800978e:	3001      	adds	r0, #1
 8009790:	d02b      	beq.n	80097ea <_malloc_r+0xd2>
 8009792:	6823      	ldr	r3, [r4, #0]
 8009794:	442b      	add	r3, r5
 8009796:	6023      	str	r3, [r4, #0]
 8009798:	e00e      	b.n	80097b8 <_malloc_r+0xa0>
 800979a:	6822      	ldr	r2, [r4, #0]
 800979c:	1b52      	subs	r2, r2, r5
 800979e:	d41e      	bmi.n	80097de <_malloc_r+0xc6>
 80097a0:	2a0b      	cmp	r2, #11
 80097a2:	d916      	bls.n	80097d2 <_malloc_r+0xba>
 80097a4:	1961      	adds	r1, r4, r5
 80097a6:	42a3      	cmp	r3, r4
 80097a8:	6025      	str	r5, [r4, #0]
 80097aa:	bf18      	it	ne
 80097ac:	6059      	strne	r1, [r3, #4]
 80097ae:	6863      	ldr	r3, [r4, #4]
 80097b0:	bf08      	it	eq
 80097b2:	6031      	streq	r1, [r6, #0]
 80097b4:	5162      	str	r2, [r4, r5]
 80097b6:	604b      	str	r3, [r1, #4]
 80097b8:	4638      	mov	r0, r7
 80097ba:	f104 060b 	add.w	r6, r4, #11
 80097be:	f000 fd41 	bl	800a244 <__malloc_unlock>
 80097c2:	f026 0607 	bic.w	r6, r6, #7
 80097c6:	1d23      	adds	r3, r4, #4
 80097c8:	1af2      	subs	r2, r6, r3
 80097ca:	d0b6      	beq.n	800973a <_malloc_r+0x22>
 80097cc:	1b9b      	subs	r3, r3, r6
 80097ce:	50a3      	str	r3, [r4, r2]
 80097d0:	e7b3      	b.n	800973a <_malloc_r+0x22>
 80097d2:	6862      	ldr	r2, [r4, #4]
 80097d4:	42a3      	cmp	r3, r4
 80097d6:	bf0c      	ite	eq
 80097d8:	6032      	streq	r2, [r6, #0]
 80097da:	605a      	strne	r2, [r3, #4]
 80097dc:	e7ec      	b.n	80097b8 <_malloc_r+0xa0>
 80097de:	4623      	mov	r3, r4
 80097e0:	6864      	ldr	r4, [r4, #4]
 80097e2:	e7b2      	b.n	800974a <_malloc_r+0x32>
 80097e4:	4634      	mov	r4, r6
 80097e6:	6876      	ldr	r6, [r6, #4]
 80097e8:	e7b9      	b.n	800975e <_malloc_r+0x46>
 80097ea:	230c      	movs	r3, #12
 80097ec:	603b      	str	r3, [r7, #0]
 80097ee:	4638      	mov	r0, r7
 80097f0:	f000 fd28 	bl	800a244 <__malloc_unlock>
 80097f4:	e7a1      	b.n	800973a <_malloc_r+0x22>
 80097f6:	6025      	str	r5, [r4, #0]
 80097f8:	e7de      	b.n	80097b8 <_malloc_r+0xa0>
 80097fa:	bf00      	nop
 80097fc:	20000b1c 	.word	0x20000b1c

08009800 <__ssputs_r>:
 8009800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009804:	688e      	ldr	r6, [r1, #8]
 8009806:	429e      	cmp	r6, r3
 8009808:	4682      	mov	sl, r0
 800980a:	460c      	mov	r4, r1
 800980c:	4690      	mov	r8, r2
 800980e:	461f      	mov	r7, r3
 8009810:	d838      	bhi.n	8009884 <__ssputs_r+0x84>
 8009812:	898a      	ldrh	r2, [r1, #12]
 8009814:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009818:	d032      	beq.n	8009880 <__ssputs_r+0x80>
 800981a:	6825      	ldr	r5, [r4, #0]
 800981c:	6909      	ldr	r1, [r1, #16]
 800981e:	eba5 0901 	sub.w	r9, r5, r1
 8009822:	6965      	ldr	r5, [r4, #20]
 8009824:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009828:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800982c:	3301      	adds	r3, #1
 800982e:	444b      	add	r3, r9
 8009830:	106d      	asrs	r5, r5, #1
 8009832:	429d      	cmp	r5, r3
 8009834:	bf38      	it	cc
 8009836:	461d      	movcc	r5, r3
 8009838:	0553      	lsls	r3, r2, #21
 800983a:	d531      	bpl.n	80098a0 <__ssputs_r+0xa0>
 800983c:	4629      	mov	r1, r5
 800983e:	f7ff ff6b 	bl	8009718 <_malloc_r>
 8009842:	4606      	mov	r6, r0
 8009844:	b950      	cbnz	r0, 800985c <__ssputs_r+0x5c>
 8009846:	230c      	movs	r3, #12
 8009848:	f8ca 3000 	str.w	r3, [sl]
 800984c:	89a3      	ldrh	r3, [r4, #12]
 800984e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009852:	81a3      	strh	r3, [r4, #12]
 8009854:	f04f 30ff 	mov.w	r0, #4294967295
 8009858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800985c:	6921      	ldr	r1, [r4, #16]
 800985e:	464a      	mov	r2, r9
 8009860:	f000 fcc2 	bl	800a1e8 <memcpy>
 8009864:	89a3      	ldrh	r3, [r4, #12]
 8009866:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800986a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800986e:	81a3      	strh	r3, [r4, #12]
 8009870:	6126      	str	r6, [r4, #16]
 8009872:	6165      	str	r5, [r4, #20]
 8009874:	444e      	add	r6, r9
 8009876:	eba5 0509 	sub.w	r5, r5, r9
 800987a:	6026      	str	r6, [r4, #0]
 800987c:	60a5      	str	r5, [r4, #8]
 800987e:	463e      	mov	r6, r7
 8009880:	42be      	cmp	r6, r7
 8009882:	d900      	bls.n	8009886 <__ssputs_r+0x86>
 8009884:	463e      	mov	r6, r7
 8009886:	6820      	ldr	r0, [r4, #0]
 8009888:	4632      	mov	r2, r6
 800988a:	4641      	mov	r1, r8
 800988c:	f000 fcba 	bl	800a204 <memmove>
 8009890:	68a3      	ldr	r3, [r4, #8]
 8009892:	1b9b      	subs	r3, r3, r6
 8009894:	60a3      	str	r3, [r4, #8]
 8009896:	6823      	ldr	r3, [r4, #0]
 8009898:	4433      	add	r3, r6
 800989a:	6023      	str	r3, [r4, #0]
 800989c:	2000      	movs	r0, #0
 800989e:	e7db      	b.n	8009858 <__ssputs_r+0x58>
 80098a0:	462a      	mov	r2, r5
 80098a2:	f000 fcd5 	bl	800a250 <_realloc_r>
 80098a6:	4606      	mov	r6, r0
 80098a8:	2800      	cmp	r0, #0
 80098aa:	d1e1      	bne.n	8009870 <__ssputs_r+0x70>
 80098ac:	6921      	ldr	r1, [r4, #16]
 80098ae:	4650      	mov	r0, sl
 80098b0:	f7ff fec6 	bl	8009640 <_free_r>
 80098b4:	e7c7      	b.n	8009846 <__ssputs_r+0x46>
	...

080098b8 <_svfiprintf_r>:
 80098b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098bc:	4698      	mov	r8, r3
 80098be:	898b      	ldrh	r3, [r1, #12]
 80098c0:	061b      	lsls	r3, r3, #24
 80098c2:	b09d      	sub	sp, #116	; 0x74
 80098c4:	4607      	mov	r7, r0
 80098c6:	460d      	mov	r5, r1
 80098c8:	4614      	mov	r4, r2
 80098ca:	d50e      	bpl.n	80098ea <_svfiprintf_r+0x32>
 80098cc:	690b      	ldr	r3, [r1, #16]
 80098ce:	b963      	cbnz	r3, 80098ea <_svfiprintf_r+0x32>
 80098d0:	2140      	movs	r1, #64	; 0x40
 80098d2:	f7ff ff21 	bl	8009718 <_malloc_r>
 80098d6:	6028      	str	r0, [r5, #0]
 80098d8:	6128      	str	r0, [r5, #16]
 80098da:	b920      	cbnz	r0, 80098e6 <_svfiprintf_r+0x2e>
 80098dc:	230c      	movs	r3, #12
 80098de:	603b      	str	r3, [r7, #0]
 80098e0:	f04f 30ff 	mov.w	r0, #4294967295
 80098e4:	e0d1      	b.n	8009a8a <_svfiprintf_r+0x1d2>
 80098e6:	2340      	movs	r3, #64	; 0x40
 80098e8:	616b      	str	r3, [r5, #20]
 80098ea:	2300      	movs	r3, #0
 80098ec:	9309      	str	r3, [sp, #36]	; 0x24
 80098ee:	2320      	movs	r3, #32
 80098f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80098f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80098f8:	2330      	movs	r3, #48	; 0x30
 80098fa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009aa4 <_svfiprintf_r+0x1ec>
 80098fe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009902:	f04f 0901 	mov.w	r9, #1
 8009906:	4623      	mov	r3, r4
 8009908:	469a      	mov	sl, r3
 800990a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800990e:	b10a      	cbz	r2, 8009914 <_svfiprintf_r+0x5c>
 8009910:	2a25      	cmp	r2, #37	; 0x25
 8009912:	d1f9      	bne.n	8009908 <_svfiprintf_r+0x50>
 8009914:	ebba 0b04 	subs.w	fp, sl, r4
 8009918:	d00b      	beq.n	8009932 <_svfiprintf_r+0x7a>
 800991a:	465b      	mov	r3, fp
 800991c:	4622      	mov	r2, r4
 800991e:	4629      	mov	r1, r5
 8009920:	4638      	mov	r0, r7
 8009922:	f7ff ff6d 	bl	8009800 <__ssputs_r>
 8009926:	3001      	adds	r0, #1
 8009928:	f000 80aa 	beq.w	8009a80 <_svfiprintf_r+0x1c8>
 800992c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800992e:	445a      	add	r2, fp
 8009930:	9209      	str	r2, [sp, #36]	; 0x24
 8009932:	f89a 3000 	ldrb.w	r3, [sl]
 8009936:	2b00      	cmp	r3, #0
 8009938:	f000 80a2 	beq.w	8009a80 <_svfiprintf_r+0x1c8>
 800993c:	2300      	movs	r3, #0
 800993e:	f04f 32ff 	mov.w	r2, #4294967295
 8009942:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009946:	f10a 0a01 	add.w	sl, sl, #1
 800994a:	9304      	str	r3, [sp, #16]
 800994c:	9307      	str	r3, [sp, #28]
 800994e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009952:	931a      	str	r3, [sp, #104]	; 0x68
 8009954:	4654      	mov	r4, sl
 8009956:	2205      	movs	r2, #5
 8009958:	f814 1b01 	ldrb.w	r1, [r4], #1
 800995c:	4851      	ldr	r0, [pc, #324]	; (8009aa4 <_svfiprintf_r+0x1ec>)
 800995e:	f7f6 fc47 	bl	80001f0 <memchr>
 8009962:	9a04      	ldr	r2, [sp, #16]
 8009964:	b9d8      	cbnz	r0, 800999e <_svfiprintf_r+0xe6>
 8009966:	06d0      	lsls	r0, r2, #27
 8009968:	bf44      	itt	mi
 800996a:	2320      	movmi	r3, #32
 800996c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009970:	0711      	lsls	r1, r2, #28
 8009972:	bf44      	itt	mi
 8009974:	232b      	movmi	r3, #43	; 0x2b
 8009976:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800997a:	f89a 3000 	ldrb.w	r3, [sl]
 800997e:	2b2a      	cmp	r3, #42	; 0x2a
 8009980:	d015      	beq.n	80099ae <_svfiprintf_r+0xf6>
 8009982:	9a07      	ldr	r2, [sp, #28]
 8009984:	4654      	mov	r4, sl
 8009986:	2000      	movs	r0, #0
 8009988:	f04f 0c0a 	mov.w	ip, #10
 800998c:	4621      	mov	r1, r4
 800998e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009992:	3b30      	subs	r3, #48	; 0x30
 8009994:	2b09      	cmp	r3, #9
 8009996:	d94e      	bls.n	8009a36 <_svfiprintf_r+0x17e>
 8009998:	b1b0      	cbz	r0, 80099c8 <_svfiprintf_r+0x110>
 800999a:	9207      	str	r2, [sp, #28]
 800999c:	e014      	b.n	80099c8 <_svfiprintf_r+0x110>
 800999e:	eba0 0308 	sub.w	r3, r0, r8
 80099a2:	fa09 f303 	lsl.w	r3, r9, r3
 80099a6:	4313      	orrs	r3, r2
 80099a8:	9304      	str	r3, [sp, #16]
 80099aa:	46a2      	mov	sl, r4
 80099ac:	e7d2      	b.n	8009954 <_svfiprintf_r+0x9c>
 80099ae:	9b03      	ldr	r3, [sp, #12]
 80099b0:	1d19      	adds	r1, r3, #4
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	9103      	str	r1, [sp, #12]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	bfbb      	ittet	lt
 80099ba:	425b      	neglt	r3, r3
 80099bc:	f042 0202 	orrlt.w	r2, r2, #2
 80099c0:	9307      	strge	r3, [sp, #28]
 80099c2:	9307      	strlt	r3, [sp, #28]
 80099c4:	bfb8      	it	lt
 80099c6:	9204      	strlt	r2, [sp, #16]
 80099c8:	7823      	ldrb	r3, [r4, #0]
 80099ca:	2b2e      	cmp	r3, #46	; 0x2e
 80099cc:	d10c      	bne.n	80099e8 <_svfiprintf_r+0x130>
 80099ce:	7863      	ldrb	r3, [r4, #1]
 80099d0:	2b2a      	cmp	r3, #42	; 0x2a
 80099d2:	d135      	bne.n	8009a40 <_svfiprintf_r+0x188>
 80099d4:	9b03      	ldr	r3, [sp, #12]
 80099d6:	1d1a      	adds	r2, r3, #4
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	9203      	str	r2, [sp, #12]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	bfb8      	it	lt
 80099e0:	f04f 33ff 	movlt.w	r3, #4294967295
 80099e4:	3402      	adds	r4, #2
 80099e6:	9305      	str	r3, [sp, #20]
 80099e8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009ab4 <_svfiprintf_r+0x1fc>
 80099ec:	7821      	ldrb	r1, [r4, #0]
 80099ee:	2203      	movs	r2, #3
 80099f0:	4650      	mov	r0, sl
 80099f2:	f7f6 fbfd 	bl	80001f0 <memchr>
 80099f6:	b140      	cbz	r0, 8009a0a <_svfiprintf_r+0x152>
 80099f8:	2340      	movs	r3, #64	; 0x40
 80099fa:	eba0 000a 	sub.w	r0, r0, sl
 80099fe:	fa03 f000 	lsl.w	r0, r3, r0
 8009a02:	9b04      	ldr	r3, [sp, #16]
 8009a04:	4303      	orrs	r3, r0
 8009a06:	3401      	adds	r4, #1
 8009a08:	9304      	str	r3, [sp, #16]
 8009a0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a0e:	4826      	ldr	r0, [pc, #152]	; (8009aa8 <_svfiprintf_r+0x1f0>)
 8009a10:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009a14:	2206      	movs	r2, #6
 8009a16:	f7f6 fbeb 	bl	80001f0 <memchr>
 8009a1a:	2800      	cmp	r0, #0
 8009a1c:	d038      	beq.n	8009a90 <_svfiprintf_r+0x1d8>
 8009a1e:	4b23      	ldr	r3, [pc, #140]	; (8009aac <_svfiprintf_r+0x1f4>)
 8009a20:	bb1b      	cbnz	r3, 8009a6a <_svfiprintf_r+0x1b2>
 8009a22:	9b03      	ldr	r3, [sp, #12]
 8009a24:	3307      	adds	r3, #7
 8009a26:	f023 0307 	bic.w	r3, r3, #7
 8009a2a:	3308      	adds	r3, #8
 8009a2c:	9303      	str	r3, [sp, #12]
 8009a2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a30:	4433      	add	r3, r6
 8009a32:	9309      	str	r3, [sp, #36]	; 0x24
 8009a34:	e767      	b.n	8009906 <_svfiprintf_r+0x4e>
 8009a36:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a3a:	460c      	mov	r4, r1
 8009a3c:	2001      	movs	r0, #1
 8009a3e:	e7a5      	b.n	800998c <_svfiprintf_r+0xd4>
 8009a40:	2300      	movs	r3, #0
 8009a42:	3401      	adds	r4, #1
 8009a44:	9305      	str	r3, [sp, #20]
 8009a46:	4619      	mov	r1, r3
 8009a48:	f04f 0c0a 	mov.w	ip, #10
 8009a4c:	4620      	mov	r0, r4
 8009a4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a52:	3a30      	subs	r2, #48	; 0x30
 8009a54:	2a09      	cmp	r2, #9
 8009a56:	d903      	bls.n	8009a60 <_svfiprintf_r+0x1a8>
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d0c5      	beq.n	80099e8 <_svfiprintf_r+0x130>
 8009a5c:	9105      	str	r1, [sp, #20]
 8009a5e:	e7c3      	b.n	80099e8 <_svfiprintf_r+0x130>
 8009a60:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a64:	4604      	mov	r4, r0
 8009a66:	2301      	movs	r3, #1
 8009a68:	e7f0      	b.n	8009a4c <_svfiprintf_r+0x194>
 8009a6a:	ab03      	add	r3, sp, #12
 8009a6c:	9300      	str	r3, [sp, #0]
 8009a6e:	462a      	mov	r2, r5
 8009a70:	4b0f      	ldr	r3, [pc, #60]	; (8009ab0 <_svfiprintf_r+0x1f8>)
 8009a72:	a904      	add	r1, sp, #16
 8009a74:	4638      	mov	r0, r7
 8009a76:	f3af 8000 	nop.w
 8009a7a:	1c42      	adds	r2, r0, #1
 8009a7c:	4606      	mov	r6, r0
 8009a7e:	d1d6      	bne.n	8009a2e <_svfiprintf_r+0x176>
 8009a80:	89ab      	ldrh	r3, [r5, #12]
 8009a82:	065b      	lsls	r3, r3, #25
 8009a84:	f53f af2c 	bmi.w	80098e0 <_svfiprintf_r+0x28>
 8009a88:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a8a:	b01d      	add	sp, #116	; 0x74
 8009a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a90:	ab03      	add	r3, sp, #12
 8009a92:	9300      	str	r3, [sp, #0]
 8009a94:	462a      	mov	r2, r5
 8009a96:	4b06      	ldr	r3, [pc, #24]	; (8009ab0 <_svfiprintf_r+0x1f8>)
 8009a98:	a904      	add	r1, sp, #16
 8009a9a:	4638      	mov	r0, r7
 8009a9c:	f000 f9d4 	bl	8009e48 <_printf_i>
 8009aa0:	e7eb      	b.n	8009a7a <_svfiprintf_r+0x1c2>
 8009aa2:	bf00      	nop
 8009aa4:	0800a5e0 	.word	0x0800a5e0
 8009aa8:	0800a5ea 	.word	0x0800a5ea
 8009aac:	00000000 	.word	0x00000000
 8009ab0:	08009801 	.word	0x08009801
 8009ab4:	0800a5e6 	.word	0x0800a5e6

08009ab8 <__sfputc_r>:
 8009ab8:	6893      	ldr	r3, [r2, #8]
 8009aba:	3b01      	subs	r3, #1
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	b410      	push	{r4}
 8009ac0:	6093      	str	r3, [r2, #8]
 8009ac2:	da08      	bge.n	8009ad6 <__sfputc_r+0x1e>
 8009ac4:	6994      	ldr	r4, [r2, #24]
 8009ac6:	42a3      	cmp	r3, r4
 8009ac8:	db01      	blt.n	8009ace <__sfputc_r+0x16>
 8009aca:	290a      	cmp	r1, #10
 8009acc:	d103      	bne.n	8009ad6 <__sfputc_r+0x1e>
 8009ace:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ad2:	f7ff bad5 	b.w	8009080 <__swbuf_r>
 8009ad6:	6813      	ldr	r3, [r2, #0]
 8009ad8:	1c58      	adds	r0, r3, #1
 8009ada:	6010      	str	r0, [r2, #0]
 8009adc:	7019      	strb	r1, [r3, #0]
 8009ade:	4608      	mov	r0, r1
 8009ae0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ae4:	4770      	bx	lr

08009ae6 <__sfputs_r>:
 8009ae6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ae8:	4606      	mov	r6, r0
 8009aea:	460f      	mov	r7, r1
 8009aec:	4614      	mov	r4, r2
 8009aee:	18d5      	adds	r5, r2, r3
 8009af0:	42ac      	cmp	r4, r5
 8009af2:	d101      	bne.n	8009af8 <__sfputs_r+0x12>
 8009af4:	2000      	movs	r0, #0
 8009af6:	e007      	b.n	8009b08 <__sfputs_r+0x22>
 8009af8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009afc:	463a      	mov	r2, r7
 8009afe:	4630      	mov	r0, r6
 8009b00:	f7ff ffda 	bl	8009ab8 <__sfputc_r>
 8009b04:	1c43      	adds	r3, r0, #1
 8009b06:	d1f3      	bne.n	8009af0 <__sfputs_r+0xa>
 8009b08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009b0c <_vfiprintf_r>:
 8009b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b10:	460d      	mov	r5, r1
 8009b12:	b09d      	sub	sp, #116	; 0x74
 8009b14:	4614      	mov	r4, r2
 8009b16:	4698      	mov	r8, r3
 8009b18:	4606      	mov	r6, r0
 8009b1a:	b118      	cbz	r0, 8009b24 <_vfiprintf_r+0x18>
 8009b1c:	6983      	ldr	r3, [r0, #24]
 8009b1e:	b90b      	cbnz	r3, 8009b24 <_vfiprintf_r+0x18>
 8009b20:	f7ff fc88 	bl	8009434 <__sinit>
 8009b24:	4b89      	ldr	r3, [pc, #548]	; (8009d4c <_vfiprintf_r+0x240>)
 8009b26:	429d      	cmp	r5, r3
 8009b28:	d11b      	bne.n	8009b62 <_vfiprintf_r+0x56>
 8009b2a:	6875      	ldr	r5, [r6, #4]
 8009b2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009b2e:	07d9      	lsls	r1, r3, #31
 8009b30:	d405      	bmi.n	8009b3e <_vfiprintf_r+0x32>
 8009b32:	89ab      	ldrh	r3, [r5, #12]
 8009b34:	059a      	lsls	r2, r3, #22
 8009b36:	d402      	bmi.n	8009b3e <_vfiprintf_r+0x32>
 8009b38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009b3a:	f7ff fd19 	bl	8009570 <__retarget_lock_acquire_recursive>
 8009b3e:	89ab      	ldrh	r3, [r5, #12]
 8009b40:	071b      	lsls	r3, r3, #28
 8009b42:	d501      	bpl.n	8009b48 <_vfiprintf_r+0x3c>
 8009b44:	692b      	ldr	r3, [r5, #16]
 8009b46:	b9eb      	cbnz	r3, 8009b84 <_vfiprintf_r+0x78>
 8009b48:	4629      	mov	r1, r5
 8009b4a:	4630      	mov	r0, r6
 8009b4c:	f7ff faea 	bl	8009124 <__swsetup_r>
 8009b50:	b1c0      	cbz	r0, 8009b84 <_vfiprintf_r+0x78>
 8009b52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009b54:	07dc      	lsls	r4, r3, #31
 8009b56:	d50e      	bpl.n	8009b76 <_vfiprintf_r+0x6a>
 8009b58:	f04f 30ff 	mov.w	r0, #4294967295
 8009b5c:	b01d      	add	sp, #116	; 0x74
 8009b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b62:	4b7b      	ldr	r3, [pc, #492]	; (8009d50 <_vfiprintf_r+0x244>)
 8009b64:	429d      	cmp	r5, r3
 8009b66:	d101      	bne.n	8009b6c <_vfiprintf_r+0x60>
 8009b68:	68b5      	ldr	r5, [r6, #8]
 8009b6a:	e7df      	b.n	8009b2c <_vfiprintf_r+0x20>
 8009b6c:	4b79      	ldr	r3, [pc, #484]	; (8009d54 <_vfiprintf_r+0x248>)
 8009b6e:	429d      	cmp	r5, r3
 8009b70:	bf08      	it	eq
 8009b72:	68f5      	ldreq	r5, [r6, #12]
 8009b74:	e7da      	b.n	8009b2c <_vfiprintf_r+0x20>
 8009b76:	89ab      	ldrh	r3, [r5, #12]
 8009b78:	0598      	lsls	r0, r3, #22
 8009b7a:	d4ed      	bmi.n	8009b58 <_vfiprintf_r+0x4c>
 8009b7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009b7e:	f7ff fcf8 	bl	8009572 <__retarget_lock_release_recursive>
 8009b82:	e7e9      	b.n	8009b58 <_vfiprintf_r+0x4c>
 8009b84:	2300      	movs	r3, #0
 8009b86:	9309      	str	r3, [sp, #36]	; 0x24
 8009b88:	2320      	movs	r3, #32
 8009b8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009b8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b92:	2330      	movs	r3, #48	; 0x30
 8009b94:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009d58 <_vfiprintf_r+0x24c>
 8009b98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009b9c:	f04f 0901 	mov.w	r9, #1
 8009ba0:	4623      	mov	r3, r4
 8009ba2:	469a      	mov	sl, r3
 8009ba4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ba8:	b10a      	cbz	r2, 8009bae <_vfiprintf_r+0xa2>
 8009baa:	2a25      	cmp	r2, #37	; 0x25
 8009bac:	d1f9      	bne.n	8009ba2 <_vfiprintf_r+0x96>
 8009bae:	ebba 0b04 	subs.w	fp, sl, r4
 8009bb2:	d00b      	beq.n	8009bcc <_vfiprintf_r+0xc0>
 8009bb4:	465b      	mov	r3, fp
 8009bb6:	4622      	mov	r2, r4
 8009bb8:	4629      	mov	r1, r5
 8009bba:	4630      	mov	r0, r6
 8009bbc:	f7ff ff93 	bl	8009ae6 <__sfputs_r>
 8009bc0:	3001      	adds	r0, #1
 8009bc2:	f000 80aa 	beq.w	8009d1a <_vfiprintf_r+0x20e>
 8009bc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009bc8:	445a      	add	r2, fp
 8009bca:	9209      	str	r2, [sp, #36]	; 0x24
 8009bcc:	f89a 3000 	ldrb.w	r3, [sl]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	f000 80a2 	beq.w	8009d1a <_vfiprintf_r+0x20e>
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8009bdc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009be0:	f10a 0a01 	add.w	sl, sl, #1
 8009be4:	9304      	str	r3, [sp, #16]
 8009be6:	9307      	str	r3, [sp, #28]
 8009be8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009bec:	931a      	str	r3, [sp, #104]	; 0x68
 8009bee:	4654      	mov	r4, sl
 8009bf0:	2205      	movs	r2, #5
 8009bf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bf6:	4858      	ldr	r0, [pc, #352]	; (8009d58 <_vfiprintf_r+0x24c>)
 8009bf8:	f7f6 fafa 	bl	80001f0 <memchr>
 8009bfc:	9a04      	ldr	r2, [sp, #16]
 8009bfe:	b9d8      	cbnz	r0, 8009c38 <_vfiprintf_r+0x12c>
 8009c00:	06d1      	lsls	r1, r2, #27
 8009c02:	bf44      	itt	mi
 8009c04:	2320      	movmi	r3, #32
 8009c06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c0a:	0713      	lsls	r3, r2, #28
 8009c0c:	bf44      	itt	mi
 8009c0e:	232b      	movmi	r3, #43	; 0x2b
 8009c10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c14:	f89a 3000 	ldrb.w	r3, [sl]
 8009c18:	2b2a      	cmp	r3, #42	; 0x2a
 8009c1a:	d015      	beq.n	8009c48 <_vfiprintf_r+0x13c>
 8009c1c:	9a07      	ldr	r2, [sp, #28]
 8009c1e:	4654      	mov	r4, sl
 8009c20:	2000      	movs	r0, #0
 8009c22:	f04f 0c0a 	mov.w	ip, #10
 8009c26:	4621      	mov	r1, r4
 8009c28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c2c:	3b30      	subs	r3, #48	; 0x30
 8009c2e:	2b09      	cmp	r3, #9
 8009c30:	d94e      	bls.n	8009cd0 <_vfiprintf_r+0x1c4>
 8009c32:	b1b0      	cbz	r0, 8009c62 <_vfiprintf_r+0x156>
 8009c34:	9207      	str	r2, [sp, #28]
 8009c36:	e014      	b.n	8009c62 <_vfiprintf_r+0x156>
 8009c38:	eba0 0308 	sub.w	r3, r0, r8
 8009c3c:	fa09 f303 	lsl.w	r3, r9, r3
 8009c40:	4313      	orrs	r3, r2
 8009c42:	9304      	str	r3, [sp, #16]
 8009c44:	46a2      	mov	sl, r4
 8009c46:	e7d2      	b.n	8009bee <_vfiprintf_r+0xe2>
 8009c48:	9b03      	ldr	r3, [sp, #12]
 8009c4a:	1d19      	adds	r1, r3, #4
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	9103      	str	r1, [sp, #12]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	bfbb      	ittet	lt
 8009c54:	425b      	neglt	r3, r3
 8009c56:	f042 0202 	orrlt.w	r2, r2, #2
 8009c5a:	9307      	strge	r3, [sp, #28]
 8009c5c:	9307      	strlt	r3, [sp, #28]
 8009c5e:	bfb8      	it	lt
 8009c60:	9204      	strlt	r2, [sp, #16]
 8009c62:	7823      	ldrb	r3, [r4, #0]
 8009c64:	2b2e      	cmp	r3, #46	; 0x2e
 8009c66:	d10c      	bne.n	8009c82 <_vfiprintf_r+0x176>
 8009c68:	7863      	ldrb	r3, [r4, #1]
 8009c6a:	2b2a      	cmp	r3, #42	; 0x2a
 8009c6c:	d135      	bne.n	8009cda <_vfiprintf_r+0x1ce>
 8009c6e:	9b03      	ldr	r3, [sp, #12]
 8009c70:	1d1a      	adds	r2, r3, #4
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	9203      	str	r2, [sp, #12]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	bfb8      	it	lt
 8009c7a:	f04f 33ff 	movlt.w	r3, #4294967295
 8009c7e:	3402      	adds	r4, #2
 8009c80:	9305      	str	r3, [sp, #20]
 8009c82:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009d68 <_vfiprintf_r+0x25c>
 8009c86:	7821      	ldrb	r1, [r4, #0]
 8009c88:	2203      	movs	r2, #3
 8009c8a:	4650      	mov	r0, sl
 8009c8c:	f7f6 fab0 	bl	80001f0 <memchr>
 8009c90:	b140      	cbz	r0, 8009ca4 <_vfiprintf_r+0x198>
 8009c92:	2340      	movs	r3, #64	; 0x40
 8009c94:	eba0 000a 	sub.w	r0, r0, sl
 8009c98:	fa03 f000 	lsl.w	r0, r3, r0
 8009c9c:	9b04      	ldr	r3, [sp, #16]
 8009c9e:	4303      	orrs	r3, r0
 8009ca0:	3401      	adds	r4, #1
 8009ca2:	9304      	str	r3, [sp, #16]
 8009ca4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ca8:	482c      	ldr	r0, [pc, #176]	; (8009d5c <_vfiprintf_r+0x250>)
 8009caa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009cae:	2206      	movs	r2, #6
 8009cb0:	f7f6 fa9e 	bl	80001f0 <memchr>
 8009cb4:	2800      	cmp	r0, #0
 8009cb6:	d03f      	beq.n	8009d38 <_vfiprintf_r+0x22c>
 8009cb8:	4b29      	ldr	r3, [pc, #164]	; (8009d60 <_vfiprintf_r+0x254>)
 8009cba:	bb1b      	cbnz	r3, 8009d04 <_vfiprintf_r+0x1f8>
 8009cbc:	9b03      	ldr	r3, [sp, #12]
 8009cbe:	3307      	adds	r3, #7
 8009cc0:	f023 0307 	bic.w	r3, r3, #7
 8009cc4:	3308      	adds	r3, #8
 8009cc6:	9303      	str	r3, [sp, #12]
 8009cc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cca:	443b      	add	r3, r7
 8009ccc:	9309      	str	r3, [sp, #36]	; 0x24
 8009cce:	e767      	b.n	8009ba0 <_vfiprintf_r+0x94>
 8009cd0:	fb0c 3202 	mla	r2, ip, r2, r3
 8009cd4:	460c      	mov	r4, r1
 8009cd6:	2001      	movs	r0, #1
 8009cd8:	e7a5      	b.n	8009c26 <_vfiprintf_r+0x11a>
 8009cda:	2300      	movs	r3, #0
 8009cdc:	3401      	adds	r4, #1
 8009cde:	9305      	str	r3, [sp, #20]
 8009ce0:	4619      	mov	r1, r3
 8009ce2:	f04f 0c0a 	mov.w	ip, #10
 8009ce6:	4620      	mov	r0, r4
 8009ce8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009cec:	3a30      	subs	r2, #48	; 0x30
 8009cee:	2a09      	cmp	r2, #9
 8009cf0:	d903      	bls.n	8009cfa <_vfiprintf_r+0x1ee>
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d0c5      	beq.n	8009c82 <_vfiprintf_r+0x176>
 8009cf6:	9105      	str	r1, [sp, #20]
 8009cf8:	e7c3      	b.n	8009c82 <_vfiprintf_r+0x176>
 8009cfa:	fb0c 2101 	mla	r1, ip, r1, r2
 8009cfe:	4604      	mov	r4, r0
 8009d00:	2301      	movs	r3, #1
 8009d02:	e7f0      	b.n	8009ce6 <_vfiprintf_r+0x1da>
 8009d04:	ab03      	add	r3, sp, #12
 8009d06:	9300      	str	r3, [sp, #0]
 8009d08:	462a      	mov	r2, r5
 8009d0a:	4b16      	ldr	r3, [pc, #88]	; (8009d64 <_vfiprintf_r+0x258>)
 8009d0c:	a904      	add	r1, sp, #16
 8009d0e:	4630      	mov	r0, r6
 8009d10:	f3af 8000 	nop.w
 8009d14:	4607      	mov	r7, r0
 8009d16:	1c78      	adds	r0, r7, #1
 8009d18:	d1d6      	bne.n	8009cc8 <_vfiprintf_r+0x1bc>
 8009d1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d1c:	07d9      	lsls	r1, r3, #31
 8009d1e:	d405      	bmi.n	8009d2c <_vfiprintf_r+0x220>
 8009d20:	89ab      	ldrh	r3, [r5, #12]
 8009d22:	059a      	lsls	r2, r3, #22
 8009d24:	d402      	bmi.n	8009d2c <_vfiprintf_r+0x220>
 8009d26:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d28:	f7ff fc23 	bl	8009572 <__retarget_lock_release_recursive>
 8009d2c:	89ab      	ldrh	r3, [r5, #12]
 8009d2e:	065b      	lsls	r3, r3, #25
 8009d30:	f53f af12 	bmi.w	8009b58 <_vfiprintf_r+0x4c>
 8009d34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009d36:	e711      	b.n	8009b5c <_vfiprintf_r+0x50>
 8009d38:	ab03      	add	r3, sp, #12
 8009d3a:	9300      	str	r3, [sp, #0]
 8009d3c:	462a      	mov	r2, r5
 8009d3e:	4b09      	ldr	r3, [pc, #36]	; (8009d64 <_vfiprintf_r+0x258>)
 8009d40:	a904      	add	r1, sp, #16
 8009d42:	4630      	mov	r0, r6
 8009d44:	f000 f880 	bl	8009e48 <_printf_i>
 8009d48:	e7e4      	b.n	8009d14 <_vfiprintf_r+0x208>
 8009d4a:	bf00      	nop
 8009d4c:	0800a5a0 	.word	0x0800a5a0
 8009d50:	0800a5c0 	.word	0x0800a5c0
 8009d54:	0800a580 	.word	0x0800a580
 8009d58:	0800a5e0 	.word	0x0800a5e0
 8009d5c:	0800a5ea 	.word	0x0800a5ea
 8009d60:	00000000 	.word	0x00000000
 8009d64:	08009ae7 	.word	0x08009ae7
 8009d68:	0800a5e6 	.word	0x0800a5e6

08009d6c <_printf_common>:
 8009d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d70:	4616      	mov	r6, r2
 8009d72:	4699      	mov	r9, r3
 8009d74:	688a      	ldr	r2, [r1, #8]
 8009d76:	690b      	ldr	r3, [r1, #16]
 8009d78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009d7c:	4293      	cmp	r3, r2
 8009d7e:	bfb8      	it	lt
 8009d80:	4613      	movlt	r3, r2
 8009d82:	6033      	str	r3, [r6, #0]
 8009d84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009d88:	4607      	mov	r7, r0
 8009d8a:	460c      	mov	r4, r1
 8009d8c:	b10a      	cbz	r2, 8009d92 <_printf_common+0x26>
 8009d8e:	3301      	adds	r3, #1
 8009d90:	6033      	str	r3, [r6, #0]
 8009d92:	6823      	ldr	r3, [r4, #0]
 8009d94:	0699      	lsls	r1, r3, #26
 8009d96:	bf42      	ittt	mi
 8009d98:	6833      	ldrmi	r3, [r6, #0]
 8009d9a:	3302      	addmi	r3, #2
 8009d9c:	6033      	strmi	r3, [r6, #0]
 8009d9e:	6825      	ldr	r5, [r4, #0]
 8009da0:	f015 0506 	ands.w	r5, r5, #6
 8009da4:	d106      	bne.n	8009db4 <_printf_common+0x48>
 8009da6:	f104 0a19 	add.w	sl, r4, #25
 8009daa:	68e3      	ldr	r3, [r4, #12]
 8009dac:	6832      	ldr	r2, [r6, #0]
 8009dae:	1a9b      	subs	r3, r3, r2
 8009db0:	42ab      	cmp	r3, r5
 8009db2:	dc26      	bgt.n	8009e02 <_printf_common+0x96>
 8009db4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009db8:	1e13      	subs	r3, r2, #0
 8009dba:	6822      	ldr	r2, [r4, #0]
 8009dbc:	bf18      	it	ne
 8009dbe:	2301      	movne	r3, #1
 8009dc0:	0692      	lsls	r2, r2, #26
 8009dc2:	d42b      	bmi.n	8009e1c <_printf_common+0xb0>
 8009dc4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009dc8:	4649      	mov	r1, r9
 8009dca:	4638      	mov	r0, r7
 8009dcc:	47c0      	blx	r8
 8009dce:	3001      	adds	r0, #1
 8009dd0:	d01e      	beq.n	8009e10 <_printf_common+0xa4>
 8009dd2:	6823      	ldr	r3, [r4, #0]
 8009dd4:	68e5      	ldr	r5, [r4, #12]
 8009dd6:	6832      	ldr	r2, [r6, #0]
 8009dd8:	f003 0306 	and.w	r3, r3, #6
 8009ddc:	2b04      	cmp	r3, #4
 8009dde:	bf08      	it	eq
 8009de0:	1aad      	subeq	r5, r5, r2
 8009de2:	68a3      	ldr	r3, [r4, #8]
 8009de4:	6922      	ldr	r2, [r4, #16]
 8009de6:	bf0c      	ite	eq
 8009de8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009dec:	2500      	movne	r5, #0
 8009dee:	4293      	cmp	r3, r2
 8009df0:	bfc4      	itt	gt
 8009df2:	1a9b      	subgt	r3, r3, r2
 8009df4:	18ed      	addgt	r5, r5, r3
 8009df6:	2600      	movs	r6, #0
 8009df8:	341a      	adds	r4, #26
 8009dfa:	42b5      	cmp	r5, r6
 8009dfc:	d11a      	bne.n	8009e34 <_printf_common+0xc8>
 8009dfe:	2000      	movs	r0, #0
 8009e00:	e008      	b.n	8009e14 <_printf_common+0xa8>
 8009e02:	2301      	movs	r3, #1
 8009e04:	4652      	mov	r2, sl
 8009e06:	4649      	mov	r1, r9
 8009e08:	4638      	mov	r0, r7
 8009e0a:	47c0      	blx	r8
 8009e0c:	3001      	adds	r0, #1
 8009e0e:	d103      	bne.n	8009e18 <_printf_common+0xac>
 8009e10:	f04f 30ff 	mov.w	r0, #4294967295
 8009e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e18:	3501      	adds	r5, #1
 8009e1a:	e7c6      	b.n	8009daa <_printf_common+0x3e>
 8009e1c:	18e1      	adds	r1, r4, r3
 8009e1e:	1c5a      	adds	r2, r3, #1
 8009e20:	2030      	movs	r0, #48	; 0x30
 8009e22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009e26:	4422      	add	r2, r4
 8009e28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009e2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009e30:	3302      	adds	r3, #2
 8009e32:	e7c7      	b.n	8009dc4 <_printf_common+0x58>
 8009e34:	2301      	movs	r3, #1
 8009e36:	4622      	mov	r2, r4
 8009e38:	4649      	mov	r1, r9
 8009e3a:	4638      	mov	r0, r7
 8009e3c:	47c0      	blx	r8
 8009e3e:	3001      	adds	r0, #1
 8009e40:	d0e6      	beq.n	8009e10 <_printf_common+0xa4>
 8009e42:	3601      	adds	r6, #1
 8009e44:	e7d9      	b.n	8009dfa <_printf_common+0x8e>
	...

08009e48 <_printf_i>:
 8009e48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e4c:	7e0f      	ldrb	r7, [r1, #24]
 8009e4e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009e50:	2f78      	cmp	r7, #120	; 0x78
 8009e52:	4691      	mov	r9, r2
 8009e54:	4680      	mov	r8, r0
 8009e56:	460c      	mov	r4, r1
 8009e58:	469a      	mov	sl, r3
 8009e5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009e5e:	d807      	bhi.n	8009e70 <_printf_i+0x28>
 8009e60:	2f62      	cmp	r7, #98	; 0x62
 8009e62:	d80a      	bhi.n	8009e7a <_printf_i+0x32>
 8009e64:	2f00      	cmp	r7, #0
 8009e66:	f000 80d8 	beq.w	800a01a <_printf_i+0x1d2>
 8009e6a:	2f58      	cmp	r7, #88	; 0x58
 8009e6c:	f000 80a3 	beq.w	8009fb6 <_printf_i+0x16e>
 8009e70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009e78:	e03a      	b.n	8009ef0 <_printf_i+0xa8>
 8009e7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009e7e:	2b15      	cmp	r3, #21
 8009e80:	d8f6      	bhi.n	8009e70 <_printf_i+0x28>
 8009e82:	a101      	add	r1, pc, #4	; (adr r1, 8009e88 <_printf_i+0x40>)
 8009e84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e88:	08009ee1 	.word	0x08009ee1
 8009e8c:	08009ef5 	.word	0x08009ef5
 8009e90:	08009e71 	.word	0x08009e71
 8009e94:	08009e71 	.word	0x08009e71
 8009e98:	08009e71 	.word	0x08009e71
 8009e9c:	08009e71 	.word	0x08009e71
 8009ea0:	08009ef5 	.word	0x08009ef5
 8009ea4:	08009e71 	.word	0x08009e71
 8009ea8:	08009e71 	.word	0x08009e71
 8009eac:	08009e71 	.word	0x08009e71
 8009eb0:	08009e71 	.word	0x08009e71
 8009eb4:	0800a001 	.word	0x0800a001
 8009eb8:	08009f25 	.word	0x08009f25
 8009ebc:	08009fe3 	.word	0x08009fe3
 8009ec0:	08009e71 	.word	0x08009e71
 8009ec4:	08009e71 	.word	0x08009e71
 8009ec8:	0800a023 	.word	0x0800a023
 8009ecc:	08009e71 	.word	0x08009e71
 8009ed0:	08009f25 	.word	0x08009f25
 8009ed4:	08009e71 	.word	0x08009e71
 8009ed8:	08009e71 	.word	0x08009e71
 8009edc:	08009feb 	.word	0x08009feb
 8009ee0:	682b      	ldr	r3, [r5, #0]
 8009ee2:	1d1a      	adds	r2, r3, #4
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	602a      	str	r2, [r5, #0]
 8009ee8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009eec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009ef0:	2301      	movs	r3, #1
 8009ef2:	e0a3      	b.n	800a03c <_printf_i+0x1f4>
 8009ef4:	6820      	ldr	r0, [r4, #0]
 8009ef6:	6829      	ldr	r1, [r5, #0]
 8009ef8:	0606      	lsls	r6, r0, #24
 8009efa:	f101 0304 	add.w	r3, r1, #4
 8009efe:	d50a      	bpl.n	8009f16 <_printf_i+0xce>
 8009f00:	680e      	ldr	r6, [r1, #0]
 8009f02:	602b      	str	r3, [r5, #0]
 8009f04:	2e00      	cmp	r6, #0
 8009f06:	da03      	bge.n	8009f10 <_printf_i+0xc8>
 8009f08:	232d      	movs	r3, #45	; 0x2d
 8009f0a:	4276      	negs	r6, r6
 8009f0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f10:	485e      	ldr	r0, [pc, #376]	; (800a08c <_printf_i+0x244>)
 8009f12:	230a      	movs	r3, #10
 8009f14:	e019      	b.n	8009f4a <_printf_i+0x102>
 8009f16:	680e      	ldr	r6, [r1, #0]
 8009f18:	602b      	str	r3, [r5, #0]
 8009f1a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009f1e:	bf18      	it	ne
 8009f20:	b236      	sxthne	r6, r6
 8009f22:	e7ef      	b.n	8009f04 <_printf_i+0xbc>
 8009f24:	682b      	ldr	r3, [r5, #0]
 8009f26:	6820      	ldr	r0, [r4, #0]
 8009f28:	1d19      	adds	r1, r3, #4
 8009f2a:	6029      	str	r1, [r5, #0]
 8009f2c:	0601      	lsls	r1, r0, #24
 8009f2e:	d501      	bpl.n	8009f34 <_printf_i+0xec>
 8009f30:	681e      	ldr	r6, [r3, #0]
 8009f32:	e002      	b.n	8009f3a <_printf_i+0xf2>
 8009f34:	0646      	lsls	r6, r0, #25
 8009f36:	d5fb      	bpl.n	8009f30 <_printf_i+0xe8>
 8009f38:	881e      	ldrh	r6, [r3, #0]
 8009f3a:	4854      	ldr	r0, [pc, #336]	; (800a08c <_printf_i+0x244>)
 8009f3c:	2f6f      	cmp	r7, #111	; 0x6f
 8009f3e:	bf0c      	ite	eq
 8009f40:	2308      	moveq	r3, #8
 8009f42:	230a      	movne	r3, #10
 8009f44:	2100      	movs	r1, #0
 8009f46:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009f4a:	6865      	ldr	r5, [r4, #4]
 8009f4c:	60a5      	str	r5, [r4, #8]
 8009f4e:	2d00      	cmp	r5, #0
 8009f50:	bfa2      	ittt	ge
 8009f52:	6821      	ldrge	r1, [r4, #0]
 8009f54:	f021 0104 	bicge.w	r1, r1, #4
 8009f58:	6021      	strge	r1, [r4, #0]
 8009f5a:	b90e      	cbnz	r6, 8009f60 <_printf_i+0x118>
 8009f5c:	2d00      	cmp	r5, #0
 8009f5e:	d04d      	beq.n	8009ffc <_printf_i+0x1b4>
 8009f60:	4615      	mov	r5, r2
 8009f62:	fbb6 f1f3 	udiv	r1, r6, r3
 8009f66:	fb03 6711 	mls	r7, r3, r1, r6
 8009f6a:	5dc7      	ldrb	r7, [r0, r7]
 8009f6c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009f70:	4637      	mov	r7, r6
 8009f72:	42bb      	cmp	r3, r7
 8009f74:	460e      	mov	r6, r1
 8009f76:	d9f4      	bls.n	8009f62 <_printf_i+0x11a>
 8009f78:	2b08      	cmp	r3, #8
 8009f7a:	d10b      	bne.n	8009f94 <_printf_i+0x14c>
 8009f7c:	6823      	ldr	r3, [r4, #0]
 8009f7e:	07de      	lsls	r6, r3, #31
 8009f80:	d508      	bpl.n	8009f94 <_printf_i+0x14c>
 8009f82:	6923      	ldr	r3, [r4, #16]
 8009f84:	6861      	ldr	r1, [r4, #4]
 8009f86:	4299      	cmp	r1, r3
 8009f88:	bfde      	ittt	le
 8009f8a:	2330      	movle	r3, #48	; 0x30
 8009f8c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009f90:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009f94:	1b52      	subs	r2, r2, r5
 8009f96:	6122      	str	r2, [r4, #16]
 8009f98:	f8cd a000 	str.w	sl, [sp]
 8009f9c:	464b      	mov	r3, r9
 8009f9e:	aa03      	add	r2, sp, #12
 8009fa0:	4621      	mov	r1, r4
 8009fa2:	4640      	mov	r0, r8
 8009fa4:	f7ff fee2 	bl	8009d6c <_printf_common>
 8009fa8:	3001      	adds	r0, #1
 8009faa:	d14c      	bne.n	800a046 <_printf_i+0x1fe>
 8009fac:	f04f 30ff 	mov.w	r0, #4294967295
 8009fb0:	b004      	add	sp, #16
 8009fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fb6:	4835      	ldr	r0, [pc, #212]	; (800a08c <_printf_i+0x244>)
 8009fb8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009fbc:	6829      	ldr	r1, [r5, #0]
 8009fbe:	6823      	ldr	r3, [r4, #0]
 8009fc0:	f851 6b04 	ldr.w	r6, [r1], #4
 8009fc4:	6029      	str	r1, [r5, #0]
 8009fc6:	061d      	lsls	r5, r3, #24
 8009fc8:	d514      	bpl.n	8009ff4 <_printf_i+0x1ac>
 8009fca:	07df      	lsls	r7, r3, #31
 8009fcc:	bf44      	itt	mi
 8009fce:	f043 0320 	orrmi.w	r3, r3, #32
 8009fd2:	6023      	strmi	r3, [r4, #0]
 8009fd4:	b91e      	cbnz	r6, 8009fde <_printf_i+0x196>
 8009fd6:	6823      	ldr	r3, [r4, #0]
 8009fd8:	f023 0320 	bic.w	r3, r3, #32
 8009fdc:	6023      	str	r3, [r4, #0]
 8009fde:	2310      	movs	r3, #16
 8009fe0:	e7b0      	b.n	8009f44 <_printf_i+0xfc>
 8009fe2:	6823      	ldr	r3, [r4, #0]
 8009fe4:	f043 0320 	orr.w	r3, r3, #32
 8009fe8:	6023      	str	r3, [r4, #0]
 8009fea:	2378      	movs	r3, #120	; 0x78
 8009fec:	4828      	ldr	r0, [pc, #160]	; (800a090 <_printf_i+0x248>)
 8009fee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009ff2:	e7e3      	b.n	8009fbc <_printf_i+0x174>
 8009ff4:	0659      	lsls	r1, r3, #25
 8009ff6:	bf48      	it	mi
 8009ff8:	b2b6      	uxthmi	r6, r6
 8009ffa:	e7e6      	b.n	8009fca <_printf_i+0x182>
 8009ffc:	4615      	mov	r5, r2
 8009ffe:	e7bb      	b.n	8009f78 <_printf_i+0x130>
 800a000:	682b      	ldr	r3, [r5, #0]
 800a002:	6826      	ldr	r6, [r4, #0]
 800a004:	6961      	ldr	r1, [r4, #20]
 800a006:	1d18      	adds	r0, r3, #4
 800a008:	6028      	str	r0, [r5, #0]
 800a00a:	0635      	lsls	r5, r6, #24
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	d501      	bpl.n	800a014 <_printf_i+0x1cc>
 800a010:	6019      	str	r1, [r3, #0]
 800a012:	e002      	b.n	800a01a <_printf_i+0x1d2>
 800a014:	0670      	lsls	r0, r6, #25
 800a016:	d5fb      	bpl.n	800a010 <_printf_i+0x1c8>
 800a018:	8019      	strh	r1, [r3, #0]
 800a01a:	2300      	movs	r3, #0
 800a01c:	6123      	str	r3, [r4, #16]
 800a01e:	4615      	mov	r5, r2
 800a020:	e7ba      	b.n	8009f98 <_printf_i+0x150>
 800a022:	682b      	ldr	r3, [r5, #0]
 800a024:	1d1a      	adds	r2, r3, #4
 800a026:	602a      	str	r2, [r5, #0]
 800a028:	681d      	ldr	r5, [r3, #0]
 800a02a:	6862      	ldr	r2, [r4, #4]
 800a02c:	2100      	movs	r1, #0
 800a02e:	4628      	mov	r0, r5
 800a030:	f7f6 f8de 	bl	80001f0 <memchr>
 800a034:	b108      	cbz	r0, 800a03a <_printf_i+0x1f2>
 800a036:	1b40      	subs	r0, r0, r5
 800a038:	6060      	str	r0, [r4, #4]
 800a03a:	6863      	ldr	r3, [r4, #4]
 800a03c:	6123      	str	r3, [r4, #16]
 800a03e:	2300      	movs	r3, #0
 800a040:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a044:	e7a8      	b.n	8009f98 <_printf_i+0x150>
 800a046:	6923      	ldr	r3, [r4, #16]
 800a048:	462a      	mov	r2, r5
 800a04a:	4649      	mov	r1, r9
 800a04c:	4640      	mov	r0, r8
 800a04e:	47d0      	blx	sl
 800a050:	3001      	adds	r0, #1
 800a052:	d0ab      	beq.n	8009fac <_printf_i+0x164>
 800a054:	6823      	ldr	r3, [r4, #0]
 800a056:	079b      	lsls	r3, r3, #30
 800a058:	d413      	bmi.n	800a082 <_printf_i+0x23a>
 800a05a:	68e0      	ldr	r0, [r4, #12]
 800a05c:	9b03      	ldr	r3, [sp, #12]
 800a05e:	4298      	cmp	r0, r3
 800a060:	bfb8      	it	lt
 800a062:	4618      	movlt	r0, r3
 800a064:	e7a4      	b.n	8009fb0 <_printf_i+0x168>
 800a066:	2301      	movs	r3, #1
 800a068:	4632      	mov	r2, r6
 800a06a:	4649      	mov	r1, r9
 800a06c:	4640      	mov	r0, r8
 800a06e:	47d0      	blx	sl
 800a070:	3001      	adds	r0, #1
 800a072:	d09b      	beq.n	8009fac <_printf_i+0x164>
 800a074:	3501      	adds	r5, #1
 800a076:	68e3      	ldr	r3, [r4, #12]
 800a078:	9903      	ldr	r1, [sp, #12]
 800a07a:	1a5b      	subs	r3, r3, r1
 800a07c:	42ab      	cmp	r3, r5
 800a07e:	dcf2      	bgt.n	800a066 <_printf_i+0x21e>
 800a080:	e7eb      	b.n	800a05a <_printf_i+0x212>
 800a082:	2500      	movs	r5, #0
 800a084:	f104 0619 	add.w	r6, r4, #25
 800a088:	e7f5      	b.n	800a076 <_printf_i+0x22e>
 800a08a:	bf00      	nop
 800a08c:	0800a5f1 	.word	0x0800a5f1
 800a090:	0800a602 	.word	0x0800a602

0800a094 <_sbrk_r>:
 800a094:	b538      	push	{r3, r4, r5, lr}
 800a096:	4d06      	ldr	r5, [pc, #24]	; (800a0b0 <_sbrk_r+0x1c>)
 800a098:	2300      	movs	r3, #0
 800a09a:	4604      	mov	r4, r0
 800a09c:	4608      	mov	r0, r1
 800a09e:	602b      	str	r3, [r5, #0]
 800a0a0:	f7f8 fdae 	bl	8002c00 <_sbrk>
 800a0a4:	1c43      	adds	r3, r0, #1
 800a0a6:	d102      	bne.n	800a0ae <_sbrk_r+0x1a>
 800a0a8:	682b      	ldr	r3, [r5, #0]
 800a0aa:	b103      	cbz	r3, 800a0ae <_sbrk_r+0x1a>
 800a0ac:	6023      	str	r3, [r4, #0]
 800a0ae:	bd38      	pop	{r3, r4, r5, pc}
 800a0b0:	20000b24 	.word	0x20000b24

0800a0b4 <__sread>:
 800a0b4:	b510      	push	{r4, lr}
 800a0b6:	460c      	mov	r4, r1
 800a0b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0bc:	f000 f8f8 	bl	800a2b0 <_read_r>
 800a0c0:	2800      	cmp	r0, #0
 800a0c2:	bfab      	itete	ge
 800a0c4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a0c6:	89a3      	ldrhlt	r3, [r4, #12]
 800a0c8:	181b      	addge	r3, r3, r0
 800a0ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a0ce:	bfac      	ite	ge
 800a0d0:	6563      	strge	r3, [r4, #84]	; 0x54
 800a0d2:	81a3      	strhlt	r3, [r4, #12]
 800a0d4:	bd10      	pop	{r4, pc}

0800a0d6 <__swrite>:
 800a0d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0da:	461f      	mov	r7, r3
 800a0dc:	898b      	ldrh	r3, [r1, #12]
 800a0de:	05db      	lsls	r3, r3, #23
 800a0e0:	4605      	mov	r5, r0
 800a0e2:	460c      	mov	r4, r1
 800a0e4:	4616      	mov	r6, r2
 800a0e6:	d505      	bpl.n	800a0f4 <__swrite+0x1e>
 800a0e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0ec:	2302      	movs	r3, #2
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	f000 f868 	bl	800a1c4 <_lseek_r>
 800a0f4:	89a3      	ldrh	r3, [r4, #12]
 800a0f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a0fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a0fe:	81a3      	strh	r3, [r4, #12]
 800a100:	4632      	mov	r2, r6
 800a102:	463b      	mov	r3, r7
 800a104:	4628      	mov	r0, r5
 800a106:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a10a:	f000 b817 	b.w	800a13c <_write_r>

0800a10e <__sseek>:
 800a10e:	b510      	push	{r4, lr}
 800a110:	460c      	mov	r4, r1
 800a112:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a116:	f000 f855 	bl	800a1c4 <_lseek_r>
 800a11a:	1c43      	adds	r3, r0, #1
 800a11c:	89a3      	ldrh	r3, [r4, #12]
 800a11e:	bf15      	itete	ne
 800a120:	6560      	strne	r0, [r4, #84]	; 0x54
 800a122:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a126:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a12a:	81a3      	strheq	r3, [r4, #12]
 800a12c:	bf18      	it	ne
 800a12e:	81a3      	strhne	r3, [r4, #12]
 800a130:	bd10      	pop	{r4, pc}

0800a132 <__sclose>:
 800a132:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a136:	f000 b813 	b.w	800a160 <_close_r>
	...

0800a13c <_write_r>:
 800a13c:	b538      	push	{r3, r4, r5, lr}
 800a13e:	4d07      	ldr	r5, [pc, #28]	; (800a15c <_write_r+0x20>)
 800a140:	4604      	mov	r4, r0
 800a142:	4608      	mov	r0, r1
 800a144:	4611      	mov	r1, r2
 800a146:	2200      	movs	r2, #0
 800a148:	602a      	str	r2, [r5, #0]
 800a14a:	461a      	mov	r2, r3
 800a14c:	f7f8 fd07 	bl	8002b5e <_write>
 800a150:	1c43      	adds	r3, r0, #1
 800a152:	d102      	bne.n	800a15a <_write_r+0x1e>
 800a154:	682b      	ldr	r3, [r5, #0]
 800a156:	b103      	cbz	r3, 800a15a <_write_r+0x1e>
 800a158:	6023      	str	r3, [r4, #0]
 800a15a:	bd38      	pop	{r3, r4, r5, pc}
 800a15c:	20000b24 	.word	0x20000b24

0800a160 <_close_r>:
 800a160:	b538      	push	{r3, r4, r5, lr}
 800a162:	4d06      	ldr	r5, [pc, #24]	; (800a17c <_close_r+0x1c>)
 800a164:	2300      	movs	r3, #0
 800a166:	4604      	mov	r4, r0
 800a168:	4608      	mov	r0, r1
 800a16a:	602b      	str	r3, [r5, #0]
 800a16c:	f7f8 fd13 	bl	8002b96 <_close>
 800a170:	1c43      	adds	r3, r0, #1
 800a172:	d102      	bne.n	800a17a <_close_r+0x1a>
 800a174:	682b      	ldr	r3, [r5, #0]
 800a176:	b103      	cbz	r3, 800a17a <_close_r+0x1a>
 800a178:	6023      	str	r3, [r4, #0]
 800a17a:	bd38      	pop	{r3, r4, r5, pc}
 800a17c:	20000b24 	.word	0x20000b24

0800a180 <_fstat_r>:
 800a180:	b538      	push	{r3, r4, r5, lr}
 800a182:	4d07      	ldr	r5, [pc, #28]	; (800a1a0 <_fstat_r+0x20>)
 800a184:	2300      	movs	r3, #0
 800a186:	4604      	mov	r4, r0
 800a188:	4608      	mov	r0, r1
 800a18a:	4611      	mov	r1, r2
 800a18c:	602b      	str	r3, [r5, #0]
 800a18e:	f7f8 fd0e 	bl	8002bae <_fstat>
 800a192:	1c43      	adds	r3, r0, #1
 800a194:	d102      	bne.n	800a19c <_fstat_r+0x1c>
 800a196:	682b      	ldr	r3, [r5, #0]
 800a198:	b103      	cbz	r3, 800a19c <_fstat_r+0x1c>
 800a19a:	6023      	str	r3, [r4, #0]
 800a19c:	bd38      	pop	{r3, r4, r5, pc}
 800a19e:	bf00      	nop
 800a1a0:	20000b24 	.word	0x20000b24

0800a1a4 <_isatty_r>:
 800a1a4:	b538      	push	{r3, r4, r5, lr}
 800a1a6:	4d06      	ldr	r5, [pc, #24]	; (800a1c0 <_isatty_r+0x1c>)
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	4604      	mov	r4, r0
 800a1ac:	4608      	mov	r0, r1
 800a1ae:	602b      	str	r3, [r5, #0]
 800a1b0:	f7f8 fd0d 	bl	8002bce <_isatty>
 800a1b4:	1c43      	adds	r3, r0, #1
 800a1b6:	d102      	bne.n	800a1be <_isatty_r+0x1a>
 800a1b8:	682b      	ldr	r3, [r5, #0]
 800a1ba:	b103      	cbz	r3, 800a1be <_isatty_r+0x1a>
 800a1bc:	6023      	str	r3, [r4, #0]
 800a1be:	bd38      	pop	{r3, r4, r5, pc}
 800a1c0:	20000b24 	.word	0x20000b24

0800a1c4 <_lseek_r>:
 800a1c4:	b538      	push	{r3, r4, r5, lr}
 800a1c6:	4d07      	ldr	r5, [pc, #28]	; (800a1e4 <_lseek_r+0x20>)
 800a1c8:	4604      	mov	r4, r0
 800a1ca:	4608      	mov	r0, r1
 800a1cc:	4611      	mov	r1, r2
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	602a      	str	r2, [r5, #0]
 800a1d2:	461a      	mov	r2, r3
 800a1d4:	f7f8 fd06 	bl	8002be4 <_lseek>
 800a1d8:	1c43      	adds	r3, r0, #1
 800a1da:	d102      	bne.n	800a1e2 <_lseek_r+0x1e>
 800a1dc:	682b      	ldr	r3, [r5, #0]
 800a1de:	b103      	cbz	r3, 800a1e2 <_lseek_r+0x1e>
 800a1e0:	6023      	str	r3, [r4, #0]
 800a1e2:	bd38      	pop	{r3, r4, r5, pc}
 800a1e4:	20000b24 	.word	0x20000b24

0800a1e8 <memcpy>:
 800a1e8:	440a      	add	r2, r1
 800a1ea:	4291      	cmp	r1, r2
 800a1ec:	f100 33ff 	add.w	r3, r0, #4294967295
 800a1f0:	d100      	bne.n	800a1f4 <memcpy+0xc>
 800a1f2:	4770      	bx	lr
 800a1f4:	b510      	push	{r4, lr}
 800a1f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a1fe:	4291      	cmp	r1, r2
 800a200:	d1f9      	bne.n	800a1f6 <memcpy+0xe>
 800a202:	bd10      	pop	{r4, pc}

0800a204 <memmove>:
 800a204:	4288      	cmp	r0, r1
 800a206:	b510      	push	{r4, lr}
 800a208:	eb01 0402 	add.w	r4, r1, r2
 800a20c:	d902      	bls.n	800a214 <memmove+0x10>
 800a20e:	4284      	cmp	r4, r0
 800a210:	4623      	mov	r3, r4
 800a212:	d807      	bhi.n	800a224 <memmove+0x20>
 800a214:	1e43      	subs	r3, r0, #1
 800a216:	42a1      	cmp	r1, r4
 800a218:	d008      	beq.n	800a22c <memmove+0x28>
 800a21a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a21e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a222:	e7f8      	b.n	800a216 <memmove+0x12>
 800a224:	4402      	add	r2, r0
 800a226:	4601      	mov	r1, r0
 800a228:	428a      	cmp	r2, r1
 800a22a:	d100      	bne.n	800a22e <memmove+0x2a>
 800a22c:	bd10      	pop	{r4, pc}
 800a22e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a232:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a236:	e7f7      	b.n	800a228 <memmove+0x24>

0800a238 <__malloc_lock>:
 800a238:	4801      	ldr	r0, [pc, #4]	; (800a240 <__malloc_lock+0x8>)
 800a23a:	f7ff b999 	b.w	8009570 <__retarget_lock_acquire_recursive>
 800a23e:	bf00      	nop
 800a240:	20000b18 	.word	0x20000b18

0800a244 <__malloc_unlock>:
 800a244:	4801      	ldr	r0, [pc, #4]	; (800a24c <__malloc_unlock+0x8>)
 800a246:	f7ff b994 	b.w	8009572 <__retarget_lock_release_recursive>
 800a24a:	bf00      	nop
 800a24c:	20000b18 	.word	0x20000b18

0800a250 <_realloc_r>:
 800a250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a254:	4680      	mov	r8, r0
 800a256:	4614      	mov	r4, r2
 800a258:	460e      	mov	r6, r1
 800a25a:	b921      	cbnz	r1, 800a266 <_realloc_r+0x16>
 800a25c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a260:	4611      	mov	r1, r2
 800a262:	f7ff ba59 	b.w	8009718 <_malloc_r>
 800a266:	b92a      	cbnz	r2, 800a274 <_realloc_r+0x24>
 800a268:	f7ff f9ea 	bl	8009640 <_free_r>
 800a26c:	4625      	mov	r5, r4
 800a26e:	4628      	mov	r0, r5
 800a270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a274:	f000 f82e 	bl	800a2d4 <_malloc_usable_size_r>
 800a278:	4284      	cmp	r4, r0
 800a27a:	4607      	mov	r7, r0
 800a27c:	d802      	bhi.n	800a284 <_realloc_r+0x34>
 800a27e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a282:	d812      	bhi.n	800a2aa <_realloc_r+0x5a>
 800a284:	4621      	mov	r1, r4
 800a286:	4640      	mov	r0, r8
 800a288:	f7ff fa46 	bl	8009718 <_malloc_r>
 800a28c:	4605      	mov	r5, r0
 800a28e:	2800      	cmp	r0, #0
 800a290:	d0ed      	beq.n	800a26e <_realloc_r+0x1e>
 800a292:	42bc      	cmp	r4, r7
 800a294:	4622      	mov	r2, r4
 800a296:	4631      	mov	r1, r6
 800a298:	bf28      	it	cs
 800a29a:	463a      	movcs	r2, r7
 800a29c:	f7ff ffa4 	bl	800a1e8 <memcpy>
 800a2a0:	4631      	mov	r1, r6
 800a2a2:	4640      	mov	r0, r8
 800a2a4:	f7ff f9cc 	bl	8009640 <_free_r>
 800a2a8:	e7e1      	b.n	800a26e <_realloc_r+0x1e>
 800a2aa:	4635      	mov	r5, r6
 800a2ac:	e7df      	b.n	800a26e <_realloc_r+0x1e>
	...

0800a2b0 <_read_r>:
 800a2b0:	b538      	push	{r3, r4, r5, lr}
 800a2b2:	4d07      	ldr	r5, [pc, #28]	; (800a2d0 <_read_r+0x20>)
 800a2b4:	4604      	mov	r4, r0
 800a2b6:	4608      	mov	r0, r1
 800a2b8:	4611      	mov	r1, r2
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	602a      	str	r2, [r5, #0]
 800a2be:	461a      	mov	r2, r3
 800a2c0:	f7f8 fc30 	bl	8002b24 <_read>
 800a2c4:	1c43      	adds	r3, r0, #1
 800a2c6:	d102      	bne.n	800a2ce <_read_r+0x1e>
 800a2c8:	682b      	ldr	r3, [r5, #0]
 800a2ca:	b103      	cbz	r3, 800a2ce <_read_r+0x1e>
 800a2cc:	6023      	str	r3, [r4, #0]
 800a2ce:	bd38      	pop	{r3, r4, r5, pc}
 800a2d0:	20000b24 	.word	0x20000b24

0800a2d4 <_malloc_usable_size_r>:
 800a2d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2d8:	1f18      	subs	r0, r3, #4
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	bfbc      	itt	lt
 800a2de:	580b      	ldrlt	r3, [r1, r0]
 800a2e0:	18c0      	addlt	r0, r0, r3
 800a2e2:	4770      	bx	lr

0800a2e4 <_init>:
 800a2e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2e6:	bf00      	nop
 800a2e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2ea:	bc08      	pop	{r3}
 800a2ec:	469e      	mov	lr, r3
 800a2ee:	4770      	bx	lr

0800a2f0 <_fini>:
 800a2f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2f2:	bf00      	nop
 800a2f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2f6:	bc08      	pop	{r3}
 800a2f8:	469e      	mov	lr, r3
 800a2fa:	4770      	bx	lr
