<div id="pf75" class="pf w0 h0" data-page-no="75"><div class="pc pc75 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg75.png"/><div class="t m0 x9a h6 y5f5 ff1 fs3 fc0 sc0 ls0 ws0">Clock name<span class="_ _125"> </span>Description</div><div class="t m0 x89 h7 y8b6 ff2 fs4 fc0 sc0 ls0 ws0">Flash clock<span class="_ _128"> </span>Flash memory clock. On this device it is the same as Bus</div><div class="t m0 xf8 h7 y5f7 ff2 fs4 fc0 sc0 ls0">clock.</div><div class="t m0 x89 h7 y5f8 ff2 fs4 fc0 sc0 ls0 ws0">MCGIRCLK<span class="_ _b2"> </span>MCG output of the slow or fast internal reference clock</div><div class="t m0 x89 h7 y5f9 ff2 fs4 fc0 sc0 ls0 ws0">MCGOUTCLK<span class="_ _102"> </span>MCG output of either IRC, MCGFLLCLK, MCGPLLCLK, or</div><div class="t m0 xf8 h7 y8b7 ff2 fs4 fc0 sc0 ls0 ws0">MCG&apos;s external reference clock that sources the core,</div><div class="t m0 xf8 h7 y8b8 ff2 fs4 fc0 sc0 ls0 ws0">system, bus, and flash clock.</div><div class="t m0 x89 h7 y8b9 ff2 fs4 fc0 sc0 ls0 ws0">MCGFLLCLK<span class="_ _129"> </span>MCG output of the FLL. MCGFLLCLK or MCGPLLCLK may</div><div class="t m0 xf8 h7 y8ba ff2 fs4 fc0 sc0 ls0 ws0">clock some modules. In addition, this clock is used for</div><div class="t m0 xf8 h7 y8bb ff2 fs4 fc0 sc0 ls0 ws0">USBFS, UART0 and TPM modules.</div><div class="t m0 x89 h7 y8bc ff2 fs4 fc0 sc0 ls0 ws0">MCGPLLCLK<span class="_ _12a"> </span>MCG output of the PLL. MCGFLLCLK or MCGPLLCLK may</div><div class="t m0 xf8 h7 y8bd ff2 fs4 fc0 sc0 ls0 ws0">clock some modules. In addition, this clock is used for</div><div class="t m0 xf8 h7 y8be ff2 fs4 fc0 sc0 ls0 ws0">USBFS, UART0 and TPM modules.</div><div class="t m0 x89 h7 y8bf ff2 fs4 fc0 sc0 ls0 ws0">OSCCLK<span class="_ _f6"> </span>System oscillator output of the internal oscillator or sourced</div><div class="t m0 xf8 h7 y8c0 ff2 fs4 fc0 sc0 ls0 ws0">directly from EXTAL. Used as MCG external reference clock.</div><div class="t m0 x89 h7 y8c1 ff2 fs4 fc0 sc0 ls0 ws0">OSCERCLK<span class="_ _f7"> </span>System oscillator output sourced from OSCCLK that may</div><div class="t m0 xf8 h7 y8c2 ff2 fs4 fc0 sc0 ls0 ws0">clock some on-chip modules</div><div class="t m0 x89 h7 y8c3 ff2 fs4 fc0 sc0 ls0 ws0">OSC32KCLK<span class="_ _b3"> </span>System oscillator 32kHz output</div><div class="t m0 x89 h7 y8c4 ff2 fs4 fc0 sc0 ls0 ws0">ERCLK32K<span class="_ _c"> </span>Clock source for some modules that is chosen as</div><div class="t m0 xf8 h7 y8c5 ff2 fs4 fc0 sc0 ls0 ws0">OSC32KCLK or RTC_CLKIN</div><div class="t m0 x89 h7 y8c6 ff2 fs4 fc0 sc0 ls0 ws0">LPO<span class="_ _12b"> </span>PMC 1kHz output</div><div class="t m0 x9 he y8c7 ff1 fs1 fc0 sc0 ls0 ws0">5.4.1<span class="_ _b"> </span>Device clock summary</div><div class="t m0 x9 hf y8c8 ff3 fs5 fc0 sc0 ls0 ws0">The following table provides more information regarding the on-chip clocks.</div><div class="t m0 x26 h9 y8c9 ff1 fs2 fc0 sc0 ls0 ws0">Table 5-1.<span class="_ _1a"> </span>Clock Summary</div><div class="t m0 x95 h10 y8ca ff1 fs4 fc0 sc0 ls0 ws0">Clock name<span class="_ _99"> </span>Run mode</div><div class="t m0 x2b h10 y8cb ff1 fs4 fc0 sc0 ls0 ws0">clock frequency</div><div class="t m0 x1f h10 y8ca ff1 fs4 fc0 sc0 ls0 ws0">VLPR mode</div><div class="t m0 x1f h10 y8cb ff1 fs4 fc0 sc0 ls0 ws0">clock frequency</div><div class="t m0 xf7 h10 y8ca ff1 fs4 fc0 sc0 ls0 ws0">Clock source<span class="_ _c3"> </span>Clock is disabled</div><div class="t m0 x3f h10 y8cc ff1 fs4 fc0 sc0 ls0">whenâ€¦</div><div class="t m0 x60 h7 y8cd ff2 fs4 fc0 sc0 ls0 ws0">MCGOUTCLK<span class="_ _12c"> </span>Up to 100 MHz<span class="_ _19"> </span>Up to 4 MHz<span class="_ _12d"> </span>MCG<span class="_ _35"> </span>In all stop modes</div><div class="t m0 xd5 h7 y8ce ff2 fs4 fc0 sc0 ls0 ws0">except for partial stop</div><div class="t m0 xd5 h7 y8cf ff2 fs4 fc0 sc0 ls0 ws0">modes and during PLL</div><div class="t m0 xd5 h7 y8d0 ff2 fs4 fc0 sc0 ls0 ws0">locking when</div><div class="t m0 xd5 h7 y8d1 ff2 fs4 fc0 sc0 ls0 ws0">MCGOUTCLK derived</div><div class="t m0 xd5 h7 y8d2 ff2 fs4 fc0 sc0 ls0 ws0">from PLL.</div><div class="t m0 x34 h7 y8d3 ff2 fs4 fc0 sc0 ls0 ws0">MCGFLLCLK<span class="_ _5b"> </span>Up to 48 MHz<span class="_ _54"> </span>N/A<span class="_ _1f"> </span>MCG<span class="_ _35"> </span>MCG clock controls do</div><div class="t m0 xd5 h7 y8d4 ff2 fs4 fc0 sc0 ls0 ws0">not enable and in all</div><div class="t m0 xd5 h7 y8d5 ff2 fs4 fc0 sc0 ls0 ws0">stop modes</div><div class="t m0 x34 h7 y8d6 ff2 fs4 fc0 sc0 ls0 ws0">MCGPLLCLK<span class="_ _5c"> </span>Up to 100 MHz<span class="_ _91"> </span>N/A<span class="_ _1f"> </span>MCG<span class="_ _12e"> </span>MCG clock controls do</div><div class="t m0 xd5 h7 y8d7 ff2 fs4 fc0 sc0 ls0 ws0">not enable,</div><div class="t m0 xd5 h7 y8d8 ff2 fs4 fc0 sc0 ls0 ws0">in Stop mode but</div><div class="t m0 xd5 h7 y8d9 ff2 fs4 fc0 sc0 ls0">PLLSTEN=0,</div><div class="t m0 xd5 h7 y8da ff2 fs4 fc0 sc0 ls0 ws0">or in VLPS, LLS and</div><div class="t m0 xd5 h7 y8db ff2 fs4 fc0 sc0 ls0 ws0">VLLSx modes</div><div class="t m0 x1 h7 y8dc ff2 fs4 fc0 sc0 ls0 ws0">Core clock<span class="_ _9d"> </span>Up to 48 MHz<span class="_ _54"> </span>Up to 4 MHz<span class="_ _12d"> </span>MCGOUTCLK clock</div><div class="t m0 xb7 h7 y8dd ff2 fs4 fc0 sc0 ls0">divider</div><div class="t m0 xd5 h7 y8dc ff2 fs4 fc0 sc0 ls0 ws0">In all wait and stop</div><div class="t m0 xd5 h7 y8dd ff2 fs4 fc0 sc0 ls0">modes</div><div class="t m0 x1b h7 y8de ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x76 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 5 Clock Distribution</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>117</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
