{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1552768317291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1552768317294 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TripleBuffer_top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"TripleBuffer_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1552768317324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552768317412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552768317412 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1552768317762 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1552768317772 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552768318139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552768318139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552768318139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552768318139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552768318139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552768318139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552768318139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552768318139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552768318139 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1552768318139 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 1638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552768318143 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 1640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552768318143 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 1642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552768318143 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 1644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552768318143 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1552768318143 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1552768318147 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1552768318335 ""}
{ "Info" "ISTA_SDC_FOUND" "TripleBuffer_top.sdc " "Reading SDC File: 'TripleBuffer_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1552768319497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1552768319502 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1552768319522 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1552768319523 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552768319523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552768319523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000    cam_vsync " " 100.000    cam_vsync" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552768319523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000   clk_in_raw " "  10.000   clk_in_raw" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552768319523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000        mhz25 " "  40.000        mhz25" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552768319523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000         pclk " "  40.000         pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552768319523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      vga_clk " "  40.000      vga_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552768319523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000    vga_vsync " " 100.000    vga_vsync" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552768319523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000         xclk " "  40.000         xclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552768319523 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1552768319523 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in_raw~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_in_raw~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1552768319630 ""}  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 1621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552768319630 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MHz_25:m25\|clk_out  " "Automatically promoted node MHz_25:m25\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1552768319630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ov7670_controller:ovctrl\|sys_clk " "Destination node ov7670_controller:ovctrl\|sys_clk" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/ov7670_controller.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552768319630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MHz_25:m25\|clk_out~0 " "Destination node MHz_25:m25\|clk_out~0" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/clock_dividers.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 1220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552768319630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_clkout~output " "Destination node VGA_clkout~output" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 1567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552768319630 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1552768319630 ""}  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/clock_dividers.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552768319630 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1552768320025 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1552768320026 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1552768320027 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552768320029 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552768320032 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1552768320036 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1552768320036 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1552768320038 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1552768320103 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1552768320104 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1552768320104 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552768320408 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1552768320418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1552768323126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552768323346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1552768323390 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1552768324807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552768324808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1552768325231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X92_Y24 X103_Y36 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36" {  } { { "loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36"} { { 12 { 0 ""} 92 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1552768328676 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1552768328676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1552768329016 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1552768329016 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1552768329016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552768329019 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1552768329170 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552768329186 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552768329516 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552768329517 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552768329850 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552768330771 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "63 Cyclone IV E " "63 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_siod 3.3-V LVCMOS AE21 " "Pin camera_siod uses I/O standard 3.3-V LVCMOS at AE21" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { camera_siod } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_siod" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[0\] 3.3-V LVCMOS AH3 " "Pin sram_x_data_io\[0\] uses I/O standard 3.3-V LVCMOS at AH3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[0\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[1\] 3.3-V LVCMOS AF4 " "Pin sram_x_data_io\[1\] uses I/O standard 3.3-V LVCMOS at AF4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[1\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[2\] 3.3-V LVCMOS AG4 " "Pin sram_x_data_io\[2\] uses I/O standard 3.3-V LVCMOS at AG4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[2\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[3\] 3.3-V LVCMOS AH4 " "Pin sram_x_data_io\[3\] uses I/O standard 3.3-V LVCMOS at AH4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[3\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[4\] 3.3-V LVCMOS AF6 " "Pin sram_x_data_io\[4\] uses I/O standard 3.3-V LVCMOS at AF6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[4\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[5\] 3.3-V LVCMOS AG6 " "Pin sram_x_data_io\[5\] uses I/O standard 3.3-V LVCMOS at AG6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[5\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[6\] 3.3-V LVCMOS AH6 " "Pin sram_x_data_io\[6\] uses I/O standard 3.3-V LVCMOS at AH6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[6\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[7\] 3.3-V LVCMOS AF7 " "Pin sram_x_data_io\[7\] uses I/O standard 3.3-V LVCMOS at AF7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[7\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[8\] 3.3-V LVCMOS AD1 " "Pin sram_x_data_io\[8\] uses I/O standard 3.3-V LVCMOS at AD1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[8\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[9\] 3.3-V LVCMOS AD2 " "Pin sram_x_data_io\[9\] uses I/O standard 3.3-V LVCMOS at AD2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[9\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[10\] 3.3-V LVCMOS AE2 " "Pin sram_x_data_io\[10\] uses I/O standard 3.3-V LVCMOS at AE2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[10\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[11\] 3.3-V LVCMOS AE1 " "Pin sram_x_data_io\[11\] uses I/O standard 3.3-V LVCMOS at AE1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[11\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[12\] 3.3-V LVCMOS AE3 " "Pin sram_x_data_io\[12\] uses I/O standard 3.3-V LVCMOS at AE3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[12\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[13\] 3.3-V LVCMOS AE4 " "Pin sram_x_data_io\[13\] uses I/O standard 3.3-V LVCMOS at AE4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[13\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[14\] 3.3-V LVCMOS AF3 " "Pin sram_x_data_io\[14\] uses I/O standard 3.3-V LVCMOS at AF3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[14\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[15\] 3.3-V LVCMOS AG3 " "Pin sram_x_data_io\[15\] uses I/O standard 3.3-V LVCMOS at AG3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[15\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[0\] 3.3-V LVCMOS T22 " "Pin sram_y_data_io\[0\] uses I/O standard 3.3-V LVCMOS at T22" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[0\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[1\] 3.3-V LVCMOS T21 " "Pin sram_y_data_io\[1\] uses I/O standard 3.3-V LVCMOS at T21" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[1\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[2\] 3.3-V LVCMOS R23 " "Pin sram_y_data_io\[2\] uses I/O standard 3.3-V LVCMOS at R23" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[2\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[3\] 3.3-V LVCMOS R22 " "Pin sram_y_data_io\[3\] uses I/O standard 3.3-V LVCMOS at R22" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[3\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[4\] 3.3-V LVCMOS R21 " "Pin sram_y_data_io\[4\] uses I/O standard 3.3-V LVCMOS at R21" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[4\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[5\] 3.3-V LVCMOS P21 " "Pin sram_y_data_io\[5\] uses I/O standard 3.3-V LVCMOS at P21" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[5\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[6\] 3.3-V LVCMOS P26 " "Pin sram_y_data_io\[6\] uses I/O standard 3.3-V LVCMOS at P26" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[6\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[7\] 3.3-V LVCMOS P25 " "Pin sram_y_data_io\[7\] uses I/O standard 3.3-V LVCMOS at P25" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[7\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[8\] 3.3-V LVCMOS N26 " "Pin sram_y_data_io\[8\] uses I/O standard 3.3-V LVCMOS at N26" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[8\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[9\] 3.3-V LVCMOS N25 " "Pin sram_y_data_io\[9\] uses I/O standard 3.3-V LVCMOS at N25" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[9\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[10\] 3.3-V LVCMOS L22 " "Pin sram_y_data_io\[10\] uses I/O standard 3.3-V LVCMOS at L22" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[10\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[11\] 3.3-V LVCMOS L21 " "Pin sram_y_data_io\[11\] uses I/O standard 3.3-V LVCMOS at L21" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[11\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[12\] 3.3-V LVCMOS U26 " "Pin sram_y_data_io\[12\] uses I/O standard 3.3-V LVCMOS at U26" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[12\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[13\] 3.3-V LVCMOS U25 " "Pin sram_y_data_io\[13\] uses I/O standard 3.3-V LVCMOS at U25" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[13\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[14\] 3.3-V LVCMOS T26 " "Pin sram_y_data_io\[14\] uses I/O standard 3.3-V LVCMOS at T26" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[14\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[15\] 3.3-V LVCMOS T25 " "Pin sram_y_data_io\[15\] uses I/O standard 3.3-V LVCMOS at T25" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[15\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[0\] 3.3-V LVCMOS M26 " "Pin sram_z_data_io\[0\] uses I/O standard 3.3-V LVCMOS at M26" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[0\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[1\] 3.3-V LVCMOS M25 " "Pin sram_z_data_io\[1\] uses I/O standard 3.3-V LVCMOS at M25" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[1\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[2\] 3.3-V LVCMOS L24 " "Pin sram_z_data_io\[2\] uses I/O standard 3.3-V LVCMOS at L24" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[2\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[3\] 3.3-V LVCMOS L23 " "Pin sram_z_data_io\[3\] uses I/O standard 3.3-V LVCMOS at L23" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[3\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[4\] 3.3-V LVCMOS K26 " "Pin sram_z_data_io\[4\] uses I/O standard 3.3-V LVCMOS at K26" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[4\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[5\] 3.3-V LVCMOS K25 " "Pin sram_z_data_io\[5\] uses I/O standard 3.3-V LVCMOS at K25" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[5\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[6\] 3.3-V LVCMOS H26 " "Pin sram_z_data_io\[6\] uses I/O standard 3.3-V LVCMOS at H26" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[6\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[7\] 3.3-V LVCMOS H25 " "Pin sram_z_data_io\[7\] uses I/O standard 3.3-V LVCMOS at H25" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[7\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[8\] 3.3-V LVCMOS G26 " "Pin sram_z_data_io\[8\] uses I/O standard 3.3-V LVCMOS at G26" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[8\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[9\] 3.3-V LVCMOS G25 " "Pin sram_z_data_io\[9\] uses I/O standard 3.3-V LVCMOS at G25" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[9\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[10\] 3.3-V LVCMOS E26 " "Pin sram_z_data_io\[10\] uses I/O standard 3.3-V LVCMOS at E26" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[10\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[11\] 3.3-V LVCMOS F26 " "Pin sram_z_data_io\[11\] uses I/O standard 3.3-V LVCMOS at F26" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[11\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[12\] 3.3-V LVCMOS C27 " "Pin sram_z_data_io\[12\] uses I/O standard 3.3-V LVCMOS at C27" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[12\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[13\] 3.3-V LVCMOS D26 " "Pin sram_z_data_io\[13\] uses I/O standard 3.3-V LVCMOS at D26" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[13\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[14\] 3.3-V LVCMOS F25 " "Pin sram_z_data_io\[14\] uses I/O standard 3.3-V LVCMOS at F25" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[14\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[15\] 3.3-V LVCMOS F24 " "Pin sram_z_data_io\[15\] uses I/O standard 3.3-V LVCMOS at F24" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[15\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "button_reset 2.5 V M23 " "Pin button_reset uses I/O standard 2.5 V at M23" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { button_reset } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button_reset" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_in_raw 2.5 V Y2 " "Pin clk_in_raw uses I/O standard 2.5 V at Y2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk_in_raw } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in_raw" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_vsync 3.3-V LVCMOS AF25 " "Pin camera_vsync uses I/O standard 3.3-V LVCMOS at AF25" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { camera_vsync } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_vsync" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_pclk 3.3-V LVCMOS AC19 " "Pin camera_pclk uses I/O standard 3.3-V LVCMOS at AC19" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { camera_pclk } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_pclk" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "button_resend 2.5 V M21 " "Pin button_resend uses I/O standard 2.5 V at M21" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { button_resend } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button_resend" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_href 3.3-V LVCMOS AC22 " "Pin camera_href uses I/O standard 3.3-V LVCMOS at AC22" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { camera_href } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_href" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[1\] 3.3-V LVCMOS AC15 " "Pin camera_data\[1\] uses I/O standard 3.3-V LVCMOS at AC15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { camera_data[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[1\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[2\] 3.3-V LVCMOS AB21 " "Pin camera_data\[2\] uses I/O standard 3.3-V LVCMOS at AB21" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { camera_data[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[2\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[3\] 3.3-V LVCMOS Y17 " "Pin camera_data\[3\] uses I/O standard 3.3-V LVCMOS at Y17" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { camera_data[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[3\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[4\] 3.3-V LVCMOS AC21 " "Pin camera_data\[4\] uses I/O standard 3.3-V LVCMOS at AC21" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { camera_data[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[4\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[7\] 3.3-V LVCMOS AE16 " "Pin camera_data\[7\] uses I/O standard 3.3-V LVCMOS at AE16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { camera_data[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[7\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[0\] 3.3-V LVCMOS AB22 " "Pin camera_data\[0\] uses I/O standard 3.3-V LVCMOS at AB22" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { camera_data[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[0\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[5\] 3.3-V LVCMOS Y16 " "Pin camera_data\[5\] uses I/O standard 3.3-V LVCMOS at Y16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { camera_data[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[5\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[6\] 3.3-V LVCMOS AD21 " "Pin camera_data\[6\] uses I/O standard 3.3-V LVCMOS at AD21" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { camera_data[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[6\]" } } } } { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552768331456 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1552768331456 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/output_files/TripleBuffer_top.fit.smsg " "Generated suppressed messages file C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/output_files/TripleBuffer_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1552768331568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5767 " "Peak virtual memory: 5767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552768332003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 15:32:12 2019 " "Processing ended: Sat Mar 16 15:32:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552768332003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552768332003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552768332003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1552768332003 ""}
