/*
 * Copyright (c) 2024 Your Name
 * SPDX-License-Identifier: Apache-2.0
 */

`default_nettype none

module tt_um_full_adder (
    input  wire [7:0] ui_in,    // Dedicated inputs
    output wire [7:0] uo_out,   // Dedicated outputs
    input  wire [7:0] uio_in,   // IOs: Input path
    output wire [7:0] uio_out,  // IOs: Output path
    output wire [7:0] uio_oe,   // IOs: Enable path (active high: 0=input, 1=output)
    input  wire       ena,      // always 1 when the design is powered, so you can ignore it
    input  wire       clk,      // clock
    input  wire       rst_n     // reset_n - low to reset
);
    wire a =ui_in[0];
    wire b =ui_in[1];
    wire cin =ui_in[2];
    wire sum;
    wire cout;
    
    assign{cout,sum} = a*b*cin;

    assign uo_out[0]=sum;
    assign uo_out[1]=cout;

    
  // All output pins must be assigned. If not used, assign to 0.
    assign uo_out[7:2]  = 6'b000000;  // Example: ou_out is the sum of ui_in and uio_in
  assign uio_out = 8'b00000000;
  assign uio_oe  = 8'b00000000;

  // List all unused inputs to prevent warnings
  wire _unused = &{ena, clk, rst_n, 1'b0};

endmodule
