

================================================================
== Vitis HLS Report for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'
================================================================
* Date:           Sun Nov  3 13:42:56 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.965 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5002|     5002|  50.020 us|  50.020 us|  5002|  5002|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1_VITIS_LOOP_77_2  |     5000|     5000|         2|          1|          1|  5000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    172|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|      30|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      30|    262|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_2_fu_116_p2              |         +|   0|  0|  14|          13|           1|
    |add_ln76_fu_128_p2                |         +|   0|  0|  13|           4|           1|
    |add_ln77_fu_194_p2                |         +|   0|  0|  14|           9|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln76_fu_110_p2               |      icmp|   0|  0|  14|          13|          13|
    |icmp_ln77_fu_134_p2               |      icmp|   0|  0|  14|           9|           5|
    |icmp_ln79_fu_176_p2               |      icmp|   0|  0|  39|          32|          32|
    |ult_fu_160_p2                     |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln79_fu_188_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln76_2_fu_148_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln76_fu_140_p3             |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |rev_fu_166_p2                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln79_fu_182_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 172|         120|          99|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_16_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load               |   9|          2|    9|         18|
    |connect_7_blk_n                       |   9|          2|    1|          2|
    |connect_8_blk_n                       |   9|          2|    1|          2|
    |i_16_fu_58                            |   9|          2|    4|          8|
    |indvar_flatten_fu_62                  |   9|          2|   13|         26|
    |j_fu_54                               |   9|          2|    9|         18|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|   56|        112|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_16_fu_58               |   4|   0|    4|          0|
    |indvar_flatten_fu_62     |  13|   0|   13|          0|
    |j_fu_54                  |   9|   0|    9|          0|
    |or_ln79_reg_239          |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  30|   0|   30|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2|  return value|
|connect_7_dout            |   in|   32|     ap_fifo|                                                   connect_7|       pointer|
|connect_7_num_data_valid  |   in|    7|     ap_fifo|                                                   connect_7|       pointer|
|connect_7_fifo_cap        |   in|    7|     ap_fifo|                                                   connect_7|       pointer|
|connect_7_empty_n         |   in|    1|     ap_fifo|                                                   connect_7|       pointer|
|connect_7_read            |  out|    1|     ap_fifo|                                                   connect_7|       pointer|
|connect_8_din             |  out|   32|     ap_fifo|                                                   connect_8|       pointer|
|connect_8_num_data_valid  |   in|    7|     ap_fifo|                                                   connect_8|       pointer|
|connect_8_fifo_cap        |   in|    7|     ap_fifo|                                                   connect_8|       pointer|
|connect_8_full_n          |   in|    1|     ap_fifo|                                                   connect_8|       pointer|
|connect_8_write           |  out|    1|     ap_fifo|                                                   connect_8|       pointer|
|valIn_a_53                |   in|   32|     ap_none|                                                  valIn_a_53|        scalar|
|mul_ln73_2                |   in|   32|     ap_none|                                                  mul_ln73_2|        scalar|
+--------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

