
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003687                       # Number of seconds simulated
sim_ticks                                  3686826687                       # Number of ticks simulated
final_tick                               530653189872                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 354247                       # Simulator instruction rate (inst/s)
host_op_rate                                   447836                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 323379                       # Simulator tick rate (ticks/s)
host_mem_usage                               16949284                       # Number of bytes of host memory used
host_seconds                                 11400.93                       # Real time elapsed on the host
sim_insts                                  4038740051                       # Number of instructions simulated
sim_ops                                    5105750944                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       182016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        25472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        25984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        46208                       # Number of bytes read from this memory
system.physmem.bytes_read::total               286976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       174720                       # Number of bytes written to this memory
system.physmem.bytes_written::total            174720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1422                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          199                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          203                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          361                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2242                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1365                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1365                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       486055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     49369286                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       520773                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6908923                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       520773                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7047795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       451337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12533272                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                77838213                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       486055                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       520773                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       520773                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       451337                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1978938                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47390348                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47390348                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47390348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       486055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     49369286                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       520773                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6908923                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       520773                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7047795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       451337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12533272                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              125228561                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8841312                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3124914                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2540488                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214671                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1302349                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1214411                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328550                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9220                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3132850                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17312279                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3124914                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1542961                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3805035                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1149091                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        739453                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1533463                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91543                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8607094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.484797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4802059     55.79%     55.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          335223      3.89%     59.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269294      3.13%     62.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          654422      7.60%     70.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176690      2.05%     72.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          229069      2.66%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166048      1.93%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92901      1.08%     78.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1881388     21.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8607094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.353445                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.958112                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3277971                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       720926                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3658099                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24881                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        925215                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       532944                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4594                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20686728                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10029                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        925215                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3518829                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         156523                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       211866                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3436427                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       358232                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19950249                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2749                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148565                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111465                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          237                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27934104                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93114612                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93114612                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10864794                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4119                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2327                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           984792                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1862406                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       946672                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15315                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       368961                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18860465                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3962                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14953117                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        31075                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6550811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20038327                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          658                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8607094                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.737301                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.880699                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3056689     35.51%     35.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1816702     21.11%     56.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1228352     14.27%     70.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       885634     10.29%     81.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       753182      8.75%     89.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       395268      4.59%     94.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       336508      3.91%     98.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63379      0.74%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71380      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8607094                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          88067     71.63%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17609     14.32%     85.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17272     14.05%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12461124     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212615      1.42%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1486318      9.94%     94.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       791407      5.29%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14953117                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.691278                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             122949                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008222                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38667348                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25415310                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14569535                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15076066                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56584                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       739048                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          281                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       244057                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        925215                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          77762                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8478                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18864427                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        41308                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1862406                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       946672                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2310                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7606                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127249                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121398                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248647                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14714170                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393007                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       238943                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2164878                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2075717                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            771871                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.664252                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14579311                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14569535                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9489065                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26798345                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.647893                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354091                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6583882                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214748                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7681879                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.598664                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.128611                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3054471     39.76%     39.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2097775     27.31%     67.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       852722     11.10%     78.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       480148      6.25%     84.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       393396      5.12%     89.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       160919      2.09%     91.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       192770      2.51%     94.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95146      1.24%     95.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       354532      4.62%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7681879                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       354532                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26191969                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38655084                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4080                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 234218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.884131                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.884131                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.131054                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.131054                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66185985                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20144560                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19089911                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8841312                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3276108                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2673256                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       219212                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1381768                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1276543                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          352023                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9759                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3273623                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18008208                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3276108                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1628566                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3995901                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1166215                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        530875                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1613786                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       103594                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8744707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.551870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4748806     54.30%     54.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          264931      3.03%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          491782      5.62%     62.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          491000      5.61%     68.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          304586      3.48%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          242010      2.77%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152490      1.74%     76.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          142286      1.63%     78.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1906816     21.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8744707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370545                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.036825                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3413872                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       524976                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3838356                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23416                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        944083                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       551936                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21598302                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1344                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        944083                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3661247                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         102328                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        83623                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3609598                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       343824                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20827940                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141770                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       105968                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29245940                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     97168816                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     97168816                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18043093                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11202847                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3709                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1778                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           961864                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1929049                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       984196                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12550                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       353378                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19625484                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15618752                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30954                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6660281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20370908                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8744707                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786081                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897576                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2980318     34.08%     34.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1900706     21.74%     55.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1266257     14.48%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       824741      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       867486      9.92%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       420764      4.81%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       331078      3.79%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        75779      0.87%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77578      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8744707                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          97437     72.53%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18523     13.79%     86.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18375     13.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     13062049     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209537      1.34%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1777      0.01%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1514201      9.69%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       831188      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15618752                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766565                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             134335                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008601                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     40147500                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     26289357                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15259944                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15753087                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        48411                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       752488                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          204                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238841                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        944083                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52552                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9184                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19629040                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44827                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1929049                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       984196                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1778                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7222                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       136256                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122354                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       258610                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15411518                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1445123                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       207234                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2257304                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2184229                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            812181                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.743126                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15264764                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15259944                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9727127                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27901987                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.725982                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348618                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10509061                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12940278                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6688816                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3556                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       221654                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7800624                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658877                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149416                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2943595     37.74%     37.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2191913     28.10%     65.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       910680     11.67%     77.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       455360      5.84%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       452729      5.80%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       184035      2.36%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184832      2.37%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        98998      1.27%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       378482      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7800624                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10509061                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12940278                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1921916                       # Number of memory references committed
system.switch_cpus1.commit.loads              1176561                       # Number of loads committed
system.switch_cpus1.commit.membars               1778                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1867934                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11658209                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       266974                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       378482                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27051236                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           40202880                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  96605                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10509061                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12940278                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10509061                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841304                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841304                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188631                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188631                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        69237094                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       21195506                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19847373                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3556                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8841312                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3330034                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2719461                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       223134                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1415156                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1310332                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          344623                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9917                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3447711                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18088601                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3330034                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1654955                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3922688                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1162297                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        504119                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1679454                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        87669                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8811875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.538618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.338735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4889187     55.48%     55.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          322694      3.66%     59.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          482078      5.47%     64.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          332592      3.77%     68.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          235017      2.67%     71.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          228659      2.59%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          138705      1.57%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          293781      3.33%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1889162     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8811875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376645                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.045918                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3544381                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       529083                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3746597                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        54684                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        937129                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       558515                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21671649                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        937129                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3745415                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          52202                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       190437                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3596277                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       290411                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      21020353                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        120865                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        99160                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29483109                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     97852557                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     97852557                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18119282                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11363764                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3782                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1806                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           865195                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1931255                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       983667                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11783                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       357439                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19581391                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3606                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15625533                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31063                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6545040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20059420                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8811875                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.773236                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.912584                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3148882     35.73%     35.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1741893     19.77%     55.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1308662     14.85%     70.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       850337      9.65%     80.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       838923      9.52%     89.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       411336      4.67%     94.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       362397      4.11%     98.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        67009      0.76%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        82436      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8811875                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          85085     71.44%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16907     14.20%     85.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17110     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13072721     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       197284      1.26%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1800      0.01%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1537264      9.84%     94.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       816464      5.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15625533                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.767332                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             119102                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007622                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     40213104                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26130078                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15193161                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15744635                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        49486                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       753768                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          686                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       234775                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        937129                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27114                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5320                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19585001                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        75820                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1931255                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       983667                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1806                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4518                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       135446                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121637                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       257083                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15338455                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1434966                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       287076                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2233192                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2179360                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            798226                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734862                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15199900                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15193161                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9847641                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27987176                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.718428                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351863                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10535318                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12986354                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6598646                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3600                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       224741                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7874746                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.649114                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173584                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3015231     38.29%     38.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2252640     28.61%     66.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       850143     10.80%     77.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       476055      6.05%     83.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       406678      5.16%     88.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       181813      2.31%     91.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       175098      2.22%     93.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       117806      1.50%     94.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       399282      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7874746                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10535318                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12986354                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1926376                       # Number of memory references committed
system.switch_cpus2.commit.loads              1177484                       # Number of loads committed
system.switch_cpus2.commit.membars               1800                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1884144                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11691095                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       268593                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       399282                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27060464                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           40107788                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  29437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10535318                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12986354                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10535318                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.839207                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.839207                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.191601                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.191601                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68889780                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21139501                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19907438                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3600                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8841312                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3229424                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2629623                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       217206                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1375117                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1268477                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          331701                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9717                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3569021                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17658868                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3229424                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1600178                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3707965                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1114489                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        531365                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1744594                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87583                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8701930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.499938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.303492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4993965     57.39%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          200489      2.30%     59.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          259388      2.98%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          391844      4.50%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          379785      4.36%     71.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          290231      3.34%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          171454      1.97%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          257720      2.96%     79.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1757054     20.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8701930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365265                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.997313                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3687077                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       520317                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3572696                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        28501                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        893337                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       545194                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21124527                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1180                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        893337                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3884286                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         107490                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       127643                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3399499                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       289668                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20501147                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           83                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        125282                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        91051                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28571376                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     95480555                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     95480555                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17700294                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10871046                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4283                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2409                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           826335                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1901888                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1004657                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19563                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       348987                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19049211                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4081                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15315587                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29498                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6232527                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18972340                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          625                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8701930                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.760022                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896126                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3008885     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1917549     22.04%     56.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1243969     14.30%     70.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       842967      9.69%     80.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       788533      9.06%     89.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       420196      4.83%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       309724      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        93113      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        76994      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8701930                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          75267     69.31%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15434     14.21%     83.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17897     16.48%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12743658     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       216325      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1728      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1513722      9.88%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       840154      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15315587                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.732275                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             108598                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007091                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39471198                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25285920                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14884541                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15424185                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        51771                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       733219                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          194                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          106                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       255397                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          108                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        893337                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          62690                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10664                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19053297                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       130445                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1901888                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1004657                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2353                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          8089                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          106                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       131780                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       123181                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       254961                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15021550                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1424824                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       294035                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2246677                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2102728                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            821853                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.699018                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14888770                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14884541                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9559853                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26840152                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.683522                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356177                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10367715                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12742740                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6310577                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       220564                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7808593                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.631887                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.151397                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2997678     38.39%     38.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2251559     28.83%     67.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       828113     10.61%     77.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       473688      6.07%     83.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       395800      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       198222      2.54%     91.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       192706      2.47%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        83271      1.07%     95.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       387556      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7808593                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10367715                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12742740                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1917924                       # Number of memory references committed
system.switch_cpus3.commit.loads              1168664                       # Number of loads committed
system.switch_cpus3.commit.membars               1728                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1827504                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11486017                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       260022                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       387556                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26474354                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39000459                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 139382                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10367715                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12742740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10367715                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.852773                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.852773                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.172644                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.172644                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67603530                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20557880                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19508790                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3456                       # number of misc regfile writes
system.l20.replacements                          1436                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          834936                       # Total number of references to valid blocks.
system.l20.sampled_refs                         34204                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.410478                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         8174.158295                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.960020                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   726.172267                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                   81                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         23772.709418                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.249456                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000426                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.022161                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002472                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.725486                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         5871                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   5871                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2333                       # number of Writeback hits
system.l20.Writeback_hits::total                 2333                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         5871                       # number of demand (read+write) hits
system.l20.demand_hits::total                    5871                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         5871                       # number of overall hits
system.l20.overall_hits::total                   5871                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1422                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1436                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1422                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1436                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1422                       # number of overall misses
system.l20.overall_misses::total                 1436                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2184502                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    234310136                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      236494638                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2184502                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    234310136                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       236494638                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2184502                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    234310136                       # number of overall miss cycles
system.l20.overall_miss_latency::total      236494638                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7293                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7307                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2333                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2333                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7293                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7307                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7293                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7307                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.194981                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.196524                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.194981                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.196524                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.194981                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.196524                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 156035.857143                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 164775.060478                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 164689.859331                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 156035.857143                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 164775.060478                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 164689.859331                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 156035.857143                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 164775.060478                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 164689.859331                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 653                       # number of writebacks
system.l20.writebacks::total                      653                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1422                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1436                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1422                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1436                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1422                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1436                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2025669                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    218128634                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    220154303                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2025669                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    218128634                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    220154303                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2025669                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    218128634                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    220154303                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.194981                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.196524                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.194981                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.196524                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.194981                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.196524                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 144690.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 153395.663854                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 153310.795961                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 144690.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 153395.663854                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 153310.795961                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 144690.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 153395.663854                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 153310.795961                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           214                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          423548                       # Total number of references to valid blocks.
system.l21.sampled_refs                         32982                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.841792                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         7636.614341                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.970980                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    93.490381                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           120.034042                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         24902.890257                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.233051                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000457                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.002853                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.003663                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.759976                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3856                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3856                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1173                       # number of Writeback hits
system.l21.Writeback_hits::total                 1173                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3856                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3856                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3856                       # number of overall hits
system.l21.overall_hits::total                   3856                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          199                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  214                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          199                       # number of demand (read+write) misses
system.l21.demand_misses::total                   214                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          199                       # number of overall misses
system.l21.overall_misses::total                  214                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2233639                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     28987426                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       31221065                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2233639                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     28987426                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        31221065                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2233639                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     28987426                       # number of overall miss cycles
system.l21.overall_miss_latency::total       31221065                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4055                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4070                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1173                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1173                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4055                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4070                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4055                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4070                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.049075                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.052580                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.049075                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.052580                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.049075                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.052580                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 148909.266667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 145665.457286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 145892.827103                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 148909.266667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 145665.457286                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 145892.827103                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 148909.266667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 145665.457286                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 145892.827103                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 206                       # number of writebacks
system.l21.writebacks::total                      206                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          199                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             214                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          199                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              214                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          199                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             214                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2056939                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     26644129                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     28701068                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2056939                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     26644129                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     28701068                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2056939                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     26644129                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     28701068                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.049075                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.052580                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.049075                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.052580                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.049075                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.052580                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 137129.266667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 133890.095477                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 134117.140187                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 137129.266667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 133890.095477                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 134117.140187                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 137129.266667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 133890.095477                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 134117.140187                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           218                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          355482                       # Total number of references to valid blocks.
system.l22.sampled_refs                         32986                       # Sample count of references to valid blocks.
system.l22.avg_refs                         10.776754                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks        10247.747111                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.968011                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   101.972656                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           165.921621                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         22237.390601                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.312736                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000457                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.003112                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.005064                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.678631                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3350                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3351                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1127                       # number of Writeback hits
system.l22.Writeback_hits::total                 1127                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3350                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3351                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3350                       # number of overall hits
system.l22.overall_hits::total                   3351                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          203                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  218                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          203                       # number of demand (read+write) misses
system.l22.demand_misses::total                   218                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          203                       # number of overall misses
system.l22.overall_misses::total                  218                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2743954                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     29996713                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       32740667                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2743954                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     29996713                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        32740667                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2743954                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     29996713                       # number of overall miss cycles
system.l22.overall_miss_latency::total       32740667                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3553                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3569                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1127                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1127                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3553                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3569                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3553                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3569                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.057135                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.061082                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.057135                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.061082                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.057135                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.061082                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 182930.266667                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 147767.059113                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 150186.545872                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 182930.266667                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 147767.059113                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 150186.545872                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 182930.266667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 147767.059113                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 150186.545872                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 201                       # number of writebacks
system.l22.writebacks::total                      201                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          203                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             218                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          203                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              218                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          203                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             218                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2573061                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     27684052                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     30257113                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2573061                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     27684052                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     30257113                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2573061                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     27684052                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     30257113                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.057135                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.061082                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.057135                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.061082                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.057135                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.061082                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 171537.400000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 136374.640394                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 138794.096330                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 171537.400000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 136374.640394                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 138794.096330                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 171537.400000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 136374.640394                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 138794.096330                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           374                       # number of replacements
system.l23.tagsinuse                     32767.894688                       # Cycle average of tags in use
system.l23.total_refs                          673072                       # Total number of references to valid blocks.
system.l23.sampled_refs                         33142                       # Sample count of references to valid blocks.
system.l23.avg_refs                         20.308732                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        13467.468907                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.966285                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   178.540604                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst                    7                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         19101.918892                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.410995                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000396                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.005449                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000214                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.582944                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         5204                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   5204                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2936                       # number of Writeback hits
system.l23.Writeback_hits::total                 2936                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         5204                       # number of demand (read+write) hits
system.l23.demand_hits::total                    5204                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         5204                       # number of overall hits
system.l23.overall_hits::total                   5204                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          359                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  372                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          361                       # number of demand (read+write) misses
system.l23.demand_misses::total                   374                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          361                       # number of overall misses
system.l23.overall_misses::total                  374                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2095345                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     51433210                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       53528555                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       293222                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       293222                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2095345                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     51726432                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        53821777                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2095345                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     51726432                       # number of overall miss cycles
system.l23.overall_miss_latency::total       53821777                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5563                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5576                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2936                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2936                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5565                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5578                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5565                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5578                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.064534                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.066714                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.064870                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.067049                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.064870                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.067049                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 161180.384615                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 143267.994429                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 143893.965054                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       146611                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       146611                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 161180.384615                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 143286.515235                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 143908.494652                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 161180.384615                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 143286.515235                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 143908.494652                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 305                       # number of writebacks
system.l23.writebacks::total                      305                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          359                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             372                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          361                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              374                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          361                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             374                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1947663                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     47321275                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     49268938                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       270562                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       270562                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1947663                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     47591837                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     49539500                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1947663                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     47591837                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     49539500                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.064534                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.066714                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.064870                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.067049                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.064870                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.067049                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 149820.230769                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 131814.136490                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 132443.381720                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       135281                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       135281                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 149820.230769                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 131833.343490                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 132458.556150                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 149820.230769                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 131833.343490                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 132458.556150                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.959977                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001541062                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015173.162978                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.959977                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022372                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796410                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1533445                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1533445                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1533445                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1533445                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1533445                       # number of overall hits
system.cpu0.icache.overall_hits::total        1533445                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2690587                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2690587                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2690587                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2690587                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2690587                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2690587                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1533463                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1533463                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1533463                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1533463                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1533463                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1533463                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 149477.055556                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 149477.055556                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 149477.055556                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 149477.055556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 149477.055556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 149477.055556                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2198502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2198502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2198502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2198502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2198502                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2198502                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157035.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157035.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157035.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157035.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157035.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157035.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7293                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164720960                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7549                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21820.235793                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.427006                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.572994                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872762                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127238                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1057273                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1057273                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2241                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2241                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1756583                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1756583                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1756583                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1756583                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16300                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16300                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16300                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16300                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16300                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16300                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    928748958                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    928748958                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    928748958                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    928748958                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    928748958                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    928748958                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1073573                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1073573                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1772883                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1772883                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1772883                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1772883                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015183                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015183                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009194                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009194                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009194                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009194                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56978.463681                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56978.463681                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56978.463681                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56978.463681                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56978.463681                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56978.463681                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2333                       # number of writebacks
system.cpu0.dcache.writebacks::total             2333                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         9007                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9007                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         9007                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9007                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         9007                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9007                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7293                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7293                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7293                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7293                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7293                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7293                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    282281623                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    282281623                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    282281623                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    282281623                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    282281623                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    282281623                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006793                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006793                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004114                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004114                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004114                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004114                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38705.830660                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38705.830660                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 38705.830660                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38705.830660                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 38705.830660                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38705.830660                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.970932                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999514077                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154125.165948                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.970932                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023992                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743543                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1613768                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1613768                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1613768                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1613768                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1613768                       # number of overall hits
system.cpu1.icache.overall_hits::total        1613768                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3086094                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3086094                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3086094                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3086094                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3086094                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3086094                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1613786                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1613786                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1613786                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1613786                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1613786                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1613786                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 171449.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 171449.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 171449.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 171449.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 171449.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 171449.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2248639                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2248639                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2248639                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2248639                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2248639                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2248639                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 149909.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 149909.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 149909.266667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 149909.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 149909.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 149909.266667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4055                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153177349                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4311                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35531.744143                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.935135                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.064865                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.863028                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.136972                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1104235                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1104235                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       741860                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        741860                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1778                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1778                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1778                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1778                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1846095                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1846095                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1846095                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1846095                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10475                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10475                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10475                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10475                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10475                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10475                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    359390488                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    359390488                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    359390488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    359390488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    359390488                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    359390488                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1114710                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1114710                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       741860                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       741860                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1778                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1778                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1856570                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1856570                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1856570                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1856570                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009397                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009397                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005642                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005642                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005642                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005642                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34309.354463                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34309.354463                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34309.354463                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34309.354463                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34309.354463                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34309.354463                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1173                       # number of writebacks
system.cpu1.dcache.writebacks::total             1173                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6420                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6420                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6420                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6420                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6420                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6420                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4055                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4055                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4055                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4055                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4055                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4055                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     54915380                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     54915380                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     54915380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     54915380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     54915380                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     54915380                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003638                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003638                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002184                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002184                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002184                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002184                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13542.633785                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13542.633785                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13542.633785                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13542.633785                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13542.633785                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13542.633785                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.967293                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1002975721                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2170943.119048                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.967293                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025589                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740332                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1679435                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1679435                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1679435                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1679435                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1679435                       # number of overall hits
system.cpu2.icache.overall_hits::total        1679435                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2971855                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2971855                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2971855                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2971855                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2971855                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2971855                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1679454                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1679454                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1679454                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1679454                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1679454                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1679454                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 156413.421053                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 156413.421053                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 156413.421053                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 156413.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 156413.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 156413.421053                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2777156                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2777156                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2777156                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2777156                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2777156                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2777156                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 173572.250000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 173572.250000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 173572.250000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 173572.250000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 173572.250000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 173572.250000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3553                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148210131                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3809                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              38910.509583                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   215.719222                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    40.280778                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.842653                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.157347                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1091713                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1091713                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       745292                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        745292                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1803                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1803                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1800                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1800                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1837005                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1837005                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1837005                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1837005                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7152                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7152                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7152                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7152                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7152                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7152                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    205135852                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    205135852                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    205135852                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    205135852                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    205135852                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    205135852                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1098865                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1098865                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       745292                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       745292                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1800                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1800                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1844157                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1844157                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1844157                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1844157                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006509                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006509                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003878                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003878                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003878                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003878                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28682.305928                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28682.305928                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28682.305928                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28682.305928                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28682.305928                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28682.305928                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1127                       # number of writebacks
system.cpu2.dcache.writebacks::total             1127                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3599                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3599                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3599                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3599                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3599                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3599                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3553                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3553                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3553                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3553                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3553                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3553                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     57162821                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     57162821                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     57162821                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     57162821                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     57162821                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     57162821                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003233                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003233                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001927                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001927                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001927                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001927                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16088.607093                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16088.607093                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16088.607093                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16088.607093                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16088.607093                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16088.607093                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.966245                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999898853                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2015925.106855                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.966245                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020779                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1744577                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1744577                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1744577                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1744577                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1744577                       # number of overall hits
system.cpu3.icache.overall_hits::total        1744577                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2686721                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2686721                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2686721                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2686721                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2686721                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2686721                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1744594                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1744594                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1744594                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1744594                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1744594                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1744594                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 158042.411765                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 158042.411765                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 158042.411765                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 158042.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 158042.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 158042.411765                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2108591                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2108591                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2108591                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2108591                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2108591                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2108591                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 162199.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 162199.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 162199.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 162199.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 162199.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 162199.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5565                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157519976                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5821                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27060.638378                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.184816                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.815184                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883534                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116466                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1084628                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1084628                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       745200                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        745200                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1818                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1818                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1728                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1728                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1829828                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1829828                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1829828                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1829828                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13936                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13936                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          490                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          490                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14426                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14426                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14426                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14426                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    430557652                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    430557652                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     73668063                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     73668063                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    504225715                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    504225715                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    504225715                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    504225715                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1098564                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1098564                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       745690                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       745690                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1844254                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1844254                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1844254                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1844254                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012686                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012686                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000657                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000657                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007822                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007822                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007822                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007822                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 30895.353904                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30895.353904                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 150342.985714                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 150342.985714                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 34952.565853                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34952.565853                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 34952.565853                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 34952.565853                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       512514                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       170838                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2936                       # number of writebacks
system.cpu3.dcache.writebacks::total             2936                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8373                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8373                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          488                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          488                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8861                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8861                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8861                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8861                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5563                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5563                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5565                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5565                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5565                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5565                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     94519961                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     94519961                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       295222                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       295222                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     94815183                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     94815183                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     94815183                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     94815183                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005064                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005064                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003017                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003017                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003017                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003017                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16990.825274                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16990.825274                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       147611                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       147611                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17037.768733                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17037.768733                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17037.768733                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17037.768733                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
