{
    "instruction": "[INST] Analyze this file to learn MacBook motherboard repair. The 'definitions' section explains key technical terms. The 'threads' section contains real-world repair discussions. Use both sections to understand and learn how to troubleshoot MacBook issues. Posts from username 'larossmann' , 'dukefawks' , and '2informaticos' are posts from trusted experts.[/INST]",
    "definitions": {
        "820-3437": "What is 820-3437? a LOGIC BOARD PART NUMBER.",
        "DP_INT_HPD": "What is DP_INT_HPD? a SIGNAL.",
        "DP_INT_HPD_CONN": "What is DP_INT_HPD_CONN? a SIGNAL.",
        "PPBUS_G3H": "What is PPBUS_G3H? Main system power rail that charges the battery, or is power from the battery, that everything else is powered from. .",
        "PP3V3_S5": "What is PP3V3_S5? PP3V3_S5 is a 3.3v power rail when the system is in an S5 soft off power state.",
        "PM_SLP_S4_L": "What is PM_SLP_S4_L? PM_SLP_S4_L is a signal that puts the system into an S4 suspend to disk sleep state when it is low(_L means signal is asserted when voltage is low).",
        "PP3V42_G3H": "What is PP3V42_G3H? PP3V42_G3H is a power rail present when the machine is in a G3H global system hardware off state and is the first rail that should be generated in Macbooks that use it. .",
        "PP5V_S5": "What is PP5V_S5? This is a 5v power rail that is present when the machine is in an S5 soft off state..",
        "ALL_SYS_PWRGD": "What is ALL_SYS_PWRGD? ALL_SYS_PWRGD is present when PP1V8_S3, PP5V_S3, PP1V2_S3, PP1V05_S0, PP5V_S0, PP3V3_S0, & PP1V5_S0 are present and working. If any of these rails is not working, ALL_SYS_PWRGD will be pulled down and the machine will not turn on. .",
        "PM_PWRBTN_L": "What is PM_PWRBTN_L? PM_PWRBTN_L refers to the power button signal line. This line is used to initiate the power-on sequence of the laptop. The \"L\" at the end of \"PM_PWRBTN_L\" suggests that it is an active-low signal, meaning that when the power button is pressed, the signal is pulled low to initiate the boot sequence..",
        "SMC_RESET_L": "What is SMC_RESET_L? SMC_RESET_L puts the SMC into reset mode when it is low, _L means the signal is present when voltage is low. The SMC being in reset mode keeps it from running..",
        "PM_BATLOW_L": "What is PM_BATLOW_L? PM_BATLOW_L is a signal that tells the system the battery is too low for it to turn on & keeps it from turning on, when it is low. _L means the signal is asserted when its voltage is low. .",
        "PPVRTC_G3H": "What is PPVRTC_G3H? PPVRTC_G3H is a 3.3v power rail for the RTC circuit present when the machine is in a G3H global system hardware off state. .",
        "PLT_RESET_L": "What is PLT_RESET_L? PLT_RESET_L is platform reset, this signal keeps the system from POSTing. _L means the signal is asserted when its voltage is low. .",
        "PPDCIN_G3H": "What is PPDCIN_G3H? PPDCIN_G3H Is a power rail that comes directly from the laptop charger..",
        "SMC_PM_G2_EN": "What is SMC_PM_G2_EN? SMC_PM_G2_EN is a signal that comes from the SMC that is a prerequsite for all of the enable signals for the S5 rails to come on, such as P3V3S5_EN. S5 rails will not come on if SMC_PM_G2_EN is not coming..",
        "PP3V3_SUS": "What is PP3V3_SUS? The \"PP3V3_SUS\" rail on a MacBook logic board is a power rail that provides a 3.3-volt supply to the suspend-to-RAM (S3 state) components. .",
        "PP3V3_S0": "What is PP3V3_S0? The \"PP3V3_S0\" rail in a MacBook logic board is a power rail that supplies 3.3 volts to the system when it is fully awake (S0 state). .",
        "PM_SLP_S5_L": "What is PM_SLP_S5_L? PM_SLP_S5_L is a signal that, when 3.3v, turns on power rails that will wake the system from an S5 state. This signal is a part of the power management system of the MacBook.  The \\\"PM\\\" prefix typically stands for \\\"Power Management,\\\" and the \\\"SLP\\\" is for \\\"Sleep.\\\" The \\\"S5\\\" denotes the specific sleep state, which is Suspend to Disk, and the \\\"_L\\\" suffix indicates that this is an active low signal..",
        "PPVCC_S0_CPU": "What is PPVCC_S0_CPU? The \"PPVCC_S0_CPU\" power rail is responsible for supplying power to the CPU when the MacBook is fully on, or in the S0 state. This rail is one of the main voltages that the CPU requires for operation. .",
        "PP3V3_S4": "What is PP3V3_S4? The \"PP3V3_S4\" power rail in a MacBook is used to supply 3.3 volts to certain components when the system is in the S4 power state, also known as \"suspend to disk\" or \"hibernate.\" This rail is active when the MacBook is not fully off but not in an awake state, allowing for faster startup times compared to a full boot sequence. The S4 power state means Suspend to Disk: This is a low-power state where the system context is saved to disk, allowing the system to be powered down almost entirely. Upon waking, the system can restore its state from the disk, effectively resuming where it left off..",
        "PM_SLP_SUS_L": "What is PM_SLP_SUS_L? \nThe \"PM_SLP_SUS_L\" signal in a MacBook is related to the power management of the device, specifically concerning the 'suspend to RAM' state or S3 state. It's an active-low signal that, when asserted (low voltage), indicates the system should enter or is in the S3 sleep state. .",
        "SMC_BC_ACOK": "What is SMC_BC_ACOK? This is identical to CHGR_ACOK. This will come out of the ISL6258 or ISL6259 charging chip when CHGR_ACIN & CHGR_DCIN are present, and is necessary for the onewire circuit to begin working. On most Macbooks, CHGR_ACOK needs to be present in order for PP3V42_G3H to flow to the onewire circuit so that the circuitry that allows the charger to communicate with the SMC will turn on.  .",
        "PM_RSMRST_L": "What is PM_RSMRST_L? The \"PM_RSMRST_L\" signal, also known as \"Resume Reset,\" is an active-low signal that is part of the power management system in MacBooks. It asserts a reset signal when it is low voltage which is what the _L is for. Is the machine is in a reset stage it will not properly power on..",
        "PM_SLP_S3_L": "What is PM_SLP_S3_L? PM_SLP_S3_L puts the machine to sleep in an S3 state when it is asserted, the _L means it is asserted when it is low voltage. When this signal is 3.3v the machine will be asked to turn on S0 power rails and begin the bootup process.",
        "PP5V_S4RS3": "What is PP5V_S4RS3? PP5V_S4RS3 is a 5v power rail present when the machine is in an S4 suspend to disk state..",
        "PP3V3_S3": "What is PP3V3_S3? a SIGNAL.",
        "S5_PWRGD": "What is S5_PWRGD? The S5_PWRGD signal is a status signal that indicates the S5 rails are on and functioning properly. If this is not present, check the S5 rails to see if they are functioning, and the chip that creates S5_PWRGD..",
        "PP1V05_S0": "What is PP1V05_S0? The PP1V05_S0 power rail is for various components on the logic board that require a 1.05V supply voltage in the S0 (on) state. This voltage rail is likely to be used by the CPU (for VCCIO), PCH (Platform Controller Hub).\n\n.",
        "RTC_RESET_L": "What is RTC_RESET_L? RTC_RESET_L is a reset signal that is present when the signal is low, the _L means it is asserted when the voltage is low. The RESET signal will keep the PCH from turning on or booting up the machine. .",
        "PCH_SRTCRST_L": "What is PCH_SRTCRST_L? PCH_SRTCRST_L is a reset signal present for the RTC circuit that asserts when it is low in voltage, that is what _L means..",
        "PP1V5_S0": "What is PP1V5_S0? PP1V5_S0 is a 1.5v power rail present when the machine is in an S0 working state.",
        "PCH_INTVRMEN": "What is PCH_INTVRMEN? PCH_INTVRMEN is an Internal Voltage Regulator Enable: When pulled high, this signal enables\nthe internal 1.05 V regulators for the Suspend well in the PCH. This signal must\nremain asserted for the VRMs to behave properly (no glitches allowed).\nThis signal must be pulled-up to VCCRTC on desktop platforms and may\noptionally be pulled low on mobile platforms if using an external VR for the\nVCCSUS rail.",
        "PP1V8_S3": "What is PP1V8_S3? The PP1V8_S3 signal in the MacBook schematic is a power rail that provides a voltage of 1.8 volts during the S3 power state. The S3 state, often referred to as \"suspend to RAM,\" is a low-power mode where the computer saves the session's state to RAM, allowing for quicker wake-up times compared to a full shutdown..",
        "PP1V05_SUS": "What is PP1V05_SUS? The PP1V05_SUS signal in the MacBook schematic is a power rail that supplies 1.05 volts, typically used in a suspended (SUS) state of the laptop. This state is a low-power mode where essential system functions are maintained, but the majority of the system is powered down..",
        "PPVBAT_G3H_CONN": "What is PPVBAT_G3H_CONN? This is the where the batteryâ€™s power rail connects to the motherboard. .",
        "PM_SLP_S0_L": "What is PM_SLP_S0_L? a SIGNAL.",
        "PM_SYSRST_L": "What is PM_SYSRST_L? PM_SYSRST_L is a system reset signal present when it is low, _L means the signal asserts itself when the voltage is low. This signal needs to be high for the system to exit reset mode & turn on properly. .",
        "SMC_DELAYED_PWRGD": "What is SMC_DELAYED_PWRGD? SMC_DELAYED_PWRGD is a signal that comes from the SMC that is a pre-requisite for SYS_PWROK_R and PM_PCH_SYS_PWROK..",
        "PP1V2_S5_SMC_VDDC": "What is PP1V2_S5_SMC_VDDC? a SIGNAL.",
        "PPVBAT_G3H_CHGR_R": "What is PPVBAT_G3H_CHGR_R? This is a power rail between the battery and a current sense resistor before the battery power feeds current to the rest of the machine. .",
        "CPU_PWRGD": "What is CPU_PWRGD? a SIGNAL.",
        "PCH_PM_SLP_S0_L": "What is PCH_PM_SLP_S0_L? a SIGNAL.",
        "PCH_INTRUDER": "What is PCH_INTRUDER? a SIGNAL.",
        "SYSCLK_CLK32K": "What is SYSCLK_CLK32K? a SIGNAL.",
        "PP1V35_DDR_CLK": "What is PP1V35_DDR_CLK? a SIGNAL.",
        "U7701": "What is U7701? a CHIP.",
        "U3220": "What is U3220? a CHIP."
    },
    "threads": [
        {
            "post_id": 77015,
            "thread_id": 61362,
            "title": "<LOGIC BOARD PART NUMBER>820-3437</LOGIC BOARD PART NUMBER> Water near display connector, no display",
            "user_id": 27543,
            "username": "down1nit",
            "post_date": "2021-06-25 15:42:03",
            "message": "Came in with lots and lots of damage near J8300 display connector.  Replaced, measured OK, many support components replaced as well.  Tested OK on bench, got picture and backlight, cleaned up and ultrasonic'd JUST THAT AREA.  99% alcohol bath in that place and oven.\n\nRetested after 100 C degrees oven for a couple hours, and now there's no picture.\n\nI've re-replaced the connector, just in case flux got cooked inside being careful to use only as much flux as i need.   No change.  I'm not 100% sure what to look for, all rails seem fine, but i've not dug super deep."
        },
        {
            "post_id": 77018,
            "thread_id": 61362,
            "title": "<LOGIC BOARD PART NUMBER>820-3437</LOGIC BOARD PART NUMBER> Water near display connector, no display",
            "user_id": 682,
            "username": "2informaticos",
            "post_date": "2021-06-25 16:48:35",
            "message": "Missing image and backlight at same time?\nDo you still get external video and USB activity?\n\n3V appears at pins 18/19 in the first seconds (when chime, if)?\n<SIGNAL>DP_INT_HPD</SIGNAL> goes high at same time?"
        },
        {
            "post_id": 77055,
            "thread_id": 61362,
            "title": "<LOGIC BOARD PART NUMBER>820-3437</LOGIC BOARD PART NUMBER> Water near display connector, no display",
            "user_id": 27543,
            "username": "down1nit",
            "post_date": "2021-06-26 18:11:17",
            "message": "Ah, no chime.  No video no usb activity.  Wasn't expecting that.  I'll check reset circuits and power lines more thoroughly.\n\n\n3v does not appear at 18/19, no signal at <SIGNAL>DP_INT_HPD_CONN</SIGNAL>"
        },
        {
            "post_id": 77073,
            "thread_id": 61362,
            "title": "<LOGIC BOARD PART NUMBER>820-3437</LOGIC BOARD PART NUMBER> Water near display connector, no display",
            "user_id": 27543,
            "username": "down1nit",
            "post_date": "2021-06-27 18:15:58",
            "message": "Rails:\n<SIGNAL>PPDCIN_G3H</SIGNAL>: 16.4\n<SIGNAL>PPBUS_G3H</SIGNAL>: 8.6\n<SIGNAL>PP3V42_G3H</SIGNAL>: 3.42\n<SIGNAL>PP3V3_S0</SIGNAL>: 3.3\n<SIGNAL>PP3V3_S3</SIGNAL>: 3.3\n<SIGNAL>PP3V3_S4</SIGNAL>: 3.3\n<SIGNAL>PP3V3_S5</SIGNAL>: 3.3\n<SIGNAL>PP3V3_SUS</SIGNAL>: 3.3\n<SIGNAL>PP5V_S5</SIGNAL>: 5.1\n<SIGNAL>PP5V_S4RS3</SIGNAL>: 5.1\n<SIGNAL>PP1V8_S3</SIGNAL>: 1.8\n<SIGNAL>PP1V2_S5_SMC_VDDC</SIGNAL>: 1.2\n<SIGNAL>PP1V05_S0</SIGNAL>: 1.07\n<SIGNAL>PP1V05_SUS</SIGNAL>: 1.09\n<SIGNAL>PP1V35_DDR_CLK</SIGNAL>: 1.38\n<SIGNAL>PP1V5_S0</SIGNAL>:  1.54\n<SIGNAL>PPVBAT_G3H_CHGR_R</SIGNAL>:\n<SIGNAL>PPVBAT_G3H_CONN</SIGNAL>:\n<SIGNAL>SMC_BC_ACOK</SIGNAL>: 3.42\n<SIGNAL>PPVCC_S0_CPU</SIGNAL>: 1.775\n<SIGNAL>PPVRTC_G3H</SIGNAL>: 3.3\n\n\nEnables/Signals:\n\n<SIGNAL>PLT_RESET_L</SIGNAL>: 3.36\n<SIGNAL>SMC_RESET_L</SIGNAL>: 3.42\n<SIGNAL>RTC_RESET_L</SIGNAL>: 3.32\n<SIGNAL>PM_SYSRST_L</SIGNAL>: 3.34\n<SIGNAL>PM_RSMRST_L</SIGNAL>: 3.30\n<SIGNAL>SMC_PM_G2_EN</SIGNAL>: 3.4\n<SIGNAL>PM_SLP_SUS_L</SIGNAL>: 3.35\n<SIGNAL>PM_SLP_S0_L</SIGNAL>: 3.35\n<SIGNAL>PM_SLP_S3_L</SIGNAL>:\n<SIGNAL>PM_SLP_S4_L</SIGNAL>:\n<SIGNAL>PM_SLP_S5_L</SIGNAL>:\n<SIGNAL>PCH_PM_SLP_S0_L</SIGNAL>: 3.35\n<SIGNAL>ALL_SYS_PWRGD</SIGNAL>: 3.34\n<SIGNAL>S5_PWRGD</SIGNAL>: 3.3\n<SIGNAL>CPU_PWRGD</SIGNAL>: 1.069\n<SIGNAL>SMC_DELAYED_PWRGD</SIGNAL>: 3.45\n<SIGNAL>PM_PWRBTN_L</SIGNAL>: 3.4\n<SIGNAL>PM_BATLOW_L</SIGNAL>: 3.35\n<SIGNAL>SYSCLK_CLK32K</SIGNAL>: 32.9K present\n25MCLK: 25M present\n[B]<SIGNAL>PCH_INTRUDER</SIGNAL>: 2.26\n<SIGNAL>PCH_INTVRMEN</SIGNAL>: 3.06[/B]\n<SIGNAL>PCH_SRTCRST_L</SIGNAL>: 3.3\n\nDoesn't look like problems, INTRUDER/INTVRMEN are lowish but I think that's normalish with a relatively cheap Multimeter?  Should I try a lower resistance pullup? I'm going to reflash bios and check spi resistors but they appear OK.\n\nIs this a good case for heating the cpu edges at least or stay away?"
        },
        {
            "post_id": 77077,
            "thread_id": 61362,
            "title": "<LOGIC BOARD PART NUMBER>820-3437</LOGIC BOARD PART NUMBER> Water near display connector, no display",
            "user_id": 682,
            "username": "2informaticos",
            "post_date": "2021-06-27 23:38:04",
            "message": "All mentioned voltages and signals look good.\nIf <SIGNAL>PLT_RESET_L</SIGNAL> is high, PCH understood the power sequence is complete.\n\nThere should be a data communication problem.\nStart with BIOS and SPI resistors."
        },
        {
            "post_id": 77080,
            "thread_id": 61362,
            "title": "<LOGIC BOARD PART NUMBER>820-3437</LOGIC BOARD PART NUMBER> Water near display connector, no display",
            "user_id": 27543,
            "username": "down1nit",
            "post_date": "2021-06-28 01:42:15",
            "message": "BIOS reflashed using known good from your post in another thread.  I used a good programmer and verified. Resistors are fine.\n\nI found damage near <CHIP>U3220</CHIP> and <CHIP>U7701</CHIP> the first time I looked over it.  Replaced those chips outright, cleaned up area, just remembered that.  Don't think there's any critical data lines but I'll check their pullups etc."
        },
        {
            "post_id": 77106,
            "thread_id": 61362,
            "title": "<LOGIC BOARD PART NUMBER>820-3437</LOGIC BOARD PART NUMBER> Water near display connector, no display",
            "user_id": 27543,
            "username": "down1nit",
            "post_date": "2021-06-28 11:41:12",
            "message": "Spent a good while checking data lines.  SMC nets, PCH, everything on page 40, around <CHIP>U3220</CHIP> and around <CHIP>U7701</CHIP>. \n\nIs there somewhere else i'd be good to check?"
        },
        {
            "post_id": 77111,
            "thread_id": 61362,
            "title": "<LOGIC BOARD PART NUMBER>820-3437</LOGIC BOARD PART NUMBER> Water near display connector, no display",
            "user_id": 682,
            "username": "2informaticos",
            "post_date": "2021-06-28 11:52:15",
            "message": "Maybe accumulated crap under CPU; heat it for test (with quality flux).\nI recommend to reball SMC first."
        }
    ]
}