#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* A */
#define A__0__AG CYREG_PRT15_AG
#define A__0__AMUX CYREG_PRT15_AMUX
#define A__0__BIE CYREG_PRT15_BIE
#define A__0__BIT_MASK CYREG_PRT15_BIT_MASK
#define A__0__BYP CYREG_PRT15_BYP
#define A__0__CTL CYREG_PRT15_CTL
#define A__0__DM0 CYREG_PRT15_DM0
#define A__0__DM1 CYREG_PRT15_DM1
#define A__0__DM2 CYREG_PRT15_DM2
#define A__0__DR CYREG_PRT15_DR
#define A__0__INP_DIS CYREG_PRT15_INP_DIS
#define A__0__INTTYPE CYREG_PICU15_INTTYPE5
#define A__0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define A__0__LCD_EN CYREG_PRT15_LCD_EN
#define A__0__MASK 0x20u
#define A__0__PC CYREG_IO_PC_PRT15_PC5
#define A__0__PORT 15u
#define A__0__PRT CYREG_PRT15_PRT
#define A__0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define A__0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define A__0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define A__0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define A__0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define A__0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define A__0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define A__0__PS CYREG_PRT15_PS
#define A__0__SHIFT 5u
#define A__0__SLW CYREG_PRT15_SLW
#define A__1__AG CYREG_PRT15_AG
#define A__1__AMUX CYREG_PRT15_AMUX
#define A__1__BIE CYREG_PRT15_BIE
#define A__1__BIT_MASK CYREG_PRT15_BIT_MASK
#define A__1__BYP CYREG_PRT15_BYP
#define A__1__CTL CYREG_PRT15_CTL
#define A__1__DM0 CYREG_PRT15_DM0
#define A__1__DM1 CYREG_PRT15_DM1
#define A__1__DM2 CYREG_PRT15_DM2
#define A__1__DR CYREG_PRT15_DR
#define A__1__INP_DIS CYREG_PRT15_INP_DIS
#define A__1__INTTYPE CYREG_PICU15_INTTYPE4
#define A__1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define A__1__LCD_EN CYREG_PRT15_LCD_EN
#define A__1__MASK 0x10u
#define A__1__PC CYREG_IO_PC_PRT15_PC4
#define A__1__PORT 15u
#define A__1__PRT CYREG_PRT15_PRT
#define A__1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define A__1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define A__1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define A__1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define A__1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define A__1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define A__1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define A__1__PS CYREG_PRT15_PS
#define A__1__SHIFT 4u
#define A__1__SLW CYREG_PRT15_SLW
#define A__2__AG CYREG_PRT6_AG
#define A__2__AMUX CYREG_PRT6_AMUX
#define A__2__BIE CYREG_PRT6_BIE
#define A__2__BIT_MASK CYREG_PRT6_BIT_MASK
#define A__2__BYP CYREG_PRT6_BYP
#define A__2__CTL CYREG_PRT6_CTL
#define A__2__DM0 CYREG_PRT6_DM0
#define A__2__DM1 CYREG_PRT6_DM1
#define A__2__DM2 CYREG_PRT6_DM2
#define A__2__DR CYREG_PRT6_DR
#define A__2__INP_DIS CYREG_PRT6_INP_DIS
#define A__2__INTTYPE CYREG_PICU6_INTTYPE3
#define A__2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define A__2__LCD_EN CYREG_PRT6_LCD_EN
#define A__2__MASK 0x08u
#define A__2__PC CYREG_PRT6_PC3
#define A__2__PORT 6u
#define A__2__PRT CYREG_PRT6_PRT
#define A__2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define A__2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define A__2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define A__2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define A__2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define A__2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define A__2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define A__2__PS CYREG_PRT6_PS
#define A__2__SHIFT 3u
#define A__2__SLW CYREG_PRT6_SLW
#define A__3__AG CYREG_PRT6_AG
#define A__3__AMUX CYREG_PRT6_AMUX
#define A__3__BIE CYREG_PRT6_BIE
#define A__3__BIT_MASK CYREG_PRT6_BIT_MASK
#define A__3__BYP CYREG_PRT6_BYP
#define A__3__CTL CYREG_PRT6_CTL
#define A__3__DM0 CYREG_PRT6_DM0
#define A__3__DM1 CYREG_PRT6_DM1
#define A__3__DM2 CYREG_PRT6_DM2
#define A__3__DR CYREG_PRT6_DR
#define A__3__INP_DIS CYREG_PRT6_INP_DIS
#define A__3__INTTYPE CYREG_PICU6_INTTYPE2
#define A__3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define A__3__LCD_EN CYREG_PRT6_LCD_EN
#define A__3__MASK 0x04u
#define A__3__PC CYREG_PRT6_PC2
#define A__3__PORT 6u
#define A__3__PRT CYREG_PRT6_PRT
#define A__3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define A__3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define A__3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define A__3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define A__3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define A__3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define A__3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define A__3__PS CYREG_PRT6_PS
#define A__3__SHIFT 2u
#define A__3__SLW CYREG_PRT6_SLW
#define A__4__AG CYREG_PRT6_AG
#define A__4__AMUX CYREG_PRT6_AMUX
#define A__4__BIE CYREG_PRT6_BIE
#define A__4__BIT_MASK CYREG_PRT6_BIT_MASK
#define A__4__BYP CYREG_PRT6_BYP
#define A__4__CTL CYREG_PRT6_CTL
#define A__4__DM0 CYREG_PRT6_DM0
#define A__4__DM1 CYREG_PRT6_DM1
#define A__4__DM2 CYREG_PRT6_DM2
#define A__4__DR CYREG_PRT6_DR
#define A__4__INP_DIS CYREG_PRT6_INP_DIS
#define A__4__INTTYPE CYREG_PICU6_INTTYPE1
#define A__4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define A__4__LCD_EN CYREG_PRT6_LCD_EN
#define A__4__MASK 0x02u
#define A__4__PC CYREG_PRT6_PC1
#define A__4__PORT 6u
#define A__4__PRT CYREG_PRT6_PRT
#define A__4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define A__4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define A__4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define A__4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define A__4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define A__4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define A__4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define A__4__PS CYREG_PRT6_PS
#define A__4__SHIFT 1u
#define A__4__SLW CYREG_PRT6_SLW
#define A__5__AG CYREG_PRT6_AG
#define A__5__AMUX CYREG_PRT6_AMUX
#define A__5__BIE CYREG_PRT6_BIE
#define A__5__BIT_MASK CYREG_PRT6_BIT_MASK
#define A__5__BYP CYREG_PRT6_BYP
#define A__5__CTL CYREG_PRT6_CTL
#define A__5__DM0 CYREG_PRT6_DM0
#define A__5__DM1 CYREG_PRT6_DM1
#define A__5__DM2 CYREG_PRT6_DM2
#define A__5__DR CYREG_PRT6_DR
#define A__5__INP_DIS CYREG_PRT6_INP_DIS
#define A__5__INTTYPE CYREG_PICU6_INTTYPE0
#define A__5__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define A__5__LCD_EN CYREG_PRT6_LCD_EN
#define A__5__MASK 0x01u
#define A__5__PC CYREG_PRT6_PC0
#define A__5__PORT 6u
#define A__5__PRT CYREG_PRT6_PRT
#define A__5__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define A__5__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define A__5__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define A__5__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define A__5__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define A__5__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define A__5__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define A__5__PS CYREG_PRT6_PS
#define A__5__SHIFT 0u
#define A__5__SLW CYREG_PRT6_SLW

/* DA */
#define DA__0__INTTYPE CYREG_PICU2_INTTYPE0
#define DA__0__MASK 0x01u
#define DA__0__PC CYREG_PRT2_PC0
#define DA__0__PORT 2u
#define DA__0__SHIFT 0u
#define DA__1__INTTYPE CYREG_PICU2_INTTYPE1
#define DA__1__MASK 0x02u
#define DA__1__PC CYREG_PRT2_PC1
#define DA__1__PORT 2u
#define DA__1__SHIFT 1u
#define DA__2__INTTYPE CYREG_PICU2_INTTYPE2
#define DA__2__MASK 0x04u
#define DA__2__PC CYREG_PRT2_PC2
#define DA__2__PORT 2u
#define DA__2__SHIFT 2u
#define DA__3__INTTYPE CYREG_PICU2_INTTYPE3
#define DA__3__MASK 0x08u
#define DA__3__PC CYREG_PRT2_PC3
#define DA__3__PORT 2u
#define DA__3__SHIFT 3u
#define DA__4__INTTYPE CYREG_PICU2_INTTYPE4
#define DA__4__MASK 0x10u
#define DA__4__PC CYREG_PRT2_PC4
#define DA__4__PORT 2u
#define DA__4__SHIFT 4u
#define DA__5__INTTYPE CYREG_PICU2_INTTYPE5
#define DA__5__MASK 0x20u
#define DA__5__PC CYREG_PRT2_PC5
#define DA__5__PORT 2u
#define DA__5__SHIFT 5u
#define DA__6__INTTYPE CYREG_PICU2_INTTYPE6
#define DA__6__MASK 0x40u
#define DA__6__PC CYREG_PRT2_PC6
#define DA__6__PORT 2u
#define DA__6__SHIFT 6u
#define DA__7__INTTYPE CYREG_PICU2_INTTYPE7
#define DA__7__MASK 0x80u
#define DA__7__PC CYREG_PRT2_PC7
#define DA__7__PORT 2u
#define DA__7__SHIFT 7u
#define DA__AG CYREG_PRT2_AG
#define DA__AMUX CYREG_PRT2_AMUX
#define DA__BIE CYREG_PRT2_BIE
#define DA__BIT_MASK CYREG_PRT2_BIT_MASK
#define DA__BYP CYREG_PRT2_BYP
#define DA__CTL CYREG_PRT2_CTL
#define DA__DM0 CYREG_PRT2_DM0
#define DA__DM1 CYREG_PRT2_DM1
#define DA__DM2 CYREG_PRT2_DM2
#define DA__DR CYREG_PRT2_DR
#define DA__INP_DIS CYREG_PRT2_INP_DIS
#define DA__INTSTAT CYREG_PICU2_INTSTAT
#define DA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DA__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DA__LCD_EN CYREG_PRT2_LCD_EN
#define DA__MASK 0xFFu
#define DA__PORT 2u
#define DA__PRT CYREG_PRT2_PRT
#define DA__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DA__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DA__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DA__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DA__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DA__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DA__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DA__PS CYREG_PRT2_PS
#define DA__SHIFT 0u
#define DA__SLW CYREG_PRT2_SLW
#define DA__SNAP CYREG_PICU2_SNAP

/* DB */
#define DB__0__AG CYREG_PRT12_AG
#define DB__0__BIE CYREG_PRT12_BIE
#define DB__0__BIT_MASK CYREG_PRT12_BIT_MASK
#define DB__0__BYP CYREG_PRT12_BYP
#define DB__0__DM0 CYREG_PRT12_DM0
#define DB__0__DM1 CYREG_PRT12_DM1
#define DB__0__DM2 CYREG_PRT12_DM2
#define DB__0__DR CYREG_PRT12_DR
#define DB__0__INP_DIS CYREG_PRT12_INP_DIS
#define DB__0__INTTYPE CYREG_PICU12_INTTYPE4
#define DB__0__MASK 0x10u
#define DB__0__PC CYREG_PRT12_PC4
#define DB__0__PORT 12u
#define DB__0__PRT CYREG_PRT12_PRT
#define DB__0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define DB__0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define DB__0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define DB__0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define DB__0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define DB__0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define DB__0__PS CYREG_PRT12_PS
#define DB__0__SHIFT 4u
#define DB__0__SIO_CFG CYREG_PRT12_SIO_CFG
#define DB__0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define DB__0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define DB__0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define DB__0__SLW CYREG_PRT12_SLW
#define DB__1__AG CYREG_PRT12_AG
#define DB__1__BIE CYREG_PRT12_BIE
#define DB__1__BIT_MASK CYREG_PRT12_BIT_MASK
#define DB__1__BYP CYREG_PRT12_BYP
#define DB__1__DM0 CYREG_PRT12_DM0
#define DB__1__DM1 CYREG_PRT12_DM1
#define DB__1__DM2 CYREG_PRT12_DM2
#define DB__1__DR CYREG_PRT12_DR
#define DB__1__INP_DIS CYREG_PRT12_INP_DIS
#define DB__1__INTTYPE CYREG_PICU12_INTTYPE5
#define DB__1__MASK 0x20u
#define DB__1__PC CYREG_PRT12_PC5
#define DB__1__PORT 12u
#define DB__1__PRT CYREG_PRT12_PRT
#define DB__1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define DB__1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define DB__1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define DB__1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define DB__1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define DB__1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define DB__1__PS CYREG_PRT12_PS
#define DB__1__SHIFT 5u
#define DB__1__SIO_CFG CYREG_PRT12_SIO_CFG
#define DB__1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define DB__1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define DB__1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define DB__1__SLW CYREG_PRT12_SLW
#define DB__2__AG CYREG_PRT6_AG
#define DB__2__AMUX CYREG_PRT6_AMUX
#define DB__2__BIE CYREG_PRT6_BIE
#define DB__2__BIT_MASK CYREG_PRT6_BIT_MASK
#define DB__2__BYP CYREG_PRT6_BYP
#define DB__2__CTL CYREG_PRT6_CTL
#define DB__2__DM0 CYREG_PRT6_DM0
#define DB__2__DM1 CYREG_PRT6_DM1
#define DB__2__DM2 CYREG_PRT6_DM2
#define DB__2__DR CYREG_PRT6_DR
#define DB__2__INP_DIS CYREG_PRT6_INP_DIS
#define DB__2__INTTYPE CYREG_PICU6_INTTYPE4
#define DB__2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DB__2__LCD_EN CYREG_PRT6_LCD_EN
#define DB__2__MASK 0x10u
#define DB__2__PC CYREG_PRT6_PC4
#define DB__2__PORT 6u
#define DB__2__PRT CYREG_PRT6_PRT
#define DB__2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DB__2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DB__2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DB__2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DB__2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DB__2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DB__2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DB__2__PS CYREG_PRT6_PS
#define DB__2__SHIFT 4u
#define DB__2__SLW CYREG_PRT6_SLW
#define DB__3__AG CYREG_PRT6_AG
#define DB__3__AMUX CYREG_PRT6_AMUX
#define DB__3__BIE CYREG_PRT6_BIE
#define DB__3__BIT_MASK CYREG_PRT6_BIT_MASK
#define DB__3__BYP CYREG_PRT6_BYP
#define DB__3__CTL CYREG_PRT6_CTL
#define DB__3__DM0 CYREG_PRT6_DM0
#define DB__3__DM1 CYREG_PRT6_DM1
#define DB__3__DM2 CYREG_PRT6_DM2
#define DB__3__DR CYREG_PRT6_DR
#define DB__3__INP_DIS CYREG_PRT6_INP_DIS
#define DB__3__INTTYPE CYREG_PICU6_INTTYPE5
#define DB__3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DB__3__LCD_EN CYREG_PRT6_LCD_EN
#define DB__3__MASK 0x20u
#define DB__3__PC CYREG_PRT6_PC5
#define DB__3__PORT 6u
#define DB__3__PRT CYREG_PRT6_PRT
#define DB__3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DB__3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DB__3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DB__3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DB__3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DB__3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DB__3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DB__3__PS CYREG_PRT6_PS
#define DB__3__SHIFT 5u
#define DB__3__SLW CYREG_PRT6_SLW
#define DB__4__AG CYREG_PRT6_AG
#define DB__4__AMUX CYREG_PRT6_AMUX
#define DB__4__BIE CYREG_PRT6_BIE
#define DB__4__BIT_MASK CYREG_PRT6_BIT_MASK
#define DB__4__BYP CYREG_PRT6_BYP
#define DB__4__CTL CYREG_PRT6_CTL
#define DB__4__DM0 CYREG_PRT6_DM0
#define DB__4__DM1 CYREG_PRT6_DM1
#define DB__4__DM2 CYREG_PRT6_DM2
#define DB__4__DR CYREG_PRT6_DR
#define DB__4__INP_DIS CYREG_PRT6_INP_DIS
#define DB__4__INTTYPE CYREG_PICU6_INTTYPE6
#define DB__4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DB__4__LCD_EN CYREG_PRT6_LCD_EN
#define DB__4__MASK 0x40u
#define DB__4__PC CYREG_PRT6_PC6
#define DB__4__PORT 6u
#define DB__4__PRT CYREG_PRT6_PRT
#define DB__4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DB__4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DB__4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DB__4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DB__4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DB__4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DB__4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DB__4__PS CYREG_PRT6_PS
#define DB__4__SHIFT 6u
#define DB__4__SLW CYREG_PRT6_SLW
#define DB__5__AG CYREG_PRT6_AG
#define DB__5__AMUX CYREG_PRT6_AMUX
#define DB__5__BIE CYREG_PRT6_BIE
#define DB__5__BIT_MASK CYREG_PRT6_BIT_MASK
#define DB__5__BYP CYREG_PRT6_BYP
#define DB__5__CTL CYREG_PRT6_CTL
#define DB__5__DM0 CYREG_PRT6_DM0
#define DB__5__DM1 CYREG_PRT6_DM1
#define DB__5__DM2 CYREG_PRT6_DM2
#define DB__5__DR CYREG_PRT6_DR
#define DB__5__INP_DIS CYREG_PRT6_INP_DIS
#define DB__5__INTTYPE CYREG_PICU6_INTTYPE7
#define DB__5__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DB__5__LCD_EN CYREG_PRT6_LCD_EN
#define DB__5__MASK 0x80u
#define DB__5__PC CYREG_PRT6_PC7
#define DB__5__PORT 6u
#define DB__5__PRT CYREG_PRT6_PRT
#define DB__5__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DB__5__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DB__5__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DB__5__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DB__5__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DB__5__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DB__5__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DB__5__PS CYREG_PRT6_PS
#define DB__5__SHIFT 7u
#define DB__5__SLW CYREG_PRT6_SLW

/* P0 */
#define P0__0__INTTYPE CYREG_PICU0_INTTYPE0
#define P0__0__MASK 0x01u
#define P0__0__PC CYREG_PRT0_PC0
#define P0__0__PORT 0u
#define P0__0__SHIFT 0u
#define P0__1__INTTYPE CYREG_PICU0_INTTYPE1
#define P0__1__MASK 0x02u
#define P0__1__PC CYREG_PRT0_PC1
#define P0__1__PORT 0u
#define P0__1__SHIFT 1u
#define P0__2__INTTYPE CYREG_PICU0_INTTYPE2
#define P0__2__MASK 0x04u
#define P0__2__PC CYREG_PRT0_PC2
#define P0__2__PORT 0u
#define P0__2__SHIFT 2u
#define P0__3__INTTYPE CYREG_PICU0_INTTYPE3
#define P0__3__MASK 0x08u
#define P0__3__PC CYREG_PRT0_PC3
#define P0__3__PORT 0u
#define P0__3__SHIFT 3u
#define P0__4__INTTYPE CYREG_PICU0_INTTYPE4
#define P0__4__MASK 0x10u
#define P0__4__PC CYREG_PRT0_PC4
#define P0__4__PORT 0u
#define P0__4__SHIFT 4u
#define P0__5__INTTYPE CYREG_PICU0_INTTYPE5
#define P0__5__MASK 0x20u
#define P0__5__PC CYREG_PRT0_PC5
#define P0__5__PORT 0u
#define P0__5__SHIFT 5u
#define P0__6__INTTYPE CYREG_PICU0_INTTYPE6
#define P0__6__MASK 0x40u
#define P0__6__PC CYREG_PRT0_PC6
#define P0__6__PORT 0u
#define P0__6__SHIFT 6u
#define P0__7__INTTYPE CYREG_PICU0_INTTYPE7
#define P0__7__MASK 0x80u
#define P0__7__PC CYREG_PRT0_PC7
#define P0__7__PORT 0u
#define P0__7__SHIFT 7u
#define P0__AG CYREG_PRT0_AG
#define P0__AMUX CYREG_PRT0_AMUX
#define P0__BIE CYREG_PRT0_BIE
#define P0__BIT_MASK CYREG_PRT0_BIT_MASK
#define P0__BYP CYREG_PRT0_BYP
#define P0__CTL CYREG_PRT0_CTL
#define P0__DM0 CYREG_PRT0_DM0
#define P0__DM1 CYREG_PRT0_DM1
#define P0__DM2 CYREG_PRT0_DM2
#define P0__DR CYREG_PRT0_DR
#define P0__INP_DIS CYREG_PRT0_INP_DIS
#define P0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P0__LCD_EN CYREG_PRT0_LCD_EN
#define P0__PORT 0u
#define P0__PRT CYREG_PRT0_PRT
#define P0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P0__PS CYREG_PRT0_PS
#define P0__SLW CYREG_PRT0_SLW

/* P3 */
#define P3__0__INTTYPE CYREG_PICU3_INTTYPE0
#define P3__0__MASK 0x01u
#define P3__0__PC CYREG_PRT3_PC0
#define P3__0__PORT 3u
#define P3__0__SHIFT 0u
#define P3__1__INTTYPE CYREG_PICU3_INTTYPE1
#define P3__1__MASK 0x02u
#define P3__1__PC CYREG_PRT3_PC1
#define P3__1__PORT 3u
#define P3__1__SHIFT 1u
#define P3__2__INTTYPE CYREG_PICU3_INTTYPE2
#define P3__2__MASK 0x04u
#define P3__2__PC CYREG_PRT3_PC2
#define P3__2__PORT 3u
#define P3__2__SHIFT 2u
#define P3__3__INTTYPE CYREG_PICU3_INTTYPE3
#define P3__3__MASK 0x08u
#define P3__3__PC CYREG_PRT3_PC3
#define P3__3__PORT 3u
#define P3__3__SHIFT 3u
#define P3__4__INTTYPE CYREG_PICU3_INTTYPE4
#define P3__4__MASK 0x10u
#define P3__4__PC CYREG_PRT3_PC4
#define P3__4__PORT 3u
#define P3__4__SHIFT 4u
#define P3__5__INTTYPE CYREG_PICU3_INTTYPE5
#define P3__5__MASK 0x20u
#define P3__5__PC CYREG_PRT3_PC5
#define P3__5__PORT 3u
#define P3__5__SHIFT 5u
#define P3__6__INTTYPE CYREG_PICU3_INTTYPE6
#define P3__6__MASK 0x40u
#define P3__6__PC CYREG_PRT3_PC6
#define P3__6__PORT 3u
#define P3__6__SHIFT 6u
#define P3__7__INTTYPE CYREG_PICU3_INTTYPE7
#define P3__7__MASK 0x80u
#define P3__7__PC CYREG_PRT3_PC7
#define P3__7__PORT 3u
#define P3__7__SHIFT 7u
#define P3__AG CYREG_PRT3_AG
#define P3__AMUX CYREG_PRT3_AMUX
#define P3__BIE CYREG_PRT3_BIE
#define P3__BIT_MASK CYREG_PRT3_BIT_MASK
#define P3__BYP CYREG_PRT3_BYP
#define P3__CTL CYREG_PRT3_CTL
#define P3__DM0 CYREG_PRT3_DM0
#define P3__DM1 CYREG_PRT3_DM1
#define P3__DM2 CYREG_PRT3_DM2
#define P3__DR CYREG_PRT3_DR
#define P3__INP_DIS CYREG_PRT3_INP_DIS
#define P3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P3__LCD_EN CYREG_PRT3_LCD_EN
#define P3__PORT 3u
#define P3__PRT CYREG_PRT3_PRT
#define P3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P3__PS CYREG_PRT3_PS
#define P3__SLW CYREG_PRT3_SLW

/* P4 */
#define P4__0__INTTYPE CYREG_PICU4_INTTYPE0
#define P4__0__MASK 0x01u
#define P4__0__PC CYREG_PRT4_PC0
#define P4__0__PORT 4u
#define P4__0__SHIFT 0u
#define P4__1__INTTYPE CYREG_PICU4_INTTYPE1
#define P4__1__MASK 0x02u
#define P4__1__PC CYREG_PRT4_PC1
#define P4__1__PORT 4u
#define P4__1__SHIFT 1u
#define P4__2__INTTYPE CYREG_PICU4_INTTYPE2
#define P4__2__MASK 0x04u
#define P4__2__PC CYREG_PRT4_PC2
#define P4__2__PORT 4u
#define P4__2__SHIFT 2u
#define P4__3__INTTYPE CYREG_PICU4_INTTYPE3
#define P4__3__MASK 0x08u
#define P4__3__PC CYREG_PRT4_PC3
#define P4__3__PORT 4u
#define P4__3__SHIFT 3u
#define P4__4__INTTYPE CYREG_PICU4_INTTYPE4
#define P4__4__MASK 0x10u
#define P4__4__PC CYREG_PRT4_PC4
#define P4__4__PORT 4u
#define P4__4__SHIFT 4u
#define P4__5__INTTYPE CYREG_PICU4_INTTYPE5
#define P4__5__MASK 0x20u
#define P4__5__PC CYREG_PRT4_PC5
#define P4__5__PORT 4u
#define P4__5__SHIFT 5u
#define P4__6__INTTYPE CYREG_PICU4_INTTYPE6
#define P4__6__MASK 0x40u
#define P4__6__PC CYREG_PRT4_PC6
#define P4__6__PORT 4u
#define P4__6__SHIFT 6u
#define P4__7__INTTYPE CYREG_PICU4_INTTYPE7
#define P4__7__MASK 0x80u
#define P4__7__PC CYREG_PRT4_PC7
#define P4__7__PORT 4u
#define P4__7__SHIFT 7u
#define P4__AG CYREG_PRT4_AG
#define P4__AMUX CYREG_PRT4_AMUX
#define P4__BIE CYREG_PRT4_BIE
#define P4__BIT_MASK CYREG_PRT4_BIT_MASK
#define P4__BYP CYREG_PRT4_BYP
#define P4__CTL CYREG_PRT4_CTL
#define P4__DM0 CYREG_PRT4_DM0
#define P4__DM1 CYREG_PRT4_DM1
#define P4__DM2 CYREG_PRT4_DM2
#define P4__DR CYREG_PRT4_DR
#define P4__INP_DIS CYREG_PRT4_INP_DIS
#define P4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P4__LCD_EN CYREG_PRT4_LCD_EN
#define P4__PORT 4u
#define P4__PRT CYREG_PRT4_PRT
#define P4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P4__PS CYREG_PRT4_PS
#define P4__SLW CYREG_PRT4_SLW

/* P5 */
#define P5__0__INTTYPE CYREG_PICU5_INTTYPE0
#define P5__0__MASK 0x01u
#define P5__0__PC CYREG_PRT5_PC0
#define P5__0__PORT 5u
#define P5__0__SHIFT 0u
#define P5__1__INTTYPE CYREG_PICU5_INTTYPE1
#define P5__1__MASK 0x02u
#define P5__1__PC CYREG_PRT5_PC1
#define P5__1__PORT 5u
#define P5__1__SHIFT 1u
#define P5__2__INTTYPE CYREG_PICU5_INTTYPE2
#define P5__2__MASK 0x04u
#define P5__2__PC CYREG_PRT5_PC2
#define P5__2__PORT 5u
#define P5__2__SHIFT 2u
#define P5__3__INTTYPE CYREG_PICU5_INTTYPE3
#define P5__3__MASK 0x08u
#define P5__3__PC CYREG_PRT5_PC3
#define P5__3__PORT 5u
#define P5__3__SHIFT 3u
#define P5__4__INTTYPE CYREG_PICU5_INTTYPE4
#define P5__4__MASK 0x10u
#define P5__4__PC CYREG_PRT5_PC4
#define P5__4__PORT 5u
#define P5__4__SHIFT 4u
#define P5__5__INTTYPE CYREG_PICU5_INTTYPE5
#define P5__5__MASK 0x20u
#define P5__5__PC CYREG_PRT5_PC5
#define P5__5__PORT 5u
#define P5__5__SHIFT 5u
#define P5__6__INTTYPE CYREG_PICU5_INTTYPE6
#define P5__6__MASK 0x40u
#define P5__6__PC CYREG_PRT5_PC6
#define P5__6__PORT 5u
#define P5__6__SHIFT 6u
#define P5__7__INTTYPE CYREG_PICU5_INTTYPE7
#define P5__7__MASK 0x80u
#define P5__7__PC CYREG_PRT5_PC7
#define P5__7__PORT 5u
#define P5__7__SHIFT 7u
#define P5__AG CYREG_PRT5_AG
#define P5__AMUX CYREG_PRT5_AMUX
#define P5__BIE CYREG_PRT5_BIE
#define P5__BIT_MASK CYREG_PRT5_BIT_MASK
#define P5__BYP CYREG_PRT5_BYP
#define P5__CTL CYREG_PRT5_CTL
#define P5__DM0 CYREG_PRT5_DM0
#define P5__DM1 CYREG_PRT5_DM1
#define P5__DM2 CYREG_PRT5_DM2
#define P5__DR CYREG_PRT5_DR
#define P5__INP_DIS CYREG_PRT5_INP_DIS
#define P5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define P5__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define P5__LCD_EN CYREG_PRT5_LCD_EN
#define P5__PORT 5u
#define P5__PRT CYREG_PRT5_PRT
#define P5__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define P5__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define P5__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define P5__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define P5__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define P5__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define P5__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define P5__PS CYREG_PRT5_PS
#define P5__SLW CYREG_PRT5_SLW

/* ADC_ADC_SAR */
#define ADC_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x04u
#define ADC_IRQ__INTC_NUMBER 2u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_theACLK */
#define ADC_theACLK__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__INDEX 0x02u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_theACLK__PM_ACT_MSK 0x04u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_theACLK__PM_STBY_MSK 0x04u

/* I2C_Enable */
#define I2C_Enable_Sync_ctrl_reg__0__MASK 0x01u
#define I2C_Enable_Sync_ctrl_reg__0__POS 0
#define I2C_Enable_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define I2C_Enable_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define I2C_Enable_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define I2C_Enable_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define I2C_Enable_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define I2C_Enable_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define I2C_Enable_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define I2C_Enable_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define I2C_Enable_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define I2C_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define I2C_Enable_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB14_CTL
#define I2C_Enable_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define I2C_Enable_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB14_CTL
#define I2C_Enable_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define I2C_Enable_Sync_ctrl_reg__MASK 0x01u
#define I2C_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define I2C_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define I2C_Enable_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB14_MSK

/* I2C_I2C_FF */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_I2C_IRQ__INTC_NUMBER 15u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* P12 */
#define P12__0__AG CYREG_PRT12_AG
#define P12__0__BIE CYREG_PRT12_BIE
#define P12__0__BIT_MASK CYREG_PRT12_BIT_MASK
#define P12__0__BYP CYREG_PRT12_BYP
#define P12__0__DM0 CYREG_PRT12_DM0
#define P12__0__DM1 CYREG_PRT12_DM1
#define P12__0__DM2 CYREG_PRT12_DM2
#define P12__0__DR CYREG_PRT12_DR
#define P12__0__INP_DIS CYREG_PRT12_INP_DIS
#define P12__0__INTTYPE CYREG_PICU12_INTTYPE0
#define P12__0__MASK 0x01u
#define P12__0__PC CYREG_PRT12_PC0
#define P12__0__PORT 12u
#define P12__0__PRT CYREG_PRT12_PRT
#define P12__0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P12__0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P12__0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P12__0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P12__0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P12__0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P12__0__PS CYREG_PRT12_PS
#define P12__0__SHIFT 0u
#define P12__0__SIO_CFG CYREG_PRT12_SIO_CFG
#define P12__0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P12__0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P12__0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P12__0__SLW CYREG_PRT12_SLW
#define P12__1__AG CYREG_PRT12_AG
#define P12__1__BIE CYREG_PRT12_BIE
#define P12__1__BIT_MASK CYREG_PRT12_BIT_MASK
#define P12__1__BYP CYREG_PRT12_BYP
#define P12__1__DM0 CYREG_PRT12_DM0
#define P12__1__DM1 CYREG_PRT12_DM1
#define P12__1__DM2 CYREG_PRT12_DM2
#define P12__1__DR CYREG_PRT12_DR
#define P12__1__INP_DIS CYREG_PRT12_INP_DIS
#define P12__1__INTTYPE CYREG_PICU12_INTTYPE1
#define P12__1__MASK 0x02u
#define P12__1__PC CYREG_PRT12_PC1
#define P12__1__PORT 12u
#define P12__1__PRT CYREG_PRT12_PRT
#define P12__1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P12__1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P12__1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P12__1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P12__1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P12__1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P12__1__PS CYREG_PRT12_PS
#define P12__1__SHIFT 1u
#define P12__1__SIO_CFG CYREG_PRT12_SIO_CFG
#define P12__1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P12__1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P12__1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P12__1__SLW CYREG_PRT12_SLW
#define P12__2__AG CYREG_PRT12_AG
#define P12__2__BIE CYREG_PRT12_BIE
#define P12__2__BIT_MASK CYREG_PRT12_BIT_MASK
#define P12__2__BYP CYREG_PRT12_BYP
#define P12__2__DM0 CYREG_PRT12_DM0
#define P12__2__DM1 CYREG_PRT12_DM1
#define P12__2__DM2 CYREG_PRT12_DM2
#define P12__2__DR CYREG_PRT12_DR
#define P12__2__INP_DIS CYREG_PRT12_INP_DIS
#define P12__2__INTTYPE CYREG_PICU12_INTTYPE2
#define P12__2__MASK 0x04u
#define P12__2__PC CYREG_PRT12_PC2
#define P12__2__PORT 12u
#define P12__2__PRT CYREG_PRT12_PRT
#define P12__2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P12__2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P12__2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P12__2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P12__2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P12__2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P12__2__PS CYREG_PRT12_PS
#define P12__2__SHIFT 2u
#define P12__2__SIO_CFG CYREG_PRT12_SIO_CFG
#define P12__2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P12__2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P12__2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P12__2__SLW CYREG_PRT12_SLW
#define P12__3__AG CYREG_PRT12_AG
#define P12__3__BIE CYREG_PRT12_BIE
#define P12__3__BIT_MASK CYREG_PRT12_BIT_MASK
#define P12__3__BYP CYREG_PRT12_BYP
#define P12__3__DM0 CYREG_PRT12_DM0
#define P12__3__DM1 CYREG_PRT12_DM1
#define P12__3__DM2 CYREG_PRT12_DM2
#define P12__3__DR CYREG_PRT12_DR
#define P12__3__INP_DIS CYREG_PRT12_INP_DIS
#define P12__3__INTTYPE CYREG_PICU12_INTTYPE3
#define P12__3__MASK 0x08u
#define P12__3__PC CYREG_PRT12_PC3
#define P12__3__PORT 12u
#define P12__3__PRT CYREG_PRT12_PRT
#define P12__3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P12__3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P12__3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P12__3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P12__3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P12__3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P12__3__PS CYREG_PRT12_PS
#define P12__3__SHIFT 3u
#define P12__3__SIO_CFG CYREG_PRT12_SIO_CFG
#define P12__3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P12__3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P12__3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P12__3__SLW CYREG_PRT12_SLW
#define P12__4__AG CYREG_PRT1_AG
#define P12__4__AMUX CYREG_PRT1_AMUX
#define P12__4__BIE CYREG_PRT1_BIE
#define P12__4__BIT_MASK CYREG_PRT1_BIT_MASK
#define P12__4__BYP CYREG_PRT1_BYP
#define P12__4__CTL CYREG_PRT1_CTL
#define P12__4__DM0 CYREG_PRT1_DM0
#define P12__4__DM1 CYREG_PRT1_DM1
#define P12__4__DM2 CYREG_PRT1_DM2
#define P12__4__DR CYREG_PRT1_DR
#define P12__4__INP_DIS CYREG_PRT1_INP_DIS
#define P12__4__INTTYPE CYREG_PICU1_INTTYPE7
#define P12__4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define P12__4__LCD_EN CYREG_PRT1_LCD_EN
#define P12__4__MASK 0x80u
#define P12__4__PC CYREG_PRT1_PC7
#define P12__4__PORT 1u
#define P12__4__PRT CYREG_PRT1_PRT
#define P12__4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define P12__4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define P12__4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define P12__4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define P12__4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define P12__4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define P12__4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define P12__4__PS CYREG_PRT1_PS
#define P12__4__SHIFT 7u
#define P12__4__SLW CYREG_PRT1_SLW
#define P12__5__AG CYREG_PRT1_AG
#define P12__5__AMUX CYREG_PRT1_AMUX
#define P12__5__BIE CYREG_PRT1_BIE
#define P12__5__BIT_MASK CYREG_PRT1_BIT_MASK
#define P12__5__BYP CYREG_PRT1_BYP
#define P12__5__CTL CYREG_PRT1_CTL
#define P12__5__DM0 CYREG_PRT1_DM0
#define P12__5__DM1 CYREG_PRT1_DM1
#define P12__5__DM2 CYREG_PRT1_DM2
#define P12__5__DR CYREG_PRT1_DR
#define P12__5__INP_DIS CYREG_PRT1_INP_DIS
#define P12__5__INTTYPE CYREG_PICU1_INTTYPE5
#define P12__5__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define P12__5__LCD_EN CYREG_PRT1_LCD_EN
#define P12__5__MASK 0x20u
#define P12__5__PC CYREG_PRT1_PC5
#define P12__5__PORT 1u
#define P12__5__PRT CYREG_PRT1_PRT
#define P12__5__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define P12__5__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define P12__5__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define P12__5__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define P12__5__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define P12__5__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define P12__5__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define P12__5__PS CYREG_PRT1_PS
#define P12__5__SHIFT 5u
#define P12__5__SLW CYREG_PRT1_SLW
#define P12__6__AG CYREG_PRT12_AG
#define P12__6__BIE CYREG_PRT12_BIE
#define P12__6__BIT_MASK CYREG_PRT12_BIT_MASK
#define P12__6__BYP CYREG_PRT12_BYP
#define P12__6__DM0 CYREG_PRT12_DM0
#define P12__6__DM1 CYREG_PRT12_DM1
#define P12__6__DM2 CYREG_PRT12_DM2
#define P12__6__DR CYREG_PRT12_DR
#define P12__6__INP_DIS CYREG_PRT12_INP_DIS
#define P12__6__INTTYPE CYREG_PICU12_INTTYPE6
#define P12__6__MASK 0x40u
#define P12__6__PC CYREG_PRT12_PC6
#define P12__6__PORT 12u
#define P12__6__PRT CYREG_PRT12_PRT
#define P12__6__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P12__6__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P12__6__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P12__6__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P12__6__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P12__6__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P12__6__PS CYREG_PRT12_PS
#define P12__6__SHIFT 6u
#define P12__6__SIO_CFG CYREG_PRT12_SIO_CFG
#define P12__6__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P12__6__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P12__6__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P12__6__SLW CYREG_PRT12_SLW
#define P12__7__AG CYREG_PRT12_AG
#define P12__7__BIE CYREG_PRT12_BIE
#define P12__7__BIT_MASK CYREG_PRT12_BIT_MASK
#define P12__7__BYP CYREG_PRT12_BYP
#define P12__7__DM0 CYREG_PRT12_DM0
#define P12__7__DM1 CYREG_PRT12_DM1
#define P12__7__DM2 CYREG_PRT12_DM2
#define P12__7__DR CYREG_PRT12_DR
#define P12__7__INP_DIS CYREG_PRT12_INP_DIS
#define P12__7__INTTYPE CYREG_PICU12_INTTYPE7
#define P12__7__MASK 0x80u
#define P12__7__PC CYREG_PRT12_PC7
#define P12__7__PORT 12u
#define P12__7__PRT CYREG_PRT12_PRT
#define P12__7__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P12__7__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P12__7__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P12__7__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P12__7__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P12__7__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P12__7__PS CYREG_PRT12_PS
#define P12__7__SHIFT 7u
#define P12__7__SIO_CFG CYREG_PRT12_SIO_CFG
#define P12__7__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P12__7__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P12__7__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P12__7__SLW CYREG_PRT12_SLW

/* PRS */
#define PRS_b0_PRSdp_a__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define PRS_b0_PRSdp_a__A0_REG CYREG_B1_UDB11_A0
#define PRS_b0_PRSdp_a__A1_REG CYREG_B1_UDB11_A1
#define PRS_b0_PRSdp_a__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define PRS_b0_PRSdp_a__D0_REG CYREG_B1_UDB11_D0
#define PRS_b0_PRSdp_a__D1_REG CYREG_B1_UDB11_D1
#define PRS_b0_PRSdp_a__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PRS_b0_PRSdp_a__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define PRS_b0_PRSdp_a__F0_REG CYREG_B1_UDB11_F0
#define PRS_b0_PRSdp_a__F1_REG CYREG_B1_UDB11_F1
#define PRS_b0_PRSdp_a__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PRS_b0_PRSdp_a__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PRS_b0_PRSdp_a_PO__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PRS_b0_PRSdp_a_PO__CONTROL_REG CYREG_B1_UDB11_CTL
#define PRS_b0_PRSdp_a_PO__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define PRS_b0_PRSdp_a_PO__COUNT_REG CYREG_B1_UDB11_CTL
#define PRS_b0_PRSdp_a_PO__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define PRS_b0_PRSdp_a_PO__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PRS_b0_PRSdp_a_PO__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PRS_b0_PRSdp_a_PO__PERIOD_REG CYREG_B1_UDB11_MSK
#define PRS_ClkSp_CtrlReg__0__MASK 0x01u
#define PRS_ClkSp_CtrlReg__0__POS 0
#define PRS_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PRS_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define PRS_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define PRS_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define PRS_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define PRS_ClkSp_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define PRS_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define PRS_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define PRS_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define PRS_ClkSp_CtrlReg__2__MASK 0x04u
#define PRS_ClkSp_CtrlReg__2__POS 2
#define PRS_ClkSp_CtrlReg__3__MASK 0x08u
#define PRS_ClkSp_CtrlReg__3__POS 3
#define PRS_ClkSp_CtrlReg__4__MASK 0x10u
#define PRS_ClkSp_CtrlReg__4__POS 4
#define PRS_ClkSp_CtrlReg__5__MASK 0x20u
#define PRS_ClkSp_CtrlReg__5__POS 5
#define PRS_ClkSp_CtrlReg__6__MASK 0x40u
#define PRS_ClkSp_CtrlReg__6__POS 6
#define PRS_ClkSp_CtrlReg__7__MASK 0x80u
#define PRS_ClkSp_CtrlReg__7__POS 7
#define PRS_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PRS_ClkSp_CtrlReg__CONTROL_REG CYREG_B1_UDB08_CTL
#define PRS_ClkSp_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define PRS_ClkSp_CtrlReg__COUNT_REG CYREG_B1_UDB08_CTL
#define PRS_ClkSp_CtrlReg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define PRS_ClkSp_CtrlReg__MASK 0xFDu
#define PRS_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define PRS_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define PRS_ClkSp_CtrlReg__PERIOD_REG CYREG_B1_UDB08_MSK
#define PRS_Sts_StsReg__3__MASK 0x08u
#define PRS_Sts_StsReg__3__POS 3
#define PRS_Sts_StsReg__4__MASK 0x10u
#define PRS_Sts_StsReg__4__POS 4
#define PRS_Sts_StsReg__5__MASK 0x20u
#define PRS_Sts_StsReg__5__POS 5
#define PRS_Sts_StsReg__6__MASK 0x40u
#define PRS_Sts_StsReg__6__POS 6
#define PRS_Sts_StsReg__7__MASK 0x80u
#define PRS_Sts_StsReg__7__POS 7
#define PRS_Sts_StsReg__MASK 0xF8u
#define PRS_Sts_StsReg__MASK_REG CYREG_B1_UDB11_MSK
#define PRS_Sts_StsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PRS_Sts_StsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PRS_Sts_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PRS_Sts_StsReg__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define PRS_Sts_StsReg__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define PRS_Sts_StsReg__STATUS_REG CYREG_B1_UDB11_ST

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB12_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB12_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB09_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB10_ST

/* UART_Clock */
#define UART_Clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_Clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_Clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_Clock__CFG2_SRC_SEL_MASK 0x07u
#define UART_Clock__INDEX 0x00u
#define UART_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_Clock__PM_ACT_MSK 0x01u
#define UART_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_Clock__PM_STBY_MSK 0x01u

/* UART_RXInternalInterrupt */
#define UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_RXInternalInterrupt__INTC_MASK 0x08u
#define UART_RXInternalInterrupt__INTC_NUMBER 3u
#define UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_TXInternalInterrupt */
#define UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_TXInternalInterrupt__INTC_MASK 0x10u
#define UART_TXInternalInterrupt__INTC_NUMBER 4u
#define UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM_1_PWMUDB */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_1_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB06_ST
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL

/* PWM_2_PWMUDB */
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define PWM_2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_2_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_2_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define PWM_2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_2_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB09_A0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB09_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB09_D0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB09_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB09_F0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB09_F1

/* PWM_3_PWMUDB */
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_3_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define PWM_3_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_3_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_3_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_3_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define PWM_3_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_3_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_3_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_3_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_3_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_3_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define PWM_3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define PWM_3_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define PWM_3_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB07_A0
#define PWM_3_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB07_A1
#define PWM_3_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define PWM_3_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB07_D0
#define PWM_3_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB07_D1
#define PWM_3_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_3_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define PWM_3_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB07_F0
#define PWM_3_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB07_F1
#define PWM_3_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_3_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* HW_INT */
#define HW_INT__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define HW_INT__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define HW_INT__INTC_MASK 0x40u
#define HW_INT__INTC_NUMBER 6u
#define HW_INT__INTC_PRIOR_NUM 7u
#define HW_INT__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define HW_INT__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define HW_INT__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SPIM_0_BSPIM */
#define SPIM_0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPIM_0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SPIM_0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SPIM_0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SPIM_0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SPIM_0_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define SPIM_0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SPIM_0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define SPIM_0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SPIM_0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPIM_0_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB07_CTL
#define SPIM_0_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define SPIM_0_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB07_CTL
#define SPIM_0_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define SPIM_0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_0_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB07_MSK
#define SPIM_0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPIM_0_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define SPIM_0_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB07_MSK
#define SPIM_0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPIM_0_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define SPIM_0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define SPIM_0_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB07_ST
#define SPIM_0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPIM_0_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define SPIM_0_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_0_BSPIM_RxStsReg__4__POS 4
#define SPIM_0_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_0_BSPIM_RxStsReg__5__POS 5
#define SPIM_0_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_0_BSPIM_RxStsReg__6__POS 6
#define SPIM_0_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_0_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB07_MSK
#define SPIM_0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPIM_0_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB07_ST
#define SPIM_0_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define SPIM_0_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define SPIM_0_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define SPIM_0_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define SPIM_0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SPIM_0_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define SPIM_0_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define SPIM_0_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define SPIM_0_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB08_A0
#define SPIM_0_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB08_A1
#define SPIM_0_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define SPIM_0_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB08_D0
#define SPIM_0_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB08_D1
#define SPIM_0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SPIM_0_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define SPIM_0_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB08_F0
#define SPIM_0_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB08_F1
#define SPIM_0_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_0_BSPIM_TxStsReg__0__POS 0
#define SPIM_0_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_0_BSPIM_TxStsReg__1__POS 1
#define SPIM_0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define SPIM_0_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define SPIM_0_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_0_BSPIM_TxStsReg__2__POS 2
#define SPIM_0_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_0_BSPIM_TxStsReg__3__POS 3
#define SPIM_0_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_0_BSPIM_TxStsReg__4__POS 4
#define SPIM_0_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_0_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB11_MSK
#define SPIM_0_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define SPIM_0_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define SPIM_0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define SPIM_0_BSPIM_TxStsReg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define SPIM_0_BSPIM_TxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define SPIM_0_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB11_ST

/* SPIM_1_BSPIM */
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB00_CTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB00_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB00_MSK
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define SPIM_1_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB00_MSK
#define SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB00_ST
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define SPIM_1_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_RxStsReg__4__POS 4
#define SPIM_1_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_1_BSPIM_RxStsReg__5__POS 5
#define SPIM_1_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_1_BSPIM_RxStsReg__6__POS 6
#define SPIM_1_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_1_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB14_MSK
#define SPIM_1_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define SPIM_1_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB14_ST
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB00_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB00_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB00_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB00_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB00_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB00_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_1_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_1_BSPIM_TxStsReg__0__POS 0
#define SPIM_1_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_1_BSPIM_TxStsReg__1__POS 1
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define SPIM_1_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_1_BSPIM_TxStsReg__2__POS 2
#define SPIM_1_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_1_BSPIM_TxStsReg__3__POS 3
#define SPIM_1_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_TxStsReg__4__POS 4
#define SPIM_1_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_1_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB01_MSK
#define SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define SPIM_1_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB01_ST

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x05u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x20u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x20u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x06u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x40u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x40u

/* Clock_5 */
#define Clock_5__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_5__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_5__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_5__CFG2_SRC_SEL_MASK 0x07u
#define Clock_5__INDEX 0x04u
#define Clock_5__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_5__PM_ACT_MSK 0x10u
#define Clock_5__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_5__PM_STBY_MSK 0x10u

/* USBUART_arb_int */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_Dm */
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW

/* USBUART_Dp */
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x20u
#define USBUART_ep_1__INTC_NUMBER 5u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x80u
#define USBUART_ep_2__INTC_NUMBER 7u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x100u
#define USBUART_ep_3__INTC_NUMBER 8u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_USB */
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Clock_12 */
#define Clock_12__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_12__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_12__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_12__CFG2_SRC_SEL_MASK 0x07u
#define Clock_12__INDEX 0x03u
#define Clock_12__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_12__PM_ACT_MSK 0x08u
#define Clock_12__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_12__PM_STBY_MSK 0x08u

/* D10_Ctrl */
#define D10_Ctrl_Sync_ctrl_reg__0__MASK 0x01u
#define D10_Ctrl_Sync_ctrl_reg__0__POS 0
#define D10_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define D10_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define D10_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define D10_Ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define D10_Ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define D10_Ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define D10_Ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define D10_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define D10_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define D10_Ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define D10_Ctrl_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB04_CTL
#define D10_Ctrl_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define D10_Ctrl_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB04_CTL
#define D10_Ctrl_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define D10_Ctrl_Sync_ctrl_reg__MASK 0x01u
#define D10_Ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define D10_Ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define D10_Ctrl_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB04_MSK

/* D11_Ctrl */
#define D11_Ctrl_Sync_ctrl_reg__0__MASK 0x01u
#define D11_Ctrl_Sync_ctrl_reg__0__POS 0
#define D11_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define D11_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define D11_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define D11_Ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define D11_Ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define D11_Ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define D11_Ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define D11_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define D11_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define D11_Ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define D11_Ctrl_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define D11_Ctrl_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define D11_Ctrl_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define D11_Ctrl_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define D11_Ctrl_Sync_ctrl_reg__MASK 0x01u
#define D11_Ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define D11_Ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define D11_Ctrl_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* ToneTimer_TimerHW */
#define ToneTimer_TimerHW__CAP0 CYREG_TMR1_CAP0
#define ToneTimer_TimerHW__CAP1 CYREG_TMR1_CAP1
#define ToneTimer_TimerHW__CFG0 CYREG_TMR1_CFG0
#define ToneTimer_TimerHW__CFG1 CYREG_TMR1_CFG1
#define ToneTimer_TimerHW__CFG2 CYREG_TMR1_CFG2
#define ToneTimer_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define ToneTimer_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define ToneTimer_TimerHW__PER0 CYREG_TMR1_PER0
#define ToneTimer_TimerHW__PER1 CYREG_TMR1_PER1
#define ToneTimer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define ToneTimer_TimerHW__PM_ACT_MSK 0x02u
#define ToneTimer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define ToneTimer_TimerHW__PM_STBY_MSK 0x02u
#define ToneTimer_TimerHW__RT0 CYREG_TMR1_RT0
#define ToneTimer_TimerHW__RT1 CYREG_TMR1_RT1
#define ToneTimer_TimerHW__SR0 CYREG_TMR1_SR0

/* UserButton */
#define UserButton__0__INTTYPE CYREG_PICU1_INTTYPE2
#define UserButton__0__MASK 0x04u
#define UserButton__0__PC CYREG_PRT1_PC2
#define UserButton__0__PORT 1u
#define UserButton__0__SHIFT 2u
#define UserButton__AG CYREG_PRT1_AG
#define UserButton__AMUX CYREG_PRT1_AMUX
#define UserButton__BIE CYREG_PRT1_BIE
#define UserButton__BIT_MASK CYREG_PRT1_BIT_MASK
#define UserButton__BYP CYREG_PRT1_BYP
#define UserButton__CTL CYREG_PRT1_CTL
#define UserButton__DM0 CYREG_PRT1_DM0
#define UserButton__DM1 CYREG_PRT1_DM1
#define UserButton__DM2 CYREG_PRT1_DM2
#define UserButton__DR CYREG_PRT1_DR
#define UserButton__INP_DIS CYREG_PRT1_INP_DIS
#define UserButton__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define UserButton__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define UserButton__LCD_EN CYREG_PRT1_LCD_EN
#define UserButton__MASK 0x04u
#define UserButton__PORT 1u
#define UserButton__PRT CYREG_PRT1_PRT
#define UserButton__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define UserButton__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define UserButton__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define UserButton__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define UserButton__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define UserButton__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define UserButton__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define UserButton__PS CYREG_PRT1_PS
#define UserButton__SHIFT 2u
#define UserButton__SLW CYREG_PRT1_SLW

/* SPI_Clock_In */
#define SPI_Clock_In__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SPI_Clock_In__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SPI_Clock_In__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SPI_Clock_In__CFG2_SRC_SEL_MASK 0x07u
#define SPI_Clock_In__INDEX 0x01u
#define SPI_Clock_In__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI_Clock_In__PM_ACT_MSK 0x02u
#define SPI_Clock_In__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI_Clock_In__PM_STBY_MSK 0x02u

/* SPI_Mode_Reg */
#define SPI_Mode_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define SPI_Mode_Reg_Sync_ctrl_reg__0__POS 0
#define SPI_Mode_Reg_Sync_ctrl_reg__1__MASK 0x02u
#define SPI_Mode_Reg_Sync_ctrl_reg__1__POS 1
#define SPI_Mode_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define SPI_Mode_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB15_CTL
#define SPI_Mode_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define SPI_Mode_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB15_CTL
#define SPI_Mode_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define SPI_Mode_Reg_Sync_ctrl_reg__MASK 0x03u
#define SPI_Mode_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define SPI_Mode_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define SPI_Mode_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB15_MSK

/* ServoCounter_CounterUDB */
#define ServoCounter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define ServoCounter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define ServoCounter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define ServoCounter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define ServoCounter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define ServoCounter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define ServoCounter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define ServoCounter_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define ServoCounter_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB04_A0
#define ServoCounter_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB04_A1
#define ServoCounter_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define ServoCounter_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB04_D0
#define ServoCounter_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB04_D1
#define ServoCounter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define ServoCounter_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define ServoCounter_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB04_F0
#define ServoCounter_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB04_F1
#define ServoCounter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define ServoCounter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define ServoCounter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define ServoCounter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define ServoCounter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define ServoCounter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define ServoCounter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define ServoCounter_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define ServoCounter_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB05_A0
#define ServoCounter_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB05_A1
#define ServoCounter_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define ServoCounter_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB05_D0
#define ServoCounter_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB05_D1
#define ServoCounter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define ServoCounter_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define ServoCounter_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB05_F0
#define ServoCounter_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB05_F1
#define ServoCounter_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ServoCounter_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ServoCounter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define ServoCounter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define ServoCounter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define ServoCounter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define ServoCounter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define ServoCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define ServoCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define ServoCounter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define ServoCounter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define ServoCounter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define ServoCounter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define ServoCounter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define ServoCounter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define ServoCounter_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define ServoCounter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define ServoCounter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ServoCounter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ServoCounter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define ServoCounter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define ServoCounter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define ServoCounter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB05_ST

/* Micros_Counter_CounterUDB */
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B0_UDB12_A0
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B0_UDB12_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B0_UDB12_D0
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B0_UDB12_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B0_UDB12_F0
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B0_UDB12_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B0_UDB13_A0
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B0_UDB13_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B0_UDB13_D0
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B0_UDB13_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B0_UDB13_F0
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B0_UDB13_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B0_UDB14_A0
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B0_UDB14_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B0_UDB14_D0
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B0_UDB14_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B0_UDB14_F0
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B0_UDB14_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B0_UDB15_A0
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B0_UDB15_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B0_UDB15_D0
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B0_UDB15_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B0_UDB15_F0
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B0_UDB15_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB15_ST

/* Millis_Counter_CounterUDB */
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B0_UDB02_A0
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B0_UDB02_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B0_UDB02_D0
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B0_UDB02_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B0_UDB02_F0
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B0_UDB02_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B0_UDB03_A0
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B0_UDB03_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B0_UDB03_D0
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B0_UDB03_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B0_UDB03_F0
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B0_UDB03_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B0_UDB04_A0
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B0_UDB04_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B0_UDB04_D0
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B0_UDB04_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B0_UDB04_F0
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B0_UDB04_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B0_UDB05_A0
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B0_UDB05_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B0_UDB05_D0
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B0_UDB05_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B0_UDB05_F0
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B0_UDB05_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB02_ST

/* ServoInterrupt */
#define ServoInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ServoInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ServoInterrupt__INTC_MASK 0x02u
#define ServoInterrupt__INTC_NUMBER 1u
#define ServoInterrupt__INTC_PRIOR_NUM 7u
#define ServoInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ServoInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ServoInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Tone_Interrupt */
#define Tone_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Tone_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Tone_Interrupt__INTC_MASK 0x40000u
#define Tone_Interrupt__INTC_NUMBER 18u
#define Tone_Interrupt__INTC_PRIOR_NUM 7u
#define Tone_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_18
#define Tone_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Tone_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* BootloaderResetTimer_TimerHW */
#define BootloaderResetTimer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define BootloaderResetTimer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define BootloaderResetTimer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define BootloaderResetTimer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define BootloaderResetTimer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define BootloaderResetTimer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define BootloaderResetTimer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define BootloaderResetTimer_TimerHW__PER0 CYREG_TMR0_PER0
#define BootloaderResetTimer_TimerHW__PER1 CYREG_TMR0_PER1
#define BootloaderResetTimer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define BootloaderResetTimer_TimerHW__PM_ACT_MSK 0x01u
#define BootloaderResetTimer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define BootloaderResetTimer_TimerHW__PM_STBY_MSK 0x01u
#define BootloaderResetTimer_TimerHW__RT0 CYREG_TMR0_RT0
#define BootloaderResetTimer_TimerHW__RT1 CYREG_TMR0_RT1
#define BootloaderResetTimer_TimerHW__SR0 CYREG_TMR0_SR0

/* BootloaderResetInterrupt */
#define BootloaderResetInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define BootloaderResetInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define BootloaderResetInterrupt__INTC_MASK 0x01u
#define BootloaderResetInterrupt__INTC_NUMBER 0u
#define BootloaderResetInterrupt__INTC_PRIOR_NUM 7u
#define BootloaderResetInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define BootloaderResetInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define BootloaderResetInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "FreeSoC2"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E160069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 0
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_UNCOMPRESSED
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x4000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000801Eu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
