#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Dec 01 11:04:30 2016
# Process ID: 5516
# Current directory: C:/Users/Jay/Documents/Senior_Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1152 C:\Users\Jay\Documents\Senior_Design\Senior_Design.xpr
# Log file: C:/Users/Jay/Documents/Senior_Design/vivado.log
# Journal file: C:/Users/Jay/Documents/Senior_Design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jay/Documents/Senior_Design/Senior_Design.xpr
INFO: [Project 1-313] Project file moved from 'F:/Keon/University/Senior_Design' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 790.141 ; gain = 133.902
update_compile_order -fileset sources_1
set_property -name {xsim.simulate.runtime} -value {1us} -objects [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=32,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 11:05:51 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 794.426 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=32,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 11:09:25 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 806.336 ; gain = 3.121
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 11:11:37 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 823.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 11:16:17 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 825.039 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 650 ns
save_wave_config {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 11:29:11 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 861.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 11:33:15 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 861.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 11:37:07 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 861.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 11:38:01 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 861.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 11:50:18 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 861.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
ERROR: [VRFC 10-704] formal read_clk has no actual or default value [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:31]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:10]
INFO: [VRFC 10-240] VHDL file C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 12:26:34 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 864.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 12:30:23 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
WARNING: Simulation object /logic_analyser_tb/uut/u_fifo/read_clk was not found in the design.
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 870.309 ; gain = 0.000
save_wave_config {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 12:31:33 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
WARNING: Simulation object /logic_analyser_tb/uut/u_fifo/effective_read_clk was not found in the design.
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 871.352 ; gain = 0.000
save_wave_config {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 12:32:05 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 871.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <clk_sel> does not exist in entity <clk_generator>.  Please compare the definition of block <clk_generator> to its component declaration and its instantion to detect the mismatch. [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:38]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit logic_analyser_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 12:54:38 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
WARNING: Simulation object /logic_analyser_tb/uut/u_clk_gen/clk_sel was not found in the design.
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 871.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=2)\]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 13:00:27 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
WARNING: Simulation object /logic_analyser_tb/uut/u_clk_gen/clk_sel was not found in the design.
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 880.309 ; gain = 0.000
set_property flow {Vivado Implementation 2016} [get_runs impl_1]
create_run impl_2 -parent_run synth_1 -flow {Vivado Implementation 2016} -strategy {Vivado Implementation Defaults}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7k70tfbv676-1
current_run [get_runs impl_2]
set_property target_language VHDL [current_project]
close [ open C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd w ]
add_files C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: logic_analyser
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:10:13 ; elapsed = 03:03:47 . Memory (MB): peak = 944.090 ; gain = 736.863
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'logic_analyser' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:17]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'clk_generator' declared at 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:6' bound to instance 'u_clk_gen' of component 'clk_generator' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:69]
INFO: [Synth 8-638] synthesizing module 'clk_generator' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:16]
	Parameter N bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'clk_by_N' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'clk_generator' (1#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:16]
	Parameter num_of_inputs bound to: 4 - type: integer 
	Parameter buffer_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'input_buffer' declared at 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:7' bound to instance 'u_buffer' of component 'Input_Buffer' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:79]
INFO: [Synth 8-638] synthesizing module 'input_buffer' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:24]
	Parameter num_of_inputs bound to: 4 - type: integer 
	Parameter buffer_width bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'zero_buffer' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'input_buffer' (2#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:24]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:5' bound to instance 'u_fifo' of component 'FIFO' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:94]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:19]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 64 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:36]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (3#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:19]
ERROR: [Synth 8-549] port width mismatch for port 'data_in': port width = 64, actual width = 4 [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:102]
ERROR: [Synth 8-549] port width mismatch for port 'data_out': port width = 64, actual width = 4 [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:103]
ERROR: [Synth 8-285] failed synthesizing module 'logic_analyser' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:10:14 ; elapsed = 03:03:48 . Memory (MB): peak = 965.559 ; gain = 758.332
---------------------------------------------------------------------------------
RTL Elaboration failed
10 Infos, 4 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: logic_analyser
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:10:21 ; elapsed = 03:04:27 . Memory (MB): peak = 965.559 ; gain = 758.332
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'logic_analyser' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:17]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'clk_generator' declared at 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:6' bound to instance 'u_clk_gen' of component 'clk_generator' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:69]
INFO: [Synth 8-638] synthesizing module 'clk_generator' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:16]
	Parameter N bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'clk_by_N' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'clk_generator' (1#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:16]
	Parameter num_of_inputs bound to: 4 - type: integer 
	Parameter buffer_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'input_buffer' declared at 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:7' bound to instance 'u_buffer' of component 'Input_Buffer' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:79]
INFO: [Synth 8-638] synthesizing module 'input_buffer' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:24]
	Parameter num_of_inputs bound to: 4 - type: integer 
	Parameter buffer_width bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'zero_buffer' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'input_buffer' (2#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:24]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:5' bound to instance 'u_fifo' of component 'FIFO' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:94]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:19]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 64 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:36]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (3#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:19]
ERROR: [Synth 8-549] port width mismatch for port 'data_out': port width = 64, actual width = 4 [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:103]
ERROR: [Synth 8-285] failed synthesizing module 'logic_analyser' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:10:22 ; elapsed = 03:04:28 . Memory (MB): peak = 966.656 ; gain = 759.430
---------------------------------------------------------------------------------
RTL Elaboration failed
10 Infos, 4 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: logic_analyser
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:10:44 ; elapsed = 03:09:58 . Memory (MB): peak = 966.656 ; gain = 759.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'logic_analyser' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:25]
	Parameter clk_division_factor bound to: 2 - type: integer 
	Parameter n_of_inputs bound to: 4 - type: integer 
	Parameter b_width bound to: 16 - type: integer 
	Parameter fifo_mem_size bound to: 8 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'clk_generator' declared at 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:6' bound to instance 'u_clk_gen' of component 'clk_generator' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:73]
INFO: [Synth 8-638] synthesizing module 'clk_generator' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:16]
	Parameter N bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'clk_by_N' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'clk_generator' (1#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:16]
	Parameter num_of_inputs bound to: 4 - type: integer 
	Parameter buffer_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'input_buffer' declared at 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:7' bound to instance 'u_buffer' of component 'Input_Buffer' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:83]
INFO: [Synth 8-638] synthesizing module 'input_buffer' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:24]
	Parameter num_of_inputs bound to: 4 - type: integer 
	Parameter buffer_width bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'zero_buffer' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'input_buffer' (2#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:24]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:5' bound to instance 'u_fifo' of component 'FIFO' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:98]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:19]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 64 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:36]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (3#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'logic_analyser' (4#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:25]
WARNING: [Synth 8-3331] design logic_analyser has unconnected port clk_sel[1]
WARNING: [Synth 8-3331] design logic_analyser has unconnected port clk_sel[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:10:45 ; elapsed = 03:09:59 . Memory (MB): peak = 969.719 ; gain = 762.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:10:45 ; elapsed = 03:09:59 . Memory (MB): peak = 969.719 ; gain = 762.492
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports fpga_clk]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_ports fpga_clk]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'divided_clk'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:566]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:566]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'A5' is not a valid site or package pin name. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-69] Command failed: 'B4' is not a valid site or package pin name. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:578]
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:10:58 ; elapsed = 03:10:13 . Memory (MB): peak = 1256.637 ; gain = 1049.410
15 Infos, 15 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1256.637 ; gain = 289.980
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
ERROR: [VRFC 10-719] formal port/generic <clk_sel> is not declared in <logic_analyser> [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:38]
ERROR: [VRFC 10-704] formal data_in has no actual or default value [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:34]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:10]
INFO: [VRFC 10-240] VHDL file C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 4 elements ; formal data_out expects 12 [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:39]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit logic_analyser_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
ERROR: [VRFC 10-1412] syntax error near std_logic_vector [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:30]
ERROR: [VRFC 10-91] b_width is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:31]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:39]
ERROR: [VRFC 10-91] data_out is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:40]
ERROR: [VRFC 10-283] actual of formal out port data_out cannot be an expression [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:40]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:96]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:98]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:100]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:102]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:104]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:106]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:108]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:110]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:112]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:114]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:116]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:118]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:120]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:10]
INFO: [VRFC 10-240] VHDL file C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
ERROR: [VRFC 10-1412] syntax error near std_logic_vector [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:33]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:42]
ERROR: [VRFC 10-91] data_out is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:43]
ERROR: [VRFC 10-283] actual of formal out port data_out cannot be an expression [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:43]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:99]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:101]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:103]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:105]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:107]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:109]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:111]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:113]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:115]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:117]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:119]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:121]
ERROR: [VRFC 10-91] data_in is not declared [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:123]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:10]
INFO: [VRFC 10-240] VHDL file C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:29]
ERROR: [VRFC 10-664] expression has 4 elements ; expected 3 [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit logic_analyser_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:29]
ERROR: [VRFC 10-664] expression has 4 elements ; expected 7 [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit logic_analyser_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:29]
ERROR: [VRFC 10-664] expression has 4 elements ; expected 7 [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit logic_analyser_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:29]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=28)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(b_width=7)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 14:36:59 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
WARNING: Simulation object /logic_analyser_tb/uut/u_clk_gen/clk_sel was not found in the design.
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
ERROR: Array sizes do not match, left array has 7 elements, right array has 4 elements
Time: 70 ns  Iteration: 3  Process: /logic_analyser_tb/uut/u_buffer/read_from_buffer
  File: C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd

HDL Line: C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:29]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=28)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(b_width=7)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 14:41:02 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
WARNING: Simulation object /logic_analyser_tb/uut/u_clk_gen/clk_sel was not found in the design.
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
set_property -name {xsim.simulate.runtime} -value {10us} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:29]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=28)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(b_width=7)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 14:44:07 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
WARNING: Simulation object /logic_analyser_tb/uut/u_clk_gen/clk_sel was not found in the design.
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.180 ; gain = 0.000
save_wave_config {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:29]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=28)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(b_width=7)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 14:47:19 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.180 ; gain = 0.000
save_wave_config {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:29]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=28)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(b_width=7)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 14:50:51 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.180 ; gain = 0.000
save_wave_config {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:29]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=28)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(b_width=7)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 14:54:17 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.180 ; gain = 0.000
save_wave_config {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:29]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=28)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(b_width=7)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 14:58:21 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:29]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=28)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(b_width=7)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 14:59:38 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
ERROR: Index 7 out of bound 0 to 6
Time: 75 ns  Iteration: 1  Process: /logic_analyser_tb/uut/u_buffer/write_to_buffer
  File: C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd

HDL Line: C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:29]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=28)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(b_width=7)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 15:00:25 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:29]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=28)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(b_width=7)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 15:02:09 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:29]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=28)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(b_width=7)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 15:02:49 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:29]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=28)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(b_width=7)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 15:14:25 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:30]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=28)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(b_width=7)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 15:29:27 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.180 ; gain = 0.000
save_wave_config {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:30]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=28)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(b_width=7)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 15:29:53 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.180 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:16:24 ; elapsed = 08:54:35 . Memory (MB): peak = 1283.180 ; gain = 1075.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'logic_analyser' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:22]
	Parameter n_of_inputs bound to: 4 - type: integer 
	Parameter b_width bound to: 3 - type: integer 
	Parameter fifo_mem_size bound to: 8 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'clk_generator' declared at 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:6' bound to instance 'u_clk_gen' of component 'clk_generator' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:73]
INFO: [Synth 8-638] synthesizing module 'clk_generator' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:16]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_generator' (1#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:16]
	Parameter num_of_inputs bound to: 4 - type: integer 
	Parameter buffer_width bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'input_buffer' declared at 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:7' bound to instance 'u_buffer' of component 'Input_Buffer' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:83]
INFO: [Synth 8-638] synthesizing module 'input_buffer' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:25]
	Parameter num_of_inputs bound to: 4 - type: integer 
	Parameter buffer_width bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:37]
WARNING: [Synth 8-614] signal 'zero_buffer' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:37]
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'input_buffer' (2#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:25]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:5' bound to instance 'u_fifo' of component 'FIFO' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:99]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:20]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 12 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (3#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'logic_analyser' (4#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:16:25 ; elapsed = 08:54:36 . Memory (MB): peak = 1299.211 ; gain = 1091.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:16:25 ; elapsed = 08:54:36 . Memory (MB): peak = 1299.211 ; gain = 1091.984
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports fpga_clk]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_ports fpga_clk]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'divided_clk'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:566]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:566]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[0]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:577]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[1]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:578]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:578]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1367.359 ; gain = 84.180
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:30]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=28)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(b_width=7)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 21:55:24 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1367.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:30]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=16)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=256,mem_width=64)...]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(b_width=16,fifo_...]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 22:00:05 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1367.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:30]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=16)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=256,mem_width=64)...]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(b_width=16,fifo_...]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 22:02:22 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1367.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:30]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=16)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=256,mem_width=64)...]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(b_width=16,fifo_...]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 22:08:54 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1367.359 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
run 130 us
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:19:01 ; elapsed = 11:20:00 . Memory (MB): peak = 1367.359 ; gain = 1160.133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'logic_analyser' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:22]
	Parameter n_of_inputs bound to: 4 - type: integer 
	Parameter b_width bound to: 3 - type: integer 
	Parameter fifo_mem_size bound to: 8 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'clk_generator' declared at 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:6' bound to instance 'u_clk_gen' of component 'clk_generator' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:73]
INFO: [Synth 8-638] synthesizing module 'clk_generator' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:16]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_generator' (1#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:16]
	Parameter num_of_inputs bound to: 4 - type: integer 
	Parameter buffer_width bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'input_buffer' declared at 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:7' bound to instance 'u_buffer' of component 'Input_Buffer' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:83]
INFO: [Synth 8-638] synthesizing module 'input_buffer' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:25]
	Parameter num_of_inputs bound to: 4 - type: integer 
	Parameter buffer_width bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:37]
WARNING: [Synth 8-614] signal 'zero_buffer' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:37]
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'input_buffer' (2#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:25]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:5' bound to instance 'u_fifo' of component 'FIFO' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:99]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:20]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 12 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (3#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'logic_analyser' (4#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:19:02 ; elapsed = 11:20:01 . Memory (MB): peak = 1367.359 ; gain = 1160.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:19:02 ; elapsed = 11:20:01 . Memory (MB): peak = 1367.359 ; gain = 1160.133
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports fpga_clk]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_ports fpga_clk]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'divided_clk'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:566]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:566]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[0]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:577]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[1]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:578]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:578]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1408.676 ; gain = 41.316
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:19:23 ; elapsed = 11:22:54 . Memory (MB): peak = 1408.676 ; gain = 1201.449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'logic_analyser' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:22]
	Parameter n_of_inputs bound to: 4 - type: integer 
	Parameter b_width bound to: 16 - type: integer 
	Parameter fifo_mem_size bound to: 256 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'clk_generator' declared at 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:6' bound to instance 'u_clk_gen' of component 'clk_generator' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:73]
INFO: [Synth 8-638] synthesizing module 'clk_generator' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:16]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_generator' (1#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:16]
	Parameter num_of_inputs bound to: 4 - type: integer 
	Parameter buffer_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'input_buffer' declared at 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:7' bound to instance 'u_buffer' of component 'Input_Buffer' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:83]
INFO: [Synth 8-638] synthesizing module 'input_buffer' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:25]
	Parameter num_of_inputs bound to: 4 - type: integer 
	Parameter buffer_width bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:37]
WARNING: [Synth 8-614] signal 'zero_buffer' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:37]
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'input_buffer' (2#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:25]
	Parameter mem_size bound to: 256 - type: integer 
	Parameter mem_width bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:5' bound to instance 'u_fifo' of component 'FIFO' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:99]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:20]
	Parameter mem_size bound to: 256 - type: integer 
	Parameter mem_width bound to: 64 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (3#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'logic_analyser' (4#1) [C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:19:25 ; elapsed = 11:22:56 . Memory (MB): peak = 1408.676 ; gain = 1201.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:19:25 ; elapsed = 11:22:56 . Memory (MB): peak = 1408.676 ; gain = 1201.449
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports fpga_clk]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_ports fpga_clk]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'divided_clk'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:566]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:566]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[0]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:577]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[1]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:578]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:578]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Jay/Documents/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1428.180 ; gain = 19.504
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 01 22:29:42 2016...
