--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 6.623 ns
From           : FLAGC
To             : SLWR~reg0
From Clock     : --
To Clock       : IFCLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 16.145 ns
From           : Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]
To             : FPGA_GPIO7
From Clock     : IFCLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.538 ns
From           : FLAGA
To             : DEBUG_LED3
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -4.517 ns
From           : FLAGC
To             : SLEN
From Clock     : --
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Setup: 'clock'
Slack          : -5.191 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 65.83 MHz ( period = 15.191 ns )
From           : cicint:cic_Q|input_register[0]
To             : cicint:cic_Q|section_out6[17]
From Clock     : clock
To Clock       : clock
Failed Paths   : 971

Type           : Clock Setup: 'clock_8'
Slack          : 0.348 ns
Required Time  : 6.25 MHz ( period = 160.000 ns )
Actual Time    : N/A
From           : PWM_clock
To             : byte_count[6]
From Clock     : clock
To Clock       : clock_8
Failed Paths   : 0

Type           : Clock Setup: 'IFCLK'
Slack          : 1.134 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 129.33 MHz ( period = 7.732 ns )
From           : Rx_register[11]
To             : freq.000
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Hold: 'clock'
Slack          : 0.499 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : reset_count[0]
To             : reset_count[0]
From Clock     : clock
To Clock       : clock
Failed Paths   : 0

Type           : Clock Hold: 'clock_8'
Slack          : 0.499 ns
Required Time  : 6.25 MHz ( period = 160.000 ns )
Actual Time    : N/A
From           : fifo_enable
To             : fifo_enable
From Clock     : clock_8
To Clock       : clock_8
Failed Paths   : 0

Type           : Clock Hold: 'IFCLK'
Slack          : 0.499 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : led0
To             : led0
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 971

--------------------------------------------------------------------------------------

