	component nios is
		port (
			blue_in_port                 : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- in_port
			blue_out_port                : out   std_logic_vector(7 downto 0);                     -- out_port
			clk_clk                      : in    std_logic                     := 'X';             -- clk
			green_in_port                : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- in_port
			green_out_port               : out   std_logic_vector(7 downto 0);                     -- out_port
			red_in_port                  : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- in_port
			red_out_port                 : out   std_logic_vector(7 downto 0);                     -- out_port
			sd_card_export               : inout std_logic                     := 'X';             -- export
			sd_card_export1              : inout std_logic                     := 'X';             -- export1
			sd_card_export2              : inout std_logic                     := 'X';             -- export2
			sd_card_writeresponsevalid_n : out   std_logic;                                        -- writeresponsevalid_n
			sw_in_port                   : in    std_logic_vector(17 downto 0) := (others => 'X'); -- in_port
			sw_out_port                  : out   std_logic_vector(17 downto 0)                     -- out_port
		);
	end component nios;

