# Decription
Simulate to register-level accuracy a 5-stage MIPS processor. Accepted instructions are add, addi, mul, sw, lw, and beq. Code must identify syntax errors.
