============================================================
   Tang Dynasty, V5.6.88061
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/D/software/TD5.6/bin/td.exe
   Built at =   20:41:13 Sep 12 2023
   Run by =     24540
   Run Date =   Wed Dec 25 16:17:48 2024

   Run on =     LZL
============================================================
RUN-1002 : start command "open_project fpga_prj.prj -phy"
RUN-1002 : start command "import_device ph1_90.db -package PH1A90SBG484 -speed 2"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------------
ARC-1001 :           OPTION          |        IO        |   SETTING   
ARC-1001 : -----------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |      36 IOs      |    gpio    
ARC-1001 :            jtag           |  M7/K7/L6/K6/J6  |  dedicate  
ARC-1001 : -----------------------------------------------------------
RUN-1003 : finish command "import_device ph1_90.db -package PH1A90SBG484 -speed 2" in  11.743813s wall, 11.046875s user + 0.312500s system = 11.359375s CPU (96.7%)

RUN-1004 : used memory is 822 MB, reserved memory is 824 MB, peak memory is 822 MB
RUN-1002 : start command "import_db ../syn_1/fpga_prj_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.88061.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
USR-8204 WARNING: No clock match the pattern:  u_uifdma_axi_ddr/u_ddr_phy/dfi_clk.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.88061 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/fpga_prj_gate.db" in  4.842032s wall, 4.453125s user + 0.218750s system = 4.671875s CPU (96.5%)

RUN-1004 : used memory is 1431 MB, reserved memory is 1454 MB, peak memory is 1445 MB
RUN-1002 : start command "read_sdc ../../../user_source/constraints_source/timing.sdc"
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "create_clock -name sys_clk_25m -period 40.000 -waveform 0.000 20.000 "
RUN-1102 : create_clock: clock name: sys_clk_25m, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_pll/pll_inst.clkc[0]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 3.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock sys_clk_25m -multiply_by 3.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_pll/pll_inst.clkc[1]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 15.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock sys_clk_25m -multiply_by 15.0000 -duty_cycle 50.0000 "
RUN-1002 : start command "get_clocks sys_clk_25m"
RUN-1002 : start command "get_clocks u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "set_clock_groups -asynchronous -group  -group  -group "
RUN-1002 : start command "get_clocks sys_clk_25m"
RUN-1002 : start command "get_clocks u_uifdma_axi_ddr/u_ddr_phy/dfi_clk"
USR-8204 WARNING: No clock match the pattern:  u_uifdma_axi_ddr/u_ddr_phy/dfi_clk.
RUN-1002 : start command "read_sdc -ip ddr_ip ../../al_ip/ddr_ip.sdc"
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 5.3333 -phase 19 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] -source  -master_clock sys_clk_25m -multiply_by 5.3333 -phase 19 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 5.3333 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1] -source  -master_clock sys_clk_25m -multiply_by 5.3333 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 21.3333 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2] -source  -master_clock sys_clk_25m -multiply_by 21.3333 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 2.0000 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3] -source  -master_clock sys_clk_25m -multiply_by 2.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]} -source [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}] -master_clock {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]}]
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0] -source  -master_clock u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] -multiply_by 1.0000 -duty_cycle 50.0000 "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name ref_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1105 : Rename Clock: clock u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] was renamed, new name is u_uifdma_axi_ddr/u_ddr_phy/ref_clk.
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "rename_clock -name ctl_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1105 : Rename Clock: clock u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1] was renamed, new name is u_uifdma_axi_ddr/u_ddr_phy/ctl_clk.
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "rename_clock -name ddr_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1105 : Rename Clock: clock u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2] was renamed, new name is u_uifdma_axi_ddr/u_ddr_phy/ddr_clk.
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "rename_clock -name mcu_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1105 : Rename Clock: clock u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3] was renamed, new name is u_uifdma_axi_ddr/u_ddr_phy/mcu_clk.
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks ref_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name usr_clk -source  -master_clock  "
RUN-1105 : Rename Clock: clock u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0] was renamed, new name is u_uifdma_axi_ddr/u_ddr_phy/usr_clk.
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks usr_clk"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_int"
RUN-1002 : start command "create_generated_clock -name fbk_clk -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_int"
RUN-1002 : start command "get_clocks fbk_clk"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "create_generated_clock -name dfi_clk -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_clocks mcu_clk"
RUN-1002 : start command "set_clock_groups -asynchronous -group "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_phy_loopback_en[*]"
RUN-1002 : start command "set_false_path -to "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_clocks dfi_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk.clkout"
RUN-1002 : start command "create_generated_clock -name sclk0 -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_clocks dfi_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk.clkout"
RUN-1002 : start command "create_generated_clock -name sclk1 -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/D/software/TD5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |     32     |       auto       |   *    
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 32 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model design_top_wrapper
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst" LOCATION="X81Y39Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst" LOCATION="X81Y0Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes" LOCATION="X81Y40Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes" LOCATION="X81Y0Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_0" LOCATION="X65Y40Z0"
SYN-5055 WARNING: The kept net u_four_channel_video_splicer_move/uidbuf_u0/O_fdma_rareq_r will be merged to another kept net u_four_channel_video_splicer_move/fdma_rareq_0
SYN-5055 WARNING: The kept net u_four_channel_video_splicer_move/u_uidbufr_interconnect/fdma_rareq_1 will be merged to another kept net u_four_channel_video_splicer_move/fdma_rareq_0
SYN-5055 WARNING: The kept net u_four_channel_video_splicer_move/uidbuf_u1/O_fdma_rareq_r will be merged to another kept net u_four_channel_video_splicer_move/fdma_rareq_1
SYN-5055 WARNING: The kept net u_four_channel_video_splicer_move/u_uidbufr_interconnect/fdma_rareq_2 will be merged to another kept net u_four_channel_video_splicer_move/fdma_rareq_1
SYN-5055 WARNING: The kept net u_four_channel_video_splicer_move/uidbuf_u2/O_fdma_rareq_r will be merged to another kept net u_four_channel_video_splicer_move/fdma_rareq_2
SYN-5055 WARNING: The kept net u_four_channel_video_splicer_move/u_uidbufr_interconnect/fdma_rareq_3 will be merged to another kept net u_four_channel_video_splicer_move/fdma_rareq_2
SYN-5055 WARNING: The kept net u_four_channel_video_splicer_move/uidbuf_u3/O_fdma_rareq_r will be merged to another kept net u_four_channel_video_splicer_move/fdma_rareq_3
SYN-5055 WARNING: The kept net u_four_channel_video_splicer_move/u_uidbufr_interconnect/fdma_rareq_4 will be merged to another kept net u_four_channel_video_splicer_move/fdma_rareq_3
SYN-5055 WARNING: The kept net u_four_channel_video_splicer_move/u_uidbufr_interconnect/fdma_rbusy_1 will be merged to another kept net u_four_channel_video_splicer_move/fdma_rbusy_0
SYN-5055 WARNING: The kept net u_four_channel_video_splicer_move/uidbuf_u0/I_fdma_rbusy will be merged to another kept net u_four_channel_video_splicer_move/fdma_rbusy_0
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 34170/21 useful/useless nets, 26724/0 useful/useless insts
RUN-1002 : start command "phys_opt -lut_merge"
OPT-1001 : Start remap optimization ...
OPT-1001 : skip lut merge since lut number 9141 is similar to or less than reg number 14047
OPT-1001 : End physical optimization;  0.001524s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Start to synthesize physical clock networks.
RUN-1002 : start command "start_timer -report"
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1002 : start command "get_clocks sys_clk_25m"
RUN-1002 : start command "get_clocks u_uifdma_axi_ddr/u_ddr_phy/dfi_clk"
RUN-1002 : start command "set_clock_groups -asynchronous -group  -group "
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 146571, tnet num: 39753, tinst num: 32887, tnode num: 188366, tedge num: 212793.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.588868s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (95.4%)

RUN-1004 : used memory is 1707 MB, reserved memory is 1740 MB, peak memory is 1707 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 39753 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3083 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1004 : User specified global clock net u_pll/clk0_buf, connecting to GCLK u_pll/bufg_feedback
PHY-1004 : User specified global clock net u_full_screen_switch/clk_75m, connecting to GCLK u_pll/bufg_feedback
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg, connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[2], connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg, connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[1], connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[0], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[1], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[0], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[1], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback
PHY-1016 : User specified PLL reference clock net I_sys_clk_dup_1
PHY-1011 : Create GCLK instance on global clock net I_sys_clk_dup_1
PHY-1016 : User specified PLL feedback clock net u_uifdma_axi_ddr/uiFDMA_inst/axi_rburst_size[0]
PHY-1016 : User specified PLL reference clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk
PHY-1007 : Generated global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o with 1007 clock fanouts
PHY-1007 : Generated global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk with 54 clock fanouts
PHY-1011 : Create GCLK instance on global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk
PHY-1011 : Create GCLK instance on global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o
PHY-1009 : Tag global clock net u_full_screen_switch/clk_75m
PHY-1009 : Tag global clock net u_pll/clk0_buf
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf
PHY-1009 : Tag global clock net I_sys_clk_syn_3
PHY-1009 : Tag global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk
PHY-1009 : Tag global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12
PHY-1020 : Tag sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg
PHY-1020 : Tag sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[1]
PHY-1020 : Tag sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[2]
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[0]
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[1]
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[0]
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[1]
PHY-1017 : Tag PLL clock net I_sys_clk_dup_1
PHY-1017 : Tag PLL clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk
PHY-1001 : Clock GCLK Statistics:
RUN-1001 : GCLK Index: 
RUN-1001 : -------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                                    Clock GCLK                                    
RUN-1001 : -------------------------------------------------------------------------------------------
RUN-1001 :     1    |                         I_sys_clk_dup_1_created_gclkinst                         
RUN-1001 :     2    |   u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_created_gclkinst   
RUN-1001 :     3    |                               u_pll/bufg_feedback                                
RUN-1001 :     4    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst  
RUN-1001 :     5    |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk      
RUN-1001 :     6    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback  
RUN-1001 : -------------------------------------------------------------------------------------------
RUN-1001 : Clock Nets Connect To GCLK Statistics: 
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                        Leading Net                         |  CLK/DATA/IO/PLL Sink(s)  |                       Following Net                        |  CLK/DATA/IO/PLL Sink(s)  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |                      I_sys_clk_dup_1                       |          3/0/0/0          |                      I_sys_clk_syn_3                       |         112/0/0/0         
RUN-1001 :     2    |  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_seri...  |          1/0/0/0          |  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_seri...  |         50/0/0/0          
RUN-1001 :     3    |                       u_pll/clk0_buf                       |          1/0/0/0          |                u_full_screen_switch/clk_75m                |        2072/0/0/0         
RUN-1001 :     4    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/a...  |          1/0/0/0          |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/a...  |        1007/11/0/0        
RUN-1001 :     5    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u...  |          2/0/0/0          |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u...  |        9868/0/0/0         
RUN-1001 :     6    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u...  |          1/0/0/0          |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u...  |          2/0/0/0          
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1001 : There are total 32893 instances
RUN-0007 : 9141 luts, 14047 seqs, 464 mslices, 2589 lslices, 60 pads(hr:11 hp:49), 64 brams, 0 dsps
RUN-1001 : There are total 40339 nets
RUN-6004 WARNING: There are 40 nets with only 1 pin.
RUN-1001 : 28882 nets have 2 pins
RUN-1001 : 8595 nets have [3 - 5] pins
RUN-1001 : 2076 nets have [6 - 10] pins
RUN-1001 : 402 nets have [11 - 20] pins
RUN-1001 : 283 nets have [21 - 99] pins
RUN-1001 : 61 nets have 100+ pins
PHY-1001 : Start to check user instance location assignments; please refer to ADC constraint.
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    2823     
RUN-1001 :   No   |  No   |  Yes  |    3695     
RUN-1001 :   No   |  Yes  |  No   |     927     
RUN-1001 :   Yes  |  No   |  No   |    5335     
RUN-1001 :   Yes  |  No   |  Yes  |    1156     
RUN-1001 :   Yes  |  Yes  |  No   |     127     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |  100  |     77     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 190
PHY-3001 : Initial placement ...
PHY-1001 : Internal bound Bound1 is being created.
PHY-1001 : Internal bound Bound2 is being created.
PHY-3001 : design contains 32890 instances, 9141 luts, 14047 seqs, 3053 slices, 442 macros(3391 instances: 464 mslices 2589 lslices)
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/pll_locked with 1092 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/bgr[0]$u_page_ctrl/rst with 1862 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/u_rd_data/app_rd_data_valid with 4104 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/cnt_read[1] with 1033 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/cnt_read[0] with 1032 pins
PHY-0007 : Cell area utilization is 15%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 146577, tnet num: 39756, tinst num: 32890, tnode num: 188372, tedge num: 212799.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.052406s wall, 1.968750s user + 0.015625s system = 1.984375s CPU (96.7%)

RUN-1004 : used memory is 1831 MB, reserved memory is 1896 MB, peak memory is 1967 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 39756 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3083 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  4.505523s wall, 4.265625s user + 0.046875s system = 4.312500s CPU (95.7%)

PHY-3001 : Found 1129 cells with 2 region constraints.
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 4.40264e+07
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 32890.
PHY-3001 : Level 1 #clusters 9633.
PHY-3001 : Level 2 #clusters 7502.
PHY-3001 : End clustering;  0.187873s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (74.9%)

PHY-3001 : Run with size of 8
PHY-3001 : Cell area utilization is 15%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 5.93384e+06, overlap = 481.062
PHY-3002 : Step(2): len = 5.01368e+06, overlap = 503.625
PHY-3002 : Step(3): len = 3.93415e+06, overlap = 397.594
PHY-3002 : Step(4): len = 3.05438e+06, overlap = 426.094
PHY-3002 : Step(5): len = 2.79718e+06, overlap = 498
PHY-3002 : Step(6): len = 2.56188e+06, overlap = 600.844
PHY-3002 : Step(7): len = 2.34105e+06, overlap = 701.281
PHY-3002 : Step(8): len = 2.24269e+06, overlap = 761.281
PHY-3002 : Step(9): len = 2.15326e+06, overlap = 828.531
PHY-3002 : Step(10): len = 2.10158e+06, overlap = 882.938
PHY-3002 : Step(11): len = 2.0639e+06, overlap = 866.406
PHY-3002 : Step(12): len = 2.02818e+06, overlap = 871.094
PHY-3002 : Step(13): len = 1.97794e+06, overlap = 924.531
PHY-3002 : Step(14): len = 1.90099e+06, overlap = 954.281
PHY-3002 : Step(15): len = 1.84545e+06, overlap = 942.969
PHY-3002 : Step(16): len = 1.79497e+06, overlap = 966.406
PHY-3002 : Step(17): len = 1.74418e+06, overlap = 1001.16
PHY-3002 : Step(18): len = 1.70863e+06, overlap = 1009.16
PHY-3002 : Step(19): len = 1.66828e+06, overlap = 1038.5
PHY-3002 : Step(20): len = 1.64613e+06, overlap = 1012.59
PHY-3002 : Step(21): len = 1.61535e+06, overlap = 1030.34
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.94536e-07
PHY-3002 : Step(22): len = 1.60736e+06, overlap = 1022.91
PHY-3002 : Step(23): len = 1.59781e+06, overlap = 925.406
PHY-3002 : Step(24): len = 1.51304e+06, overlap = 907.562
PHY-3002 : Step(25): len = 1.44579e+06, overlap = 871.344
PHY-3002 : Step(26): len = 1.40267e+06, overlap = 817.906
PHY-3002 : Step(27): len = 1.36309e+06, overlap = 785.938
PHY-3002 : Step(28): len = 1.35137e+06, overlap = 757.469
PHY-3002 : Step(29): len = 1.32406e+06, overlap = 707.406
PHY-3002 : Step(30): len = 1.30613e+06, overlap = 721
PHY-3002 : Step(31): len = 1.29496e+06, overlap = 733.438
PHY-3002 : Step(32): len = 1.28489e+06, overlap = 722.781
PHY-3002 : Step(33): len = 1.27816e+06, overlap = 731.625
PHY-3002 : Step(34): len = 1.27474e+06, overlap = 731.594
PHY-3002 : Step(35): len = 1.26962e+06, overlap = 725.375
PHY-3002 : Step(36): len = 1.26497e+06, overlap = 725.656
PHY-3002 : Step(37): len = 1.26236e+06, overlap = 722.531
PHY-3002 : Step(38): len = 1.25699e+06, overlap = 721.312
PHY-3002 : Step(39): len = 1.25404e+06, overlap = 725.438
PHY-3002 : Step(40): len = 1.24999e+06, overlap = 755.938
PHY-3002 : Step(41): len = 1.24539e+06, overlap = 755.438
PHY-3002 : Step(42): len = 1.23984e+06, overlap = 757.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.18907e-06
PHY-3002 : Step(43): len = 1.25217e+06, overlap = 766.812
PHY-3002 : Step(44): len = 1.26173e+06, overlap = 748.906
PHY-3002 : Step(45): len = 1.27258e+06, overlap = 724.688
PHY-3002 : Step(46): len = 1.2764e+06, overlap = 722
PHY-3002 : Step(47): len = 1.28153e+06, overlap = 685.594
PHY-3002 : Step(48): len = 1.28855e+06, overlap = 656.906
PHY-3002 : Step(49): len = 1.32203e+06, overlap = 691.594
PHY-3002 : Step(50): len = 1.34518e+06, overlap = 730.469
PHY-3002 : Step(51): len = 1.34783e+06, overlap = 720.969
PHY-3002 : Step(52): len = 1.34764e+06, overlap = 705.125
PHY-3002 : Step(53): len = 1.34774e+06, overlap = 716.156
PHY-3002 : Step(54): len = 1.34764e+06, overlap = 716.156
PHY-3002 : Step(55): len = 1.33974e+06, overlap = 705.438
PHY-3002 : Step(56): len = 1.338e+06, overlap = 688.031
PHY-3002 : Step(57): len = 1.33518e+06, overlap = 652.781
PHY-3002 : Step(58): len = 1.33672e+06, overlap = 636.688
PHY-3002 : Step(59): len = 1.33037e+06, overlap = 659.25
PHY-3002 : Step(60): len = 1.30669e+06, overlap = 650.719
PHY-3002 : Step(61): len = 1.27926e+06, overlap = 665.906
PHY-3002 : Step(62): len = 1.26578e+06, overlap = 678
PHY-3002 : Step(63): len = 1.25953e+06, overlap = 685.719
PHY-3002 : Step(64): len = 1.25669e+06, overlap = 685.906
PHY-3002 : Step(65): len = 1.25539e+06, overlap = 681.688
PHY-3002 : Step(66): len = 1.25446e+06, overlap = 686.844
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.37814e-06
PHY-3002 : Step(67): len = 1.28064e+06, overlap = 669.312
PHY-3002 : Step(68): len = 1.29951e+06, overlap = 642.844
PHY-3002 : Step(69): len = 1.31859e+06, overlap = 625.062
PHY-3002 : Step(70): len = 1.31323e+06, overlap = 618.156
PHY-3002 : Step(71): len = 1.31067e+06, overlap = 615.094
PHY-3002 : Step(72): len = 1.31173e+06, overlap = 616.906
PHY-3002 : Step(73): len = 1.31285e+06, overlap = 613.938
PHY-3002 : Step(74): len = 1.31475e+06, overlap = 607.406
PHY-3002 : Step(75): len = 1.3162e+06, overlap = 624.719
PHY-3002 : Step(76): len = 1.33123e+06, overlap = 610.25
PHY-3002 : Step(77): len = 1.33951e+06, overlap = 619
PHY-3002 : Step(78): len = 1.33642e+06, overlap = 604.688
PHY-3002 : Step(79): len = 1.33798e+06, overlap = 585.531
PHY-3002 : Step(80): len = 1.33977e+06, overlap = 622.062
PHY-3002 : Step(81): len = 1.3392e+06, overlap = 613.25
PHY-3002 : Step(82): len = 1.33964e+06, overlap = 612.094
PHY-3002 : Step(83): len = 1.33884e+06, overlap = 610.031
PHY-3002 : Step(84): len = 1.33895e+06, overlap = 610.5
PHY-3002 : Step(85): len = 1.33829e+06, overlap = 616.781
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.7047e-06
PHY-3002 : Step(86): len = 1.35912e+06, overlap = 613.906
PHY-3002 : Step(87): len = 1.38549e+06, overlap = 538.219
PHY-3002 : Step(88): len = 1.40941e+06, overlap = 498.844
PHY-3002 : Step(89): len = 1.41272e+06, overlap = 497.594
PHY-3002 : Step(90): len = 1.41229e+06, overlap = 523.062
PHY-3002 : Step(91): len = 1.41332e+06, overlap = 515.094
PHY-3002 : Step(92): len = 1.41515e+06, overlap = 513.594
PHY-3002 : Step(93): len = 1.41742e+06, overlap = 512.312
PHY-3002 : Step(94): len = 1.42303e+06, overlap = 504.438
PHY-3002 : Step(95): len = 1.42643e+06, overlap = 516.781
PHY-3002 : Step(96): len = 1.43261e+06, overlap = 507.219
PHY-3002 : Step(97): len = 1.4377e+06, overlap = 521.125
PHY-3002 : Step(98): len = 1.44269e+06, overlap = 536.094
PHY-3002 : Step(99): len = 1.44905e+06, overlap = 532.125
PHY-3002 : Step(100): len = 1.45108e+06, overlap = 530.062
PHY-3002 : Step(101): len = 1.45188e+06, overlap = 526.25
PHY-3002 : Step(102): len = 1.45247e+06, overlap = 528.031
PHY-3002 : Step(103): len = 1.45064e+06, overlap = 518.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.4094e-06
PHY-3002 : Step(104): len = 1.48347e+06, overlap = 485.875
PHY-3002 : Step(105): len = 1.5087e+06, overlap = 454.844
PHY-3002 : Step(106): len = 1.52161e+06, overlap = 436.062
PHY-3002 : Step(107): len = 1.51916e+06, overlap = 436.594
PHY-3002 : Step(108): len = 1.51473e+06, overlap = 430.188
PHY-3002 : Step(109): len = 1.51206e+06, overlap = 427.906
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.85861e-05
PHY-3002 : Step(110): len = 1.56605e+06, overlap = 405.406
PHY-3002 : Step(111): len = 1.62672e+06, overlap = 391.406
PHY-3002 : Step(112): len = 1.64706e+06, overlap = 373.969
PHY-3002 : Step(113): len = 1.65586e+06, overlap = 369.969
PHY-3002 : Step(114): len = 1.65443e+06, overlap = 364.562
PHY-3002 : Step(115): len = 1.65863e+06, overlap = 347.188
PHY-3002 : Step(116): len = 1.63016e+06, overlap = 372.719
PHY-3002 : Step(117): len = 1.62576e+06, overlap = 368.531
PHY-3002 : Step(118): len = 1.62143e+06, overlap = 363.5
PHY-3002 : Step(119): len = 1.62746e+06, overlap = 366.438
PHY-3002 : Step(120): len = 1.63211e+06, overlap = 360.156
PHY-3002 : Step(121): len = 1.62366e+06, overlap = 333.844
PHY-3002 : Step(122): len = 1.62143e+06, overlap = 324.969
PHY-3002 : Step(123): len = 1.61823e+06, overlap = 312.062
PHY-3002 : Step(124): len = 1.61673e+06, overlap = 308.844
PHY-3002 : Step(125): len = 1.61968e+06, overlap = 314.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.71721e-05
PHY-3002 : Step(126): len = 1.6486e+06, overlap = 310.812
PHY-3002 : Step(127): len = 1.65737e+06, overlap = 328.969
PHY-3002 : Step(128): len = 1.64492e+06, overlap = 315.75
PHY-3002 : Step(129): len = 1.64064e+06, overlap = 301.594
PHY-3002 : Step(130): len = 1.64977e+06, overlap = 309.656
PHY-3002 : Step(131): len = 1.65006e+06, overlap = 319.156
PHY-3002 : Step(132): len = 1.64577e+06, overlap = 330.5
PHY-3002 : Step(133): len = 1.64624e+06, overlap = 344.688
PHY-3002 : Step(134): len = 1.64616e+06, overlap = 353
PHY-3002 : Step(135): len = 1.64884e+06, overlap = 335.75
PHY-3002 : Step(136): len = 1.63821e+06, overlap = 364.938
PHY-3002 : Step(137): len = 1.63964e+06, overlap = 325.281
PHY-3002 : Step(138): len = 1.63302e+06, overlap = 308.781
PHY-3002 : Step(139): len = 1.63237e+06, overlap = 318.75
PHY-3002 : Step(140): len = 1.63169e+06, overlap = 332.625
PHY-3002 : Step(141): len = 1.62825e+06, overlap = 299.906
PHY-3002 : Step(142): len = 1.63067e+06, overlap = 313.562
PHY-3002 : Step(143): len = 1.63203e+06, overlap = 311.25
PHY-3002 : Step(144): len = 1.62517e+06, overlap = 302.281
PHY-3002 : Step(145): len = 1.62236e+06, overlap = 306.281
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 7.16347e-05
PHY-3002 : Step(146): len = 1.63754e+06, overlap = 315.062
PHY-3002 : Step(147): len = 1.64277e+06, overlap = 315.062
PHY-3002 : Step(148): len = 1.63759e+06, overlap = 315.062
PHY-3002 : Step(149): len = 1.6364e+06, overlap = 311.812
PHY-3002 : Step(150): len = 1.64087e+06, overlap = 307.062
PHY-3002 : Step(151): len = 1.64348e+06, overlap = 298.75
PHY-3002 : Step(152): len = 1.63978e+06, overlap = 296.125
PHY-3002 : Step(153): len = 1.64084e+06, overlap = 297.219
PHY-3002 : Step(154): len = 1.64089e+06, overlap = 299.125
PHY-3002 : Step(155): len = 1.6396e+06, overlap = 321.688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000125971
PHY-3002 : Step(156): len = 1.64857e+06, overlap = 319.312
PHY-3002 : Step(157): len = 1.65189e+06, overlap = 319.312
PHY-3002 : Step(158): len = 1.64974e+06, overlap = 309.562
PHY-3002 : Step(159): len = 1.65099e+06, overlap = 309.75
PHY-3002 : Step(160): len = 1.65121e+06, overlap = 313.219
PHY-3002 : Step(161): len = 1.65097e+06, overlap = 317.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000249779
PHY-3002 : Step(162): len = 1.65621e+06, overlap = 337.656
PHY-3002 : Step(163): len = 1.65991e+06, overlap = 333.656
PHY-3002 : Step(164): len = 1.66063e+06, overlap = 333.656
PHY-3002 : Step(165): len = 1.65968e+06, overlap = 333.656
PHY-3002 : Step(166): len = 1.65979e+06, overlap = 326.156
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000477333
PHY-3002 : Step(167): len = 1.66336e+06, overlap = 330.156
PHY-3002 : Step(168): len = 1.66598e+06, overlap = 324.188
PHY-3002 : Step(169): len = 1.66725e+06, overlap = 324.188
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 15%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.53661e-06
PHY-3002 : Step(170): len = 1.80516e+06, overlap = 695.281
PHY-3002 : Step(171): len = 1.88812e+06, overlap = 478.344
PHY-3002 : Step(172): len = 1.87507e+06, overlap = 459.219
PHY-3002 : Step(173): len = 1.82359e+06, overlap = 468.375
PHY-3002 : Step(174): len = 1.75571e+06, overlap = 504.938
PHY-3002 : Step(175): len = 1.70899e+06, overlap = 497.5
PHY-3002 : Step(176): len = 1.67948e+06, overlap = 495
PHY-3002 : Step(177): len = 1.66759e+06, overlap = 490.625
PHY-3002 : Step(178): len = 1.66766e+06, overlap = 480.844
PHY-3002 : Step(179): len = 1.65818e+06, overlap = 496.812
PHY-3002 : Step(180): len = 1.64939e+06, overlap = 499.344
PHY-3002 : Step(181): len = 1.63736e+06, overlap = 510.969
PHY-3002 : Step(182): len = 1.63366e+06, overlap = 541.812
PHY-3002 : Step(183): len = 1.62913e+06, overlap = 519.594
PHY-3002 : Step(184): len = 1.62174e+06, overlap = 518.531
PHY-3002 : Step(185): len = 1.61478e+06, overlap = 514.344
PHY-3002 : Step(186): len = 1.61234e+06, overlap = 516.688
PHY-3002 : Step(187): len = 1.60138e+06, overlap = 526.188
PHY-3002 : Step(188): len = 1.59336e+06, overlap = 505.812
PHY-3002 : Step(189): len = 1.58905e+06, overlap = 535.438
PHY-3002 : Step(190): len = 1.5851e+06, overlap = 548.312
PHY-3002 : Step(191): len = 1.58132e+06, overlap = 562.094
PHY-3002 : Step(192): len = 1.57533e+06, overlap = 557.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.07322e-06
PHY-3002 : Step(193): len = 1.60804e+06, overlap = 544.062
PHY-3002 : Step(194): len = 1.63354e+06, overlap = 551.344
PHY-3002 : Step(195): len = 1.64516e+06, overlap = 542.812
PHY-3002 : Step(196): len = 1.64364e+06, overlap = 533.969
PHY-3002 : Step(197): len = 1.64068e+06, overlap = 509.844
PHY-3002 : Step(198): len = 1.63902e+06, overlap = 498.531
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.68063e-05
PHY-3002 : Step(199): len = 1.6658e+06, overlap = 468.219
PHY-3002 : Step(200): len = 1.68741e+06, overlap = 429.656
PHY-3002 : Step(201): len = 1.69994e+06, overlap = 419.906
PHY-3002 : Step(202): len = 1.69804e+06, overlap = 416.75
PHY-3002 : Step(203): len = 1.69482e+06, overlap = 409.469
PHY-3002 : Step(204): len = 1.69754e+06, overlap = 400.781
PHY-3002 : Step(205): len = 1.70232e+06, overlap = 390.625
PHY-3002 : Step(206): len = 1.70492e+06, overlap = 389.969
PHY-3002 : Step(207): len = 1.70326e+06, overlap = 397.031
PHY-3002 : Step(208): len = 1.7018e+06, overlap = 398.25
PHY-3002 : Step(209): len = 1.70204e+06, overlap = 380.406
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.22536e-05
PHY-3002 : Step(210): len = 1.72815e+06, overlap = 378.188
PHY-3002 : Step(211): len = 1.75e+06, overlap = 363.781
PHY-3002 : Step(212): len = 1.75914e+06, overlap = 355.656
PHY-3002 : Step(213): len = 1.75545e+06, overlap = 345.531
PHY-3002 : Step(214): len = 1.75444e+06, overlap = 357.406
PHY-3002 : Step(215): len = 1.75682e+06, overlap = 347.875
PHY-3002 : Step(216): len = 1.76217e+06, overlap = 344
PHY-3002 : Step(217): len = 1.7676e+06, overlap = 354.219
PHY-3002 : Step(218): len = 1.76894e+06, overlap = 345.781
PHY-3002 : Step(219): len = 1.76459e+06, overlap = 333.125
PHY-3002 : Step(220): len = 1.7598e+06, overlap = 332.688
PHY-3002 : Step(221): len = 1.75938e+06, overlap = 336.5
PHY-3002 : Step(222): len = 1.76221e+06, overlap = 334.625
PHY-3002 : Step(223): len = 1.76487e+06, overlap = 322.125
PHY-3002 : Step(224): len = 1.76163e+06, overlap = 317.375
PHY-3002 : Step(225): len = 1.75984e+06, overlap = 319.688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.42712e-05
PHY-3002 : Step(226): len = 1.77587e+06, overlap = 323.188
PHY-3002 : Step(227): len = 1.79148e+06, overlap = 318.125
PHY-3002 : Step(228): len = 1.79793e+06, overlap = 316.656
PHY-3002 : Step(229): len = 1.7963e+06, overlap = 324.344
PHY-3002 : Step(230): len = 1.79569e+06, overlap = 323.75
PHY-3002 : Step(231): len = 1.79706e+06, overlap = 316.875
PHY-3002 : Step(232): len = 1.80107e+06, overlap = 312.25
PHY-3002 : Step(233): len = 1.8045e+06, overlap = 313.188
PHY-3002 : Step(234): len = 1.8046e+06, overlap = 307.281
PHY-3002 : Step(235): len = 1.80255e+06, overlap = 301.781
PHY-3002 : Step(236): len = 1.80139e+06, overlap = 296.312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000117741
PHY-3002 : Step(237): len = 1.81325e+06, overlap = 294.594
PHY-3002 : Step(238): len = 1.82301e+06, overlap = 291.938
PHY-3002 : Step(239): len = 1.82754e+06, overlap = 287
PHY-3002 : Step(240): len = 1.82763e+06, overlap = 291.844
PHY-3002 : Step(241): len = 1.82772e+06, overlap = 289.938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000201051
PHY-3002 : Step(242): len = 1.83399e+06, overlap = 287.781
PHY-3002 : Step(243): len = 1.83956e+06, overlap = 282.062
PHY-3002 : Step(244): len = 1.84521e+06, overlap = 277.875
PHY-3002 : Step(245): len = 1.8506e+06, overlap = 270.719
PHY-3002 : Step(246): len = 1.85432e+06, overlap = 262.531
PHY-3002 : Step(247): len = 1.85637e+06, overlap = 266.719
PHY-3002 : Step(248): len = 1.85701e+06, overlap = 268.25
PHY-3002 : Step(249): len = 1.85731e+06, overlap = 270.062
PHY-3002 : Step(250): len = 1.85549e+06, overlap = 268.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000402103
PHY-3002 : Step(251): len = 1.86141e+06, overlap = 266.656
PHY-3002 : Step(252): len = 1.86519e+06, overlap = 267.094
PHY-3002 : Step(253): len = 1.86761e+06, overlap = 263.5
PHY-3002 : Step(254): len = 1.86943e+06, overlap = 259.906
PHY-3002 : Step(255): len = 1.87212e+06, overlap = 262.562
PHY-3002 : Step(256): len = 1.8737e+06, overlap = 263.375
PHY-3002 : Step(257): len = 1.87469e+06, overlap = 258.625
PHY-3002 : Step(258): len = 1.87489e+06, overlap = 262.031
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000755474
PHY-3002 : Step(259): len = 1.8774e+06, overlap = 260.875
PHY-3002 : Step(260): len = 1.88048e+06, overlap = 265.031
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.080423s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (38.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 19%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/40339.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.11517e+06, over cnt = 2395(1%), over = 15624, worst = 211
PHY-1001 : End global iterations;  0.618978s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (75.7%)

PHY-1001 : Congestion index: top1 = 127.48, top5 = 65.65, top10 = 44.84, top15 = 33.64.
PHY-3001 : End congestion estimation;  1.917849s wall, 1.593750s user + 0.046875s system = 1.640625s CPU (85.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 39756 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.484073s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (97.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.99939e-06
PHY-3002 : Step(261): len = 2.01303e+06, overlap = 245.875
PHY-3002 : Step(262): len = 2.0787e+06, overlap = 237.188
PHY-3002 : Step(263): len = 1.92603e+06, overlap = 241.656
PHY-3002 : Step(264): len = 1.92402e+06, overlap = 233.344
PHY-3002 : Step(265): len = 1.83484e+06, overlap = 228.781
PHY-3002 : Step(266): len = 1.83382e+06, overlap = 227.844
PHY-3002 : Step(267): len = 1.81076e+06, overlap = 226.156
PHY-3002 : Step(268): len = 1.8095e+06, overlap = 225.875
PHY-3002 : Step(269): len = 1.79156e+06, overlap = 219.625
PHY-3002 : Step(270): len = 1.78913e+06, overlap = 215.688
PHY-3002 : Step(271): len = 1.78929e+06, overlap = 209.719
PHY-3002 : Step(272): len = 1.79158e+06, overlap = 207.562
PHY-3002 : Step(273): len = 1.79656e+06, overlap = 207.031
PHY-3002 : Step(274): len = 1.80115e+06, overlap = 199.938
PHY-3002 : Step(275): len = 1.80733e+06, overlap = 195.531
PHY-3002 : Step(276): len = 1.8154e+06, overlap = 199.156
PHY-3002 : Step(277): len = 1.80253e+06, overlap = 200.156
PHY-3002 : Step(278): len = 1.7967e+06, overlap = 199.688
PHY-3002 : Step(279): len = 1.79437e+06, overlap = 200.031
PHY-3002 : Step(280): len = 1.79088e+06, overlap = 200.969
PHY-3002 : Step(281): len = 1.79192e+06, overlap = 200
PHY-3002 : Step(282): len = 1.78639e+06, overlap = 194.781
PHY-3002 : Step(283): len = 1.78096e+06, overlap = 195.594
PHY-3002 : Step(284): len = 1.7811e+06, overlap = 190.969
PHY-3002 : Step(285): len = 1.77896e+06, overlap = 189.844
PHY-3002 : Step(286): len = 1.78e+06, overlap = 190.188
PHY-3002 : Step(287): len = 1.77514e+06, overlap = 192.125
PHY-3002 : Step(288): len = 1.77422e+06, overlap = 193.188
PHY-3002 : Step(289): len = 1.77319e+06, overlap = 190
PHY-3002 : Step(290): len = 1.77017e+06, overlap = 185
PHY-3002 : Step(291): len = 1.76577e+06, overlap = 183.719
PHY-3002 : Step(292): len = 1.75672e+06, overlap = 179.344
PHY-3002 : Step(293): len = 1.75378e+06, overlap = 177.938
PHY-3002 : Step(294): len = 1.75157e+06, overlap = 169.781
PHY-3002 : Step(295): len = 1.74714e+06, overlap = 169.562
PHY-3002 : Step(296): len = 1.74687e+06, overlap = 169
PHY-3002 : Step(297): len = 1.74242e+06, overlap = 162.938
PHY-3002 : Step(298): len = 1.74361e+06, overlap = 161.25
PHY-3002 : Step(299): len = 1.7483e+06, overlap = 164.594
PHY-3002 : Step(300): len = 1.75353e+06, overlap = 166
PHY-3002 : Step(301): len = 1.74487e+06, overlap = 165.688
PHY-3002 : Step(302): len = 1.74487e+06, overlap = 165.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.79988e-05
PHY-3002 : Step(303): len = 1.75318e+06, overlap = 164.75
PHY-3002 : Step(304): len = 1.75573e+06, overlap = 164.812
PHY-3002 : Step(305): len = 1.77635e+06, overlap = 163.688
PHY-3002 : Step(306): len = 1.79642e+06, overlap = 165.031
PHY-3002 : Step(307): len = 1.76996e+06, overlap = 163.125
PHY-3002 : Step(308): len = 1.76664e+06, overlap = 163.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.59976e-05
PHY-3002 : Step(309): len = 1.8112e+06, overlap = 161.688
PHY-3002 : Step(310): len = 1.8112e+06, overlap = 161.688
PHY-3002 : Step(311): len = 1.8061e+06, overlap = 161.5
PHY-3002 : Step(312): len = 1.80651e+06, overlap = 161.031
PHY-3002 : Step(313): len = 1.80695e+06, overlap = 160.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.97778e-05
PHY-3002 : Step(314): len = 1.85831e+06, overlap = 157.188
PHY-3002 : Step(315): len = 1.87434e+06, overlap = 154.906
PHY-3002 : Step(316): len = 1.94408e+06, overlap = 132.75
PHY-3002 : Step(317): len = 1.9629e+06, overlap = 122.312
PHY-3002 : Step(318): len = 1.95282e+06, overlap = 116.469
PHY-3002 : Step(319): len = 1.93621e+06, overlap = 123.938
PHY-3002 : Step(320): len = 1.91902e+06, overlap = 124.812
PHY-3002 : Step(321): len = 1.90501e+06, overlap = 119.219
PHY-3002 : Step(322): len = 1.89656e+06, overlap = 115.5
PHY-3002 : Step(323): len = 1.87877e+06, overlap = 112.188
PHY-3002 : Step(324): len = 1.87877e+06, overlap = 112.188
PHY-3002 : Step(325): len = 1.86881e+06, overlap = 112.688
PHY-3002 : Step(326): len = 1.86881e+06, overlap = 112.688
PHY-3002 : Step(327): len = 1.86256e+06, overlap = 112.25
PHY-3002 : Step(328): len = 1.86256e+06, overlap = 112.25
PHY-3002 : Step(329): len = 1.85834e+06, overlap = 111.688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000119556
PHY-3002 : Step(330): len = 1.87238e+06, overlap = 110
PHY-3002 : Step(331): len = 1.87238e+06, overlap = 110
PHY-3002 : Step(332): len = 1.86933e+06, overlap = 109.844
PHY-3002 : Step(333): len = 1.86933e+06, overlap = 109.844
PHY-3002 : Step(334): len = 1.87617e+06, overlap = 111.281
PHY-3002 : Step(335): len = 1.87617e+06, overlap = 111.281
PHY-3002 : Step(336): len = 1.87227e+06, overlap = 110.844
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000225901
PHY-3002 : Step(337): len = 1.88861e+06, overlap = 108.625
PHY-3002 : Step(338): len = 1.89693e+06, overlap = 108.719
PHY-3002 : Step(339): len = 1.91134e+06, overlap = 113.688
PHY-3002 : Step(340): len = 1.9193e+06, overlap = 115.062
PHY-3002 : Step(341): len = 1.92215e+06, overlap = 117.344
PHY-3002 : Step(342): len = 1.9248e+06, overlap = 117.625
PHY-3002 : Step(343): len = 1.92836e+06, overlap = 118.688
PHY-3002 : Step(344): len = 1.92926e+06, overlap = 118.125
PHY-3002 : Step(345): len = 1.92856e+06, overlap = 119.219
PHY-3002 : Step(346): len = 1.91613e+06, overlap = 118.438
PHY-3002 : Step(347): len = 1.91419e+06, overlap = 118.375
PHY-3002 : Step(348): len = 1.90043e+06, overlap = 121.062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000374584
PHY-3002 : Step(349): len = 1.90552e+06, overlap = 120.969
PHY-3002 : Step(350): len = 1.90798e+06, overlap = 119.406
PHY-3002 : Step(351): len = 1.90798e+06, overlap = 119.406
PHY-3002 : Step(352): len = 1.90641e+06, overlap = 119.344
PHY-3002 : Step(353): len = 1.90588e+06, overlap = 119.594
PHY-3002 : Step(354): len = 1.90588e+06, overlap = 119.594
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000615584
PHY-3002 : Step(355): len = 1.91187e+06, overlap = 119.031
PHY-3002 : Step(356): len = 1.91386e+06, overlap = 119.531
PHY-3002 : Step(357): len = 1.92117e+06, overlap = 119.562
OPT-1001 : Total overflow 663.53 peak overflow 18.50
PHY-3001 : Spreading for sector grids.
PHY-3001 : End spreading;  0.125149s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (124.9%)

OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 663.53 peak overflow 18.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 39756 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.463131s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (95.0%)

OPT-1001 : 55 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 26588 has valid locations, 437 needs to be replaced
PHY-3001 : design contains 33272 instances, 9213 luts, 14357 seqs, 3053 slices, 442 macros(3391 instances: 464 mslices 2589 lslices)
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/pll_locked with 1171 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/bgr[0]$u_page_ctrl/rst with 1901 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/u_rd_data/app_rd_data_valid with 4104 pins
PHY-3001 : Found 1129 cells with 2 region constraints.
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.95952e+06
PHY-3001 : Run with size of 8
PHY-3001 : Cell area utilization is 20%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 445/40721.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.20482e+06, over cnt = 2941(1%), over = 14508, worst = 148
PHY-1001 : End global iterations;  0.912626s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (145.5%)

PHY-1001 : Congestion index: top1 = 95.74, top5 = 58.81, top10 = 45.15, top15 = 36.85.
PHY-3001 : End congestion estimation;  1.567225s wall, 1.953125s user + 0.015625s system = 1.968750s CPU (125.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 148093, tnet num: 40138, tinst num: 33272, tnode num: 190780, tedge num: 215067.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.099466s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (96.0%)

RUN-1004 : used memory is 2086 MB, reserved memory is 2176 MB, peak memory is 2201 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 40138 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3083 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  4.659563s wall, 4.406250s user + 0.000000s system = 4.406250s CPU (94.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(358): len = 1.9584e+06, overlap = 23.75
PHY-3002 : Step(359): len = 1.95966e+06, overlap = 23.75
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 20%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 20214/40721.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.2041e+06, over cnt = 2934(1%), over = 14552, worst = 148
PHY-1001 : End global iterations;  0.207983s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (52.6%)

PHY-1001 : Congestion index: top1 = 96.01, top5 = 59.08, top10 = 45.33, top15 = 36.95.
PHY-3001 : End congestion estimation;  0.902362s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (84.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 40138 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.523280s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (97.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000121197
PHY-3002 : Step(360): len = 1.95944e+06, overlap = 121.281
PHY-3002 : Step(361): len = 1.9609e+06, overlap = 121.156
PHY-3002 : Step(362): len = 1.9641e+06, overlap = 121.188
PHY-3002 : Step(363): len = 1.96535e+06, overlap = 121.25
PHY-3002 : Step(364): len = 1.96622e+06, overlap = 121.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000242394
PHY-3002 : Step(365): len = 1.96678e+06, overlap = 121.062
PHY-3002 : Step(366): len = 1.96678e+06, overlap = 121.062
OPT-1001 : Total overflow 667.53 peak overflow 18.50
PHY-3001 : Spreading for sector grids.
PHY-3001 : End spreading;  0.135935s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (183.9%)

PHY-3001 : Final: Len = 1.96678e+06, Over = 121.062
PHY-3001 : End incremental placement;  10.022752s wall, 9.718750s user + 0.218750s system = 9.937500s CPU (99.1%)

OPT-1001 : Total overflow 667.53 peak overflow 18.50
OPT-1001 : End high-fanout net optimization;  12.432719s wall, 12.156250s user + 0.218750s system = 12.375000s CPU (99.5%)

OPT-1001 : Current memory(MB): used = 2226, reserve = 2295, peak = 2238.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 20180/40721.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.21701e+06, over cnt = 2904(1%), over = 14105, worst = 148
PHY-1002 : len = 2.38346e+06, over cnt = 2350(1%), over = 8278, worst = 148
PHY-1002 : len = 2.47595e+06, over cnt = 1256(0%), over = 3937, worst = 51
PHY-1002 : len = 2.51267e+06, over cnt = 459(0%), over = 1164, worst = 26
PHY-1002 : len = 2.52354e+06, over cnt = 298(0%), over = 788, worst = 26
PHY-1001 : End global iterations;  3.187022s wall, 3.265625s user + 0.031250s system = 3.296875s CPU (103.4%)

PHY-1001 : Congestion index: top1 = 85.27, top5 = 58.22, top10 = 46.47, top15 = 39.05.
OPT-1001 : End congestion update;  3.881821s wall, 3.953125s user + 0.031250s system = 3.984375s CPU (102.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 40138 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.484833s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (96.8%)

OPT-0007 : Start: WNS -947 TNS -27230 NUM_FEPS 287
OPT-0007 : Iter 1: improved WNS -942 TNS -26906 NUM_FEPS 287 with 20 cells processed and 1591 slack improved
OPT-0007 : Iter 2: improved WNS -942 TNS -26906 NUM_FEPS 287 with 10 cells processed and 1335 slack improved
OPT-0007 : Iter 3: improved WNS -942 TNS -26906 NUM_FEPS 287 with 8 cells processed and 812 slack improved
OPT-0007 : Iter 4: improved WNS -942 TNS -26906 NUM_FEPS 287 with 7 cells processed and 1356 slack improved
OPT-0007 : Iter 5: improved WNS -942 TNS -26906 NUM_FEPS 287 with 6 cells processed and 856 slack improved
OPT-0007 : Iter 6: improved WNS -942 TNS -26906 NUM_FEPS 287 with 6 cells processed and 370 slack improved
OPT-1001 : End global optimization;  5.468945s wall, 5.484375s user + 0.031250s system = 5.515625s CPU (100.9%)

OPT-1001 : Current memory(MB): used = 2226, reserve = 2295, peak = 2238.
OPT-1001 : Start remap optimization ...
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 40138 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.489793s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (100.7%)

OPT-0007 : Start: WNS -942 TNS -26906 NUM_FEPS 287
OPT-1001 : RemapOpt: identify 0 lut pair candidates and remap 0 pairs successfully
OPT-1001 : End remap optimization;  1.528892s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (101.2%)

OPT-1001 : End physical optimization;  21.114418s wall, 21.000000s user + 0.250000s system = 21.250000s CPU (100.6%)

PHY-3001 : Start packing ...
SYN-4011 : Packing model "design_top_wrapper" (AL_USER_NORMAL) with 23167/35582 primitive instances ...
SYN-1032 : 39067/4364 useful/useless nets, 21811/0 useful/useless insts
PHY-3001 : End packing;  2.282970s wall, 2.203125s user + 0.000000s system = 2.203125s CPU (96.5%)

PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1001 : There are total 19101 instances
RUN-1001 : 464 mslices, 11985 lslices, 60 pads(hr:11 hp:49), 64 brams, 0 dsps
RUN-1001 : There are total 36397 nets
RUN-6004 WARNING: There are 40 nets with only 1 pin.
RUN-1001 : 25182 nets have 2 pins
RUN-1001 : 8294 nets have [3 - 5] pins
RUN-1001 : 1881 nets have [6 - 10] pins
RUN-1001 : 485 nets have [11 - 20] pins
RUN-1001 : 503 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : design contains 19098 instances, 12449 slices, 442 macros(3391 instances: 464 mslices 2589 lslices)
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/bgr[0]$u_page_ctrl/rst with 1144 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/u_rd_data/app_rd_data_valid with 2083 pins
PHY-3001 : Found 611 cells with 2 region constraints.
PHY-3001 : Cell area utilization is 24%
PHY-3001 : After packing: Len = 2.08456e+06, Over = 208.125
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11158/36397.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.55317e+06, over cnt = 1613(0%), over = 3240, worst = 25
PHY-1002 : len = 2.57101e+06, over cnt = 1121(0%), over = 1961, worst = 11
PHY-1002 : len = 2.59051e+06, over cnt = 599(0%), over = 1091, worst = 9
PHY-1002 : len = 2.59845e+06, over cnt = 364(0%), over = 735, worst = 9
PHY-1002 : len = 2.60576e+06, over cnt = 204(0%), over = 474, worst = 9
PHY-1001 : End global iterations;  2.344849s wall, 2.312500s user + 0.015625s system = 2.328125s CPU (99.3%)

PHY-1001 : Congestion index: top1 = 81.64, top5 = 57.61, top10 = 46.17, top15 = 38.76.
PHY-3001 : End congestion estimation;  3.140352s wall, 3.078125s user + 0.015625s system = 3.093750s CPU (98.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 125945, tnet num: 35814, tinst num: 19098, tnode num: 160003, tedge num: 192738.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  3.746945s wall, 3.687500s user + 0.000000s system = 3.687500s CPU (98.4%)

RUN-1004 : used memory is 2154 MB, reserved memory is 2245 MB, peak memory is 2291 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 35814 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3083 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  6.030045s wall, 5.890625s user + 0.015625s system = 5.906250s CPU (97.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.36911e-06
PHY-3002 : Step(367): len = 1.99443e+06, overlap = 195.375
PHY-3002 : Step(368): len = 1.98718e+06, overlap = 187.5
PHY-3002 : Step(369): len = 1.95731e+06, overlap = 186.625
PHY-3002 : Step(370): len = 1.9498e+06, overlap = 185.625
PHY-3002 : Step(371): len = 1.93944e+06, overlap = 187
PHY-3002 : Step(372): len = 1.92754e+06, overlap = 189.625
PHY-3002 : Step(373): len = 1.92481e+06, overlap = 189.625
PHY-3002 : Step(374): len = 1.91393e+06, overlap = 192
PHY-3002 : Step(375): len = 1.90894e+06, overlap = 189.75
PHY-3002 : Step(376): len = 1.8962e+06, overlap = 192.125
PHY-3002 : Step(377): len = 1.89091e+06, overlap = 193.5
PHY-3002 : Step(378): len = 1.88804e+06, overlap = 196.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.73821e-06
PHY-3002 : Step(379): len = 1.8887e+06, overlap = 193.75
PHY-3002 : Step(380): len = 1.89118e+06, overlap = 193.375
PHY-3002 : Step(381): len = 1.90066e+06, overlap = 190.125
PHY-3002 : Step(382): len = 1.91059e+06, overlap = 187.5
PHY-3002 : Step(383): len = 1.90808e+06, overlap = 186.125
PHY-3002 : Step(384): len = 1.90798e+06, overlap = 185
PHY-3002 : Step(385): len = 1.90818e+06, overlap = 182.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74764e-05
PHY-3002 : Step(386): len = 1.91515e+06, overlap = 181.75
PHY-3002 : Step(387): len = 1.91838e+06, overlap = 182.25
PHY-3002 : Step(388): len = 1.93939e+06, overlap = 177.5
PHY-3002 : Step(389): len = 1.95029e+06, overlap = 181.625
PHY-3002 : Step(390): len = 1.94625e+06, overlap = 180.75
PHY-3002 : Step(391): len = 1.94578e+06, overlap = 181.25
PHY-3002 : Step(392): len = 1.93985e+06, overlap = 185.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.93723e-05
PHY-3002 : Step(393): len = 1.94501e+06, overlap = 187.25
PHY-3002 : Step(394): len = 1.94719e+06, overlap = 185.625
PHY-3002 : Step(395): len = 1.95101e+06, overlap = 185.25
PHY-3002 : Step(396): len = 1.95632e+06, overlap = 183.75
PHY-3002 : Step(397): len = 1.95834e+06, overlap = 184.25
PHY-3002 : Step(398): len = 1.95774e+06, overlap = 184.5
PHY-3002 : Step(399): len = 1.95773e+06, overlap = 185
PHY-3002 : Step(400): len = 1.95573e+06, overlap = 184.625
PHY-3002 : Step(401): len = 1.95496e+06, overlap = 181.375
PHY-3002 : Step(402): len = 1.95472e+06, overlap = 181.375
PHY-3002 : Step(403): len = 1.95383e+06, overlap = 179.5
PHY-3002 : Step(404): len = 1.9529e+06, overlap = 179.75
PHY-3002 : Step(405): len = 1.95247e+06, overlap = 172.125
PHY-3002 : Step(406): len = 1.95129e+06, overlap = 168.5
PHY-3002 : Step(407): len = 1.95073e+06, overlap = 168.75
PHY-3002 : Step(408): len = 1.94999e+06, overlap = 167.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.87446e-05
PHY-3002 : Step(409): len = 1.95314e+06, overlap = 166
PHY-3002 : Step(410): len = 1.95427e+06, overlap = 166.25
PHY-3002 : Step(411): len = 1.95629e+06, overlap = 166.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000100033
PHY-3002 : Step(412): len = 1.95784e+06, overlap = 166.5
PHY-3002 : Step(413): len = 1.95963e+06, overlap = 167.5
PHY-3002 : Step(414): len = 1.96415e+06, overlap = 164.125
PHY-3002 : Step(415): len = 1.96861e+06, overlap = 159.5
PHY-3002 : Step(416): len = 1.96931e+06, overlap = 159
PHY-3002 : Step(417): len = 1.96894e+06, overlap = 158.375
PHY-3002 : Step(418): len = 1.96869e+06, overlap = 157.5
PHY-3002 : Step(419): len = 1.96861e+06, overlap = 156.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.746419s wall, 0.203125s user + 0.203125s system = 0.406250s CPU (54.4%)

PHY-3001 : Trial Legalized: Len = 2.4853e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 23%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 421/36397.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.77963e+06, over cnt = 2292(1%), over = 4259, worst = 8
PHY-1002 : len = 2.8148e+06, over cnt = 1334(0%), over = 2135, worst = 7
PHY-1002 : len = 2.83677e+06, over cnt = 706(0%), over = 1148, worst = 7
PHY-1002 : len = 2.85155e+06, over cnt = 268(0%), over = 411, worst = 7
PHY-1002 : len = 2.8581e+06, over cnt = 54(0%), over = 80, worst = 4
PHY-1001 : End global iterations;  2.896009s wall, 3.765625s user + 0.000000s system = 3.765625s CPU (130.0%)

PHY-1001 : Congestion index: top1 = 64.76, top5 = 52.29, top10 = 45.25, top15 = 40.36.
PHY-3001 : End congestion estimation;  3.677988s wall, 4.515625s user + 0.000000s system = 4.515625s CPU (122.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 35814 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.374558s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (95.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.43407e-05
PHY-3002 : Step(420): len = 2.35883e+06, overlap = 1.25
PHY-3002 : Step(421): len = 2.20316e+06, overlap = 18.625
PHY-3002 : Step(422): len = 2.15513e+06, overlap = 22
PHY-3002 : Step(423): len = 2.10561e+06, overlap = 27.875
PHY-3002 : Step(424): len = 2.07483e+06, overlap = 34.75
PHY-3002 : Step(425): len = 2.05459e+06, overlap = 40.875
PHY-3002 : Step(426): len = 2.04061e+06, overlap = 45.75
PHY-3002 : Step(427): len = 2.03147e+06, overlap = 49.375
PHY-3002 : Step(428): len = 2.0276e+06, overlap = 52.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.86815e-05
PHY-3002 : Step(429): len = 2.02874e+06, overlap = 52.875
PHY-3002 : Step(430): len = 2.02947e+06, overlap = 52.75
PHY-3002 : Step(431): len = 2.03064e+06, overlap = 53.25
PHY-3002 : Step(432): len = 2.02964e+06, overlap = 54.125
PHY-3002 : Step(433): len = 2.0283e+06, overlap = 55.125
PHY-3002 : Step(434): len = 2.02761e+06, overlap = 55.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000135333
PHY-3002 : Step(435): len = 2.03001e+06, overlap = 55.125
PHY-3002 : Step(436): len = 2.03044e+06, overlap = 55
PHY-3002 : Step(437): len = 2.03105e+06, overlap = 54.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000270666
PHY-3002 : Step(438): len = 2.03225e+06, overlap = 54.375
PHY-3002 : Step(439): len = 2.03309e+06, overlap = 53.5
PHY-3002 : Step(440): len = 2.03554e+06, overlap = 53.875
PHY-3002 : Step(441): len = 2.03626e+06, overlap = 54.25
PHY-3002 : Step(442): len = 2.03626e+06, overlap = 54.25
PHY-3002 : Step(443): len = 2.03555e+06, overlap = 54.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.418091s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (93.4%)

PHY-3001 : Legalized: Len = 2.24611e+06, Over = 0
PHY-3001 : Design contains 125 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 41 x 8 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 1832 overflows spread with total dist 22234 and max dist 62.
PHY-3001 : Iter 2: 6 overflows spread with total dist 122 and max dist 28.
PHY-3001 : total displace: 204403, max displace: 53.
PHY-3001 : End spreading;  0.993211s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (94.4%)

PHY-3001 : Final: Len = 2.28091e+06, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3534/36397.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.59574e+06, over cnt = 2261(1%), over = 4237, worst = 8
PHY-1002 : len = 2.62922e+06, over cnt = 1441(0%), over = 2316, worst = 8
PHY-1002 : len = 2.65704e+06, over cnt = 661(0%), over = 1088, worst = 7
PHY-1002 : len = 2.67107e+06, over cnt = 193(0%), over = 335, worst = 6
PHY-1002 : len = 2.67766e+06, over cnt = 15(0%), over = 33, worst = 6
PHY-1001 : End global iterations;  2.594895s wall, 3.187500s user + 0.031250s system = 3.218750s CPU (124.0%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 50.79, top10 = 43.95, top15 = 39.23.
PHY-1001 : End incremental global routing;  3.351050s wall, 3.875000s user + 0.031250s system = 3.906250s CPU (116.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 35814 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.537346s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (98.6%)

OPT-1001 : 4 high-fanout net processed.
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12847 has valid locations, 34 needs to be replaced
PHY-3001 : design contains 19128 instances, 12479 slices, 442 macros(3391 instances: 464 mslices 2589 lslices)
PHY-3001 : Found 611 cells with 2 region constraints.
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.29259e+06
PHY-3001 : Run with size of 8
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 22609/36431.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.68813e+06, over cnt = 173(0%), over = 191, worst = 6
PHY-1002 : len = 2.68922e+06, over cnt = 88(0%), over = 91, worst = 4
PHY-1002 : len = 2.69104e+06, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 2.69131e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 2.69152e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.176919s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (79.7%)

PHY-1001 : Congestion index: top1 = 62.56, top5 = 50.85, top10 = 44.01, top15 = 39.31.
PHY-3001 : End congestion estimation;  1.928546s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (86.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 126111, tnet num: 35848, tinst num: 19128, tnode num: 160238, tedge num: 193007.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  3.679842s wall, 3.515625s user + 0.000000s system = 3.515625s CPU (95.5%)

RUN-1004 : used memory is 2303 MB, reserved memory is 2364 MB, peak memory is 2303 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 35848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3083 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  5.967225s wall, 5.671875s user + 0.015625s system = 5.687500s CPU (95.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(444): len = 2.29138e+06, overlap = 0
PHY-3002 : Step(445): len = 2.2915e+06, overlap = 0
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 22603/36431.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.68861e+06, over cnt = 62(0%), over = 62, worst = 1
PHY-1002 : len = 2.68904e+06, over cnt = 25(0%), over = 25, worst = 1
PHY-1002 : len = 2.68944e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 2.68962e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.911661s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (78.8%)

PHY-1001 : Congestion index: top1 = 62.60, top5 = 50.92, top10 = 44.05, top15 = 39.32.
PHY-3001 : End congestion estimation;  1.720997s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (86.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 35848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.422231s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (97.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.78364e-05
PHY-3002 : Step(446): len = 2.29086e+06, overlap = 0
PHY-3002 : Step(447): len = 2.29142e+06, overlap = 0
PHY-3002 : Step(448): len = 2.29156e+06, overlap = 0
PHY-3002 : Step(449): len = 2.2912e+06, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019099s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2.29106e+06, Over = 0
PHY-3001 : Design contains 130 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 41 x 8 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 24 overflows spread with total dist 454 and max dist 46.
PHY-3001 : total displace: 201409, max displace: 53.
PHY-3001 : End spreading;  0.467081s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (93.7%)

PHY-3001 : Final: Len = 2.29139e+06, Over = 0
PHY-3001 : End incremental placement;  12.420054s wall, 11.359375s user + 0.093750s system = 11.453125s CPU (92.2%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  18.309717s wall, 17.750000s user + 0.125000s system = 17.875000s CPU (97.6%)

OPT-1001 : Current memory(MB): used = 2306, reserve = 2368, peak = 2315.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 22579/36431.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.68747e+06, over cnt = 86(0%), over = 95, worst = 3
PHY-1002 : len = 2.68768e+06, over cnt = 33(0%), over = 37, worst = 2
PHY-1002 : len = 2.68814e+06, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 2.68835e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 2.68838e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.113082s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (81.4%)

PHY-1001 : Congestion index: top1 = 62.47, top5 = 50.87, top10 = 44.01, top15 = 39.30.
OPT-1001 : End congestion update;  1.859941s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (87.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 35848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.351290s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (97.1%)

OPT-0007 : Start: WNS -690 TNS -55019 NUM_FEPS 274
OPT-0007 : Iter 1: improved WNS -378 TNS -44780 NUM_FEPS 274 with 129 cells processed and 9999 slack improved
OPT-0007 : Iter 2: improved WNS -378 TNS -43586 NUM_FEPS 274 with 16 cells processed and 1329 slack improved
OPT-0007 : Iter 3: improved WNS -378 TNS -43464 NUM_FEPS 274 with 9 cells processed and 495 slack improved
OPT-1001 : End path based optimization;  4.162085s wall, 3.843750s user + 0.000000s system = 3.843750s CPU (92.4%)

OPT-1001 : Current memory(MB): used = 2306, reserve = 2369, peak = 2315.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 35848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.350096s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (98.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS -378 TNS -43464 NUM_FEPS 274
OPT-1001 : Successfully optimized 3642 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  1.345183s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (98.7%)

OPT-1001 : Successfully optimized 1231 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  1.341912s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (101.3%)

OPT-1001 : Stop: WNS -342 TNS -43120 NUM_FEPS 274
OPT-1001 : End pin optimization;  7.727817s wall, 7.546875s user + 0.000000s system = 7.546875s CPU (97.7%)

PHY-1001 : Beeline DP, 1218 out of 4163 (29.26)%; hop = 1825.
PHY-1001 : Beeline DP, 415 out of 2979 (13.93)%; hop = 618.
PHY-1001 : Beeline DP, 228 out of 2777 (8.21)%; hop = 338.
PHY-1001 : Beeline DP, 182 out of 2717 (6.70)%; hop = 276.
PHY-1001 : Beeline DP, 154 out of 2712 (5.68)%; hop = 237.
PHY-1001 : Beeline optimization intraPLB, 1396 1-hop(43.93%), 1167 2-hop(36.72%), 277 3-hop( 8.72%), 338 others (10.64%)
PHY-1001 :  5.973218s wall, 5.828125s user + 0.000000s system = 5.828125s CPU (97.6%)

RUN-1001 : Beeline optimization outerPLB: 1-hop 1617, 2-hop 3135, 3-hop 1949, 4-hop 660, other 1795 
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 35848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.352175s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (97.1%)

OPT-1001 : Stop: WNS -342 TNS -42662 NUM_FEPS 274
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 17800/36431.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.68656e+06, over cnt = 717(0%), over = 985, worst = 6
PHY-1002 : len = 2.69192e+06, over cnt = 396(0%), over = 493, worst = 4
PHY-1002 : len = 2.69853e+06, over cnt = 131(0%), over = 157, worst = 4
PHY-1002 : len = 2.70075e+06, over cnt = 38(0%), over = 40, worst = 2
PHY-1002 : len = 2.70074e+06, over cnt = 27(0%), over = 28, worst = 2
PHY-1001 : End global iterations;  1.385115s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (88.0%)

PHY-1001 : Congestion index: top1 = 62.31, top5 = 50.50, top10 = 43.74, top15 = 39.03.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 35848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.359487s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (100.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -342 TNS -42662 NUM_FEPS 274
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 61.809160
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -342ps with logic level 2 
RUN-1001 :       #2 path slack -321ps with logic level 1 
RUN-1001 :       #3 path slack -308ps with logic level 1 
RUN-1001 :       #4 path slack -307ps with logic level 2 
RUN-1001 :       #5 path slack -307ps with logic level 1 
RUN-1001 :       #6 path slack -307ps with logic level 1 
RUN-1001 :       #7 path slack -301ps with logic level 1 
RUN-1001 :       #8 path slack -301ps with logic level 1 
RUN-1001 :       #9 path slack -301ps with logic level 1 
RUN-1001 :       #10 path slack -301ps with logic level 1 
RUN-1001 :   extra opt step will be enabled to improve QoR
RUN-1001 :   0 HFN exist on timing critical paths out of 36431 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 36431 nets
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12881 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 19128 instances, 12479 slices, 442 macros(3391 instances: 464 mslices 2589 lslices)
PHY-3001 : Found 611 cells with 2 region constraints.
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Initial: Len = 2.31341e+06, Over = 0
PHY-3001 : Design contains 130 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 41 x 8 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : total displace: 199641, max displace: 23.
PHY-3001 : End spreading;  0.457649s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.0%)

PHY-3001 : Final: Len = 2.31341e+06, Over = 0
PHY-3001 : End incremental legalization;  1.054227s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (99.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 35848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.353779s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (93.5%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 21207/36431.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.70074e+06, over cnt = 27(0%), over = 28, worst = 2
PHY-1002 : len = 2.70082e+06, over cnt = 18(0%), over = 18, worst = 1
PHY-1002 : len = 2.70082e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 2.70094e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.769137s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (93.4%)

PHY-1001 : Congestion index: top1 = 62.34, top5 = 50.53, top10 = 43.75, top15 = 39.04.
OPT-1001 : End congestion update;  1.513622s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (97.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 35848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.361463s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (96.4%)

OPT-0007 : Start: WNS -342 TNS -42662 NUM_FEPS 274
OPT-0007 : Iter 1: improved WNS -342 TNS -39584 NUM_FEPS 274 with 59 cells processed and 2873 slack improved
OPT-0007 : Iter 2: improved WNS -342 TNS -39478 NUM_FEPS 274 with 4 cells processed and 182 slack improved
OPT-1001 : End path based optimization;  3.468916s wall, 3.375000s user + 0.000000s system = 3.375000s CPU (97.3%)

OPT-1001 : Current memory(MB): used = 2328, reserve = 2392, peak = 2337.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 21030/36431.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.69947e+06, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 2.69973e+06, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 2.70008e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 2.70011e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.802184s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (74.0%)

PHY-1001 : Congestion index: top1 = 62.35, top5 = 50.50, top10 = 43.71, top15 = 39.03.
OPT-1001 : End congestion update;  1.556675s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (83.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 35848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.356502s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (99.1%)

OPT-0007 : Start: WNS -342 TNS -39478 NUM_FEPS 274
OPT-0007 : Iter 1: improved WNS -342 TNS -39538 NUM_FEPS 274 with 1 cells processed and 16 slack improved
OPT-0007 : Iter 2: improved WNS -342 TNS -39538 NUM_FEPS 274 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS -342 TNS -39538 NUM_FEPS 274 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  3.630800s wall, 3.312500s user + 0.015625s system = 3.328125s CPU (91.7%)

OPT-1001 : Current memory(MB): used = 2329, reserve = 2392, peak = 2337.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 35848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.343288s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (96.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS -342 TNS -39538 NUM_FEPS 274
OPT-1001 : Successfully optimized 3 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  1.336776s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (94.7%)

OPT-1001 : Successfully optimized 2 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  1.344629s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (89.5%)

OPT-1001 : Stop: WNS -342 TNS -39524 NUM_FEPS 274
OPT-1001 : End pin optimization;  4.578238s wall, 4.296875s user + 0.000000s system = 4.296875s CPU (93.9%)

OPT-1001 : Current memory(MB): used = 2329, reserve = 2392, peak = 2337.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 35848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.359194s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (96.6%)

RUN-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 21230/36431.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.70011e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.173829s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (89.9%)

PHY-1001 : Congestion index: top1 = 62.35, top5 = 50.50, top10 = 43.71, top15 = 39.03.
RUN-1001 : End congestion update;  0.918916s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (95.2%)
 
RUN-1001 : design has 82 columns and 160 rows with 0 high-util (over 100 percentage) tiles versus total tile num 13120
OPT-1001 : End congestion recovery;  2.287132s wall, 2.203125s user + 0.000000s system = 2.203125s CPU (96.3%)

OPT-1001 : Current memory(MB): used = 2329, reserve = 2392, peak = 2337.
OPT-1001 : End physical optimization;  62.036616s wall, 59.625000s user + 0.140625s system = 59.765625s CPU (96.3%)

RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |      0      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |    8252     
RUN-1001 :   Yes  |  No   |  Yes  |    4967     
RUN-1001 :   Yes  |  Yes  |  No   |    1212     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |  259  |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 505
PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1003 : finish command "place" in  148.403954s wall, 140.343750s user + 10.531250s system = 150.875000s CPU (101.7%)

RUN-1004 : used memory is 2145 MB, reserved memory is 2208 MB, peak memory is 2337 MB
RUN-1002 : start command "export_db fpga_prj_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_prj_place.db" in  4.554359s wall, 8.109375s user + 0.015625s system = 8.125000s CPU (178.4%)

RUN-1004 : used memory is 2145 MB, reserved memory is 2209 MB, peak memory is 2337 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/D/software/TD5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |     32     |       auto       |   *    
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-1001 : Working orders of clock nets being processed in bank assignment:
PHY-1001 : u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg;
PHY-1001 : u_full_screen_switch/clk_75m;
PHY-1001 : u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12;
PHY-1001 : I_sys_clk_syn_3;
PHY-1001 : u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1;
PHY-1001 : u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int;
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][38,39]; Utilization: 4 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |        265         |                
RUN-1001 :    1    |                        u_full_screen_switch/clk_75m                        |        683         |                
RUN-1001 :    2    |                              I_sys_clk_syn_3                               |         63         |                
RUN-1001 :    3    |     u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1      |         29         |                
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [39,0][81,39]; Utilization: 4 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |  Regional Fanouts  |                                                Clock Buffer                                                
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                        u_full_screen_switch/clk_75m                        |        267         |                                                                                                            
RUN-1001 :    1    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |        649         |                                                                                                            
RUN-1001 :    2    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |         1          |                                                                                                            
RUN-1001 :    11   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |         5          |  (sclk) u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][38,79]; Utilization: 2 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |        921         |                
RUN-1001 :    1    |                        u_full_screen_switch/clk_75m                        |        171         |                
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [39,40][81,79]; Utilization: 3 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |  Regional Fanouts  |                                                Clock Buffer                                                
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                        u_full_screen_switch/clk_75m                        |         56         |                                                                                                            
RUN-1001 :    1    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |         12         |                                                                                                            
RUN-1001 :    11   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |        617         |  (sclk) u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][38,119]; Utilization: 4 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |         44         |                
RUN-1001 :    1    |                        u_full_screen_switch/clk_75m                        |         39         |                
RUN-1001 :    2    |                              I_sys_clk_syn_3                               |         17         |                
RUN-1001 :    3    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |         1          |                
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [39,80][71,119]; Utilization: 2 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |        1102        |                
RUN-1001 :    1    |                        u_full_screen_switch/clk_75m                        |         37         |                
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-1001 : Route runs in 32 thread(s)
RUN-1001 : There are total 13534 instances
RUN-1001 : 464 mslices, 12015 lslices, 60 pads(hr:11 hp:49), 64 brams, 0 dsps
RUN-1001 : There are total 30867 nets
RUN-6004 WARNING: There are 40 nets with only 1 pin.
RUN-1001 : 19151 nets have 2 pins
RUN-1001 : 8470 nets have [3 - 5] pins
RUN-1001 : 2016 nets have [6 - 10] pins
RUN-1001 : 653 nets have [11 - 20] pins
RUN-1001 : 522 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 113779, tnet num: 29682, tinst num: 13531, tnode num: 147906, tedge num: 183403.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  3.117165s wall, 3.000000s user + 0.000000s system = 3.000000s CPU (96.2%)

RUN-1004 : used memory is 2178 MB, reserved memory is 2250 MB, peak memory is 2337 MB
PHY-1001 : 464 mslices, 12015 lslices, 60 pads(hr:11 hp:49), 64 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 29682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3083 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.58382e+06, over cnt = 2216(1%), over = 4240, worst = 8
PHY-1002 : len = 2.61683e+06, over cnt = 1472(0%), over = 2379, worst = 7
PHY-1002 : len = 2.64338e+06, over cnt = 752(0%), over = 1161, worst = 7
PHY-1002 : len = 2.66048e+06, over cnt = 288(0%), over = 428, worst = 6
PHY-1002 : len = 2.66173e+06, over cnt = 97(0%), over = 156, worst = 6
PHY-1002 : len = 2.66634e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.700358s wall, 3.343750s user + 0.000000s system = 3.343750s CPU (123.8%)

PHY-1001 : Congestion index: top1 = 61.94, top5 = 50.04, top10 = 43.12, top15 = 38.37.
PHY-1001 : End global routing;  3.464150s wall, 4.093750s user + 0.000000s system = 4.093750s CPU (118.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 2283, reserve = 2355, peak = 2337.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
RUN-1001 : Constructing routing connections.
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net u_four_channel_video_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_four_channel_video_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_four_channel_video_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_four_channel_video_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_four_channel_video_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_four_channel_video_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_four_channel_video_splicer_move/uidbuf_u1/u_rfifo/rd_to_wr_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_four_channel_video_splicer_move/uidbuf_u1/u_rfifo/rd_to_wr_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_four_channel_video_splicer_move/uidbuf_u1/u_rfifo/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_four_channel_video_splicer_move/uidbuf_u1/u_wfifo/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 3628, reserve = 3704, peak = 3628.
PHY-1001 : End build detailed router design. 6.684730s wall, 54.562500s user + 0.375000s system = 54.937500s CPU (821.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Tile base routing.....
PHY-1001 : 238 nets need to preroute.
PHY-1001 : Current memory(MB): used = 3638, reserve = 3714, peak = 3638.
PHY-1001 : End phase 1; 0.370376s wall, 5.203125s user + 0.000000s system = 5.203125s CPU (1404.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 539232, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.226816s wall, 2.171875s user + 0.015625s system = 2.187500s CPU (98.2%)

PHY-1001 : Current memory(MB): used = 3753, reserve = 3833, peak = 3753.
PHY-1001 : End phase 2; 2.269960s wall, 2.218750s user + 0.015625s system = 2.234375s CPU (98.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 77% nets.
PHY-1022 : len = 3.97096e+06, over cnt = 12495(0%), over = 13203, worst = 4, crit = 0
PHY-1001 : Current memory(MB): used = 3785, reserve = 3867, peak = 3785.
PHY-1001 : End initial routed; 17.253545s wall, 47.125000s user + 0.078125s system = 47.203125s CPU (273.6%)

PHY-1001 : Update timing.....
PHY-1001 : 165/23994(0%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.236   |  -449.863  |  130  
RUN-1001 :   Hold   |  -2.546   |  -374.717  |  211  
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 7.574020s wall, 7.140625s user + 0.015625s system = 7.156250s CPU (94.5%)

PHY-1001 : Current memory(MB): used = 3898, reserve = 3984, peak = 3898.
PHY-1001 : End phase 3; 24.827638s wall, 54.265625s user + 0.093750s system = 54.359375s CPU (218.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1 = 52.75(S68.66, N62.88, E56.49, W52.12, I82.40, O57.40), top5 = 43.09(S52.27, N49.82, E44.21, W37.93, I61.59, O42.42)
PHY-1001 : top10 = 37.85(S44.05, N42.73, E36.68, W30.40, I47.97, O34.87), top15 = 34.03(S38.25, N37.68, E31.40, W25.54, I38.46, O29.94)
RUN-1001 : Congestion Table:
RUN-1001 : --------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |   Congestion Box    |  Critical Ratio(%)  
RUN-1001 : --------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |      95.00%      |         0          |     40.62%      |  [61 18] - [61 18]  |       95.00%        
RUN-1001 :     South    |      88.00%      |         1          |     62.11%      |  [70 22] - [71 23]  |        0.00%        
RUN-1001 : --------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 1.017440s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (96.8%)

PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 29 pins with SWNS -4.059ns STNS -444.905ns FEP 122.
PHY-1001 : End OPT Iter 1; 2.546746s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (95.7%)

PHY-1022 : len = 3.97387e+06, over cnt = 12506(0%), over = 13213, worst = 4, crit = 0
PHY-1001 : End optimize timing; 3.066683s wall, 2.953125s user + 0.000000s system = 2.953125s CPU (96.3%)

PHY-0007 : Phase: 4; Congestion: {52.75, 43.09, 37.85, 34.03}; Timing: {-4.059ns, -444.905ns, 122}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 4.04394e+06, over cnt = 5479(0%), over = 5618, worst = 4, crit = 0
PHY-1001 : End DR Iter 1; 4.039977s wall, 14.890625s user + 0.046875s system = 14.937500s CPU (369.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 4.0959e+06, over cnt = 2035(0%), over = 2063, worst = 4, crit = 0
PHY-1001 : End DR Iter 2; 2.458706s wall, 7.734375s user + 0.000000s system = 7.734375s CPU (314.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 4.13274e+06, over cnt = 790(0%), over = 809, worst = 4, crit = 0
PHY-1001 : End DR Iter 3; 2.702537s wall, 5.921875s user + 0.000000s system = 5.921875s CPU (219.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 4.1429e+06, over cnt = 305(0%), over = 322, worst = 4, crit = 0
PHY-1001 : End DR Iter 4; 1.621135s wall, 2.687500s user + 0.000000s system = 2.687500s CPU (165.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 4.14427e+06, over cnt = 220(0%), over = 233, worst = 4, crit = 0
PHY-1001 : End DR Iter 5; 0.565576s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (138.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 4.144e+06, over cnt = 162(0%), over = 166, worst = 4, crit = 0
PHY-1001 : End DR Iter 6; 1.659170s wall, 2.078125s user + 0.015625s system = 2.093750s CPU (126.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 4.14349e+06, over cnt = 94(0%), over = 94, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 1.297953s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (116.8%)

PHY-1001 : Update congestion.....
PHY-1001 : top1 = 48.38(S59.43, N55.71, E53.67, W49.86, I82.40, O57.40), top5 = 41.07(S48.45, N46.22, E43.92, W38.18, I61.59, O42.42)
PHY-1001 : top10 = 36.57(S41.65, N40.38, E37.38, W31.63, I47.97, O34.87), top15 = 33.20(S36.58, N36.01, E32.64, W27.26, I38.46, O29.94)
PHY-1001 : End update congestion; 0.038140s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (163.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 4.14608e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 1.408325s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (92.1%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 4.14618e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.402804s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (81.5%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 4.14618e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.363724s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (103.1%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 4.14621e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.582307s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (102.0%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 4.14637e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 12; 0.311376s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (95.3%)

PHY-1001 : Update congestion.....
PHY-1001 : top1 = 48.43(S59.47, N55.79, E53.74, W49.95, I82.40, O57.40), top5 = 41.11(S48.45, N46.28, E43.95, W38.27, I61.59, O42.42)
PHY-1001 : top10 = 36.60(S41.68, N40.43, E37.39, W31.67, I47.97, O34.87), top15 = 33.23(S36.63, N36.04, E32.66, W27.29, I38.46, O29.94)
PHY-1001 : End update congestion; 0.030877s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (202.4%)

PHY-1001 : Update timing.....
PHY-1001 : 152/23994(0%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.102   |  -448.874  |  124  
RUN-1001 :   Hold   |  -2.546   |  -371.663  |  209  
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.645500s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (97.8%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.408831s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 3977, reserve = 4100, peak = 3977.
PHY-1001 : End phase 4; 24.801532s wall, 45.609375s user + 0.093750s system = 45.703125s CPU (184.3%)

PHY-1001 : ===== Detail Route Phase 5 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1 = 48.43(S59.47, N55.79, E53.74, W49.95, I82.40, O57.40), top5 = 41.11(S48.45, N46.28, E43.95, W38.27, I61.59, O42.42)
PHY-1001 : top10 = 36.60(S41.68, N40.43, E37.39, W31.67, I47.97, O34.87), top15 = 33.23(S36.63, N36.04, E32.66, W27.29, I38.46, O29.94)
PHY-1001 : End update congestion; 0.035035s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (44.6%)

PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 20 pins with SWNS -4.059ns STNS -445.275ns FEP 122.
PHY-1001 : End OPT Iter 1; 2.195940s wall, 2.140625s user + 0.000000s system = 2.140625s CPU (97.5%)

PHY-1022 : len = 4.14728e+06, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End optimize timing; 2.695499s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (97.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 4.14718e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.284609s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 4.14725e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.273662s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (97.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 4.14728e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.316448s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (93.8%)

PHY-1001 : Update timing.....
PHY-1001 : 144/23994(0%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.059   |  -447.225  |  122  
RUN-1001 :   Hold   |  -2.546   |  -371.663  |  209  
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 0.414018s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (98.1%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.011762s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (132.8%)

PHY-1001 : Current memory(MB): used = 3979, reserve = 4101, peak = 3979.
PHY-1001 : End phase 5; 4.400392s wall, 4.265625s user + 0.000000s system = 4.265625s CPU (96.9%)

PHY-1001 : ===== Detail Route Phase 6 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1 = 48.43(S59.47, N55.79, E53.74, W49.95, I82.40, O57.40), top5 = 41.12(S48.45, N46.28, E43.95, W38.27, I61.59, O42.42)
PHY-1001 : top10 = 36.60(S41.69, N40.42, E37.40, W31.67, I47.97, O34.87), top15 = 33.23(S36.63, N36.04, E32.67, W27.29, I38.46, O29.94)
PHY-1001 : End update congestion; 0.034178s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (45.7%)

PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 9 pins with SWNS -4.059ns STNS -445.705ns FEP 122.
PHY-1001 : End OPT Iter 1; 1.416616s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (96.0%)

PHY-1022 : len = 4.14747e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End optimize timing; 1.923669s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (97.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 4.14744e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.268804s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (93.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 4.14747e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.266403s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (82.1%)

PHY-1001 : Update timing.....
PHY-1001 : 144/23994(0%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.059   |  -445.705  |  122  
RUN-1001 :   Hold   |  -2.546   |  -371.663  |  209  
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 0.396480s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (98.5%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.009667s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Current memory(MB): used = 3980, reserve = 4101, peak = 3980.
PHY-1001 : End phase 6; 3.150640s wall, 2.984375s user + 0.000000s system = 2.984375s CPU (94.7%)

PHY-1001 : ===== Detail Route Phase 7 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1 = 48.44(S59.47, N55.81, E53.74, W49.95, I82.40, O57.40), top5 = 41.12(S48.45, N46.28, E43.95, W38.28, I61.59, O42.42)
PHY-1001 : top10 = 36.60(S41.69, N40.43, E37.40, W31.68, I47.97, O34.87), top15 = 33.23(S36.63, N36.04, E32.67, W27.30, I38.46, O29.94)
PHY-1001 : End update congestion; 0.032122s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (48.6%)

PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 3 pins with SWNS -4.059ns STNS -445.705ns FEP 122.
PHY-1001 : End OPT Iter 1; 0.499839s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (96.9%)

PHY-1022 : len = 4.14747e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End optimize timing; 1.007404s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (97.7%)

PHY-1001 : Update timing.....
PHY-1001 : 144/23994(0%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.059   |  -445.705  |  122  
RUN-1001 :   Hold   |  -2.546   |  -371.663  |  209  
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 0.400308s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.5%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.009452s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (165.3%)

PHY-1001 : Current memory(MB): used = 3980, reserve = 4101, peak = 3980.
PHY-1001 : End phase 7; 1.535058s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (97.7%)

PHY-1003 : Routed, final wirelength = 4.14747e+06
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][38,39]; Utilization: 4 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |        |        265         
RUN-1001 :    1    |                        u_full_screen_switch/clk_75m                        |                        u_full_screen_switch/clk_75m                        |        |        683         
RUN-1001 :    2    |                              I_sys_clk_syn_3                               |                              I_sys_clk_syn_3                               |        |         63         
RUN-1001 :    3    |     u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1      |     u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1      |        |         29         
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [39,0][81,39]; Utilization: 6 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                        u_full_screen_switch/clk_75m                        |                        u_full_screen_switch/clk_75m                        |        |        267         
RUN-1001 :    1    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |                            x81y19_clk_auto_gnd                             |   *    |        649         
RUN-1001 :    2    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |        |         1          
RUN-1001 :    3    |                                                                            |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |   *    |         0          
RUN-1001 :    10   |                                                                            |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |   *    |         0          
RUN-1001 :    11   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |        |         5          
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][38,79]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |        |        921         
RUN-1001 :    1    |                        u_full_screen_switch/clk_75m                        |                        u_full_screen_switch/clk_75m                        |        |        171         
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [39,40][81,79]; Utilization: 5 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                        u_full_screen_switch/clk_75m                        |                        u_full_screen_switch/clk_75m                        |        |         56         
RUN-1001 :    1    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |   *    |         12         
RUN-1001 :    2    |                                                                            |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |   *    |         0          
RUN-1001 :    10   |                                                                            |                              I_sys_clk_dup_1                               |   *    |         0          
RUN-1001 :    11   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |        |        617         
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][38,119]; Utilization: 4 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |        |         44         
RUN-1001 :    1    |                        u_full_screen_switch/clk_75m                        |                        u_full_screen_switch/clk_75m                        |        |         39         
RUN-1001 :    2    |                              I_sys_clk_syn_3                               |                              I_sys_clk_syn_3                               |        |         17         
RUN-1001 :    3    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |                                                                            |   *    |         1          
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [39,80][71,119]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |        |        1102        
RUN-1001 :    1    |                        u_full_screen_switch/clk_75m                        |                        u_full_screen_switch/clk_75m                        |        |         37         
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Current memory(MB): used = 3980, reserve = 4101, peak = 3980.
PHY-1001 : End export database. 0.180131s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (104.1%)

PHY-1001 : End detail routing;  69.036102s wall, 171.484375s user + 0.640625s system = 172.125000s CPU (249.3%)

RUN-1003 : finish command "route" in  79.290274s wall, 182.109375s user + 0.656250s system = 182.765625s CPU (230.5%)

RUN-1004 : used memory is 3969 MB, reserved memory is 4089 MB, peak memory is 3980 MB
RUN-1002 : start command "report_area -io_info -file fpga_prj_phy.area"
SYN-4034 : The count of slices with lut is 7196.
SYN-4035 : The count of slices with lut+ripple is 1454.
RUN-1001 : standard
***Report Model: design_top_wrapper Device: PH1A90SBG484***

Design Statistics
#IO                        56
  #input                    3
  #output                  31
  #inout                   22
#lut6                    7660   out of  64320   11.91%
#reg                    14411
  #slice reg            14407   out of 128640   11.20%
  #pad reg                  4

Utilization Statistics
#slice                  12479   out of  64320   19.40%
  #used ram               464
    #dram lut             456
    #shifter lut            8
  #used logic           12015
    #with luts           7196
    #with adder          1454
    #reg only            3365
#feedthrough             3800
#f7mux                    560   out of  32160    1.74%
#f8mux                    280   out of  16080    1.74%
#dsp                        0   out of    240    0.00%
#eram                      64   out of    272   23.53%
  #eram20k                 64
  #fifo20k                  0
#pad                       60   out of    260   23.08%
#pll                        3   out of     12   25.00%
#pcie                       0   out of      1    0.00%
#serdes                     0   out of      2    0.00%
#ddr_cal                    1   out of      1  100.00%
#ddr_bank                   2   out of      2  100.00%
#gclk                       6   out of     32   18.75%
#lclk                       0   out of     32    0.00%
#mlclk                      2   out of     16   12.50%
#ioclk                      4   out of     24   16.67%

Clock Resource Statistics
Index     ClockNet                                                                     Type                  DriverType         Driver                                                                                   ClockFanout
#1        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg     UserSector            gclk               u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout           6353
#2        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int      UserGclk              gclk               u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout    5745
#3        u_pll/clk0_buf                                                               UserGclk              pll                u_pll/pll_inst.clkc0                                                                     1253
#4        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o                InferredGclk          pll                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc3          650
#5        I_sys_clk_dup_1                                                              InferredGclk          io                 I_sys_clk_syn_2.di                                                                       82
#6        u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk                  InferredGclk          pll                u_pll/pll_inst.clkc1                                                                     29
#7        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1              UserMulti-Regional    pll                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc1          2
#8        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2              UserMulti-Regional    pll                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc2          2
#9        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf    UserGclk              pll                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc0          2
#10       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk       UserRegional          mlclk              u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1.clkout                0
#11       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk       UserRegional          mlclk              u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0.clkout                0


Detailed IO Report

        Name           Direction    Location    IOStandard     DriveStrength    PullType    PackReg  
       I_rst_n           INPUT         K4        LVCMOS15           N/A          PULLUP      NONE    
      I_sys_clk          INPUT        N18        LVCMOS33           N/A          PULLUP      NONE    
     I_uart_rxd          INPUT        M16        LVCMOS33           N/A          PULLUP      NONE    
    O_hdmi_clk_p        OUTPUT        V17         LVDS25            N/A           NONE      ODDRX1   
   O_hdmi_clk_p(n)      OUTPUT        W17         LVDS25            N/A           NONE       NONE    
   O_hdmi_tx_p[2]       OUTPUT        T13         LVDS25            N/A           NONE      ODDRX1   
  O_hdmi_tx_p[2](n)     OUTPUT        U13         LVDS25            N/A           NONE       NONE    
   O_hdmi_tx_p[1]       OUTPUT        Y12         LVDS25            N/A           NONE      ODDRX1   
  O_hdmi_tx_p[1](n)     OUTPUT        W13         LVDS25            N/A           NONE       NONE    
   O_hdmi_tx_p[0]       OUTPUT        V13         LVDS25            N/A           NONE      ODDRX1   
  O_hdmi_tx_p[0](n)     OUTPUT        V14         LVDS25            N/A           NONE       NONE    
     O_uart_txd         OUTPUT        R22        LVCMOS33            8            NONE       NONE    
    ddr_addr[13]        OUTPUT        U10         SSTL15            N/A           NONE       NONE    
    ddr_addr[12]        OUTPUT        V10         SSTL15            N/A           NONE       NONE    
    ddr_addr[11]        OUTPUT        AA10        SSTL15            N/A           NONE       NONE    
    ddr_addr[10]        OUTPUT        AB10        SSTL15            N/A           NONE       NONE    
     ddr_addr[9]        OUTPUT        AB8         SSTL15            N/A           NONE       NONE    
     ddr_addr[8]        OUTPUT        U12         SSTL15            N/A           NONE       NONE    
     ddr_addr[7]        OUTPUT        AA8         SSTL15            N/A           NONE       NONE    
     ddr_addr[6]        OUTPUT        Y11         SSTL15            N/A           NONE       NONE    
     ddr_addr[5]        OUTPUT         U7         SSTL15            N/A           NONE       NONE    
     ddr_addr[4]        OUTPUT        AA11        SSTL15            N/A           NONE       NONE    
     ddr_addr[3]        OUTPUT         W6         SSTL15            N/A           NONE       NONE    
     ddr_addr[2]        OUTPUT         V8         SSTL15            N/A           NONE       NONE    
     ddr_addr[1]        OUTPUT         V9         SSTL15            N/A           NONE       NONE    
     ddr_addr[0]        OUTPUT        AB7         SSTL15            N/A           NONE       NONE    
      ddr_ba[2]         OUTPUT         T8         SSTL15            N/A           NONE       NONE    
      ddr_ba[1]         OUTPUT        AB11        SSTL15            N/A           NONE       NONE    
      ddr_ba[0]         OUTPUT         Y6         SSTL15            N/A           NONE       NONE    
      ddr_cas_n         OUTPUT        AB6         SSTL15            N/A           NONE       NONE    
     ddr_ck_n[0]        OUTPUT         Y9       DIFF_SSTL15         N/A           NONE       NONE    
     ddr_ck_p[0]        OUTPUT         W9       DIFF_SSTL15         N/A           NONE       NONE    
     ddr_cke[0]         OUTPUT        W11         SSTL15            N/A           NONE       NONE    
     ddr_cs_n[0]        OUTPUT        AA5         SSTL15            N/A           NONE       NONE    
     ddr_odt[0]         OUTPUT        AA6         SSTL15            N/A           NONE       NONE    
      ddr_ras_n         OUTPUT         R7         SSTL15            N/A           NONE       NONE    
     ddr_reset_n        OUTPUT         U6         SSTL15            N/A           NONE       NONE    
      ddr_we_n          OUTPUT         U8         SSTL15            N/A           NONE       NONE    
      ddr_dm[1]          INOUT         P4         SSTL15            N/A           NONE       NONE    
      ddr_dm[0]          INOUT         L5         SSTL15            N/A           NONE       NONE    
     ddr_dq[15]          INOUT         R1         SSTL15            N/A           NONE       NONE    
     ddr_dq[14]          INOUT         R4         SSTL15            N/A           NONE       NONE    
     ddr_dq[13]          INOUT         P2         SSTL15            N/A           NONE       NONE    
     ddr_dq[12]          INOUT         T1         SSTL15            N/A           NONE       NONE    
     ddr_dq[11]          INOUT         R3         SSTL15            N/A           NONE       NONE    
     ddr_dq[10]          INOUT         U1         SSTL15            N/A           NONE       NONE    
      ddr_dq[9]          INOUT         P1         SSTL15            N/A           NONE       NONE    
      ddr_dq[8]          INOUT         R2         SSTL15            N/A           NONE       NONE    
      ddr_dq[7]          INOUT         L3         SSTL15            N/A           NONE       NONE    
      ddr_dq[6]          INOUT         K3         SSTL15            N/A           NONE       NONE    
      ddr_dq[5]          INOUT         N3         SSTL15            N/A           NONE       NONE    
      ddr_dq[4]          INOUT         K2         SSTL15            N/A           NONE       NONE    
      ddr_dq[3]          INOUT         N2         SSTL15            N/A           NONE       NONE    
      ddr_dq[2]          INOUT         K1         SSTL15            N/A           NONE       NONE    
      ddr_dq[1]          INOUT         M3         SSTL15            N/A           NONE       NONE    
      ddr_dq[0]          INOUT         L1         SSTL15            N/A           NONE       NONE    
    ddr_dqs_n[1]         INOUT         N4       DIFF_SSTL15         N/A           NONE       NONE    
    ddr_dqs_n[0]         INOUT         M1       DIFF_SSTL15         N/A           NONE       NONE    
    ddr_dqs_p[1]         INOUT         M5       DIFF_SSTL15         N/A           NONE       NONE    
    ddr_dqs_p[0]         INOUT         M2       DIFF_SSTL15         N/A           NONE       NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                                           |Module                                  |logic lut |ripple  |seq     |eram    |dsp     |dram lut |shifter lut |f7mux   |f8mux   |pll     |serdes   |pcie    |ddr     |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                                                |design_top_wrapper                      |7196      |1454    |14411   |64      |0       |456      |8           |560     |280     |3       |0        |0       |1       |
|  u_four_channel_video_splicer_move                |four_channel_video_splicer_move         |1107      |524     |1544    |32      |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u0_down_samping_2x2                            |down_samping_2x2                        |18        |12      |27      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u1_down_samping_2x2                            |down_samping_2x2                        |9         |0       |15      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u2_down_samping_2x2                            |down_samping_2x2                        |9         |0       |18      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u3_down_samping_2x2                            |down_samping_2x2                        |10        |0       |19      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uidbufr_interconnect                         |uidbufr_interconnect                    |8         |0       |18      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uidbufw_interconnect                         |uidbufw_interconnect                    |45        |0       |51      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uivtc_video_move                             |uivtc_video_move                        |131       |108     |100     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u0                                      |uidbuf                                  |212       |101     |306     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_R0                                    |fs_cap                                  |5         |0       |5       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |1         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |31        |19      |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |9         |0       |31      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |13        |0       |38      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |44        |16      |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |12        |0       |30      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |17        |0       |39      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u1                                      |uidbuf                                  |213       |101     |302     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |31        |19      |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |10        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |11        |0       |37      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |53        |16      |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |1         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |15        |0       |30      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |19        |0       |38      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u2                                      |uidbuf                                  |203       |101     |299     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |31        |19      |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |7         |0       |31      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |15        |0       |38      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |44        |16      |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |2         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |11        |0       |29      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |16        |0       |40      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u3                                      |uidbuf                                  |211       |101     |302     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |30        |19      |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |8         |0       |35      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |11        |0       |34      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |45        |16      |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |15        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |14        |0       |35      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_full_screen_switch                             |full_screen_switch                      |526       |213     |972     |20      |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uidbufw_interconnect                         |uidbufw_interconnect                    |50        |0       |61      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uivtc                                        |uivtc                                   |1         |0       |3       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u0                                      |uidbuf_only_w                           |87        |30      |168     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |4         |0       |8       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |45        |30      |104     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |1         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |14        |0       |36      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |18        |0       |39      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u1                                      |uidbuf_only_w                           |74        |30      |161     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |1         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |33        |30      |104     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |1         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |9         |0       |35      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |15        |0       |43      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u2                                      |uidbuf_only_w                           |77        |30      |162     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |1         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |40        |30      |104     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |13        |0       |36      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |16        |0       |39      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u3                                      |uidbuf_only_w                           |75        |30      |162     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |1         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |34        |30      |104     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |1         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |9         |0       |33      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |13        |0       |42      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u4                                      |uidbuf_r_baseaddr_switch                |82        |37      |172     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_R0                                    |fs_cap                                  |5         |0       |7       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |32        |21      |104     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |11        |0       |38      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |11        |0       |39      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_hdmi_tx                                        |hdmi_tx                                 |409       |28      |988     |4       |0       |0        |8           |0       |0       |0       |0        |0       |0       |
|    u_hdmi2phy_wrapper                             |hdmi_phy_wrapper                        |21        |0       |48      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u0_lane_lvds_10_1                            |lane_lvds_10_1                          |7         |0       |19      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u1_lane_lvds_10_1                            |lane_lvds_10_1                          |4         |0       |10      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u2_lane_lvds_10_1                            |lane_lvds_10_1                          |6         |0       |14      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u3_lane_lvds_10_1                            |lane_lvds_10_1                          |4         |0       |5       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_hdmi_tx_controller_wrapper                   |hdmi_tx_controller_wrapper              |374       |28      |902     |4       |0       |0        |8           |0       |0       |0       |0        |0       |0       |
|      u0_hdmi_tmds_encode                          |hdmi_tmds_encode                        |67        |0       |147     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u1_hdmi_tmds_encode                          |hdmi_tmds_encode                        |48        |0       |77      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u2_hdmi_tmds_encode                          |hdmi_tmds_encode                        |54        |0       |110     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_data_distribution                     |hdmi_data_distribution                  |7         |0       |35      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_island_data_assemble                  |hdmi_island_data_assemble               |85        |0       |282     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_island_data_gen                       |hdmi_island_data_gen                    |53        |0       |102     |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        U_audio_sample_packet_2_channel            |audio_sample_packet_2_channel           |7         |0       |12      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_w64_d1024_fifo                         |w64_d1024_fifo                          |6         |0       |11      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_audio_clock_regeneration_packet          |audio_clock_regeneration_packet         |2         |0       |4       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_video_data_assemble                   |hdmi_video_data_assemble                |5         |0       |54      |0       |0       |0        |8           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_video_source                          |hdmi_video_source                       |28        |28      |38      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_video_axi_stream_receiver                  |video_axi_stream_receiver               |27        |0       |57      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_w24_d1024_fifo                           |w24_d1024_fifo                          |26        |0       |55      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_pll                                            |pll                                     |2         |0       |0       |0       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|......                                             |......                                  |-         |-       |-       |-       |-       |-        |-           |-       |-       |-       |-        |-       |-       |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets   
    #1         1       18972  
    #2         2       6227   
    #3         3       1283   
    #4         4        753   
    #5        5-10     1953   
    #6       11-50      727   
    #7       51-100     11    
  Average     2.30            

RUN-1002 : start command "export_db fpga_prj_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_prj_pr.db" in  5.095161s wall, 8.859375s user + 0.015625s system = 8.875000s CPU (174.2%)

RUN-1004 : used memory is 3970 MB, reserved memory is 4089 MB, peak memory is 4038 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 113779, tnet num: 29682, tinst num: 13531, tnode num: 147906, tedge num: 183403.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  3.195400s wall, 3.109375s user + 0.000000s system = 3.109375s CPU (97.3%)

RUN-1004 : used memory is 3974 MB, reserved memory is 4092 MB, peak memory is 4038 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file fpga_prj_phy.timing"
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 113779, tnet num: 29682, tinst num: 13531, tnode num: 147906, tedge num: 183403.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  3.278697s wall, 3.140625s user + 0.000000s system = 3.140625s CPU (95.8%)

RUN-1004 : used memory is 3975 MB, reserved memory is 4092 MB, peak memory is 4038 MB
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 29682 nets completely.
TMR-1033 : GPLL u_pll/pll_inst feeds back externally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst feeds back internally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst feeds back externally.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3083 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 12. Number of clock nets = 22 (0 unconstrainted).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in fpga_prj_phy.timing, timing summary in fpga_prj_phy.tsm.
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file fpga_prj_phy.timing" in  10.751567s wall, 9.156250s user + 0.312500s system = 9.468750s CPU (88.1%)

RUN-1004 : used memory is 3997 MB, reserved memory is 4098 MB, peak memory is 4038 MB
RUN-1002 : start command "export_bid fpga_prj_inst.bid"
RUN-1002 : start command "bitgen -bit fpga_prj.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 9 pll_pd instances.
BIT-1002 : Init instances with 32 threads.
BIT-1002 : Init instances completely, inst num: 13540
BIT-1002 : Init pips with 32 threads.
BIT-1002 : Init pips completely, net num: 30867, pip num: 268361
BIT-1002 : Init feedthrough with 32 threads.
BIT-1002 : Init feedthrough completely, num: 3800
BIT-1003 : Multithreading accelaration with 32 threads.
BIT-1003 : Generate bitstream completely, there are 5808 valid insts, and 800179 bits set as '1'.
BIT-1004 : the usercode0 register value: 00000000011010010000000000000000
BIT-1004 : Generate file fpga_prj.bit.
RUN-1003 : finish command "bitgen -bit fpga_prj.bit" in  23.774819s wall, 239.468750s user + 3.656250s system = 243.125000s CPU (1022.6%)

RUN-1004 : used memory is 4068 MB, reserved memory is 4162 MB, peak memory is 4406 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20241225_161748.log"
