// Seed: 2874188674
module module_0 (
    output reg id_0,
    input id_1,
    input reg id_2,
    output id_3,
    output id_4,
    input logic id_5
);
  initial begin
    id_0 <= id_2;
  end
endmodule
