<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>DDS</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./DDS.sdb</name><userFileType>SDB</userFileType></file></fileSet><fileSet fileSetId="DESIGNER_FILESET"><file fileid="1"><name>./DDS.pdc</name><userFileType>PDC</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>./DDS.v</name><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="3"><name>./testbench.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>DESIGNER_FILESET</fileSetRef><fileSetRef>STIMULUS_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>DESIGNER_FILESET</fileSetRef><name>DESIGNER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="" name="" vendor="" version=""/><dependentModules><module file="hdl\dds_coder.v" module_class="HdlModule" name="dds_coder" state="GOOD" type="2"/><module file="hdl\dds_state.v" module_class="HdlModule" name="dds_state" state="GOOD" type="2"/><module file="hdl\dds_timer.v" module_class="HdlModule" name="dds_timer" state="GOOD" type="2"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>dds_para_load</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>dds_para</componentSignalName><busSignalName>dds_para</busSignalName></signal><signal><componentSignalName>dds_load</componentSignalName><busSignalName>dds_load</busSignalName></signal><signal><componentSignalName>dds_choice</componentSignalName><busSignalName>dds_choice</busSignalName></signal></signalMap></busInterface><busInterface><name>dds_config</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>reset</componentSignalName><busSignalName>reset</busSignalName></signal><signal><componentSignalName>fq_ud</componentSignalName><busSignalName>fq_ud</busSignalName></signal><signal><componentSignalName>w_clk</componentSignalName><busSignalName>w_clk</busSignalName></signal><signal><componentSignalName>data</componentSignalName><busSignalName>data</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>dds_load</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>dds_choice</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>clk_sys</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>rst_n</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>state_start</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>reset</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>fq_ud</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>w_clk</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>data</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>dds_para</name><direction>in</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>