# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FEB_test.gen/sources_1/ip/uC_ILA/sim/uC_ILA.vhd" \
"../../../../FEB_test.gen/sources_1/ip/DDR_ila_0/sim/DDR_ila_0.vhd" \
"../../../../FEB_test.gen/sources_1/ip/vio_0/sim/vio_0.vhd" \

vhdl work  \
"../../../../FEB_test.srcs/sources_1/new/Proj_Def.vhd" \
"../../../../FEB_test.srcs/sources_1/new/Debug_ILA.vhd" \
"../../../../FEB_test.srcs/sources_1/new/DDR_test.vhd" \
"../../../../FEB_test.srcs/sources_1/new/FM_Deserializer.vhd" \
"../../../../FEB_test.srcs/sources_1/new/FM_Serializer.vhd" \
"../../../../FEB_test.srcs/sources_1/new/One_Wire.vhd" \
"../../../../FEB_test.srcs/sources_1/new/Phase_Detector.vhd" \
"../../../../FEB_test.srcs/sources_1/new/FEB.vhd" \
"../../../../FEB_test.srcs/sources_1/new/ADC_mux.vhd" \
"../../../../FEB_test.srcs/sources_1/new/uController.vhdl" \
"../../../../FEB_test.srcs/sources_1/new/DAC.vhdl" \
"../../../../FEB_test.srcs/sim_1/new/Testbench.vhd" \

# Do not sort compile order
nosort
