#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Dec 16 23:55:40 2024
# Process ID: 2160
# Current directory: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top
# Command line: vivado
# Log file: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/vivado.log
# Journal file: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.xpr
launch_runs impl_1 -to_step write_bitstream -jobs 72
launch_runs impl_1 -to_step write_bitstream -jobs 72
set_property top design_1_wrapper [current_fileset]
update_ip_catalog
update_ip_catalog
launch_runs impl_1 -to_step write_bitstream -jobs 72
wait_on_run impl_1
open_run impl_1
file mkdir /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk
file copy -force /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.runs/impl_1/design_1_wrapper.sysdef /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/design_1_wrapper.hdf

launch_sdk -workspace /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk -hwspec /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/design_1_wrapper.hdf
set_property target_simulator Questa [current_project]
set_property top dti_riscv_top [get_filesets sim_1]
set_property compxlib.questa_compiled_library_dir /data_sip/sip4/workspace/hautx0/xil_questa_lib2018 [current_project]
add_files -norecurse /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/riscv_app/Debug/riscv_app.elf
set_property used_in_simulation 0 [get_files /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/riscv_app/Debug/riscv_app.elf]
add_files -fileset sim_1 -norecurse /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/riscv_app/Debug/riscv_app.elf
set_property SCOPED_TO_REF design_1 [get_files -all -of_objects [get_fileset sources_1] {/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/riscv_app/Debug/riscv_app.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sources_1] {/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/riscv_app/Debug/riscv_app.elf}]
set_property SCOPED_TO_REF design_1 [get_files -all -of_objects [get_fileset sim_1] {/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/riscv_app/Debug/riscv_app.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sim_1] {/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/riscv_app/Debug/riscv_app.elf}]
file mkdir /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv w ]
add_files -fileset sim_1 /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv
export_ip_user_files -of_objects  [get_files /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv
open_bd_design {/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/design_1.bd}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv w ]
add_files -fileset sim_1 /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/sim/libs/uart_rx.v
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
compile_simlib -simulator questa -simulator_exec_path {/data_nas3/tools/mentor/questasim-2023.4/linux_x86_64/} -family all -language all -library all -dir {/data_sip/sip4/workspace/hautx0/xil_questa_lib2018}
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_ports resetn] [get_bd_pins clk_wiz_0/resetn]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 72
wait_on_run impl_1
file copy -force /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.runs/impl_1/design_1_wrapper.sysdef /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/design_1_wrapper.hdf

reset_simulation -simset sim_1 -mode behavioral
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
