

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>GPU-SIM-DETAILS &mdash; ggangliu-doc v0.01 documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme.css?v=e59714d7" />
      <link rel="stylesheet" type="text/css" href="../../_static/_variables.scss?v=a5c9e1b9" />
      <link rel="stylesheet" type="text/css" href="../../_static/custom.css?v=0f1f8bc0" />

  
      <script src="../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../_static/documentation_options.js?v=f6c7d6a8"></script>
      <script src="../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link href="../../_static/custom.css" rel="stylesheet" type="text/css">

</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            ggangliu-doc
              <img src="../../_static/firstai-2.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../ai-deep-learning.html">AI (Deep Learning)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ai-embedded.html">AI Embedded</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../software.html">Software</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../simulator.html">Simulator</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../compiler.html">Compiler</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../computer-architecture.html">Computer Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../hdl.html">Hardware Description Language</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../open-source-project.html">Open Source Project</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../project.html">Project</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../work-related.html">Work-related</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">ggangliu-doc</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">GPU-SIM-DETAILS</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section class="tex2jax_ignore mathjax_ignore" id="gpu-sim-details">
<h1>GPU-SIM-DETAILS<a class="headerlink" href="#gpu-sim-details" title="Link to this heading">ÔÉÅ</a></h1>
<p>kernel_name = square
kernel_launch_uid = 1
gpu_sim_cycle = 4366
gpu_sim_insn = 1638400
gpu_ipc =     375.2634
gpu_tot_sim_cycle = 4366
gpu_tot_sim_insn = 1638400
gpu_tot_ipc =     375.2634
gpu_tot_issued_cta = 128
gpu_occupancy = 87.8462%
gpu_tot_occupancy = 87.8462%
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9528
partiton_level_parallism_total  =       0.9528
partiton_level_parallism_util =       3.1022
partiton_level_parallism_util_total  =       3.1022
L2_BW  =      30.4902 GB/Sec
L2_BW_total  =      30.4902 GB/Sec
gpu_total_sim_rate=240
L1I_cache:
L1I_sp[0]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1284
L1I_sp[1]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1284
L1I_sp[2]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1284
L1I_sp[3]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1284
L1I_sp[4]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 198
L1I_sp[5]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 198
L1I_sp[6]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 198
L1I_sp[7]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 198
L1I_sp[8]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 194
L1I_sp[9]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 194
L1I_sp[10]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 194
L1I_sp[11]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 194
L1I_sp[12]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 258
L1I_sp[13]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 258
L1I_sp[14]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 258
L1I_sp[15]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 258
L1I_sp[16]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 324
L1I_sp[17]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 324
L1I_sp[18]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 324
L1I_sp[19]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 324
L1I_sp[20]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 823
L1I_sp[21]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 823
L1I_sp[22]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 823
L1I_sp[23]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 823
L1I_sp[24]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1186
L1I_sp[25]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1186
L1I_sp[26]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1186
L1I_sp[27]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1186
L1I_sp[28]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1238
L1I_sp[29]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1238
L1I_sp[30]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1238
L1I_sp[31]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1238
L1I_sp[32]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 958
L1I_sp[33]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 958
L1I_sp[34]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 958
L1I_sp[35]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 958
L1I_sp[36]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 202
L1I_sp[37]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 202
L1I_sp[38]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 202
L1I_sp[39]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 202
L1I_sp[40]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 214
L1I_sp[41]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 214
L1I_sp[42]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 214
L1I_sp[43]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 214
L1I_sp[44]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 274
L1I_sp[45]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 274
L1I_sp[46]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 274
L1I_sp[47]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 274
L1I_sp[48]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 342
L1I_sp[49]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 342
L1I_sp[50]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 342
L1I_sp[51]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 342
L1I_sp[52]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 742
L1I_sp[53]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 742
L1I_sp[54]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 742
L1I_sp[55]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 742
L1I_sp[56]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 877
L1I_sp[57]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 877
L1I_sp[58]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 877
L1I_sp[59]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 877
L1I_sp[60]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 880
L1I_sp[61]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 880
L1I_sp[62]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 880
L1I_sp[63]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 880
L1I_sp[64]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1066
L1I_sp[65]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1066
L1I_sp[66]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1066
L1I_sp[67]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1066
L1I_sp[68]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 206
L1I_sp[69]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 206
L1I_sp[70]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 206
L1I_sp[71]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 206
L1I_sp[72]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 226
L1I_sp[73]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 226
L1I_sp[74]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 226
L1I_sp[75]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 226
L1I_sp[76]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 290
L1I_sp[77]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 290
L1I_sp[78]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 290
L1I_sp[79]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 290
L1I_sp[80]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 438
L1I_sp[81]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 438
L1I_sp[82]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 438
L1I_sp[83]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 438
L1I_sp[84]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 682
L1I_sp[85]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 682
L1I_sp[86]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 682
L1I_sp[87]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 682
L1I_sp[88]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 940
L1I_sp[89]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 940
L1I_sp[90]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 940
L1I_sp[91]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 940
L1I_sp[92]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1049
L1I_sp[93]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1049
L1I_sp[94]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1049
L1I_sp[95]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 1049
L1I_sp[96]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 967
L1I_sp[97]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 967
L1I_sp[98]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 967
L1I_sp[99]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 967
L1I_sp[100]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 210
L1I_sp[101]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 210
L1I_sp[102]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 210
L1I_sp[103]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 210
L1I_sp[104]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 242
L1I_sp[105]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 242
L1I_sp[106]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 242
L1I_sp[107]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 242
L1I_sp[108]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 306
L1I_sp[109]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 306
L1I_sp[110]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 306
L1I_sp[111]: Access = 832, Miss = 88, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 306
L1I_sp[112]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 610
L1I_sp[113]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 610
L1I_sp[114]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 610
L1I_sp[115]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 610
L1I_sp[116]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 772
L1I_sp[117]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 772
L1I_sp[118]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 772
L1I_sp[119]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 772
L1I_sp[120]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 886
L1I_sp[121]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 886
L1I_sp[122]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 886
L1I_sp[123]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 886
L1I_sp[124]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 926
L1I_sp[125]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 926
L1I_sp[126]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 926
L1I_sp[127]: Access = 832, Miss = 96, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 926
L1I_total_cache_accesses = 106496,      L1I_total_cache_misses = 11904,         L1I_total_cache_miss_rate = 0.1118,     L1I_total_cache_pending_hits = 0,       L1I_total_cache_reservation_fails = 79240
L1D_cache:
L1D_sp[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 760
L1D_sp[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 760
L1D_sp[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 760
L1D_sp[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 760
L1D_sp[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 540
L1D_sp[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 540
L1D_sp[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 540
L1D_sp[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 540
L1D_sp[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
L1D_sp[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
L1D_sp[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
L1D_sp[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
L1D_sp[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 443
L1D_sp[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 443
L1D_sp[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 443
L1D_sp[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 443
L1D_sp[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 733
L1D_sp[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 733
L1D_sp[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 733
L1D_sp[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 733
L1D_sp[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 695
L1D_sp[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 695
L1D_sp[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 695
L1D_sp[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 695
L1D_sp[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 658
L1D_sp[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 658
L1D_sp[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 658
L1D_sp[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 658
L1D_sp[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 718
L1D_sp[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 718
L1D_sp[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 718
L1D_sp[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 718
L1D_sp[32]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 704
L1D_sp[33]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 704
L1D_sp[34]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 704
L1D_sp[35]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 704
L1D_sp[36]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 694
L1D_sp[37]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 694
L1D_sp[38]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 694
L1D_sp[39]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 694
L1D_sp[40]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 561
L1D_sp[41]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 561
L1D_sp[42]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 561
L1D_sp[43]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 561
L1D_sp[44]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 446
L1D_sp[45]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 446
L1D_sp[46]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 446
L1D_sp[47]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 446
L1D_sp[48]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 722
L1D_sp[49]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 722
L1D_sp[50]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 722
L1D_sp[51]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 722
L1D_sp[52]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 677
L1D_sp[53]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 677
L1D_sp[54]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 677
L1D_sp[55]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 677
L1D_sp[56]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 789
L1D_sp[57]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 789
L1D_sp[58]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 789
L1D_sp[59]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 789
L1D_sp[60]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
L1D_sp[61]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
L1D_sp[62]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
L1D_sp[63]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
L1D_sp[64]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
L1D_sp[65]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
L1D_sp[66]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
L1D_sp[67]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
L1D_sp[68]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 442
L1D_sp[69]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 442
L1D_sp[70]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 442
L1D_sp[71]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 442
L1D_sp[72]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 444
L1D_sp[73]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 444
L1D_sp[74]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 444
L1D_sp[75]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 444
L1D_sp[76]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 696
L1D_sp[77]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 696
L1D_sp[78]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 696
L1D_sp[79]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 696
L1D_sp[80]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 493
L1D_sp[81]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 493
L1D_sp[82]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 493
L1D_sp[83]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 493
L1D_sp[84]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 600
L1D_sp[85]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 600
L1D_sp[86]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 600
L1D_sp[87]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 600
L1D_sp[88]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 651
L1D_sp[89]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 651
L1D_sp[90]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 651
L1D_sp[91]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 651
L1D_sp[92]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 658
L1D_sp[93]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 658
L1D_sp[94]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 658
L1D_sp[95]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 658
L1D_sp[96]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 718
L1D_sp[97]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 718
L1D_sp[98]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 718
L1D_sp[99]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 718
L1D_sp[100]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 720
L1D_sp[101]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 720
L1D_sp[102]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 720
L1D_sp[103]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 720
L1D_sp[104]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 408
L1D_sp[105]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 408
L1D_sp[106]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 408
L1D_sp[107]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 408
L1D_sp[108]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 624
L1D_sp[109]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 624
L1D_sp[110]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 624
L1D_sp[111]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 624
L1D_sp[112]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 631
L1D_sp[113]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 631
L1D_sp[114]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 631
L1D_sp[115]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 631
L1D_sp[116]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 656
L1D_sp[117]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 656
L1D_sp[118]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 656
L1D_sp[119]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 656
L1D_sp[120]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 755
L1D_sp[121]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 755
L1D_sp[122]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 755
L1D_sp[123]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 755
L1D_sp[124]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
L1D_sp[125]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
L1D_sp[126]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
L1D_sp[127]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
L1D_total_cache_accesses = 16384,       L1D_total_cache_misses = 16384,         L1D_total_cache_miss_rate = 1.0000,     L1D_total_cache_pending_hits = 0,       L1D_total_cache_reservation_fails = 81480
L1D_cache_data_port_util = 0.000,       L1D_cache_fill_port_util = 0.060
L1C_cache:
L1C_total_cache_accesses = 0,   L1C_total_cache_misses = 0,     L1C_total_cache_pending_hits = 0,       L1C_total_cache_reservation_fails = 0
L1T_cache:
L1T_total_cache_accesses = 0,   L1T_total_cache_misses = 0,     L1T_total_cache_pending_hits = 0,       L1T_total_cache_reservation_fails = 0</p>
<p>Total_core_cache_stats:
Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 81480
Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
Total_core_cache_stats_breakdown[L1_5_WRBK_ACC][HIT] = 0
Total_core_cache_stats_breakdown[L1_5_WRBK_ACC][HIT_RESERVED] = 0
Total_core_cache_stats_breakdown[L1_5_WRBK_ACC][MISS] = 0
Total_core_cache_stats_breakdown[L1_5_WRBK_ACC][RESERVATION_FAIL] = 0
Total_core_cache_stats_breakdown[L1_5_WRBK_ACC][SECTOR_MISS] = 0
Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 94592
Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11904
Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 79240
Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
Total_core_cache_stats_breakdown[L1_5_WR_ALLOC_R][HIT] = 0
Total_core_cache_stats_breakdown[L1_5_WR_ALLOC_R][HIT_RESERVED] = 0
Total_core_cache_stats_breakdown[L1_5_WR_ALLOC_R][MISS] = 0
Total_core_cache_stats_breakdown[L1_5_WR_ALLOC_R][RESERVATION_FAIL] = 0
Total_core_cache_stats_breakdown[L1_5_WR_ALLOC_R][SECTOR_MISS] = 0
Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192
Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 106496</p>
<p>Total_core_cache_fail_stats:
Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 81480
Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 79240
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,
distro:
25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25,
gpgpu_n_tot_thrd_icount = 1638400
gpgpu_n_tot_w_icount = 51200
gpgpu_n_stall_shd_mem = 44870
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 2048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 327680
gpgpu_n_store_insn = 327680
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[global_mem][resource_stall] = 44870
gpgpu_stall_shd_mem[local_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0 W0_Idle:238974  W0_Scoreboard:68300     W1:0    W2:0    W3:0    W4:0    W5:0    W6:0    W7:0    W8:0    W9:0    W10:0   W11:0   W12:0   W13:0   W14:0   W15:0   W16:0   W17:0   W18:0   W19:0   W20:0W21:0   W22:0   W23:0   W24:0   W25:0   W26:0   W27:0   W28:0   W29:0   W30:0   W31:0   W32:51200
single_issue_nums: WS0:51200
dual_issue_nums: WS0:0
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 278528 {136:2048,}
traffic_breakdown_coretomem[INST_ACC_R] = 512 {8:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 278528 {136:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16384 {8:2048,}
traffic_breakdown_memtocore[INST_ACC_R] = 8704 {136:64,}
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
maximum service time to same row:
dram[0]:         9       146         0         0       373       479       722       853         0         0         0         0         0         0         0         0
dram[1]:         0         0         0         0       378       380       868       873         0         0         0         0         0         0         0         0
dram[2]:         0         0         0         0       383       387       878       879         0         0         0         0         0         0         0         0
dram[3]:         0         0         0         0       414       419       883       893         0         0         0         0         0         0         0         0
dram[4]:         0         0         0         0       424       425       894       903         0         0         0         0         0         0         0         0
dram[5]:         0         0         0         0       429       440       903       911         0         0         0         0         0         0         0         0
dram[6]:         0         0         0         0       399       384       911       919         0         0         0         0         0         0         0         0
dram[7]:         0         0         0         0       404       409       923       924         0         0         0         0         0         0         0         0
dram[8]:         0         0         0         0       254       260       399       400         0         0         0         0         0         0         0         0
dram[9]:         0         0         0         0       269       270       404       550         0         0         0         0         0         0         0         0
dram[10]:         0         0         0         0       278       282       569       589         0         0         0         0         0         0         0         0
dram[11]:         0         0         0         0       279       289       594       599         0         0         0         0         0         0         0         0
dram[12]:         0         0         0         0       299       300       600       604         0         0         0         0         0         0         0         0
dram[13]:         0         0         0         0       308       313       610       659         0         0         0         0         0         0         0         0
dram[14]:         0         0         0         0       314       368       663       668         0         0         0         0         0         0         0         0
dram[15]:         0         0         0         0       344       358       779       824         0         0         0         0         0         0         0         0
dram[16]:         0         0         0         0       254       259       432       437         0         0         0         0         0         0         0         0
dram[17]:         0         0         0         0       282       264       455       460         0         0         0         0         0         0         0         0
dram[18]:         0         0         0         0       268       272       584       585         0         0         0         0         0         0         0         0
dram[19]:         0         0         0         0       277       284       594       595         0         0         0         0         0         0         0         0
dram[20]:         0         0         0         0       293       314       599       603         0         0         0         0         0         0         0         0
dram[21]:         0         0         0         0       289       328       553       623         0         0         0         0         0         0         0         0
dram[22]:         0         0         0         0       333       335       624       615         0         0         0         0         0         0         0         0
dram[23]:         0         0         0         0       387       437       678       779         0         0         0         0         0         0         0         0
dram[24]:         0         0         0         0       279       329       485       489         0         0         0         0         0         0         0         0
dram[25]:         0         0         0         0       334       335       627       633         0         0         0         0         0         0         0         0
dram[26]:         0         0         0         0       339       345       635       640         0         0         0         0         0         0         0         0
dram[27]:         0         0         0         0       354       358       640       748         0         0         0         0         0         0         0         0
dram[28]:         0         0         0         0       359       364       750       754         0         0         0         0         0         0         0         0
dram[29]:         0         0         0         0       365       373       654       755         0         0         0         0         0         0         0         0
dram[30]:         0         0         0         0       379       383       758       762         0         0         0         0         0         0         0         0
dram[31]:         0         0         0         0       400       403       815       818         0         0         0         0         0         0         0         0
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[1]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[2]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[3]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[4]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[5]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[6]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[7]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[8]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[9]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[10]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[11]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[12]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[13]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[14]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[15]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[16]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[17]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[18]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[19]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[20]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[21]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[22]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[23]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[24]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[25]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[26]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[27]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[28]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[29]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[30]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
dram[31]:      -nan      -nan      -nan      -nan 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan
average row locality = 4098/130 = 31.523077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none<br />
maximum mf latency per bank:
dram[0]:        271       272       276       274      2769      3002      2720      2721         0         0         0         0         0         0         0         0
dram[1]:        271       273       275       283      2791      2794      2729      2728         0         0         0         0         0         0         0         0
dram[2]:        275       277       280       277      2794      2795      2728      2729         0         0         0         0         0         0         0         0
dram[3]:        279       282       276       276      2790      2789      2726      2727         0         0         0         0         0         0         0         0
dram[4]:        285       288       276       276      2792      2794      2728      2729         0         0         0         0         0         0         0         0
dram[5]:        291       294       276       276      2793      2793      2732      2731         0         0         0         0         0         0         0         0
dram[6]:        293       293       271       279      2793      2898      2730      2796         0         0         0         0         0         0         0         0
dram[7]:        284       296       278       280      2900      2809      2799      2799         0         0         0         0         0         0         0         0
dram[8]:        274       289       279       249      2865      2834      2528      2529         0         0         0         0         0         0         0         0
dram[9]:        282       282       249       258      2935      2889      2585      2584         0         0         0         0         0         0         0         0
dram[10]:        281       281       272       272      2969      2944      2615      2613         0         0         0         0         0         0         0         0
dram[11]:        281       281       273       276      2970      2966      2619      2623         0         0         0         0         0         0         0         0
dram[12]:        281       281       276       278      2967      2966      2618      2619         0         0         0         0         0         0         0         0
dram[13]:        281       281       301       290      3011      2988      2657      2655         0         0         0         0         0         0         0         0
dram[14]:        284       287       335       329      3009      3013      2663      2719         0         0         0         0         0         0         0         0
dram[15]:        300       275       285       300      2910      2910      2840      2830         0         0         0         0         0         0         0         0
dram[16]:        260       260       281       280      2755      2756      2427      2427         0         0         0         0         0         0         0         0
dram[17]:        263       266       278       275      2726      2726      2434      2433         0         0         0         0         0         0         0         0
dram[18]:        267       266       272       271      2822      2826      2521      2519         0         0         0         0         0         0         0         0
dram[19]:        267       267       271       295      2827      2822      2518      2522         0         0         0         0         0         0         0         0
dram[20]:        268       278       292       289      2821      2817      2517      2517         0         0         0         0         0         0         0         0
dram[21]:        276       276       291       282      2828      2807      2517      2517         0         0         0         0         0         0         0         0
dram[22]:        290       301       266       269      2826      2803      2515      2518         0         0         0         0         0         0         0         0
dram[23]:        296       288       276       275      2843      2847      2564      2764         0         0         0         0         0         0         0         0
dram[24]:        265       266       274       286      2782      2783      2482      2483         0         0         0         0         0         0         0         0
dram[25]:        269       272       281       280      2876      2875      2565      2564         0         0         0         0         0         0         0         0
dram[26]:        281       278       280       280      2840      2837      2562      2563         0         0         0         0         0         0         0         0
dram[27]:        276       274       282       280      2804      2807      2542      2748         0         0         0         0         0         0         0         0
dram[28]:        274       274       301       286      2732      2733      2678      2679         0         0         0         0         0         0         0         0
dram[29]:        283       272       285       287      2797      2800      2543      2745         0         0         0         0         0         0         0         0
dram[30]:        267       298       298       285      2810      2837      2684      2705         0         0         0         0         0         0         0         0
dram[31]:        287       279       280       281      2848      2760      2717      2761         0         0         0         0         0         0         0         0</p>
<p>Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan</p>
<p>position of mrq chosen
0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0</p>
<p>average position of mrq chosen = -nan
Memory Partition 0:
Cache L2_000_bank_000:</p>
<p>Cache L2_000_bank_001:</p>
<p>Cache L2_000_bank_002:
MSHR: tag=0xc0070000, atomic=0 1 entries :
mf_uid = 97386 : data_size = 0256, sid = 0003, ldst_id = 0000, warp = 00, part = 0, created_cycle = 1572, original_mf_uid = 97386, addr = 0xc0070000, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>Cache L2_000_bank_003:
MSHR: tag=0xc0070000, atomic=0 1 entries :
mf_uid = 97391 : data_size = 0256, sid = 0003, ldst_id = 0000, warp = 01, part = 0, created_cycle = 1576, original_mf_uid = 97391, addr = 0xc0070000, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>In Dram Latency Queue (total = 0):
DRAM[0]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3358 n_act=6 n_pre=0 n_ref_event=0 n_req=130 n_rd=2 n_rd_L2_A=62 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3390 dram_eff=2.417
bk0: 1a 3472i bk1: 1a 3472i bk2: 0a 3493i bk3: 0a 3494i bk4: 16a 668i bk5: 16a 569i bk6: 15a 606i bk7: 15a 712i bk8: 0a 3490i bk9: 0a 3490i bk10: 0a 3490i bk11: 0a 3491i bk12: 0a 3492i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.577565
Bank_Level_Parallism_Col = 3.579029
Bank_Level_Parallism_Ready = 2.359375
write_to_read_ratio_blp_rw_average = 0.470332
GrpLevelPara = 3.579029</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2730
Wasted_Row = 0
Idle = 250</p>
<p>BW Util Bottlenecks:
RCDc_limit = 50
RCDWRc_limit = 40
WTRc_limit = 5044
RTWc_limit = 4572
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 5044
RTWc_limit_alone = 4572</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3358
Read = 2
Write = 64
L2_Alloc = 62
L2_WB = 0
n_act = 6
n_pre = 0
n_ref = 0
n_req = 130
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 6
issued_total_col = 128
Row_Bus_Util =  0.001718
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.038373
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 36.931843</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.9318
Memory Partition 1:
Cache L2_000_bank_004:</p>
<p>Cache L2_000_bank_005:</p>
<p>Cache L2_000_bank_006:
MSHR: tag=0xc0070100, atomic=0 1 entries :
mf_uid = 97398 : data_size = 0256, sid = 0003, ldst_id = 0000, warp = 02, part = 1, created_cycle = 1581, original_mf_uid = 97398, addr = 0xc0070100, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>Cache L2_000_bank_007:
MSHR: tag=0xc0070100, atomic=0 1 entries :
mf_uid = 97405 : data_size = 0256, sid = 0003, ldst_id = 0000, warp = 03, part = 1, created_cycle = 1587, original_mf_uid = 97405, addr = 0xc0070100, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>In Dram Latency Queue (total = 0):
DRAM[1]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3362 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=62 n_write=64 n_wr_bk=0 bw_util=2.309
n_activity=3190 dram_eff=2.528
bk0: 0a 3492i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 650i bk5: 16a 647i bk6: 15a 724i bk7: 15a 727i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.555486
Bank_Level_Parallism_Col = 3.550956
Bank_Level_Parallism_Ready = 2.341270
write_to_read_ratio_blp_rw_average = 0.476743
GrpLevelPara = 3.550956</p>
<p>BW Util details:
bwutil = 2.309278
total_CMD = 3492
util_bw = 504
Wasted_Col = 2686
Wasted_Row = 0
Idle = 302</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 36
WTRc_limit = 4990
RTWc_limit = 4440
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 4990
RTWc_limit_alone = 4440</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3362
Read = 0
Write = 64
L2_Alloc = 62
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 126</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 126
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036082
Either_Row_CoL_Bus_Util = 0.037228
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 35.720791</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.7208
Memory Partition 2:
Cache L2_000_bank_008:</p>
<p>Cache L2_000_bank_009:</p>
<p>Cache L2_000_bank_010:
MSHR: tag=0xc0070200, atomic=0 1 entries :
mf_uid = 97413 : data_size = 0256, sid = 0003, ldst_id = 0000, warp = 04, part = 2, created_cycle = 1592, original_mf_uid = 97413, addr = 0xc0070200, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>Cache L2_000_bank_011:
MSHR: tag=0xc0070200, atomic=0 1 entries :
mf_uid = 97419 : data_size = 0256, sid = 0003, ldst_id = 0000, warp = 05, part = 2, created_cycle = 1596, original_mf_uid = 97419, addr = 0xc0070200, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>In Dram Latency Queue (total = 0):
DRAM[2]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3362 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=62 n_write=64 n_wr_bk=0 bw_util=2.309
n_activity=3186 dram_eff=2.531
bk0: 0a 3492i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 646i bk5: 16a 644i bk6: 15a 732i bk7: 15a 732i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.558067
Bank_Level_Parallism_Col = 3.552904
Bank_Level_Parallism_Ready = 2.341270
write_to_read_ratio_blp_rw_average = 0.477342
GrpLevelPara = 3.552904</p>
<p>BW Util details:
bwutil = 2.309278
total_CMD = 3492
util_bw = 504
Wasted_Col = 2682
Wasted_Row = 0
Idle = 306</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 36
WTRc_limit = 4982
RTWc_limit = 4440
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 4982
RTWc_limit_alone = 4440</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3362
Read = 0
Write = 64
L2_Alloc = 62
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 126</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 126
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036082
Either_Row_CoL_Bus_Util = 0.037228
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 35.745132</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.7451
Memory Partition 3:
Cache L2_000_bank_012:</p>
<p>Cache L2_000_bank_013:</p>
<p>Cache L2_000_bank_014:
MSHR: tag=0xc0070300, atomic=0 1 entries :
mf_uid = 97425 : data_size = 0256, sid = 0003, ldst_id = 0000, warp = 06, part = 3, created_cycle = 1600, original_mf_uid = 97425, addr = 0xc0070300, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>Cache L2_000_bank_015:
MSHR: tag=0xc0070300, atomic=0 1 entries :
mf_uid = 97429 : data_size = 0256, sid = 0003, ldst_id = 0000, warp = 07, part = 3, created_cycle = 1603, original_mf_uid = 97429, addr = 0xc0070300, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>In Dram Latency Queue (total = 0):
DRAM[3]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3362 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=62 n_write=64 n_wr_bk=0 bw_util=2.309
n_activity=3161 dram_eff=2.551
bk0: 0a 3492i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 667i bk5: 16a 666i bk6: 15a 736i bk7: 15a 743i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.567858
Bank_Level_Parallism_Col = 3.565190
Bank_Level_Parallism_Ready = 2.341270
write_to_read_ratio_blp_rw_average = 0.481118
GrpLevelPara = 3.565190</p>
<p>BW Util details:
bwutil = 2.309278
total_CMD = 3492
util_bw = 504
Wasted_Col = 2657
Wasted_Row = 0
Idle = 331</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 36
WTRc_limit = 4932
RTWc_limit = 4440
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 4932
RTWc_limit_alone = 4440</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3362
Read = 0
Write = 64
L2_Alloc = 62
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 126</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 126
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036082
Either_Row_CoL_Bus_Util = 0.037228
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 35.678696</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.6787
Memory Partition 4:
Cache L2_000_bank_016:</p>
<p>Cache L2_000_bank_017:</p>
<p>Cache L2_000_bank_018:
MSHR: tag=0xc0070400, atomic=0 1 entries :
mf_uid = 97435 : data_size = 0256, sid = 0003, ldst_id = 0000, warp = 08, part = 4, created_cycle = 1608, original_mf_uid = 97435, addr = 0xc0070400, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>Cache L2_000_bank_019:
MSHR: tag=0xc0070400, atomic=0 1 entries :
mf_uid = 97440 : data_size = 0256, sid = 0003, ldst_id = 0000, warp = 09, part = 4, created_cycle = 1612, original_mf_uid = 97440, addr = 0xc0070400, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>In Dram Latency Queue (total = 0):
DRAM[4]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3362 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=62 n_write=64 n_wr_bk=0 bw_util=2.309
n_activity=3153 dram_eff=2.558
bk0: 0a 3492i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 666i bk5: 16a 662i bk6: 15a 745i bk7: 15a 751i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.573105
Bank_Level_Parallism_Col = 3.569162
Bank_Level_Parallism_Ready = 2.341270
write_to_read_ratio_blp_rw_average = 0.482339
GrpLevelPara = 3.569162</p>
<p>BW Util details:
bwutil = 2.309278
total_CMD = 3492
util_bw = 504
Wasted_Col = 2649
Wasted_Row = 0
Idle = 339</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 36
WTRc_limit = 4916
RTWc_limit = 4440
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 4916
RTWc_limit_alone = 4440</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3362
Read = 0
Write = 64
L2_Alloc = 62
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 126</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 126
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036082
Either_Row_CoL_Bus_Util = 0.037228
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 35.766609</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.7666
Memory Partition 5:
Cache L2_000_bank_020:</p>
<p>Cache L2_000_bank_021:</p>
<p>Cache L2_000_bank_022:
MSHR: tag=0xc0070500, atomic=0 1 entries :
mf_uid = 97441 : data_size = 0256, sid = 0003, ldst_id = 0000, warp = 10, part = 5, created_cycle = 1613, original_mf_uid = 97441, addr = 0xc0070500, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>Cache L2_000_bank_023:
MSHR: tag=0xc0070500, atomic=0 1 entries :
mf_uid = 97447 : data_size = 0256, sid = 0003, ldst_id = 0000, warp = 11, part = 5, created_cycle = 1619, original_mf_uid = 97447, addr = 0xc0070500, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>In Dram Latency Queue (total = 0):
DRAM[5]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3362 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=62 n_write=64 n_wr_bk=0 bw_util=2.309
n_activity=3149 dram_eff=2.561
bk0: 0a 3492i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 663i bk5: 16a 667i bk6: 15a 752i bk7: 15a 757i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.572880
Bank_Level_Parallism_Col = 3.571156
Bank_Level_Parallism_Ready = 2.341270
write_to_read_ratio_blp_rw_average = 0.482952
GrpLevelPara = 3.571156</p>
<p>BW Util details:
bwutil = 2.309278
total_CMD = 3492
util_bw = 504
Wasted_Col = 2645
Wasted_Row = 0
Idle = 343</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 36
WTRc_limit = 4908
RTWc_limit = 4440
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 4908
RTWc_limit_alone = 4440</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3362
Read = 0
Write = 64
L2_Alloc = 62
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 126</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 126
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036082
Either_Row_CoL_Bus_Util = 0.037228
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 35.772335</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.7723
Memory Partition 6:
Cache L2_000_bank_024:</p>
<p>Cache L2_000_bank_025:</p>
<p>Cache L2_000_bank_026:
MSHR: tag=0xc0070600, atomic=0 1 entries :
mf_uid = 97448 : data_size = 0256, sid = 0003, ldst_id = 0000, warp = 12, part = 6, created_cycle = 1622, original_mf_uid = 97448, addr = 0xc0070600, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>Cache L2_000_bank_027:
MSHR: tag=0xc0070600, atomic=0 1 entries :
mf_uid = 97361 : data_size = 0256, sid = 0003, ldst_id = 0000, warp = 13, part = 6, created_cycle = 1561, original_mf_uid = 97361, addr = 0xc0070600, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>In Dram Latency Queue (total = 0):
DRAM[6]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3362 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=62 n_write=64 n_wr_bk=0 bw_util=2.309
n_activity=3185 dram_eff=2.532
bk0: 0a 3493i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3495i bk4: 16a 634i bk5: 16a 617i bk6: 15a 772i bk7: 15a 792i bk8: 0a 3490i bk9: 0a 3490i bk10: 0a 3490i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3491i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.540031
Bank_Level_Parallism_Col = 3.540056
Bank_Level_Parallism_Ready = 2.341270
write_to_read_ratio_blp_rw_average = 0.477694
GrpLevelPara = 3.540056</p>
<p>BW Util details:
bwutil = 2.309278
total_CMD = 3492
util_bw = 504
Wasted_Col = 2681
Wasted_Row = 0
Idle = 307</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 37
WTRc_limit = 4978
RTWc_limit = 4407
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 4978
RTWc_limit_alone = 4407</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3362
Read = 0
Write = 64
L2_Alloc = 62
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 126</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 126
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036082
Either_Row_CoL_Bus_Util = 0.037228
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 36.216496</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.2165
Memory Partition 7:
Cache L2_000_bank_028:</p>
<p>Cache L2_000_bank_029:</p>
<p>Cache L2_000_bank_030:
MSHR: tag=0xc0070700, atomic=0 1 entries :
mf_uid = 97374 : data_size = 0256, sid = 0003, ldst_id = 0000, warp = 14, part = 7, created_cycle = 1566, original_mf_uid = 97374, addr = 0xc0070700, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>Cache L2_000_bank_031:
MSHR: tag=0xc0070700, atomic=0 1 entries :
mf_uid = 97383 : data_size = 0256, sid = 0003, ldst_id = 0000, warp = 15, part = 7, created_cycle = 1571, original_mf_uid = 97383, addr = 0xc0070700, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>In Dram Latency Queue (total = 0):
DRAM[7]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3362 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=62 n_write=64 n_wr_bk=0 bw_util=2.309
n_activity=3169 dram_eff=2.545
bk0: 0a 3492i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 627i bk5: 16a 626i bk6: 15a 768i bk7: 15a 768i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.566109
Bank_Level_Parallism_Col = 3.561237
Bank_Level_Parallism_Ready = 2.341270
write_to_read_ratio_blp_rw_average = 0.479903
GrpLevelPara = 3.561237</p>
<p>BW Util details:
bwutil = 2.309278
total_CMD = 3492
util_bw = 504
Wasted_Col = 2665
Wasted_Row = 0
Idle = 323</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 36
WTRc_limit = 4948
RTWc_limit = 4440
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 4948
RTWc_limit_alone = 4440</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3362
Read = 0
Write = 64
L2_Alloc = 62
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 126</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 126
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036082
Either_Row_CoL_Bus_Util = 0.037228
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 36.098797</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.0988
Memory Partition 8:
Cache L2_001_bank_000:</p>
<p>Cache L2_001_bank_001:</p>
<p>Cache L2_001_bank_002:</p>
<p>Cache L2_001_bank_003:</p>
<p>In Dram Latency Queue (total = 0):
DRAM[8]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3096 dram_eff=2.646
bk0: 0a 3492i bk1: 0a 3493i bk2: 0a 3493i bk3: 0a 3494i bk4: 16a 684i bk5: 16a 684i bk6: 16a 624i bk7: 16a 620i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3492i bk12: 0a 3492i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.802584
Bank_Level_Parallism_Col = 3.797879
Bank_Level_Parallism_Ready = 2.429688
write_to_read_ratio_blp_rw_average = 0.478463
GrpLevelPara = 3.797879</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2510
Wasted_Row = 0
Idle = 470</p>
<p>BW Util Bottlenecks:
RCDc_limit = 10
RCDWRc_limit = 40
WTRc_limit = 4934
RTWc_limit = 4566
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 4934
RTWc_limit_alone = 4566</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 36.028923</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.0289
Memory Partition 9:
Cache L2_001_bank_004:</p>
<p>Cache L2_001_bank_005:</p>
<p>Cache L2_001_bank_006:</p>
<p>Cache L2_001_bank_007:</p>
<p>In Dram Latency Queue (total = 0):
DRAM[9]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3136 dram_eff=2.612
bk0: 0a 3492i bk1: 0a 3493i bk2: 0a 3493i bk3: 0a 3494i bk4: 16a 644i bk5: 16a 640i bk6: 16a 576i bk7: 16a 688i bk8: 0a 3489i bk9: 0a 3490i bk10: 0a 3490i bk11: 0a 3492i bk12: 0a 3492i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.773782
Bank_Level_Parallism_Col = 3.770765
Bank_Level_Parallism_Ready = 2.406250
write_to_read_ratio_blp_rw_average = 0.472449
GrpLevelPara = 3.770765</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2550
Wasted_Row = 0
Idle = 430</p>
<p>BW Util Bottlenecks:
RCDc_limit = 15
RCDWRc_limit = 38
WTRc_limit = 5054
RTWc_limit = 4514
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 5054
RTWc_limit_alone = 4514</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 36.400917</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4009
Memory Partition 10:
Cache L2_001_bank_008:</p>
<p>Cache L2_001_bank_009:</p>
<p>Cache L2_001_bank_010:</p>
<p>Cache L2_001_bank_011:</p>
<p>In Dram Latency Queue (total = 0):
DRAM[10]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3160 dram_eff=2.592
bk0: 0a 3492i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 620i bk5: 16a 618i bk6: 16a 677i bk7: 16a 688i bk8: 0a 3489i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.726565
Bank_Level_Parallism_Col = 3.724205
Bank_Level_Parallism_Ready = 2.390625
write_to_read_ratio_blp_rw_average = 0.469311
GrpLevelPara = 3.724205</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2574
Wasted_Row = 0
Idle = 406</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 40
WTRc_limit = 5074
RTWc_limit = 4440
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 5074
RTWc_limit_alone = 4440</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 36.398911</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.3989
Memory Partition 11:
Cache L2_001_bank_012:</p>
<p>Cache L2_001_bank_013:</p>
<p>Cache L2_001_bank_014:</p>
<p>Cache L2_001_bank_015:</p>
<p>In Dram Latency Queue (total = 0):
DRAM[11]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3173 dram_eff=2.582
bk0: 0a 3492i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 607i bk5: 16a 610i bk6: 16a 683i bk7: 16a 682i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.717700
Bank_Level_Parallism_Col = 3.715024
Bank_Level_Parallism_Ready = 2.390625
write_to_read_ratio_blp_rw_average = 0.467313
GrpLevelPara = 3.715024</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2587
Wasted_Row = 0
Idle = 393</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 36
WTRc_limit = 5094
RTWc_limit = 4440
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 5094
RTWc_limit_alone = 4440</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 36.479382</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4794
Memory Partition 12:
Cache L2_001_bank_016:</p>
<p>Cache L2_001_bank_017:</p>
<p>Cache L2_001_bank_018:</p>
<p>Cache L2_001_bank_019:</p>
<p>In Dram Latency Queue (total = 0):
DRAM[12]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3162 dram_eff=2.591
bk0: 0a 3492i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 618i bk5: 16a 614i bk6: 16a 683i bk7: 16a 681i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.726418
Bank_Level_Parallism_Col = 3.721141
Bank_Level_Parallism_Ready = 2.390625
write_to_read_ratio_blp_rw_average = 0.468980
GrpLevelPara = 3.721141</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2576
Wasted_Row = 0
Idle = 404</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 36
WTRc_limit = 5072
RTWc_limit = 4440
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 5072
RTWc_limit_alone = 4440</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 36.462200</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4622
Memory Partition 13:
Cache L2_001_bank_020:</p>
<p>Cache L2_001_bank_021:</p>
<p>Cache L2_001_bank_022:</p>
<p>Cache L2_001_bank_023:</p>
<p>In Dram Latency Queue (total = 0):
DRAM[13]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3192 dram_eff=2.566
bk0: 0a 3492i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 588i bk5: 16a 587i bk6: 16a 654i bk7: 16a 688i bk8: 0a 3489i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.715891
Bank_Level_Parallism_Col = 3.713873
Bank_Level_Parallism_Ready = 2.390625
write_to_read_ratio_blp_rw_average = 0.464488
GrpLevelPara = 3.713873</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2606
Wasted_Row = 0
Idle = 374</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 40
WTRc_limit = 5161
RTWc_limit = 4440
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 5161
RTWc_limit_alone = 4440</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 36.914948</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.9149
Memory Partition 14:
Cache L2_001_bank_024:</p>
<p>Cache L2_001_bank_025:</p>
<p>Cache L2_001_bank_026:</p>
<p>Cache L2_001_bank_027:</p>
<p>In Dram Latency Queue (total = 0):
DRAM[14]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3200 dram_eff=2.56
bk0: 0a 3492i bk1: 0a 3493i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 580i bk5: 16a 618i bk6: 16a 682i bk7: 16a 682i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3492i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.691643
Bank_Level_Parallism_Col = 3.689622
Bank_Level_Parallism_Ready = 2.390625
write_to_read_ratio_blp_rw_average = 0.463432
GrpLevelPara = 3.689622</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2614
Wasted_Row = 0
Idle = 366</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 40
WTRc_limit = 5115
RTWc_limit = 4440
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 5115
RTWc_limit_alone = 4440</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 36.942440</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.9424
Memory Partition 15:
Cache L2_001_bank_028:</p>
<p>Cache L2_001_bank_029:</p>
<p>Cache L2_001_bank_030:
MSHR: tag=0xc0076f00, atomic=0 1 entries :
mf_uid = 96436 : data_size = 0256, sid = 0055, ldst_id = 0000, warp = 14, part = 15, created_cycle = 1419, original_mf_uid = 96436, addr = 0xc0076f00, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4341</p>
<p>Cache L2_001_bank_031:
MSHR: tag=0xc0076f00, atomic=0 1 entries :
mf_uid = 96472 : data_size = 0256, sid = 0055, ldst_id = 0000, warp = 15, part = 15, created_cycle = 1424, original_mf_uid = 96472, addr = 0xc0076f00, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4346</p>
<p>In Dram Latency Queue (total = 0):
DRAM[15]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3217 dram_eff=2.546
bk0: 0a 3493i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 668i bk5: 16a 674i bk6: 16a 672i bk7: 16a 704i bk8: 0a 3489i bk9: 0a 3490i bk10: 0a 3490i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3491i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.551843
Bank_Level_Parallism_Col = 3.551390
Bank_Level_Parallism_Ready = 2.328125
write_to_read_ratio_blp_rw_average = 0.474617
GrpLevelPara = 3.551390</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2693
Wasted_Row = 0
Idle = 287</p>
<p>BW Util Bottlenecks:
RCDc_limit = 18
RCDWRc_limit = 35
WTRc_limit = 5026
RTWc_limit = 4445
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 5026
RTWc_limit_alone = 4445</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 36.419815</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4198
Memory Partition 16:
Cache L2_002_bank_000:</p>
<p>Cache L2_002_bank_001:</p>
<p>Cache L2_002_bank_002:</p>
<p>Cache L2_002_bank_003:</p>
<p>In Dram Latency Queue (total = 0):
DRAM[16]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3096 dram_eff=2.646
bk0: 0a 3492i bk1: 0a 3493i bk2: 0a 3493i bk3: 0a 3494i bk4: 16a 684i bk5: 16a 683i bk6: 16a 650i bk7: 16a 649i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3492i bk12: 0a 3492i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.784697
Bank_Level_Parallism_Col = 3.780649
Bank_Level_Parallism_Ready = 2.429688
write_to_read_ratio_blp_rw_average = 0.478463
GrpLevelPara = 3.780649</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2510
Wasted_Row = 0
Idle = 470</p>
<p>BW Util Bottlenecks:
RCDc_limit = 10
RCDWRc_limit = 40
WTRc_limit = 4934
RTWc_limit = 4514
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 4934
RTWc_limit_alone = 4514</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 35.625431</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.6254
Memory Partition 17:
Cache L2_002_bank_004:</p>
<p>Cache L2_002_bank_005:</p>
<p>Cache L2_002_bank_006:</p>
<p>Cache L2_002_bank_007:</p>
<p>In Dram Latency Queue (total = 0):
DRAM[17]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3100 dram_eff=2.643
bk0: 0a 3492i bk1: 0a 3493i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 695i bk5: 16a 676i bk6: 16a 656i bk7: 16a 655i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3492i bk12: 0a 3492i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.774396
Bank_Level_Parallism_Col = 3.772336
Bank_Level_Parallism_Ready = 2.429688
write_to_read_ratio_blp_rw_average = 0.477995
GrpLevelPara = 3.772336</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2514
Wasted_Row = 0
Idle = 466</p>
<p>BW Util Bottlenecks:
RCDc_limit = 10
RCDWRc_limit = 43
WTRc_limit = 4938
RTWc_limit = 4500
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 4938
RTWc_limit_alone = 4500</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 35.060711</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.0607
Memory Partition 18:
Cache L2_002_bank_008:</p>
<p>Cache L2_002_bank_009:</p>
<p>Cache L2_002_bank_010:</p>
<p>Cache L2_002_bank_011:</p>
<p>In Dram Latency Queue (total = 0):
DRAM[18]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3174 dram_eff=2.581
bk0: 0a 3492i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 606i bk5: 16a 604i bk6: 16a 683i bk7: 16a 679i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.719729
Bank_Level_Parallism_Col = 3.714470
Bank_Level_Parallism_Ready = 2.390625
write_to_read_ratio_blp_rw_average = 0.467162
GrpLevelPara = 3.714470</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2588
Wasted_Row = 0
Idle = 392</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 36
WTRc_limit = 5096
RTWc_limit = 4440
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 5096
RTWc_limit_alone = 4440</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 36.307274</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.3073
Memory Partition 19:
Cache L2_002_bank_012:</p>
<p>Cache L2_002_bank_013:</p>
<p>Cache L2_002_bank_014:</p>
<p>Cache L2_002_bank_015:</p>
<p>In Dram Latency Queue (total = 0):
DRAM[19]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3175 dram_eff=2.58
bk0: 0a 3492i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 605i bk5: 16a 606i bk6: 16a 683i bk7: 16a 679i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.718205
Bank_Level_Parallism_Col = 3.713917
Bank_Level_Parallism_Ready = 2.390625
write_to_read_ratio_blp_rw_average = 0.467011
GrpLevelPara = 3.713917</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2589
Wasted_Row = 0
Idle = 391</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 36
WTRc_limit = 5098
RTWc_limit = 4440
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 5098
RTWc_limit_alone = 4440</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 36.123138</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.1231
Memory Partition 20:
Cache L2_002_bank_016:</p>
<p>Cache L2_002_bank_017:</p>
<p>Cache L2_002_bank_018:</p>
<p>Cache L2_002_bank_019:</p>
<p>In Dram Latency Queue (total = 0):
DRAM[20]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3166 dram_eff=2.587
bk0: 0a 3492i bk1: 0a 3493i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 614i bk5: 16a 626i bk6: 16a 682i bk7: 16a 681i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3492i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.719003
Bank_Level_Parallism_Col = 3.716645
Bank_Level_Parallism_Ready = 2.390625
write_to_read_ratio_blp_rw_average = 0.468534
GrpLevelPara = 3.716645</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2580
Wasted_Row = 0
Idle = 400</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 40
WTRc_limit = 5073
RTWc_limit = 4440
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 5073
RTWc_limit_alone = 4440</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 35.876862</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.8769
Memory Partition 21:
Cache L2_002_bank_020:</p>
<p>Cache L2_002_bank_021:</p>
<p>Cache L2_002_bank_022:</p>
<p>Cache L2_002_bank_023:</p>
<p>In Dram Latency Queue (total = 0):
DRAM[21]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3178 dram_eff=2.578
bk0: 0a 3492i bk1: 0a 3493i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 602i bk5: 16a 628i bk6: 16a 636i bk7: 16a 688i bk8: 0a 3489i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3492i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.720413
Bank_Level_Parallism_Col = 3.720323
Bank_Level_Parallism_Ready = 2.390625
write_to_read_ratio_blp_rw_average = 0.466747
GrpLevelPara = 3.720323</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2592
Wasted_Row = 0
Idle = 388</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 42
WTRc_limit = 5129
RTWc_limit = 4440
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 5129
RTWc_limit_alone = 4440</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 35.694443</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.6944
Memory Partition 22:
Cache L2_002_bank_024:</p>
<p>Cache L2_002_bank_025:</p>
<p>Cache L2_002_bank_026:</p>
<p>Cache L2_002_bank_027:</p>
<p>In Dram Latency Queue (total = 0):
DRAM[22]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3147 dram_eff=2.603
bk0: 0a 3492i bk1: 0a 3493i bk2: 0a 3493i bk3: 0a 3494i bk4: 16a 633i bk5: 16a 630i bk6: 16a 691i bk7: 16a 679i bk8: 0a 3489i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.733225
Bank_Level_Parallism_Col = 3.729554
Bank_Level_Parallism_Ready = 2.390625
write_to_read_ratio_blp_rw_average = 0.471272
GrpLevelPara = 3.729554</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2561
Wasted_Row = 0
Idle = 419</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 36
WTRc_limit = 5042
RTWc_limit = 4440
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 5042
RTWc_limit_alone = 4440</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 35.526920</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.5269
Memory Partition 23:
Cache L2_002_bank_028:</p>
<p>Cache L2_002_bank_029:</p>
<p>Cache L2_002_bank_030:</p>
<p>Cache L2_002_bank_031:
MSHR: tag=0xc0077700, atomic=0 1 entries :
mf_uid = 97377 : data_size = 0256, sid = 0059, ldst_id = 0000, warp = 15, part = 23, created_cycle = 1567, original_mf_uid = 97377, addr = 0xc0077700, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>In Dram Latency Queue (total = 0):
DRAM[23]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3361 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=63 n_write=64 n_wr_bk=0 bw_util=2.328
n_activity=3183 dram_eff=2.554
bk0: 0a 3492i bk1: 0a 3493i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 636i bk5: 16a 671i bk6: 16a 696i bk7: 15a 652i bk8: 0a 3489i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3492i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.592523
Bank_Level_Parallism_Col = 3.592395
Bank_Level_Parallism_Ready = 2.385827
write_to_read_ratio_blp_rw_average = 0.479651
GrpLevelPara = 3.592395</p>
<p>BW Util details:
bwutil = 2.327606
total_CMD = 3492
util_bw = 508
Wasted_Col = 2675
Wasted_Row = 0
Idle = 309</p>
<p>BW Util Bottlenecks:
RCDc_limit = 15
RCDWRc_limit = 44
WTRc_limit = 4970
RTWc_limit = 4514
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 4970
RTWc_limit_alone = 4514</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3361
Read = 0
Write = 64
L2_Alloc = 63
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 127</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 127
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036369
Either_Row_CoL_Bus_Util = 0.037514
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 36.589062</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.5891
Memory Partition 24:
Cache L2_003_bank_000:</p>
<p>Cache L2_003_bank_001:</p>
<p>Cache L2_003_bank_002:</p>
<p>Cache L2_003_bank_003:</p>
<p>In Dram Latency Queue (total = 0):
DRAM[24]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3126 dram_eff=2.621
bk0: 0a 3492i bk1: 0a 3493i bk2: 0a 3493i bk3: 0a 3493i bk4: 16a 654i bk5: 16a 689i bk6: 16a 642i bk7: 16a 641i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3492i bk11: 0a 3492i bk12: 0a 3492i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.760249
Bank_Level_Parallism_Col = 3.757874
Bank_Level_Parallism_Ready = 2.429688
write_to_read_ratio_blp_rw_average = 0.473917
GrpLevelPara = 3.757874</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2540
Wasted_Row = 0
Idle = 440</p>
<p>BW Util Bottlenecks:
RCDc_limit = 10
RCDWRc_limit = 44
WTRc_limit = 4964
RTWc_limit = 4528
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 4964
RTWc_limit_alone = 4528</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 35.280640</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.2806
Memory Partition 25:
Cache L2_003_bank_004:</p>
<p>Cache L2_003_bank_005:</p>
<p>Cache L2_003_bank_006:</p>
<p>Cache L2_003_bank_007:</p>
<p>In Dram Latency Queue (total = 0):
DRAM[25]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3155 dram_eff=2.597
bk0: 0a 3492i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 625i bk5: 16a 621i bk6: 16a 683i bk7: 16a 683i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.729695
Bank_Level_Parallism_Col = 3.725057
Bank_Level_Parallism_Ready = 2.390625
write_to_read_ratio_blp_rw_average = 0.470047
GrpLevelPara = 3.725057</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2569
Wasted_Row = 0
Idle = 411</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 36
WTRc_limit = 5058
RTWc_limit = 4440
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 5058
RTWc_limit_alone = 4440</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 36.221077</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.2211
Memory Partition 26:
Cache L2_003_bank_008:</p>
<p>Cache L2_003_bank_009:</p>
<p>Cache L2_003_bank_010:</p>
<p>Cache L2_003_bank_011:</p>
<p>In Dram Latency Queue (total = 0):
DRAM[26]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3158 dram_eff=2.594
bk0: 0a 3492i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 622i bk5: 16a 622i bk6: 16a 683i bk7: 16a 682i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.727037
Bank_Level_Parallism_Col = 3.723377
Bank_Level_Parallism_Ready = 2.390625
write_to_read_ratio_blp_rw_average = 0.469589
GrpLevelPara = 3.723377</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2572
Wasted_Row = 0
Idle = 408</p>
<p>BW Util Bottlenecks:
RCDc_limit = 20
RCDWRc_limit = 36
WTRc_limit = 5064
RTWc_limit = 4440
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 5064
RTWc_limit_alone = 4440</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 35.224514</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.2245
Memory Partition 27:
Cache L2_003_bank_012:</p>
<p>Cache L2_003_bank_013:</p>
<p>Cache L2_003_bank_014:</p>
<p>Cache L2_003_bank_015:
MSHR: tag=0xc0073b00, atomic=0 1 entries :
mf_uid = 97302 : data_size = 0256, sid = 0031, ldst_id = 0000, warp = 07, part = 27, created_cycle = 1546, original_mf_uid = 97302, addr = 0xc0073b00, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>In Dram Latency Queue (total = 0):
DRAM[27]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3361 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=63 n_write=64 n_wr_bk=0 bw_util=2.328
n_activity=3209 dram_eff=2.533
bk0: 0a 3492i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 640i bk5: 16a 638i bk6: 16a 709i bk7: 15a 627i bk8: 0a 3489i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.576504
Bank_Level_Parallism_Col = 3.574189
Bank_Level_Parallism_Ready = 2.377953
write_to_read_ratio_blp_rw_average = 0.475218
GrpLevelPara = 3.574189</p>
<p>BW Util details:
bwutil = 2.327606
total_CMD = 3492
util_bw = 508
Wasted_Col = 2701
Wasted_Row = 0
Idle = 283</p>
<p>BW Util Bottlenecks:
RCDc_limit = 15
RCDWRc_limit = 35
WTRc_limit = 5022
RTWc_limit = 4505
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 5022
RTWc_limit_alone = 4505</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3361
Read = 0
Write = 64
L2_Alloc = 63
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 127</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 127
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036369
Either_Row_CoL_Bus_Util = 0.037514
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 35.868557</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.8686
Memory Partition 28:
Cache L2_003_bank_016:</p>
<p>Cache L2_003_bank_017:</p>
<p>Cache L2_003_bank_018:</p>
<p>Cache L2_003_bank_019:</p>
<p>In Dram Latency Queue (total = 0):
DRAM[28]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3205 dram_eff=2.556
bk0: 0a 3493i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 700i bk5: 16a 699i bk6: 16a 670i bk7: 16a 668i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3491i bk14: 0a 3491i bk15: 0a 3493i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.582019
Bank_Level_Parallism_Col = 3.577785
Bank_Level_Parallism_Ready = 2.367188
write_to_read_ratio_blp_rw_average = 0.479015
GrpLevelPara = 3.577785</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2661
Wasted_Row = 0
Idle = 319</p>
<p>BW Util Bottlenecks:
RCDc_limit = 10
RCDWRc_limit = 40
WTRc_limit = 4934
RTWc_limit = 4506
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 4934
RTWc_limit_alone = 4506</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 35.483963</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.484
Memory Partition 29:
Cache L2_003_bank_020:</p>
<p>Cache L2_003_bank_021:</p>
<p>Cache L2_003_bank_022:</p>
<p>Cache L2_003_bank_023:
MSHR: tag=0xc0073d00, atomic=0 1 entries :
mf_uid = 97365 : data_size = 0256, sid = 0031, ldst_id = 0000, warp = 11, part = 29, created_cycle = 1562, original_mf_uid = 97365, addr = 0xc0073d00, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4364</p>
<p>In Dram Latency Queue (total = 0):
DRAM[29]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3361 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=63 n_write=64 n_wr_bk=0 bw_util=2.328
n_activity=3200 dram_eff=2.54
bk0: 0a 3492i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 638i bk5: 16a 639i bk6: 16a 697i bk7: 15a 633i bk8: 0a 3489i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3492i bk14: 0a 3492i bk15: 0a 3492i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.588750
Bank_Level_Parallism_Col = 3.587371
Bank_Level_Parallism_Ready = 2.385827
write_to_read_ratio_blp_rw_average = 0.476946
GrpLevelPara = 3.587371</p>
<p>BW Util details:
bwutil = 2.327606
total_CMD = 3492
util_bw = 508
Wasted_Col = 2692
Wasted_Row = 0
Idle = 292</p>
<p>BW Util Bottlenecks:
RCDc_limit = 15
RCDWRc_limit = 40
WTRc_limit = 5015
RTWc_limit = 4514
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 5015
RTWc_limit_alone = 4514</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3361
Read = 0
Write = 64
L2_Alloc = 63
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 127</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 127
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036369
Either_Row_CoL_Bus_Util = 0.037514
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 35.513172</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.5132
Memory Partition 30:
Cache L2_003_bank_024:</p>
<p>Cache L2_003_bank_025:</p>
<p>Cache L2_003_bank_026:</p>
<p>Cache L2_003_bank_027:
MSHR: tag=0xc007fe00, atomic=0 1 entries :
mf_uid = 97314 : data_size = 0256, sid = 0127, ldst_id = 0000, warp = 13, part = 30, created_cycle = 1549, original_mf_uid = 97314, addr = 0xc007fe00, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4341</p>
<p>In Dram Latency Queue (total = 0):
DRAM[30]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3189 dram_eff=2.569
bk0: 0a 3493i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 700i bk5: 16a 698i bk6: 16a 660i bk7: 16a 658i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3491i bk14: 0a 3491i bk15: 0a 3493i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.588644
Bank_Level_Parallism_Col = 3.584096
Bank_Level_Parallism_Ready = 2.367188
write_to_read_ratio_blp_rw_average = 0.479015
GrpLevelPara = 3.584096</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 512
Wasted_Col = 2661
Wasted_Row = 0
Idle = 319</p>
<p>BW Util Bottlenecks:
RCDc_limit = 10
RCDWRc_limit = 40
WTRc_limit = 4934
RTWc_limit = 4526
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 4934
RTWc_limit_alone = 4526</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 35.425831</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.4258
Memory Partition 31:
Cache L2_003_bank_028:</p>
<p>Cache L2_003_bank_029:</p>
<p>Cache L2_003_bank_030:
MSHR: tag=0xc007ff00, atomic=0 1 entries :
mf_uid = 97327 : data_size = 0256, sid = 0127, ldst_id = 0000, warp = 14, part = 31, created_cycle = 1553, original_mf_uid = 97327, addr = 0xc007ff00, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4357</p>
<p>Cache L2_003_bank_031:
MSHR: tag=0xc0073f00, atomic=0 1 entries :
mf_uid = 97124 : data_size = 0256, sid = 0031, ldst_id = 0000, warp = 15, part = 31, created_cycle = 1514, original_mf_uid = 97124, addr = 0xc0073f00, write = load , req_size = 256, type = unknown , status = IN_PARTITION_DRAM, status_change = 4362</p>
<p>In Dram Latency Queue (total = 0):
DRAM[31]: 16 bks, busW=2 BL=256 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=3492 n_nop=3360 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=2.346
n_activity=3172 dram_eff=2.583
bk0: 0a 3493i bk1: 0a 3494i bk2: 0a 3494i bk3: 0a 3494i bk4: 16a 700i bk5: 16a 697i bk6: 16a 689i bk7: 16a 686i bk8: 0a 3490i bk9: 0a 3491i bk10: 0a 3491i bk11: 0a 3491i bk12: 0a 3491i bk13: 0a 3491i bk14: 0a 3491i bk15: 0a 3493i</p>
<hr class="docutils" />
<p>Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 3.570978
Bank_Level_Parallism_Col = 3.565794
Bank_Level_Parallism_Ready = 2.359375
write_to_read_ratio_blp_rw_average = 0.479015
GrpLevelPara = 3.565794</p>
<p>BW Util details:
bwutil = 2.345934
total_CMD = 3492
util_bw = 511
Wasted_Col = 2661
Wasted_Row = 0
Idle = 320</p>
<p>BW Util Bottlenecks:
RCDc_limit = 10
RCDWRc_limit = 38
WTRc_limit = 4934
RTWc_limit = 4468
CCDLc_limit = 0
rwq = 0
CCDLc_limit_alone = 0
WTRc_limit_alone = 4934
RTWc_limit_alone = 4468</p>
<p>Commands details:
total_CMD = 3492
n_nop = 3360
Read = 0
Write = 64
L2_Alloc = 64
L2_WB = 0
n_act = 4
n_pre = 0
n_ref = 0
n_req = 128
total_req = 128</p>
<p>Dual Bus Interface Util:
issued_total_row = 4
issued_total_col = 128
Row_Bus_Util =  0.001145
CoL_Bus_Util = 0.036655
Either_Row_CoL_Bus_Util = 0.037801
Issued_on_Two_Bus_Simul_Util = 0.000000
issued_two_Eff = 0.000000
queue_avg = 35.563862</p>
<p>dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.5639</p>
<p>========= L2 cache stats =========
L2_cache_bank[0]: Access = 64, Miss = 17, Miss_rate = 0.266, Pending_hits = 3, Reservation_fails = 51
L2_cache_bank[1]: Access = 64, Miss = 17, Miss_rate = 0.266, Pending_hits = 3, Reservation_fails = 51
L2_cache_bank[2]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[64]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[65]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[66]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[67]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[68]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[69]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[70]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[71]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[72]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[73]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[74]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[75]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[76]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[77]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[78]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[79]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[80]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[81]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[82]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[83]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[84]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[85]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[86]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[87]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[88]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[89]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[90]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[91]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[92]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[93]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[94]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[95]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[96]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[97]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[98]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[99]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[100]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[101]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[102]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[103]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[104]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[105]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[106]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[107]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[108]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[109]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[110]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[111]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[112]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[113]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[114]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[115]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[116]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[117]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[118]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[119]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[120]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[121]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[122]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[123]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[124]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[125]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[126]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[127]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4160
L2_total_cache_misses = 2050
L2_total_cache_miss_rate = 0.4928
L2_total_cache_pending_hits = 6
L2_total_cache_reservation_fails = 102
L2_total_cache_breakdown:
L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
L2_cache_stats_breakdown[L1_5_WRBK_ACC][HIT] = 0
L2_cache_stats_breakdown[L1_5_WRBK_ACC][HIT_RESERVED] = 0
L2_cache_stats_breakdown[L1_5_WRBK_ACC][MISS] = 0
L2_cache_stats_breakdown[L1_5_WRBK_ACC][RESERVATION_FAIL] = 0
L2_cache_stats_breakdown[L1_5_WRBK_ACC][SECTOR_MISS] = 0
L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
L2_cache_stats_breakdown[INST_ACC_R][HIT] = 56
L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 102
L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
L2_cache_stats_breakdown[L1_5_WR_ALLOC_R][HIT] = 0
L2_cache_stats_breakdown[L1_5_WR_ALLOC_R][HIT_RESERVED] = 0
L2_cache_stats_breakdown[L1_5_WR_ALLOC_R][MISS] = 0
L2_cache_stats_breakdown[L1_5_WR_ALLOC_R][RESERVATION_FAIL] = 0
L2_cache_stats_breakdown[L1_5_WR_ALLOC_R][SECTOR_MISS] = 0
L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048
L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 64
L2_total_cache_reservation_fail_breakdown:
L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 102
L2_cache_data_port_util = 0.015, L2_cache_fill_port_util = 0.029</p>
<p>icnt_total_pkts_mem_to_simt=10496
icnt_total_pkts_simt_to_mem=10304
LD_mem_lat_dist  0 0 0 0 0 0 0 0 9 1 0 0 1 0 0 0 0 0 0 0 70 1 20 0 18 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
‚Äî‚Äî‚Äî‚Äî‚Äî‚Äî‚Äî‚Äî‚Äî-Interconnect-DETAILS‚Äî‚Äî‚Äî‚Äî‚Äî‚Äî‚Äî‚Äî‚Äî‚Äî‚Äì
Req_Network_injected_packets_num = 4160
Req_Network_cycles = 4366
Req_Network_injected_packets_per_cycle =       0.9528
Req_Network_conflicts_per_cycle =       0.0302
Req_Network_conflicts_per_cycle_util =       0.0984
Req_Bank_Level_Parallism =       3.1022
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2264
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0074</p>
<p>Reply_Network_injected_packets_num = 4160
Reply_Network_cycles = 4366
Reply_Network_injected_packets_per_cycle =        0.9528
Reply_Network_conflicts_per_cycle =        2.6040
Reply_Network_conflicts_per_cycle_util =       4.8544
Reply_Bank_Level_Parallism =       1.7763
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0305
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =      18.2580
‚Äî‚Äî‚Äî‚Äî‚Äî‚Äî‚Äî‚Äî‚Äî-END-of-Interconnect-DETAILS‚Äî‚Äî‚Äî‚Äî‚Äî‚Äî‚Äî‚Äî-</p>
<p>gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 53 sec (53 sec)
gpgpu_simulation_rate = 30913 (inst/sec)
gpgpu_simulation_rate = 82 (cycle/sec)
gpgpu_silicon_slowdown = 12195121x
Computed ‚Äò65536/65536‚Äô correct values!
liuyonggang&#64;eda119:~/repo/mvpgpu-sim$</p>
</section>


           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, ggangliu.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>