Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 19:37:57 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/UniformILPNew/splin_pf_UniformILPNew_24_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 Delay1No10_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.957ns (30.497%)  route 2.181ns (69.503%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 5.876 - 4.000 ) 
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.389ns (routing 0.338ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.309ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=4942, routed)        1.389     2.340    Delay1No10_instance/clk_IBUF_BUFG
    SLICE_X127Y401       FDCE                                         r  Delay1No10_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y401       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.419 r  Delay1No10_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.398     2.817    Delay1No9_instance/Y_reg[33]_0[0]
    SLICE_X125Y405       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.907 r  Delay1No9_instance/geqOp_carry_i_16/O
                         net (fo=1, routed)           0.009     2.916    SumTree0_0_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X125Y405       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.106 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.132    SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X125Y406       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.147 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.173    SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X125Y407       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.225 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.233     3.458    Delay1No9_instance/CO[0]
    SLICE_X123Y408       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     3.591 r  Delay1No9_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.233     3.824    Delay1No9_instance/SumTree0_0_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X123Y409       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.947 r  Delay1No9_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.089     4.036    Delay1No9_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X123Y408       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     4.134 r  Delay1No9_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.319     4.453    Delay1No10_instance/shiftVal__5[0]
    SLICE_X126Y403       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     4.578 r  Delay1No10_instance/shiftedFracY_d1[34]_i_2/O
                         net (fo=4, routed)           0.358     4.936    Delay1No10_instance/SumTree0_0_impl_instance/level2[11]
    SLICE_X128Y407       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     4.988 r  Delay1No10_instance/shiftedFracY_d1[34]_i_1/O
                         net (fo=2, routed)           0.490     5.478    SumTree0_0_impl_instance/FPAddSubOp_instance/level4__0[11]
    SLICE_X126Y406       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=4942, routed)        1.216     5.876    SumTree0_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y406       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[34]/C
                         clock pessimism              0.373     6.249    
                         clock uncertainty           -0.035     6.213    
    SLICE_X126Y406       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     6.238    SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[34]
  -------------------------------------------------------------------
                         required time                          6.238    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  0.761    




