Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Sep 19 00:08:12 2020
| Host         : Nimi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file place_report_control_sets_0.rpt
| Design       : swerv_eh1_reference_design
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   610 |
|    Minimum number of control sets                        |   610 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1990 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   610 |
| >= 0 to < 4        |    63 |
| >= 4 to < 6        |    56 |
| >= 6 to < 8        |    28 |
| >= 8 to < 10       |    77 |
| >= 10 to < 12      |    47 |
| >= 12 to < 14      |    33 |
| >= 14 to < 16      |     3 |
| >= 16              |   303 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1460 |          291 |
| No           | No                    | Yes                    |            2563 |         1048 |
| No           | Yes                   | No                     |             318 |          132 |
| Yes          | No                    | No                     |            3117 |          688 |
| Yes          | No                    | Yes                    |           10585 |         5014 |
| Yes          | Yes                   | No                     |             887 |          267 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                                                                                                                                                 Enable Signal                                                                                                                                                 |                                                                                                                               Set/Reset Signal                                                                                                                              | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1_n_0                                                                                                                      |                1 |              1 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                1 |              1 |
| ~jtag_tck_ibufg_BUFG                                            |                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[3]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/reset                                                                                                                                        |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                2 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_8__0                                                                                                                                                                                                                                  | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                     |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                 |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_7__0                                                                                                                                                                                                                                  | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_6__0                                                                                                                                                                                                                                  | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_4__0                                                                                                                                                                                                                                  | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                2 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_3__0                                                                                                                                                                                                                                  | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/ifu/mem_ctl/miss_state_ff/dffs/fetch_f1_f2_c1_clken__2                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                2 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_5__0                                                                                                                                                                                                                                  | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                             |                2 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/dout_reg[21]_4                                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                           | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                3 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_0                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/dout_reg[26]_3                                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                                                                               |                4 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/dout_reg[27]_2                                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                  | axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                   |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                2 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                        | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                  |                2 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                    | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                           |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_2__0                                                                                                                                                                                                                                  | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_1__0                                                                                                                                                                                                                                  | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                1 |              4 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                              | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                1 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                             | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                1 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                1 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                  |                1 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                        |                2 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                             | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                1 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                             | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                2 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg[0][1]                                                                                                           | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                              |                1 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                             | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                1 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i[6]_i_1__1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                             |                1 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_rs/inst/aw.aw_pipe/p_1_in                                                                                                                                                                             |                2 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                1 |              5 |
| ~jtag_tck_ibufg_BUFG                                            | swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir[4]_i_1_n_0                                                                                                                                                                                                                                                       | swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state[15]_i_2_n_0                                                                                                                                                                                                      |                2 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                             |                2 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                             |                1 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                              | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                1 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                              | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                2 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_rs/inst/w.w_pipe/p_0_in                                                                                                                                                                               |                2 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                1 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[4]_i_1_n_0                                                                                                                                                        | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                1 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[4]_i_1_n_0                                                                                                                                                        | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                1 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                          |                2 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                              | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                1 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                1 |              5 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/dout_reg[29]_9                                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                2 |              6 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                             |                1 |              6 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/dout_reg[23]_1                                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                2 |              6 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                  |                2 |              6 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/dout_reg[25]_0                                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                2 |              6 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                            |                1 |              6 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                  |                2 |              6 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                2 |              6 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/dout_reg[29]_10                                                                                                                                                                                                                                             | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                2 |              6 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                             |                2 |              7 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mtsel_ff/dout_reg[1]_0                                                                                                                                                                                                                                                       | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                4 |              7 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mtsel_ff/dout_reg[1]_1                                                                                                                                                                                                                                                       | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                3 |              7 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mtsel_ff/dout_reg[1]_2                                                                                                                                                                                                                                                       | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                2 |              7 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mtsel_ff/dout_reg[0]_0                                                                                                                                                                                                                                                       | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                5 |              7 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                                    | axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                  |                2 |              7 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                             |                1 |              7 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                             |                2 |              7 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                3 |              7 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                2 |              7 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                             |                2 |              7 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                2 |              7 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                             |                1 |              7 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_rs/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                            | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                  |                3 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_rs/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |                3 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                3 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                3 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/freeff/freeze_e3                                                                                                                                                                                                                                                             | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                4 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                             |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                4 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                3 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                           | axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                3 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/i0cg1ff/dout_reg[0]_0                                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                3 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                             |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                             |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/dout_reg[22]_1                                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                6 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dffs/dffs/dout_reg[0]_1                                                                                                                                                                                                                             | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                7 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                3 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                             |                2 |              9 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_rs/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                3 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg[0][0]                                                                                                           | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                              |                4 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                3 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_rs/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |             11 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |             11 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                3 |             11 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                4 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                4 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             14 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             14 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/wr_mfdc_wb                                                                                                                                                                                                                                                  | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                8 |             14 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                             |                2 |             16 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/ifu/aln/f0valff/illegal_inst_en                                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                8 |             16 |
|  jtag_tck_ibufg_BUFG                                            |                                                                                                                                                                                                                                                                                                               | swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state[15]_i_2_n_0                                                                                                                                                                                                      |                5 |             16 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                8 |             16 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                             |                2 |             16 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                             |                5 |             16 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/dff/dffs/dout_reg[6]_0                                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                6 |             16 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                8 |             16 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[0]_2                                                                                                                                                                                                                                                         | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                8 |             16 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                             |                2 |             16 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                             |                2 |             16 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/GEN_NARROW_EN.axi_wlast_d1_reg                                                                                                                                                          | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                  |                6 |             18 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                             |                7 |             18 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                6 |             18 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                3 |             19 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                4 |             19 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_rs/inst/ar.ar_pipe/m_payload_i[53]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                5 |             19 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                             |                4 |             19 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                             |                3 |             19 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_rs/inst/aw.aw_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                5 |             19 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                    | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                  |                8 |             19 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                6 |             20 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                7 |             20 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                6 |             20 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             20 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                6 |             20 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[0]_0                                                                                                                                                                                                                                                         | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               10 |             21 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/wr_meivt_wb                                                                                                                                                                                                                                                 | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               18 |             22 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                             |                5 |             25 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                             |                5 |             25 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                             |                5 |             25 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                             |                7 |             25 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                      |                6 |             25 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                             |                5 |             25 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                             |                5 |             25 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                             |                5 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en073_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                4 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en052_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                7 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en071_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                7 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en063_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                8 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en061_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                6 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en0                                                                                                                                                                                                                                                                 | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                7 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en046_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                6 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en078_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                9 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en044_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                8 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en042_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                6 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en049_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                9 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en048_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                7 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en040_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                9 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en047_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                8 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en056_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                5 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en067_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                7 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en068_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                5 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en077_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                6 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                             |                5 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en064_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                5 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                             |                5 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en058_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                7 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en066_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                5 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en072_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                4 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en053_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                7 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en076_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                7 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en057_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                5 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en062_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                5 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en069_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                6 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en054_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                6 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en079_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                5 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en074_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                6 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en059_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                7 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                             |                5 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/en051_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                8 |             26 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                             |                5 |             28 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                             |                6 |             28 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                                    | axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                      |                5 |             28 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[1]_2                                                                                                                                                                                                                                         | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                6 |             28 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                             |                7 |             28 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                             |                6 |             28 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/ifu/mem_ctl/crit_wd_ff/en0171_out                                                                                                                                                                                                                                                    | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               11 |             28 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/i0cg1ff/en064_out                                                                                                                                                                                                                                                         | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               14 |             30 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld54_out                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |               11 |             31 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/reset_ff/en011_out                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               12 |             31 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/wr_mtvec_wb                                                                                                                                                                                                                                                 | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |                9 |             31 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/exu/div_e1/e1val_ff/dout_reg[0]_0                                                                                                                                                                                                                                                    | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               18 |             31 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/ifu/aln/f0valff/f0_shift_wr_en                                                                                                                                                                                                                                                       | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               17 |             31 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awsize_pipe[2]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                             |                8 |             31 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/ifu/bp/btb_bank2_way1_data_out/dff/dffs/dout[30]_i_3__11_0                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               17 |             31 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout_reg[56]_2                                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               24 |             31 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/ifu/mem_ctl/miss_state_ff/dffs/missff_en__4                                                                                                                                                                                                                                          | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               29 |             31 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/ifu/aln/f0valff/f2_wr_en                                                                                                                                                                                                                                                             | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               18 |             31 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/ifu/ifc/reset_ff/D[0]                                                                                                                                                                                                                                                                | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               24 |             31 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/ifu/aln/f0valff/f1_shift_wr_en                                                                                                                                                                                                                                                       | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               24 |             31 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[4]                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               23 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[21]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               28 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[12]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               24 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[14]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               28 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[11]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               28 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[17]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               30 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[25]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               27 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[26]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               23 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[27]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               25 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[20]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               29 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[28]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               19 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[29]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               21 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[3]                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               26 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[18]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               30 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[9]                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               27 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[16]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               24 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/dout_reg[22]_0                                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               14 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/en093_out                                                                                                                                                                                                                                                   | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               17 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/wr_mscratch_wb                                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               26 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/wr_mitb1_wb                                                                                                                                                                                                                                                 | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               13 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/wr_mitb0_wb                                                                                                                                                                                                                                                 | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               11 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/wr_mrac_wb                                                                                                                                                                                                                                                  | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               20 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[30]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               21 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[31]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               28 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/csrmiscff/dffs/csr_data_wen                                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               12 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[4]_11                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               21 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/illegal_inst_en                                                                                                                                                                                                                                          | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               15 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mcyclef_cout_ff/en020_out                                                                                                                                                                                                                                                    | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               10 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/exthaltff/en022_out                                                                                                                                                                                                                                                          | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               13 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/pmu1inc_ff/mhpmc4_wr_en                                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               14 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                   | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                  |                7 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/pmu0inc_ff/mhpmc3_wr_en                                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               11 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/pmu1inc_ff/mhpmc4h_wr_en                                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               11 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/pmu0inc_ff/mhpmc3h_wr_en                                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               11 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/pmu2inc_ff/mhpmc5_wr_en                                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               12 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/pmu2inc_ff/mhpmc5h_wr_en                                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               10 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/pmu3inc_ff/mhpmc6h_wr_en                                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               12 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/pmu3inc_ff/mhpmc6_wr_en                                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               10 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[4]                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               24 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[6]                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               28 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[5]                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               24 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[0]                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               24 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t0_wb                                                                                                                                                                                                                                                    | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               13 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t3_wb                                                                                                                                                                                                                                                    | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               15 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[3]                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               27 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[7]                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               27 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t2_wb                                                                                                                                                                                                                                                    | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               12 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[1]                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               21 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t1_wb                                                                                                                                                                                                                                                    | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               16 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[2]                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               23 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_writeff/dffs/dout_reg[1]                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               32 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dffs/dffs/dout_reg[0]_3                                                                                                                                                                                                                             | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               27 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc2ff/dff/dffs/dout_reg[12]_0                                                                                                                                                                                                                                | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               25 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                6 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[22]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               27 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                     | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                              |                7 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/dff/dffs/i0_wb_data_en                                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               26 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/dff/dffs/i1_wb_data_en                                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               24 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/minstretf_cout_ff/en016_out                                                                                                                                                                                                                                                  | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               12 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/lsu_dccm_errorff/en095_out                                                                                                                                                                                                                                                   | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               13 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[6]_1                                                                                                                                                                                                                                                  | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               12 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |                9 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |                9 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[7]                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               27 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[23]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               28 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[24]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               29 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[6]                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               27 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[8]                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               21 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[2]                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               30 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[5]                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               27 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[10]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               30 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[13]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               27 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[1]                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               21 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[15]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               26 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/wbff/dff/dffs/gpr_bank_wr_en[0]_0[19]                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               26 |             32 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/exu/i___51_n_0                                                                                                                                                                                                                                                                       | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               18 |             33 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/exu/i___52_n_0                                                                                                                                                                                                                                                                       | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               24 |             33 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               16 |             34 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               16 |             34 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                             |                5 |             35 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[14]_1                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               14 |             35 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                             |                7 |             35 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                             |                9 |             35 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                             |                7 |             35 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                             |                7 |             35 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                             |                6 |             35 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                             |                5 |             40 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |               11 |             40 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                             |                5 |             40 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                  |               24 |             40 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/exu/en0                                                                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               18 |             40 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/i0_div_decode_d                                                                                                                                                                                                                                          | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               18 |             40 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                             |                5 |             40 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |               12 |             40 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                             |                5 |             40 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                             |                5 |             40 |
|  jtag_tck_ibufg_BUFG                                            | swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1_n_0                                                                                                                                                                                                                                                      | swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state[15]_i_2_n_0                                                                                                                                                                                                      |               11 |             41 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                             |                6 |             48 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                             |                6 |             48 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[1]                                                                                                                                                                                                                                | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               23 |             49 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout_reg[2]_0                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               23 |             49 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[0]                                                                                                                                                                                                                                | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               24 |             49 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout_reg[2]                                                                                                                                                                                                                                 | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               22 |             49 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout_reg[1]                                                                                                                                                                                                                                 | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               23 |             49 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[4]                                                                                                                                                                                                                                | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               20 |             49 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[2]                                                                                                                                                                                                                                | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               26 |             49 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[3]                                                                                                                                                                                                                                | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               20 |             49 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                             |                9 |             50 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                             |                9 |             50 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                             |                8 |             50 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                             |                7 |             50 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                             |                9 |             52 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                             |                9 |             52 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                             |               12 |             52 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                             |                9 |             52 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                             |               13 |             52 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                             |                9 |             52 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                             |                9 |             52 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                             |               12 |             52 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               13 |             53 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_1                                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               34 |             53 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_3                                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               40 |             53 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_0                                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               36 |             53 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_2                                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               33 |             53 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/stbuf/WrPtrff/dffs/p_305_in                                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               43 |             53 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               15 |             53 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_4                                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               38 |             53 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_5                                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               40 |             53 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_6                                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               37 |             53 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                             |                7 |             56 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                             |                7 |             56 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/dff/dffs/dout_reg[4]_3                                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               31 |             60 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               17 |             63 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/dff/dffs/i0_e4_data_en                                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               26 |             63 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               18 |             63 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/i1cg0ff/dffs/i1_e4_data_en                                                                                                                                                                                                                                                | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               36 |             63 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/exu/i___194_n_0                                                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               32 |             64 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/exu/i___190_n_0                                                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               35 |             64 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rvalid                                                                | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               33 |             64 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/exu/i___188_n_0                                                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               41 |             64 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/ifu/mem_ctl/scvi_rsp_tag_ff/dffs/dffs/p_77_in                                                                                                                                                                                                                                        | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               25 |             64 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/exu/i___192_n_0                                                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               30 |             64 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/ifu/mem_ctl/scvi_rsp_tag_ff/dffs/dffs/p_76_in                                                                                                                                                                                                                                        | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               25 |             64 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/exu/i__n_0                                                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               37 |             69 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                             |               18 |             69 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                             |               12 |             69 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                             |               12 |             69 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                             |               22 |             69 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                             |               12 |             72 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                             |                9 |             72 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |               24 |             72 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                             |                9 |             72 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                             |               22 |             72 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                             |                9 |             72 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                             |               13 |             72 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                             |               21 |             72 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |               22 |             72 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                             |               12 |             72 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                             |               14 |             72 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                             |                9 |             72 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                             |               13 |             72 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                             |               16 |             72 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                             |                9 |             72 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                             |                9 |             72 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                             |               24 |             73 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                             |               13 |             73 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                             |               13 |             73 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                             |               20 |             73 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                             |               13 |             73 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                             |               19 |             73 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_freezeff/dffsc/ibuf_wr_en                                                                                                                                                                                                                                 | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               43 |             76 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/freeff/dec_i1_data_en[0]                                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               31 |             76 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/lsu_freeze_dc3ff/en0                                                                                                                                                                                                                                              | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               31 |             78 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dffs/dffs/dout_reg[0]_2                                                                                                                                                                                                                             | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               40 |             78 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/dff/dffs/lsu_freeze_c1_dc2_clken                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               29 |             79 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/ifu/bp/btb_bank2_way1_data_out/dff/dffs/rsenable_0                                                                                                                                                                                                                                   | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               32 |             93 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                             |               12 |             96 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                             |               12 |             96 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                             |               12 |             96 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                             |               12 |             96 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                             |               13 |            104 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                             |               13 |            104 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                             |               13 |            104 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                             |               13 |            104 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/i___269_i_3_0                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               50 |            107 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/i1cg0ff/dffs/dec_i1_ctl_en[0]                                                                                                                                                                                                                                             | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               40 |            121 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/i1cg0ff/dffs/dec_i1_ctl_en[1]                                                                                                                                                                                                                                             | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               42 |            122 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |               50 |            125 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/freeff/freeze_after_unfreeze1                                                                                                                                                                                                                                                | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               75 |            128 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/dff/dffs/dec_i1_ctl_en[0]                                                                                                                                                                                                                                            | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               46 |            130 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/ibwrite[1]                                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               45 |            134 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/ibwrite[0]                                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               67 |            134 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[0]_0                                                                                                                                                                                                                                            | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               44 |            134 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/ibwrite[0]                                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               47 |            134 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/freeff/dec_i0_data_en[0]                                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               60 |            139 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/dff/dffs/dec_i1_data_en[1]                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               64 |            139 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/dff/dffs/dec_i1_data_en[0]                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               60 |            139 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/freeff/dec_i0_data_en[1]                                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               59 |            145 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/dff/dffs/dec_i0_data_en[0]                                                                                                                                                                                                                                           | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               69 |            151 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/dff/dffs/lsu_freeze_c1_dc3_clken                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               94 |            158 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/i1cg1ff/dec_i1_ctl_en[0]                                                                                                                                                                                                                                                  | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               59 |            164 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/i0cg0ff/dffs/dout_reg[2]_0                                                                                                                                                                                                                                                | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               94 |            222 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/dff/dffs/dec_i0_ctl_en[0]                                                                                                                                                                                                                                            | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               84 |            222 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/ifu/ifc/fbwrite_ff/dout_reg[4]_1                                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               79 |            224 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/ifu/mem_ctl/miss_state_ff/dffs/p_0_in                                                                                                                                                                                                                                                | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               76 |            225 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/ifu/mem_ctl/miss_state_ff/dffs/wrptr_in4                                                                                                                                                                                                                                             | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               80 |            225 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/ifu/mem_ctl/miss_state_ff/dffs/wrptr_in4165_out                                                                                                                                                                                                                                      | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |              166 |            225 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/i0cg0ff/dffs/dout_reg[1]_0                                                                                                                                                                                                                                                | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |               97 |            244 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 | swerv_wrapper_inst/swerv/dec/decode/i0cg1ff/dout_reg[1]_0                                                                                                                                                                                                                                                     | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |              106 |            264 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |              290 |           1462 |
|  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                               | clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                                                                                         |              833 |           1763 |
+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


