============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.15-s086_1
  Generated on:           Oct 25 2024  07:46:57 am
  Module:                 conv_rapida
  Operating conditions:   ssg0p81v125c 
  Operating conditions:   tt0p9v25c 
  Operating conditions:   ffg0p99vm40c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: UNCONSTRAINED
           View: analysis_view_0p99v_m40c_capbst_fastest
     Startpoint: (R) clk
          Clock: (R) clk
       Endpoint: (R) EA_reg[0]/CP

                     Capture    Launch     
        Clock Edge:+       -         0     
        Drv Adjust:+       0         0     
       Src Latency:+       -         0     
       Net Latency:+       -         0 (I) 
           Arrival:=       -         0     
                                           
      Launch Clock:-       0               
       Input Delay:-       0               
         Data Path:-       0               

Exceptions/Constraints:
  input_delay              0              create_clock_delay_domain_1_clk_R_0 

#---------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  clk            (i)     -     R     (arrival)           13  0.0     0     0       0    (-,-) 
  EA_reg[0]/CP   -       -     R     DFCND1BWP30P140     13    -     -     0       0    (-,-) 
#---------------------------------------------------------------------------------------------

(i) : Net is ideal.


