[
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670419",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670419",
        "articleTitle": "Memory based light weight communication architecture for local area distributed computing",
        "volume": null,
        "issue": null,
        "startPage": "133",
        "endPage": "139",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37269873300,
                "preferredName": "T. Kudoh",
                "firstName": "T.",
                "lastName": "Kudoh"
            },
            {
                "id": 37088141721,
                "preferredName": "F. Sudoh",
                "firstName": "F.",
                "lastName": "Sudoh"
            },
            {
                "id": 37292334300,
                "preferredName": "Y. Ishikawa",
                "firstName": "Y.",
                "lastName": "Ishikawa"
            },
            {
                "id": 37287450200,
                "preferredName": "J. Yamamoto",
                "firstName": "J.",
                "lastName": "Yamamoto"
            },
            {
                "id": 37280731600,
                "preferredName": "H. Amano",
                "firstName": "H.",
                "lastName": "Amano"
            },
            {
                "id": 37347769000,
                "preferredName": "M. Sato",
                "firstName": "M.",
                "lastName": "Sato"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670404",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670404",
        "articleTitle": "PRISM-a design for scalable shared memory",
        "volume": null,
        "issue": null,
        "startPage": "29",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37087963398,
                "preferredName": "E. Kattamuri",
                "firstName": "E.",
                "lastName": "Kattamuri"
            },
            {
                "id": 37087456186,
                "preferredName": "Beng-Hong Lim",
                "firstName": null,
                "lastName": "Beng-Hong Lim"
            },
            {
                "id": 37295850000,
                "preferredName": "P. Pattnaik",
                "firstName": "P.",
                "lastName": "Pattnaik"
            },
            {
                "id": 37295848200,
                "preferredName": "M. Snir",
                "firstName": "M.",
                "lastName": "Snir"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670418",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670418",
        "articleTitle": "High speed serial communication in a future parallel computer architecture",
        "volume": null,
        "issue": null,
        "startPage": "125",
        "endPage": "132",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37378318500,
                "preferredName": "H. Nakajo",
                "firstName": "H.",
                "lastName": "Nakajo"
            },
            {
                "id": 37347061700,
                "preferredName": "Y. Kaneda",
                "firstName": "Y.",
                "lastName": "Kaneda"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670413",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670413",
        "articleTitle": "Memory-centric architectures: why and perhaps what",
        "volume": null,
        "issue": null,
        "startPage": "92",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37282750500,
                "preferredName": "D. Burger",
                "firstName": "D.",
                "lastName": "Burger"
            },
            {
                "id": 37354292900,
                "preferredName": "J.R. Goodman",
                "firstName": "J.R.",
                "lastName": "Goodman"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670400",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670400",
        "articleTitle": "Which comes first: the architecture or the algorithm?",
        "volume": null,
        "issue": null,
        "startPage": "13",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37284797700,
                "preferredName": "W. Gropp",
                "firstName": "W.",
                "lastName": "Gropp"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670408",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670408",
        "articleTitle": "Technology synergy for real system performance",
        "volume": null,
        "issue": null,
        "startPage": "58",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37089138232,
                "preferredName": "C.R. Moore",
                "firstName": "C.R.",
                "lastName": "Moore"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670414",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670414",
        "articleTitle": "Communication-oriented computer architecture: data choreography",
        "volume": null,
        "issue": null,
        "startPage": "93",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37282485100,
                "preferredName": "W.J. Dally",
                "firstName": "W.J.",
                "lastName": "Dally"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670401",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670401",
        "articleTitle": "Application user's needs for future architectures",
        "volume": null,
        "issue": null,
        "startPage": "14",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37337632400,
                "preferredName": "R. Bramley",
                "firstName": "R.",
                "lastName": "Bramley"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670403",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670403",
        "articleTitle": "Models of multiprocessor computing",
        "volume": null,
        "issue": null,
        "startPage": "28",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37354078700,
                "preferredName": "D.E. Lenoski",
                "firstName": "D.E.",
                "lastName": "Lenoski"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670407",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670407",
        "articleTitle": "Towards the realistic \"virtual hardware\"",
        "volume": null,
        "issue": null,
        "startPage": "50",
        "endPage": "55",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37286840400,
                "preferredName": "Y. Shibata",
                "firstName": "Y.",
                "lastName": "Shibata"
            },
            {
                "id": 37089123211,
                "preferredName": "H. Miyazaki",
                "firstName": "H.",
                "lastName": "Miyazaki"
            },
            {
                "id": 37087146281,
                "preferredName": "Xiao-Ping Ling",
                "firstName": null,
                "lastName": "Xiao-Ping Ling"
            },
            {
                "id": 37280731600,
                "preferredName": "H. Amano",
                "firstName": "H.",
                "lastName": "Amano"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670411",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670411",
        "articleTitle": "Executing dataflow program with stock processor",
        "volume": null,
        "issue": null,
        "startPage": "76",
        "endPage": "82",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37332043000,
                "preferredName": "S. Kusakabe",
                "firstName": "S.",
                "lastName": "Kusakabe"
            },
            {
                "id": 37341377900,
                "preferredName": "H. Tomiyasu",
                "firstName": "H.",
                "lastName": "Tomiyasu"
            },
            {
                "id": 37284856400,
                "preferredName": "M. Amamiya",
                "firstName": "M.",
                "lastName": "Amamiya"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670402",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670402",
        "articleTitle": "Speculative resolution of ambiguous memory aliasing",
        "volume": null,
        "issue": null,
        "startPage": "17",
        "endPage": "26",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 38540439800,
                "preferredName": "T. Sato",
                "firstName": "T.",
                "lastName": "Sato"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670417",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670417",
        "articleTitle": "The intelligent cache controller of a massively parallel processor JUMP-I",
        "volume": null,
        "issue": null,
        "startPage": "116",
        "endPage": "124",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37371840000,
                "preferredName": "M. Goshima",
                "firstName": "M.",
                "lastName": "Goshima"
            },
            {
                "id": 37359532000,
                "preferredName": "S. Mori",
                "firstName": "S.",
                "lastName": "Mori"
            },
            {
                "id": 37271897000,
                "preferredName": "H. Nakashima",
                "firstName": "H.",
                "lastName": "Nakashima"
            },
            {
                "id": 37369658200,
                "preferredName": "S. Tomita",
                "firstName": "S.",
                "lastName": "Tomita"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670405",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670405",
        "articleTitle": "Memory-based communication facilities and asymmetric distributed shared memory",
        "volume": null,
        "issue": null,
        "startPage": "30",
        "endPage": "39",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37348908100,
                "preferredName": "T. Matsumoto",
                "firstName": "T.",
                "lastName": "Matsumoto"
            },
            {
                "id": 37266647700,
                "preferredName": "K. Hiraki",
                "firstName": "K.",
                "lastName": "Hiraki"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670406",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670406",
        "articleTitle": "The A-NET working prototype: a parallel object-oriented multicomputer with reconfigurable network",
        "volume": null,
        "issue": null,
        "startPage": "40",
        "endPage": "49",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37274710200,
                "preferredName": "T. Baba",
                "firstName": "T.",
                "lastName": "Baba"
            },
            {
                "id": 37269812600,
                "preferredName": "T. Yoshinaga",
                "firstName": "T.",
                "lastName": "Yoshinaga"
            },
            {
                "id": 38120860000,
                "preferredName": "Y. Iwamoto",
                "firstName": "Y.",
                "lastName": "Iwamoto"
            },
            {
                "id": 37087963139,
                "preferredName": "D. Abe",
                "firstName": "D.",
                "lastName": "Abe"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670416",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670416",
        "articleTitle": "OSCAR multi-grain architecture and its evaluation",
        "volume": null,
        "issue": null,
        "startPage": "106",
        "endPage": "115",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37305224700,
                "preferredName": "H. Kasahara",
                "firstName": "H.",
                "lastName": "Kasahara"
            },
            {
                "id": 37354779600,
                "preferredName": "W. Ogata",
                "firstName": "W.",
                "lastName": "Ogata"
            },
            {
                "id": 37334861500,
                "preferredName": "K. Kimura",
                "firstName": "K.",
                "lastName": "Kimura"
            },
            {
                "id": 38118286100,
                "preferredName": "G. Matsui",
                "firstName": "G.",
                "lastName": "Matsui"
            },
            {
                "id": 38135726600,
                "preferredName": "H. Matsuzaki",
                "firstName": "H.",
                "lastName": "Matsuzaki"
            },
            {
                "id": 37068559400,
                "preferredName": "M. Okamoto",
                "firstName": "M.",
                "lastName": "Okamoto"
            },
            {
                "id": 37347504900,
                "preferredName": "A. Yoshida",
                "firstName": "A.",
                "lastName": "Yoshida"
            },
            {
                "id": 37270979800,
                "preferredName": "H. Honda",
                "firstName": "H.",
                "lastName": "Honda"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670415",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670415",
        "articleTitle": "Decoupled access DRAM architecture",
        "volume": null,
        "issue": null,
        "startPage": "94",
        "endPage": "103",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37274709400,
                "preferredName": "A.V. Veidenbaum",
                "firstName": "A.V.",
                "lastName": "Veidenbaum"
            },
            {
                "id": 37295655500,
                "preferredName": "K.A. Gallivan",
                "firstName": "K.A.",
                "lastName": "Gallivan"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670412",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670412",
        "articleTitle": "Effectiveness of register preloading on CP-PACS node processor",
        "volume": null,
        "issue": null,
        "startPage": "83",
        "endPage": "90",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37279050300,
                "preferredName": "H. Nakamura",
                "firstName": "H.",
                "lastName": "Nakamura"
            },
            {
                "id": 37089040438,
                "preferredName": "K. Itakura",
                "firstName": "K.",
                "lastName": "Itakura"
            },
            {
                "id": 37088141240,
                "preferredName": "M. Matsubara",
                "firstName": "M.",
                "lastName": "Matsubara"
            },
            {
                "id": 37281886300,
                "preferredName": "T. Boku",
                "firstName": "T.",
                "lastName": "Boku"
            },
            {
                "id": 37349187500,
                "preferredName": "K. Nakazawa",
                "firstName": "K.",
                "lastName": "Nakazawa"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670409",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670409",
        "articleTitle": "Future generation processors: using hierarchy and replication",
        "volume": null,
        "issue": null,
        "startPage": "59",
        "endPage": "66",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37086996151,
                "preferredName": "Q. Jacobsen",
                "firstName": "Q.",
                "lastName": "Jacobsen"
            },
            {
                "id": 37299890400,
                "preferredName": "E. Rotenberg",
                "firstName": "E.",
                "lastName": "Rotenberg"
            },
            {
                "id": 37277158600,
                "preferredName": "J.E. Smith",
                "firstName": "J.E.",
                "lastName": "Smith"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670399",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670399",
        "articleTitle": "The interactive restructuring of MATLAB programs using the FALCON environment",
        "volume": null,
        "issue": null,
        "startPage": "3",
        "endPage": "12",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 38131269500,
                "preferredName": "B. Marsolf",
                "firstName": "B.",
                "lastName": "Marsolf"
            },
            {
                "id": 37295655500,
                "preferredName": "K. Gallivan",
                "firstName": "K.",
                "lastName": "Gallivan"
            },
            {
                "id": 37355763400,
                "preferredName": "E. Gallopoulos",
                "firstName": "E.",
                "lastName": "Gallopoulos"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670410",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670410",
        "articleTitle": "Functionally integrated systems on a chip: technologies, architectures, CAD tools, and applications",
        "volume": null,
        "issue": null,
        "startPage": "67",
        "endPage": "75",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37369902700,
                "preferredName": "E.A. McShane",
                "firstName": "E.A.",
                "lastName": "McShane"
            },
            {
                "id": 37283916600,
                "preferredName": "K. Shenai",
                "firstName": "K.",
                "lastName": "Shenai"
            }
        ]
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670420",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670420",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "140",
        "endPage": "140",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": []
    },
    {
        "publicationNumber": "5473",
        "doi": "10.1109/IWIA.1997.670398",
        "publicationYear": "1997",
        "publicationDate": "24-24 Oct. 1997",
        "articleNumber": "670398",
        "articleTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "volume": null,
        "issue": null,
        "startPage": "iii",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": []
    }
]