library verilog;
use verilog.vl_types.all;
entity CU is
    port(
        ins             : in     vl_logic_vector(7 downto 0);
        wr_en           : out    vl_logic;
        alu_op          : out    vl_logic_vector(7 downto 0)
    );
end CU;
