{"vcs1":{"timestamp_begin":1679794883.566049551, "rt":0.45, "ut":0.13, "st":0.10}}
{"vcselab":{"timestamp_begin":1679794884.080908061, "rt":0.43, "ut":0.21, "st":0.08}}
{"link":{"timestamp_begin":1679794884.561726947, "rt":0.20, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679794883.242632282}
{"VCS_COMP_START_TIME": 1679794883.242632282}
{"VCS_COMP_END_TIME": 1679794884.833023464}
{"VCS_USER_OPTIONS": "-sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338156}}
{"stitch_vcselab": {"peak_mem": 230984}}
