/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [10:0] _02_;
  wire [11:0] _03_;
  reg [9:0] _04_;
  reg [2:0] _05_;
  wire [6:0] _06_;
  wire [11:0] _07_;
  wire [8:0] _08_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [22:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_17z;
  wire [20:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [35:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~celloutsig_0_7z;
  assign celloutsig_0_10z = ~celloutsig_0_0z[5];
  assign celloutsig_0_6z = ~((celloutsig_0_1z | _01_) & (celloutsig_0_0z[4] | in_data[74]));
  assign celloutsig_0_1z = ~((in_data[91] | celloutsig_0_0z[4]) & (celloutsig_0_0z[2] | celloutsig_0_0z[2]));
  assign celloutsig_0_30z = celloutsig_0_4z | celloutsig_0_23z;
  assign celloutsig_0_74z = celloutsig_0_68z[4] | celloutsig_0_33z;
  assign celloutsig_1_19z = celloutsig_1_11z[6] ^ celloutsig_1_14z[1];
  assign celloutsig_1_5z = ~(celloutsig_1_2z ^ celloutsig_1_3z);
  assign celloutsig_0_20z = ~(in_data[65] ^ celloutsig_0_15z);
  assign celloutsig_0_29z = ~(celloutsig_0_20z ^ celloutsig_0_18z);
  assign celloutsig_0_31z = { _02_[10:8], celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_23z } + { celloutsig_0_25z[16:14], celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_10z };
  assign celloutsig_1_9z = { celloutsig_1_1z[9:0], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z } + { in_data[141:107], celloutsig_1_2z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _05_ <= 3'h0;
    else _05_ <= celloutsig_0_0z[3:1];
  reg [11:0] _22_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _22_ <= 12'h000;
    else _22_ <= in_data[46:35];
  assign { _07_[11:10], _01_, _07_[8:4], _02_[10:8], _07_[0] } = _22_;
  reg [12:0] _23_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _23_ <= 13'h0000;
    else _23_ <= { celloutsig_0_14z, celloutsig_0_30z, _03_[10:1], celloutsig_0_10z };
  assign out_data[12:0] = _23_;
  reg [9:0] _24_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 10'h000;
    else _24_ <= { _07_[10], _01_, _07_[8:4], _02_[10:8] };
  assign _03_[10:1] = _24_;
  reg [8:0] _25_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _25_ <= 9'h000;
    else _25_ <= { celloutsig_0_11z[3:1], celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_8z };
  assign { _06_[6:3], _00_, _06_[1:0], _08_[1:0] } = _25_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _04_ <= 10'h000;
    else _04_ <= in_data[58:49];
  assign celloutsig_1_17z = { celloutsig_1_0z[7:6], celloutsig_1_8z } / { 1'h1, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_9z[23:19], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z } / { 1'h1, celloutsig_1_8z[4], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_17z };
  assign celloutsig_0_26z = { _05_, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_15z } / { 1'h1, _01_, _07_[8:5] };
  assign celloutsig_1_15z = { celloutsig_1_8z[1:0], celloutsig_1_3z, celloutsig_1_3z } >= celloutsig_1_8z[4:1];
  assign celloutsig_0_14z = { celloutsig_0_0z[4:2], celloutsig_0_0z, celloutsig_0_4z } >= { celloutsig_0_11z, _05_, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_15z = { celloutsig_0_13z[3:2], celloutsig_0_13z[3:1], 1'h0, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_6z } >= { _02_[9:8], _07_[0], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_33z = { celloutsig_0_31z[8:5], celloutsig_0_21z } > { celloutsig_0_32z[2], celloutsig_0_23z, _05_ };
  assign celloutsig_0_23z = in_data[16:2] > { celloutsig_0_13z[3:1], 1'h0, celloutsig_0_20z, celloutsig_0_13z[3:1], 1'h0, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_13z[3:1], 1'h0 };
  assign celloutsig_0_16z = ! { _07_[10], _01_, _07_[8:4], _02_[10], celloutsig_0_8z };
  assign celloutsig_0_8z = { _04_[6:4], celloutsig_0_6z, _05_, celloutsig_0_7z } || { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_1_4z = in_data[112] & ~(in_data[174]);
  assign celloutsig_1_14z = celloutsig_1_8z[4:2] % { 1'h1, celloutsig_1_11z[7:6] };
  assign celloutsig_1_0z = in_data[165:158] * in_data[160:153];
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z } * { _05_[1], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_28z = { _06_[1:0], celloutsig_0_14z } * _03_[4:2];
  assign celloutsig_0_27z = - { celloutsig_0_13z[3:1], 1'h0 };
  assign celloutsig_0_7z = { celloutsig_0_0z[5:2], celloutsig_0_1z } !== { in_data[53:52], _05_ };
  assign celloutsig_0_4z = _04_[3] & celloutsig_0_0z[5];
  assign celloutsig_0_12z = celloutsig_0_9z & celloutsig_0_11z[1];
  assign celloutsig_0_21z = celloutsig_0_9z & celloutsig_0_16z;
  assign celloutsig_1_2z = ^ { celloutsig_1_0z[2:0], celloutsig_1_0z };
  assign celloutsig_0_18z = ^ { celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_68z = celloutsig_0_25z[8:4] << celloutsig_0_31z[8:4];
  assign celloutsig_1_7z = { in_data[122:117], celloutsig_1_5z } << { celloutsig_1_0z[7:3], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_32z = { celloutsig_0_26z[3:1], celloutsig_0_7z, celloutsig_0_18z } >> { _07_[7:4], celloutsig_0_29z };
  assign celloutsig_0_24z = celloutsig_0_22z[4:2] >> _04_[6:4];
  assign celloutsig_0_25z = { _05_, _06_[6:3], _00_, _06_[1:0], _08_[1:0], celloutsig_0_11z, celloutsig_0_1z, _05_, celloutsig_0_24z } >> { in_data[65:55], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_9z, _06_[6:3], _00_, _06_[1:0], _08_[1:0] };
  assign celloutsig_0_0z = in_data[93:88] <<< in_data[87:82];
  assign celloutsig_0_22z = { _06_[3], _00_, _06_[1:0], _08_[1] } <<< { _06_[6:3], _00_ };
  assign celloutsig_1_1z = in_data[125:115] >>> in_data[157:147];
  assign celloutsig_1_11z = celloutsig_1_1z[9:0] >>> { celloutsig_1_1z[9:1], celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_0z[6:0] ^ celloutsig_1_0z[7:1];
  assign celloutsig_1_3z = ~((celloutsig_1_1z[8] & celloutsig_1_1z[5]) | celloutsig_1_1z[9]);
  assign { celloutsig_0_13z[1], celloutsig_0_13z[3:2] } = { celloutsig_0_8z, _05_[2:1] } ^ { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_6z };
  assign _02_[7:0] = { celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_23z };
  assign _03_[11] = celloutsig_0_6z;
  assign _06_[2] = _00_;
  assign { _07_[9], _07_[3:1] } = { _01_, _02_[10:8] };
  assign _08_[8:2] = { _06_[6:3], _00_, _06_[1:0] };
  assign celloutsig_0_13z[0] = 1'h0;
  assign { out_data[148:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z };
endmodule
