Loading plugins phase: Elapsed time ==> 0s.345ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Richard\Desktop\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_202009091744\BalanceCar\CarDesign.cydsn\CarDesign.cyprj -d CY8C6347BZI-BLD53 -s C:\Users\Richard\Desktop\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_202009091744\BalanceCar\CarDesign.cydsn\Generated_Source\PSoC6 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.668ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.105ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CarDesign.v
Program  :   D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Richard\Desktop\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_202009091744\BalanceCar\CarDesign.cydsn\CarDesign.cyprj -dcpsoc3 CarDesign.v -verilog
======================================================================

======================================================================
Compiling:  CarDesign.v
Program  :   D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Richard\Desktop\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_202009091744\BalanceCar\CarDesign.cydsn\CarDesign.cyprj -dcpsoc3 CarDesign.v -verilog
======================================================================

======================================================================
Compiling:  CarDesign.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Richard\Desktop\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_202009091744\BalanceCar\CarDesign.cydsn\CarDesign.cyprj -dcpsoc3 -verilog CarDesign.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Sep 10 12:22:57 2020


======================================================================
Compiling:  CarDesign.v
Program  :   vpp
Options  :    -yv2 -q10 CarDesign.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Sep 10 12:22:57 2020

Flattening file 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CarDesign.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  CarDesign.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Richard\Desktop\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_202009091744\BalanceCar\CarDesign.cydsn\CarDesign.cyprj -dcpsoc3 -verilog CarDesign.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Sep 10 12:22:59 2020

Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Richard\Desktop\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_202009091744\BalanceCar\CarDesign.cydsn\codegentemp\CarDesign.ctl'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Richard\Desktop\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_202009091744\BalanceCar\CarDesign.cydsn\codegentemp\CarDesign.v'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  CarDesign.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Richard\Desktop\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_202009091744\BalanceCar\CarDesign.cydsn\CarDesign.cyprj -dcpsoc3 -verilog CarDesign.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Sep 10 12:22:59 2020

Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Richard\Desktop\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_202009091744\BalanceCar\CarDesign.cydsn\codegentemp\CarDesign.ctl'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Richard\Desktop\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_202009091744\BalanceCar\CarDesign.cydsn\codegentemp\CarDesign.v'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:Net_22\
	\UART_1:Net_23\
	Net_26
	Net_27
	Net_28
	Net_33
	Net_34
	\UART_COMP:Net_22\
	\UART_COMP:Net_23\
	Net_36
	Net_37
	Net_38
	Net_43
	Net_44
	\UART_WIFI:Net_22\
	\UART_WIFI:Net_23\
	Net_97
	Net_98
	Net_99
	Net_104
	Net_105


Deleted 21 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Right:reload\ to \PWM_Right:swap\
Aliasing \PWM_Right:kill\ to \PWM_Right:swap\
Aliasing \PWM_Right:start\ to \PWM_Right:swap\
Aliasing one to \PWM_Right:count\
Aliasing zero to \PWM_Right:swap\
Aliasing \UART_1:cts_wire\ to \PWM_Right:swap\
Aliasing \UART_COMP:cts_wire\ to \PWM_Right:swap\
Aliasing \Right_Encoder_Counter:capture\ to \PWM_Right:swap\
Aliasing \Right_Encoder_Counter:count\ to \PWM_Right:count\
Aliasing \Right_Encoder_Counter:reload\ to \PWM_Right:swap\
Aliasing \Right_Encoder_Counter:stop\ to \PWM_Right:swap\
Aliasing \Right_Encoder_Counter:start\ to \PWM_Right:swap\
Aliasing \Left_Encoder_Counter:capture\ to \PWM_Right:swap\
Aliasing \Left_Encoder_Counter:count\ to \PWM_Right:count\
Aliasing \Left_Encoder_Counter:reload\ to \PWM_Right:swap\
Aliasing \Left_Encoder_Counter:stop\ to \PWM_Right:swap\
Aliasing \Left_Encoder_Counter:start\ to \PWM_Right:swap\
Aliasing \PWM_Left:swap\ to \PWM_Right:swap\
Aliasing \PWM_Left:count\ to \PWM_Right:count\
Aliasing \PWM_Left:reload\ to \PWM_Right:swap\
Aliasing \PWM_Left:kill\ to \PWM_Right:swap\
Aliasing \PWM_Left:start\ to \PWM_Right:swap\
Aliasing \UART_WIFI:cts_wire\ to \PWM_Right:swap\
Aliasing \SS_PWM:swap\ to \PWM_Right:swap\
Aliasing \SS_PWM:count\ to \PWM_Right:count\
Aliasing \SS_PWM:reload\ to \PWM_Right:swap\
Aliasing \SS_PWM:kill\ to \PWM_Right:swap\
Aliasing \SS_PWM:start\ to \PWM_Right:swap\
Aliasing \SS_Timer:capture\ to \PWM_Right:swap\
Aliasing \SS_Timer:count\ to \PWM_Right:count\
Aliasing \SS_Timer:reload\ to \PWM_Right:swap\
Aliasing \SS_Timer:stop\ to \PWM_Right:swap\
Aliasing \SS_Timer:start\ to \PWM_Right:swap\
Removing Lhs of wire \PWM_Right:reload\[4] = \PWM_Right:swap\[2]
Removing Lhs of wire \PWM_Right:kill\[5] = \PWM_Right:swap\[2]
Removing Lhs of wire \PWM_Right:start\[6] = \PWM_Right:swap\[2]
Removing Rhs of wire one[15] = \PWM_Right:count\[3]
Removing Lhs of wire \UART_1:clock_wire\[21] = \UART_1:Net_847\[20]
Removing Rhs of wire zero[30] = \PWM_Right:swap\[2]
Removing Lhs of wire \UART_1:rx_wire\[34] = \UART_1:Net_1172\[31]
Removing Lhs of wire \UART_1:cts_wire\[35] = zero[30]
Removing Lhs of wire \UART_COMP:clock_wire\[64] = \UART_COMP:Net_847\[63]
Removing Lhs of wire \UART_COMP:rx_wire\[76] = \UART_COMP:Net_1172\[73]
Removing Lhs of wire \UART_COMP:cts_wire\[77] = zero[30]
Removing Lhs of wire \Right_Encoder_Counter:capture\[101] = zero[30]
Removing Lhs of wire \Right_Encoder_Counter:count\[102] = one[15]
Removing Lhs of wire \Right_Encoder_Counter:reload\[103] = zero[30]
Removing Lhs of wire \Right_Encoder_Counter:stop\[104] = zero[30]
Removing Lhs of wire \Right_Encoder_Counter:start\[105] = zero[30]
Removing Lhs of wire \Left_Encoder_Counter:capture\[115] = zero[30]
Removing Lhs of wire \Left_Encoder_Counter:count\[116] = one[15]
Removing Lhs of wire \Left_Encoder_Counter:reload\[117] = zero[30]
Removing Lhs of wire \Left_Encoder_Counter:stop\[118] = zero[30]
Removing Lhs of wire \Left_Encoder_Counter:start\[119] = zero[30]
Removing Lhs of wire \PWM_Left:swap\[139] = zero[30]
Removing Lhs of wire \PWM_Left:count\[140] = one[15]
Removing Lhs of wire \PWM_Left:reload\[141] = zero[30]
Removing Lhs of wire \PWM_Left:kill\[142] = zero[30]
Removing Lhs of wire \PWM_Left:start\[143] = zero[30]
Removing Lhs of wire \UART_WIFI:clock_wire\[172] = \UART_WIFI:Net_847\[171]
Removing Lhs of wire \UART_WIFI:rx_wire\[184] = \UART_WIFI:Net_1172\[181]
Removing Lhs of wire \UART_WIFI:cts_wire\[185] = zero[30]
Removing Lhs of wire \SS_PWM:swap\[209] = zero[30]
Removing Lhs of wire \SS_PWM:count\[210] = one[15]
Removing Lhs of wire \SS_PWM:reload\[211] = zero[30]
Removing Lhs of wire \SS_PWM:kill\[212] = zero[30]
Removing Lhs of wire \SS_PWM:start\[213] = zero[30]
Removing Lhs of wire \SS_Timer:capture\[227] = zero[30]
Removing Lhs of wire \SS_Timer:count\[228] = one[15]
Removing Lhs of wire \SS_Timer:reload\[229] = zero[30]
Removing Lhs of wire \SS_Timer:stop\[230] = zero[30]
Removing Lhs of wire \SS_Timer:start\[231] = zero[30]

------------------------------------------------------
Aliased 0 equations, 39 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : D:\PSoCCreator\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Richard\Desktop\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_202009091744\BalanceCar\CarDesign.cydsn\CarDesign.cyprj -dcpsoc3 CarDesign.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.659ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Thursday, 10 September 2020 12:23:00
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Richard\Desktop\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_20200909091744\BalanceCar_202009091744\BalanceCar\CarDesign.cydsn\CarDesign.cyprj -d CY8C6347BZI-BLD53 CarDesign.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 1s.309ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_1'. Signal=Net_71_ff11
    Fixed Function Clock 12: Automatic-assigning  clock 'Clock_1'. Signal=Net_71_ff12
    Fixed Function Clock 13: Automatic-assigning  clock 'Clock_1'. Signal=Net_71_ff13
    Fixed Function Clock 14: Automatic-assigning  clock 'Clock_1'. Signal=Net_71_ff14
    Fixed Function Clock 0: Automatic-assigning  clock 'UART_COMP_SCBCLK'. Signal=\UART_COMP:Net_847_ff0\
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_1_SCBCLK'. Signal=\UART_1:Net_847_ff1\
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_WIFI_SCBCLK'. Signal=\UART_WIFI:Net_847_ff2\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
Error: mpr.M0139: Invalid connection for clock input "\Right_Encoder_Counter:TCPWM\:clock" driven from "Right_Encoder(0):fb". The component requires a clock from the clock block. (App=cydsfit)
Error: mpr.M0139: Invalid connection for clock input "\Left_Encoder_Counter:TCPWM\:clock" driven from "Left_Encoder(0):fb". The component requires a clock from the clock block. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: TCPWM[3].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: TCPWM[19].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[6].uart_cts. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[6].spi_select[0]. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[8].spi_select[0]. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: TCPWM[3].line. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: TCPWM[19].line. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[6].uart_rts. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[6].spi_clk. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[8].spi_clk. (App=cydsfit)
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CY_CPUSS_SWJ_SWCLK_TCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CY_CPUSS_SWJ_SWCLK_TCLK(0)__PA ,
            fb => CPUSS_swj_swclk_tclk );

    Pin : Name = CY_CPUSS_SWJ_SWDIO_TMS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CY_CPUSS_SWJ_SWDIO_TMS(0)__PA ,
            fb => CPUSS_swj_swdio_tms );

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pin_input => Net_21 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART_1:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:tx(0)\__PA ,
            pin_input => \UART_1:tx_wire\ ,
            pad => \UART_1:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_1:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:rx(0)\__PA ,
            fb => \UART_1:Net_1172\ ,
            pad => \UART_1:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Right_Encoder(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Encoder(0)__PA ,
            fb => Net_231 ,
            pad => Right_Encoder(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART_COMP:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_COMP:tx(0)\__PA ,
            pin_input => \UART_COMP:tx_wire\ ,
            pad => \UART_COMP:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_COMP:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_COMP:rx(0)\__PA ,
            fb => \UART_COMP:Net_1172\ ,
            pad => \UART_COMP:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Left_Encoder(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Encoder(0)__PA ,
            fb => Net_232 ,
            pad => Left_Encoder(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_B(0)__PA ,
            pad => Right_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_B(0)__PA ,
            pad => Left_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            pin_input => Net_89 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A0(0)__PA ,
            pad => A0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A1(0)__PA ,
            pad => A1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B0(0)__PA ,
            pad => B0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B1(0)__PA ,
            pad => B1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART_WIFI:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_WIFI:tx(0)\__PA ,
            pin_input => \UART_WIFI:tx_wire\ ,
            pad => \UART_WIFI:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_WIFI:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_WIFI:rx(0)\__PA ,
            fb => \UART_WIFI:Net_1172\ ,
            pad => \UART_WIFI:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = echo_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => echo_pin(0)__PA ,
            pad => echo_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = trig(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => trig(0)__PA ,
            pin_input => Net_134 ,
            pad => trig(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_1:SCB_IRQ\
        PORT MAP (
            interrupt => \UART_1:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =\UART_COMP:SCB_IRQ\
        PORT MAP (
            interrupt => \UART_COMP:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =Right_Encoder_Int
        PORT MAP (
            interrupt => Net_55 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =Left_Encoder_Int
        PORT MAP (
            interrupt => Net_68 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =\UART_WIFI:SCB_IRQ\
        PORT MAP (
            interrupt => \UART_WIFI:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =echo
        PORT MAP (
            interrupt => INDIVIDUAL_PICU_OUT_13 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    8 :    8 :  0.00 %
Crypto Accelerator            :    0 :    1 :    1 :  0.00 %
Interrupts [CM0+]             :    5 :   27 :   32 : 15.63 %
Interrupts [CM4]              :    6 :  141 :  147 :  4.08 %
IO                            :   20 :   58 :   78 : 25.64 %
Interprocessor Communication  :    0 :   16 :   16 :  0.00 %
MCWDT                         :    0 :    2 :    2 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Energy Profiler               :    0 :    1 :    1 :  0.00 %
Real Time Clock               :    0 :    1 :    1 :  0.00 %
Bluetooth Low Energy          :    0 :    1 :    1 :  0.00 %
I2S                           :    0 :    1 :    1 :  0.00 %
PDM/PCM                       :    0 :    1 :    1 :  0.00 %
SCB                           :    3 :    6 :    9 : 33.33 %
Serial Memory Interface       :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   32 :   32 :  0.00 %
LCD                           :    0 :    1 :    1 :  0.00 %
SmartIO                       :    0 :    2 :    2 :  0.00 %
TCPWM                         :    6 :   26 :   32 : 18.75 %
UDB                           :      :      :      :        
  Macrocells                  :    0 :   96 :   96 :  0.00 %
  Unique P-terms              :    0 :  192 :  192 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :   12 :   12 :  0.00 %
  Status Cells                :    0 :   12 :   12 :  0.00 %
  Control Cells               :    0 :   12 :   12 :  0.00 %
7-Bit IDAC                    :    0 :    2 :    2 :  0.00 %
Continuous Time DAC           :    0 :    1 :    1 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
Opamp                         :    0 :    2 :    2 :  0.00 %
Sample and Hold               :    0 :    1 :    1 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DieTemp Sensor                :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.333ms
Tech Mapping phase: Elapsed time ==> 0s.619ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.314ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.325ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.327ms
Fitter phase: Elapsed time ==> 0s.000ms
Dependency generation phase: Elapsed time ==> 0s.012ms
Cleanup phase: Elapsed time ==> 0s.000ms
