
powerWindow_LightCOntrol.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008e8  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a94  08000a9c  00010a9c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a94  08000a94  00010a9c  2**0
                  CONTENTS
  4 .ARM          00000000  08000a94  08000a94  00010a9c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000a94  08000a9c  00010a9c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a94  08000a94  00010a94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000a98  08000a98  00010a98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010a9c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000a9c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000a9c  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010a9c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000d0c  00000000  00000000  00010acc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000003ce  00000000  00000000  000117d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000158  00000000  00000000  00011ba8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000110  00000000  00000000  00011d00  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00000f61  00000000  00000000  00011e10  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001475  00000000  00000000  00012d71  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000063c9  00000000  00000000  000141e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0001a5af  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000040c  00000000  00000000  0001a62c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000000 	.word	0x20000000
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08000a7c 	.word	0x08000a7c

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000004 	.word	0x20000004
 80001e8:	08000a7c 	.word	0x08000a7c

080001ec <GPIO_PCLK_Control>:
 * 																									*
 * @Note			   -																			*
 ***************************************************************************************************/

void GPIO_PCLK_Control(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]
 80001f4:	460b      	mov	r3, r1
 80001f6:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80001f8:	78fb      	ldrb	r3, [r7, #3]
 80001fa:	2b01      	cmp	r3, #1
 80001fc:	d162      	bne.n	80002c4 <GPIO_PCLK_Control+0xd8>
	{
		if(pGPIOx == GPIOA)
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	4a66      	ldr	r2, [pc, #408]	; (800039c <GPIO_PCLK_Control+0x1b0>)
 8000202:	4293      	cmp	r3, r2
 8000204:	d106      	bne.n	8000214 <GPIO_PCLK_Control+0x28>
			GPIOA_PCLK_EN();
 8000206:	4b66      	ldr	r3, [pc, #408]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 8000208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800020a:	4a65      	ldr	r2, [pc, #404]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 800020c:	f043 0301 	orr.w	r3, r3, #1
 8000210:	6313      	str	r3, [r2, #48]	; 0x30
		else if(pGPIOx == GPIOH)
			GPIOH_PCLK_DI();
		else if(pGPIOx == GPIOI)
				GPIOI_PCLK_DI();
	}
}
 8000212:	e0bc      	b.n	800038e <GPIO_PCLK_Control+0x1a2>
		else if(pGPIOx == GPIOB)
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	4a63      	ldr	r2, [pc, #396]	; (80003a4 <GPIO_PCLK_Control+0x1b8>)
 8000218:	4293      	cmp	r3, r2
 800021a:	d106      	bne.n	800022a <GPIO_PCLK_Control+0x3e>
			GPIOB_PCLK_EN();
 800021c:	4b60      	ldr	r3, [pc, #384]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 800021e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000220:	4a5f      	ldr	r2, [pc, #380]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 8000222:	f043 0302 	orr.w	r3, r3, #2
 8000226:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000228:	e0b1      	b.n	800038e <GPIO_PCLK_Control+0x1a2>
		else if(pGPIOx == GPIOC)
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	4a5e      	ldr	r2, [pc, #376]	; (80003a8 <GPIO_PCLK_Control+0x1bc>)
 800022e:	4293      	cmp	r3, r2
 8000230:	d106      	bne.n	8000240 <GPIO_PCLK_Control+0x54>
			GPIOC_PCLK_EN();
 8000232:	4b5b      	ldr	r3, [pc, #364]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 8000234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000236:	4a5a      	ldr	r2, [pc, #360]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 8000238:	f043 0304 	orr.w	r3, r3, #4
 800023c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800023e:	e0a6      	b.n	800038e <GPIO_PCLK_Control+0x1a2>
		else if(pGPIOx == GPIOD)
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	4a5a      	ldr	r2, [pc, #360]	; (80003ac <GPIO_PCLK_Control+0x1c0>)
 8000244:	4293      	cmp	r3, r2
 8000246:	d106      	bne.n	8000256 <GPIO_PCLK_Control+0x6a>
			GPIOD_PCLK_EN();
 8000248:	4b55      	ldr	r3, [pc, #340]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 800024a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800024c:	4a54      	ldr	r2, [pc, #336]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 800024e:	f043 0308 	orr.w	r3, r3, #8
 8000252:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000254:	e09b      	b.n	800038e <GPIO_PCLK_Control+0x1a2>
		else if(pGPIOx == GPIOE)
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	4a55      	ldr	r2, [pc, #340]	; (80003b0 <GPIO_PCLK_Control+0x1c4>)
 800025a:	4293      	cmp	r3, r2
 800025c:	d106      	bne.n	800026c <GPIO_PCLK_Control+0x80>
			GPIOE_PCLK_EN();
 800025e:	4b50      	ldr	r3, [pc, #320]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 8000260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000262:	4a4f      	ldr	r2, [pc, #316]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 8000264:	f043 0310 	orr.w	r3, r3, #16
 8000268:	6313      	str	r3, [r2, #48]	; 0x30
}
 800026a:	e090      	b.n	800038e <GPIO_PCLK_Control+0x1a2>
		else if(pGPIOx == GPIOF)
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	4a51      	ldr	r2, [pc, #324]	; (80003b4 <GPIO_PCLK_Control+0x1c8>)
 8000270:	4293      	cmp	r3, r2
 8000272:	d106      	bne.n	8000282 <GPIO_PCLK_Control+0x96>
			GPIOF_PCLK_EN();
 8000274:	4b4a      	ldr	r3, [pc, #296]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 8000276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000278:	4a49      	ldr	r2, [pc, #292]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 800027a:	f043 0320 	orr.w	r3, r3, #32
 800027e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000280:	e085      	b.n	800038e <GPIO_PCLK_Control+0x1a2>
		else if(pGPIOx == GPIOG)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	4a4c      	ldr	r2, [pc, #304]	; (80003b8 <GPIO_PCLK_Control+0x1cc>)
 8000286:	4293      	cmp	r3, r2
 8000288:	d106      	bne.n	8000298 <GPIO_PCLK_Control+0xac>
			GPIOG_PCLK_EN();
 800028a:	4b45      	ldr	r3, [pc, #276]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 800028c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800028e:	4a44      	ldr	r2, [pc, #272]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 8000290:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000294:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000296:	e07a      	b.n	800038e <GPIO_PCLK_Control+0x1a2>
		else if(pGPIOx == GPIOH)
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	4a48      	ldr	r2, [pc, #288]	; (80003bc <GPIO_PCLK_Control+0x1d0>)
 800029c:	4293      	cmp	r3, r2
 800029e:	d106      	bne.n	80002ae <GPIO_PCLK_Control+0xc2>
			GPIOH_PCLK_EN();
 80002a0:	4b3f      	ldr	r3, [pc, #252]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 80002a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002a4:	4a3e      	ldr	r2, [pc, #248]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 80002a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80002aa:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002ac:	e06f      	b.n	800038e <GPIO_PCLK_Control+0x1a2>
		else if(pGPIOx == GPIOI)
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	4a43      	ldr	r2, [pc, #268]	; (80003c0 <GPIO_PCLK_Control+0x1d4>)
 80002b2:	4293      	cmp	r3, r2
 80002b4:	d16b      	bne.n	800038e <GPIO_PCLK_Control+0x1a2>
			GPIOI_PCLK_EN();
 80002b6:	4b3a      	ldr	r3, [pc, #232]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 80002b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002ba:	4a39      	ldr	r2, [pc, #228]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 80002bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002c0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002c2:	e064      	b.n	800038e <GPIO_PCLK_Control+0x1a2>
	else if(EnorDi == DISABLE)
 80002c4:	78fb      	ldrb	r3, [r7, #3]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d161      	bne.n	800038e <GPIO_PCLK_Control+0x1a2>
		if(pGPIOx == GPIOA)
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	4a33      	ldr	r2, [pc, #204]	; (800039c <GPIO_PCLK_Control+0x1b0>)
 80002ce:	4293      	cmp	r3, r2
 80002d0:	d106      	bne.n	80002e0 <GPIO_PCLK_Control+0xf4>
			GPIOA_PCLK_DI();
 80002d2:	4b33      	ldr	r3, [pc, #204]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 80002d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002d6:	4a32      	ldr	r2, [pc, #200]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 80002d8:	f023 0301 	bic.w	r3, r3, #1
 80002dc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002de:	e056      	b.n	800038e <GPIO_PCLK_Control+0x1a2>
		else if(pGPIOx == GPIOB)
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	4a30      	ldr	r2, [pc, #192]	; (80003a4 <GPIO_PCLK_Control+0x1b8>)
 80002e4:	4293      	cmp	r3, r2
 80002e6:	d106      	bne.n	80002f6 <GPIO_PCLK_Control+0x10a>
			GPIOB_PCLK_DI();
 80002e8:	4b2d      	ldr	r3, [pc, #180]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 80002ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002ec:	4a2c      	ldr	r2, [pc, #176]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 80002ee:	f023 0302 	bic.w	r3, r3, #2
 80002f2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002f4:	e04b      	b.n	800038e <GPIO_PCLK_Control+0x1a2>
		else if(pGPIOx == GPIOC)
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	4a2b      	ldr	r2, [pc, #172]	; (80003a8 <GPIO_PCLK_Control+0x1bc>)
 80002fa:	4293      	cmp	r3, r2
 80002fc:	d106      	bne.n	800030c <GPIO_PCLK_Control+0x120>
			GPIOC_PCLK_DI();
 80002fe:	4b28      	ldr	r3, [pc, #160]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 8000300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000302:	4a27      	ldr	r2, [pc, #156]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 8000304:	f023 0304 	bic.w	r3, r3, #4
 8000308:	6313      	str	r3, [r2, #48]	; 0x30
}
 800030a:	e040      	b.n	800038e <GPIO_PCLK_Control+0x1a2>
		else if(pGPIOx == GPIOD)
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	4a27      	ldr	r2, [pc, #156]	; (80003ac <GPIO_PCLK_Control+0x1c0>)
 8000310:	4293      	cmp	r3, r2
 8000312:	d106      	bne.n	8000322 <GPIO_PCLK_Control+0x136>
			GPIOD_PCLK_DI();
 8000314:	4b22      	ldr	r3, [pc, #136]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 8000316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000318:	4a21      	ldr	r2, [pc, #132]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 800031a:	f023 0308 	bic.w	r3, r3, #8
 800031e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000320:	e035      	b.n	800038e <GPIO_PCLK_Control+0x1a2>
		else if(pGPIOx == GPIOE)
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	4a22      	ldr	r2, [pc, #136]	; (80003b0 <GPIO_PCLK_Control+0x1c4>)
 8000326:	4293      	cmp	r3, r2
 8000328:	d106      	bne.n	8000338 <GPIO_PCLK_Control+0x14c>
			GPIOE_PCLK_DI();
 800032a:	4b1d      	ldr	r3, [pc, #116]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 800032c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800032e:	4a1c      	ldr	r2, [pc, #112]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 8000330:	f023 0310 	bic.w	r3, r3, #16
 8000334:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000336:	e02a      	b.n	800038e <GPIO_PCLK_Control+0x1a2>
		else if(pGPIOx == GPIOF)
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	4a1e      	ldr	r2, [pc, #120]	; (80003b4 <GPIO_PCLK_Control+0x1c8>)
 800033c:	4293      	cmp	r3, r2
 800033e:	d106      	bne.n	800034e <GPIO_PCLK_Control+0x162>
			GPIOF_PCLK_DI();
 8000340:	4b17      	ldr	r3, [pc, #92]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 8000342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000344:	4a16      	ldr	r2, [pc, #88]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 8000346:	f023 0320 	bic.w	r3, r3, #32
 800034a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800034c:	e01f      	b.n	800038e <GPIO_PCLK_Control+0x1a2>
		else if(pGPIOx == GPIOG)
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	4a19      	ldr	r2, [pc, #100]	; (80003b8 <GPIO_PCLK_Control+0x1cc>)
 8000352:	4293      	cmp	r3, r2
 8000354:	d106      	bne.n	8000364 <GPIO_PCLK_Control+0x178>
			GPIOG_PCLK_DI();
 8000356:	4b12      	ldr	r3, [pc, #72]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 8000358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800035a:	4a11      	ldr	r2, [pc, #68]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 800035c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000360:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000362:	e014      	b.n	800038e <GPIO_PCLK_Control+0x1a2>
		else if(pGPIOx == GPIOH)
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	4a15      	ldr	r2, [pc, #84]	; (80003bc <GPIO_PCLK_Control+0x1d0>)
 8000368:	4293      	cmp	r3, r2
 800036a:	d106      	bne.n	800037a <GPIO_PCLK_Control+0x18e>
			GPIOH_PCLK_DI();
 800036c:	4b0c      	ldr	r3, [pc, #48]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 800036e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000370:	4a0b      	ldr	r2, [pc, #44]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 8000372:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000376:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000378:	e009      	b.n	800038e <GPIO_PCLK_Control+0x1a2>
		else if(pGPIOx == GPIOI)
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	4a10      	ldr	r2, [pc, #64]	; (80003c0 <GPIO_PCLK_Control+0x1d4>)
 800037e:	4293      	cmp	r3, r2
 8000380:	d105      	bne.n	800038e <GPIO_PCLK_Control+0x1a2>
				GPIOI_PCLK_DI();
 8000382:	4b07      	ldr	r3, [pc, #28]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 8000384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000386:	4a06      	ldr	r2, [pc, #24]	; (80003a0 <GPIO_PCLK_Control+0x1b4>)
 8000388:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800038c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800038e:	bf00      	nop
 8000390:	370c      	adds	r7, #12
 8000392:	46bd      	mov	sp, r7
 8000394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000398:	4770      	bx	lr
 800039a:	bf00      	nop
 800039c:	40020000 	.word	0x40020000
 80003a0:	40023800 	.word	0x40023800
 80003a4:	40020400 	.word	0x40020400
 80003a8:	40020800 	.word	0x40020800
 80003ac:	40020c00 	.word	0x40020c00
 80003b0:	40021000 	.word	0x40021000
 80003b4:	40021400 	.word	0x40021400
 80003b8:	40021800 	.word	0x40021800
 80003bc:	40021c00 	.word	0x40021c00
 80003c0:	40022000 	.word	0x40022000

080003c4 <GPIO_Init>:
 * 																									*
 * @Note			   -																			*
 ***************************************************************************************************/

void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80003c4:	b480      	push	{r7}
 80003c6:	b087      	sub	sp, #28
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	6078      	str	r0, [r7, #4]
	//1. GPIO Mode configuration

	uint32_t temp = 0;
 80003cc:	2300      	movs	r3, #0
 80003ce:	617b      	str	r3, [r7, #20]
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	795b      	ldrb	r3, [r3, #5]
 80003d4:	2b03      	cmp	r3, #3
 80003d6:	d81f      	bhi.n	8000418 <GPIO_Init+0x54>
	{
		//non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << ( 2 *pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	795b      	ldrb	r3, [r3, #5]
 80003dc:	461a      	mov	r2, r3
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	791b      	ldrb	r3, [r3, #4]
 80003e2:	005b      	lsls	r3, r3, #1
 80003e4:	fa02 f303 	lsl.w	r3, r2, r3
 80003e8:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	681a      	ldr	r2, [r3, #0]
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	791b      	ldrb	r3, [r3, #4]
 80003f4:	4619      	mov	r1, r3
 80003f6:	2303      	movs	r3, #3
 80003f8:	408b      	lsls	r3, r1
 80003fa:	43db      	mvns	r3, r3
 80003fc:	4619      	mov	r1, r3
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	400a      	ands	r2, r1
 8000404:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	6819      	ldr	r1, [r3, #0]
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	697a      	ldr	r2, [r7, #20]
 8000412:	430a      	orrs	r2, r1
 8000414:	601a      	str	r2, [r3, #0]
 8000416:	e0ca      	b.n	80005ae <GPIO_Init+0x1ea>
	}
	else
	{
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IN_FT )
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	795b      	ldrb	r3, [r3, #5]
 800041c:	2b04      	cmp	r3, #4
 800041e:	d117      	bne.n	8000450 <GPIO_Init+0x8c>
		{
			//1. configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000420:	4b4a      	ldr	r3, [pc, #296]	; (800054c <GPIO_Init+0x188>)
 8000422:	68db      	ldr	r3, [r3, #12]
 8000424:	687a      	ldr	r2, [r7, #4]
 8000426:	7912      	ldrb	r2, [r2, #4]
 8000428:	4611      	mov	r1, r2
 800042a:	2201      	movs	r2, #1
 800042c:	408a      	lsls	r2, r1
 800042e:	4611      	mov	r1, r2
 8000430:	4a46      	ldr	r2, [pc, #280]	; (800054c <GPIO_Init+0x188>)
 8000432:	430b      	orrs	r3, r1
 8000434:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000436:	4b45      	ldr	r3, [pc, #276]	; (800054c <GPIO_Init+0x188>)
 8000438:	689b      	ldr	r3, [r3, #8]
 800043a:	687a      	ldr	r2, [r7, #4]
 800043c:	7912      	ldrb	r2, [r2, #4]
 800043e:	4611      	mov	r1, r2
 8000440:	2201      	movs	r2, #1
 8000442:	408a      	lsls	r2, r1
 8000444:	43d2      	mvns	r2, r2
 8000446:	4611      	mov	r1, r2
 8000448:	4a40      	ldr	r2, [pc, #256]	; (800054c <GPIO_Init+0x188>)
 800044a:	400b      	ands	r3, r1
 800044c:	6093      	str	r3, [r2, #8]
 800044e:	e035      	b.n	80004bc <GPIO_Init+0xf8>

		}
		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IN_RT )
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	795b      	ldrb	r3, [r3, #5]
 8000454:	2b05      	cmp	r3, #5
 8000456:	d117      	bne.n	8000488 <GPIO_Init+0xc4>
		{
			//1 . configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000458:	4b3c      	ldr	r3, [pc, #240]	; (800054c <GPIO_Init+0x188>)
 800045a:	689b      	ldr	r3, [r3, #8]
 800045c:	687a      	ldr	r2, [r7, #4]
 800045e:	7912      	ldrb	r2, [r2, #4]
 8000460:	4611      	mov	r1, r2
 8000462:	2201      	movs	r2, #1
 8000464:	408a      	lsls	r2, r1
 8000466:	4611      	mov	r1, r2
 8000468:	4a38      	ldr	r2, [pc, #224]	; (800054c <GPIO_Init+0x188>)
 800046a:	430b      	orrs	r3, r1
 800046c:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800046e:	4b37      	ldr	r3, [pc, #220]	; (800054c <GPIO_Init+0x188>)
 8000470:	68db      	ldr	r3, [r3, #12]
 8000472:	687a      	ldr	r2, [r7, #4]
 8000474:	7912      	ldrb	r2, [r2, #4]
 8000476:	4611      	mov	r1, r2
 8000478:	2201      	movs	r2, #1
 800047a:	408a      	lsls	r2, r1
 800047c:	43d2      	mvns	r2, r2
 800047e:	4611      	mov	r1, r2
 8000480:	4a32      	ldr	r2, [pc, #200]	; (800054c <GPIO_Init+0x188>)
 8000482:	400b      	ands	r3, r1
 8000484:	60d3      	str	r3, [r2, #12]
 8000486:	e019      	b.n	80004bc <GPIO_Init+0xf8>

		}
		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IN_RFT )
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	795b      	ldrb	r3, [r3, #5]
 800048c:	2b06      	cmp	r3, #6
 800048e:	d115      	bne.n	80004bc <GPIO_Init+0xf8>
		{
			//1. configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000490:	4b2e      	ldr	r3, [pc, #184]	; (800054c <GPIO_Init+0x188>)
 8000492:	689b      	ldr	r3, [r3, #8]
 8000494:	687a      	ldr	r2, [r7, #4]
 8000496:	7912      	ldrb	r2, [r2, #4]
 8000498:	4611      	mov	r1, r2
 800049a:	2201      	movs	r2, #1
 800049c:	408a      	lsls	r2, r1
 800049e:	4611      	mov	r1, r2
 80004a0:	4a2a      	ldr	r2, [pc, #168]	; (800054c <GPIO_Init+0x188>)
 80004a2:	430b      	orrs	r3, r1
 80004a4:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004a6:	4b29      	ldr	r3, [pc, #164]	; (800054c <GPIO_Init+0x188>)
 80004a8:	68db      	ldr	r3, [r3, #12]
 80004aa:	687a      	ldr	r2, [r7, #4]
 80004ac:	7912      	ldrb	r2, [r2, #4]
 80004ae:	4611      	mov	r1, r2
 80004b0:	2201      	movs	r2, #1
 80004b2:	408a      	lsls	r2, r1
 80004b4:	4611      	mov	r1, r2
 80004b6:	4a25      	ldr	r2, [pc, #148]	; (800054c <GPIO_Init+0x188>)
 80004b8:	430b      	orrs	r3, r1
 80004ba:	60d3      	str	r3, [r2, #12]
		}

	//2. configure the GPIO port selection in SYSCFG_EXTICR
	uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4 ;
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	791b      	ldrb	r3, [r3, #4]
 80004c0:	089b      	lsrs	r3, r3, #2
 80004c2:	74fb      	strb	r3, [r7, #19]
	uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	791b      	ldrb	r3, [r3, #4]
 80004c8:	f003 0303 	and.w	r3, r3, #3
 80004cc:	74bb      	strb	r3, [r7, #18]
	uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	4a1f      	ldr	r2, [pc, #124]	; (8000550 <GPIO_Init+0x18c>)
 80004d4:	4293      	cmp	r3, r2
 80004d6:	d04d      	beq.n	8000574 <GPIO_Init+0x1b0>
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4a1d      	ldr	r2, [pc, #116]	; (8000554 <GPIO_Init+0x190>)
 80004de:	4293      	cmp	r3, r2
 80004e0:	d032      	beq.n	8000548 <GPIO_Init+0x184>
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	4a1c      	ldr	r2, [pc, #112]	; (8000558 <GPIO_Init+0x194>)
 80004e8:	4293      	cmp	r3, r2
 80004ea:	d02b      	beq.n	8000544 <GPIO_Init+0x180>
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	4a1a      	ldr	r2, [pc, #104]	; (800055c <GPIO_Init+0x198>)
 80004f2:	4293      	cmp	r3, r2
 80004f4:	d024      	beq.n	8000540 <GPIO_Init+0x17c>
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	4a19      	ldr	r2, [pc, #100]	; (8000560 <GPIO_Init+0x19c>)
 80004fc:	4293      	cmp	r3, r2
 80004fe:	d01d      	beq.n	800053c <GPIO_Init+0x178>
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4a17      	ldr	r2, [pc, #92]	; (8000564 <GPIO_Init+0x1a0>)
 8000506:	4293      	cmp	r3, r2
 8000508:	d016      	beq.n	8000538 <GPIO_Init+0x174>
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	4a16      	ldr	r2, [pc, #88]	; (8000568 <GPIO_Init+0x1a4>)
 8000510:	4293      	cmp	r3, r2
 8000512:	d00f      	beq.n	8000534 <GPIO_Init+0x170>
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	4a14      	ldr	r2, [pc, #80]	; (800056c <GPIO_Init+0x1a8>)
 800051a:	4293      	cmp	r3, r2
 800051c:	d008      	beq.n	8000530 <GPIO_Init+0x16c>
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	4a13      	ldr	r2, [pc, #76]	; (8000570 <GPIO_Init+0x1ac>)
 8000524:	4293      	cmp	r3, r2
 8000526:	d101      	bne.n	800052c <GPIO_Init+0x168>
 8000528:	2308      	movs	r3, #8
 800052a:	e024      	b.n	8000576 <GPIO_Init+0x1b2>
 800052c:	2300      	movs	r3, #0
 800052e:	e022      	b.n	8000576 <GPIO_Init+0x1b2>
 8000530:	2307      	movs	r3, #7
 8000532:	e020      	b.n	8000576 <GPIO_Init+0x1b2>
 8000534:	2306      	movs	r3, #6
 8000536:	e01e      	b.n	8000576 <GPIO_Init+0x1b2>
 8000538:	2305      	movs	r3, #5
 800053a:	e01c      	b.n	8000576 <GPIO_Init+0x1b2>
 800053c:	2304      	movs	r3, #4
 800053e:	e01a      	b.n	8000576 <GPIO_Init+0x1b2>
 8000540:	2303      	movs	r3, #3
 8000542:	e018      	b.n	8000576 <GPIO_Init+0x1b2>
 8000544:	2302      	movs	r3, #2
 8000546:	e016      	b.n	8000576 <GPIO_Init+0x1b2>
 8000548:	2301      	movs	r3, #1
 800054a:	e014      	b.n	8000576 <GPIO_Init+0x1b2>
 800054c:	40013c00 	.word	0x40013c00
 8000550:	40020000 	.word	0x40020000
 8000554:	40020400 	.word	0x40020400
 8000558:	40020800 	.word	0x40020800
 800055c:	40020c00 	.word	0x40020c00
 8000560:	40021000 	.word	0x40021000
 8000564:	40021400 	.word	0x40021400
 8000568:	40021800 	.word	0x40021800
 800056c:	40021c00 	.word	0x40021c00
 8000570:	40022000 	.word	0x40022000
 8000574:	2300      	movs	r3, #0
 8000576:	747b      	strb	r3, [r7, #17]
	SYSCFG_PCLK_EN();
 8000578:	4b5d      	ldr	r3, [pc, #372]	; (80006f0 <GPIO_Init+0x32c>)
 800057a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800057c:	4a5c      	ldr	r2, [pc, #368]	; (80006f0 <GPIO_Init+0x32c>)
 800057e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000582:	6453      	str	r3, [r2, #68]	; 0x44
	SYSCFG->EXTICR[temp1] = portcode << ( temp2 * 4);
 8000584:	7c7a      	ldrb	r2, [r7, #17]
 8000586:	7cbb      	ldrb	r3, [r7, #18]
 8000588:	009b      	lsls	r3, r3, #2
 800058a:	fa02 f103 	lsl.w	r1, r2, r3
 800058e:	4a59      	ldr	r2, [pc, #356]	; (80006f4 <GPIO_Init+0x330>)
 8000590:	7cfb      	ldrb	r3, [r7, #19]
 8000592:	3302      	adds	r3, #2
 8000594:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	//3 . enable the exti interrupt delivery using IMR
	EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000598:	4b57      	ldr	r3, [pc, #348]	; (80006f8 <GPIO_Init+0x334>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	687a      	ldr	r2, [r7, #4]
 800059e:	7912      	ldrb	r2, [r2, #4]
 80005a0:	4611      	mov	r1, r2
 80005a2:	2201      	movs	r2, #1
 80005a4:	408a      	lsls	r2, r1
 80005a6:	4611      	mov	r1, r2
 80005a8:	4a53      	ldr	r2, [pc, #332]	; (80006f8 <GPIO_Init+0x334>)
 80005aa:	430b      	orrs	r3, r1
 80005ac:	6013      	str	r3, [r2, #0]
	}

	//2 . GPIO Speed Configuration

	temp = 0;
 80005ae:	2300      	movs	r3, #0
 80005b0:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	799b      	ldrb	r3, [r3, #6]
 80005b6:	461a      	mov	r2, r3
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	791b      	ldrb	r3, [r3, #4]
 80005bc:	005b      	lsls	r3, r3, #1
 80005be:	fa02 f303 	lsl.w	r3, r2, r3
 80005c2:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	689a      	ldr	r2, [r3, #8]
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	791b      	ldrb	r3, [r3, #4]
 80005ce:	4619      	mov	r1, r3
 80005d0:	2303      	movs	r3, #3
 80005d2:	408b      	lsls	r3, r1
 80005d4:	43db      	mvns	r3, r3
 80005d6:	4619      	mov	r1, r3
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	400a      	ands	r2, r1
 80005de:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	6899      	ldr	r1, [r3, #8]
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	697a      	ldr	r2, [r7, #20]
 80005ec:	430a      	orrs	r2, r1
 80005ee:	609a      	str	r2, [r3, #8]



	//3. GPIO PullUp and PullDown configuration

	temp = 0;
 80005f0:	2300      	movs	r3, #0
 80005f2:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	79db      	ldrb	r3, [r3, #7]
 80005f8:	461a      	mov	r2, r3
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	791b      	ldrb	r3, [r3, #4]
 80005fe:	005b      	lsls	r3, r3, #1
 8000600:	fa02 f303 	lsl.w	r3, r2, r3
 8000604:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	68da      	ldr	r2, [r3, #12]
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	791b      	ldrb	r3, [r3, #4]
 8000610:	4619      	mov	r1, r3
 8000612:	2303      	movs	r3, #3
 8000614:	408b      	lsls	r3, r1
 8000616:	43db      	mvns	r3, r3
 8000618:	4619      	mov	r1, r3
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	400a      	ands	r2, r1
 8000620:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	68d9      	ldr	r1, [r3, #12]
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	697a      	ldr	r2, [r7, #20]
 800062e:	430a      	orrs	r2, r1
 8000630:	60da      	str	r2, [r3, #12]

	//4. GPIO Output Type configuration

	temp = 0;
 8000632:	2300      	movs	r3, #0
 8000634:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	7a1b      	ldrb	r3, [r3, #8]
 800063a:	461a      	mov	r2, r3
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	791b      	ldrb	r3, [r3, #4]
 8000640:	005b      	lsls	r3, r3, #1
 8000642:	fa02 f303 	lsl.w	r3, r2, r3
 8000646:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	685a      	ldr	r2, [r3, #4]
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	791b      	ldrb	r3, [r3, #4]
 8000652:	4619      	mov	r1, r3
 8000654:	2301      	movs	r3, #1
 8000656:	408b      	lsls	r3, r1
 8000658:	43db      	mvns	r3, r3
 800065a:	4619      	mov	r1, r3
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	400a      	ands	r2, r1
 8000662:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	6859      	ldr	r1, [r3, #4]
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	697a      	ldr	r2, [r7, #20]
 8000670:	430a      	orrs	r2, r1
 8000672:	605a      	str	r2, [r3, #4]

	//5. GPIO Alternate function configuration

	temp = 0;
 8000674:	2300      	movs	r3, #0
 8000676:	617b      	str	r3, [r7, #20]
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	795b      	ldrb	r3, [r3, #5]
 800067c:	2b02      	cmp	r3, #2
 800067e:	d131      	bne.n	80006e4 <GPIO_Init+0x320>
	{
		uint8_t temp1, temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	791b      	ldrb	r3, [r3, #4]
 8000684:	08db      	lsrs	r3, r3, #3
 8000686:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	791b      	ldrb	r3, [r3, #4]
 800068c:	f003 0307 	and.w	r3, r3, #7
 8000690:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2 ));
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	7c3a      	ldrb	r2, [r7, #16]
 8000698:	3208      	adds	r2, #8
 800069a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800069e:	7bfb      	ldrb	r3, [r7, #15]
 80006a0:	009b      	lsls	r3, r3, #2
 80006a2:	220f      	movs	r2, #15
 80006a4:	fa02 f303 	lsl.w	r3, r2, r3
 80006a8:	43db      	mvns	r3, r3
 80006aa:	4618      	mov	r0, r3
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	7c3a      	ldrb	r2, [r7, #16]
 80006b2:	4001      	ands	r1, r0
 80006b4:	3208      	adds	r2, #8
 80006b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2 ));
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	7c3a      	ldrb	r2, [r7, #16]
 80006c0:	3208      	adds	r2, #8
 80006c2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	7a5b      	ldrb	r3, [r3, #9]
 80006ca:	461a      	mov	r2, r3
 80006cc:	7bfb      	ldrb	r3, [r7, #15]
 80006ce:	009b      	lsls	r3, r3, #2
 80006d0:	fa02 f303 	lsl.w	r3, r2, r3
 80006d4:	4618      	mov	r0, r3
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	7c3a      	ldrb	r2, [r7, #16]
 80006dc:	4301      	orrs	r1, r0
 80006de:	3208      	adds	r2, #8
 80006e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80006e4:	bf00      	nop
 80006e6:	371c      	adds	r7, #28
 80006e8:	46bd      	mov	sp, r7
 80006ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ee:	4770      	bx	lr
 80006f0:	40023800 	.word	0x40023800
 80006f4:	40013800 	.word	0x40013800
 80006f8:	40013c00 	.word	0x40013c00

080006fc <GPIO_ToggleOutputPin>:
 * 																									*
 * @Note			   -																			*
 ***************************************************************************************************/

void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
 8000704:	460b      	mov	r3, r1
 8000706:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= ( 1 << PinNumber);
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	695b      	ldr	r3, [r3, #20]
 800070c:	78fa      	ldrb	r2, [r7, #3]
 800070e:	2101      	movs	r1, #1
 8000710:	fa01 f202 	lsl.w	r2, r1, r2
 8000714:	405a      	eors	r2, r3
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	615a      	str	r2, [r3, #20]
}
 800071a:	bf00      	nop
 800071c:	370c      	adds	r7, #12
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr
	...

08000728 <GPIO_IRQInterruptConfig>:
 *
 * @Note              -

 */
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	460a      	mov	r2, r1
 8000732:	71fb      	strb	r3, [r7, #7]
 8000734:	4613      	mov	r3, r2
 8000736:	71bb      	strb	r3, [r7, #6]

	if(EnorDi == ENABLE)
 8000738:	79bb      	ldrb	r3, [r7, #6]
 800073a:	2b01      	cmp	r3, #1
 800073c:	d133      	bne.n	80007a6 <GPIO_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <= 31)
 800073e:	79fb      	ldrb	r3, [r7, #7]
 8000740:	2b1f      	cmp	r3, #31
 8000742:	d80a      	bhi.n	800075a <GPIO_IRQInterruptConfig+0x32>
		{
			//program ISER0 register
			*NVIC_ISER0 |= ( 1 << IRQNumber );
 8000744:	4b35      	ldr	r3, [pc, #212]	; (800081c <GPIO_IRQInterruptConfig+0xf4>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	79fa      	ldrb	r2, [r7, #7]
 800074a:	2101      	movs	r1, #1
 800074c:	fa01 f202 	lsl.w	r2, r1, r2
 8000750:	4611      	mov	r1, r2
 8000752:	4a32      	ldr	r2, [pc, #200]	; (800081c <GPIO_IRQInterruptConfig+0xf4>)
 8000754:	430b      	orrs	r3, r1
 8000756:	6013      	str	r3, [r2, #0]
			//program ICER2 register
			*NVIC_ICER2 |= ( 1 << (IRQNumber % 64) );
		}
	}

}
 8000758:	e059      	b.n	800080e <GPIO_IRQInterruptConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64 ) //32 to 63
 800075a:	79fb      	ldrb	r3, [r7, #7]
 800075c:	2b1f      	cmp	r3, #31
 800075e:	d90f      	bls.n	8000780 <GPIO_IRQInterruptConfig+0x58>
 8000760:	79fb      	ldrb	r3, [r7, #7]
 8000762:	2b3f      	cmp	r3, #63	; 0x3f
 8000764:	d80c      	bhi.n	8000780 <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= ( 1 << (IRQNumber % 32) );
 8000766:	4b2e      	ldr	r3, [pc, #184]	; (8000820 <GPIO_IRQInterruptConfig+0xf8>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	79fa      	ldrb	r2, [r7, #7]
 800076c:	f002 021f 	and.w	r2, r2, #31
 8000770:	2101      	movs	r1, #1
 8000772:	fa01 f202 	lsl.w	r2, r1, r2
 8000776:	4611      	mov	r1, r2
 8000778:	4a29      	ldr	r2, [pc, #164]	; (8000820 <GPIO_IRQInterruptConfig+0xf8>)
 800077a:	430b      	orrs	r3, r1
 800077c:	6013      	str	r3, [r2, #0]
 800077e:	e046      	b.n	800080e <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 64 && IRQNumber < 96 )
 8000780:	79fb      	ldrb	r3, [r7, #7]
 8000782:	2b3f      	cmp	r3, #63	; 0x3f
 8000784:	d943      	bls.n	800080e <GPIO_IRQInterruptConfig+0xe6>
 8000786:	79fb      	ldrb	r3, [r7, #7]
 8000788:	2b5f      	cmp	r3, #95	; 0x5f
 800078a:	d840      	bhi.n	800080e <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= ( 1 << (IRQNumber % 64) );
 800078c:	4b25      	ldr	r3, [pc, #148]	; (8000824 <GPIO_IRQInterruptConfig+0xfc>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	79fa      	ldrb	r2, [r7, #7]
 8000792:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000796:	2101      	movs	r1, #1
 8000798:	fa01 f202 	lsl.w	r2, r1, r2
 800079c:	4611      	mov	r1, r2
 800079e:	4a21      	ldr	r2, [pc, #132]	; (8000824 <GPIO_IRQInterruptConfig+0xfc>)
 80007a0:	430b      	orrs	r3, r1
 80007a2:	6013      	str	r3, [r2, #0]
}
 80007a4:	e033      	b.n	800080e <GPIO_IRQInterruptConfig+0xe6>
		if(IRQNumber <= 31)
 80007a6:	79fb      	ldrb	r3, [r7, #7]
 80007a8:	2b1f      	cmp	r3, #31
 80007aa:	d80a      	bhi.n	80007c2 <GPIO_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= ( 1 << IRQNumber );
 80007ac:	4b1e      	ldr	r3, [pc, #120]	; (8000828 <GPIO_IRQInterruptConfig+0x100>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	79fa      	ldrb	r2, [r7, #7]
 80007b2:	2101      	movs	r1, #1
 80007b4:	fa01 f202 	lsl.w	r2, r1, r2
 80007b8:	4611      	mov	r1, r2
 80007ba:	4a1b      	ldr	r2, [pc, #108]	; (8000828 <GPIO_IRQInterruptConfig+0x100>)
 80007bc:	430b      	orrs	r3, r1
 80007be:	6013      	str	r3, [r2, #0]
}
 80007c0:	e025      	b.n	800080e <GPIO_IRQInterruptConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64 )
 80007c2:	79fb      	ldrb	r3, [r7, #7]
 80007c4:	2b1f      	cmp	r3, #31
 80007c6:	d90f      	bls.n	80007e8 <GPIO_IRQInterruptConfig+0xc0>
 80007c8:	79fb      	ldrb	r3, [r7, #7]
 80007ca:	2b3f      	cmp	r3, #63	; 0x3f
 80007cc:	d80c      	bhi.n	80007e8 <GPIO_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= ( 1 << (IRQNumber % 32) );
 80007ce:	4b17      	ldr	r3, [pc, #92]	; (800082c <GPIO_IRQInterruptConfig+0x104>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	79fa      	ldrb	r2, [r7, #7]
 80007d4:	f002 021f 	and.w	r2, r2, #31
 80007d8:	2101      	movs	r1, #1
 80007da:	fa01 f202 	lsl.w	r2, r1, r2
 80007de:	4611      	mov	r1, r2
 80007e0:	4a12      	ldr	r2, [pc, #72]	; (800082c <GPIO_IRQInterruptConfig+0x104>)
 80007e2:	430b      	orrs	r3, r1
 80007e4:	6013      	str	r3, [r2, #0]
 80007e6:	e012      	b.n	800080e <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 64 && IRQNumber < 96 )
 80007e8:	79fb      	ldrb	r3, [r7, #7]
 80007ea:	2b3f      	cmp	r3, #63	; 0x3f
 80007ec:	d90f      	bls.n	800080e <GPIO_IRQInterruptConfig+0xe6>
 80007ee:	79fb      	ldrb	r3, [r7, #7]
 80007f0:	2b5f      	cmp	r3, #95	; 0x5f
 80007f2:	d80c      	bhi.n	800080e <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= ( 1 << (IRQNumber % 64) );
 80007f4:	4b0e      	ldr	r3, [pc, #56]	; (8000830 <GPIO_IRQInterruptConfig+0x108>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	79fa      	ldrb	r2, [r7, #7]
 80007fa:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80007fe:	2101      	movs	r1, #1
 8000800:	fa01 f202 	lsl.w	r2, r1, r2
 8000804:	4611      	mov	r1, r2
 8000806:	4a0a      	ldr	r2, [pc, #40]	; (8000830 <GPIO_IRQInterruptConfig+0x108>)
 8000808:	430b      	orrs	r3, r1
 800080a:	6013      	str	r3, [r2, #0]
}
 800080c:	e7ff      	b.n	800080e <GPIO_IRQInterruptConfig+0xe6>
 800080e:	bf00      	nop
 8000810:	370c      	adds	r7, #12
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	e000e100 	.word	0xe000e100
 8000820:	e000e104 	.word	0xe000e104
 8000824:	e000e108 	.word	0xe000e108
 8000828:	e000e180 	.word	0xe000e180
 800082c:	e000e184 	.word	0xe000e184
 8000830:	e000e188 	.word	0xe000e188

08000834 <GPIO_IRQPriorityConfig>:
 *
 * @Note              -

 */
void GPIO_IRQPriorityConfig(uint8_t IRQNumber,uint32_t IRQPriority)
{
 8000834:	b480      	push	{r7}
 8000836:	b085      	sub	sp, #20
 8000838:	af00      	add	r7, sp, #0
 800083a:	4603      	mov	r3, r0
 800083c:	6039      	str	r1, [r7, #0]
 800083e:	71fb      	strb	r3, [r7, #7]
	//1. first lets find out the ipr register
	uint8_t iprx = IRQNumber / 4;
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	089b      	lsrs	r3, r3, #2
 8000844:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section  = IRQNumber %4 ;
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	f003 0303 	and.w	r3, r3, #3
 800084c:	73bb      	strb	r3, [r7, #14]

	uint8_t shift_amount = ( 8 * iprx_section) + ( 8 - NO_PR_BITS_IMPLEMENTED) ;
 800084e:	7bbb      	ldrb	r3, [r7, #14]
 8000850:	00db      	lsls	r3, r3, #3
 8000852:	b2db      	uxtb	r3, r3
 8000854:	3304      	adds	r3, #4
 8000856:	737b      	strb	r3, [r7, #13]

	*(  NVIC_PR_BASEADDR + iprx ) |=  ( IRQPriority << shift_amount );
 8000858:	7bfb      	ldrb	r3, [r7, #15]
 800085a:	009b      	lsls	r3, r3, #2
 800085c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000860:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000864:	6819      	ldr	r1, [r3, #0]
 8000866:	7b7b      	ldrb	r3, [r7, #13]
 8000868:	683a      	ldr	r2, [r7, #0]
 800086a:	409a      	lsls	r2, r3
 800086c:	7bfb      	ldrb	r3, [r7, #15]
 800086e:	009b      	lsls	r3, r3, #2
 8000870:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000874:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000878:	430a      	orrs	r2, r1
 800087a:	601a      	str	r2, [r3, #0]

}
 800087c:	bf00      	nop
 800087e:	3714      	adds	r7, #20
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr

08000888 <GPIO_IRQHandling>:
 *
 * @Note              -

 */
void GPIO_IRQHandling(uint8_t PinNumber)
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	4603      	mov	r3, r0
 8000890:	71fb      	strb	r3, [r7, #7]
	//clear the exti pr register corresponding to the pin number
	if(EXTI->PR & ( 1 << PinNumber))
 8000892:	4b0c      	ldr	r3, [pc, #48]	; (80008c4 <GPIO_IRQHandling+0x3c>)
 8000894:	695b      	ldr	r3, [r3, #20]
 8000896:	79fa      	ldrb	r2, [r7, #7]
 8000898:	2101      	movs	r1, #1
 800089a:	fa01 f202 	lsl.w	r2, r1, r2
 800089e:	4013      	ands	r3, r2
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d009      	beq.n	80008b8 <GPIO_IRQHandling+0x30>
	{
		//clear
		EXTI->PR |= ( 1 << PinNumber);
 80008a4:	4b07      	ldr	r3, [pc, #28]	; (80008c4 <GPIO_IRQHandling+0x3c>)
 80008a6:	695b      	ldr	r3, [r3, #20]
 80008a8:	79fa      	ldrb	r2, [r7, #7]
 80008aa:	2101      	movs	r1, #1
 80008ac:	fa01 f202 	lsl.w	r2, r1, r2
 80008b0:	4611      	mov	r1, r2
 80008b2:	4a04      	ldr	r2, [pc, #16]	; (80008c4 <GPIO_IRQHandling+0x3c>)
 80008b4:	430b      	orrs	r3, r1
 80008b6:	6153      	str	r3, [r2, #20]
	}

}
 80008b8:	bf00      	nop
 80008ba:	370c      	adds	r7, #12
 80008bc:	46bd      	mov	sp, r7
 80008be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c2:	4770      	bx	lr
 80008c4:	40013c00 	.word	0x40013c00

080008c8 <LC_ReadingLight>:
 * 																									*
 * @Note			   -																			*
 ***************************************************************************************************/

void LC_ReadingLight(int Switch)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b088      	sub	sp, #32
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
	if ( Switch == 1)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	2b01      	cmp	r3, #1
 80008d4:	d118      	bne.n	8000908 <LC_ReadingLight+0x40>
		{
			GPIO_Handle_t GPIO_LED;
			GPIO_LED.pGPIOx = GPIOG;
 80008d6:	4b1a      	ldr	r3, [pc, #104]	; (8000940 <LC_ReadingLight+0x78>)
 80008d8:	617b      	str	r3, [r7, #20]
			GPIO_LED.GPIO_PinConfig.GPIO_PinNumber 			= GPIO_PIN_NO_13; // Rear Reading is connected to PIN 13 of PORT G
 80008da:	230d      	movs	r3, #13
 80008dc:	763b      	strb	r3, [r7, #24]
			GPIO_LED.GPIO_PinConfig.GPIO_PinMode 			= GPIO_MODE_OUTPUT;  // GPIO output mode is configured as Output
 80008de:	2301      	movs	r3, #1
 80008e0:	767b      	strb	r3, [r7, #25]
			GPIO_LED.GPIO_PinConfig.GPIO_PinSpeed			= GPIO_SPEED_FAST;  // Fast Speed is Selected
 80008e2:	2302      	movs	r3, #2
 80008e4:	76bb      	strb	r3, [r7, #26]
			GPIO_LED.GPIO_PinConfig.GPIO_PinOPType 			= GPIO_OUT_TYPE_OD;  // Open Drain Configuration
 80008e6:	2301      	movs	r3, #1
 80008e8:	773b      	strb	r3, [r7, #28]
			GPIO_LED.GPIO_PinConfig.GPIO_PinPuPdControl 	= GPIO_NO_PUPD;    // No Pull Up or No Pull Down
 80008ea:	2300      	movs	r3, #0
 80008ec:	76fb      	strb	r3, [r7, #27]

			GPIO_PCLK_Control(GPIOG, ENABLE);
 80008ee:	2101      	movs	r1, #1
 80008f0:	4813      	ldr	r0, [pc, #76]	; (8000940 <LC_ReadingLight+0x78>)
 80008f2:	f7ff fc7b 	bl	80001ec <GPIO_PCLK_Control>

			GPIO_Init(&GPIO_LED);
 80008f6:	f107 0314 	add.w	r3, r7, #20
 80008fa:	4618      	mov	r0, r3
 80008fc:	f7ff fd62 	bl	80003c4 <GPIO_Init>
			GPIO_ToggleOutputPin(GPIOG, GPIO_PIN_NO_13);
 8000900:	210d      	movs	r1, #13
 8000902:	480f      	ldr	r0, [pc, #60]	; (8000940 <LC_ReadingLight+0x78>)
 8000904:	f7ff fefa 	bl	80006fc <GPIO_ToggleOutputPin>
		}
	if ( Switch == 2 )
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2b02      	cmp	r3, #2
 800090c:	d114      	bne.n	8000938 <LC_ReadingLight+0x70>
	{
			GPIO_Handle_t GPIO_LED;
			GPIO_LED.pGPIOx = GPIOG;
 800090e:	4b0c      	ldr	r3, [pc, #48]	; (8000940 <LC_ReadingLight+0x78>)
 8000910:	60bb      	str	r3, [r7, #8]
			GPIO_LED.GPIO_PinConfig.GPIO_PinNumber 			= GPIO_PIN_NO_14; // Front Reading is connected to PIN 14 of PORT G
 8000912:	230e      	movs	r3, #14
 8000914:	733b      	strb	r3, [r7, #12]
			GPIO_LED.GPIO_PinConfig.GPIO_PinMode 			= GPIO_MODE_OUTPUT; // GPIO output mode is configured as Output
 8000916:	2301      	movs	r3, #1
 8000918:	737b      	strb	r3, [r7, #13]
			GPIO_LED.GPIO_PinConfig.GPIO_PinSpeed			= GPIO_SPEED_FAST; // Fast Speed is Selected
 800091a:	2302      	movs	r3, #2
 800091c:	73bb      	strb	r3, [r7, #14]
			GPIO_LED.GPIO_PinConfig.GPIO_PinOPType 			= GPIO_OUT_TYPE_OD; // Open Drain Configuration
 800091e:	2301      	movs	r3, #1
 8000920:	743b      	strb	r3, [r7, #16]
			GPIO_LED.GPIO_PinConfig.GPIO_PinPuPdControl 	= GPIO_NO_PUPD; // No Pull Up or No Pull Down
 8000922:	2300      	movs	r3, #0
 8000924:	73fb      	strb	r3, [r7, #15]

			GPIO_PCLK_Control(GPIOG, ENABLE);
 8000926:	2101      	movs	r1, #1
 8000928:	4805      	ldr	r0, [pc, #20]	; (8000940 <LC_ReadingLight+0x78>)
 800092a:	f7ff fc5f 	bl	80001ec <GPIO_PCLK_Control>

			GPIO_Init(&GPIO_LED);
 800092e:	f107 0308 	add.w	r3, r7, #8
 8000932:	4618      	mov	r0, r3
 8000934:	f7ff fd46 	bl	80003c4 <GPIO_Init>
	}
}
 8000938:	bf00      	nop
 800093a:	3720      	adds	r7, #32
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	40021800 	.word	0x40021800

08000944 <RapidUpFrontLeftBtn>:
	GPIO_IRQPriorityConfig(IRQ_NO_EXTI9_5,NVIC_IRQ_PRI15);
	GPIO_IRQInterruptConfig(IRQ_NO_EXTI9_5,ENABLE);

}
void RapidUpFrontLeftBtn(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
	PowerWindowBtnInit(GPIOE, GPIO_PIN_NO_9);
 8000948:	2109      	movs	r1, #9
 800094a:	4806      	ldr	r0, [pc, #24]	; (8000964 <RapidUpFrontLeftBtn+0x20>)
 800094c:	f000 f80c 	bl	8000968 <PowerWindowBtnInit>
	//IRQ configurations
	GPIO_IRQPriorityConfig(IRQ_NO_EXTI9_5,NVIC_IRQ_PRI15);
 8000950:	210f      	movs	r1, #15
 8000952:	2017      	movs	r0, #23
 8000954:	f7ff ff6e 	bl	8000834 <GPIO_IRQPriorityConfig>
	GPIO_IRQInterruptConfig(IRQ_NO_EXTI9_5,ENABLE);
 8000958:	2101      	movs	r1, #1
 800095a:	2017      	movs	r0, #23
 800095c:	f7ff fee4 	bl	8000728 <GPIO_IRQInterruptConfig>
}
 8000960:	bf00      	nop
 8000962:	bd80      	pop	{r7, pc}
 8000964:	40021000 	.word	0x40021000

08000968 <PowerWindowBtnInit>:
void BLDC_Motor(void)
{

}
void PowerWindowBtnInit(char* GPIOx, int PinNumber)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b086      	sub	sp, #24
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
 8000970:	6039      	str	r1, [r7, #0]

	GPIO_Handle_t GPIOBtn;
	memset(&GPIOBtn,0,sizeof(GPIOBtn));
 8000972:	f107 030c 	add.w	r3, r7, #12
 8000976:	220c      	movs	r2, #12
 8000978:	2100      	movs	r1, #0
 800097a:	4618      	mov	r0, r3
 800097c:	f000 f876 	bl	8000a6c <memset>
	GPIOBtn.pGPIOx = (GPIO_RegDef_t*)GPIOx;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	60fb      	str	r3, [r7, #12]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = PinNumber;
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	b2db      	uxtb	r3, r3
 8000988:	743b      	strb	r3, [r7, #16]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN_FT;
 800098a:	2304      	movs	r3, #4
 800098c:	747b      	strb	r3, [r7, #17]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800098e:	2302      	movs	r3, #2
 8000990:	74bb      	strb	r3, [r7, #18]
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PD;
 8000992:	2302      	movs	r3, #2
 8000994:	74fb      	strb	r3, [r7, #19]

	GPIO_PCLK_Control(((GPIO_RegDef_t*)GPIOx), ENABLE);
 8000996:	2101      	movs	r1, #1
 8000998:	6878      	ldr	r0, [r7, #4]
 800099a:	f7ff fc27 	bl	80001ec <GPIO_PCLK_Control>

	GPIO_Init(&GPIOBtn);
 800099e:	f107 030c 	add.w	r3, r7, #12
 80009a2:	4618      	mov	r0, r3
 80009a4:	f7ff fd0e 	bl	80003c4 <GPIO_Init>
}
 80009a8:	bf00      	nop
 80009aa:	3718      	adds	r7, #24
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}

080009b0 <main>:
{
	for(uint32_t i = 0; i < 500000; i++);
}

int main(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
	RapidUpFrontLeftBtn();
 80009b4:	f7ff ffc6 	bl	8000944 <RapidUpFrontLeftBtn>
	while(1);
 80009b8:	e7fe      	b.n	80009b8 <main+0x8>

080009ba <EXTI0_IRQHandler>:
}
void EXTI0_IRQHandler(void)
{
 80009ba:	b580      	push	{r7, lr}
 80009bc:	af00      	add	r7, sp, #0
    //delay(); //200ms . wait till button de-bouncing gets over
	GPIO_IRQHandling(GPIO_PIN_NO_0); //clear the pending event from exti line
 80009be:	2000      	movs	r0, #0
 80009c0:	f7ff ff62 	bl	8000888 <GPIO_IRQHandling>
	LC_ReadingLight(1);
 80009c4:	2001      	movs	r0, #1
 80009c6:	f7ff ff7f 	bl	80008c8 <LC_ReadingLight>
}
 80009ca:	bf00      	nop
 80009cc:	bd80      	pop	{r7, pc}
	...

080009d0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009d0:	480d      	ldr	r0, [pc, #52]	; (8000a08 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009d2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009d4:	480d      	ldr	r0, [pc, #52]	; (8000a0c <LoopForever+0x6>)
  ldr r1, =_edata
 80009d6:	490e      	ldr	r1, [pc, #56]	; (8000a10 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009d8:	4a0e      	ldr	r2, [pc, #56]	; (8000a14 <LoopForever+0xe>)
  movs r3, #0
 80009da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009dc:	e002      	b.n	80009e4 <LoopCopyDataInit>

080009de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009e2:	3304      	adds	r3, #4

080009e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009e8:	d3f9      	bcc.n	80009de <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ea:	4a0b      	ldr	r2, [pc, #44]	; (8000a18 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009ec:	4c0b      	ldr	r4, [pc, #44]	; (8000a1c <LoopForever+0x16>)
  movs r3, #0
 80009ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009f0:	e001      	b.n	80009f6 <LoopFillZerobss>

080009f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009f4:	3204      	adds	r2, #4

080009f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009f8:	d3fb      	bcc.n	80009f2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80009fa:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 80009fe:	f000 f811 	bl	8000a24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a02:	f7ff ffd5 	bl	80009b0 <main>

08000a06 <LoopForever>:

LoopForever:
    b LoopForever
 8000a06:	e7fe      	b.n	8000a06 <LoopForever>
  ldr   r0, =_estack
 8000a08:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000a0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a10:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000a14:	08000a9c 	.word	0x08000a9c
  ldr r2, =_sbss
 8000a18:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000a1c:	2000001c 	.word	0x2000001c

08000a20 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a20:	e7fe      	b.n	8000a20 <ADC_IRQHandler>
	...

08000a24 <__libc_init_array>:
 8000a24:	b570      	push	{r4, r5, r6, lr}
 8000a26:	4e0d      	ldr	r6, [pc, #52]	; (8000a5c <__libc_init_array+0x38>)
 8000a28:	4c0d      	ldr	r4, [pc, #52]	; (8000a60 <__libc_init_array+0x3c>)
 8000a2a:	1ba4      	subs	r4, r4, r6
 8000a2c:	10a4      	asrs	r4, r4, #2
 8000a2e:	2500      	movs	r5, #0
 8000a30:	42a5      	cmp	r5, r4
 8000a32:	d109      	bne.n	8000a48 <__libc_init_array+0x24>
 8000a34:	4e0b      	ldr	r6, [pc, #44]	; (8000a64 <__libc_init_array+0x40>)
 8000a36:	4c0c      	ldr	r4, [pc, #48]	; (8000a68 <__libc_init_array+0x44>)
 8000a38:	f000 f820 	bl	8000a7c <_init>
 8000a3c:	1ba4      	subs	r4, r4, r6
 8000a3e:	10a4      	asrs	r4, r4, #2
 8000a40:	2500      	movs	r5, #0
 8000a42:	42a5      	cmp	r5, r4
 8000a44:	d105      	bne.n	8000a52 <__libc_init_array+0x2e>
 8000a46:	bd70      	pop	{r4, r5, r6, pc}
 8000a48:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a4c:	4798      	blx	r3
 8000a4e:	3501      	adds	r5, #1
 8000a50:	e7ee      	b.n	8000a30 <__libc_init_array+0xc>
 8000a52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a56:	4798      	blx	r3
 8000a58:	3501      	adds	r5, #1
 8000a5a:	e7f2      	b.n	8000a42 <__libc_init_array+0x1e>
 8000a5c:	08000a94 	.word	0x08000a94
 8000a60:	08000a94 	.word	0x08000a94
 8000a64:	08000a94 	.word	0x08000a94
 8000a68:	08000a98 	.word	0x08000a98

08000a6c <memset>:
 8000a6c:	4402      	add	r2, r0
 8000a6e:	4603      	mov	r3, r0
 8000a70:	4293      	cmp	r3, r2
 8000a72:	d100      	bne.n	8000a76 <memset+0xa>
 8000a74:	4770      	bx	lr
 8000a76:	f803 1b01 	strb.w	r1, [r3], #1
 8000a7a:	e7f9      	b.n	8000a70 <memset+0x4>

08000a7c <_init>:
 8000a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a7e:	bf00      	nop
 8000a80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a82:	bc08      	pop	{r3}
 8000a84:	469e      	mov	lr, r3
 8000a86:	4770      	bx	lr

08000a88 <_fini>:
 8000a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a8a:	bf00      	nop
 8000a8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a8e:	bc08      	pop	{r3}
 8000a90:	469e      	mov	lr, r3
 8000a92:	4770      	bx	lr
