Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'A_road' is not connected on this instance [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sim_1/new/SD_tb.v:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.lsfr_16bit
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav
