INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:89 - A core named <cs_vio> already exists in the output directory.
   Output products for this core may be overwritten.
Configuring files for cs_vio root...
Gathering HDL files for cs_vio root...
Creating XST project for cs_vio...
Creating XST script file for cs_vio...
Creating XST instantiation file for cs_vio...
Running XST for cs_vio...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for cs_vio...
Creating ISE instantiation template for cs_vio...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'cs_vio'...
Generating metadata file...
Generating ISE project...
XCO file found: cs_vio.xco
XMDF file found: cs_vio_xmdf.tcl
Adding C:/Users/EDG/Desktop/firmware-surf/par/ipcore_dir/tmp/_cg/cs_vio.asy
-view all -origin_type imported
Adding C:/Users/EDG/Desktop/firmware-surf/par/ipcore_dir/tmp/_cg/cs_vio.ngc
-view all -origin_type created
Checking file
"C:/Users/EDG/Desktop/firmware-surf/par/ipcore_dir/tmp/_cg/cs_vio.ngc" for
project device match ...
File "C:/Users/EDG/Desktop/firmware-surf/par/ipcore_dir/tmp/_cg/cs_vio.ngc"
device information matches project device.
Adding C:/Users/EDG/Desktop/firmware-surf/par/ipcore_dir/tmp/_cg/cs_vio.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/EDG/Desktop/firmware-surf/par/ipcore_dir/tmp/_cg/cs_vio.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/EDG/Desktop/firmware-surf/par/ipcore_dir/tmp/_cg/cs_vio.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/cs_vio"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'cs_vio'.
