<profile>

<ReportVersion>
<Version>2019.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg400-1</Part>
<TopModelName>update_knn5</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.677</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>494</Best-caseLatency>
<Average-caseLatency>29296</Average-caseLatency>
<Worst-caseLatency>58098</Worst-caseLatency>
<Best-caseRealTimeLatency>4.940 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.293 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.581 ms</Worst-caseRealTimeLatency>
<Interval-min>494</Interval-min>
<Interval-max>58098</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<STORE_LOCAL>
<TripCount>450</TripCount>
<Latency>3600</Latency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</STORE_LOCAL>
<TRANSFER_LOOP>
<TripCount>6750</TripCount>
<Latency>54001</Latency>
<PipelineII>8</PipelineII>
<PipelineDepth>10</PipelineDepth>
</TRANSFER_LOOP>
<TRAINING_LOOP_LANES>
<TripCount>450</TripCount>
<Latency>460</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>12</PipelineDepth>
</TRAINING_LOOP_LANES>
<LANES_INSERTION_SORT_OUTER>
<TripCount>6</TripCount>
<Latency>6</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</LANES_INSERTION_SORT_OUTER>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<DSP48E>1</DSP48E>
<FF>2791</FF>
<LUT>4482</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>update_knn5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>update_knn5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>update_knn5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>update_knn5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>update_knn5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>update_knn5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>update_knn5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>Input_1_V_V_dout</name>
<Object>Input_1_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>Input_1_V_V_empty_n</name>
<Object>Input_1_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>Input_1_V_V_read</name>
<Object>Input_1_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>Output_1_V_V</name>
<Object>Output_1_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_hs</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>Output_1_V_V_ap_vld</name>
<Object>Output_1_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_hs</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>Output_1_V_V_ap_ack</name>
<Object>Output_1_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_hs</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
