
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 3.36

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.39 source latency bit_cnt[2]$_SDFFE_PP0P_/CLK ^
  -0.38 target latency prescale_reg[3]$_SDFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: prescale_reg[9]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: prescale_reg[9]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.21    0.23    0.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    0.39 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.06    0.24    0.48    0.86 ^ prescale_reg[9]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         prescale_reg[9] (net)
                  0.24    0.00    0.86 ^ _616_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.09    0.07    0.94 v _616_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _042_ (net)
                  0.09    0.00    0.94 v prescale_reg[9]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.94   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.21    0.23    0.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    0.39 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.39   clock reconvergence pessimism
                          0.10    0.49   library hold time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: prescale_reg[14]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.20    1.20 v input external delay
     1    0.02    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.05    0.14    0.17    1.37 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.14    0.00    1.37 v _315_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.11    0.09    1.47 ^ _315_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _310_[0] (net)
                  0.11    0.00    1.47 ^ _622_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.04    0.19    0.25    1.72 ^ _622_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _312_[0] (net)
                  0.19    0.00    1.72 ^ _433_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     8    0.10    0.14    0.11    1.82 v _433_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _132_ (net)
                  0.14    0.00    1.82 v _466_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
    10    0.10    0.21    0.36    2.18 v _466_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _163_ (net)
                  0.21    0.00    2.18 v _490_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.32    2.50 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _185_ (net)
                  0.11    0.00    2.50 v _491_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.20    2.70 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _186_ (net)
                  0.08    0.00    2.70 v _495_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.30    0.21    2.91 ^ _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _029_ (net)
                  0.30    0.00    2.91 ^ prescale_reg[14]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.91   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock source latency
     1    0.04    0.00    0.00    6.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.14    0.16    6.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00    6.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.21    0.23    6.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    6.39 ^ prescale_reg[14]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    6.39   clock reconvergence pessimism
                         -0.12    6.27   library setup time
                                  6.27   data required time
-----------------------------------------------------------------------------
                                  6.27   data required time
                                 -2.91   data arrival time
-----------------------------------------------------------------------------
                                  3.36   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: prescale_reg[14]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.20    1.20 v input external delay
     1    0.02    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.05    0.14    0.17    1.37 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.14    0.00    1.37 v _315_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.11    0.09    1.47 ^ _315_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _310_[0] (net)
                  0.11    0.00    1.47 ^ _622_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.04    0.19    0.25    1.72 ^ _622_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _312_[0] (net)
                  0.19    0.00    1.72 ^ _433_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     8    0.10    0.14    0.11    1.82 v _433_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _132_ (net)
                  0.14    0.00    1.82 v _466_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
    10    0.10    0.21    0.36    2.18 v _466_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _163_ (net)
                  0.21    0.00    2.18 v _490_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.32    2.50 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _185_ (net)
                  0.11    0.00    2.50 v _491_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.20    2.70 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _186_ (net)
                  0.08    0.00    2.70 v _495_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.30    0.21    2.91 ^ _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _029_ (net)
                  0.30    0.00    2.91 ^ prescale_reg[14]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.91   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock source latency
     1    0.04    0.00    0.00    6.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.14    0.16    6.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00    6.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.21    0.23    6.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    6.39 ^ prescale_reg[14]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    6.39   clock reconvergence pessimism
                         -0.12    6.27   library setup time
                                  6.27   data required time
-----------------------------------------------------------------------------
                                  6.27   data required time
                                 -2.91   data arrival time
-----------------------------------------------------------------------------
                                  3.36   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.695783019065857

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6056

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.19410021603107452

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8700

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: prescale_reg[9]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: prescale_reg[17]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.23    0.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.39 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.48    0.87 v prescale_reg[9]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.42    1.28 v _335_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
   0.68    1.96 ^ _379_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
   0.42    2.39 ^ _422_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.18    2.56 v _527_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.28    2.85 v _537_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.00    2.85 v prescale_reg[17]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           2.85   data arrival time

   6.00    6.00   clock clk (rise edge)
   0.00    6.00   clock source latency
   0.00    6.00 ^ clk (in)
   0.16    6.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.23    6.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    6.39 ^ prescale_reg[17]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    6.39   clock reconvergence pessimism
  -0.06    6.33   library setup time
           6.33   data required time
---------------------------------------------------------
           6.33   data required time
          -2.85   data arrival time
---------------------------------------------------------
           3.48   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: prescale_reg[9]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: prescale_reg[9]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.23    0.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.39 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.48    0.86 ^ prescale_reg[9]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.94 v _616_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.00    0.94 v prescale_reg[9]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.94   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.23    0.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.39 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.39   clock reconvergence pessimism
   0.10    0.49   library hold time
           0.49   data required time
---------------------------------------------------------
           0.49   data required time
          -0.94   data arrival time
---------------------------------------------------------
           0.44   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3872

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3883

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.9119

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.3567

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
115.275250

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.87e-03   2.50e-03   2.61e-08   1.24e-02  20.9%
Combinational          2.51e-02   1.62e-02   7.52e-08   4.13e-02  69.8%
Clock                  3.08e-03   2.43e-03   1.06e-08   5.52e-03   9.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-02   2.11e-02   1.12e-07   5.92e-02 100.0%
                          64.3%      35.7%       0.0%
