
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035401                       # Number of seconds simulated
sim_ticks                                 35400546132                       # Number of ticks simulated
final_tick                               563316802791                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 315053                       # Simulator instruction rate (inst/s)
host_op_rate                                   397789                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3378544                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903256                       # Number of bytes of host memory used
host_seconds                                 10478.05                       # Real time elapsed on the host
sim_insts                                  3301138179                       # Number of instructions simulated
sim_ops                                    4168050033                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1068544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       626304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1640576                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3340288                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1697664                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1697664                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8348                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4893                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12817                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26096                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13263                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13263                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30184393                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        57852                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17691930                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        36158                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     46343240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                94356962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43389                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        57852                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        36158                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             137399                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47955870                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47955870                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47955870                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30184393                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        57852                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17691930                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        36158                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     46343240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              142312833                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84893397                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31071129                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25274135                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076595                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13155189                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12238244                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3187241                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91358                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34359379                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169705766                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31071129                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15425485                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35643526                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10657993                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5234070                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16789485                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       823732                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83783215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.495670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.301315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48139689     57.46%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1910740      2.28%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2487142      2.97%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3781561      4.51%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3666503      4.38%     71.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2795511      3.34%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1649976      1.97%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2494596      2.98%     79.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16857497     20.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83783215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366002                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.999046                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35501944                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5120416                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34345845                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       269048                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8545956                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5270891                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          268                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     203011707                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1338                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8545956                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37372749                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1032444                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1351625                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32700210                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2780226                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197096577                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          837                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1201987                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       873166                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           69                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274606729                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917893305                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917893305                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103857620                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23560                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7878361                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18272635                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9683973                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       186828                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2988580                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183208191                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39681                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147589343                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       274869                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59595389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181136029                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6345                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83783215                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761562                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898875                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29021470     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18437020     22.01%     56.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11860589     14.16%     70.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8143232      9.72%     80.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7626892      9.10%     89.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4061095      4.85%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2989158      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       896614      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       747145      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83783215                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         726164     69.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        150864     14.34%     83.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175381     16.66%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122807873     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2085149      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14559703      9.87%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8119949      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147589343                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.738526                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1052414                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007131                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380289176                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242844099                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143435144                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148641757                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       500349                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7004701                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2134                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          877                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2461524                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          113                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8545956                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         605462                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98638                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183247877                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1188949                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18272635                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9683973                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23013                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74663                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          877                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269293                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1173108                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2442401                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144745267                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13706458                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2844068                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21637091                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20272365                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7930633                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.705024                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143472929                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143435144                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92144679                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258762991                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.689591                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356097                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60343643                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2110821                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75237259                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.633558                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.155176                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28900141     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21662379     28.79%     67.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7990818     10.62%     77.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4570632      6.07%     83.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3810081      5.06%     88.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1849723      2.46%     91.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1884056      2.50%     93.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       800195      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3769234      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75237259                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3769234                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254716091                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          375046604                       # The number of ROB writes
system.switch_cpus0.timesIdled                  33229                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1110182                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848934                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848934                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.177948                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.177948                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651352650                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198097968                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187524549                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84893397                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31989100                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26096258                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2132913                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13600179                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12623348                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3309211                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93940                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33150677                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173789209                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31989100                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15932559                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37685623                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11130398                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4768222                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16138853                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       819781                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84584394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.540880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.338802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46898771     55.45%     55.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3077155      3.64%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4638482      5.48%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3213581      3.80%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2255260      2.67%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2203714      2.61%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1328258      1.57%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2838596      3.36%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18130577     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84584394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376815                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.047146                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34095538                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5001024                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35982491                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       525724                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8979615                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5390756                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          287                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     208134529                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1250                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8979615                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35989659                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         508909                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1747818                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34575383                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2783005                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201963527                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1168313                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       943748                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283213188                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    940151837                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    940151837                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174538552                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108674601                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36402                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17402                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8266034                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18522227                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9482993                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       114807                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2990286                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188288434                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34740                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150447564                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       298420                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62724692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    191938639                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84584394                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778668                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916763                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30112156     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16906542     19.99%     55.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12349505     14.60%     70.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8136812      9.62%     79.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8173157      9.66%     89.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3954187      4.67%     94.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3495213      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       657841      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       798981      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84584394                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         820812     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162486     14.09%     85.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       169692     14.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125847441     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1899741      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17340      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14786801      9.83%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7896241      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150447564                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.772194                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1152990                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007664                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386930926                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    251048257                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146289540                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151600554                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       472240                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7180627                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6354                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          391                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2270609                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8979615                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         268080                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49958                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188323180                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       648216                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18522227                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9482993                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17400                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42102                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          391                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1299465                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1160703                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2460168                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147685539                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13820305                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2762019                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21525214                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20997841                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7704909                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.739659                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146352537                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146289540                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94790160                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        269308442                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723215                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351976                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101482105                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125091413                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63231973                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34680                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2150103                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75604779                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.654544                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176193                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28791057     38.08%     38.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21708336     28.71%     66.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8202084     10.85%     77.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4593304      6.08%     83.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3896189      5.15%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1741655      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1666965      2.20%     93.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1137336      1.50%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3867853      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75604779                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101482105                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125091413                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18553981                       # Number of memory references committed
system.switch_cpus1.commit.loads             11341597                       # Number of loads committed
system.switch_cpus1.commit.membars              17340                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18149478                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112614514                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2587297                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3867853                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260060312                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          385632120                       # The number of ROB writes
system.switch_cpus1.timesIdled                  18119                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 309003                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101482105                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125091413                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101482105                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836536                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836536                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.195406                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.195406                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       663289824                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203473501                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191324494                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34680                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84893397                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30928379                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25368631                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2012814                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13158161                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12076839                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3151009                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87117                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31963254                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169917472                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30928379                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15227848                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36519030                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10794559                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6498769                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15635363                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       804894                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83730091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.493864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47211061     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3641148      4.35%     60.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3189926      3.81%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3434319      4.10%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3020702      3.61%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1564870      1.87%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1027342      1.23%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2709533      3.24%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17931190     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83730091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364320                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.001539                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33614930                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6086223                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34745636                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       540701                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8742599                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5067163                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6459                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     201524735                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50970                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8742599                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35284353                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2596843                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       812755                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33585536                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2708003                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     194685812                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13080                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1685540                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       748048                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           54                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    270418208                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    907883474                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    907883474                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167877429                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102540689                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33982                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17989                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7224316                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19175851                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9990126                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       241502                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3101655                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         183544091                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33966                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147476567                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       281664                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60912982                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    186165674                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1982                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83730091                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761333                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.909891                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29642939     35.40%     35.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17825183     21.29%     56.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11906360     14.22%     70.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7610669      9.09%     80.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7545843      9.01%     89.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4424345      5.28%     94.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3375042      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       746372      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       653338      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83730091                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1081447     70.08%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            45      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        202813     13.14%     83.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       258809     16.77%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121335843     82.27%     82.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2014811      1.37%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15992      0.01%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15698121     10.64%     94.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8411800      5.70%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147476567                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.737197                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1543114                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010463                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380507997                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    244492067                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143339332                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149019681                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       263209                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7010803                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          494                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1055                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2279807                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          557                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8742599                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1841610                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       161640                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    183578057                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       317373                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19175851                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9990126                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17974                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        117446                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         7516                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1055                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1232391                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1125174                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2357565                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144905542                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14751003                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2571019                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22919735                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20541305                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8168732                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.706912                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143485692                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143339332                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93515915                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        261231587                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.688463                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.357981                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99748794                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122119956                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     61461326                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2038352                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74987492                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628538                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172596                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29782190     39.72%     39.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20407397     27.21%     66.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8362432     11.15%     78.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4282686      5.71%     83.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3676294      4.90%     88.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1800440      2.40%     91.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1986450      2.65%     93.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1003263      1.34%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3686340      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74987492                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99748794                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122119956                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19875361                       # Number of memory references committed
system.switch_cpus2.commit.loads             12165042                       # Number of loads committed
system.switch_cpus2.commit.membars              15992                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17532641                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109875132                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2408710                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3686340                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           254882434                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          375913514                       # The number of ROB writes
system.switch_cpus2.timesIdled                  41017                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1163306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99748794                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122119956                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99748794                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851072                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851072                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.174989                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.174989                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       654222908                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196632391                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188975072                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31984                       # number of misc regfile writes
system.l2.replacements                          26096                       # number of replacements
system.l2.tagsinuse                      32767.989251                       # Cycle average of tags in use
system.l2.total_refs                          1655704                       # Total number of references to valid blocks.
system.l2.sampled_refs                          58864                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.127616                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           891.017858                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.908640                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3908.941591                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.374767                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2289.291164                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.942092                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6203.473538                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6723.602538                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3709.698211                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           9010.738852                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.027192                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000302                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.119291                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000378                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.069864                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000273                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.189315                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.205188                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.113211                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.274986                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43913                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        28654                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        82498                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  155065                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            55598                       # number of Writeback hits
system.l2.Writeback_hits::total                 55598                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43913                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        28654                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        82498                       # number of demand (read+write) hits
system.l2.demand_hits::total                   155065                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43913                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        28654                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        82498                       # number of overall hits
system.l2.overall_hits::total                  155065                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8346                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4893                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        12817                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26094                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8348                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4893                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        12817                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26096                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8348                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4893                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        12817                       # number of overall misses
system.l2.overall_misses::total                 26096                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       619308                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    441110900                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       727326                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    270723712                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       372249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    695809279                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1409362774                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data        83963                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         83963                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       619308                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    441194863                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       727326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    270723712                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       372249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    695809279                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1409446737                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       619308                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    441194863                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       727326                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    270723712                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       372249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    695809279                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1409446737                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52259                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33547                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        95315                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              181159                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        55598                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             55598                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52261                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33547                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        95315                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               181161                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52261                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33547                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        95315                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              181161                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.159705                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.145855                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.134470                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.144039                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.159737                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.145855                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.134470                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.144049                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.159737                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.145855                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.134470                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.144049                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        51609                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 52852.971483                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45457.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55328.778255                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 37224.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 54287.998674                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54010.990036                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 41981.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 41981.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        51609                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 52850.366914                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45457.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55328.778255                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 37224.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 54287.998674                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54010.068095                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        51609                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 52850.366914                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45457.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55328.778255                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 37224.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 54287.998674                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54010.068095                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13263                       # number of writebacks
system.l2.writebacks::total                     13263                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8346                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4893                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        12817                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26094                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4893                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        12817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26096                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        12817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26096                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       551569                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    392519486                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       634970                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    242482127                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       314688                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    622051207                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1258554047                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data        72394                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        72394                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       551569                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    392591880                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       634970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    242482127                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       314688                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    622051207                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1258626441                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       551569                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    392591880                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       634970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    242482127                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       314688                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    622051207                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1258626441                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.159705                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.145855                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.134470                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.144039                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.159737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.145855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.134470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.144049                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.159737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.145855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.134470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.144049                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45964.083333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47030.851426                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39685.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49556.944002                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 31468.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48533.292268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48231.549283                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        36197                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        36197                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45964.083333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 47028.255870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39685.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49556.944002                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 31468.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 48533.292268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48230.626954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45964.083333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 47028.255870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39685.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49556.944002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 31468.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 48533.292268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48230.626954                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               494.997011                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016797086                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2054135.527273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    11.997011                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.019226                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.793264                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16789469                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16789469                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16789469                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16789469                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16789469                       # number of overall hits
system.cpu0.icache.overall_hits::total       16789469                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       805069                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       805069                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       805069                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       805069                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       805069                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       805069                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16789485                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16789485                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16789485                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16789485                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16789485                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16789485                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50316.812500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50316.812500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50316.812500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50316.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50316.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50316.812500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       633988                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       633988                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       633988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       633988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       633988                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       633988                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52832.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52832.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52832.333333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52832.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52832.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52832.333333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52261                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173619040                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52517                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3305.958832                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.272264                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.727736                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911220                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088780                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10426429                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10426429                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185155                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185155                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17618                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17618                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17611584                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17611584                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17611584                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17611584                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       133180                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       133180                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2947                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2947                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136127                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136127                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136127                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136127                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4351676795                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4351676795                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    177146628                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    177146628                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4528823423                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4528823423                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4528823423                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4528823423                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10559609                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10559609                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17747711                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17747711                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17747711                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17747711                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012612                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012612                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000410                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000410                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007670                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007670                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007670                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007670                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32675.152388                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32675.152388                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 60110.834069                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60110.834069                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33269.104755                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33269.104755                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33269.104755                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33269.104755                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       431056                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 33158.153846                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24163                       # number of writebacks
system.cpu0.dcache.writebacks::total            24163                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80921                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80921                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2945                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2945                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83866                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83866                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83866                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83866                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52259                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52259                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            2                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52261                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52261                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52261                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52261                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    851711973                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    851711973                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data        85963                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total        85963                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    851797936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    851797936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    851797936                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    851797936                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16297.900323                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16297.900323                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 42981.500000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42981.500000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16298.921490                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16298.921490                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16298.921490                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16298.921490                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.995621                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019283100                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2206240.476190                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.995621                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025634                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16138834                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16138834                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16138834                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16138834                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16138834                       # number of overall hits
system.cpu1.icache.overall_hits::total       16138834                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       941910                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       941910                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       941910                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       941910                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       941910                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       941910                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16138853                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16138853                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16138853                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16138853                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16138853                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16138853                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49574.210526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49574.210526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49574.210526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49574.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49574.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49574.210526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       764604                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       764604                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       764604                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       764604                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       764604                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       764604                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47787.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47787.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47787.750000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47787.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47787.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47787.750000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33547                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164382101                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33803                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4862.944147                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.638672                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.361328                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.900932                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.099068                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10518446                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10518446                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7177704                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7177704                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17369                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17369                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17340                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17696150                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17696150                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17696150                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17696150                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68611                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68611                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68611                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68611                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68611                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68611                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1855333410                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1855333410                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1855333410                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1855333410                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1855333410                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1855333410                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10587057                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10587057                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7177704                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7177704                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17340                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17340                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17764761                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17764761                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17764761                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17764761                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006481                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006481                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003862                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003862                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003862                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003862                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27041.340456                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27041.340456                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27041.340456                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27041.340456                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27041.340456                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27041.340456                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9733                       # number of writebacks
system.cpu1.dcache.writebacks::total             9733                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        35064                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        35064                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        35064                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        35064                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        35064                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        35064                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33547                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33547                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33547                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33547                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33547                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33547                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    531623840                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    531623840                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    531623840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    531623840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    531623840                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    531623840                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15847.135064                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15847.135064                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15847.135064                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15847.135064                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15847.135064                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15847.135064                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.996758                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012413677                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1840752.140000                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.996758                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016020                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15635352                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15635352                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15635352                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15635352                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15635352                       # number of overall hits
system.cpu2.icache.overall_hits::total       15635352                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.cpu2.icache.overall_misses::total           11                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       501882                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       501882                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       501882                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       501882                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       501882                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       501882                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15635363                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15635363                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15635363                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15635363                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15635363                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15635363                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 45625.636364                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45625.636364                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 45625.636364                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45625.636364                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 45625.636364                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45625.636364                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       397126                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       397126                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       397126                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       397126                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       397126                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       397126                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39712.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 39712.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 39712.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 39712.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 39712.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 39712.600000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 95315                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191311572                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 95571                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2001.774304                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.567046                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.432954                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916278                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083722                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11593771                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11593771                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7678180                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7678180                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17107                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17107                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15992                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15992                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19271951                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19271951                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19271951                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19271951                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       354633                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       354633                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           55                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       354688                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        354688                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       354688                       # number of overall misses
system.cpu2.dcache.overall_misses::total       354688                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9872277880                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9872277880                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2029807                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2029807                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9874307687                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9874307687                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9874307687                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9874307687                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11948404                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11948404                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7678235                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7678235                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15992                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15992                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19626639                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19626639                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19626639                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19626639                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029680                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029680                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018072                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018072                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018072                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018072                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27838.012481                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27838.012481                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 36905.581818                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36905.581818                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27839.418551                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27839.418551                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27839.418551                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27839.418551                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21702                       # number of writebacks
system.cpu2.dcache.writebacks::total            21702                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       259318                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       259318                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           55                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       259373                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       259373                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       259373                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       259373                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        95315                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        95315                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        95315                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        95315                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        95315                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        95315                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1487449011                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1487449011                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1487449011                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1487449011                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1487449011                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1487449011                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007977                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007977                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004856                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004856                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004856                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004856                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15605.613083                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15605.613083                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15605.613083                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15605.613083                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15605.613083                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15605.613083                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
