{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625525301085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625525301101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 19:48:20 2021 " "Processing started: Mon Jul 05 19:48:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625525301101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625525301101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trabalho-pll_V3 -c trabalho-pll_V3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off trabalho-pll_V3 -c trabalho-pll_V3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625525301101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625525302118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trabalho-pll_v3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trabalho-pll_v3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trabalho-pll_V3 " "Found entity 1: trabalho-pll_V3" {  } { { "trabalho-pll_V3.bdf" "" { Schematic "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/trabalho-pll_V3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525330525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625525330525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_cont-archcon " "Found design unit 1: dff_cont-archcon" {  } { { "dff_cont.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/dff_cont.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331273 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_cont " "Found entity 1: dff_cont" {  } { { "dff_cont.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/dff_cont.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625525331273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car_edge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file car_edge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 car_edge-archedge " "Found design unit 1: car_edge-archedge" {  } { { "car_edge.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/car_edge.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331273 ""} { "Info" "ISGN_ENTITY_NAME" "1 car_edge " "Found entity 1: car_edge" {  } { { "car_edge.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/car_edge.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625525331273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bor_edge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bor_edge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bor_edge-archedge " "Found design unit 1: bor_edge-archedge" {  } { { "bor_edge.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/bor_edge.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331273 ""} { "Info" "ISGN_ENTITY_NAME" "1 bor_edge " "Found entity 1: bor_edge" {  } { { "bor_edge.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/bor_edge.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625525331273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pfd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pfd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pfd-pfd_arch " "Found design unit 1: pfd-pfd_arch" {  } { { "pfd.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/pfd.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331273 ""} { "Info" "ISGN_ENTITY_NAME" "1 pfd " "Found entity 1: pfd" {  } { { "pfd.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/pfd.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625525331273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_wave_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sine_wave_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_wave_gen-sine_wave_gen_arch " "Found design unit 1: sine_wave_gen-sine_wave_gen_arch" {  } { { "sine_wave_gen.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/sine_wave_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331273 ""} { "Info" "ISGN_ENTITY_NAME" "1 sine_wave_gen " "Found entity 1: sine_wave_gen" {  } { { "sine_wave_gen.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/sine_wave_gen.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625525331273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff-dff_arch " "Found design unit 1: d_ff-dff_arch" {  } { { "d_ff.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/d_ff.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331294 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/d_ff.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625525331294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divfreq-divfreq_arch " "Found design unit 1: divfreq-divfreq_arch" {  } { { "divfreq.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/divfreq.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331294 ""} { "Info" "ISGN_ENTITY_NAME" "1 divfreq " "Found entity 1: divfreq" {  } { { "divfreq.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/divfreq.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625525331294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "k_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file k_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 k_counter-k_counter_arch " "Found design unit 1: k_counter-k_counter_arch" {  } { { "k_counter.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/k_counter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331305 ""} { "Info" "ISGN_ENTITY_NAME" "1 k_counter " "Found entity 1: k_counter" {  } { { "k_counter.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/k_counter.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625525331305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dco-dco_arch " "Found design unit 1: dco-dco_arch" {  } { { "dco.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/dco.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331305 ""} { "Info" "ISGN_ENTITY_NAME" "1 dco " "Found entity 1: dco" {  } { { "dco.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/dco.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625525331305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div4-div4_arch " "Found design unit 1: div4-div4_arch" {  } { { "div4.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/div4.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331305 ""} { "Info" "ISGN_ENTITY_NAME" "1 div4 " "Found entity 1: div4" {  } { { "div4.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/div4.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625525331305 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "tff " "Entity \"tff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "tff.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/tff.vhd" 17 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1625525331321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tff-tff_arch " "Found design unit 1: tff-tff_arch" {  } { { "tff.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/tff.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625525331321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div8-div8_arch " "Found design unit 1: div8-div8_arch" {  } { { "div8.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/div8.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331321 ""} { "Info" "ISGN_ENTITY_NAME" "1 div8 " "Found entity 1: div8" {  } { { "div8.vhd" "" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/div8.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625525331321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625525331321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trabalho-pll_V3 " "Elaborating entity \"trabalho-pll_V3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625525331398 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk divfreq inst " "Port \"clk\" of type divfreq and instance \"inst\" is missing source signal" {  } { { "trabalho-pll_V3.bdf" "" { Schematic "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/trabalho-pll_V3.bdf" { { 128 480 600 208 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1625525331398 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk " "Pin \"clk\" not connected" {  } { { "trabalho-pll_V3.bdf" "" { Schematic "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/trabalho-pll_V3.bdf" { { 136 264 432 152 "clk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1625525331398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pfd pfd:inst1 " "Elaborating entity \"pfd\" for hierarchy \"pfd:inst1\"" {  } { { "trabalho-pll_V3.bdf" "inst1" { Schematic "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/trabalho-pll_V3.bdf" { { 128 656 784 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625525331429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff pfd:inst1\|d_ff:d_ff_1_map_ports " "Elaborating entity \"d_ff\" for hierarchy \"pfd:inst1\|d_ff:d_ff_1_map_ports\"" {  } { { "pfd.vhd" "d_ff_1_map_ports" { Text "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/pfd.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625525331429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:inst " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:inst\"" {  } { { "trabalho-pll_V3.bdf" "inst" { Schematic "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/trabalho-pll_V3.bdf" { { 128 480 600 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625525331429 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "up GND " "Pin \"up\" is stuck at GND" {  } { { "trabalho-pll_V3.bdf" "" { Schematic "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/trabalho-pll_V3.bdf" { { 152 848 1024 168 "up" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625525332493 "|trabalho-pll_V3|up"} { "Warning" "WMLS_MLS_STUCK_PIN" "down VCC " "Pin \"down\" is stuck at VCC" {  } { { "trabalho-pll_V3.bdf" "" { Schematic "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/trabalho-pll_V3.bdf" { { 168 848 1024 184 "down" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625525332493 "|trabalho-pll_V3|down"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625525332493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625525333118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625525333118 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "div " "No output dependent on input pin \"div\"" {  } { { "trabalho-pll_V3.bdf" "" { Schematic "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/trabalho-pll_V3.bdf" { { 232 280 448 248 "div" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625525333352 "|trabalho-pll_V3|div"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "trabalho-pll_V3.bdf" "" { Schematic "C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/trabalho-pll_V3.bdf" { { 136 264 432 152 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625525333352 "|trabalho-pll_V3|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1625525333352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625525333352 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625525333352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625525333352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5022 " "Peak virtual memory: 5022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625525333447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 05 19:48:53 2021 " "Processing ended: Mon Jul 05 19:48:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625525333447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625525333447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625525333447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625525333447 ""}
