{"vcs1":{"timestamp_begin":1751175053.586622648, "rt":0.36, "ut":0.21, "st":0.08}}
{"vcselab":{"timestamp_begin":1751175054.054601861, "rt":0.28, "ut":0.18, "st":0.08}}
{"link":{"timestamp_begin":1751175054.425293192, "rt":0.13, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751175053.062437607}
{"VCS_COMP_START_TIME": 1751175053.062437607}
{"VCS_COMP_END_TIME": 1751175054.968742764}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 3207959}}
{"stitch_vcselab": {"peak_mem": 3207999}}
