Altera. 2008. Increasing productivity with quartus II incremental compilation. Retrieved March 19, 2015 from http://www.altera.com/literature/wp/wp-01062-quartus-ii-increasing-productivity-incremental-compilation.pdf.
S. Asano, T. Maruyama, and Y. Yamaguchi. 2009. Performance comparison of FPGA, GPU and CPU in image processing. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’09). 126--131. DOI:http://dx.doi.org/10.1109/FPL.2009.5272532
Z. K. Baker, M. B. Gokhale, and J. L. Tripp. 2007. Matched filter computation on FPGA, cell and GPU. In Proceedings of the 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM’07). 207--218. DOI:http://dx.doi.org/10.1109/FCCM.2007.52
L. Benini and G. De Micheli. 1995. State assignment for low power dissipation. Solid-State Circuits, IEEE Journal of 30, 3, 258--268. DOI:http://dx.doi.org/10.1109/4.364440
A. Brant and G. G. F. Lemieux. 2012. ZUMA: An open FPGA overlay architecture. In Proceedings of the 20th Annual IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM). 93--96. DOI:http://dx.doi.org/10.1109/FCCM.2012.25
J. Chase, B. Nelson, J. Bodily, Z. Wei, and D.-J. Lee. 2008. Real-time optical flow calculations on FPGA and GPU architectures: A comparison study. In Proceedings of the 16th International Symposium on Field-Programmable Custom Computing Machines (FCCM’08). 173--182. DOI:http://dx.doi.org/10.1109/FCCM.2008.24
S. Chow, Y. Ho, T. Hwang, and C. L. Liu. 1996. Low power realization of finite state machines—decomposition approach. ACM Trans. Des. Autom. Electron. Syst. 1, 3, 315--340. DOI:http://dx.doi.org/10.1145/234860.234862
J. Coole and G. Stitt. 2010. Intermediate fabrics: virtual architectures for circuit portability and fast placement and routing. In Proceedings of the Eighth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES/ISSS’10). ACM, New York, NY, 13--22. DOI:http://dx.doi.org/10.1145/1878961.1878966
J. Coole and G. Stitt. 2013. Fast and flexible high-level synthesis from OpenCL using reconfiguration contexts. IEEE Micro 99, PrePrints, 1. DOI:http://dx.doi.org/10.1109/MM.2013.108
B. Cope, P. Y. K. Cheung, W. Luk, and S. Witt. 2005. Have GPUs made FPGAs redundant in the field of video processing&quest; In Proceedings of the 2005 IEEE International Conference on Field-Programmable Technology. 111--118. DOI:http://dx.doi.org/10.1109/FPT.2005.1568533
I. Culjak, D. Abram, T. Pribanic, H. Dzapo, and M. Cifrek. 2012. A brief introduction to OpenCV. In Proceedings of the 35th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO’12). 1725--1730.
G. De Micheli, R. K. Brayton, and A. Sangiovanni-Vincentelli. 1985. Optimal state assignment for finite state machines. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 4, 3, 269--285. DOI:http://dx.doi.org/10.1109/TCAD.1985.1270123
J. Fowers, G. Brown, P. Cooke, and G. Stitt. 2012. A performance and energy comparison of FPGAs, GPUs, and multicores for sliding-window applications. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA’12). ACM, New York, NY, 47--56. DOI:http://dx.doi.org/10.1145/2145694.2145704
M. Frigo and S. G. Johnson. 2005. The design and implementation of FFTW3. Proc. IEEE 93, 2, 216--231.
I. Garcia-Vargas, R. Senhadji-Navarro, G. Jimenez-Moreno, A. Civit-Balcells, and P. Guerra-Gutierrez. 2007. ROM-Based finite state machine implementation in low cost FPGAs. In Proceedings of the IEEE International Symposium on Industrial Electronics (ISIE’07). 2342--2347. DOI:http://dx.doi.org/10.1109/ISIE.2007.4374972
Z. Guo, W. Najjar, F. Vahid, and K. Vissers. 2004. A quantitative analysis of the speedup factors of FPGAs over processors. In Proceedings of the 2004 ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays (FPGA’04). ACM, New York, NY, 162--170. DOI:http://dx.doi.org/10.1145/968280.968304
N. Kapre, N. Mehta, M. deLorimier, R. Rubin, H. Barnor, M. J. Wilson, M. Wrighton, and A. DeHon. 2006. Packet switched vs. time multiplexed FPGA overlay networks. In Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM’06). 205--216. DOI:http://dx.doi.org/10.1109/FCCM.2006.55
K. Kuusilinna, V. Lahtinen, T. Hamalainen, and J. Saarinen. 2001. Finite state machine encoding for VHDL synthesis. Computers and Digital Techniques, IEE Proceedings, 148, 1, 23--30. DOI:http://dx.doi.org/10.1049/ip-cdt:20010210
A. Landy and G. Stitt. 2012. A low-overhead interconnect architecture for virtual reconfigurable fabrics. In Proceedings of the 2012 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES’12). ACM, New York, NY, 111--120. DOI:http://dx.doi.org/10.1145/2380403.2380427
M. Liu, W. Kuehn, Z. Lu, and A. Jantsch. 2009. Run-time partial reconfiguration speed investigation and architectural design space exploration. In Proceedigns of the 2009 International Conference on Field Programmable Logic and Applications (FPL’09). 498--502. DOI:http://dx.doi.org/10.1109/FPL.2009.5272463
R. Lysecky, K. Miller, F. Vahid, and K. Vissers. 2005. Firm-core virtual FPGA for just-in-time FPGA compilation (abstract only). In Proceedings of the 2005 ACM/SIGDA 13th International Symposium on Field-Programmable Gate Arrays (FPGA’05). ACM Press, New York, NY, 271--271. DOI:http://dx.doi.org/10.1145/1046192.1046247
K. McElvain. 1993. IWLS93 benchmark set: Version 4.0. In Distributed as part of the MCNC International Workshop on Logic Synthesis, Vol. 93.
S. McGettrick, K. Patel, and C. Bleakley. 2011. High performance programmable FPGA overlay for digital signal processing. In Reconfigurable Computing: Architectures, Tools and Applications, A. Koch, R. Krishnamurthy, J. McAllister, R. Woods, and T. El-Ghazawi (Eds.). Lecture Notes in Computer Science, Vol. 6578. Springer, Berlin, 375--384. DOI:http://dx.doi.org/10.1007/978-3-642-19475-7_39
J. C. Monteiro and A. L. Oliveira. 1998. Finite state machine decomposition for low power. In Proceedings of the 35th Annual Design Automation Conference (DAC’98). ACM, New York, NY, 758--763. DOI:http://dx.doi.org/10.1145/277044.277235
National Instruments. 2012. LabVIEW FPGA Compile Worker Compile Time Benchmarks. Technical Report. National Instruments, Austin, TX.
V. Podlozhnyuk. 2007. FFT-based 2D Convolution. Retrieved March 19, 2015 from http://developer.download.nvidia.com/compute/cuda/2_2/sdk/website/projects/convolutionFFT2D/doc/convolutionFFT2D.pdf.
C. Pruteanu. 2000. Kiss to Verilog FSM converter. Retrieved March 19, 2015 from http://codrin.freeshell.org.
S. Shukla, N. W. Bergmann, and J. Becker. 2007. QUKU: A FPGA based flexible coarse grain architecture design paradigm using process networks. In Proceedings of the 2007 IEEE International Parallel and Distributed Processing Symposium (IPDPS’07). 1--7. DOI:http://dx.doi.org/10.1109/IPDPS.2007.370382
V. Sklyarov. 1999. Hierarchical finite-state machines and their use for digital control. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 7, 2, 222--228. DOI:http://dx.doi.org/10.1109/92.766749
V. Sklyarov. 2002. Reconfigurable models of finite state machines and their implementation in FPGAs. Journal of Systems Architecture 47, 14, 1043--1064.
V. Sklyarov and I. Skliarova. 2003. Architecture of a reconfigurable processor for implementing search algorithm over discrete matrices. In Engineering of Reconfigurable Systems and Algorithms. Citeseer, 127--133.
V. Sklyarov, I. Skliarova, A. Oliveira, and A. de Brito Ferrari. 2003. A dynamically reconfigurable accelerator for operations over Boolean and ternary vectors. In Proceedings of the 2003 Euromicro Symposium on Digital System Design. 222--229. DOI:http://dx.doi.org/10.1109/DSD.2003.1231930
T. Villa, T. Kam, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. 2012. Synthesis of Finite State Machines: Logic Optimization. Springer, New York, NY.
T. Villa and A. Sangiovanni-Vincentelli. 1990. NOVA: state assignment of finite state machines for optimal two-level logic implementation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 9, 9, 905--924. DOI:http://dx.doi.org/10.1109/43.59068
A. Yan and S. J. E. Wilton. 2003. Product-term based synthesizable embedded programmable logic cores. In Proceedings, of the 2003 IEEE International Conference on Field-Programmable Technology (FPT’03). 162--169. DOI:http://dx.doi.org/10.1109/FPT.2003.1275744
W.-L. Yang, R. M. Owen, and M. J. Irwin. 1994. FPGA-based synthesis of FSMs through decomposition. In Proceedings of the 4th Great Lakes Symposium on Design Automation of High Performance VLSI Systems. GLSV’94, Proceedings, Fourth Great Lakes Symposium on, 97--100. DOI:http://dx.doi.org/10.1109/GLSV.1994.289988
N. Yevtushenko, S. Zharikova, and M. Vetrova. 2003. Multi component digital circuit optimization by solving FSM equations. In Proceedings of the 2003 Euromicro Symposium on Digital System Design. 62--68. DOI:http://dx.doi.org/10.1109/DSD.2003.1231901
