

================================================================
== Vitis HLS Report for 'kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2'
================================================================
* Date:           Mon Jan  6 15:44:29 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sum_matrix
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1_VITIS_LOOP_24_2  |        ?|        ?|        19|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [sum_matrix.cpp:24]   --->   Operation 22 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [sum_matrix.cpp:23]   --->   Operation 23 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in1"   --->   Operation 25 'read' 'in1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in2"   --->   Operation 26 'read' 'in2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 27 'read' 'out_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%vCol_cast_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %vCol_cast"   --->   Operation 28 'read' 'vCol_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_cast"   --->   Operation 29 'read' 'p_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%vRow_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %vRow"   --->   Operation 30 'read' 'vRow_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mul_ln19_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln19"   --->   Operation 31 'read' 'mul_ln19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%vCol_cast_cast = zext i32 %vCol_cast_read"   --->   Operation 32 'zext' 'vCol_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast_cast = zext i31 %p_cast_read"   --->   Operation 33 'zext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty, i32 0, i32 0, void @empty_10, i32 0, i32 4096, void @empty_2, void @empty_1, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_10, i32 0, i32 4096, void @empty_0, void @empty_1, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.17ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 37 [1/1] (1.17ns)   --->   "%store_ln23 = store i31 0, i31 %i" [sum_matrix.cpp:23]   --->   Operation 37 'store' 'store_ln23' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 38 [1/1] (1.17ns)   --->   "%store_ln24 = store i31 0, i31 %j" [sum_matrix.cpp:24]   --->   Operation 38 'store' 'store_ln24' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 39 [1/1] (1.17ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 1.17>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc.split"   --->   Operation 40 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [sum_matrix.cpp:24]   --->   Operation 41 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [sum_matrix.cpp:23]   --->   Operation 42 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.70ns)   --->   "%icmp_ln23 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln19_read" [sum_matrix.cpp:23]   --->   Operation 45 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.70ns)   --->   "%add_ln23 = add i64 %indvar_flatten_load, i64 1" [sum_matrix.cpp:23]   --->   Operation 46 'add' 'add_ln23' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc14.loopexit, void %for.end16.loopexit.exitStub" [sum_matrix.cpp:23]   --->   Operation 47 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [sum_matrix.cpp:23]   --->   Operation 48 'load' 'i_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i31 %j_1" [sum_matrix.cpp:24]   --->   Operation 49 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.00ns)   --->   "%icmp_ln24 = icmp_slt  i32 %zext_ln24, i32 %vRow_read" [sum_matrix.cpp:24]   --->   Operation 50 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln23)> <Delay = 2.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln23)   --->   "%xor_ln23 = xor i1 %icmp_ln24, i1 1" [sum_matrix.cpp:23]   --->   Operation 51 'xor' 'xor_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.71ns) (out node of the LUT)   --->   "%or_ln23 = or i1 %first_iter_0, i1 %xor_ln23" [sum_matrix.cpp:23]   --->   Operation 52 'or' 'or_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.99ns)   --->   "%add_ln23_2 = add i31 %i_load, i31 1" [sum_matrix.cpp:23]   --->   Operation 53 'add' 'add_ln23_2' <Predicate = (!icmp_ln23)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.63ns)   --->   "%select_ln23 = select i1 %icmp_ln24, i31 %i_load, i31 %add_ln23_2" [sum_matrix.cpp:23]   --->   Operation 54 'select' 'select_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.63> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %or_ln23, void %for.inc.split, void %for.first.iter.for.inc" [sum_matrix.cpp:24]   --->   Operation 55 'br' 'br_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.99ns)   --->   "%add_ln24 = add i31 %j_1, i31 1" [sum_matrix.cpp:24]   --->   Operation 56 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.63ns)   --->   "%select_ln24 = select i1 %icmp_ln24, i31 %add_ln24, i31 1" [sum_matrix.cpp:24]   --->   Operation 57 'select' 'select_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.63> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i31 %select_ln24" [sum_matrix.cpp:24]   --->   Operation 58 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.00ns)   --->   "%icmp_ln24_1 = icmp_slt  i32 %zext_ln24_1, i32 %vRow_read" [sum_matrix.cpp:24]   --->   Operation 59 'icmp' 'icmp_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 2.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24_1, void %last.iter.for.inc.split, void %new.latch.for.inc.split" [sum_matrix.cpp:24]   --->   Operation 60 'br' 'br_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.17ns)   --->   "%store_ln23 = store i64 %add_ln23, i64 %indvar_flatten" [sum_matrix.cpp:23]   --->   Operation 61 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.17>
ST_2 : Operation 62 [1/1] (1.17ns)   --->   "%store_ln23 = store i31 %select_ln23, i31 %i" [sum_matrix.cpp:23]   --->   Operation 62 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.17>
ST_2 : Operation 63 [1/1] (1.17ns)   --->   "%store_ln24 = store i31 %select_ln24, i31 %j" [sum_matrix.cpp:24]   --->   Operation 63 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.17>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [sum_matrix.cpp:24]   --->   Operation 64 'br' 'br_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.12>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i31 %select_ln23" [sum_matrix.cpp:23]   --->   Operation 65 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (6.12ns)   --->   "%mul_ln23 = mul i62 %zext_ln23, i62 %vCol_cast_cast" [sum_matrix.cpp:23]   --->   Operation 66 'mul' 'mul_ln23' <Predicate = true> <Delay = 6.12> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_ln23, i2 0" [sum_matrix.cpp:23]   --->   Operation 67 'bitconcatenate' 'p_mid' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (2.70ns)   --->   "%add_ln23_1 = add i64 %p_mid, i64 %out_r_read" [sum_matrix.cpp:23]   --->   Operation 68 'add' 'add_ln23_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln24_2_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln23_1, i32 2, i32 63" [sum_matrix.cpp:23]   --->   Operation 69 'partselect' 'sext_ln24_2_mid2_v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.70ns)   --->   "%empty_20 = add i64 %p_mid, i64 %in2_read" [sum_matrix.cpp:23]   --->   Operation 70 'add' 'empty_20' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (2.70ns)   --->   "%empty_21 = add i64 %p_mid, i64 %in1_read" [sum_matrix.cpp:23]   --->   Operation 71 'add' 'empty_21' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_21, i32 2, i32 63" [sum_matrix.cpp:24]   --->   Operation 72 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln1" [sum_matrix.cpp:24]   --->   Operation 73 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln24" [sum_matrix.cpp:24]   --->   Operation 74 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_20, i32 2, i32 63" [sum_matrix.cpp:24]   --->   Operation 75 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i62 %trunc_ln24_1" [sum_matrix.cpp:24]   --->   Operation 76 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln24_1" [sum_matrix.cpp:24]   --->   Operation 77 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_23_1_VITIS_LOOP_24_2_str"   --->   Operation 78 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i62 %sext_ln24_2_mid2_v" [sum_matrix.cpp:23]   --->   Operation 79 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [8/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %p_cast_cast" [sum_matrix.cpp:24]   --->   Operation 80 'readreq' 'empty_17' <Predicate = (or_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 81 [8/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %p_cast_cast" [sum_matrix.cpp:24]   --->   Operation 81 'readreq' 'empty_18' <Predicate = (or_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i32 %gmem0, i64 %sext_ln23" [sum_matrix.cpp:24]   --->   Operation 82 'getelementptr' 'gmem0_addr_1' <Predicate = (or_ln23)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (7.30ns)   --->   "%empty_19 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem0_addr_1, i32 %p_cast_cast" [sum_matrix.cpp:24]   --->   Operation 83 'writereq' 'empty_19' <Predicate = (or_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i32 %gmem0, i64 %sext_ln23" [sum_matrix.cpp:24]   --->   Operation 84 'getelementptr' 'gmem0_addr_2' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 85 [7/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %p_cast_cast" [sum_matrix.cpp:24]   --->   Operation 85 'readreq' 'empty_17' <Predicate = (or_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 86 [7/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %p_cast_cast" [sum_matrix.cpp:24]   --->   Operation 86 'readreq' 'empty_18' <Predicate = (or_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 87 [6/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %p_cast_cast" [sum_matrix.cpp:24]   --->   Operation 87 'readreq' 'empty_17' <Predicate = (or_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 88 [6/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %p_cast_cast" [sum_matrix.cpp:24]   --->   Operation 88 'readreq' 'empty_18' <Predicate = (or_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 89 [5/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %p_cast_cast" [sum_matrix.cpp:24]   --->   Operation 89 'readreq' 'empty_17' <Predicate = (or_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 90 [5/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %p_cast_cast" [sum_matrix.cpp:24]   --->   Operation 90 'readreq' 'empty_18' <Predicate = (or_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 91 [4/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %p_cast_cast" [sum_matrix.cpp:24]   --->   Operation 91 'readreq' 'empty_17' <Predicate = (or_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 92 [4/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %p_cast_cast" [sum_matrix.cpp:24]   --->   Operation 92 'readreq' 'empty_18' <Predicate = (or_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 93 [3/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %p_cast_cast" [sum_matrix.cpp:24]   --->   Operation 93 'readreq' 'empty_17' <Predicate = (or_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 94 [3/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %p_cast_cast" [sum_matrix.cpp:24]   --->   Operation 94 'readreq' 'empty_18' <Predicate = (or_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 95 [2/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %p_cast_cast" [sum_matrix.cpp:24]   --->   Operation 95 'readreq' 'empty_17' <Predicate = (or_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 96 [2/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %p_cast_cast" [sum_matrix.cpp:24]   --->   Operation 96 'readreq' 'empty_18' <Predicate = (or_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 97 [1/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %p_cast_cast" [sum_matrix.cpp:24]   --->   Operation 97 'readreq' 'empty_17' <Predicate = (or_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 98 [1/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %p_cast_cast" [sum_matrix.cpp:24]   --->   Operation 98 'readreq' 'empty_18' <Predicate = (or_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc.split" [sum_matrix.cpp:24]   --->   Operation 99 'br' 'br_ln24' <Predicate = (or_ln23)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 100 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [sum_matrix.cpp:25]   --->   Operation 100 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 101 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [sum_matrix.cpp:25]   --->   Operation 101 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.00>
ST_14 : Operation 102 [1/1] (2.00ns)   --->   "%add_ln25 = add i32 %gmem1_addr_read, i32 %gmem0_addr_read" [sum_matrix.cpp:25]   --->   Operation 102 'add' 'add_ln25' <Predicate = true> <Delay = 2.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [sum_matrix.cpp:24]   --->   Operation 103 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (7.30ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr_2, i32 %add_ln25, i4 15" [sum_matrix.cpp:25]   --->   Operation 104 'write' 'write_ln25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 105 [5/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_2" [sum_matrix.cpp:23]   --->   Operation 105 'writeresp' 'empty' <Predicate = (!icmp_ln24_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 106 [4/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_2" [sum_matrix.cpp:23]   --->   Operation 106 'writeresp' 'empty' <Predicate = (!icmp_ln24_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 107 [3/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_2" [sum_matrix.cpp:23]   --->   Operation 107 'writeresp' 'empty' <Predicate = (!icmp_ln24_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 108 [2/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_2" [sum_matrix.cpp:23]   --->   Operation 108 'writeresp' 'empty' <Predicate = (!icmp_ln24_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 109 [1/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_2" [sum_matrix.cpp:23]   --->   Operation 109 'writeresp' 'empty' <Predicate = (!icmp_ln24_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln24 = br void %new.latch.for.inc.split" [sum_matrix.cpp:24]   --->   Operation 110 'br' 'br_ln24' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mul_ln19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vRow]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vCol_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca        ) [ 011000000000000000000]
i                   (alloca        ) [ 011000000000000000000]
indvar_flatten      (alloca        ) [ 011000000000000000000]
in1_read            (read          ) [ 011110000000000000000]
in2_read            (read          ) [ 011110000000000000000]
out_r_read          (read          ) [ 011110000000000000000]
vCol_cast_read      (read          ) [ 000000000000000000000]
p_cast_read         (read          ) [ 000000000000000000000]
vRow_read           (read          ) [ 011000000000000000000]
mul_ln19_read       (read          ) [ 011000000000000000000]
vCol_cast_cast      (zext          ) [ 011100000000000000000]
p_cast_cast         (zext          ) [ 011111111111100000000]
specinterface_ln0   (specinterface ) [ 000000000000000000000]
specinterface_ln0   (specinterface ) [ 000000000000000000000]
store_ln0           (store         ) [ 000000000000000000000]
store_ln23          (store         ) [ 000000000000000000000]
store_ln24          (store         ) [ 000000000000000000000]
br_ln0              (br            ) [ 011000000000000000000]
first_iter_0        (phi           ) [ 011000000000000000000]
j_1                 (load          ) [ 000000000000000000000]
indvar_flatten_load (load          ) [ 000000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 000000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 000000000000000000000]
icmp_ln23           (icmp          ) [ 011111111111111111111]
add_ln23            (add           ) [ 000000000000000000000]
br_ln23             (br            ) [ 000000000000000000000]
i_load              (load          ) [ 000000000000000000000]
zext_ln24           (zext          ) [ 000000000000000000000]
icmp_ln24           (icmp          ) [ 000000000000000000000]
xor_ln23            (xor           ) [ 000000000000000000000]
or_ln23             (or            ) [ 010111111111100000000]
add_ln23_2          (add           ) [ 000000000000000000000]
select_ln23         (select        ) [ 010100000000000000000]
br_ln24             (br            ) [ 000000000000000000000]
add_ln24            (add           ) [ 000000000000000000000]
select_ln24         (select        ) [ 000000000000000000000]
zext_ln24_1         (zext          ) [ 000000000000000000000]
icmp_ln24_1         (icmp          ) [ 010111111111111111111]
br_ln24             (br            ) [ 000000000000000000000]
store_ln23          (store         ) [ 000000000000000000000]
store_ln23          (store         ) [ 000000000000000000000]
store_ln24          (store         ) [ 000000000000000000000]
br_ln24             (br            ) [ 011000000000000000000]
zext_ln23           (zext          ) [ 000000000000000000000]
mul_ln23            (mul           ) [ 010010000000000000000]
p_mid               (bitconcatenate) [ 000000000000000000000]
add_ln23_1          (add           ) [ 000000000000000000000]
sext_ln24_2_mid2_v  (partselect    ) [ 010001000000000000000]
empty_20            (add           ) [ 000000000000000000000]
empty_21            (add           ) [ 000000000000000000000]
trunc_ln1           (partselect    ) [ 000000000000000000000]
sext_ln24           (sext          ) [ 000000000000000000000]
gmem0_addr          (getelementptr ) [ 010001111111110000000]
trunc_ln24_1        (partselect    ) [ 000000000000000000000]
sext_ln24_1         (sext          ) [ 000000000000000000000]
gmem1_addr          (getelementptr ) [ 010001111111110000000]
specloopname_ln0    (specloopname  ) [ 000000000000000000000]
sext_ln23           (sext          ) [ 000000000000000000000]
gmem0_addr_1        (getelementptr ) [ 000000000000000000000]
empty_19            (writereq      ) [ 000000000000000000000]
gmem0_addr_2        (getelementptr ) [ 010000111111111111111]
empty_17            (readreq       ) [ 000000000000000000000]
empty_18            (readreq       ) [ 000000000000000000000]
br_ln24             (br            ) [ 000000000000000000000]
gmem0_addr_read     (read          ) [ 010000000000001000000]
gmem1_addr_read     (read          ) [ 010000000000001000000]
add_ln25            (add           ) [ 010000000000000100000]
specpipeline_ln24   (specpipeline  ) [ 000000000000000000000]
write_ln25          (write         ) [ 000000000000000000000]
empty               (writeresp     ) [ 000000000000000000000]
br_ln24             (br            ) [ 000000000000000000000]
ret_ln0             (ret           ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln19">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln19"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vRow">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vRow"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vCol_cast">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vCol_cast"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_23_1_VITIS_LOOP_24_2_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="j_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="in1_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="in2_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="out_r_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="vCol_cast_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vCol_cast_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_cast_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="31" slack="0"/>
<pin id="126" dir="0" index="1" bw="31" slack="0"/>
<pin id="127" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="vRow_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vRow_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mul_ln19_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln19_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_readreq_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="0" index="2" bw="31" slack="4"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_17/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_readreq_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="0" index="2" bw="31" slack="4"/>
<pin id="152" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_18/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="empty_19_writereq_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="31" slack="4"/>
<pin id="158" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty_19/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="gmem0_addr_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="9"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/13 "/>
</bind>
</comp>

<comp id="165" class="1004" name="gmem1_addr_read_read_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="9"/>
<pin id="168" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/13 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln25_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="10"/>
<pin id="173" dir="0" index="2" bw="32" slack="1"/>
<pin id="174" dir="0" index="3" bw="1" slack="0"/>
<pin id="175" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/15 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_writeresp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="11"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty/16 "/>
</bind>
</comp>

<comp id="183" class="1005" name="first_iter_0_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="first_iter_0_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="mul_ln23_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="31" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="2"/>
<pin id="198" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="vCol_cast_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="vCol_cast_cast/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_cast_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="31" slack="0"/>
<pin id="205" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln23_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="31" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln24_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="31" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="j_1_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="31" slack="1"/>
<pin id="224" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="indvar_flatten_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="1"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln23_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="1"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln23_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="31" slack="1"/>
<pin id="241" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln24_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln24_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="31" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="xor_ln23_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="or_ln23_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln23_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="31" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_2/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln23_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="31" slack="0"/>
<pin id="272" dir="0" index="2" bw="31" slack="0"/>
<pin id="273" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln24_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="31" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln24_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="31" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln24_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="31" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln24_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="31" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln23_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="1"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln23_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="31" slack="0"/>
<pin id="307" dir="0" index="1" bw="31" slack="1"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln24_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="31" slack="0"/>
<pin id="312" dir="0" index="1" bw="31" slack="1"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln23_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="31" slack="1"/>
<pin id="317" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_mid_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="0" index="1" bw="62" slack="1"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln23_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="0" index="1" bw="64" slack="3"/>
<pin id="329" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln24_2_mid2_v_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="62" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="0"/>
<pin id="334" dir="0" index="2" bw="3" slack="0"/>
<pin id="335" dir="0" index="3" bw="7" slack="0"/>
<pin id="336" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln24_2_mid2_v/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="empty_20_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="3"/>
<pin id="344" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_20/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="empty_21_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="3"/>
<pin id="349" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_21/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="trunc_ln1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="62" slack="0"/>
<pin id="353" dir="0" index="1" bw="64" slack="0"/>
<pin id="354" dir="0" index="2" bw="3" slack="0"/>
<pin id="355" dir="0" index="3" bw="7" slack="0"/>
<pin id="356" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln24_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="62" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="gmem0_addr_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="62" slack="0"/>
<pin id="368" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln24_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="62" slack="0"/>
<pin id="373" dir="0" index="1" bw="64" slack="0"/>
<pin id="374" dir="0" index="2" bw="3" slack="0"/>
<pin id="375" dir="0" index="3" bw="7" slack="0"/>
<pin id="376" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_1/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln24_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="62" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="gmem1_addr_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="62" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln23_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="62" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="gmem0_addr_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="62" slack="0"/>
<pin id="397" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_1/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="gmem0_addr_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="62" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_2/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln25_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="0" index="1" bw="32" slack="1"/>
<pin id="410" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/14 "/>
</bind>
</comp>

<comp id="411" class="1005" name="j_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="31" slack="0"/>
<pin id="413" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="418" class="1005" name="i_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="31" slack="0"/>
<pin id="420" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="425" class="1005" name="indvar_flatten_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="432" class="1005" name="in1_read_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="3"/>
<pin id="434" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="in1_read "/>
</bind>
</comp>

<comp id="437" class="1005" name="in2_read_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="3"/>
<pin id="439" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="in2_read "/>
</bind>
</comp>

<comp id="442" class="1005" name="out_r_read_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="3"/>
<pin id="444" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="out_r_read "/>
</bind>
</comp>

<comp id="447" class="1005" name="vRow_read_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vRow_read "/>
</bind>
</comp>

<comp id="453" class="1005" name="mul_ln19_read_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="1"/>
<pin id="455" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19_read "/>
</bind>
</comp>

<comp id="458" class="1005" name="vCol_cast_cast_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="62" slack="2"/>
<pin id="460" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="vCol_cast_cast "/>
</bind>
</comp>

<comp id="463" class="1005" name="p_cast_cast_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="4"/>
<pin id="465" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_cast_cast "/>
</bind>
</comp>

<comp id="470" class="1005" name="icmp_ln23_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="474" class="1005" name="or_ln23_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="3"/>
<pin id="476" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln23 "/>
</bind>
</comp>

<comp id="478" class="1005" name="select_ln23_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="31" slack="1"/>
<pin id="480" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln24_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="14"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="mul_ln23_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="62" slack="1"/>
<pin id="489" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln23 "/>
</bind>
</comp>

<comp id="492" class="1005" name="sext_ln24_2_mid2_v_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="62" slack="1"/>
<pin id="494" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_2_mid2_v "/>
</bind>
</comp>

<comp id="497" class="1005" name="gmem0_addr_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="503" class="1005" name="gmem1_addr_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="1"/>
<pin id="505" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="509" class="1005" name="gmem0_addr_2_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="10"/>
<pin id="511" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="gmem0_addr_2 "/>
</bind>
</comp>

<comp id="515" class="1005" name="gmem0_addr_read_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="520" class="1005" name="gmem1_addr_read_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

<comp id="525" class="1005" name="add_ln25_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="74" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="74" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="76" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="78" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="78" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="82" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="84" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="182"><net_src comp="86" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="202"><net_src comp="118" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="124" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="225" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="222" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="187" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="251" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="239" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="58" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="246" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="239" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="263" pin="2"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="222" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="58" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="246" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="58" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="233" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="269" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="283" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="324"><net_src comp="60" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="62" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="64" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="326" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="66" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="68" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="345"><net_src comp="319" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="319" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="64" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="346" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="66" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="68" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="364"><net_src comp="351" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="2" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="361" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="341" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="66" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="68" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="384"><net_src comp="371" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="0" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="398"><net_src comp="2" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="394" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="405"><net_src comp="2" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="391" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="414"><net_src comp="88" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="421"><net_src comp="92" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="424"><net_src comp="418" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="428"><net_src comp="96" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="435"><net_src comp="100" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="440"><net_src comp="106" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="445"><net_src comp="112" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="450"><net_src comp="130" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="456"><net_src comp="136" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="461"><net_src comp="199" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="466"><net_src comp="203" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="469"><net_src comp="463" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="473"><net_src comp="228" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="257" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="269" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="486"><net_src comp="295" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="195" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="495"><net_src comp="331" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="500"><net_src comp="365" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="506"><net_src comp="385" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="512"><net_src comp="401" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="518"><net_src comp="160" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="523"><net_src comp="165" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="528"><net_src comp="407" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="170" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {5 15 16 17 18 19 20 }
 - Input state : 
	Port: kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2 : gmem1 | {5 6 7 8 9 10 11 12 13 }
	Port: kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2 : gmem0 | {5 6 7 8 9 10 11 12 13 }
	Port: kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2 : mul_ln19 | {1 }
	Port: kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2 : vRow | {1 }
	Port: kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2 : p_cast | {1 }
	Port: kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2 : vCol_cast | {1 }
	Port: kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2 : out_r | {1 }
	Port: kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2 : in2 | {1 }
	Port: kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2 : in1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln23 : 1
		store_ln24 : 1
	State 2
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		zext_ln24 : 1
		icmp_ln24 : 2
		xor_ln23 : 3
		or_ln23 : 3
		add_ln23_2 : 1
		select_ln23 : 3
		br_ln24 : 3
		add_ln24 : 1
		select_ln24 : 3
		zext_ln24_1 : 4
		icmp_ln24_1 : 5
		br_ln24 : 6
		store_ln23 : 2
		store_ln23 : 4
		store_ln24 : 4
	State 3
		mul_ln23 : 1
	State 4
		add_ln23_1 : 1
		sext_ln24_2_mid2_v : 2
		empty_20 : 1
		empty_21 : 1
		trunc_ln1 : 2
		sext_ln24 : 3
		gmem0_addr : 4
		trunc_ln24_1 : 2
		sext_ln24_1 : 3
		gmem1_addr : 4
	State 5
		gmem0_addr_1 : 1
		empty_19 : 2
		gmem0_addr_2 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln23_fu_233       |    0    |    0    |    71   |
|          |      add_ln23_2_fu_263      |    0    |    0    |    38   |
|          |       add_ln24_fu_277       |    0    |    0    |    38   |
|    add   |      add_ln23_1_fu_326      |    0    |    0    |    71   |
|          |       empty_20_fu_341       |    0    |    0    |    71   |
|          |       empty_21_fu_346       |    0    |    0    |    71   |
|          |       add_ln25_fu_407       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln23_fu_228      |    0    |    0    |    71   |
|   icmp   |       icmp_ln24_fu_246      |    0    |    0    |    39   |
|          |      icmp_ln24_1_fu_295     |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|  select  |      select_ln23_fu_269     |    0    |    0    |    31   |
|          |      select_ln24_fu_283     |    0    |    0    |    31   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln23_fu_195       |    4    |    0    |    21   |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       xor_ln23_fu_251       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        or_ln23_fu_257       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |     in1_read_read_fu_100    |    0    |    0    |    0    |
|          |     in2_read_read_fu_106    |    0    |    0    |    0    |
|          |    out_r_read_read_fu_112   |    0    |    0    |    0    |
|          |  vCol_cast_read_read_fu_118 |    0    |    0    |    0    |
|   read   |   p_cast_read_read_fu_124   |    0    |    0    |    0    |
|          |    vRow_read_read_fu_130    |    0    |    0    |    0    |
|          |  mul_ln19_read_read_fu_136  |    0    |    0    |    0    |
|          | gmem0_addr_read_read_fu_160 |    0    |    0    |    0    |
|          | gmem1_addr_read_read_fu_165 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_142     |    0    |    0    |    0    |
|          |      grp_readreq_fu_148     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| writereq |   empty_19_writereq_fu_154  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln25_write_fu_170   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_178    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    vCol_cast_cast_fu_199    |    0    |    0    |    0    |
|          |      p_cast_cast_fu_203     |    0    |    0    |    0    |
|   zext   |       zext_ln24_fu_242      |    0    |    0    |    0    |
|          |      zext_ln24_1_fu_291     |    0    |    0    |    0    |
|          |       zext_ln23_fu_315      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         p_mid_fu_319        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  sext_ln24_2_mid2_v_fu_331  |    0    |    0    |    0    |
|partselect|       trunc_ln1_fu_351      |    0    |    0    |    0    |
|          |     trunc_ln24_1_fu_371     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_ln24_fu_361      |    0    |    0    |    0    |
|   sext   |      sext_ln24_1_fu_381     |    0    |    0    |    0    |
|          |       sext_ln23_fu_391      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    4    |    0    |   635   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln25_reg_525     |   32   |
|   first_iter_0_reg_183   |    1   |
|   gmem0_addr_2_reg_509   |   32   |
|  gmem0_addr_read_reg_515 |   32   |
|    gmem0_addr_reg_497    |   32   |
|  gmem1_addr_read_reg_520 |   32   |
|    gmem1_addr_reg_503    |   32   |
|         i_reg_418        |   31   |
|     icmp_ln23_reg_470    |    1   |
|    icmp_ln24_1_reg_483   |    1   |
|     in1_read_reg_432     |   64   |
|     in2_read_reg_437     |   64   |
|  indvar_flatten_reg_425  |   64   |
|         j_reg_411        |   31   |
|   mul_ln19_read_reg_453  |   64   |
|     mul_ln23_reg_487     |   62   |
|      or_ln23_reg_474     |    1   |
|    out_r_read_reg_442    |   64   |
|    p_cast_cast_reg_463   |   32   |
|    select_ln23_reg_478   |   31   |
|sext_ln24_2_mid2_v_reg_492|   62   |
|  vCol_cast_cast_reg_458  |   62   |
|     vRow_read_reg_447    |   32   |
+--------------------------+--------+
|           Total          |   859  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   635  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   859  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   859  |   635  |
+-----------+--------+--------+--------+
