-- Project:   Laserschutzschaltung
-- Generated: 05/22/2017 15:13:55
-- PSoC Creator  4.0 Update 1

ENTITY Laserschutzschaltung IS
    PORT(
        Buzzer(0)_PAD : OUT std_ulogic;
        \LCD:LCDPort(0)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(1)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(2)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(3)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(4)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(5)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(6)_PAD\ : OUT std_ulogic;
        Fault(0)_PAD : OUT std_ulogic;
        VUSB(0)_PAD : IN std_ulogic;
        Curr_control(0)_PAD : OUT std_ulogic;
        SW2(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Laserschutzschaltung;

ARCHITECTURE __DEFAULT__ OF Laserschutzschaltung IS
    SIGNAL ADC_IN(0)__PA : bit;
    SIGNAL Buzzer(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Curr_control(0)__PA : bit;
    SIGNAL DAC_Current(0)__PA : bit;
    SIGNAL DAC_Out(0)__PA : bit;
    SIGNAL DAC_PGA_OUT(0)__PA : bit;
    SIGNAL Diode_Pumpseite(0)__PA : bit;
    SIGNAL Diode_Seedseite(0)__PA : bit;
    SIGNAL Fault(0)__PA : bit;
    SIGNAL Net_2 : bit;
    SIGNAL Net_275 : bit;
    SIGNAL Net_347 : bit;
    ATTRIBUTE global_signal OF Net_347 : SIGNAL IS true;
    SIGNAL Net_347_local : bit;
    SIGNAL Net_415 : bit;
    SIGNAL Net_436 : bit;
    SIGNAL Net_437 : bit;
    SIGNAL Net_449 : bit;
    SIGNAL Net_521 : bit;
    SIGNAL Net_522 : bit;
    SIGNAL Net_522_SYNCOUT : bit;
    SIGNAL Net_645 : bit;
    SIGNAL Net_646 : bit;
    SIGNAL Net_771 : bit;
    SIGNAL Net_773 : bit;
    ATTRIBUTE global_signal OF Net_773 : SIGNAL IS true;
    SIGNAL Net_773_local : bit;
    SIGNAL Net_795 : bit;
    SIGNAL Net_802 : bit;
    SIGNAL Net_805 : bit;
    SIGNAL Net_806 : bit;
    SIGNAL Net_919 : bit;
    ATTRIBUTE global_signal OF Net_919 : SIGNAL IS true;
    SIGNAL Net_919_local : bit;
    SIGNAL Net_938 : bit;
    SIGNAL Net_943 : bit;
    SIGNAL Osc_err : bit;
    SIGNAL Potentiometer(0)__PA : bit;
    SIGNAL Pump_ref(0)__PA : bit;
    SIGNAL SW2(0)__PA : bit;
    SIGNAL Seed1 : bit;
    SIGNAL Seed2 : bit;
    SIGNAL Seed_ref(0)__PA : bit;
    SIGNAL Temp_err : bit;
    SIGNAL VUSB(0)__PA : bit;
    SIGNAL \ADC_DelSig_1:Net_245_0\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_1\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_2\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_3\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_4\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_5\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_6\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_7\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ADC_DelSig_1:Net_488\ : SIGNAL IS true;
    SIGNAL \ADC_DelSig_1:Net_488_adig\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488_adig_local\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488_local\ : bit;
    SIGNAL \ADC_DelSig_1:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ADC_DelSig_1:Net_93\ : SIGNAL IS true;
    SIGNAL \ADC_DelSig_1:Net_93_local\ : bit;
    SIGNAL \ADC_DelSig_1:aclock\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_0\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_1\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_2\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_3\ : bit;
    SIGNAL \ADC_DelSig_1:mod_reset\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_0\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_10\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_11\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_1\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_2\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_3\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_4\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_5\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_6\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_7\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_8\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_9\ : bit;
    SIGNAL \ADC_SAR_1:Net_252\ : bit;
    SIGNAL \ADC_SAR_1:Net_376\ : bit;
    ATTRIBUTE global_signal OF \ADC_SAR_1:Net_376\ : SIGNAL IS true;
    SIGNAL \ADC_SAR_1:Net_376_local\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\ : bit;
    ATTRIBUTE soft OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\ : SIGNAL IS 1;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\ : bit;
    SIGNAL \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\ : bit;
    SIGNAL \ADC_SAR_Seq_2:Net_3698\ : bit;
    SIGNAL \ADC_SAR_Seq_2:Net_3830\ : bit;
    SIGNAL \ADC_SAR_Seq_2:Net_3935\ : bit;
    SIGNAL \ADC_SAR_Seq_2:SAR:Net_207_0\ : bit;
    SIGNAL \ADC_SAR_Seq_2:SAR:Net_207_10\ : bit;
    SIGNAL \ADC_SAR_Seq_2:SAR:Net_207_11\ : bit;
    SIGNAL \ADC_SAR_Seq_2:SAR:Net_207_1\ : bit;
    SIGNAL \ADC_SAR_Seq_2:SAR:Net_207_2\ : bit;
    SIGNAL \ADC_SAR_Seq_2:SAR:Net_207_3\ : bit;
    SIGNAL \ADC_SAR_Seq_2:SAR:Net_207_4\ : bit;
    SIGNAL \ADC_SAR_Seq_2:SAR:Net_207_5\ : bit;
    SIGNAL \ADC_SAR_Seq_2:SAR:Net_207_6\ : bit;
    SIGNAL \ADC_SAR_Seq_2:SAR:Net_207_7\ : bit;
    SIGNAL \ADC_SAR_Seq_2:SAR:Net_207_8\ : bit;
    SIGNAL \ADC_SAR_Seq_2:SAR:Net_207_9\ : bit;
    SIGNAL \ADC_SAR_Seq_2:SAR:Net_252\ : bit;
    SIGNAL \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
    SIGNAL \ADC_SAR_Seq_2:bSAR_SEQ:cnt_enable\ : bit;
    SIGNAL \ADC_SAR_Seq_2:bSAR_SEQ:cnt_tc\ : bit;
    SIGNAL \ADC_SAR_Seq_2:bSAR_SEQ:control_2\ : bit;
    SIGNAL \ADC_SAR_Seq_2:bSAR_SEQ:control_3\ : bit;
    SIGNAL \ADC_SAR_Seq_2:bSAR_SEQ:control_4\ : bit;
    SIGNAL \ADC_SAR_Seq_2:bSAR_SEQ:control_5\ : bit;
    SIGNAL \ADC_SAR_Seq_2:bSAR_SEQ:control_6\ : bit;
    SIGNAL \ADC_SAR_Seq_2:bSAR_SEQ:control_7\ : bit;
    SIGNAL \ADC_SAR_Seq_2:bSAR_SEQ:count_6\ : bit;
    SIGNAL \ADC_SAR_Seq_2:bSAR_SEQ:enable\ : bit;
    SIGNAL \ADC_SAR_Seq_2:bSAR_SEQ:load_period\ : bit;
    SIGNAL \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\ : bit;
    SIGNAL \ADC_SAR_Seq_2:ch_addr_0\ : bit;
    SIGNAL \ADC_SAR_Seq_2:ch_addr_1\ : bit;
    SIGNAL \ADC_SAR_Seq_2:ch_addr_2\ : bit;
    SIGNAL \ADC_SAR_Seq_2:ch_addr_3\ : bit;
    SIGNAL \ADC_SAR_Seq_2:ch_addr_4\ : bit;
    SIGNAL \ADC_SAR_Seq_2:ch_addr_5\ : bit;
    SIGNAL \ADC_SAR_Seq_2:clock\ : bit;
    ATTRIBUTE udbclken_assigned OF \ADC_SAR_Seq_2:clock\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \ADC_SAR_Seq_2:clock\ : SIGNAL IS true;
    SIGNAL \ADC_SAR_Seq_2:clock_local\ : bit;
    SIGNAL \ADC_SAR_Seq_2:nrq\ : bit;
    SIGNAL \Comp_2:Net_1\ : bit;
    SIGNAL \Comp_3:Net_1\ : bit;
    SIGNAL \Control_RS:control_2\ : bit;
    SIGNAL \Control_RS:control_3\ : bit;
    SIGNAL \Control_RS:control_4\ : bit;
    SIGNAL \Control_RS:control_5\ : bit;
    SIGNAL \Control_RS:control_6\ : bit;
    SIGNAL \Control_RS:control_7\ : bit;
    SIGNAL \Counter_1:Net_47\ : bit;
    SIGNAL \Counter_1:Net_48\ : bit;
    SIGNAL \Filter:Net_8\ : bit;
    SIGNAL \Filter:Net_9\ : bit;
    SIGNAL \\\LCD:LCDPort(0)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(1)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(2)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(3)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(4)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(5)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(6)\\__PA\ : bit;
    SIGNAL \PGA_1:Net_41\ : bit;
    SIGNAL \PGA_2:Net_41\ : bit;
    SIGNAL \PWM_1:Net_54\ : bit;
    SIGNAL \PWM_1:Net_63\ : bit;
    SIGNAL \PWM_2:Net_54\ : bit;
    SIGNAL \PWM_2:Net_63\ : bit;
    SIGNAL \\\USBUART_1:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART_1:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART_1:Net_1010\ : bit;
    SIGNAL \USBUART_1:Net_1876\ : bit;
    SIGNAL \USBUART_1:Net_1889\ : bit;
    SIGNAL \USBUART_1:Net_95\ : bit;
    SIGNAL \USBUART_1:dma_request_0\ : bit;
    SIGNAL \USBUART_1:dma_request_1\ : bit;
    SIGNAL \USBUART_1:dma_request_2\ : bit;
    SIGNAL \USBUART_1:dma_request_3\ : bit;
    SIGNAL \USBUART_1:dma_request_4\ : bit;
    SIGNAL \USBUART_1:dma_request_5\ : bit;
    SIGNAL \USBUART_1:dma_request_6\ : bit;
    SIGNAL \USBUART_1:dma_request_7\ : bit;
    SIGNAL \USBUART_1:dma_terminate\ : bit;
    SIGNAL \USBUART_1:ep_int_0\ : bit;
    SIGNAL \USBUART_1:ep_int_1\ : bit;
    SIGNAL \USBUART_1:ep_int_2\ : bit;
    SIGNAL \USBUART_1:ep_int_3\ : bit;
    SIGNAL \USBUART_1:ep_int_4\ : bit;
    SIGNAL \USBUART_1:ep_int_5\ : bit;
    SIGNAL \USBUART_1:ep_int_6\ : bit;
    SIGNAL \USBUART_1:ep_int_7\ : bit;
    SIGNAL \USBUART_1:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cy_srff_1 : bit;
    SIGNAL osc_diode(0)__PA : bit;
    SIGNAL pump_diode(0)__PA : bit;
    SIGNAL seed_diode(0)__PA : bit;
    SIGNAL temp_sens(0)__PA : bit;
    SIGNAL tmpOE__Diode_Pumpseite_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__Diode_Pumpseite_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_0__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_1__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_5__sig\ : bit;
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\ : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF Diode_Pumpseite(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Diode_Pumpseite(0) : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF DAC_Out(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF DAC_Out(0) : LABEL IS "P4[5]";
    ATTRIBUTE lib_model OF Buzzer(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Buzzer(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF Diode_Seedseite(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Diode_Seedseite(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF Seed_ref(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Seed_ref(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF Pump_ref(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Pump_ref(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(0)\ : LABEL IS "iocell7";
    ATTRIBUTE Location OF \LCD:LCDPort(0)\ : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(1)\ : LABEL IS "iocell8";
    ATTRIBUTE Location OF \LCD:LCDPort(1)\ : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(2)\ : LABEL IS "iocell9";
    ATTRIBUTE Location OF \LCD:LCDPort(2)\ : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(3)\ : LABEL IS "iocell10";
    ATTRIBUTE Location OF \LCD:LCDPort(3)\ : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(4)\ : LABEL IS "iocell11";
    ATTRIBUTE Location OF \LCD:LCDPort(4)\ : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(5)\ : LABEL IS "iocell12";
    ATTRIBUTE Location OF \LCD:LCDPort(5)\ : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(6)\ : LABEL IS "iocell13";
    ATTRIBUTE Location OF \LCD:LCDPort(6)\ : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF DAC_PGA_OUT(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF DAC_PGA_OUT(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF DAC_Current(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF DAC_Current(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Potentiometer(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Potentiometer(0) : LABEL IS "P6[5]";
    ATTRIBUTE lib_model OF temp_sens(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF temp_sens(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF Fault(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Fault(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF \USBUART_1:Dm(0)\ : LABEL IS "iocell19";
    ATTRIBUTE Location OF \USBUART_1:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE lib_model OF \USBUART_1:Dp(0)\ : LABEL IS "iocell20";
    ATTRIBUTE Location OF \USBUART_1:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF VUSB(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF VUSB(0) : LABEL IS "P6[7]";
    ATTRIBUTE lib_model OF ADC_IN(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF ADC_IN(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF Curr_control(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Curr_control(0) : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF pump_diode(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF pump_diode(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF osc_diode(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF osc_diode(0) : LABEL IS "P5[3]";
    ATTRIBUTE lib_model OF seed_diode(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF seed_diode(0) : LABEL IS "P5[7]";
    ATTRIBUTE lib_model OF SW2(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF SW2(0) : LABEL IS "P6[1]";
    ATTRIBUTE lib_model OF Seed2 : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF Net_943 : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF Seed1 : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF Net_771 : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:bSAR_SEQ:cnt_enable\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF DMA : LABEL IS "drqcell1";
    ATTRIBUTE Location OF \IDAC8_1:viDAC8\ : LABEL IS "F(VIDAC,1)";
    ATTRIBUTE lib_model OF __ZERO__ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \VDAC8:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE Location OF \Comp_1:ctComp\ : LABEL IS "F(Comparator,2)";
    ATTRIBUTE Location OF \Comp_2:ctComp\ : LABEL IS "F(Comparator,3)";
    ATTRIBUTE Location OF \Comp_3:ctComp\ : LABEL IS "F(Comparator,0)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \ADC_SAR_1:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE Location OF \IDAC8_2:viDAC8\ : LABEL IS "F(VIDAC,3)";
    ATTRIBUTE Location OF \PGA_1:SC\ : LABEL IS "F(SC,3)";
    ATTRIBUTE Location OF \ADC_DelSig_1:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE lib_model OF \Control_RS:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \USBUART_1:Vbus_ps:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \USBUART_1:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE lib_model OF \Fault_Reg:sts:sts_reg\ : LABEL IS "statuscell2";
    ATTRIBUTE Location OF \PGA_2:SC\ : LABEL IS "F(SC,0)";
    ATTRIBUTE Location OF \ADC_SAR_Seq_2:SAR:ADC_SAR\ : LABEL IS "F(SAR,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\ : LABEL IS "statuscell3";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:TempBuf\ : LABEL IS "drqcell2";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:FinalBuf\ : LABEL IS "drqcell3";
    ATTRIBUTE lib_model OF cy_srff_1 : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\ : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\ : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\ : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\ : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\ : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\ : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\ : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\ : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\ : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\ : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\ : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\ : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\ : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\ : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\ : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\ : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\ : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\ : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\ : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\ : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\ : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\ : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\ : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\ : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF Net_806 : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\ : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\ : LABEL IS "macrocell83";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dfbcell
        PORT (
            clock : IN std_ulogic;
            in_1 : IN std_ulogic;
            in_2 : IN std_ulogic;
            out_1 : OUT std_ulogic;
            out_2 : OUT std_ulogic;
            dmareq_1 : OUT std_ulogic;
            dmareq_2 : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statuscell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statuscell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statuscell : COMPONENT IS "reset";
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF synccell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF synccell : COMPONENT IS "clk_en";
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_2 * !main_3) + (main_4 * !main_5) + (main_6 * !main_7) + (!main_8 * main_9) + (main_8 * !main_9) + (!main_10 * main_11) + (main_10 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_1 => \ADC_SAR_Seq_2:ch_addr_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:ch_addr_4\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_5 => \ADC_SAR_Seq_2:ch_addr_3\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_7 => \ADC_SAR_Seq_2:ch_addr_2\,
            main_8 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_9 => \ADC_SAR_Seq_2:ch_addr_1\,
            main_10 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\,
            main_11 => \ADC_SAR_Seq_2:ch_addr_0\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_919,
            dclk_0 => Net_919_local,
            dclk_glb_1 => Net_347,
            dclk_1 => Net_347_local,
            dclk_glb_2 => \ADC_DelSig_1:Net_93\,
            dclk_2 => \ADC_DelSig_1:Net_93_local\,
            dclk_glb_3 => \ADC_SAR_Seq_2:clock\,
            dclk_3 => \ADC_SAR_Seq_2:clock_local\,
            dclk_glb_4 => \ADC_SAR_1:Net_376\,
            dclk_4 => \ADC_SAR_1:Net_376_local\,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\,
            aclk_0 => \ADC_DelSig_1:Net_488_local\,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\,
            dclk_glb_5 => Net_773,
            dclk_5 => Net_773_local,
            dclk_glb_ff_0 => \ClockBlock.dclk_glb_ff_0__sig\,
            dclk_glb_ff_1 => \ClockBlock.dclk_glb_ff_1__sig\,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\,
            dclk_glb_ff_5 => \ClockBlock.dclk_glb_ff_5__sig\);

    Diode_Pumpseite:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Diode_Pumpseite(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Diode_Pumpseite",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Diode_Pumpseite(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DAC_Out:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "d22fef88-f60e-4282-bad1-fc1bcae18b79",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DAC_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DAC_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => DAC_Out(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Buzzer:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Buzzer(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Buzzer",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Buzzer(0)__PA,
            oe => open,
            pin_input => Net_802,
            pad_out => Buzzer(0)_PAD,
            pad_in => Buzzer(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Diode_Seedseite:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Diode_Seedseite(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Diode_Seedseite",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Diode_Seedseite(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Seed_ref:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "152a6a2e-04d1-4fd9-8247-e1e6823ea652",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Seed_ref(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Seed_ref",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Seed_ref(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pump_ref:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "b3c1449f-ffb2-4921-8d53-12b19966cef2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pump_ref(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pump_ref",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pump_ref(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort\:logicalport
        GENERIC MAP(
            drive_mode => "110110110110110110110",
            ibuf_enabled => "1111111",
            id => "6008145d-c60c-40d5-a756-2203fdc6ee91/ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0000000",
            input_buffer_sel => "00000000000000",
            input_clk_en => 0,
            input_sync => "1111111",
            input_sync_mode => "0000000",
            intr_mode => "00000000000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,,,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000000",
            oe_reset => 0,
            oe_sync => "0000000",
            output_clk_en => 0,
            output_clock_mode => "0000000",
            output_conn => "0000000",
            output_mode => "0000000",
            output_reset => 0,
            output_sync => "0000000",
            ovt_hyst_trim => "0000000",
            ovt_needed => "0000000",
            ovt_slew_control => "00000000000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,,,,",
            pin_mode => "OOOOOOO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1111111",
            sio_ibuf => "00000000",
            sio_info => "00000000000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000000",
            vtrip => "10101010101010",
            width => 7,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \LCD:LCDPort(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(0)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(1)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(1)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(1)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(2)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(2)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(2)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(3)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(3)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(3)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(4)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(4)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(4)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(5)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(5)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(5)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(6)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(6)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(6)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DAC_PGA_OUT:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "481b718a-148e-48ce-a544-a38e0203045c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DAC_PGA_OUT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DAC_PGA_OUT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => DAC_PGA_OUT(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DAC_Current:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "c6c834b0-2e80-4a5a-89b4-915a03a07cde",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DAC_Current(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DAC_Current",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => DAC_Current(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Potentiometer:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "dcfc4a10-0163-4ed1-b391-ecf07fe60876",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Potentiometer(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Potentiometer",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Potentiometer(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    temp_sens:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "664f0f9b-2295-4c1f-9c97-703882660bc8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    temp_sens(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "temp_sens",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => temp_sens(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Fault:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "52f31aa9-2f0a-497d-9a1f-1424095e13e6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "1",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 1,
            sio_hifreq => "1",
            sio_hyst => "1",
            sio_ibuf => "0",
            sio_info => "01",
            sio_obuf => "0",
            sio_refsel => "0",
            sio_vohsel => "000",
            sio_vtrip => "1",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Fault(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Fault",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000010000000000000000000000000000000100101")
        PORT MAP(
            pa_out => Fault(0)__PA,
            oe => open,
            pin_input => Net_771,
            pad_out => Fault(0)_PAD,
            pad_in => Fault(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART_1:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2b269b96-47a4-4e9a-937e-76d4080bb211/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART_1:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART_1:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART_1:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART_1:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART_1:Net_1010\,
            in_clock => open);

    \USBUART_1:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART_1:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART_1:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    VUSB:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ef4ff76f-e94b-478e-9123-e15650ce7616",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    VUSB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "VUSB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => VUSB(0)__PA,
            oe => open,
            fb => Net_522,
            pad_in => VUSB(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ADC_IN:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "ee12e137-49f4-4271-9091-905f95c50b32",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ADC_IN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ADC_IN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => ADC_IN(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Curr_control:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "db5eb201-79c3-4e86-b540-a07c57bc430d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Curr_control(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Curr_control",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Curr_control(0)__PA,
            oe => open,
            pin_input => Net_938,
            pad_out => Curr_control(0)_PAD,
            pad_in => Curr_control(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pump_diode:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pump_diode(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pump_diode",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => pump_diode(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    osc_diode:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "46d5e18b-bc81-4c15-975a-62e126123f14",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    osc_diode(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "osc_diode",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => osc_diode(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    seed_diode:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0780d0f3-c5a5-433f-a28c-67cb8c586061",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    seed_diode(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "seed_diode",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => seed_diode(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SW2:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SW2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SW2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SW2(0)__PA,
            oe => open,
            pad_in => SW2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Seed2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Seed2,
            main_0 => \Comp_2:Net_1\);

    Net_943:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_943,
            main_0 => Osc_err,
            main_1 => \Comp_2:Net_1\,
            main_2 => Temp_err,
            main_3 => \Comp_3:Net_1\);

    Seed1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Seed1,
            main_0 => \Comp_3:Net_1\);

    Net_771:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_771,
            main_0 => cy_srff_1);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_1) + (!main_2 * main_3) + (!main_4 * main_5) + (!main_6 * main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_1 => \ADC_SAR_Seq_2:ch_addr_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:ch_addr_4\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_5 => \ADC_SAR_Seq_2:ch_addr_3\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_7 => \ADC_SAR_Seq_2:ch_addr_2\,
            main_8 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\);

    \ADC_SAR_Seq_2:bSAR_SEQ:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:bSAR_SEQ:cnt_enable\,
            main_0 => Net_805,
            main_1 => \ADC_SAR_Seq_2:bSAR_SEQ:load_period\);

    VUSB(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_522,
            out => Net_522_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    DMA:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_449,
            termin => '0',
            termout => Net_2,
            clock => ClockBlock_BUS_CLK);

    isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_436,
            clock => ClockBlock_BUS_CLK);

    \IDAC8_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    __ZERO__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ZERO__);

    \VDAC8:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \Comp_1:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => ClockBlock_BUS_CLK_local,
            out => Osc_err);

    \Comp_2:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => ClockBlock_BUS_CLK_local,
            out => \Comp_2:Net_1\);

    \Filter:DFB\:dfbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            in_1 => open,
            in_2 => open,
            out_1 => \Filter:Net_8\,
            out_2 => \Filter:Net_9\,
            dmareq_1 => Net_645,
            dmareq_2 => Net_646,
            interrupt => Net_436);

    \Comp_3:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => ClockBlock_BUS_CLK_local,
            out => \Comp_3:Net_1\);

    \PWM_1:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_5__sig\,
            kill => Net_771,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_1:Net_63\,
            cmp => Net_802,
            irq => \PWM_1:Net_54\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    Fault_isr:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_943,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_449,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_1:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \ADC_SAR_1:Net_376_local\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC_SAR_1:Net_252\,
            next => Net_275,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\,
            eof_udb => Net_449);

    \IDAC8_2:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \PGA_1:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => open,
            modout => \PGA_1:Net_41\);

    \Counter_1:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_1__sig\,
            kill => open,
            enable => __ZERO__,
            capture => open,
            timer_reset => open,
            tc => \Counter_1:Net_48\,
            cmp => \Counter_1:Net_47\,
            irq => Net_437);

    PID_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_437,
            clock => ClockBlock_BUS_CLK);

    \ADC_DelSig_1:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 16)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_0__sig\,
            modbitin_udb => open,
            reset_udb => open,
            reset_dec => \ADC_DelSig_1:mod_reset\,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\,
            dec_clock => \ADC_DelSig_1:aclock\,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\);

    \ADC_DelSig_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_415,
            clock => ClockBlock_BUS_CLK);

    \ADC_DelSig_1:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC_DelSig_1:aclock\,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ADC_DelSig_1:mod_reset\,
            interrupt => Net_415);

    \Control_RS:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control_RS:control_7\,
            control_6 => \Control_RS:control_6\,
            control_5 => \Control_RS:control_5\,
            control_4 => \Control_RS:control_4\,
            control_3 => \Control_RS:control_3\,
            control_2 => \Control_RS:control_2\,
            control_1 => Temp_err,
            control_0 => Net_795,
            busclk => ClockBlock_BUS_CLK);

    \USBUART_1:Vbus_ps:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_522_SYNCOUT);

    \USBUART_1:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_521,
            arb_int => \USBUART_1:Net_1889\,
            usb_int => \USBUART_1:Net_1876\,
            ept_int_8 => \USBUART_1:ep_int_8\,
            ept_int_7 => \USBUART_1:ep_int_7\,
            ept_int_6 => \USBUART_1:ep_int_6\,
            ept_int_5 => \USBUART_1:ep_int_5\,
            ept_int_4 => \USBUART_1:ep_int_4\,
            ept_int_3 => \USBUART_1:ep_int_3\,
            ept_int_2 => \USBUART_1:ep_int_2\,
            ept_int_1 => \USBUART_1:ep_int_1\,
            ept_int_0 => \USBUART_1:ep_int_0\,
            ord_int => \USBUART_1:Net_95\,
            dma_req_7 => \USBUART_1:dma_request_7\,
            dma_req_6 => \USBUART_1:dma_request_6\,
            dma_req_5 => \USBUART_1:dma_request_5\,
            dma_req_4 => \USBUART_1:dma_request_4\,
            dma_req_3 => \USBUART_1:dma_request_3\,
            dma_req_2 => \USBUART_1:dma_request_2\,
            dma_req_1 => \USBUART_1:dma_request_1\,
            dma_req_0 => \USBUART_1:dma_request_0\,
            dma_termin => \USBUART_1:dma_terminate\);

    \USBUART_1:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_521,
            clock => ClockBlock_BUS_CLK);

    \Fault_Reg:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => Temp_err,
            status_4 => Osc_err,
            status_3 => Seed2,
            status_2 => Seed1,
            status_1 => Net_943,
            status_0 => cy_srff_1);

    \PGA_2:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => open,
            modout => \PGA_2:Net_41\);

    \ADC_SAR_Seq_2:SAR:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \ADC_SAR_Seq_2:clock_local\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC_SAR_Seq_2:SAR:Net_252\,
            next => Net_805,
            data_out_udb_11 => \ADC_SAR_Seq_2:SAR:Net_207_11\,
            data_out_udb_10 => \ADC_SAR_Seq_2:SAR:Net_207_10\,
            data_out_udb_9 => \ADC_SAR_Seq_2:SAR:Net_207_9\,
            data_out_udb_8 => \ADC_SAR_Seq_2:SAR:Net_207_8\,
            data_out_udb_7 => \ADC_SAR_Seq_2:SAR:Net_207_7\,
            data_out_udb_6 => \ADC_SAR_Seq_2:SAR:Net_207_6\,
            data_out_udb_5 => \ADC_SAR_Seq_2:SAR:Net_207_5\,
            data_out_udb_4 => \ADC_SAR_Seq_2:SAR:Net_207_4\,
            data_out_udb_3 => \ADC_SAR_Seq_2:SAR:Net_207_3\,
            data_out_udb_2 => \ADC_SAR_Seq_2:SAR:Net_207_2\,
            data_out_udb_1 => \ADC_SAR_Seq_2:SAR:Net_207_1\,
            data_out_udb_0 => \ADC_SAR_Seq_2:SAR:Net_207_0\,
            eof_udb => \ADC_SAR_Seq_2:Net_3830\);

    \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000111",
            cy_ctrl_mode_1 => "00000110",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ADC_SAR_Seq_2:clock\,
            control_7 => \ADC_SAR_Seq_2:bSAR_SEQ:control_7\,
            control_6 => \ADC_SAR_Seq_2:bSAR_SEQ:control_6\,
            control_5 => \ADC_SAR_Seq_2:bSAR_SEQ:control_5\,
            control_4 => \ADC_SAR_Seq_2:bSAR_SEQ:control_4\,
            control_3 => \ADC_SAR_Seq_2:bSAR_SEQ:control_3\,
            control_2 => \ADC_SAR_Seq_2:bSAR_SEQ:control_2\,
            control_1 => \ADC_SAR_Seq_2:bSAR_SEQ:load_period\,
            control_0 => \ADC_SAR_Seq_2:bSAR_SEQ:enable\,
            busclk => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0000011",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \ADC_SAR_Seq_2:clock\,
            load => \ADC_SAR_Seq_2:bSAR_SEQ:load_period\,
            enable => \ADC_SAR_Seq_2:bSAR_SEQ:cnt_enable\,
            count_6 => \ADC_SAR_Seq_2:bSAR_SEQ:count_6\,
            count_5 => \ADC_SAR_Seq_2:ch_addr_5\,
            count_4 => \ADC_SAR_Seq_2:ch_addr_4\,
            count_3 => \ADC_SAR_Seq_2:ch_addr_3\,
            count_2 => \ADC_SAR_Seq_2:ch_addr_2\,
            count_1 => \ADC_SAR_Seq_2:ch_addr_1\,
            count_0 => \ADC_SAR_Seq_2:ch_addr_0\,
            tc => \ADC_SAR_Seq_2:bSAR_SEQ:cnt_tc\,
            clk_en => \ADC_SAR_Seq_2:bSAR_SEQ:enable\);

    \ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000001",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \ADC_SAR_Seq_2:clock\,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_806,
            clk_en => \ADC_SAR_Seq_2:bSAR_SEQ:enable\);

    \ADC_SAR_Seq_2:TempBuf\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \ADC_SAR_Seq_2:Net_3830\,
            termin => '0',
            termout => \ADC_SAR_Seq_2:Net_3698\,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq_2:FinalBuf\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \ADC_SAR_Seq_2:Net_3698\,
            termin => '0',
            termout => \ADC_SAR_Seq_2:nrq\,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq_2:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_806,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq_2:Sync:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => \ADC_SAR_Seq_2:nrq\,
            out => \ADC_SAR_Seq_2:Net_3935\);

    \PWM_2:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_2:Net_63\,
            cmp => Net_938,
            irq => \PWM_2:Net_54\);

    cy_srff_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * !main_4) + (main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cy_srff_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Osc_err,
            main_1 => \Comp_2:Net_1\,
            main_2 => Temp_err,
            main_3 => \Comp_3:Net_1\,
            main_4 => cy_srff_1,
            main_5 => Net_795);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:ch_addr_5\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:ch_addr_4\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:ch_addr_3\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:ch_addr_2\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:ch_addr_1\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:ch_addr_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\);

    Net_806:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => Net_806,
            clk_en => \ADC_SAR_Seq_2:bSAR_SEQ:enable\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\,
            main_1 => \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\);

    \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\,
            main_1 => \ADC_SAR_Seq_2:Net_3935\,
            main_2 => Net_806);

    \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\,
            clk_en => \ADC_SAR_Seq_2:bSAR_SEQ:enable\,
            clock_0 => \ADC_SAR_Seq_2:clock\,
            main_0 => \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\);

END __DEFAULT__;
