{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1357353582180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1357353582181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 04 20:39:41 2013 " "Processing started: Fri Jan 04 20:39:41 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1357353582181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1357353582181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1357353582181 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1357353582829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_tb-de0_vga_tb_arch " "Found design unit 1: de0_vga_tb-de0_vga_tb_arch" {  } { { "VGA/de0_vga_tb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357353583748 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_tb " "Found entity 1: de0_vga_tb" {  } { { "VGA/de0_vga_tb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357353583748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357353583748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_display-rtl " "Found design unit 1: de0_vga_display-rtl" {  } { { "VGA/de0_vga_display.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_display.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357353583751 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_display " "Found entity 1: de0_vga_display" {  } { { "VGA/de0_vga_display.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357353583751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357353583751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_controller-rtl " "Found design unit 1: de0_vga_controller-rtl" {  } { { "VGA/de0_vga.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357353583766 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_controller " "Found entity 1: de0_vga_controller" {  } { { "VGA/de0_vga.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357353583766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357353583766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-SYN " "Found design unit 1: clkdiv-SYN" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/clkdiv.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357353583780 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/clkdiv.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357353583780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357353583780 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "de0_vga " "Top-level design entity \"de0_vga\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "" 0 -1 1357353583916 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1357353584156 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 04 20:39:44 2013 " "Processing ended: Fri Jan 04 20:39:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1357353584156 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1357353584156 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1357353584156 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1357353584156 ""}
