# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
create_project -in_memory -part xc7a100tcsg324-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.cache/wt [current_project]
set_property parent.project_path /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.xpr [current_project]
set_property XPM_LIBRARIES XPM_CDC [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part_repo_paths {/home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store} [current_project]
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
set_property ip_output_repo /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_verilog {
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_config.vh
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_const.vh
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dsp_const.vh
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mmu.vh
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ahb_const.vh
}
read_verilog -library xil_defaultlib {
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/RAMB4K_S16.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/RAMB4K_S2.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/RAMB4K_S8.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/d_wsram_2k2way_xilinx.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/dataram_2k2way_xilinx.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/i_wsram_2k2way_xilinx.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_alu_dsp_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_alu_shft_32bit.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_bistctl.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_biu.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cache_cmp.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cache_mux.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cdmm.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cdmm_ctl.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cdmm_mpustub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_clock_buf.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_clock_nogate.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_clockandlatch.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_clockxnorgate.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cop1_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cop2_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_core.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cp1_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cp2_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpu.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_antitamper_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_eicoffset_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_guest_srs1.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_guest_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_pc.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_pc_top.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_prid.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_root_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_sps_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_srs1.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_watch_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cscramble_scanio_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cscramble_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cscramble_tpl.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dc.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dc_bistctl.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_fb.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_mb_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_parity_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_spmb_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_spstub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dspram_ext_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_add_simple.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_buf_misc_pro.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_clz.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_clz_16b.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_clz_4b.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_and2.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_area.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_async_rec.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_async_snd.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_brk21.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_bus32mux2.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_dbrk.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_fifo_1r1w_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_gate.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_ibrk.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_mux2.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_pdttcb_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap_dasam.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap_fdc.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap_pcsam.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tck.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tripsync.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_fpuclk1_nogate.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_gf_mux2.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_glue.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ic.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ic_bistctl.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_mb_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_parity_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_spmb_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_spstub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_umips_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ispram_ext_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mdl.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mdl_add_simple.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mdl_ctl.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mdl_dp.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mmuc.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mpc.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mpc_ctl.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mpc_dec.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mpc_exc.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_rf_reg.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_rf_rngc.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_rf_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_siu.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_siu_int_sync.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_spram_top.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_collector.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_cpy.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_ctl.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_dtlb.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_itlb.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_jtlb16.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_jtlb16entries.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_jtlb1entry.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_jtlb4entries.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_utlb.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_utlbentry.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_top.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_udi_custom.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_udi_scanio_stub.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ahb.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/mfp_ahb_b_ram.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ahb_gpio.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/mfp_ahb_p_ram.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ahb_withloader.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ejtag_reset.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_srec_parser.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_srec_parser_to_ahb_lite_bridge.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_sys.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_uart_receiver.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_c.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_ngc.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_s.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_wide.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_wide_tlb.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_wide_utlb.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_latchn.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux16.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_10.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_13.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_24.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_3.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_4.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_5.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_6.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_8.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_9.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux2.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux4.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux8.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_register.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_register_c.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_register_ngc.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_register_s.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_ucregister_wide.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_b0.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_b1.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_b2.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_b3.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p0.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p1.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p2.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p3.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/tagram_2k2way_xilinx.v
  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v
}
read_ip -quiet /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
set_property used_in_implementation false [get_files -all /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc]
set_property used_in_implementation false [get_files -all /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]
set_property used_in_implementation false [get_files -all /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc]

# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.xdc
set_property used_in_implementation false [get_files /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.xdc]

set_param ips.enableIPCacheLiteLoad 1
close [open __synthesis_is_running__ w]

synth_design -top mfp_nexys4_ddr -part xc7a100tcsg324-1


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef mfp_nexys4_ddr.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file mfp_nexys4_ddr_utilization_synth.rpt -pb mfp_nexys4_ddr_utilization_synth.pb"
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
