<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5043" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5043{left:492px;bottom:69px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2_5043{left:803px;bottom:69px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t3_5043{left:802px;bottom:1141px;letter-spacing:-0.18px;}
#t4_5043{left:87px;bottom:1089px;letter-spacing:0.1px;}
#t5_5043{left:227px;bottom:1089px;letter-spacing:0.09px;word-spacing:0.1px;}
#t6_5043{left:87px;bottom:1076px;letter-spacing:0.1px;}
#t7_5043{left:166px;bottom:1076px;letter-spacing:0.1px;}
#t8_5043{left:87px;bottom:1062px;letter-spacing:0.12px;word-spacing:-0.1px;}
#t9_5043{left:168px;bottom:1062px;letter-spacing:0.1px;word-spacing:0.01px;}
#ta_5043{left:87px;bottom:1048px;letter-spacing:0.1px;word-spacing:-0.1px;}
#tb_5043{left:155px;bottom:1048px;letter-spacing:0.09px;word-spacing:0.01px;}
#tc_5043{left:87px;bottom:1034px;letter-spacing:0.09px;word-spacing:0.01px;}
#td_5043{left:189px;bottom:1034px;letter-spacing:0.1px;}
#te_5043{left:87px;bottom:1021px;letter-spacing:0.1px;}
#tf_5043{left:191px;bottom:1021px;letter-spacing:0.1px;word-spacing:0.09px;}
#tg_5043{left:87px;bottom:1007px;letter-spacing:0.1px;}
#th_5043{left:273px;bottom:1007px;letter-spacing:0.09px;word-spacing:0.01px;}
#ti_5043{left:87px;bottom:993px;letter-spacing:0.08px;}
#tj_5043{left:157px;bottom:993px;letter-spacing:0.09px;}
#tk_5043{left:87px;bottom:979px;letter-spacing:0.1px;}
#tl_5043{left:154px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#tm_5043{left:87px;bottom:966px;letter-spacing:0.09px;}
#tn_5043{left:234px;bottom:966px;letter-spacing:0.1px;}
#to_5043{left:87px;bottom:952px;letter-spacing:0.08px;word-spacing:0.01px;}
#tp_5043{left:181px;bottom:952px;letter-spacing:0.1px;}
#tq_5043{left:87px;bottom:938px;letter-spacing:0.1px;}
#tr_5043{left:203px;bottom:938px;letter-spacing:0.1px;}
#ts_5043{left:87px;bottom:924px;letter-spacing:0.09px;}
#tt_5043{left:212px;bottom:924px;letter-spacing:0.09px;word-spacing:0.01px;}
#tu_5043{left:87px;bottom:911px;letter-spacing:0.08px;}
#tv_5043{left:153px;bottom:911px;letter-spacing:0.09px;word-spacing:0.01px;}
#tw_5043{left:87px;bottom:897px;letter-spacing:0.09px;}
#tx_5043{left:266px;bottom:897px;letter-spacing:0.09px;word-spacing:0.01px;}
#ty_5043{left:87px;bottom:883px;letter-spacing:0.1px;}
#tz_5043{left:162px;bottom:883px;letter-spacing:0.1px;word-spacing:0.01px;}
#t10_5043{left:87px;bottom:869px;letter-spacing:0.1px;}
#t11_5043{left:169px;bottom:869px;letter-spacing:0.1px;word-spacing:0.01px;}
#t12_5043{left:87px;bottom:856px;letter-spacing:0.1px;}
#t13_5043{left:169px;bottom:856px;letter-spacing:0.1px;word-spacing:0.01px;}
#t14_5043{left:87px;bottom:842px;letter-spacing:0.1px;}
#t15_5043{left:175px;bottom:842px;letter-spacing:0.1px;word-spacing:0.01px;}
#t16_5043{left:87px;bottom:828px;letter-spacing:0.11px;}
#t17_5043{left:166px;bottom:828px;letter-spacing:0.1px;word-spacing:0.01px;}
#t18_5043{left:87px;bottom:814px;letter-spacing:0.1px;}
#t19_5043{left:69px;bottom:801px;letter-spacing:0.09px;}
#t1a_5043{left:247px;bottom:801px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1b_5043{left:69px;bottom:787px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1c_5043{left:87px;bottom:773px;letter-spacing:0.09px;}
#t1d_5043{left:258px;bottom:773px;letter-spacing:0.1px;}
#t1e_5043{left:87px;bottom:759px;letter-spacing:0.1px;}
#t1f_5043{left:279px;bottom:759px;letter-spacing:0.1px;}
#t1g_5043{left:87px;bottom:746px;letter-spacing:0.1px;}
#t1h_5043{left:202px;bottom:746px;letter-spacing:0.1px;}
#t1i_5043{left:87px;bottom:732px;letter-spacing:0.09px;}
#t1j_5043{left:147px;bottom:732px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t1k_5043{left:87px;bottom:718px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1l_5043{left:146px;bottom:718px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1m_5043{left:87px;bottom:704px;letter-spacing:0.09px;}
#t1n_5043{left:242px;bottom:704px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1o_5043{left:87px;bottom:691px;letter-spacing:0.1px;}
#t1p_5043{left:197px;bottom:691px;letter-spacing:0.1px;}
#t1q_5043{left:87px;bottom:677px;letter-spacing:0.11px;}
#t1r_5043{left:276px;bottom:677px;letter-spacing:0.1px;}
#t1s_5043{left:87px;bottom:663px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1t_5043{left:187px;bottom:663px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1u_5043{left:87px;bottom:649px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1v_5043{left:167px;bottom:649px;letter-spacing:0.09px;word-spacing:0.11px;}
#t1w_5043{left:87px;bottom:636px;letter-spacing:0.1px;}
#t1x_5043{left:149px;bottom:636px;letter-spacing:0.1px;}
#t1y_5043{left:87px;bottom:622px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1z_5043{left:163px;bottom:622px;letter-spacing:0.1px;}
#t20_5043{left:87px;bottom:608px;letter-spacing:0.09px;}
#t21_5043{left:267px;bottom:608px;letter-spacing:0.09px;word-spacing:0.01px;}
#t22_5043{left:87px;bottom:594px;letter-spacing:0.09px;}
#t23_5043{left:220px;bottom:594px;letter-spacing:0.1px;word-spacing:0.01px;}
#t24_5043{left:87px;bottom:581px;letter-spacing:0.1px;}
#t25_5043{left:259px;bottom:581px;letter-spacing:0.1px;}
#t26_5043{left:87px;bottom:567px;letter-spacing:0.1px;}
#t27_5043{left:251px;bottom:567px;letter-spacing:0.09px;word-spacing:0.01px;}
#t28_5043{left:87px;bottom:553px;letter-spacing:0.11px;}
#t29_5043{left:116px;bottom:553px;letter-spacing:0.1px;}
#t2a_5043{left:87px;bottom:539px;letter-spacing:0.11px;word-spacing:-0.05px;}
#t2b_5043{left:176px;bottom:539px;letter-spacing:0.1px;}
#t2c_5043{left:87px;bottom:526px;letter-spacing:0.1px;}
#t2d_5043{left:284px;bottom:526px;letter-spacing:0.1px;}
#t2e_5043{left:87px;bottom:512px;letter-spacing:0.09px;}
#t2f_5043{left:293px;bottom:512px;letter-spacing:0.1px;}
#t2g_5043{left:87px;bottom:498px;letter-spacing:0.09px;word-spacing:-0.05px;}
#t2h_5043{left:182px;bottom:498px;letter-spacing:0.1px;word-spacing:0.1px;}
#t2i_5043{left:87px;bottom:484px;letter-spacing:0.1px;}
#t2j_5043{left:253px;bottom:484px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2k_5043{left:69px;bottom:471px;letter-spacing:0.1px;}
#t2l_5043{left:232px;bottom:471px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2m_5043{left:124px;bottom:457px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2n_5043{left:69px;bottom:443px;letter-spacing:0.1px;}
#t2o_5043{left:218px;bottom:443px;letter-spacing:0.1px;}
#t2p_5043{left:69px;bottom:429px;letter-spacing:0.1px;}
#t2q_5043{left:87px;bottom:416px;letter-spacing:0.09px;}
#t2r_5043{left:158px;bottom:416px;letter-spacing:0.09px;}
#t2s_5043{left:87px;bottom:402px;letter-spacing:0.09px;}
#t2t_5043{left:303px;bottom:402px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2u_5043{left:87px;bottom:388px;letter-spacing:0.11px;}
#t2v_5043{left:130px;bottom:388px;letter-spacing:0.08px;word-spacing:0.06px;}
#t2w_5043{left:69px;bottom:374px;letter-spacing:0.1px;}
#t2x_5043{left:171px;bottom:374px;letter-spacing:0.1px;word-spacing:0.09px;}
#t2y_5043{left:69px;bottom:361px;letter-spacing:0.11px;}
#t2z_5043{left:87px;bottom:347px;letter-spacing:0.1px;}
#t30_5043{left:260px;bottom:347px;letter-spacing:0.09px;word-spacing:0.01px;}
#t31_5043{left:87px;bottom:333px;letter-spacing:0.09px;}
#t32_5043{left:239px;bottom:333px;letter-spacing:0.09px;}
#t33_5043{left:87px;bottom:319px;letter-spacing:0.09px;}
#t34_5043{left:293px;bottom:319px;letter-spacing:0.09px;word-spacing:0.01px;}
#t35_5043{left:87px;bottom:306px;letter-spacing:0.09px;}
#t36_5043{left:257px;bottom:306px;letter-spacing:0.1px;}
#t37_5043{left:87px;bottom:292px;letter-spacing:0.09px;}
#t38_5043{left:248px;bottom:292px;letter-spacing:0.1px;}
#t39_5043{left:87px;bottom:278px;letter-spacing:0.1px;}
#t3a_5043{left:258px;bottom:278px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3b_5043{left:87px;bottom:264px;letter-spacing:0.1px;}
#t3c_5043{left:264px;bottom:264px;letter-spacing:0.09px;}
#t3d_5043{left:87px;bottom:251px;letter-spacing:0.1px;}
#t3e_5043{left:106px;bottom:237px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3f_5043{left:184px;bottom:237px;letter-spacing:0.1px;}
#t3g_5043{left:69px;bottom:223px;letter-spacing:0.11px;word-spacing:-0.09px;}
#t3h_5043{left:205px;bottom:223px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3i_5043{left:69px;bottom:209px;letter-spacing:0.11px;}
#t3j_5043{left:190px;bottom:209px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3k_5043{left:69px;bottom:196px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3l_5043{left:87px;bottom:182px;letter-spacing:0.1px;}
#t3m_5043{left:168px;bottom:182px;letter-spacing:0.1px;}
#t3n_5043{left:87px;bottom:168px;letter-spacing:0.1px;}
#t3o_5043{left:201px;bottom:168px;letter-spacing:0.1px;}
#t3p_5043{left:69px;bottom:154px;letter-spacing:0.1px;}
#t3q_5043{left:166px;bottom:154px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3r_5043{left:69px;bottom:141px;letter-spacing:0.1px;}
#t3s_5043{left:420px;bottom:141px;}
#t3t_5043{left:124px;bottom:127px;letter-spacing:0.1px;}
#t3u_5043{left:69px;bottom:113px;letter-spacing:0.1px;}
#t3v_5043{left:165px;bottom:113px;letter-spacing:0.1px;}
#t3w_5043{left:472px;bottom:1089px;letter-spacing:0.1px;}
#t3x_5043{left:817px;bottom:1089px;}
#t3y_5043{left:527px;bottom:1076px;letter-spacing:0.09px;}
#t3z_5043{left:472px;bottom:1062px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t40_5043{left:568px;bottom:1062px;letter-spacing:0.1px;}
#t41_5043{left:472px;bottom:1048px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t42_5043{left:836px;bottom:1048px;}
#t43_5043{left:527px;bottom:1034px;letter-spacing:0.09px;word-spacing:0.01px;}
#t44_5043{left:472px;bottom:1021px;letter-spacing:0.1px;}
#t45_5043{left:567px;bottom:1021px;letter-spacing:0.1px;}
#t46_5043{left:472px;bottom:1007px;letter-spacing:0.1px;}
#t47_5043{left:830px;bottom:1007px;}
#t48_5043{left:527px;bottom:993px;letter-spacing:0.09px;}
#t49_5043{left:472px;bottom:979px;letter-spacing:0.09px;}
#t4a_5043{left:613px;bottom:979px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4b_5043{left:472px;bottom:966px;letter-spacing:0.09px;}
#t4c_5043{left:612px;bottom:966px;letter-spacing:0.1px;}
#t4d_5043{left:472px;bottom:952px;letter-spacing:0.1px;}
#t4e_5043{left:490px;bottom:938px;letter-spacing:0.09px;}
#t4f_5043{left:594px;bottom:938px;letter-spacing:0.1px;}
#t4g_5043{left:472px;bottom:924px;letter-spacing:0.1px;}
#t4h_5043{left:490px;bottom:911px;letter-spacing:0.08px;word-spacing:0.01px;}
#t4i_5043{left:540px;bottom:911px;letter-spacing:0.09px;word-spacing:0.1px;}
#t4j_5043{left:472px;bottom:897px;letter-spacing:0.11px;}
#t4k_5043{left:592px;bottom:897px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4l_5043{left:472px;bottom:883px;letter-spacing:0.1px;}
#t4m_5043{left:644px;bottom:883px;letter-spacing:0.09px;word-spacing:0.05px;}
#t4n_5043{left:472px;bottom:869px;letter-spacing:0.11px;}
#t4o_5043{left:514px;bottom:869px;letter-spacing:0.1px;}
#t4p_5043{left:490px;bottom:856px;letter-spacing:0.1px;}
#t4q_5043{left:587px;bottom:856px;letter-spacing:0.1px;}
#t4r_5043{left:490px;bottom:842px;letter-spacing:0.1px;}
#t4s_5043{left:607px;bottom:842px;letter-spacing:0.1px;}
#t4t_5043{left:490px;bottom:828px;letter-spacing:0.1px;}
#t4u_5043{left:687px;bottom:828px;letter-spacing:0.1px;}
#t4v_5043{left:490px;bottom:814px;letter-spacing:0.1px;}
#t4w_5043{left:591px;bottom:814px;letter-spacing:0.1px;}
#t4x_5043{left:490px;bottom:801px;letter-spacing:0.1px;}
#t4y_5043{left:554px;bottom:801px;letter-spacing:0.09px;word-spacing:0.05px;}
#t4z_5043{left:490px;bottom:787px;letter-spacing:0.08px;}
#t50_5043{left:531px;bottom:787px;letter-spacing:0.09px;word-spacing:0.01px;}
#t51_5043{left:490px;bottom:773px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t52_5043{left:664px;bottom:773px;letter-spacing:0.09px;word-spacing:0.01px;}
#t53_5043{left:490px;bottom:759px;letter-spacing:0.11px;}
#t54_5043{left:628px;bottom:759px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t55_5043{left:490px;bottom:746px;letter-spacing:0.1px;}
#t56_5043{left:667px;bottom:746px;letter-spacing:0.09px;word-spacing:0.01px;}
#t57_5043{left:472px;bottom:732px;letter-spacing:0.12px;}
#t58_5043{left:490px;bottom:718px;letter-spacing:0.09px;}
#t59_5043{left:567px;bottom:718px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5a_5043{left:490px;bottom:704px;letter-spacing:0.1px;}
#t5b_5043{left:538px;bottom:704px;letter-spacing:0.1px;}
#t5c_5043{left:490px;bottom:691px;letter-spacing:0.11px;}
#t5d_5043{left:524px;bottom:691px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5e_5043{left:490px;bottom:677px;letter-spacing:0.08px;}
#t5f_5043{left:536px;bottom:677px;letter-spacing:0.1px;}
#t5g_5043{left:490px;bottom:663px;letter-spacing:0.1px;}
#t5h_5043{left:541px;bottom:663px;letter-spacing:0.09px;}
#t5i_5043{left:472px;bottom:649px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5j_5043{left:490px;bottom:636px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5k_5043{left:553px;bottom:636px;letter-spacing:0.1px;}
#t5l_5043{left:490px;bottom:622px;letter-spacing:0.1px;}
#t5m_5043{left:560px;bottom:622px;letter-spacing:0.1px;word-spacing:0.09px;}
#t5n_5043{left:472px;bottom:608px;letter-spacing:0.11px;}
#t5o_5043{left:490px;bottom:594px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5p_5043{left:590px;bottom:594px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5q_5043{left:490px;bottom:581px;letter-spacing:0.1px;}
#t5r_5043{left:538px;bottom:581px;letter-spacing:0.1px;}
#t5s_5043{left:490px;bottom:567px;letter-spacing:0.1px;}
#t5t_5043{left:587px;bottom:567px;letter-spacing:0.1px;}
#t5u_5043{left:490px;bottom:553px;letter-spacing:0.1px;}
#t5v_5043{left:636px;bottom:553px;letter-spacing:0.1px;}
#t5w_5043{left:490px;bottom:539px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t5x_5043{left:564px;bottom:539px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5y_5043{left:472px;bottom:526px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t5z_5043{left:472px;bottom:512px;letter-spacing:0.1px;word-spacing:0.01px;}
#t60_5043{left:490px;bottom:498px;letter-spacing:0.1px;}
#t61_5043{left:621px;bottom:498px;letter-spacing:0.09px;word-spacing:0.01px;}
#t62_5043{left:490px;bottom:484px;letter-spacing:0.09px;}
#t63_5043{left:536px;bottom:484px;letter-spacing:0.09px;word-spacing:0.01px;}
#t64_5043{left:490px;bottom:471px;letter-spacing:0.11px;}
#t65_5043{left:553px;bottom:471px;letter-spacing:0.1px;}
#t66_5043{left:490px;bottom:457px;letter-spacing:0.09px;}
#t67_5043{left:749px;bottom:457px;letter-spacing:0.1px;}
#t68_5043{left:490px;bottom:443px;letter-spacing:0.09px;}
#t69_5043{left:757px;bottom:443px;letter-spacing:0.1px;}
#t6a_5043{left:490px;bottom:429px;letter-spacing:0.09px;}
#t6b_5043{left:615px;bottom:429px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6c_5043{left:490px;bottom:416px;letter-spacing:0.1px;}
#t6d_5043{left:582px;bottom:416px;letter-spacing:0.1px;}
#t6e_5043{left:490px;bottom:402px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t6f_5043{left:571px;bottom:402px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6g_5043{left:490px;bottom:388px;letter-spacing:0.1px;}
#t6h_5043{left:599px;bottom:388px;letter-spacing:0.09px;}
#t6i_5043{left:490px;bottom:374px;letter-spacing:0.1px;}
#t6j_5043{left:598px;bottom:374px;letter-spacing:0.1px;}
#t6k_5043{left:490px;bottom:361px;letter-spacing:0.09px;word-spacing:-0.44px;}
#t6l_5043{left:783px;bottom:361px;letter-spacing:0.1px;word-spacing:-0.45px;}
#t6m_5043{left:490px;bottom:347px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t6n_5043{left:589px;bottom:347px;letter-spacing:0.1px;}
#t6o_5043{left:472px;bottom:333px;letter-spacing:0.11px;}
#t6p_5043{left:576px;bottom:333px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6q_5043{left:472px;bottom:319px;letter-spacing:0.1px;}
#t6r_5043{left:594px;bottom:319px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6s_5043{left:472px;bottom:306px;letter-spacing:0.1px;}
#t6t_5043{left:593px;bottom:306px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6u_5043{left:472px;bottom:292px;letter-spacing:0.09px;}
#t6v_5043{left:574px;bottom:292px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6w_5043{left:472px;bottom:278px;letter-spacing:0.09px;}
#t6x_5043{left:604px;bottom:278px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6y_5043{left:472px;bottom:264px;letter-spacing:0.1px;}
#t6z_5043{left:625px;bottom:264px;letter-spacing:0.1px;}
#t70_5043{left:472px;bottom:251px;letter-spacing:0.09px;}
#t71_5043{left:490px;bottom:237px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t72_5043{left:623px;bottom:237px;letter-spacing:0.1px;word-spacing:0.01px;}
#t73_5043{left:490px;bottom:223px;letter-spacing:0.1px;}
#t74_5043{left:644px;bottom:223px;letter-spacing:0.1px;}
#t75_5043{left:472px;bottom:209px;letter-spacing:0.1px;}
#t76_5043{left:573px;bottom:209px;letter-spacing:0.09px;word-spacing:0.01px;}
#t77_5043{left:527px;bottom:196px;letter-spacing:0.09px;word-spacing:0.01px;}
#t78_5043{left:472px;bottom:182px;letter-spacing:0.09px;}
#t79_5043{left:490px;bottom:168px;letter-spacing:0.09px;}
#t7a_5043{left:490px;bottom:154px;letter-spacing:0.09px;}
#t7b_5043{left:472px;bottom:141px;letter-spacing:0.09px;word-spacing:-0.05px;}
#t7c_5043{left:490px;bottom:127px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t7d_5043{left:620px;bottom:127px;letter-spacing:0.1px;word-spacing:0.01px;}
#t7e_5043{left:490px;bottom:113px;letter-spacing:0.09px;}
#t7f_5043{left:594px;bottom:113px;letter-spacing:0.1px;word-spacing:0.01px;}

.s1_5043{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_5043{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s3_5043{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5043" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5043Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5043" style="-webkit-user-select: none;"><object width="935" height="1210" data="5043/5043.svg" type="image/svg+xml" id="pdf5043" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5043" class="t s1_5043">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span><span id="t2_5043" class="t s1_5043">Index -19 </span>
<span id="t3_5043" class="t s2_5043">INDEX </span>
<span id="t4_5043" class="t s1_5043">general-purpose encodings</span><span id="t5_5043" class="t s3_5043">, Vol.1-B-7–Vol.1-B-37 </span>
<span id="t6_5043" class="t s1_5043">legacy prefixes</span><span id="t7_5043" class="t s3_5043">, Vol.1-B-1 </span>
<span id="t8_5043" class="t s1_5043">MMX encodings</span><span id="t9_5043" class="t s3_5043">, Vol.1-B-38–Vol.1-B-41 </span>
<span id="ta_5043" class="t s1_5043">opcode fields</span><span id="tb_5043" class="t s3_5043">, Vol.1-B-2 </span>
<span id="tc_5043" class="t s1_5043">operand size (w) bit</span><span id="td_5043" class="t s3_5043">, Vol.1-B-4 </span>
<span id="te_5043" class="t s1_5043">P6 family encodings</span><span id="tf_5043" class="t s3_5043">, Vol.1-B-41 </span>
<span id="tg_5043" class="t s1_5043">Pentium processor family encodings</span><span id="th_5043" class="t s3_5043">, Vol.1-B-37 </span>
<span id="ti_5043" class="t s1_5043">reg (reg) field</span><span id="tj_5043" class="t s3_5043">, Vol.1-B-3, Vol.1-B-4 </span>
<span id="tk_5043" class="t s1_5043">REX prefixes</span><span id="tl_5043" class="t s3_5043">, Vol.1-B-2 </span>
<span id="tm_5043" class="t s1_5043">segment register (sreg) field</span><span id="tn_5043" class="t s3_5043">, Vol.1-B-5 </span>
<span id="to_5043" class="t s1_5043">sign-extend (s) bit</span><span id="tp_5043" class="t s3_5043">, Vol.1-B-5 </span>
<span id="tq_5043" class="t s1_5043">SIMD 64-bit encodings</span><span id="tr_5043" class="t s3_5043">, Vol.1-B-37 </span>
<span id="ts_5043" class="t s1_5043">special 64-bit encodings</span><span id="tt_5043" class="t s3_5043">, Vol.1-B-61 </span>
<span id="tu_5043" class="t s1_5043">special fields</span><span id="tv_5043" class="t s3_5043">, Vol.1-B-2 </span>
<span id="tw_5043" class="t s1_5043">special-purpose register (eee) field</span><span id="tx_5043" class="t s3_5043">, Vol.1-B-5 </span>
<span id="ty_5043" class="t s1_5043">SSE encodings</span><span id="tz_5043" class="t s3_5043">, Vol.1-B-42–Vol.1-B-47 </span>
<span id="t10_5043" class="t s1_5043">SSE2 encodings</span><span id="t11_5043" class="t s3_5043">, Vol.1-B-47–Vol.1-B-56 </span>
<span id="t12_5043" class="t s1_5043">SSE3 encodings</span><span id="t13_5043" class="t s3_5043">, Vol.1-B-57–Vol.1-B-58 </span>
<span id="t14_5043" class="t s1_5043">SSSE3 encodings</span><span id="t15_5043" class="t s3_5043">, Vol.1-B-58–Vol.1-B-60 </span>
<span id="t16_5043" class="t s1_5043">VMX encodings</span><span id="t17_5043" class="t s3_5043">, Vol.1-B-112, Vol.1-B-113 </span>
<span id="t18_5043" class="t s1_5043">See also: opcodes </span>
<span id="t19_5043" class="t s1_5043">Machine status word, CR0 register</span><span id="t1a_5043" class="t s3_5043">, Vol.2-3-604, Vol.2-4-647 </span>
<span id="t1b_5043" class="t s1_5043">Machine-check architecture </span>
<span id="t1c_5043" class="t s1_5043">availability of MCA and exception</span><span id="t1d_5043" class="t s3_5043">, Vol.3-16-19 </span>
<span id="t1e_5043" class="t s1_5043">compatibility with Pentium processor</span><span id="t1f_5043" class="t s3_5043">, Vol.3-16-1 </span>
<span id="t1g_5043" class="t s1_5043">compound error codes</span><span id="t1h_5043" class="t s3_5043">, Vol.3-16-21 </span>
<span id="t1i_5043" class="t s1_5043">CPUID flags</span><span id="t1j_5043" class="t s3_5043">, Vol.3-16-19 </span>
<span id="t1k_5043" class="t s1_5043">error codes</span><span id="t1l_5043" class="t s3_5043">, Vol.3-16-20, Vol.3-16-21 </span>
<span id="t1m_5043" class="t s1_5043">error-reporting bank registers</span><span id="t1n_5043" class="t s3_5043">, Vol.3-16-2 </span>
<span id="t1o_5043" class="t s1_5043">error-reporting MSRs</span><span id="t1p_5043" class="t s3_5043">, Vol.3-16-5 </span>
<span id="t1q_5043" class="t s1_5043">extended machine check state MSRs</span><span id="t1r_5043" class="t s3_5043">, Vol.3-16-12 </span>
<span id="t1s_5043" class="t s1_5043">external bus errors</span><span id="t1t_5043" class="t s3_5043">, Vol.3-16-27 </span>
<span id="t1u_5043" class="t s1_5043">first introduced</span><span id="t1v_5043" class="t s3_5043">, Vol.1-23-22 </span>
<span id="t1w_5043" class="t s1_5043">global MSRs</span><span id="t1x_5043" class="t s3_5043">, Vol.3-16-2 </span>
<span id="t1y_5043" class="t s1_5043">initialization of</span><span id="t1z_5043" class="t s3_5043">, Vol.3-16-19 </span>
<span id="t20_5043" class="t s1_5043">introduction of in IA-32 processors</span><span id="t21_5043" class="t s3_5043">, Vol.1-23-36 </span>
<span id="t22_5043" class="t s1_5043">logging correctable errors</span><span id="t23_5043" class="t s3_5043">, Vol.3-16-29, Vol.3-16-31, Vol.3-16-35 </span>
<span id="t24_5043" class="t s1_5043">machine-check exception handler</span><span id="t25_5043" class="t s3_5043">, Vol.3-16-28 </span>
<span id="t26_5043" class="t s1_5043">machine-check exception (#MC)</span><span id="t27_5043" class="t s3_5043">, Vol.3-16-1 </span>
<span id="t28_5043" class="t s1_5043">MSRs</span><span id="t29_5043" class="t s3_5043">, Vol.3-16-2 </span>
<span id="t2a_5043" class="t s1_5043">overview of MCA</span><span id="t2b_5043" class="t s3_5043">, Vol.3-16-1 </span>
<span id="t2c_5043" class="t s1_5043">Pentium processor exception handling</span><span id="t2d_5043" class="t s3_5043">, Vol.3-16-29 </span>
<span id="t2e_5043" class="t s1_5043">Pentium processor style error reporting</span><span id="t2f_5043" class="t s3_5043">, Vol.3-16-13 </span>
<span id="t2g_5043" class="t s1_5043">simple error codes</span><span id="t2h_5043" class="t s3_5043">, Vol.3-16-20 </span>
<span id="t2i_5043" class="t s1_5043">writing machine-check software</span><span id="t2j_5043" class="t s3_5043">, Vol.3-16-27, Vol.3-16-28 </span>
<span id="t2k_5043" class="t s1_5043">Machine-check exception (#MC)</span><span id="t2l_5043" class="t s3_5043">, Vol.3-6-52, Vol.3-16-1, Vol.3-16-19, </span>
<span id="t2m_5043" class="t s3_5043">Vol.3-16-28, Vol.1-23-21, Vol.1-23-36 </span>
<span id="t2n_5043" class="t s1_5043">Mapping of shared resources</span><span id="t2o_5043" class="t s3_5043">, Vol.3-9-34 </span>
<span id="t2p_5043" class="t s1_5043">Maskable hardware interrupts </span>
<span id="t2q_5043" class="t s1_5043">description of</span><span id="t2r_5043" class="t s3_5043">, Vol.3-6-3 </span>
<span id="t2s_5043" class="t s1_5043">handling with virtual interrupt mechanism</span><span id="t2t_5043" class="t s3_5043">, Vol.3-21-15 </span>
<span id="t2u_5043" class="t s1_5043">masking</span><span id="t2v_5043" class="t s3_5043">, Vol.3-2-10, Vol.3-6-7 </span>
<span id="t2w_5043" class="t s1_5043">Maskable interrupts</span><span id="t2x_5043" class="t s3_5043">, Vol.1-6-13 </span>
<span id="t2y_5043" class="t s1_5043">Masked responses </span>
<span id="t2z_5043" class="t s1_5043">denormal operand exception (#D)</span><span id="t30_5043" class="t s3_5043">, Vol.1-4-20, Vol.1-8-28 </span>
<span id="t31_5043" class="t s1_5043">divide by zero exception (#Z)</span><span id="t32_5043" class="t s3_5043">, Vol.1-4-21, Vol.1-8-28 </span>
<span id="t33_5043" class="t s1_5043">inexact result (precision) exception (#P)</span><span id="t34_5043" class="t s3_5043">, Vol.1-4-23, Vol.1-8-30 </span>
<span id="t35_5043" class="t s1_5043">invalid arithmetic operation (#IA)</span><span id="t36_5043" class="t s3_5043">, Vol.1-8-27 </span>
<span id="t37_5043" class="t s1_5043">invalid operation exception (#I)</span><span id="t38_5043" class="t s3_5043">, Vol.1-4-20 </span>
<span id="t39_5043" class="t s1_5043">numeric overflow exception (#O)</span><span id="t3a_5043" class="t s3_5043">, Vol.1-4-21, Vol.1-8-29 </span>
<span id="t3b_5043" class="t s1_5043">numeric underflow exception (#U)</span><span id="t3c_5043" class="t s3_5043">, Vol.1-4-22, Vol.1-8-29 </span>
<span id="t3d_5043" class="t s1_5043">stack overflow or underflow </span>
<span id="t3e_5043" class="t s1_5043">exception (#IS)</span><span id="t3f_5043" class="t s3_5043">, Vol.1-8-27 </span>
<span id="t3g_5043" class="t s1_5043">MASKMOVDQU instruction</span><span id="t3h_5043" class="t s3_5043">, Vol.1-11-12, Vol.1-11-25, Vol.2-4-42 </span>
<span id="t3i_5043" class="t s1_5043">MASKMOVQ instruction</span><span id="t3j_5043" class="t s3_5043">, Vol.1-10-12, Vol.1-11-25 </span>
<span id="t3k_5043" class="t s1_5043">Masks, exception-flags </span>
<span id="t3l_5043" class="t s1_5043">MXCSR register</span><span id="t3m_5043" class="t s3_5043">, Vol.1-10-4 </span>
<span id="t3n_5043" class="t s1_5043">x87 FPU control word</span><span id="t3o_5043" class="t s3_5043">, Vol.1-8-7 </span>
<span id="t3p_5043" class="t s1_5043">MAXPD instruction</span><span id="t3q_5043" class="t s3_5043">, Vol.1-11-6 </span>
<span id="t3r_5043" class="t s1_5043">MAXPD- Maximum of Packed Double-Precision Floating-Point Values</span><span id="t3s_5043" class="t s3_5043">, </span>
<span id="t3t_5043" class="t s3_5043">Vol.2-4-12 </span>
<span id="t3u_5043" class="t s1_5043">MAXPS instruction</span><span id="t3v_5043" class="t s3_5043">, Vol.1-10-8 </span>
<span id="t3w_5043" class="t s1_5043">MAXPS- Maximum of Packed Single-Precision Floating-Point Values</span><span id="t3x_5043" class="t s3_5043">, </span>
<span id="t3y_5043" class="t s3_5043">Vol.2-4-15 </span>
<span id="t3z_5043" class="t s1_5043">MAXSD instruction</span><span id="t40_5043" class="t s3_5043">, Vol.1-11-6 </span>
<span id="t41_5043" class="t s1_5043">MAXSD- Return Maximum Scalar Double-Precision Floating-Point Value</span><span id="t42_5043" class="t s3_5043">, </span>
<span id="t43_5043" class="t s3_5043">Vol.1-15-3, Vol.2-4-18 </span>
<span id="t44_5043" class="t s1_5043">MAXSS instruction</span><span id="t45_5043" class="t s3_5043">, Vol.1-10-9 </span>
<span id="t46_5043" class="t s1_5043">MAXSS- Return Maximum Scalar Single-Precision Floating-Point Value</span><span id="t47_5043" class="t s3_5043">, </span>
<span id="t48_5043" class="t s3_5043">Vol.2-4-20 </span>
<span id="t49_5043" class="t s1_5043">MCA flag, CPUID instruction</span><span id="t4a_5043" class="t s3_5043">, Vol.3-16-19 </span>
<span id="t4b_5043" class="t s1_5043">MCE flag, CPUID instruction</span><span id="t4c_5043" class="t s3_5043">, Vol.3-16-19 </span>
<span id="t4d_5043" class="t s1_5043">MCE (machine-check enable) flag </span>
<span id="t4e_5043" class="t s1_5043">CR4 control register</span><span id="t4f_5043" class="t s3_5043">, Vol.3-2-18, Vol.1-23-18 </span>
<span id="t4g_5043" class="t s1_5043">MDA (message destination address) </span>
<span id="t4h_5043" class="t s1_5043">local APIC</span><span id="t4i_5043" class="t s3_5043">, Vol.3-11-23 </span>
<span id="t4j_5043" class="t s1_5043">measured environment</span><span id="t4k_5043" class="t s3_5043">, Vol.1-6-1 </span>
<span id="t4l_5043" class="t s1_5043">Measured Launched Environment</span><span id="t4m_5043" class="t s3_5043">, Vol.1-6-1, Vol.1-6-25 </span>
<span id="t4n_5043" class="t s1_5043">Memory</span><span id="t4o_5043" class="t s3_5043">, Vol.3-12-1 </span>
<span id="t4p_5043" class="t s1_5043">flat memory model</span><span id="t4q_5043" class="t s3_5043">, Vol.1-3-7 </span>
<span id="t4r_5043" class="t s1_5043">management registers</span><span id="t4s_5043" class="t s3_5043">, Vol.1-3-4 </span>
<span id="t4t_5043" class="t s1_5043">memory type range registers (MTRRs)</span><span id="t4u_5043" class="t s3_5043">, Vol.1-3-4 </span>
<span id="t4v_5043" class="t s1_5043">modes of operation</span><span id="t4w_5043" class="t s3_5043">, Vol.1-3-9 </span>
<span id="t4x_5043" class="t s1_5043">organization</span><span id="t4y_5043" class="t s3_5043">, Vol.1-3-6, Vol.1-3-7 </span>
<span id="t4z_5043" class="t s1_5043">physical</span><span id="t50_5043" class="t s3_5043">, Vol.1-3-6 </span>
<span id="t51_5043" class="t s1_5043">real address mode memory model</span><span id="t52_5043" class="t s3_5043">, Vol.1-3-7, Vol.1-3-8 </span>
<span id="t53_5043" class="t s1_5043">segmented memory model</span><span id="t54_5043" class="t s3_5043">, Vol.1-3-7 </span>
<span id="t55_5043" class="t s1_5043">virtual-8086 mode memory model</span><span id="t56_5043" class="t s3_5043">, Vol.1-3-7, Vol.1-3-8 </span>
<span id="t57_5043" class="t s1_5043">Memory management </span>
<span id="t58_5043" class="t s1_5043">introduction to</span><span id="t59_5043" class="t s3_5043">, Vol.3-2-6 </span>
<span id="t5a_5043" class="t s1_5043">overview</span><span id="t5b_5043" class="t s3_5043">, Vol.3-3-1 </span>
<span id="t5c_5043" class="t s1_5043">paging</span><span id="t5d_5043" class="t s3_5043">, Vol.3-3-1, Vol.3-3-2 </span>
<span id="t5e_5043" class="t s1_5043">registers</span><span id="t5f_5043" class="t s3_5043">, Vol.3-2-11 </span>
<span id="t5g_5043" class="t s1_5043">segments</span><span id="t5h_5043" class="t s3_5043">, Vol.3-3-1, Vol.3-3-2, Vol.3-3-7 </span>
<span id="t5i_5043" class="t s1_5043">Memory operands </span>
<span id="t5j_5043" class="t s1_5043">64-bit mode</span><span id="t5k_5043" class="t s3_5043">, Vol.1-3-21 </span>
<span id="t5l_5043" class="t s1_5043">legacy modes</span><span id="t5m_5043" class="t s3_5043">, Vol.1-3-21 </span>
<span id="t5n_5043" class="t s1_5043">Memory ordering </span>
<span id="t5o_5043" class="t s1_5043">in IA-32 processors</span><span id="t5p_5043" class="t s3_5043">, Vol.1-23-34 </span>
<span id="t5q_5043" class="t s1_5043">overview</span><span id="t5r_5043" class="t s3_5043">, Vol.3-9-6 </span>
<span id="t5s_5043" class="t s1_5043">processor ordering</span><span id="t5t_5043" class="t s3_5043">, Vol.3-9-6 </span>
<span id="t5u_5043" class="t s1_5043">strengthening or weakening</span><span id="t5v_5043" class="t s3_5043">, Vol.3-9-16 </span>
<span id="t5w_5043" class="t s1_5043">write ordering</span><span id="t5x_5043" class="t s3_5043">, Vol.3-9-6 </span>
<span id="t5y_5043" class="t s1_5043">Memory type range registers (see MTRRs) </span>
<span id="t5z_5043" class="t s1_5043">Memory types </span>
<span id="t60_5043" class="t s1_5043">caching methods, defined</span><span id="t61_5043" class="t s3_5043">, Vol.3-12-6 </span>
<span id="t62_5043" class="t s1_5043">choosing</span><span id="t63_5043" class="t s3_5043">, Vol.3-12-8 </span>
<span id="t64_5043" class="t s1_5043">MTRR types</span><span id="t65_5043" class="t s3_5043">, Vol.3-12-21 </span>
<span id="t66_5043" class="t s1_5043">selecting for Pentium III and Pentium 4 processors</span><span id="t67_5043" class="t s3_5043">, Vol.3-12-15 </span>
<span id="t68_5043" class="t s1_5043">selecting for Pentium Pro and Pentium II processors</span><span id="t69_5043" class="t s3_5043">, Vol.3-12-14 </span>
<span id="t6a_5043" class="t s1_5043">UC (strong uncacheable)</span><span id="t6b_5043" class="t s3_5043">, Vol.3-12-6 </span>
<span id="t6c_5043" class="t s1_5043">UC- (uncacheable)</span><span id="t6d_5043" class="t s3_5043">, Vol.3-12-6 </span>
<span id="t6e_5043" class="t s1_5043">WB (write back)</span><span id="t6f_5043" class="t s3_5043">, Vol.3-12-7 </span>
<span id="t6g_5043" class="t s1_5043">WC (write combining)</span><span id="t6h_5043" class="t s3_5043">, Vol.3-12-7 </span>
<span id="t6i_5043" class="t s1_5043">WP (write protected)</span><span id="t6j_5043" class="t s3_5043">, Vol.3-12-7 </span>
<span id="t6k_5043" class="t s1_5043">writing values across pages with different memory types</span><span id="t6l_5043" class="t s3_5043">, Vol.3-12-16 </span>
<span id="t6m_5043" class="t s1_5043">WT (write through)</span><span id="t6n_5043" class="t s3_5043">, Vol.3-12-7 </span>
<span id="t6o_5043" class="t s1_5043">Memory-mapped I/O</span><span id="t6p_5043" class="t s3_5043">, Vol.1-19-2 </span>
<span id="t6q_5043" class="t s1_5043">MemTypeGet() function</span><span id="t6r_5043" class="t s3_5043">, Vol.3-12-29 </span>
<span id="t6s_5043" class="t s1_5043">MemTypeSet() function</span><span id="t6t_5043" class="t s3_5043">, Vol.3-12-31 </span>
<span id="t6u_5043" class="t s1_5043">MESI cache protocol</span><span id="t6v_5043" class="t s3_5043">, Vol.3-12-5, Vol.3-12-9 </span>
<span id="t6w_5043" class="t s1_5043">Message address register</span><span id="t6x_5043" class="t s3_5043">, Vol.3-11-34 </span>
<span id="t6y_5043" class="t s1_5043">Message data register format</span><span id="t6z_5043" class="t s3_5043">, Vol.3-11-35 </span>
<span id="t70_5043" class="t s1_5043">Message signalled interrupts </span>
<span id="t71_5043" class="t s1_5043">message address register</span><span id="t72_5043" class="t s3_5043">, Vol.3-11-34 </span>
<span id="t73_5043" class="t s1_5043">message data register format</span><span id="t74_5043" class="t s3_5043">, Vol.3-11-34 </span>
<span id="t75_5043" class="t s1_5043">MFENCE instruction</span><span id="t76_5043" class="t s3_5043">, Vol.1-11-12, Vol.1-11-25, Vol.2-4-22, Vol.3-2-16, </span>
<span id="t77_5043" class="t s3_5043">Vol.3-9-7, Vol.3-9-16, Vol.3-9-17, Vol.3-9-18 </span>
<span id="t78_5043" class="t s1_5043">Microarchitecture </span>
<span id="t79_5043" class="t s1_5043">(see Intel NetBurst microarchitecture) </span>
<span id="t7a_5043" class="t s1_5043">(see P6 family microarchitecture) </span>
<span id="t7b_5043" class="t s1_5043">Microcode update facilities </span>
<span id="t7c_5043" class="t s1_5043">authenticating an update</span><span id="t7d_5043" class="t s3_5043">, Vol.3-10-37 </span>
<span id="t7e_5043" class="t s1_5043">BIOS responsibilities</span><span id="t7f_5043" class="t s3_5043">, Vol.3-10-38 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
