<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml OK_imager.twx OK_imager.ncd -o OK_imager.twr OK_imager.pcf -ucf
OK_imager1.ucf

</twCmdLine><twDesign>OK_imager.ncd</twDesign><twDesignPath>OK_imager.ncd</twDesignPath><twPCF>OK_imager.pcf</twPCF><twPcfPath>OK_imager.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_okHostClk&quot; = PERIOD &quot;okHostClk&quot; 9.92 ns HIGH 50%;" ScopeName="">TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.580" period="9.920" constraintValue="4.960" deviceLimit="2.670" physResource="hostIF/dcm0/CLKIN" logResource="hostIF/dcm0/CLKIN" locationPin="DCM_X0Y3.CLKIN" clockNet="hostIF/dcm0_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.580" period="9.920" constraintValue="4.960" deviceLimit="2.670" physResource="hostIF/dcm0/CLKIN" logResource="hostIF/dcm0/CLKIN" locationPin="DCM_X0Y3.CLKIN" clockNet="hostIF/dcm0_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="5.920" period="9.920" constraintValue="9.920" deviceLimit="4.000" freqLimit="250.000" physResource="hostIF/dcm0/CLKIN" logResource="hostIF/dcm0/CLKIN" locationPin="DCM_X0Y3.CLKIN" clockNet="hostIF/dcm0_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>195</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>163</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.839</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trigOut6A/trighold_8 (SLICE_X26Y32.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.161</twSlack><twSrc BELType="FF">trigOut6A/captrig1</twSrc><twDest BELType="FF">trigOut6A/trighold_8</twDest><twTotPathDel>5.975</twTotPathDel><twClkSkew dest = "0.534" src = "0.363">-0.171</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trigOut6A/captrig1</twSrc><twDest BELType='FF'>trigOut6A/trighold_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg</twSrcClk><twPathDel><twSite>SLICE_X27Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>trigOut6A/captrig1</twComp><twBEL>trigOut6A/captrig1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y38.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.290</twDelInfo><twComp>trigOut6A/captrig1</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trigOut6A/captrig1_PWR_1_o_equal_9_o</twComp><twBEL>trigOut6A/Mxor_captrig1_PWR_1_o_equal_9_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.683</twDelInfo><twComp>trigOut6A/captrig1_PWR_1_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trigOut6A/trighold&lt;11&gt;</twComp><twBEL>trigOut6A/trighold_8</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>4.973</twRouteDel><twTotDel>5.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.333</twSlack><twSrc BELType="FF">trigOut6A/captrig0</twSrc><twDest BELType="FF">trigOut6A/trighold_8</twDest><twTotPathDel>4.803</twTotPathDel><twClkSkew dest = "0.534" src = "0.363">-0.171</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trigOut6A/captrig0</twSrc><twDest BELType='FF'>trigOut6A/trighold_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg</twSrcClk><twPathDel><twSite>SLICE_X27Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>trigOut6A/captrig1</twComp><twBEL>trigOut6A/captrig0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.118</twDelInfo><twComp>trigOut6A/captrig0</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trigOut6A/captrig1_PWR_1_o_equal_9_o</twComp><twBEL>trigOut6A/Mxor_captrig1_PWR_1_o_equal_9_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.683</twDelInfo><twComp>trigOut6A/captrig1_PWR_1_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trigOut6A/trighold&lt;11&gt;</twComp><twBEL>trigOut6A/trighold_8</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>3.801</twRouteDel><twTotDel>4.803</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trigOut6A/trighold_10 (SLICE_X26Y32.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.205</twSlack><twSrc BELType="FF">trigOut6A/captrig1</twSrc><twDest BELType="FF">trigOut6A/trighold_10</twDest><twTotPathDel>5.931</twTotPathDel><twClkSkew dest = "0.534" src = "0.363">-0.171</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trigOut6A/captrig1</twSrc><twDest BELType='FF'>trigOut6A/trighold_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg</twSrcClk><twPathDel><twSite>SLICE_X27Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>trigOut6A/captrig1</twComp><twBEL>trigOut6A/captrig1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y38.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.290</twDelInfo><twComp>trigOut6A/captrig1</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trigOut6A/captrig1_PWR_1_o_equal_9_o</twComp><twBEL>trigOut6A/Mxor_captrig1_PWR_1_o_equal_9_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.683</twDelInfo><twComp>trigOut6A/captrig1_PWR_1_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>trigOut6A/trighold&lt;11&gt;</twComp><twBEL>trigOut6A/trighold_10</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>4.973</twRouteDel><twTotDel>5.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.377</twSlack><twSrc BELType="FF">trigOut6A/captrig0</twSrc><twDest BELType="FF">trigOut6A/trighold_10</twDest><twTotPathDel>4.759</twTotPathDel><twClkSkew dest = "0.534" src = "0.363">-0.171</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trigOut6A/captrig0</twSrc><twDest BELType='FF'>trigOut6A/trighold_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg</twSrcClk><twPathDel><twSite>SLICE_X27Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>trigOut6A/captrig1</twComp><twBEL>trigOut6A/captrig0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.118</twDelInfo><twComp>trigOut6A/captrig0</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trigOut6A/captrig1_PWR_1_o_equal_9_o</twComp><twBEL>trigOut6A/Mxor_captrig1_PWR_1_o_equal_9_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.683</twDelInfo><twComp>trigOut6A/captrig1_PWR_1_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>trigOut6A/trighold&lt;11&gt;</twComp><twBEL>trigOut6A/trighold_10</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>3.801</twRouteDel><twTotDel>4.759</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trigOut6A/trighold_11 (SLICE_X26Y32.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.208</twSlack><twSrc BELType="FF">trigOut6A/captrig1</twSrc><twDest BELType="FF">trigOut6A/trighold_11</twDest><twTotPathDel>5.928</twTotPathDel><twClkSkew dest = "0.534" src = "0.363">-0.171</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trigOut6A/captrig1</twSrc><twDest BELType='FF'>trigOut6A/trighold_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg</twSrcClk><twPathDel><twSite>SLICE_X27Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>trigOut6A/captrig1</twComp><twBEL>trigOut6A/captrig1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y38.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.290</twDelInfo><twComp>trigOut6A/captrig1</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trigOut6A/captrig1_PWR_1_o_equal_9_o</twComp><twBEL>trigOut6A/Mxor_captrig1_PWR_1_o_equal_9_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.683</twDelInfo><twComp>trigOut6A/captrig1_PWR_1_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>trigOut6A/trighold&lt;11&gt;</twComp><twBEL>trigOut6A/trighold_11</twBEL></twPathDel><twLogDel>0.955</twLogDel><twRouteDel>4.973</twRouteDel><twTotDel>5.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.380</twSlack><twSrc BELType="FF">trigOut6A/captrig0</twSrc><twDest BELType="FF">trigOut6A/trighold_11</twDest><twTotPathDel>4.756</twTotPathDel><twClkSkew dest = "0.534" src = "0.363">-0.171</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trigOut6A/captrig0</twSrc><twDest BELType='FF'>trigOut6A/trighold_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg</twSrcClk><twPathDel><twSite>SLICE_X27Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>trigOut6A/captrig1</twComp><twBEL>trigOut6A/captrig0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.118</twDelInfo><twComp>trigOut6A/captrig0</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trigOut6A/captrig1_PWR_1_o_equal_9_o</twComp><twBEL>trigOut6A/Mxor_captrig1_PWR_1_o_equal_9_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.683</twDelInfo><twComp>trigOut6A/captrig1_PWR_1_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>trigOut6A/trighold&lt;11&gt;</twComp><twBEL>trigOut6A/trighold_11</twBEL></twPathDel><twLogDel>0.955</twLogDel><twRouteDel>3.801</twRouteDel><twTotDel>4.756</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trigOut6A/eptrig_23 (SLICE_X37Y35.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.118</twSlack><twSrc BELType="FF">trigOut6A/captrig0</twSrc><twDest BELType="FF">trigOut6A/eptrig_23</twDest><twTotPathDel>1.180</twTotPathDel><twClkSkew dest = "1.192" src = "0.130">-1.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trigOut6A/captrig0</twSrc><twDest BELType='FF'>trigOut6A/eptrig_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg</twSrcClk><twPathDel><twSite>SLICE_X27Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>trigOut6A/captrig1</twComp><twBEL>trigOut6A/captrig0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">0.767</twDelInfo><twComp>trigOut6A/captrig0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y35.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>trigOut6A/eptrig&lt;24&gt;</twComp><twBEL>trigOut6A/Mmux_eptrig[31]_ep_trigger[31]_mux_13_OUT161</twBEL><twBEL>trigOut6A/eptrig_23</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.767</twRouteDel><twTotDel>1.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trigOut6A/trighold_16 (SLICE_X38Y36.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.140</twSlack><twSrc BELType="FF">trigOut6A/eptrig_16</twSrc><twDest BELType="FF">trigOut6A/trighold_16</twDest><twTotPathDel>0.999</twTotPathDel><twClkSkew dest = "0.981" src = "0.122">-0.859</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trigOut6A/eptrig_16</twSrc><twDest BELType='FF'>trigOut6A/trighold_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg</twSrcClk><twPathDel><twSite>SLICE_X27Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>trigOut6A/eptrig&lt;16&gt;</twComp><twBEL>trigOut6A/eptrig_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y36.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.760</twDelInfo><twComp>trigOut6A/eptrig&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y36.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>trigOut6A/trighold&lt;19&gt;</twComp><twBEL>trigOut6A/trighold_16</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.760</twRouteDel><twTotDel>0.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trigOut6A/eptrig_24 (SLICE_X37Y35.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.146</twSlack><twSrc BELType="FF">trigOut6A/captrig0</twSrc><twDest BELType="FF">trigOut6A/eptrig_24</twDest><twTotPathDel>1.208</twTotPathDel><twClkSkew dest = "1.192" src = "0.130">-1.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trigOut6A/captrig0</twSrc><twDest BELType='FF'>trigOut6A/eptrig_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg</twSrcClk><twPathDel><twSite>SLICE_X27Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>trigOut6A/captrig1</twComp><twBEL>trigOut6A/captrig0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">0.795</twDelInfo><twComp>trigOut6A/captrig0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y35.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>trigOut6A/eptrig&lt;24&gt;</twComp><twBEL>trigOut6A/Mmux_eptrig[31]_ep_trigger[31]_mux_13_OUT171</twBEL><twBEL>trigOut6A/eptrig_24</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.795</twRouteDel><twTotDel>1.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="29"><twPinLimitBanner>Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="30" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="u_mem_if/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="u_mem_if/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="u_mem_if/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="31" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="u_mem_if/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="u_mem_if/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="u_mem_if/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="32" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="DCM_SP_CLKHS/CLKIN" logResource="DCM_SP_CLKHS/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="DCM_SP_CLKHS_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_okHostClk&quot; = PERIOD &quot;okHostClk&quot; 9.92 ns HIGH 50%;" ScopeName="">TS_hostIF_dcm0_clk0 = PERIOD TIMEGRP &quot;hostIF_dcm0_clk0&quot; TS_okHostClk PHASE         -0.93 ns HIGH 50%;</twConstName><twItemCnt>37674</twItemCnt><twErrCntSetup>16</twErrCntSetup><twErrCntEndPt>16</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8374</twEndPtCnt><twPathErrCnt>115</twPathErrCnt><twMinPer>11.569</twMinPer></twConstHead><twPathRptBanner iPaths="102" iCriticalPaths="22" sType="EndPoint">Paths for end point hostIF/core0/core0/hi_dataout_15 (SLICE_X26Y39.C6), 102 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.649</twSlack><twSrc BELType="RAM">fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">hostIF/core0/core0/hi_dataout_15</twDest><twTotPathDel>11.392</twTotPathDel><twClkSkew dest = "0.602" src = "0.644">0.042</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>hostIF/core0/core0/hi_dataout_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X3Y4.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>RAMB16_X3Y4.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.765</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y53.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.284</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46</twBEL><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y46.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>dout_buf&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y46.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>okEHx&lt;146&gt;</twComp><twBEL>pipeA0/Mmux_okEH&lt;31:0&gt;71</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>okEHx&lt;145&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>okEH&lt;15&gt;</twComp><twBEL>wireOR/okEH&lt;80&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y39.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>okEH&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>hostIF/okCH&lt;18&gt;</twComp><twBEL>hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;15&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>hostIF/core0/N62</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>hostIF/okCH&lt;18&gt;</twComp><twBEL>hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;15&gt;</twBEL><twBEL>hostIF/core0/core0/hi_dataout_15</twBEL></twPathDel><twLogDel>3.988</twLogDel><twRouteDel>7.404</twRouteDel><twTotDel>11.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.633</twSlack><twSrc BELType="RAM">fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">hostIF/core0/core0/hi_dataout_15</twDest><twTotPathDel>11.367</twTotPathDel><twClkSkew dest = "0.602" src = "0.653">0.051</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>hostIF/core0/core0/hi_dataout_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X3Y6.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>RAMB16_X3Y6.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.740</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y53.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.284</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46</twBEL><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y46.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>dout_buf&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y46.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>okEHx&lt;146&gt;</twComp><twBEL>pipeA0/Mmux_okEH&lt;31:0&gt;71</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>okEHx&lt;145&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>okEH&lt;15&gt;</twComp><twBEL>wireOR/okEH&lt;80&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y39.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>okEH&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>hostIF/okCH&lt;18&gt;</twComp><twBEL>hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;15&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>hostIF/core0/N62</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>hostIF/okCH&lt;18&gt;</twComp><twBEL>hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;15&gt;</twBEL><twBEL>hostIF/core0/core0/hi_dataout_15</twBEL></twPathDel><twLogDel>3.988</twLogDel><twRouteDel>7.379</twRouteDel><twTotDel>11.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.444</twSlack><twSrc BELType="RAM">fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">hostIF/core0/core0/hi_dataout_15</twDest><twTotPathDel>11.205</twTotPathDel><twClkSkew dest = "0.602" src = "0.626">0.024</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>hostIF/core0/core0/hi_dataout_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X3Y8.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>RAMB16_X3Y8.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y53.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.284</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46</twBEL><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y46.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>dout_buf&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y46.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>okEHx&lt;146&gt;</twComp><twBEL>pipeA0/Mmux_okEH&lt;31:0&gt;71</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>okEHx&lt;145&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>okEH&lt;15&gt;</twComp><twBEL>wireOR/okEH&lt;80&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y39.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>okEH&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>hostIF/okCH&lt;18&gt;</twComp><twBEL>hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;15&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>hostIF/core0/N62</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>hostIF/okCH&lt;18&gt;</twComp><twBEL>hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;15&gt;</twBEL><twBEL>hostIF/core0/core0/hi_dataout_15</twBEL></twPathDel><twLogDel>3.988</twLogDel><twRouteDel>7.217</twRouteDel><twTotDel>11.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="103" iCriticalPaths="8" sType="EndPoint">Paths for end point hostIF/core0/core0/hi_dataout_20 (SLICE_X42Y41.B4), 103 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.381</twSlack><twSrc BELType="RAM">fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">hostIF/core0/core0/hi_dataout_20</twDest><twTotPathDel>11.103</twTotPathDel><twClkSkew dest = "0.581" src = "0.644">0.063</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>hostIF/core0/core0/hi_dataout_20</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X3Y4.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>RAMB16_X3Y4.DOB5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.216</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.ram_doutb&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1012</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1012</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.476</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1012</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y56.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_712</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_412</twBEL><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y47.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>dout_buf&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;15&gt;</twComp><twBEL>pipeA0/Mmux_okEH&lt;31:0&gt;131</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>okEHx&lt;150&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>wire24/wirehold&lt;23&gt;</twComp><twBEL>wireOR/okEH&lt;85&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>okEH&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>hostIF/okCH&lt;23&gt;</twComp><twBEL>hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;20&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>hostIF/core0/N90</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>hostIF/okCH&lt;23&gt;</twComp><twBEL>hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;20&gt;</twBEL><twBEL>hostIF/core0/core0/hi_dataout_20</twBEL></twPathDel><twLogDel>3.869</twLogDel><twRouteDel>7.234</twRouteDel><twTotDel>11.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.907</twSlack><twSrc BELType="RAM">fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">hostIF/core0/core0/hi_dataout_20</twDest><twTotPathDel>10.620</twTotPathDel><twClkSkew dest = "0.581" src = "0.653">0.072</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>hostIF/core0/core0/hi_dataout_20</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X3Y6.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>RAMB16_X3Y6.DOB5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.733</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.ram_doutb&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1012</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1012</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.476</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1012</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y56.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_712</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_412</twBEL><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y47.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>dout_buf&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;15&gt;</twComp><twBEL>pipeA0/Mmux_okEH&lt;31:0&gt;131</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>okEHx&lt;150&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>wire24/wirehold&lt;23&gt;</twComp><twBEL>wireOR/okEH&lt;85&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>okEH&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>hostIF/okCH&lt;23&gt;</twComp><twBEL>hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;20&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>hostIF/core0/N90</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>hostIF/okCH&lt;23&gt;</twComp><twBEL>hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;20&gt;</twBEL><twBEL>hostIF/core0/core0/hi_dataout_20</twBEL></twPathDel><twLogDel>3.869</twLogDel><twRouteDel>6.751</twRouteDel><twTotDel>10.620</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.830</twSlack><twSrc BELType="RAM">fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">hostIF/core0/core0/hi_dataout_20</twDest><twTotPathDel>10.577</twTotPathDel><twClkSkew dest = "0.581" src = "0.619">0.038</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>hostIF/core0/core0/hi_dataout_20</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X3Y10.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>RAMB16_X3Y10.DOB5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.ram_doutb&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1012</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1012</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.476</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1012</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y56.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_712</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_412</twBEL><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y47.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>dout_buf&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;15&gt;</twComp><twBEL>pipeA0/Mmux_okEH&lt;31:0&gt;131</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>okEHx&lt;150&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>wire24/wirehold&lt;23&gt;</twComp><twBEL>wireOR/okEH&lt;85&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>okEH&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>hostIF/okCH&lt;23&gt;</twComp><twBEL>hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;20&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>hostIF/core0/N90</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>hostIF/okCH&lt;23&gt;</twComp><twBEL>hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;20&gt;</twBEL><twBEL>hostIF/core0/core0/hi_dataout_20</twBEL></twPathDel><twLogDel>3.869</twLogDel><twRouteDel>6.708</twRouteDel><twTotDel>10.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="102" iCriticalPaths="13" sType="EndPoint">Paths for end point hostIF/core0/core0/hi_dataout_16 (SLICE_X30Y38.A5), 102 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.127</twSlack><twSrc BELType="FF">fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0</twSrc><twDest BELType="FF">hostIF/core0/core0/hi_dataout_16</twDest><twTotPathDel>10.887</twTotPathDel><twClkSkew dest = "0.288" src = "0.313">0.025</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0</twSrc><twDest BELType='FF'>hostIF/core0/core0/hi_dataout_16</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X37Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>SLICE_X37Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;0&gt;</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y17.A2</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">3.075</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y49.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.707</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y49.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47</twBEL><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>dout_buf&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>okEHx&lt;146&gt;</twComp><twBEL>pipeA0/Mmux_okEH&lt;31:0&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y38.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>okEHx&lt;146&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trigOut6A/captrig1_PWR_1_o_equal_9_o</twComp><twBEL>wireOR/okEH&lt;81&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>okEH&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>hostIF/okCH&lt;19&gt;</twComp><twBEL>hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;16&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>hostIF/core0/N60</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>hostIF/okCH&lt;19&gt;</twComp><twBEL>hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;16&gt;</twBEL><twBEL>hostIF/core0/core0/hi_dataout_16</twBEL></twPathDel><twLogDel>2.227</twLogDel><twRouteDel>8.660</twRouteDel><twTotDel>10.887</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.052</twSlack><twSrc BELType="RAM">fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">hostIF/core0/core0/hi_dataout_16</twDest><twTotPathDel>10.776</twTotPathDel><twClkSkew dest = "0.583" src = "0.644">0.061</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>hostIF/core0/core0/hi_dataout_16</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X3Y4.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>RAMB16_X3Y4.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y17.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.ram_doutb&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y49.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.707</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y49.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47</twBEL><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>dout_buf&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>okEHx&lt;146&gt;</twComp><twBEL>pipeA0/Mmux_okEH&lt;31:0&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y38.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>okEHx&lt;146&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trigOut6A/captrig1_PWR_1_o_equal_9_o</twComp><twBEL>wireOR/okEH&lt;81&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>okEH&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>hostIF/okCH&lt;19&gt;</twComp><twBEL>hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;16&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>hostIF/core0/N60</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>hostIF/okCH&lt;19&gt;</twComp><twBEL>hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;16&gt;</twBEL><twBEL>hostIF/core0/core0/hi_dataout_16</twBEL></twPathDel><twLogDel>3.897</twLogDel><twRouteDel>6.879</twRouteDel><twTotDel>10.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.955</twSlack><twSrc BELType="RAM">fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">hostIF/core0/core0/hi_dataout_16</twDest><twTotPathDel>10.670</twTotPathDel><twClkSkew dest = "0.583" src = "0.653">0.070</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>hostIF/core0/core0/hi_dataout_16</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X3Y6.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>RAMB16_X3Y6.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.ram_doutb&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y49.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.707</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y49.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77</twComp><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47</twBEL><twBEL>fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>dout_buf&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>okEHx&lt;146&gt;</twComp><twBEL>pipeA0/Mmux_okEH&lt;31:0&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y38.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>okEHx&lt;146&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trigOut6A/captrig1_PWR_1_o_equal_9_o</twComp><twBEL>wireOR/okEH&lt;81&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>okEH&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>hostIF/okCH&lt;19&gt;</twComp><twBEL>hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;16&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>hostIF/core0/N60</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>hostIF/okCH&lt;19&gt;</twComp><twBEL>hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;16&gt;</twBEL><twBEL>hostIF/core0/core0/hi_dataout_16</twBEL></twPathDel><twLogDel>3.897</twLogDel><twRouteDel>6.773</twRouteDel><twTotDel>10.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_hostIF_dcm0_clk0 = PERIOD TIMEGRP &quot;hostIF_dcm0_clk0&quot; TS_okHostClk PHASE
        -0.93 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostIF/core0/core0/a0/pc0/stack_ram_low_RAMA (SLICE_X48Y88.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">hostIF/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twSrc><twDest BELType="RAM">hostIF/core0/core0/a0/pc0/stack_ram_low_RAMA</twDest><twTotPathDel>0.313</twTotPathDel><twClkSkew dest = "0.064" src = "0.061">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hostIF/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twSrc><twDest BELType='RAM'>hostIF/core0/core0/a0/pc0/stack_ram_low_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.990">okClk</twSrcClk><twPathDel><twSite>SLICE_X46Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hostIF/core0/core0/a0/pc0/KCPSM6_STACK0</twComp><twBEL>hostIF/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.408</twDelInfo><twComp>hostIF/core0/core0/a0/pc0/stack_pointer&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>hostIF/core0/core0/a0/pc0/KCPSM6_STACK_RAM0</twComp><twBEL>hostIF/core0/core0/a0/pc0/stack_ram_low_RAMA</twBEL></twPathDel><twLogDel>-0.095</twLogDel><twRouteDel>0.408</twRouteDel><twTotDel>0.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>-30.4</twPctLog><twPctRoute>130.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostIF/core0/core0/a0/pc0/stack_ram_low_RAMA_D1 (SLICE_X48Y88.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">hostIF/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twSrc><twDest BELType="RAM">hostIF/core0/core0/a0/pc0/stack_ram_low_RAMA_D1</twDest><twTotPathDel>0.313</twTotPathDel><twClkSkew dest = "0.064" src = "0.061">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hostIF/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twSrc><twDest BELType='RAM'>hostIF/core0/core0/a0/pc0/stack_ram_low_RAMA_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.990">okClk</twSrcClk><twPathDel><twSite>SLICE_X46Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hostIF/core0/core0/a0/pc0/KCPSM6_STACK0</twComp><twBEL>hostIF/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.408</twDelInfo><twComp>hostIF/core0/core0/a0/pc0/stack_pointer&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>hostIF/core0/core0/a0/pc0/KCPSM6_STACK_RAM0</twComp><twBEL>hostIF/core0/core0/a0/pc0/stack_ram_low_RAMA_D1</twBEL></twPathDel><twLogDel>-0.095</twLogDel><twRouteDel>0.408</twRouteDel><twTotDel>0.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>-30.4</twPctLog><twPctRoute>130.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostIF/core0/core0/a0/pc0/stack_ram_low_RAMB (SLICE_X48Y88.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">hostIF/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twSrc><twDest BELType="RAM">hostIF/core0/core0/a0/pc0/stack_ram_low_RAMB</twDest><twTotPathDel>0.313</twTotPathDel><twClkSkew dest = "0.064" src = "0.061">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hostIF/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twSrc><twDest BELType='RAM'>hostIF/core0/core0/a0/pc0/stack_ram_low_RAMB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.990">okClk</twSrcClk><twPathDel><twSite>SLICE_X46Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hostIF/core0/core0/a0/pc0/KCPSM6_STACK0</twComp><twBEL>hostIF/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.408</twDelInfo><twComp>hostIF/core0/core0/a0/pc0/stack_pointer&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>hostIF/core0/core0/a0/pc0/KCPSM6_STACK_RAM0</twComp><twBEL>hostIF/core0/core0/a0/pc0/stack_ram_low_RAMB</twBEL></twPathDel><twLogDel>-0.095</twLogDel><twRouteDel>0.408</twRouteDel><twTotDel>0.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>-30.4</twPctLog><twPctRoute>130.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_hostIF_dcm0_clk0 = PERIOD TIMEGRP &quot;hostIF_dcm0_clk0&quot; TS_okHostClk PHASE
        -0.93 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.350" period="9.920" constraintValue="9.920" deviceLimit="3.570" freqLimit="280.112" physResource="hostIF/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA" logResource="hostIF/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA" locationPin="RAMB16_X3Y44.CLKA" clockNet="okClk"/><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.350" period="9.920" constraintValue="9.920" deviceLimit="3.570" freqLimit="280.112" physResource="hostIF/core0/core0/r0/CLKA" logResource="hostIF/core0/core0/r0/CLKA" locationPin="RAMB16_X1Y44.CLKA" clockNet="okClk"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.350" period="9.920" constraintValue="9.920" deviceLimit="3.570" freqLimit="280.112" physResource="hostIF/core0/core0/r0/CLKB" logResource="hostIF/core0/core0/r0/CLKB" locationPin="RAMB16_X1Y44.CLKB" clockNet="okClk"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_CLK_HS = PERIOD TIMEGRP &quot;CLK_HS&quot; TS_okSysClk HIGH 50%;</twConstName><twItemCnt>4353</twItemCnt><twErrCntSetup>54</twErrCntSetup><twErrCntEndPt>54</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1049</twEndPtCnt><twPathErrCnt>177</twPathErrCnt><twMinPer>261.750</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X6Y51.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-10.070</twSlack><twSrc BELType="CPU">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>4.645</twTotPathDel><twClkSkew dest = "0.017" src = "5.335">5.318</twClkSkew><twDelConst>0.400</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.507</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>MCB_X0Y1.P4CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="89.600">c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P4EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>c3_p1_rd_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p2_en</twComp><twBEL>fifo_mem_rst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>fifo_mem_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y51.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>2.837</twLogDel><twRouteDel>1.808</twRouteDel><twTotDel>4.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="90.000">CLK_HS_BUFG</twDestClk><twPctLog>61.1</twPctLog><twPctRoute>38.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.632</twSlack><twSrc BELType="FF">ROImager_inst/FSMIND1_i</twSrc><twDest BELType="FF">fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>3.394</twTotPathDel><twClkSkew dest = "2.679" src = "3.184">0.505</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="3.820" fPhaseErr="0.523" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">2.469</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ROImager_inst/FSMIND1_i</twSrc><twDest BELType='FF'>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ROImager_inst/FSMIND1_i</twComp><twBEL>ROImager_inst/FSMIND1_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.964</twDelInfo><twComp>ROImager_inst/FSMIND1_i</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p2_en</twComp><twBEL>fifo_mem_rst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>fifo_mem_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y51.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>2.302</twRouteDel><twTotDel>3.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_HS_BUFG</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (SLICE_X29Y57.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.932</twSlack><twSrc BELType="FF">fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType="FF">fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4</twDest><twTotPathDel>1.500</twTotPathDel><twClkSkew dest = "0.012" src = "5.337">5.325</twClkSkew><twDelConst>0.400</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.507</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType='FF'>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="89.600">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X31Y57.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y57.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;6&gt;</twComp><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.868</twRouteDel><twTotDel>1.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="90.000">CLK_HS_BUFG</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (SLICE_X31Y55.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.711</twSlack><twSrc BELType="FF">fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType="FF">fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twDest><twTotPathDel>1.255</twTotPathDel><twClkSkew dest = "-0.012" src = "5.337">5.349</twClkSkew><twDelConst>0.400</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.507</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType='FF'>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="89.600">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X31Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;9&gt;</twComp><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.711</twRouteDel><twTotDel>1.255</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="90.000">CLK_HS_BUFG</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_HS = PERIOD TIMEGRP &quot;CLK_HS&quot; TS_okSysClk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X6Y51.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.755</twSlack><twSrc BELType="FF">ROImager_inst/FSMIND1_i</twSrc><twDest BELType="FF">fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>1.777</twTotPathDel><twClkSkew dest = "1.240" src = "1.177">-0.063</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="3.820" fPhaseErr="0.523" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">2.469</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ROImager_inst/FSMIND1_i</twSrc><twDest BELType='FF'>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>ROImager_inst/FSMIND1_i</twComp><twBEL>ROImager_inst/FSMIND1_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>ROImager_inst/FSMIND1_i</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p2_en</twComp><twBEL>fifo_mem_rst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>fifo_mem_rst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y51.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.105</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>0.542</twLogDel><twRouteDel>1.235</twRouteDel><twTotDel>1.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK_HS_BUFG</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>9.277</twSlack><twSrc BELType="CPU">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>2.165</twTotPathDel><twClkSkew dest = "0.259" src = "1.878">1.619</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.507</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>MCB_X0Y1.P4CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="96.000">c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P4EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>c3_p1_rd_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p2_en</twComp><twBEL>fifo_mem_rst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>fifo_mem_rst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y51.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.105</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>0.913</twRouteDel><twTotDel>2.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="90.000">CLK_HS_BUFG</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1 (SLICE_X40Y107.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.112</twSlack><twSrc BELType="FF">ROImager_inst/STREAM</twSrc><twDest BELType="FF">FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1</twDest><twTotPathDel>2.610</twTotPathDel><twClkSkew dest = "1.196" src = "1.167">-0.029</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="3.820" fPhaseErr="0.523" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">2.469</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ROImager_inst/STREAM</twSrc><twDest BELType='FF'>FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ROImager_inst/STREAM</twComp><twBEL>ROImager_inst/STREAM</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y107.A5</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twFalling">2.222</twDelInfo><twComp>ROImager_inst/STREAM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;4&gt;</twComp><twBEL>FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1_dpot</twBEL><twBEL>FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>2.222</twRouteDel><twTotDel>2.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK_HS_BUFG</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (SLICE_X40Y107.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.125</twSlack><twSrc BELType="FF">ROImager_inst/STREAM</twSrc><twDest BELType="FF">FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3</twDest><twTotPathDel>2.623</twTotPathDel><twClkSkew dest = "1.196" src = "1.167">-0.029</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="3.820" fPhaseErr="0.523" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">2.469</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ROImager_inst/STREAM</twSrc><twDest BELType='FF'>FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ROImager_inst/STREAM</twComp><twBEL>ROImager_inst/STREAM</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y107.C5</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twFalling">2.235</twDelInfo><twComp>ROImager_inst/STREAM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;4&gt;</twComp><twBEL>FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3_dpot</twBEL><twBEL>FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>2.235</twRouteDel><twTotDel>2.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK_HS_BUFG</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="79"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_HS = PERIOD TIMEGRP &quot;CLK_HS&quot; TS_okSysClk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y51.CLKAWRCLK" clockNet="CLK_HS_BUFG"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X2Y51.CLKBRDCLK" clockNet="CLK_HS_BUFG"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y46.CLKA" clockNet="CLK_HS_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="83" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_CLK_HS180 = PERIOD TIMEGRP &quot;CLK_HS180&quot; TS_okSysClk PHASE 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="84"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_HS180 = PERIOD TIMEGRP &quot;CLK_HS180&quot; TS_okSysClk PHASE 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="85" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="CLK_HS180_BUFG/I0" logResource="CLK_HS180_BUFG/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="CLK_HS180"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tockper" slack="7.960" period="10.000" constraintValue="10.000" deviceLimit="2.040" freqLimit="490.196" physResource="CLKM_OBUF/CLK1" logResource="ODDR2_inst_1/CK1" locationPin="OLOGIC_X26Y118.CLK1" clockNet="CLK_HS180_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="87" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_sys_clkDV = PERIOD TIMEGRP &quot;sys_clkDV&quot; TS_okSysClk * 3 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clkDV = PERIOD TIMEGRP &quot;sys_clkDV&quot; TS_okSysClk * 3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="14.000" period="30.000" constraintValue="15.000" deviceLimit="8.000" physResource="DCM_SP_inst/CLKIN" logResource="DCM_SP_inst/CLKIN" locationPin="DCM_X0Y6.CLKIN" clockNet="sys_clkDV_BUFG"/><twPinLimit anchorID="90" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="14.000" period="30.000" constraintValue="15.000" deviceLimit="8.000" physResource="DCM_SP_inst/CLKIN" logResource="DCM_SP_inst/CLKIN" locationPin="DCM_X0Y6.CLKIN" clockNet="sys_clkDV_BUFG"/><twPinLimit anchorID="91" type="MAXPERIOD" name="Tdcmper_CLKFX" slack="20.000" period="180.000" constraintValue="180.000" deviceLimit="200.000" freqLimit="5.000" physResource="DCM_SP_inst/CLKFX" logResource="DCM_SP_inst/CLKFX" locationPin="DCM_X0Y6.CLKFX" clockNet="CLKMPRE_int"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_u_mem_if_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;u_mem_if_memc3_infrastructure_inst_clk_2x_0&quot; TS_okSysClk / 6.25 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="93"><twPinLimitBanner>Component Switching Limit Checks: TS_u_mem_if_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;u_mem_if_memc3_infrastructure_inst_clk_2x_0&quot; TS_okSysClk / 6.25 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="94" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="u_mem_if/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="95" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_okSysClk /         0.78125 HIGH 50%;</twConstName><twItemCnt>24201</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1603</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.029</twMinPer></twConstHead><twPathRptBanner iPaths="124" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 (SLICE_X10Y83.CE), 124 paths
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.771</twSlack><twSrc BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42</twSrc><twDest BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twDest><twTotPathDel>8.866</twTotPathDel><twClkSkew dest = "0.295" src = "0.315">0.020</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42</twSrc><twDest BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X2Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mem_if/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y86.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.337</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y86.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>N43</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1045&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1045</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1545_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1545_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1545_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>6.215</twRouteDel><twTotDel>8.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">u_mem_if/c3_mcb_drp_clk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.371</twSlack><twSrc BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twDest><twTotPathDel>8.233</twTotPathDel><twClkSkew dest = "0.611" src = "0.664">0.053</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X7Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mem_if/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y86.D3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.799</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y86.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>N43</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1045&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1045</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1545_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1545_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1545_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twBEL></twPathDel><twLogDel>2.556</twLogDel><twRouteDel>5.677</twRouteDel><twTotDel>8.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">u_mem_if/c3_mcb_drp_clk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.743</twSlack><twSrc BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twDest><twTotPathDel>7.852</twTotPathDel><twClkSkew dest = "0.611" src = "0.673">0.062</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X10Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mem_if/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y86.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y86.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>N43</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1045&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1045</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1545_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1545_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1545_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>5.201</twRouteDel><twTotDel>7.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">u_mem_if/c3_mcb_drp_clk</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="124" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 (SLICE_X10Y83.CE), 124 paths
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.815</twSlack><twSrc BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42</twSrc><twDest BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twDest><twTotPathDel>8.822</twTotPathDel><twClkSkew dest = "0.295" src = "0.315">0.020</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42</twSrc><twDest BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X2Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mem_if/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y86.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.337</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y86.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>N43</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1045&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1045</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1545_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1545_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1545_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twBEL></twPathDel><twLogDel>2.607</twLogDel><twRouteDel>6.215</twRouteDel><twTotDel>8.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">u_mem_if/c3_mcb_drp_clk</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.415</twSlack><twSrc BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twDest><twTotPathDel>8.189</twTotPathDel><twClkSkew dest = "0.611" src = "0.664">0.053</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X7Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mem_if/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y86.D3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.799</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y86.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>N43</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1045&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1045</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1545_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1545_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1545_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twBEL></twPathDel><twLogDel>2.512</twLogDel><twRouteDel>5.677</twRouteDel><twTotDel>8.189</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">u_mem_if/c3_mcb_drp_clk</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.787</twSlack><twSrc BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twDest><twTotPathDel>7.808</twTotPathDel><twClkSkew dest = "0.611" src = "0.673">0.062</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X10Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mem_if/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y86.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y86.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>N43</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1045&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1045</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1545_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N33</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1545_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1545_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twBEL></twPathDel><twLogDel>2.607</twLogDel><twRouteDel>5.201</twRouteDel><twTotDel>7.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">u_mem_if/c3_mcb_drp_clk</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO (IODELAY_X0Y5.INC), 3 paths
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.866</twSlack><twSrc BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twSrc><twDest BELType="OTHER">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twDest><twTotPathDel>8.821</twTotPathDel><twClkSkew dest = "0.771" src = "0.741">-0.030</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twSrc><twDest BELType='OTHER'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mem_if/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_ZIO_IODRP_CS11</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.INC</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.221</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.CLK</twSite><twDelType>Tiodcck_CS</twDelType><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>7.885</twRouteDel><twTotDel>8.821</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">u_mem_if/c3_mcb_drp_clk</twDestClk><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.048</twSlack><twSrc BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twSrc><twDest BELType="OTHER">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twDest><twTotPathDel>8.639</twTotPathDel><twClkSkew dest = "0.771" src = "0.741">-0.030</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twSrc><twDest BELType='OTHER'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mem_if/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_ZIO_IODRP_CS11</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.INC</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.221</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.CLK</twSite><twDelType>Tiodcck_CS</twDelType><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>7.703</twRouteDel><twTotDel>8.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">u_mem_if/c3_mcb_drp_clk</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.655</twSlack><twSrc BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS</twSrc><twDest BELType="OTHER">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twDest><twTotPathDel>8.015</twTotPathDel><twClkSkew dest = "0.771" src = "0.758">-0.013</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS</twSrc><twDest BELType='OTHER'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mem_if/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y70.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_ZIO_IODRP_CS11</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.INC</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.221</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.CLK</twSite><twDelType>Tiodcck_CS</twDelType><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twBEL></twPathDel><twLogDel>0.841</twLogDel><twRouteDel>7.174</twRouteDel><twTotDel>8.015</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">u_mem_if/c3_mcb_drp_clk</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_okSysClk /
        0.78125 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X20Y78.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.395</twSlack><twSrc BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twSrc><twDest BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twDest><twTotPathDel>0.395</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twSrc><twDest BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">u_mem_if/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.074</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y78.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result&lt;4&gt;1</twBEL><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.074</twRouteDel><twTotDel>0.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">u_mem_if/c3_mcb_drp_clk</twDestClk><twPctLog>81.3</twPctLog><twPctRoute>18.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (SLICE_X21Y86.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2</twSrc><twDest BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2</twSrc><twDest BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">u_mem_if/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y86.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt&lt;2&gt;</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y86.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y86.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt&lt;2&gt;</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_pre_sysrst_cnt_xor&lt;3&gt;11</twBEL><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">u_mem_if/c3_mcb_drp_clk</twDestClk><twPctLog>87.2</twPctLog><twPctRoute>12.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase (SLICE_X16Y71.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.414</twSlack><twSrc BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twSrc><twDest BELType="FF">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twDest><twTotPathDel>0.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twSrc><twDest BELType='FF'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">u_mem_if/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y71.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.024</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y71.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/Mmux_state[2]_AddressPhase_MUX_26_o11</twBEL><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.024</twRouteDel><twTotDel>0.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">u_mem_if/c3_mcb_drp_clk</twDestClk><twPctLog>94.2</twPctLog><twPctRoute>5.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="120"><twPinLimitBanner>Component Switching Limit Checks: TS_u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_okSysClk /
        0.78125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="121" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="u_mem_if/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="u_mem_if/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="u_mem_if/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="122" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="u_mem_if/c3_mcb_drp_clk"/><twPinLimit anchorID="123" type="MINPERIOD" name="Tcp" slack="12.320" period="12.800" constraintValue="12.800" deviceLimit="0.480" freqLimit="2083.333" physResource="u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;/CLK" logResource="u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK" locationPin="SLICE_X6Y75.CLK" clockNet="u_mem_if/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="124" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_u_mem_if_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;u_mem_if_memc3_infrastructure_inst_clk_2x_180&quot; TS_okSysClk / 6.25         PHASE 0.8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="125"><twPinLimitBanner>Component Switching Limit Checks: TS_u_mem_if_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;u_mem_if_memc3_infrastructure_inst_clk_2x_180&quot; TS_okSysClk / 6.25
        PHASE 0.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="126" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="u_mem_if/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="127" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_u_mem_if_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;u_mem_if_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk / 1.5625         HIGH 50%;</twConstName><twItemCnt>6272</twItemCnt><twErrCntSetup>9</twErrCntSetup><twErrCntEndPt>9</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1138</twEndPtCnt><twPathErrCnt>13</twPathErrCnt><twMinPer>13.960</twMinPer></twConstHead><twPathRptBanner iPaths="56" iCriticalPaths="3" sType="EndPoint">Paths for end point mem_controller/state_FSM_FFd3_1 (SLICE_X13Y59.AX), 56 paths
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.862</twSlack><twSrc BELType="FF">ROImager_inst/FSMIND1_i</twSrc><twDest BELType="FF">mem_controller/state_FSM_FFd3_1</twDest><twTotPathDel>2.123</twTotPathDel><twClkSkew dest = "1.905" src = "0.262">-1.643</twClkSkew><twDelConst>0.800</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="3.819" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">2.182</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ROImager_inst/FSMIND1_i</twSrc><twDest BELType='FF'>mem_controller/state_FSM_FFd3_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1260.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>ROImager_inst/FSMIND1_i</twComp><twBEL>ROImager_inst/FSMIND1_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>ROImager_inst/FSMIND1_i</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>mem_controller/state_FSM_FFd3</twComp><twBEL>mem_controller/state_FSM_FFd3-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>mem_controller/state_FSM_FFd3-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>mem_controller/state_FSM_FFd3</twComp><twBEL>mem_controller/state_FSM_FFd3-In12</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>mem_controller/state_FSM_FFd3-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N204</twComp><twBEL>mem_controller/state_FSM_FFd3-In14</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>mem_controller/state_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>mem_controller/state_FSM_FFd3</twComp><twBEL>mem_controller/state_FSM_FFd3_1</twBEL></twPathDel><twLogDel>0.866</twLogDel><twRouteDel>1.257</twRouteDel><twTotDel>2.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1260.800">c3_clk0</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.882</twSlack><twSrc BELType="CPU">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">mem_controller/state_FSM_FFd3_1</twDest><twTotPathDel>7.149</twTotPathDel><twClkSkew dest = "0.633" src = "0.639">0.006</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>mem_controller/state_FSM_FFd3_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.P4CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P4EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.488</twDelInfo><twComp>c3_p1_rd_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_controller/state_FSM_FFd3</twComp><twBEL>mem_controller/state_FSM_FFd3-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>mem_controller/state_FSM_FFd3-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mem_controller/state_FSM_FFd3</twComp><twBEL>mem_controller/state_FSM_FFd3-In12</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>mem_controller/state_FSM_FFd3-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N204</twComp><twBEL>mem_controller/state_FSM_FFd3-In14</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>mem_controller/state_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>mem_controller/state_FSM_FFd3</twComp><twBEL>mem_controller/state_FSM_FFd3_1</twBEL></twPathDel><twLogDel>3.239</twLogDel><twRouteDel>3.910</twRouteDel><twTotDel>7.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">c3_clk0</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.655</twSlack><twSrc BELType="FF">fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">mem_controller/state_FSM_FFd3_1</twDest><twTotPathDel>2.188</twTotPathDel><twClkSkew dest = "1.905" src = "0.263">-1.642</twClkSkew><twDelConst>0.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.469" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.509</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>mem_controller/state_FSM_FFd3_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="70.000">CLK_HS_BUFG</twSrcClk><twPathDel><twSite>SLICE_X19Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>outfifo_empty</twComp><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>outfifo_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>mem_controller/state_FSM_FFd3</twComp><twBEL>mem_controller/state_FSM_FFd3-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>mem_controller/state_FSM_FFd3-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>mem_controller/state_FSM_FFd3</twComp><twBEL>mem_controller/state_FSM_FFd3-In12</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>mem_controller/state_FSM_FFd3-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N204</twComp><twBEL>mem_controller/state_FSM_FFd3-In14</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>mem_controller/state_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>mem_controller/state_FSM_FFd3</twComp><twBEL>mem_controller/state_FSM_FFd3_1</twBEL></twPathDel><twLogDel>0.828</twLogDel><twRouteDel>1.360</twRouteDel><twTotDel>2.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="70.400">c3_clk0</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X6Y50.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.852</twSlack><twSrc BELType="FF">ROImager_inst/FSMIND1_i</twSrc><twDest BELType="FF">fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twTotPathDel>2.117</twTotPathDel><twClkSkew dest = "1.909" src = "0.262">-1.647</twClkSkew><twDelConst>0.800</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="3.819" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">2.182</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ROImager_inst/FSMIND1_i</twSrc><twDest BELType='FF'>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1260.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>ROImager_inst/FSMIND1_i</twComp><twBEL>ROImager_inst/FSMIND1_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>ROImager_inst/FSMIND1_i</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p2_en</twComp><twBEL>fifo_mem_rst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>fifo_mem_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twBEL></twPathDel><twLogDel>0.638</twLogDel><twRouteDel>1.479</twRouteDel><twTotDel>2.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1260.800">c3_clk0</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.356</twSlack><twSrc BELType="CPU">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twTotPathDel>4.915</twTotPathDel><twClkSkew dest = "0.637" src = "0.639">0.002</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twLogLvls>1</twLogLvls><twSrcSite>MCB_X0Y1.P4CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P4EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>c3_p1_rd_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p2_en</twComp><twBEL>fifo_mem_rst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>fifo_mem_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twBEL></twPathDel><twLogDel>2.859</twLogDel><twRouteDel>2.056</twRouteDel><twTotDel>4.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">c3_clk0</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (SLICE_X6Y50.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.811</twSlack><twSrc BELType="FF">ROImager_inst/FSMIND1_i</twSrc><twDest BELType="FF">fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twDest><twTotPathDel>2.076</twTotPathDel><twClkSkew dest = "1.909" src = "0.262">-1.647</twClkSkew><twDelConst>0.800</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="3.819" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">2.182</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ROImager_inst/FSMIND1_i</twSrc><twDest BELType='FF'>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1260.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>ROImager_inst/FSMIND1_i</twComp><twBEL>ROImager_inst/FSMIND1_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>ROImager_inst/FSMIND1_i</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p2_en</twComp><twBEL>fifo_mem_rst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>fifo_mem_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twBEL></twPathDel><twLogDel>0.597</twLogDel><twRouteDel>1.479</twRouteDel><twTotDel>2.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1260.800">c3_clk0</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.345</twSlack><twSrc BELType="CPU">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twDest><twTotPathDel>4.926</twTotPathDel><twClkSkew dest = "0.637" src = "0.639">0.002</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twDest><twLogLvls>1</twLogLvls><twSrcSite>MCB_X0Y1.P4CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P4EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>c3_p1_rd_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p2_en</twComp><twBEL>fifo_mem_rst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>fifo_mem_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twBEL></twPathDel><twLogDel>2.870</twLogDel><twRouteDel>2.056</twRouteDel><twTotDel>4.926</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">c3_clk0</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_mem_if_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;u_mem_if_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk / 1.5625
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4 (SLICE_X20Y68.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4</twSrc><twDest BELType="FF">fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4</twSrc><twDest BELType='FF'>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X20Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;5&gt;</twComp><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y68.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y68.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;5&gt;</twComp><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;4&gt;_rt</twBEL><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">c3_clk0</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3 (SLICE_X20Y68.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3</twSrc><twDest BELType="FF">fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3</twSrc><twDest BELType='FF'>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X20Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;5&gt;</twComp><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y68.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y68.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;5&gt;</twComp><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;_rt</twBEL><twBEL>fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">c3_clk0</twDestClk><twPctLog>81.9</twPctLog><twPctRoute>18.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDBL5), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.398</twSlack><twSrc BELType="FF">mem_controller/c3_p0_cmd_bl_5</twSrc><twDest BELType="CPU">u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.401</twTotPathDel><twClkSkew dest = "0.075" src = "0.072">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_controller/c3_p0_cmd_bl_5</twSrc><twDest BELType='CPU'>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y82.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>mem_controller/c3_p0_cmd_bl&lt;4&gt;</twComp><twBEL>mem_controller/c3_p0_cmd_bl_5</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0CMDBL5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.128</twDelInfo><twComp>mem_controller/c3_p0_cmd_bl&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P0CMDCLK</twSite><twDelType>Tmcbckd_CMDBL</twDelType><twDelInfo twEdge="twFalling">0.035</twDelInfo><twComp>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.273</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">c3_clk0</twDestClk><twPctLog>68.1</twPctLog><twPctRoute>31.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="148"><twPinLimitBanner>Component Switching Limit Checks: TS_u_mem_if_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;u_mem_if_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk / 1.5625
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="149" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y42.CLKB" clockNet="c3_clk0"/><twPinLimit anchorID="150" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y40.CLKB" clockNet="c3_clk0"/><twPinLimit anchorID="151" type="MINPERIOD" name="Tbcper_I" slack="3.734" period="6.400" constraintValue="6.400" deviceLimit="2.666" freqLimit="375.094" physResource="u_mem_if/memc3_infrastructure_inst/U_BUFG_CLK0/I0" logResource="u_mem_if/memc3_infrastructure_inst/U_BUFG_CLK0/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="u_mem_if/memc3_infrastructure_inst/clk0_bufg_in"/></twPinLimitRpt></twConst><twConst anchorID="152" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_CLKMPRE_int = PERIOD TIMEGRP &quot;CLKMPRE_int&quot; TS_sys_clkDV / 0.166666667 HIGH         50%;</twConstName><twItemCnt>111791</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>374</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>18.821</twMinPer></twConstHead><twPathRptBanner iPaths="1554" iCriticalPaths="0" sType="EndPoint">Paths for end point ROImager_inst/Mmult_n01011 (DSP48_X0Y7.A12), 1554 paths
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>161.179</twSlack><twSrc BELType="DSP">ROImager_inst/Mmult_n0101</twSrc><twDest BELType="DSP">ROImager_inst/Mmult_n01011</twDest><twTotPathDel>16.876</twTotPathDel><twClkSkew dest = "0.195" src = "0.199">0.004</twClkSkew><twDelConst>180.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="3.811" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.941</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>ROImager_inst/Mmult_n0101</twSrc><twDest BELType='DSP'>ROImager_inst/Mmult_n01011</twDest><twLogLvls>6</twLogLvls><twSrcSite>DSP48_X0Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>DSP48_X0Y6.P47</twSite><twDelType>Tdspcko_P_A1REG</twDelType><twDelInfo twEdge="twRising">4.572</twDelInfo><twComp>ROImager_inst/Mmult_n0101</twComp><twBEL>ROImager_inst/Mmult_n0101</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.C36</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>ROImager_inst/Mmult_n0101_P47_to_Mmult_n01011</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.P6</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>ROImager_inst/Mmult_n01011</twComp><twBEL>ROImager_inst/Mmult_n01011</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>ROImager_inst/n0101&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_lutdi11</twBEL><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y37.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ROImager_inst/count_mpre&lt;9&gt;</twComp><twBEL>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.933</twDelInfo><twComp>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ROImager_inst/count_mpre&lt;29&gt;</twComp><twBEL>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;29&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.A12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>ROImager_inst/state[7]_GND_57_o_select_56_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.CLK</twSite><twDelType>Tdspdck_A_A1REG</twDelType><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>ROImager_inst/Mmult_n01011</twComp><twBEL>ROImager_inst/Mmult_n01011</twBEL></twPathDel><twLogDel>9.234</twLogDel><twRouteDel>7.642</twRouteDel><twTotDel>16.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="180.000">CLKMPRE_int_BUFG</twDestClk><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>161.179</twSlack><twSrc BELType="DSP">ROImager_inst/Mmult_n0101</twSrc><twDest BELType="DSP">ROImager_inst/Mmult_n01011</twDest><twTotPathDel>16.876</twTotPathDel><twClkSkew dest = "0.195" src = "0.199">0.004</twClkSkew><twDelConst>180.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="3.811" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.941</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>ROImager_inst/Mmult_n0101</twSrc><twDest BELType='DSP'>ROImager_inst/Mmult_n01011</twDest><twLogLvls>6</twLogLvls><twSrcSite>DSP48_X0Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>DSP48_X0Y6.P47</twSite><twDelType>Tdspcko_P_A1REG</twDelType><twDelInfo twEdge="twRising">4.572</twDelInfo><twComp>ROImager_inst/Mmult_n0101</twComp><twBEL>ROImager_inst/Mmult_n0101</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.C39</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>ROImager_inst/Mmult_n0101_P47_to_Mmult_n01011</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.P6</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>ROImager_inst/Mmult_n01011</twComp><twBEL>ROImager_inst/Mmult_n01011</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>ROImager_inst/n0101&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_lutdi11</twBEL><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y37.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ROImager_inst/count_mpre&lt;9&gt;</twComp><twBEL>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.933</twDelInfo><twComp>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ROImager_inst/count_mpre&lt;29&gt;</twComp><twBEL>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;29&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.A12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>ROImager_inst/state[7]_GND_57_o_select_56_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.CLK</twSite><twDelType>Tdspdck_A_A1REG</twDelType><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>ROImager_inst/Mmult_n01011</twComp><twBEL>ROImager_inst/Mmult_n01011</twBEL></twPathDel><twLogDel>9.234</twLogDel><twRouteDel>7.642</twRouteDel><twTotDel>16.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="180.000">CLKMPRE_int_BUFG</twDestClk><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>161.214</twSlack><twSrc BELType="DSP">ROImager_inst/Mmult_n0101</twSrc><twDest BELType="DSP">ROImager_inst/Mmult_n01011</twDest><twTotPathDel>16.841</twTotPathDel><twClkSkew dest = "0.195" src = "0.199">0.004</twClkSkew><twDelConst>180.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="3.811" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.941</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>ROImager_inst/Mmult_n0101</twSrc><twDest BELType='DSP'>ROImager_inst/Mmult_n01011</twDest><twLogLvls>6</twLogLvls><twSrcSite>DSP48_X0Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>DSP48_X0Y6.P18</twSite><twDelType>Tdspcko_P_A1REG</twDelType><twDelInfo twEdge="twRising">4.572</twDelInfo><twComp>ROImager_inst/Mmult_n0101</twComp><twBEL>ROImager_inst/Mmult_n0101</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>ROImager_inst/Mmult_n0101_P18_to_Mmult_n01011</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.P6</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>ROImager_inst/Mmult_n01011</twComp><twBEL>ROImager_inst/Mmult_n01011</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>ROImager_inst/n0101&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_lutdi11</twBEL><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y37.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ROImager_inst/count_mpre&lt;9&gt;</twComp><twBEL>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.933</twDelInfo><twComp>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ROImager_inst/count_mpre&lt;29&gt;</twComp><twBEL>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;29&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.A12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>ROImager_inst/state[7]_GND_57_o_select_56_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.CLK</twSite><twDelType>Tdspdck_A_A1REG</twDelType><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>ROImager_inst/Mmult_n01011</twComp><twBEL>ROImager_inst/Mmult_n01011</twBEL></twPathDel><twLogDel>9.234</twLogDel><twRouteDel>7.607</twRouteDel><twTotDel>16.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="180.000">CLKMPRE_int_BUFG</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1695" iCriticalPaths="0" sType="EndPoint">Paths for end point ROImager_inst/state_FSM_FFd5 (SLICE_X22Y60.D2), 1695 paths
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>161.567</twSlack><twSrc BELType="DSP">ROImager_inst/Mmult_n0101</twSrc><twDest BELType="FF">ROImager_inst/state_FSM_FFd5</twDest><twTotPathDel>16.489</twTotPathDel><twClkSkew dest = "0.637" src = "0.640">0.003</twClkSkew><twDelConst>180.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="3.811" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.941</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>ROImager_inst/Mmult_n0101</twSrc><twDest BELType='FF'>ROImager_inst/state_FSM_FFd5</twDest><twLogLvls>6</twLogLvls><twSrcSite>DSP48_X0Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>DSP48_X0Y6.P47</twSite><twDelType>Tdspcko_P_A1REG</twDelType><twDelInfo twEdge="twRising">4.572</twDelInfo><twComp>ROImager_inst/Mmult_n0101</twComp><twBEL>ROImager_inst/Mmult_n0101</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.C36</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>ROImager_inst/Mmult_n0101_P47_to_Mmult_n01011</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.P6</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>ROImager_inst/Mmult_n01011</twComp><twBEL>ROImager_inst/Mmult_n01011</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>ROImager_inst/n0101&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_lutdi11</twBEL><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y37.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y37.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y37.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp><twBEL>ROImager_inst/state_FSM_FFd5-In2_F</twBEL><twBEL>ROImager_inst/state_FSM_FFd5-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y60.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.846</twDelInfo><twComp>ROImager_inst/state_FSM_FFd5-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>ROImager_inst/state_FSM_FFd5</twComp><twBEL>ROImager_inst/state_FSM_FFd5-In3</twBEL><twBEL>ROImager_inst/state_FSM_FFd5</twBEL></twPathDel><twLogDel>9.320</twLogDel><twRouteDel>7.169</twRouteDel><twTotDel>16.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="180.000">CLKMPRE_int_BUFG</twDestClk><twPctLog>56.5</twPctLog><twPctRoute>43.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>161.567</twSlack><twSrc BELType="DSP">ROImager_inst/Mmult_n0101</twSrc><twDest BELType="FF">ROImager_inst/state_FSM_FFd5</twDest><twTotPathDel>16.489</twTotPathDel><twClkSkew dest = "0.637" src = "0.640">0.003</twClkSkew><twDelConst>180.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="3.811" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.941</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>ROImager_inst/Mmult_n0101</twSrc><twDest BELType='FF'>ROImager_inst/state_FSM_FFd5</twDest><twLogLvls>6</twLogLvls><twSrcSite>DSP48_X0Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>DSP48_X0Y6.P47</twSite><twDelType>Tdspcko_P_A1REG</twDelType><twDelInfo twEdge="twRising">4.572</twDelInfo><twComp>ROImager_inst/Mmult_n0101</twComp><twBEL>ROImager_inst/Mmult_n0101</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.C39</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>ROImager_inst/Mmult_n0101_P47_to_Mmult_n01011</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.P6</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>ROImager_inst/Mmult_n01011</twComp><twBEL>ROImager_inst/Mmult_n01011</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>ROImager_inst/n0101&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_lutdi11</twBEL><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y37.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y37.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y37.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp><twBEL>ROImager_inst/state_FSM_FFd5-In2_F</twBEL><twBEL>ROImager_inst/state_FSM_FFd5-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y60.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.846</twDelInfo><twComp>ROImager_inst/state_FSM_FFd5-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>ROImager_inst/state_FSM_FFd5</twComp><twBEL>ROImager_inst/state_FSM_FFd5-In3</twBEL><twBEL>ROImager_inst/state_FSM_FFd5</twBEL></twPathDel><twLogDel>9.320</twLogDel><twRouteDel>7.169</twRouteDel><twTotDel>16.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="180.000">CLKMPRE_int_BUFG</twDestClk><twPctLog>56.5</twPctLog><twPctRoute>43.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>161.602</twSlack><twSrc BELType="DSP">ROImager_inst/Mmult_n0101</twSrc><twDest BELType="FF">ROImager_inst/state_FSM_FFd5</twDest><twTotPathDel>16.454</twTotPathDel><twClkSkew dest = "0.637" src = "0.640">0.003</twClkSkew><twDelConst>180.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="3.811" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.941</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>ROImager_inst/Mmult_n0101</twSrc><twDest BELType='FF'>ROImager_inst/state_FSM_FFd5</twDest><twLogLvls>6</twLogLvls><twSrcSite>DSP48_X0Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>DSP48_X0Y6.P18</twSite><twDelType>Tdspcko_P_A1REG</twDelType><twDelInfo twEdge="twRising">4.572</twDelInfo><twComp>ROImager_inst/Mmult_n0101</twComp><twBEL>ROImager_inst/Mmult_n0101</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>ROImager_inst/Mmult_n0101_P18_to_Mmult_n01011</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.P6</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>ROImager_inst/Mmult_n01011</twComp><twBEL>ROImager_inst/Mmult_n01011</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>ROImager_inst/n0101&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_lutdi11</twBEL><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y37.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y37.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y37.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp><twBEL>ROImager_inst/state_FSM_FFd5-In2_F</twBEL><twBEL>ROImager_inst/state_FSM_FFd5-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y60.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.846</twDelInfo><twComp>ROImager_inst/state_FSM_FFd5-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>ROImager_inst/state_FSM_FFd5</twComp><twBEL>ROImager_inst/state_FSM_FFd5-In3</twBEL><twBEL>ROImager_inst/state_FSM_FFd5</twBEL></twPathDel><twLogDel>9.320</twLogDel><twRouteDel>7.134</twRouteDel><twTotDel>16.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="180.000">CLKMPRE_int_BUFG</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1556" iCriticalPaths="0" sType="EndPoint">Paths for end point ROImager_inst/Mmult_n01011 (DSP48_X0Y7.A14), 1556 paths
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>161.620</twSlack><twSrc BELType="DSP">ROImager_inst/Mmult_n0101</twSrc><twDest BELType="DSP">ROImager_inst/Mmult_n01011</twDest><twTotPathDel>16.435</twTotPathDel><twClkSkew dest = "0.195" src = "0.199">0.004</twClkSkew><twDelConst>180.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="3.811" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.941</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>ROImager_inst/Mmult_n0101</twSrc><twDest BELType='DSP'>ROImager_inst/Mmult_n01011</twDest><twLogLvls>6</twLogLvls><twSrcSite>DSP48_X0Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>DSP48_X0Y6.P47</twSite><twDelType>Tdspcko_P_A1REG</twDelType><twDelInfo twEdge="twRising">4.572</twDelInfo><twComp>ROImager_inst/Mmult_n0101</twComp><twBEL>ROImager_inst/Mmult_n0101</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.C36</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>ROImager_inst/Mmult_n0101_P47_to_Mmult_n01011</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.P6</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>ROImager_inst/Mmult_n01011</twComp><twBEL>ROImager_inst/Mmult_n01011</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>ROImager_inst/n0101&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_lutdi11</twBEL><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y37.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ROImager_inst/count_mpre&lt;9&gt;</twComp><twBEL>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y37.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ROImager_inst/count_mpre&lt;31&gt;</twComp><twBEL>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>ROImager_inst/state[7]_GND_57_o_select_56_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.CLK</twSite><twDelType>Tdspdck_A_A1REG</twDelType><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>ROImager_inst/Mmult_n01011</twComp><twBEL>ROImager_inst/Mmult_n01011</twBEL></twPathDel><twLogDel>9.234</twLogDel><twRouteDel>7.201</twRouteDel><twTotDel>16.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="180.000">CLKMPRE_int_BUFG</twDestClk><twPctLog>56.2</twPctLog><twPctRoute>43.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>161.620</twSlack><twSrc BELType="DSP">ROImager_inst/Mmult_n0101</twSrc><twDest BELType="DSP">ROImager_inst/Mmult_n01011</twDest><twTotPathDel>16.435</twTotPathDel><twClkSkew dest = "0.195" src = "0.199">0.004</twClkSkew><twDelConst>180.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="3.811" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.941</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>ROImager_inst/Mmult_n0101</twSrc><twDest BELType='DSP'>ROImager_inst/Mmult_n01011</twDest><twLogLvls>6</twLogLvls><twSrcSite>DSP48_X0Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>DSP48_X0Y6.P47</twSite><twDelType>Tdspcko_P_A1REG</twDelType><twDelInfo twEdge="twRising">4.572</twDelInfo><twComp>ROImager_inst/Mmult_n0101</twComp><twBEL>ROImager_inst/Mmult_n0101</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.C39</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>ROImager_inst/Mmult_n0101_P47_to_Mmult_n01011</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.P6</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>ROImager_inst/Mmult_n01011</twComp><twBEL>ROImager_inst/Mmult_n01011</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>ROImager_inst/n0101&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_lutdi11</twBEL><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y37.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ROImager_inst/count_mpre&lt;9&gt;</twComp><twBEL>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y37.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ROImager_inst/count_mpre&lt;31&gt;</twComp><twBEL>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>ROImager_inst/state[7]_GND_57_o_select_56_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.CLK</twSite><twDelType>Tdspdck_A_A1REG</twDelType><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>ROImager_inst/Mmult_n01011</twComp><twBEL>ROImager_inst/Mmult_n01011</twBEL></twPathDel><twLogDel>9.234</twLogDel><twRouteDel>7.201</twRouteDel><twTotDel>16.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="180.000">CLKMPRE_int_BUFG</twDestClk><twPctLog>56.2</twPctLog><twPctRoute>43.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>161.655</twSlack><twSrc BELType="DSP">ROImager_inst/Mmult_n0101</twSrc><twDest BELType="DSP">ROImager_inst/Mmult_n01011</twDest><twTotPathDel>16.400</twTotPathDel><twClkSkew dest = "0.195" src = "0.199">0.004</twClkSkew><twDelConst>180.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="3.811" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.941</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>ROImager_inst/Mmult_n0101</twSrc><twDest BELType='DSP'>ROImager_inst/Mmult_n01011</twDest><twLogLvls>6</twLogLvls><twSrcSite>DSP48_X0Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>DSP48_X0Y6.P18</twSite><twDelType>Tdspcko_P_A1REG</twDelType><twDelInfo twEdge="twRising">4.572</twDelInfo><twComp>ROImager_inst/Mmult_n0101</twComp><twBEL>ROImager_inst/Mmult_n0101</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>ROImager_inst/Mmult_n0101_P18_to_Mmult_n01011</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.P6</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>ROImager_inst/Mmult_n01011</twComp><twBEL>ROImager_inst/Mmult_n01011</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>ROImager_inst/n0101&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_lutdi11</twBEL><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y37.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp><twBEL>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ROImager_inst/Mcompar_n0020_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ROImager_inst/count_mpre&lt;9&gt;</twComp><twBEL>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y37.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ROImager_inst/count_mpre&lt;31&gt;</twComp><twBEL>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>ROImager_inst/state[7]_GND_57_o_select_56_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.CLK</twSite><twDelType>Tdspdck_A_A1REG</twDelType><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>ROImager_inst/Mmult_n01011</twComp><twBEL>ROImager_inst/Mmult_n01011</twBEL></twPathDel><twLogDel>9.234</twLogDel><twRouteDel>7.166</twRouteDel><twTotDel>16.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="180.000">CLKMPRE_int_BUFG</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLKMPRE_int = PERIOD TIMEGRP &quot;CLKMPRE_int&quot; TS_sys_clkDV / 0.166666667 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ROImager_inst/count_mpre_7 (SLICE_X8Y32.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">ROImager_inst/count_mpre_7</twSrc><twDest BELType="FF">ROImager_inst/count_mpre_7</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ROImager_inst/count_mpre_7</twSrc><twDest BELType='FF'>ROImager_inst/count_mpre_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="180.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ROImager_inst/count_mpre&lt;9&gt;</twComp><twBEL>ROImager_inst/count_mpre_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>ROImager_inst/count_mpre&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y32.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>ROImager_inst/count_mpre&lt;9&gt;</twComp><twBEL>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;7&gt;1</twBEL><twBEL>ROImager_inst/count_mpre_7</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="180.000">CLKMPRE_int_BUFG</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ROImager_inst/count_subsc_8 (SLICE_X32Y61.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.430</twSlack><twSrc BELType="FF">ROImager_inst/count_subsc_8</twSrc><twDest BELType="FF">ROImager_inst/count_subsc_8</twDest><twTotPathDel>0.430</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ROImager_inst/count_subsc_8</twSrc><twDest BELType='FF'>ROImager_inst/count_subsc_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="180.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>SLICE_X32Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ROImager_inst/count_subsc&lt;8&gt;</twComp><twBEL>ROImager_inst/count_subsc_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y61.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.040</twDelInfo><twComp>ROImager_inst/count_subsc&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>ROImager_inst/count_subsc&lt;8&gt;</twComp><twBEL>ROImager_inst/state_state[7]_count_subsc[31]_select_53_OUT&lt;8&gt;1</twBEL><twBEL>ROImager_inst/count_subsc_8</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.040</twRouteDel><twTotDel>0.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="180.000">CLKMPRE_int_BUFG</twDestClk><twPctLog>90.7</twPctLog><twPctRoute>9.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ROImager_inst/count_mpre_6 (SLICE_X7Y31.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.444</twSlack><twSrc BELType="FF">ROImager_inst/count_mpre_6</twSrc><twDest BELType="FF">ROImager_inst/count_mpre_6</twDest><twTotPathDel>0.444</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ROImager_inst/count_mpre_6</twSrc><twDest BELType='FF'>ROImager_inst/count_mpre_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="180.000">CLKMPRE_int_BUFG</twSrcClk><twPathDel><twSite>SLICE_X7Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ROImager_inst/count_mpre&lt;6&gt;</twComp><twBEL>ROImager_inst/count_mpre_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>ROImager_inst/count_mpre&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>ROImager_inst/count_mpre&lt;6&gt;</twComp><twBEL>ROImager_inst/state_state[7]_GND_57_o_select_56_OUT&lt;6&gt;1</twBEL><twBEL>ROImager_inst/count_mpre_6</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="180.000">CLKMPRE_int_BUFG</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="177"><twPinLimitBanner>Component Switching Limit Checks: TS_CLKMPRE_int = PERIOD TIMEGRP &quot;CLKMPRE_int&quot; TS_sys_clkDV / 0.166666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="178" type="MINPERIOD" name="Tbcper_I" slack="177.334" period="180.000" constraintValue="180.000" deviceLimit="2.666" freqLimit="375.094" physResource="CLKMPRE_int_BUFG/I0" logResource="CLKMPRE_int_BUFG/I0" locationPin="BUFGMUX_X2Y10.I0" clockNet="CLKMPRE_int"/><twPinLimit anchorID="179" type="MINPERIOD" name="Tockper" slack="177.960" period="180.000" constraintValue="180.000" deviceLimit="2.040" freqLimit="490.196" physResource="CLKMPRE_OBUF/CLK1" logResource="ODDR2_CLKMPRE_IO/CK1" locationPin="OLOGIC_X13Y116.CLK1" clockNet="CLKMPRE_int_BUFG"/><twPinLimit anchorID="180" type="MINPERIOD" name="Tcp" slack="179.520" period="180.000" constraintValue="180.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ROImager_inst/OK_PIXRES_GLOB/CLK" logResource="ROImager_inst/OK_PIXRES_GLOB/CK" locationPin="SLICE_X6Y87.CLK" clockNet="CLKMPRE_int_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="181" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_CLKMPRE_int180 = PERIOD TIMEGRP &quot;CLKMPRE_int180&quot; TS_sys_clkDV / 0.166666667         PHASE 90 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="182"><twPinLimitBanner>Component Switching Limit Checks: TS_CLKMPRE_int180 = PERIOD TIMEGRP &quot;CLKMPRE_int180&quot; TS_sys_clkDV / 0.166666667
        PHASE 90 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="183" type="MINPERIOD" name="Tbcper_I" slack="177.334" period="180.000" constraintValue="180.000" deviceLimit="2.666" freqLimit="375.094" physResource="CLKMPRE_int180_BUFG/I0" logResource="CLKMPRE_int180_BUFG/I0" locationPin="BUFGMUX_X3Y5.I0" clockNet="CLKMPRE_int180"/><twPinLimit anchorID="184" type="MINPERIOD" name="Tockper" slack="177.751" period="180.000" constraintValue="180.000" deviceLimit="2.249" freqLimit="444.642" physResource="CLKMPRE_OBUF/CLK0" logResource="ODDR2_CLKMPRE_IO/CK0" locationPin="OLOGIC_X13Y116.CLK0" clockNet="CLKMPRE_int180_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="185" twConstType="OFFSETINDELAY" ><twConstHead uID="13"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE &quot;okUH[0]&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.838</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostIF/iob_regs[15].regin0 (ILOGIC_X25Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twConstOffIn anchorID="187" twDataPathType="twDataPathMaxDelay"><twSlack>0.162</twSlack><twSrc BELType="PAD">okUHU&lt;15&gt;</twSrc><twDest BELType="FF">hostIF/iob_regs[15].regin0</twDest><twClkDel>2.790</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/okHC&lt;20&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;15&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;15&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[15].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA20.PAD</twSrcSite><twPathDel><twSite>AA20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;15&gt;</twComp><twBEL>okUHU&lt;15&gt;</twBEL><twBEL>hostIF/iob_regs[15].iobf0/IBUF</twBEL><twBEL>ProtoComp284.IMUX.10</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>hostIF/iobf0_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>hostIF/okHC&lt;20&gt;</twComp><twBEL>ProtoComp291.D2OFFBYP_SRC.9</twBEL><twBEL>hostIF/iob_regs[15].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[15].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.099</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">1.903</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.515</twLogDel><twRouteDel>6.305</twRouteDel><twTotDel>2.790</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostIF/iob_regs[16].regin0 (ILOGIC_X23Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twConstOffIn anchorID="189" twDataPathType="twDataPathMaxDelay"><twSlack>0.162</twSlack><twSrc BELType="PAD">okUHU&lt;16&gt;</twSrc><twDest BELType="FF">hostIF/iob_regs[16].regin0</twDest><twClkDel>2.790</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/okHC&lt;21&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;16&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;16&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[16].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>T16.PAD</twSrcSite><twPathDel><twSite>T16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;16&gt;</twComp><twBEL>okUHU&lt;16&gt;</twBEL><twBEL>hostIF/iob_regs[16].iobf0/IBUF</twBEL><twBEL>ProtoComp284.IMUX.13</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X23Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>hostIF/iobf0_o&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X23Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>hostIF/okHC&lt;21&gt;</twComp><twBEL>ProtoComp291.D2OFFBYP_SRC.12</twBEL><twBEL>hostIF/iob_regs[16].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[16].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.099</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X23Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">1.903</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.515</twLogDel><twRouteDel>6.305</twRouteDel><twTotDel>2.790</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostIF/iob_regs[25].regin0 (ILOGIC_X19Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="190"><twConstOffIn anchorID="191" twDataPathType="twDataPathMaxDelay"><twSlack>0.162</twSlack><twSrc BELType="PAD">okUHU&lt;25&gt;</twSrc><twDest BELType="FF">hostIF/iob_regs[25].regin0</twDest><twClkDel>2.790</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/okHC&lt;30&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;25&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;25&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[25].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y17.PAD</twSrcSite><twPathDel><twSite>Y17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;25&gt;</twComp><twBEL>okUHU&lt;25&gt;</twBEL><twBEL>hostIF/iob_regs[25].iobf0/IBUF</twBEL><twBEL>ProtoComp284.IMUX.16</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X19Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>hostIF/iobf0_o&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X19Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>hostIF/okHC&lt;30&gt;</twComp><twBEL>ProtoComp291.D2OFFBYP_SRC.15</twBEL><twBEL>hostIF/iob_regs[25].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[25].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.099</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X19Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">1.903</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.515</twLogDel><twRouteDel>6.305</twRouteDel><twTotDel>2.790</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostIF/iob_regs[28].regin0 (ILOGIC_X7Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="192"><twConstOffIn anchorID="193" twDataPathType="twDataPathMinDelay"><twSlack>2.123</twSlack><twSrc BELType="PAD">okUHU&lt;28&gt;</twSrc><twDest BELType="FF">hostIF/iob_regs[28].regin0</twDest><twClkDel>1.884</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/okHC&lt;33&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;28&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;28&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[28].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;28&gt;</twComp><twBEL>okUHU&lt;28&gt;</twBEL><twBEL>hostIF/iob_regs[28].iobf0/IBUF</twBEL><twBEL>ProtoComp284.IMUX.21</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X7Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>hostIF/iobf0_o&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X7Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>hostIF/okHC&lt;33&gt;</twComp><twBEL>ProtoComp291.D2OFFBYP_SRC.20</twBEL><twBEL>hostIF/iob_regs[28].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[28].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.076</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X7Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.156</twLogDel><twRouteDel>3.040</twRouteDel><twTotDel>1.884</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostIF/iob_regs[29].regin0 (ILOGIC_X16Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstOffIn anchorID="195" twDataPathType="twDataPathMinDelay"><twSlack>2.143</twSlack><twSrc BELType="PAD">okUHU&lt;29&gt;</twSrc><twDest BELType="FF">hostIF/iob_regs[29].regin0</twDest><twClkDel>1.864</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/okHC&lt;34&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;29&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;29&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[29].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB15.PAD</twSrcSite><twPathDel><twSite>AB15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;29&gt;</twComp><twBEL>okUHU&lt;29&gt;</twBEL><twBEL>hostIF/iob_regs[29].iobf0/IBUF</twBEL><twBEL>ProtoComp284.IMUX.22</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X16Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>hostIF/iobf0_o&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X16Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>hostIF/okHC&lt;34&gt;</twComp><twBEL>ProtoComp291.D2OFFBYP_SRC.21</twBEL><twBEL>hostIF/iob_regs[29].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[29].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.076</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X16Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.156</twLogDel><twRouteDel>3.020</twRouteDel><twTotDel>1.864</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostIF/iob_regs[18].regin0 (ILOGIC_X23Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstOffIn anchorID="197" twDataPathType="twDataPathMinDelay"><twSlack>2.144</twSlack><twSrc BELType="PAD">okUHU&lt;18&gt;</twSrc><twDest BELType="FF">hostIF/iob_regs[18].regin0</twDest><twClkDel>1.863</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/okHC&lt;23&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;18&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;18&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[18].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U16.PAD</twSrcSite><twPathDel><twSite>U16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;18&gt;</twComp><twBEL>okUHU&lt;18&gt;</twBEL><twBEL>hostIF/iob_regs[18].iobf0/IBUF</twBEL><twBEL>ProtoComp284.IMUX.17</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X23Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>hostIF/iobf0_o&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X23Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>hostIF/okHC&lt;23&gt;</twComp><twBEL>ProtoComp291.D2OFFBYP_SRC.16</twBEL><twBEL>hostIF/iob_regs[18].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[18].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.076</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X23Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.156</twLogDel><twRouteDel>3.019</twRouteDel><twTotDel>1.863</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="198" twConstType="OFFSETOUTDELAY" ><twConstHead uID="14"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER &quot;okUH[0]&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.145</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;17&gt; (AA10.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="199"><twConstOffOut anchorID="200" twDataPathType="twDataPathMaxDelay"><twSlack>1.855</twSlack><twSrc BELType="FF">hostIF/iob_regs[17].regout0</twSrc><twDest BELType="PAD">okUHU&lt;17&gt;</twDest><twClkDel>3.240</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/regout0_q&lt;17&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>hostIF/regout0_q&lt;17&gt;</twDataSrc><twDataDest>okUHU&lt;17&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;17&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[17].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.964</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">2.343</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.168</twLogDel><twRouteDel>7.408</twRouteDel><twTotDel>3.240</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hostIF/iob_regs[17].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;17&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X12Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X12Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>hostIF/regout0_q&lt;17&gt;</twComp><twBEL>hostIF/iob_regs[17].regout0</twBEL></twPathDel><twPathDel><twSite>AA10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>hostIF/regout0_q&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>AA10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;17&gt;</twComp><twBEL>hostIF/iob_regs[17].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;17&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="201"><twConstOffOut anchorID="202" twDataPathType="twDataPathMaxDelay"><twSlack>2.236</twSlack><twSrc BELType="FF">hostIF/iob_regs[17].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;17&gt;</twDest><twClkDel>3.240</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/regout0_q&lt;17&gt;</twClkDest><twDataDel>3.179</twDataDel><twDataSrc>hostIF/regout0_q&lt;17&gt;</twDataSrc><twDataDest>okUHU&lt;17&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;17&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[17].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.964</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">2.343</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.168</twLogDel><twRouteDel>7.408</twRouteDel><twTotDel>3.240</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hostIF/iob_regs[17].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;17&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X12Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X12Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>hostIF/regout0_q&lt;17&gt;</twComp><twBEL>hostIF/iob_regs[17].regvalid</twBEL></twPathDel><twPathDel><twSite>AA10.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>hostIF/regvalid_q&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>AA10.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;17&gt;</twComp><twBEL>hostIF/iob_regs[17].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;17&gt;</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;28&gt; (V9.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="203"><twConstOffOut anchorID="204" twDataPathType="twDataPathMaxDelay"><twSlack>1.857</twSlack><twSrc BELType="FF">hostIF/iob_regs[28].regout0</twSrc><twDest BELType="PAD">okUHU&lt;28&gt;</twDest><twClkDel>3.238</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/regout0_q&lt;28&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>hostIF/regout0_q&lt;28&gt;</twDataSrc><twDataDest>okUHU&lt;28&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;28&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[28].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.964</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X7Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">2.341</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.168</twLogDel><twRouteDel>7.406</twRouteDel><twTotDel>3.238</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hostIF/iob_regs[28].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;28&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X7Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X7Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>hostIF/regout0_q&lt;28&gt;</twComp><twBEL>hostIF/iob_regs[28].regout0</twBEL></twPathDel><twPathDel><twSite>V9.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>hostIF/regout0_q&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>V9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;28&gt;</twComp><twBEL>hostIF/iob_regs[28].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;28&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="205"><twConstOffOut anchorID="206" twDataPathType="twDataPathMaxDelay"><twSlack>2.238</twSlack><twSrc BELType="FF">hostIF/iob_regs[28].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;28&gt;</twDest><twClkDel>3.238</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/regout0_q&lt;28&gt;</twClkDest><twDataDel>3.179</twDataDel><twDataSrc>hostIF/regout0_q&lt;28&gt;</twDataSrc><twDataDest>okUHU&lt;28&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;28&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[28].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.964</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X7Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">2.341</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.168</twLogDel><twRouteDel>7.406</twRouteDel><twTotDel>3.238</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hostIF/iob_regs[28].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;28&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X7Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X7Y2.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>hostIF/regout0_q&lt;28&gt;</twComp><twBEL>hostIF/iob_regs[28].regvalid</twBEL></twPathDel><twPathDel><twSite>V9.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>hostIF/regvalid_q&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>V9.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;28&gt;</twComp><twBEL>hostIF/iob_regs[28].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;28&gt;</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;30&gt; (Y5.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="207"><twConstOffOut anchorID="208" twDataPathType="twDataPathMaxDelay"><twSlack>1.858</twSlack><twSrc BELType="FF">hostIF/iob_regs[30].regout0</twSrc><twDest BELType="PAD">okUHU&lt;30&gt;</twDest><twClkDel>3.237</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/regout0_q&lt;30&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>hostIF/regout0_q&lt;30&gt;</twDataSrc><twDataDest>okUHU&lt;30&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;30&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[30].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.964</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X5Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">2.340</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.168</twLogDel><twRouteDel>7.405</twRouteDel><twTotDel>3.237</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hostIF/iob_regs[30].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;30&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X5Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>hostIF/regout0_q&lt;30&gt;</twComp><twBEL>hostIF/iob_regs[30].regout0</twBEL></twPathDel><twPathDel><twSite>Y5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>hostIF/regout0_q&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>Y5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;30&gt;</twComp><twBEL>hostIF/iob_regs[30].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;30&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="209"><twConstOffOut anchorID="210" twDataPathType="twDataPathMaxDelay"><twSlack>2.239</twSlack><twSrc BELType="FF">hostIF/iob_regs[30].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;30&gt;</twDest><twClkDel>3.237</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/regout0_q&lt;30&gt;</twClkDest><twDataDel>3.179</twDataDel><twDataSrc>hostIF/regout0_q&lt;30&gt;</twDataSrc><twDataDest>okUHU&lt;30&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;30&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[30].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.964</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X5Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">2.340</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.168</twLogDel><twRouteDel>7.405</twRouteDel><twTotDel>3.237</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hostIF/iob_regs[30].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;30&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X5Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>hostIF/regout0_q&lt;30&gt;</twComp><twBEL>hostIF/iob_regs[30].regvalid</twBEL></twPathDel><twPathDel><twSite>Y5.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>hostIF/regvalid_q&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>Y5.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;30&gt;</twComp><twBEL>hostIF/iob_regs[30].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;30&gt;</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;15&gt; (AA20.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="211"><twConstOffOut anchorID="212" twDataPathType="twDataPathMinDelay"><twSlack>1.876</twSlack><twSrc BELType="FF">hostIF/iob_regs[15].regout0</twSrc><twDest BELType="PAD">okUHU&lt;15&gt;</twDest><twClkDel>1.721</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/regout0_q&lt;15&gt;</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>hostIF/regout0_q&lt;15&gt;</twDataSrc><twDataDest>okUHU&lt;15&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[15].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-1.911</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.103</twLogDel><twRouteDel>2.824</twRouteDel><twTotDel>1.721</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hostIF/iob_regs[15].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>hostIF/regout0_q&lt;15&gt;</twComp><twBEL>hostIF/iob_regs[15].regout0</twBEL></twPathDel><twPathDel><twSite>AA20.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>hostIF/regout0_q&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;15&gt;</twComp><twBEL>hostIF/iob_regs[15].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;15&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="213"><twConstOffOut anchorID="214" twDataPathType="twDataPathMinDelay"><twSlack>1.768</twSlack><twSrc BELType="FF">hostIF/iob_regs[15].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;15&gt;</twDest><twClkDel>1.721</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/regout0_q&lt;15&gt;</twClkDest><twDataDel>1.252</twDataDel><twDataSrc>hostIF/regout0_q&lt;15&gt;</twDataSrc><twDataDest>okUHU&lt;15&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[15].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-1.911</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.103</twLogDel><twRouteDel>2.824</twRouteDel><twTotDel>1.721</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hostIF/iob_regs[15].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>hostIF/regout0_q&lt;15&gt;</twComp><twBEL>hostIF/iob_regs[15].regvalid</twBEL></twPathDel><twPathDel><twSite>AA20.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>hostIF/regvalid_q&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;15&gt;</twComp><twBEL>hostIF/iob_regs[15].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;15&gt;</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;23&gt; (T15.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="215"><twConstOffOut anchorID="216" twDataPathType="twDataPathMinDelay"><twSlack>1.876</twSlack><twSrc BELType="FF">hostIF/iob_regs[23].regout0</twSrc><twDest BELType="PAD">okUHU&lt;23&gt;</twDest><twClkDel>1.721</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/regout0_q&lt;23&gt;</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>hostIF/regout0_q&lt;23&gt;</twDataSrc><twDataDest>okUHU&lt;23&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;23&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[23].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-1.911</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.103</twLogDel><twRouteDel>2.824</twRouteDel><twTotDel>1.721</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hostIF/iob_regs[23].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;23&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X23Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X23Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>hostIF/regout0_q&lt;23&gt;</twComp><twBEL>hostIF/iob_regs[23].regout0</twBEL></twPathDel><twPathDel><twSite>T15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>hostIF/regout0_q&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>T15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;23&gt;</twComp><twBEL>hostIF/iob_regs[23].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;23&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="217"><twConstOffOut anchorID="218" twDataPathType="twDataPathMinDelay"><twSlack>1.768</twSlack><twSrc BELType="FF">hostIF/iob_regs[23].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;23&gt;</twDest><twClkDel>1.721</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/regout0_q&lt;23&gt;</twClkDest><twDataDel>1.252</twDataDel><twDataSrc>hostIF/regout0_q&lt;23&gt;</twDataSrc><twDataDest>okUHU&lt;23&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;23&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[23].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-1.911</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.103</twLogDel><twRouteDel>2.824</twRouteDel><twTotDel>1.721</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hostIF/iob_regs[23].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;23&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X23Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X23Y0.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>hostIF/regout0_q&lt;23&gt;</twComp><twBEL>hostIF/iob_regs[23].regvalid</twBEL></twPathDel><twPathDel><twSite>T15.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>hostIF/regvalid_q&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>T15.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;23&gt;</twComp><twBEL>hostIF/iob_regs[23].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;23&gt;</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;16&gt; (T16.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="219"><twConstOffOut anchorID="220" twDataPathType="twDataPathMinDelay"><twSlack>1.876</twSlack><twSrc BELType="FF">hostIF/iob_regs[16].regout0</twSrc><twDest BELType="PAD">okUHU&lt;16&gt;</twDest><twClkDel>1.721</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/regout0_q&lt;16&gt;</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>hostIF/regout0_q&lt;16&gt;</twDataSrc><twDataDest>okUHU&lt;16&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;16&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[16].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-1.911</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.103</twLogDel><twRouteDel>2.824</twRouteDel><twTotDel>1.721</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hostIF/iob_regs[16].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;16&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X23Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X23Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>hostIF/regout0_q&lt;16&gt;</twComp><twBEL>hostIF/iob_regs[16].regout0</twBEL></twPathDel><twPathDel><twSite>T16.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>hostIF/regout0_q&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>T16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;16&gt;</twComp><twBEL>hostIF/iob_regs[16].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;16&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="221"><twConstOffOut anchorID="222" twDataPathType="twDataPathMinDelay"><twSlack>1.768</twSlack><twSrc BELType="FF">hostIF/iob_regs[16].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;16&gt;</twDest><twClkDel>1.721</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/regout0_q&lt;16&gt;</twClkDest><twDataDel>1.252</twDataDel><twDataSrc>hostIF/regout0_q&lt;16&gt;</twDataSrc><twDataDest>okUHU&lt;16&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;16&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/iob_regs[16].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-1.911</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.103</twLogDel><twRouteDel>2.824</twRouteDel><twTotDel>1.721</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hostIF/iob_regs[16].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;16&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X23Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X23Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>hostIF/regout0_q&lt;16&gt;</twComp><twBEL>hostIF/iob_regs[16].regvalid</twBEL></twPathDel><twPathDel><twSite>T16.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>hostIF/regvalid_q&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>T16.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;16&gt;</twComp><twBEL>hostIF/iob_regs[16].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;16&gt;</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="223" twConstType="OFFSETOUTDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER &quot;okUH[0]&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.144</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;0&gt; (AA8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="224"><twConstOffOut anchorID="225" twDataPathType="twDataPathMaxDelay"><twSlack>1.856</twSlack><twSrc BELType="FF">hostIF/regctrlout1</twSrc><twDest BELType="PAD">okHU&lt;0&gt;</twDest><twClkDel>3.239</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_0_OBUF</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHU_0_OBUF</twDataSrc><twDataDest>okHU&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/regctrlout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.964</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X10Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">2.342</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.168</twLogDel><twRouteDel>7.407</twRouteDel><twTotDel>3.239</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hostIF/regctrlout1</twSrc><twDest BELType='PAD'>okHU&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X10Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X10Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHU_0_OBUF</twComp><twBEL>hostIF/regctrlout1</twBEL></twPathDel><twPathDel><twSite>AA8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHU_0_OBUF</twComp></twPathDel><twPathDel><twSite>AA8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okHU&lt;0&gt;</twComp><twBEL>okHU_0_OBUF</twBEL><twBEL>okHU&lt;0&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;2&gt; (AB5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstOffOut anchorID="227" twDataPathType="twDataPathMaxDelay"><twSlack>1.858</twSlack><twSrc BELType="FF">hostIF/regctrlout0</twSrc><twDest BELType="PAD">okHU&lt;2&gt;</twDest><twClkDel>3.237</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_2_OBUF</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHU_2_OBUF</twDataSrc><twDataDest>okHU&lt;2&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/regctrlout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.964</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X5Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">2.340</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.168</twLogDel><twRouteDel>7.405</twRouteDel><twTotDel>3.237</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hostIF/regctrlout0</twSrc><twDest BELType='PAD'>okHU&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X5Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHU_2_OBUF</twComp><twBEL>hostIF/regctrlout0</twBEL></twPathDel><twPathDel><twSite>AB5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHU_2_OBUF</twComp></twPathDel><twPathDel><twSite>AB5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okHU&lt;2&gt;</twComp><twBEL>okHU_2_OBUF</twBEL><twBEL>okHU&lt;2&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;2&gt; (AB5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twConstOffOut anchorID="229" twDataPathType="twDataPathMinDelay"><twSlack>1.947</twSlack><twSrc BELType="FF">hostIF/regctrlout0</twSrc><twDest BELType="PAD">okHU&lt;2&gt;</twDest><twClkDel>1.741</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_2_OBUF</twClkDest><twDataDel>1.411</twDataDel><twDataSrc>okHU_2_OBUF</twDataSrc><twDataDest>okHU&lt;2&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/regctrlout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-1.911</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X5Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.103</twLogDel><twRouteDel>2.844</twRouteDel><twTotDel>1.741</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hostIF/regctrlout0</twSrc><twDest BELType='PAD'>okHU&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X5Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHU_2_OBUF</twComp><twBEL>hostIF/regctrlout0</twBEL></twPathDel><twPathDel><twSite>AB5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>okHU_2_OBUF</twComp></twPathDel><twPathDel><twSite>AB5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okHU&lt;2&gt;</twComp><twBEL>okHU_2_OBUF</twBEL><twBEL>okHU&lt;2&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>1.411</twTotDel><twPctLog>77.4</twPctLog><twPctRoute>22.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;0&gt; (AA8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="230"><twConstOffOut anchorID="231" twDataPathType="twDataPathMinDelay"><twSlack>1.949</twSlack><twSrc BELType="FF">hostIF/regctrlout1</twSrc><twDest BELType="PAD">okHU&lt;0&gt;</twDest><twClkDel>1.743</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_0_OBUF</twClkDest><twDataDel>1.411</twDataDel><twDataSrc>okHU_0_OBUF</twDataSrc><twDataDest>okHU&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/regctrlout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-1.911</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X10Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.103</twLogDel><twRouteDel>2.846</twRouteDel><twTotDel>1.743</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hostIF/regctrlout1</twSrc><twDest BELType='PAD'>okHU&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X10Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X10Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHU_0_OBUF</twComp><twBEL>hostIF/regctrlout1</twBEL></twPathDel><twPathDel><twSite>AA8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>okHU_0_OBUF</twComp></twPathDel><twPathDel><twSite>AA8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okHU&lt;0&gt;</twComp><twBEL>okHU_0_OBUF</twBEL><twBEL>okHU&lt;0&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>1.411</twTotDel><twPctLog>77.4</twPctLog><twPctRoute>22.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="232" twConstType="OFFSETINDELAY" ><twConstHead uID="16"><twConstName UCFConstName="TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE &quot;okUH[0]&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.817</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostIF/regctrlin0a (ILOGIC_X4Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twConstOffIn anchorID="234" twDataPathType="twDataPathMaxDelay"><twSlack>0.183</twSlack><twSrc BELType="PAD">okUH&lt;1&gt;</twSrc><twDest BELType="FF">hostIF/regctrlin0a</twDest><twClkDel>2.811</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/okHC&lt;1&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;1&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;1&gt;</twSrc><twDest BELType='FF'>hostIF/regctrlin0a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;1&gt;</twComp><twBEL>okUH&lt;1&gt;</twBEL><twBEL>okUH_1_IBUF</twBEL><twBEL>ProtoComp286.IMUX.1</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>okUH_1_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X4Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>hostIF/okHC&lt;1&gt;</twComp><twBEL>ProtoComp291.D2OFFBYP_SRC.22</twBEL><twBEL>hostIF/regctrlin0a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/regctrlin0a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.099</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">1.924</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.515</twLogDel><twRouteDel>6.326</twRouteDel><twTotDel>2.811</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostIF/regctrlin2a (ILOGIC_X5Y0.D), 1 path
</twPathRptBanner><twPathRpt anchorID="235"><twConstOffIn anchorID="236" twDataPathType="twDataPathMaxDelay"><twSlack>0.253</twSlack><twSrc BELType="PAD">okUH&lt;3&gt;</twSrc><twDest BELType="FF">hostIF/regctrlin2a</twDest><twClkDel>2.811</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/okHC&lt;3&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;3&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;3&gt;</twSrc><twDest BELType='FF'>hostIF/regctrlin2a</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y6.PAD</twSrcSite><twPathDel><twSite>Y6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;3&gt;</twComp><twBEL>okUH&lt;3&gt;</twBEL><twBEL>okUH_3_IBUF</twBEL><twBEL>ProtoComp286.IMUX.3</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>okUH_3_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>hostIF/okHC&lt;3&gt;</twComp><twBEL>ProtoComp291.D2OFFBYP_SRC.24</twBEL><twBEL>hostIF/regctrlin2a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.233</twRouteDel><twTotDel>3.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/regctrlin2a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.099</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">1.924</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.515</twLogDel><twRouteDel>6.326</twRouteDel><twTotDel>2.811</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostIF/regctrlin3a (ILOGIC_X26Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="237"><twConstOffIn anchorID="238" twDataPathType="twDataPathMaxDelay"><twSlack>0.293</twSlack><twSrc BELType="PAD">okUH&lt;4&gt;</twSrc><twDest BELType="FF">hostIF/regctrlin3a</twDest><twClkDel>2.790</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/okHC&lt;4&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;4&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;4&gt;</twSrc><twDest BELType='FF'>hostIF/regctrlin3a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB21.PAD</twSrcSite><twPathDel><twSite>AB21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;4&gt;</twComp><twBEL>okUH&lt;4&gt;</twBEL><twBEL>okUH_4_IBUF</twBEL><twBEL>ProtoComp286.IMUX.4</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.172</twDelInfo><twComp>okUH_4_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>hostIF/okHC&lt;4&gt;</twComp><twBEL>ProtoComp291.D2OFFBYP_SRC.25</twBEL><twBEL>hostIF/regctrlin3a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>3.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>94.8</twPctLog><twPctRoute>5.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/regctrlin3a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.099</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">1.903</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.515</twLogDel><twRouteDel>6.305</twRouteDel><twTotDel>2.790</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostIF/regctrlin1a (ILOGIC_X4Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="239"><twConstOffIn anchorID="240" twDataPathType="twDataPathMinDelay"><twSlack>0.124</twSlack><twSrc BELType="PAD">okUH&lt;2&gt;</twSrc><twDest BELType="FF">hostIF/regctrlin1a</twDest><twClkDel>1.883</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/okHC&lt;2&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;2&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;2&gt;</twSrc><twDest BELType='FF'>hostIF/regctrlin1a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;2&gt;</twComp><twBEL>okUH&lt;2&gt;</twBEL><twBEL>okUH_2_IBUF</twBEL><twBEL>ProtoComp286.IMUX.2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okUH_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X4Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>hostIF/okHC&lt;2&gt;</twComp><twBEL>ProtoComp291.D2OFFBYP_SRC.23</twBEL><twBEL>hostIF/regctrlin1a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/regctrlin1a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.076</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.156</twLogDel><twRouteDel>3.039</twRouteDel><twTotDel>1.883</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostIF/regctrlin3a (ILOGIC_X26Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="241"><twConstOffIn anchorID="242" twDataPathType="twDataPathMinDelay"><twSlack>0.144</twSlack><twSrc BELType="PAD">okUH&lt;4&gt;</twSrc><twDest BELType="FF">hostIF/regctrlin3a</twDest><twClkDel>1.863</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/okHC&lt;4&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;4&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;4&gt;</twSrc><twDest BELType='FF'>hostIF/regctrlin3a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB21.PAD</twSrcSite><twPathDel><twSite>AB21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;4&gt;</twComp><twBEL>okUH&lt;4&gt;</twBEL><twBEL>okUH_4_IBUF</twBEL><twBEL>ProtoComp286.IMUX.4</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okUH_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>hostIF/okHC&lt;4&gt;</twComp><twBEL>ProtoComp291.D2OFFBYP_SRC.25</twBEL><twBEL>hostIF/regctrlin3a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/regctrlin3a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.076</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.156</twLogDel><twRouteDel>3.019</twRouteDel><twTotDel>1.863</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostIF/regctrlin2a (ILOGIC_X5Y0.D), 1 path
</twPathRptBanner><twPathRpt anchorID="243"><twConstOffIn anchorID="244" twDataPathType="twDataPathMinDelay"><twSlack>0.184</twSlack><twSrc BELType="PAD">okUH&lt;3&gt;</twSrc><twDest BELType="FF">hostIF/regctrlin2a</twDest><twClkDel>1.884</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>hostIF/okHC&lt;3&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;3&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;3&gt;</twSrc><twDest BELType='FF'>hostIF/regctrlin2a</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y6.PAD</twSrcSite><twPathDel><twSite>Y6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;3&gt;</twComp><twBEL>okUH&lt;3&gt;</twBEL><twBEL>okUH_3_IBUF</twBEL><twBEL>ProtoComp286.IMUX.3</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>okUH_3_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>hostIF/okHC&lt;3&gt;</twComp><twBEL>ProtoComp291.D2OFFBYP_SRC.24</twBEL><twBEL>hostIF/regctrlin2a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>1.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>hostIF/regctrlin2a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>hostIF/hi_clk_bufg</twBEL><twBEL>ProtoComp286.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hostIF/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y3.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>hostIF/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y3.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.076</twDelInfo><twComp>hostIF/dcm0</twComp><twBEL>hostIF/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>hostIF/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hostIF/dcm0_bufg</twComp><twBEL>hostIF/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>677</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.156</twLogDel><twRouteDel>3.040</twRouteDel><twTotDel>1.884</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="245"><twConstRollup name="TS_okHostClk" fullName="TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;" type="origin" depth="0" requirement="9.920" prefType="period" actual="5.340" actualRollup="11.569" errors="0" errorRollup="16" items="0" itemsRollup="37674"/><twConstRollup name="TS_hostIF_dcm0_clk0" fullName="TS_hostIF_dcm0_clk0 = PERIOD TIMEGRP &quot;hostIF_dcm0_clk0&quot; TS_okHostClk PHASE         -0.93 ns HIGH 50%;" type="child" depth="1" requirement="9.920" prefType="period" actual="11.569" actualRollup="N/A" errors="16" errorRollup="0" items="37674" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="246"><twConstRollup name="TS_okSysClk" fullName="TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.839" actualRollup="261.750" errors="0" errorRollup="64" items="195" itemsRollup="146617"/><twConstRollup name="TS_CLK_HS" fullName="TS_CLK_HS = PERIOD TIMEGRP &quot;CLK_HS&quot; TS_okSysClk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="261.750" actualRollup="N/A" errors="55" errorRollup="0" items="4353" itemsRollup="0"/><twConstRollup name="TS_CLK_HS180" fullName="TS_CLK_HS180 = PERIOD TIMEGRP &quot;CLK_HS180&quot; TS_okSysClk PHASE 5 ns HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_sys_clkDV" fullName="TS_sys_clkDV = PERIOD TIMEGRP &quot;sys_clkDV&quot; TS_okSysClk * 3 HIGH 50%;" type="child" depth="1" requirement="30.000" prefType="period" actual="16.000" actualRollup="3.137" errors="0" errorRollup="0" items="0" itemsRollup="111791"/><twConstRollup name="TS_CLKMPRE_int" fullName="TS_CLKMPRE_int = PERIOD TIMEGRP &quot;CLKMPRE_int&quot; TS_sys_clkDV / 0.166666667 HIGH         50%;" type="child" depth="2" requirement="180.000" prefType="period" actual="18.821" actualRollup="N/A" errors="0" errorRollup="0" items="111791" itemsRollup="0"/><twConstRollup name="TS_CLKMPRE_int180" fullName="TS_CLKMPRE_int180 = PERIOD TIMEGRP &quot;CLKMPRE_int180&quot; TS_sys_clkDV / 0.166666667         PHASE 90 ns HIGH 50%;" type="child" depth="2" requirement="180.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_mem_if_memc3_infrastructure_inst_clk_2x_0" fullName="TS_u_mem_if_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;u_mem_if_memc3_infrastructure_inst_clk_2x_0&quot; TS_okSysClk / 6.25 HIGH         50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_okSysClk /         0.78125 HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="9.029" actualRollup="N/A" errors="0" errorRollup="0" items="24201" itemsRollup="0"/><twConstRollup name="TS_u_mem_if_memc3_infrastructure_inst_clk_2x_180" fullName="TS_u_mem_if_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;u_mem_if_memc3_infrastructure_inst_clk_2x_180&quot; TS_okSysClk / 6.25         PHASE 0.8 ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_mem_if_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_u_mem_if_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;u_mem_if_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk / 1.5625         HIGH 50%;" type="child" depth="1" requirement="6.400" prefType="period" actual="13.960" actualRollup="N/A" errors="9" errorRollup="0" items="6272" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="247">3</twUnmetConstCnt><twDataSheet anchorID="248" twNameLen="15"><twSUH2ClkList anchorID="249" twDestWidth="9" twPhaseWidth="5"><twDest>okUH&lt;0&gt;</twDest><twSUH2Clk ><twSrc>okUH&lt;1&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.213</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;2&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.124</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;3&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.184</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;4&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.707</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.144</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;0&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.744</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.181</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;1&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.814</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.210</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;2&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.172</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;3&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.707</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.144</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;4&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.173</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;5&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.768</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.205</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;6&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.183</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;7&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.212</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;8&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.757</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.153</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;9&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.183</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;10&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.212</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;11&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.183</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;12&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.212</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;13&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;14&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.174</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;15&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.838</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.234</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;16&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.838</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.234</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;17&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.754</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.150</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;18&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.707</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.144</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;19&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.172</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;20&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;21&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.173</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;22&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.173</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;23&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.768</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.205</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;24&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.757</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.153</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;25&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.838</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.234</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;26&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.172</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;27&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.174</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;28&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.686</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.123</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;29&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.706</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.143</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;30&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.756</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.152</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;31&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.184</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="250" twDestWidth="9" twPhaseWidth="5"><twSrc>okUH&lt;0&gt;</twSrc><twClk2Out  twOutPad = "okHU&lt;0&gt;" twMinTime = "1.949" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.144" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okHU&lt;2&gt;" twMinTime = "1.947" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.142" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;0&gt;" twMinTime = "1.791" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.094" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;1&gt;" twMinTime = "1.791" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.094" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;2&gt;" twMinTime = "1.820" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.123" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;3&gt;" twMinTime = "1.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.121" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;4&gt;" twMinTime = "1.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.121" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;5&gt;" twMinTime = "1.768" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.071" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;6&gt;" twMinTime = "1.790" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;7&gt;" twMinTime = "1.790" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;8&gt;" twMinTime = "1.839" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.142" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;9&gt;" twMinTime = "1.790" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;10&gt;" twMinTime = "1.790" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;11&gt;" twMinTime = "1.789" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.092" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;12&gt;" twMinTime = "1.789" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.092" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;13&gt;" twMinTime = "1.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.121" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;14&gt;" twMinTime = "1.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.121" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;15&gt;" twMinTime = "1.768" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.071" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;16&gt;" twMinTime = "1.768" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.071" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;17&gt;" twMinTime = "1.842" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.145" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;18&gt;" twMinTime = "1.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.121" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;19&gt;" twMinTime = "1.820" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.123" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;20&gt;" twMinTime = "1.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.121" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;21&gt;" twMinTime = "1.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.121" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;22&gt;" twMinTime = "1.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.121" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;23&gt;" twMinTime = "1.768" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.071" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;24&gt;" twMinTime = "1.839" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.142" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;25&gt;" twMinTime = "1.768" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.071" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;26&gt;" twMinTime = "1.819" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.122" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;27&gt;" twMinTime = "1.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.121" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;28&gt;" twMinTime = "1.840" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.143" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;29&gt;" twMinTime = "1.820" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.123" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;30&gt;" twMinTime = "1.839" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.142" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;31&gt;" twMinTime = "1.789" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.092" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="251" twDestWidth="7"><twDest>okUH&lt;0&gt;</twDest><twClk2SU><twSrc>okUH&lt;0&gt;</twSrc><twRiseRise>11.569</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="252" twDestWidth="8"><twDest>sys_clkn</twDest><twClk2SU><twSrc>sys_clkn</twSrc><twRiseRise>18.821</twRiseRise><twFallRise>4.807</twFallRise><twRiseFall>7.396</twRiseFall><twFallFall>6.194</twFallFall></twClk2SU><twClk2SU><twSrc>sys_clkp</twSrc><twRiseRise>18.821</twRiseRise><twFallRise>4.807</twFallRise><twRiseFall>7.396</twRiseFall><twFallFall>6.194</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="253" twDestWidth="8"><twDest>sys_clkp</twDest><twClk2SU><twSrc>sys_clkn</twSrc><twRiseRise>18.821</twRiseRise><twFallRise>4.807</twFallRise><twRiseFall>7.396</twRiseFall><twFallFall>6.194</twFallFall></twClk2SU><twClk2SU><twSrc>sys_clkp</twSrc><twRiseRise>18.821</twRiseRise><twFallRise>4.807</twFallRise><twRiseFall>7.396</twRiseFall><twFallFall>6.194</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="254" twDestWidth="9" twWorstWindow="1.715" twWorstSetup="1.838" twWorstHold="-0.123" twWorstSetupSlack="0.162" twWorstHoldSlack="2.123" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>okUHU&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.256" twHoldSlack = "2.181" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.744</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.181</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.186" twHoldSlack = "2.210" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.814</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.210</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.224" twHoldSlack = "2.172" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.172</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.293" twHoldSlack = "2.144" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.707</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.144</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.223" twHoldSlack = "2.173" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.173</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.232" twHoldSlack = "2.205" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.768</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.205</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.254" twHoldSlack = "2.183" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.183</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.184" twHoldSlack = "2.212" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.212</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;8&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.243" twHoldSlack = "2.153" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.757</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.153</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;9&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.254" twHoldSlack = "2.183" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.183</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;10&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.184" twHoldSlack = "2.212" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.212</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;11&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.254" twHoldSlack = "2.183" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.183</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;12&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.184" twHoldSlack = "2.212" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.212</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;13&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.292" twHoldSlack = "2.145" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.145</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;14&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.222" twHoldSlack = "2.174" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.174</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;15&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.162" twHoldSlack = "2.234" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.838</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.234</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;16&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.162" twHoldSlack = "2.234" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.838</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.234</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;17&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.246" twHoldSlack = "2.150" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.754</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.150</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;18&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.293" twHoldSlack = "2.144" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.707</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.144</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;19&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.224" twHoldSlack = "2.172" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.172</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;20&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.292" twHoldSlack = "2.145" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.145</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;21&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.223" twHoldSlack = "2.173" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.173</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;22&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.223" twHoldSlack = "2.173" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.173</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;23&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.232" twHoldSlack = "2.205" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.768</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.205</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;24&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.243" twHoldSlack = "2.153" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.757</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.153</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;25&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.162" twHoldSlack = "2.234" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.838</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.234</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;26&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.224" twHoldSlack = "2.172" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.172</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;27&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.222" twHoldSlack = "2.174" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.174</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;28&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.314" twHoldSlack = "2.123" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.686</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.123</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;29&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.294" twHoldSlack = "2.143" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.706</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.143</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;30&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.244" twHoldSlack = "2.152" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.756</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.152</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;31&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.253" twHoldSlack = "2.184" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.184</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="255" twDestWidth="7" twWorstWindow="1.693" twWorstSetup="1.817" twWorstHold="-0.124" twWorstSetupSlack="0.183" twWorstHoldSlack="0.124" ><twConstName>TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>okUH&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.183" twHoldSlack = "0.213" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.213</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.313" twHoldSlack = "0.124" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.124</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.253" twHoldSlack = "0.184" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.184</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.293" twHoldSlack = "0.144" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.707</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.144</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="256" twDestWidth="9" twMinSlack="1.855" twMaxSlack="1.929" twRelSkew="0.074" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "okUHU&lt;0&gt;" twSlack = "6.094" twMaxDelayCrnr="f" twMinDelay = "1.791" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;1&gt;" twSlack = "6.094" twMaxDelayCrnr="f" twMinDelay = "1.791" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;2&gt;" twSlack = "6.123" twMaxDelayCrnr="f" twMinDelay = "1.820" twMinDelayCrnr="t" twRelSkew = "0.052" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;3&gt;" twSlack = "6.121" twMaxDelayCrnr="f" twMinDelay = "1.818" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;4&gt;" twSlack = "6.121" twMaxDelayCrnr="f" twMinDelay = "1.818" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;5&gt;" twSlack = "6.071" twMaxDelayCrnr="f" twMinDelay = "1.768" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;6&gt;" twSlack = "6.093" twMaxDelayCrnr="f" twMinDelay = "1.790" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;7&gt;" twSlack = "6.093" twMaxDelayCrnr="f" twMinDelay = "1.790" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;8&gt;" twSlack = "6.142" twMaxDelayCrnr="f" twMinDelay = "1.839" twMinDelayCrnr="t" twRelSkew = "0.071" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;9&gt;" twSlack = "6.093" twMaxDelayCrnr="f" twMinDelay = "1.790" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;10&gt;" twSlack = "6.093" twMaxDelayCrnr="f" twMinDelay = "1.790" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;11&gt;" twSlack = "6.092" twMaxDelayCrnr="f" twMinDelay = "1.789" twMinDelayCrnr="t" twRelSkew = "0.021" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;12&gt;" twSlack = "6.092" twMaxDelayCrnr="f" twMinDelay = "1.789" twMinDelayCrnr="t" twRelSkew = "0.021" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;13&gt;" twSlack = "6.121" twMaxDelayCrnr="f" twMinDelay = "1.818" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;14&gt;" twSlack = "6.121" twMaxDelayCrnr="f" twMinDelay = "1.818" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;15&gt;" twSlack = "6.071" twMaxDelayCrnr="f" twMinDelay = "1.768" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;16&gt;" twSlack = "6.071" twMaxDelayCrnr="f" twMinDelay = "1.768" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;17&gt;" twSlack = "6.145" twMaxDelayCrnr="f" twMinDelay = "1.842" twMinDelayCrnr="t" twRelSkew = "0.074" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;18&gt;" twSlack = "6.121" twMaxDelayCrnr="f" twMinDelay = "1.818" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;19&gt;" twSlack = "6.123" twMaxDelayCrnr="f" twMinDelay = "1.820" twMinDelayCrnr="t" twRelSkew = "0.052" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;20&gt;" twSlack = "6.121" twMaxDelayCrnr="f" twMinDelay = "1.818" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;21&gt;" twSlack = "6.121" twMaxDelayCrnr="f" twMinDelay = "1.818" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;22&gt;" twSlack = "6.121" twMaxDelayCrnr="f" twMinDelay = "1.818" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;23&gt;" twSlack = "6.071" twMaxDelayCrnr="f" twMinDelay = "1.768" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;24&gt;" twSlack = "6.142" twMaxDelayCrnr="f" twMinDelay = "1.839" twMinDelayCrnr="t" twRelSkew = "0.071" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;25&gt;" twSlack = "6.071" twMaxDelayCrnr="f" twMinDelay = "1.768" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;26&gt;" twSlack = "6.122" twMaxDelayCrnr="f" twMinDelay = "1.819" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;27&gt;" twSlack = "6.121" twMaxDelayCrnr="f" twMinDelay = "1.818" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;28&gt;" twSlack = "6.143" twMaxDelayCrnr="f" twMinDelay = "1.840" twMinDelayCrnr="t" twRelSkew = "0.072" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;29&gt;" twSlack = "6.123" twMaxDelayCrnr="f" twMinDelay = "1.820" twMinDelayCrnr="t" twRelSkew = "0.052" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;30&gt;" twSlack = "6.142" twMaxDelayCrnr="f" twMinDelay = "1.839" twMinDelayCrnr="t" twRelSkew = "0.071" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;31&gt;" twSlack = "6.092" twMaxDelayCrnr="f" twMinDelay = "1.789" twMinDelayCrnr="t" twRelSkew = "0.021" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="257" twDestWidth="7" twMinSlack="1.856" twMaxSlack="1.858" twRelSkew="0.002" ><twConstName>TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "okHU&lt;0&gt;" twSlack = "6.144" twMaxDelayCrnr="f" twMinDelay = "1.949" twMinDelayCrnr="t" twRelSkew = "0.002" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okHU&lt;2&gt;" twSlack = "6.142" twMaxDelayCrnr="f" twMinDelay = "1.947" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="258"><twErrCnt>80</twErrCnt><twScore>154479</twScore><twSetupScore>153724</twSetupScore><twHoldScore>755</twHoldScore><twConstCov><twPathCnt>184588</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>17660</twConnCnt></twConstCov><twStats anchorID="259"><twMinPer>261.750</twMinPer><twFootnote number="1" /><twMaxFreq>3.820</twMaxFreq><twMinInBeforeClk>1.838</twMinInBeforeClk><twMinOutAfterClk>6.145</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Jun 16 11:18:54 2017 </twTimestamp></twFoot><twClientInfo anchorID="260"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 376 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
