// Seed: 1924128370
module module_0 (
    input  tri0 id_0,
    output tri  id_1,
    output tri1 id_2,
    input  wire id_3,
    output wire id_4,
    output tri  id_5
);
  id_7(
      .id_0(1), .id_1(id_3), .id_2(""), .id_3(id_2)
  );
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input supply1 id_3,
    input wor id_4,
    input uwire id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0
  );
endmodule
