{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1454355466055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1454355466057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  1 14:37:45 2016 " "Processing started: Mon Feb  1 14:37:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1454355466057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1454355466057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1454355466058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1454355466313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ChipInterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file ChipInterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChipInterface " "Found entity 1: ChipInterface" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab2/ChipInterface.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1454355466446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1454355466446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegment.sv 4 4 " "Found 4 design units, including 4 entities, in source file SevenSegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSevenSegment " "Found entity 1: BCDtoSevenSegment" {  } { { "SevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab2/SevenSegment.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1454355466448 ""} { "Info" "ISGN_ENTITY_NAME" "2 SevenSegmentDigit " "Found entity 2: SevenSegmentDigit" {  } { { "SevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab2/SevenSegment.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1454355466448 ""} { "Info" "ISGN_ENTITY_NAME" "3 SevenSegmentControl " "Found entity 3: SevenSegmentControl" {  } { { "SevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab2/SevenSegment.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1454355466448 ""} { "Info" "ISGN_ENTITY_NAME" "4 Tester " "Found entity 4: Tester" {  } { { "SevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab2/SevenSegment.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1454355466448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1454355466448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChipInterface " "Elaborating entity \"ChipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1454355466568 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "ChipInterface.sv(15) " "SystemVerilog warning at ChipInterface.sv(15): unique or priority keyword makes case statement complete" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab2/ChipInterface.sv" 15 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "" 0 -1 1454355466571 "|ChipInterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentControl SevenSegmentControl:ssc " "Elaborating entity \"SevenSegmentControl\" for hierarchy \"SevenSegmentControl:ssc\"" {  } { { "ChipInterface.sv" "ssc" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab2/ChipInterface.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1454355466593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDigit SevenSegmentControl:ssc\|SevenSegmentDigit:H7 " "Elaborating entity \"SevenSegmentDigit\" for hierarchy \"SevenSegmentControl:ssc\|SevenSegmentDigit:H7\"" {  } { { "SevenSegment.sv" "H7" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab2/SevenSegment.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1454355466595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSevenSegment SevenSegmentControl:ssc\|SevenSegmentDigit:H7\|BCDtoSevenSegment:b2ss " "Elaborating entity \"BCDtoSevenSegment\" for hierarchy \"SevenSegmentControl:ssc\|SevenSegmentDigit:H7\|BCDtoSevenSegment:b2ss\"" {  } { { "SevenSegment.sv" "b2ss" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab2/SevenSegment.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1454355466595 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "SevenSegment.sv(8) " "SystemVerilog warning at SevenSegment.sv(8): unique or priority keyword makes case statement complete" {  } { { "SevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab2/SevenSegment.sv" 8 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "" 0 -1 1454355466596 "|ChipInterface|SevenSegmentControl:ssc|SevenSegmentDigit:H7|BCDtoSevenSegment:b2ss"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1454355467130 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1454355467444 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1454355467444 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab2/ChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1454355467494 "|ChipInterface|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab2/ChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1454355467494 "|ChipInterface|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1454355467494 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1454355467494 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1454355467494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1454355467494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1454355467494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1454355467519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  1 14:37:47 2016 " "Processing ended: Mon Feb  1 14:37:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1454355467519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1454355467519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1454355467519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1454355467519 ""}
