0.6
2018.2
Jun 14 2018
20:41:02
D:/Codes/Digital-circuit-course/lab5_2_2/lab5_2_2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Codes/Digital-circuit-course/lab5_2_2/lab5_2_2.srcs/sim_1/new/AllLatch_tb.v,1541148493,verilog,,,,AllLatch_tb,,,,,,,,
D:/Codes/Digital-circuit-course/lab5_2_2/lab5_2_2.srcs/sources_1/new/Latch.v,1541148408,verilog,,D:/Codes/Digital-circuit-course/lab5_2_2/lab5_2_2.srcs/sim_1/new/AllLatch_tb.v,,AllLatch;D_flipflop_negedge;D_flipflop_posedge;D_latch;RS_latch,,,,,,,,
