/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/sim_clk_gen_v1_0_2
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap sim_clk_gen_v1_0_2 /home/feilong/Storages/fpga/000_vivado_sim_linux32/sim_clk_gen_v1_0_2
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work sim_clk_gen_v1_0_2 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/sim_clk_gen_v1_0_2/.cxl.verilog.sim_clk_gen_v1_0_2.sim_clk_gen_v1_0_2.lin64.cmf
