verilog work "ipcore_dir/Clock_gen.v"
verilog work "ipcore_dir/Clock_gen/example_design/Clock_gen_exdes.v"
verilog work "can_tx.v"
verilog work "BaudGen.v"
verilog work "Main.v"
