Warning (10268): Verilog HDL information at LuongMarcoFinal.v(47): always construct contains both blocking and non-blocking assignments File: C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v Line: 47
