<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: cpukit/score/cpu/sparc/include/rtems/score/cpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_cd198e36225ba3f41de97552050ac017.html">cpukit</a></li><li class="navelem"><a class="el" href="dir_de9e040fbb31a9f85c4a8e8e0a0eeca8.html">score</a></li><li class="navelem"><a class="el" href="dir_19f76e80a70030fb9c388ff4e4a84222.html">cpu</a></li><li class="navelem"><a class="el" href="dir_af32715a5716ae0068af17b7c05659fd.html">sparc</a></li><li class="navelem"><a class="el" href="dir_72b9b6f10c38e97fcf8b7dfadc102872.html">include</a></li><li class="navelem"><a class="el" href="dir_677172aca14fcc634e2c567e3d5b4cf8.html">rtems</a></li><li class="navelem"><a class="el" href="dir_db5c18c5bec06382940abd62fc5303f2.html">score</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">cpu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>SPARC CPU Department Source.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="basedefs_8h_source.html">rtems/score/basedefs.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="sparc_8h_source.html">rtems/score/sparc.h</a>&gt;</code><br />
</div>
<p><a href="sparc_2include_2rtems_2score_2cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPARC__Minimum__stack__frame.html">SPARC_Minimum_stack_frame</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structContext__Control.html">Context_Control</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Thread register context.  <a href="structContext__Control.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structContext__Control__fp.html">Context_Control_fp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPARC basic context.  <a href="structContext__Control__fp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt stack frame (ISF).  <a href="structCPU__Interrupt__frame.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPU__Trap__table__entry.html">CPU_Trap_table_entry</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPU__Exception__frame.html">CPU_Exception_frame</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The set of registers that specifies the complete processor state.  <a href="structCPU__Exception__frame.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPARC__Counter.html">SPARC_Counter</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a1eca01dbb1ef2873349cc4e222509f0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a1eca01dbb1ef2873349cc4e222509f0a">CPU_SIMPLE_VECTORED_INTERRUPTS</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a1eca01dbb1ef2873349cc4e222509f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30c4d320f85b1383c5059da5b19b164a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a30c4d320f85b1383c5059da5b19b164a">CPU_ISR_PASSES_FRAME_POINTER</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a30c4d320f85b1383c5059da5b19b164a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112f88f13afe8bb8f1b13f1ca7e09b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a112f88f13afe8bb8f1b13f1ca7e09b8d">CPU_HARDWARE_FP</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a112f88f13afe8bb8f1b13f1ca7e09b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304f78c61edce38bb88e909f90a326dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a304f78c61edce38bb88e909f90a326dc">CPU_SOFTWARE_FP</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a304f78c61edce38bb88e909f90a326dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a225de03a8647bf307a73cf907969778d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a225de03a8647bf307a73cf907969778d">CPU_ALL_TASKS_ARE_FP</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a225de03a8647bf307a73cf907969778d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c906c8ee4c3d012dc456285e42d3ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#af1c906c8ee4c3d012dc456285e42d3ee">CPU_IDLE_TASK_IS_FP</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:af1c906c8ee4c3d012dc456285e42d3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155bcf88149016c6c58f30eeab9f1598"><td class="memItemLeft" align="right" valign="top"><a id="a155bcf88149016c6c58f30eeab9f1598"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_USE_DEFERRED_FP_SWITCH</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a155bcf88149016c6c58f30eeab9f1598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c634f4a6bc9236bcacafc9b6119e011"><td class="memItemLeft" align="right" valign="top"><a id="a0c634f4a6bc9236bcacafc9b6119e011"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ENABLE_ROBUST_THREAD_DISPATCH</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a0c634f4a6bc9236bcacafc9b6119e011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac40d98a563f63934a5775f1366ba1b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#ac40d98a563f63934a5775f1366ba1b67">CPU_STACK_GROWS_UP</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ac40d98a563f63934a5775f1366ba1b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa1399e268a9ae6adf6d6aad4371688"><td class="memItemLeft" align="right" valign="top"><a id="aafa1399e268a9ae6adf6d6aad4371688"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CACHE_LINE_BYTES</b>&#160;&#160;&#160;64</td></tr>
<tr class="separator:aafa1399e268a9ae6adf6d6aad4371688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd43704c7821a2c042d212801156584e"><td class="memItemLeft" align="right" valign="top"><a id="acd43704c7821a2c042d212801156584e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_STRUCTURE_ALIGNMENT</b>&#160;&#160;&#160;<a class="el" href="structRTEMS__ALIGNED.html">RTEMS_ALIGNED</a>( <a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#aafa1399e268a9ae6adf6d6aad4371688">CPU_CACHE_LINE_BYTES</a> )</td></tr>
<tr class="separator:acd43704c7821a2c042d212801156584e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8823e651e33b9683e0d89e5a8054ee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#af8823e651e33b9683e0d89e5a8054ee6">CPU_MODES_INTERRUPT_MASK</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr class="separator:af8823e651e33b9683e0d89e5a8054ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a575f62ed7aed84f7552ec3ef1bf6a7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a575f62ed7aed84f7552ec3ef1bf6a7bb">CPU_STACK_FRAME_L0_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a575f62ed7aed84f7552ec3ef1bf6a7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6eb407b793bb7907dcaa32f94c519b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#aa6eb407b793bb7907dcaa32f94c519b3">CPU_STACK_FRAME_L1_OFFSET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:aa6eb407b793bb7907dcaa32f94c519b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30adc37edabd087be7e9a0a6df51514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#aa30adc37edabd087be7e9a0a6df51514">CPU_STACK_FRAME_L2_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:aa30adc37edabd087be7e9a0a6df51514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81bd26d0f67f142516b6f9050d167787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a81bd26d0f67f142516b6f9050d167787">CPU_STACK_FRAME_L3_OFFSET</a>&#160;&#160;&#160;0x0c</td></tr>
<tr class="separator:a81bd26d0f67f142516b6f9050d167787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2cbaf050a7a90a2e1f193c3f13cd7e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#af2cbaf050a7a90a2e1f193c3f13cd7e7">CPU_STACK_FRAME_L4_OFFSET</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:af2cbaf050a7a90a2e1f193c3f13cd7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75cc6154a548abc54be904726f06193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#aa75cc6154a548abc54be904726f06193">CPU_STACK_FRAME_L5_OFFSET</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="separator:aa75cc6154a548abc54be904726f06193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86368584fed0f70f4ea2928c9849531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#af86368584fed0f70f4ea2928c9849531">CPU_STACK_FRAME_L6_OFFSET</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:af86368584fed0f70f4ea2928c9849531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf7d947f0bdb16ba4490c328efae48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a8cf7d947f0bdb16ba4490c328efae48f">CPU_STACK_FRAME_L7_OFFSET</a>&#160;&#160;&#160;0x1c</td></tr>
<tr class="separator:a8cf7d947f0bdb16ba4490c328efae48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83e4c35c5ed6801e9fe865fa0e0083fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a83e4c35c5ed6801e9fe865fa0e0083fb">CPU_STACK_FRAME_I0_OFFSET</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:a83e4c35c5ed6801e9fe865fa0e0083fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62b81366df72b65984d34c6b1e6b632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#ab62b81366df72b65984d34c6b1e6b632">CPU_STACK_FRAME_I1_OFFSET</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="separator:ab62b81366df72b65984d34c6b1e6b632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1daf51a3417acc33bdc9bd26bd1f6e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a1daf51a3417acc33bdc9bd26bd1f6e22">CPU_STACK_FRAME_I2_OFFSET</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="separator:a1daf51a3417acc33bdc9bd26bd1f6e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37af459858e70e9bad53ef8fa15cf904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a37af459858e70e9bad53ef8fa15cf904">CPU_STACK_FRAME_I3_OFFSET</a>&#160;&#160;&#160;0x2c</td></tr>
<tr class="separator:a37af459858e70e9bad53ef8fa15cf904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3633f9b64501f0d4f47bc0caa6de3d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a3633f9b64501f0d4f47bc0caa6de3d3d">CPU_STACK_FRAME_I4_OFFSET</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="separator:a3633f9b64501f0d4f47bc0caa6de3d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be5e3d1ca73080dd038623dbed8f687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a0be5e3d1ca73080dd038623dbed8f687">CPU_STACK_FRAME_I5_OFFSET</a>&#160;&#160;&#160;0x34</td></tr>
<tr class="separator:a0be5e3d1ca73080dd038623dbed8f687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930d5f24902abf5f300f0e97aa4cdeaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a930d5f24902abf5f300f0e97aa4cdeaf">CPU_STACK_FRAME_I6_FP_OFFSET</a>&#160;&#160;&#160;0x38</td></tr>
<tr class="separator:a930d5f24902abf5f300f0e97aa4cdeaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c680e8b657f5dbfbe9377e24c3fb74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a21c680e8b657f5dbfbe9377e24c3fb74">CPU_STACK_FRAME_I7_OFFSET</a>&#160;&#160;&#160;0x3c</td></tr>
<tr class="separator:a21c680e8b657f5dbfbe9377e24c3fb74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a308a86e7d62e608b0f2b5595cd0fdc6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a308a86e7d62e608b0f2b5595cd0fdc6e">CPU_STRUCTURE_RETURN_ADDRESS_OFFSET</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:a308a86e7d62e608b0f2b5595cd0fdc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a083d79bd687c3712c74f96e5db95f81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a083d79bd687c3712c74f96e5db95f81a">CPU_STACK_FRAME_SAVED_ARG0_OFFSET</a>&#160;&#160;&#160;0x44</td></tr>
<tr class="separator:a083d79bd687c3712c74f96e5db95f81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b8b755c656e8fdebfa133c5c3f5871d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a3b8b755c656e8fdebfa133c5c3f5871d">CPU_STACK_FRAME_SAVED_ARG1_OFFSET</a>&#160;&#160;&#160;0x48</td></tr>
<tr class="separator:a3b8b755c656e8fdebfa133c5c3f5871d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32ed54740ae621cc8cfb50704bf4cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#ae32ed54740ae621cc8cfb50704bf4cf4">CPU_STACK_FRAME_SAVED_ARG2_OFFSET</a>&#160;&#160;&#160;0x4c</td></tr>
<tr class="separator:ae32ed54740ae621cc8cfb50704bf4cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b2ded2c750923f0212593e30328507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a42b2ded2c750923f0212593e30328507">CPU_STACK_FRAME_SAVED_ARG3_OFFSET</a>&#160;&#160;&#160;0x50</td></tr>
<tr class="separator:a42b2ded2c750923f0212593e30328507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2edd72af2496a05109268c607c07db15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a2edd72af2496a05109268c607c07db15">CPU_STACK_FRAME_SAVED_ARG4_OFFSET</a>&#160;&#160;&#160;0x54</td></tr>
<tr class="separator:a2edd72af2496a05109268c607c07db15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92993a124a97f17a5a4794fd4c0424f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a92993a124a97f17a5a4794fd4c0424f4">CPU_STACK_FRAME_SAVED_ARG5_OFFSET</a>&#160;&#160;&#160;0x58</td></tr>
<tr class="separator:a92993a124a97f17a5a4794fd4c0424f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa09f0e7e0b5f905bd0dbcd5901b4f07f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#aa09f0e7e0b5f905bd0dbcd5901b4f07f">CPU_STACK_FRAME_PAD0_OFFSET</a>&#160;&#160;&#160;0x5c</td></tr>
<tr class="separator:aa09f0e7e0b5f905bd0dbcd5901b4f07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea68a7fa02909edcebee08748f94223"><td class="memItemLeft" align="right" valign="top"><a id="adea68a7fa02909edcebee08748f94223"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MAXIMUM_PROCESSORS</b>&#160;&#160;&#160;32</td></tr>
<tr class="separator:adea68a7fa02909edcebee08748f94223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896055157b72692a6141f7c0039eabdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga896055157b72692a6141f7c0039eabdf">_CPU_Context_Get_SP</a>(_context)&#160;&#160;&#160;(_context)-&gt;o6_sp</td></tr>
<tr class="separator:ga896055157b72692a6141f7c0039eabdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf8d8cd4c57d17ca53d43081656bfbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#gaacf8d8cd4c57d17ca53d43081656bfbe">G5_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:gaacf8d8cd4c57d17ca53d43081656bfbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf33dbd23363f125419f6fbf4f1ea28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga9cf33dbd23363f125419f6fbf4f1ea28">G7_OFFSET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ga9cf33dbd23363f125419f6fbf4f1ea28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa8381a55d2c725ac07d78ede350ea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga2aa8381a55d2c725ac07d78ede350ea8">L0_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:ga2aa8381a55d2c725ac07d78ede350ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0044af98788804b7e01283a931753a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga7e0044af98788804b7e01283a931753a">L1_OFFSET</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="separator:ga7e0044af98788804b7e01283a931753a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fdcfc866446c76c90a964133b733c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga7fdcfc866446c76c90a964133b733c65">L2_OFFSET</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga7fdcfc866446c76c90a964133b733c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001d65789e1ed126aa2084f4bb1dd7f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga001d65789e1ed126aa2084f4bb1dd7f2">L3_OFFSET</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="separator:ga001d65789e1ed126aa2084f4bb1dd7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ac89039868966d5931b1053cf5f8e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#gab8ac89039868966d5931b1053cf5f8e5">L4_OFFSET</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:gab8ac89039868966d5931b1053cf5f8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab727930f92faa1ede90a2becdfb5a5ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#gab727930f92faa1ede90a2becdfb5a5ce">L5_OFFSET</a>&#160;&#160;&#160;0x1C</td></tr>
<tr class="separator:gab727930f92faa1ede90a2becdfb5a5ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f28989f9c9df5f4e9300b6e8fa7a46d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga0f28989f9c9df5f4e9300b6e8fa7a46d">L6_OFFSET</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:ga0f28989f9c9df5f4e9300b6e8fa7a46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed383ce2f38f0aea53914620608700f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga9ed383ce2f38f0aea53914620608700f">L7_OFFSET</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="separator:ga9ed383ce2f38f0aea53914620608700f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7e98875dfbe6ad4b8130e5acf103d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#gab7e98875dfbe6ad4b8130e5acf103d64">I0_OFFSET</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="separator:gab7e98875dfbe6ad4b8130e5acf103d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8b2a000280c14e700f2b6149a270cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#gabc8b2a000280c14e700f2b6149a270cd">I1_OFFSET</a>&#160;&#160;&#160;0x2C</td></tr>
<tr class="separator:gabc8b2a000280c14e700f2b6149a270cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fecfd868fd9e17e066dd8af10c15d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga99fecfd868fd9e17e066dd8af10c15d2">I2_OFFSET</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="separator:ga99fecfd868fd9e17e066dd8af10c15d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb303f9d9dd81b5721a2c645b1a08984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#gafb303f9d9dd81b5721a2c645b1a08984">I3_OFFSET</a>&#160;&#160;&#160;0x34</td></tr>
<tr class="separator:gafb303f9d9dd81b5721a2c645b1a08984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga466f4de4266c7166c9577e2cbbd297ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga466f4de4266c7166c9577e2cbbd297ea">I4_OFFSET</a>&#160;&#160;&#160;0x38</td></tr>
<tr class="separator:ga466f4de4266c7166c9577e2cbbd297ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcfaa9c9eceb787a2a3b3402d0dd3474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#gadcfaa9c9eceb787a2a3b3402d0dd3474">I5_OFFSET</a>&#160;&#160;&#160;0x3C</td></tr>
<tr class="separator:gadcfaa9c9eceb787a2a3b3402d0dd3474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdd0fc2345b7aa2cc6b92f97a14a3d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#gafdd0fc2345b7aa2cc6b92f97a14a3d2d">I6_FP_OFFSET</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:gafdd0fc2345b7aa2cc6b92f97a14a3d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7108380e581fae532b795693e1247fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#gac7108380e581fae532b795693e1247fb">I7_OFFSET</a>&#160;&#160;&#160;0x44</td></tr>
<tr class="separator:gac7108380e581fae532b795693e1247fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade171714128eb94279ae25990e74e11f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#gade171714128eb94279ae25990e74e11f">O6_SP_OFFSET</a>&#160;&#160;&#160;0x48</td></tr>
<tr class="separator:gade171714128eb94279ae25990e74e11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67520ea6e8b67a9019cfc4d5efca010f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga67520ea6e8b67a9019cfc4d5efca010f">O7_OFFSET</a>&#160;&#160;&#160;0x4C</td></tr>
<tr class="separator:ga67520ea6e8b67a9019cfc4d5efca010f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0637b00e9795d211424ca2b03e0c3183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga0637b00e9795d211424ca2b03e0c3183">PSR_OFFSET</a>&#160;&#160;&#160;0x50</td></tr>
<tr class="separator:ga0637b00e9795d211424ca2b03e0c3183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8b44870defefae2396681b9532226a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga1d8b44870defefae2396681b9532226a">ISR_DISPATCH_DISABLE_STACK_OFFSET</a>&#160;&#160;&#160;0x54</td></tr>
<tr class="separator:ga1d8b44870defefae2396681b9532226a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c954ccb66fecec2e79790c8a07e8e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga1c954ccb66fecec2e79790c8a07e8e53">FO_F1_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ga1c954ccb66fecec2e79790c8a07e8e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga129a289ca8286590f4ac24729438dff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga129a289ca8286590f4ac24729438dff4">F2_F3_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:ga129a289ca8286590f4ac24729438dff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0595daf571b74cecb00e2faacded1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#gad0595daf571b74cecb00e2faacded1e2">F4_F5_OFFSET</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:gad0595daf571b74cecb00e2faacded1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3b5d6f57581dfd11df52e313b24e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga2e3b5d6f57581dfd11df52e313b24e95">F6_F7_OFFSET</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:ga2e3b5d6f57581dfd11df52e313b24e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6536f596d1caee379a306cd0e860f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga7c6536f596d1caee379a306cd0e860f9">F8_F9_OFFSET</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:ga7c6536f596d1caee379a306cd0e860f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00a371479d5f5fc729ceaa4426896a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga00a371479d5f5fc729ceaa4426896a8c">F1O_F11_OFFSET</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="separator:ga00a371479d5f5fc729ceaa4426896a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6d8bfb0dfc29be5765ecd649a073fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#gac6d8bfb0dfc29be5765ecd649a073fe0">F12_F13_OFFSET</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="separator:gac6d8bfb0dfc29be5765ecd649a073fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf84133f541f71bd597b7921f71e573dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#gaf84133f541f71bd597b7921f71e573dc">F14_F15_OFFSET</a>&#160;&#160;&#160;0x38</td></tr>
<tr class="separator:gaf84133f541f71bd597b7921f71e573dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95c2c9c2db89e4b60d44e972ec1eac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#gaf95c2c9c2db89e4b60d44e972ec1eac5">F16_F17_OFFSET</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:gaf95c2c9c2db89e4b60d44e972ec1eac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121cc8834609b99833c42495eb1a40f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga121cc8834609b99833c42495eb1a40f6">F18_F19_OFFSET</a>&#160;&#160;&#160;0x48</td></tr>
<tr class="separator:ga121cc8834609b99833c42495eb1a40f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209d606e99c0bdf7c38f546eb68cbbe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga209d606e99c0bdf7c38f546eb68cbbe6">F2O_F21_OFFSET</a>&#160;&#160;&#160;0x50</td></tr>
<tr class="separator:ga209d606e99c0bdf7c38f546eb68cbbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b835ae7666415c53fb4588047c4967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga58b835ae7666415c53fb4588047c4967">F22_F23_OFFSET</a>&#160;&#160;&#160;0x58</td></tr>
<tr class="separator:ga58b835ae7666415c53fb4588047c4967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06165d099fc181bf805ec356a7010b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga06165d099fc181bf805ec356a7010b56">F24_F25_OFFSET</a>&#160;&#160;&#160;0x60</td></tr>
<tr class="separator:ga06165d099fc181bf805ec356a7010b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf48244f68545d2f42726b1ffd8591593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#gaf48244f68545d2f42726b1ffd8591593">F26_F27_OFFSET</a>&#160;&#160;&#160;0x68</td></tr>
<tr class="separator:gaf48244f68545d2f42726b1ffd8591593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3da30fdb70ea0d87df1352782f7a4e51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga3da30fdb70ea0d87df1352782f7a4e51">F28_F29_OFFSET</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:ga3da30fdb70ea0d87df1352782f7a4e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82794a528425acdb1d6e877192617472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga82794a528425acdb1d6e877192617472">F3O_F31_OFFSET</a>&#160;&#160;&#160;0x78</td></tr>
<tr class="separator:ga82794a528425acdb1d6e877192617472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777b2902214ca25795b2f0903878fc9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#ga777b2902214ca25795b2f0903878fc9f">FSR_OFFSET</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:ga777b2902214ca25795b2f0903878fc9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabef2b557b9c181976d7c5938b09f22f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUSPARCContext.html#gabef2b557b9c181976d7c5938b09f22f8">CONTEXT_CONTROL_FP_SIZE</a>&#160;&#160;&#160;0x84</td></tr>
<tr class="separator:gabef2b557b9c181976d7c5938b09f22f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58e4ff1f7e1c85fc5c0b80cbd0672c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#af58e4ff1f7e1c85fc5c0b80cbd0672c5">CPU_CONTEXT_FP_SIZE</a>&#160;&#160;&#160;sizeof( <a class="el" href="structContext__Control__fp.html">Context_Control_fp</a> )</td></tr>
<tr class="separator:af58e4ff1f7e1c85fc5c0b80cbd0672c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94869be93a41da88a10fa59771ce2c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#ab94869be93a41da88a10fa59771ce2c9">CPU_MPCI_RECEIVE_SERVER_EXTRA_STACK</a>&#160;&#160;&#160;1024</td></tr>
<tr class="separator:ab94869be93a41da88a10fa59771ce2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a937007b12441849696a0462fee2b8d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a937007b12441849696a0462fee2b8d3e">CPU_INTERRUPT_NUMBER_OF_VECTORS</a>&#160;&#160;&#160;256</td></tr>
<tr class="separator:a937007b12441849696a0462fee2b8d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2363ae6ca6575fc9147b1b7585b3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a3c2363ae6ca6575fc9147b1b7585b3b4">CPU_INTERRUPT_MAXIMUM_VECTOR_NUMBER</a>&#160;&#160;&#160;511</td></tr>
<tr class="separator:a3c2363ae6ca6575fc9147b1b7585b3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea20dc5c02e2c656b641a4ba3e1a373c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#aea20dc5c02e2c656b641a4ba3e1a373c">SPARC_SYNCHRONOUS_TRAP_BIT_MASK</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:aea20dc5c02e2c656b641a4ba3e1a373c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780b03287cf121306041f01f3ffa1d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a780b03287cf121306041f01f3ffa1d51">SPARC_ASYNCHRONOUS_TRAP</a>(_trap)&#160;&#160;&#160;(_trap)</td></tr>
<tr class="separator:a780b03287cf121306041f01f3ffa1d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0496f088948afae531822fe4f2bfae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#ad0496f088948afae531822fe4f2bfae8">SPARC_SYNCHRONOUS_TRAP</a>(_trap)&#160;&#160;&#160;((_trap) + 256 )</td></tr>
<tr class="separator:ad0496f088948afae531822fe4f2bfae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ea1ad8d5fbf48af9e3448110d158cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#ab0ea1ad8d5fbf48af9e3448110d158cf">SPARC_REAL_TRAP_NUMBER</a>(_trap)&#160;&#160;&#160;((_trap) % 256)</td></tr>
<tr class="separator:ab0ea1ad8d5fbf48af9e3448110d158cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f6e4d60c72b5f65fc775b0b5dd14ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a47f6e4d60c72b5f65fc775b0b5dd14ec">CPU_PROVIDES_ISR_IS_IN_PROGRESS</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a47f6e4d60c72b5f65fc775b0b5dd14ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c92ceea7549cc7b21db2c466916b733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a4c92ceea7549cc7b21db2c466916b733">CPU_STACK_MINIMUM_SIZE</a>&#160;&#160;&#160;(1024*4)</td></tr>
<tr class="separator:a4c92ceea7549cc7b21db2c466916b733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4bd2905092d69bc92fbff6103ced8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#aea4bd2905092d69bc92fbff6103ced8b">CPU_SIZEOF_POINTER</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aea4bd2905092d69bc92fbff6103ced8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae526a309e32001688261048b19cdb7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ae526a309e32001688261048b19cdb7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac71c1e0159c32144a04f18646ede252b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#ac71c1e0159c32144a04f18646ede252b">CPU_HEAP_ALIGNMENT</a>&#160;&#160;&#160;<a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a></td></tr>
<tr class="separator:ac71c1e0159c32144a04f18646ede252b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aed43eb1b3c346772c127482b4b5372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a8aed43eb1b3c346772c127482b4b5372">CPU_STACK_ALIGNMENT</a>&#160;&#160;&#160;<a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a></td></tr>
<tr class="separator:a8aed43eb1b3c346772c127482b4b5372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a578627686e1020a28f5a295703ca74"><td class="memItemLeft" align="right" valign="top"><a id="a6a578627686e1020a28f5a295703ca74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INTERRUPT_STACK_ALIGNMENT</b>&#160;&#160;&#160;<a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#aafa1399e268a9ae6adf6d6aad4371688">CPU_CACHE_LINE_BYTES</a></td></tr>
<tr class="separator:a6a578627686e1020a28f5a295703ca74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ef5062849284d81496e1e6d33fb7ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#ad1ef5062849284d81496e1e6d33fb7ff">_CPU_Initialize_vectors</a>()</td></tr>
<tr class="separator:ad1ef5062849284d81496e1e6d33fb7ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc05c31eff429870b8564553d9eae054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#abc05c31eff429870b8564553d9eae054">_CPU_ISR_Disable</a>(_level)&#160;&#160;&#160;(_level) = sparc_disable_interrupts()</td></tr>
<tr class="separator:abc05c31eff429870b8564553d9eae054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f5da058924ecbc4c84ceb8613145a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a01f5da058924ecbc4c84ceb8613145a0">_CPU_ISR_Enable</a>(_level)&#160;&#160;&#160;sparc_enable_interrupts( _level )</td></tr>
<tr class="separator:a01f5da058924ecbc4c84ceb8613145a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06bc7d1751ca97bbe1f4c50d14c4453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#ab06bc7d1751ca97bbe1f4c50d14c4453">_CPU_ISR_Flash</a>(_level)&#160;&#160;&#160;<a class="el" href="sparc_8h.html#a4f4e4ca9d3079df0075b429e30da502c">sparc_flash_interrupts</a>( _level )</td></tr>
<tr class="separator:ab06bc7d1751ca97bbe1f4c50d14c4453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae19599eb8d7666f92f7b2ca07c2be7b7"><td class="memItemLeft" align="right" valign="top"><a id="ae19599eb8d7666f92f7b2ca07c2be7b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_ISR_Is_enabled</b>(_isr_cookie)&#160;&#160;&#160;sparc_interrupt_is_enabled( _isr_cookie )</td></tr>
<tr class="separator:ae19599eb8d7666f92f7b2ca07c2be7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2816884d065bb3450ad66cec83a2c5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a2816884d065bb3450ad66cec83a2c5d8">_CPU_ISR_Set_level</a>(_newlevel)&#160;&#160;&#160;sparc_enable_interrupts( _newlevel &lt;&lt; 8)</td></tr>
<tr class="separator:a2816884d065bb3450ad66cec83a2c5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5b5e39c7afc4de1a850c8a794fed54b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#ad5b5e39c7afc4de1a850c8a794fed54b">_CPU_Context_Initialization_at_thread_begin</a>()</td></tr>
<tr class="separator:ad5b5e39c7afc4de1a850c8a794fed54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb67e174d7b61251322cd32126acd1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a3fb67e174d7b61251322cd32126acd1a">_CPU_Context_Restart_self</a>(_the_context)&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreCPUARM.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a>( (_the_context) );</td></tr>
<tr class="separator:a3fb67e174d7b61251322cd32126acd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac34a28abe9b31559d4096b2c942860a6"><td class="memItemLeft" align="right" valign="top"><a id="ac34a28abe9b31559d4096b2c942860a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#ac34a28abe9b31559d4096b2c942860a6">_CPU_Context_Initialize_fp</a>(_destination)&#160;&#160;&#160;do { } while ( 0 )</td></tr>
<tr class="memdesc:ac34a28abe9b31559d4096b2c942860a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Nothing to do due to the synchronous or lazy floating point switch. <br /></td></tr>
<tr class="separator:ac34a28abe9b31559d4096b2c942860a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d9251a320d6920e3c8d6e45eb38fad"><td class="memItemLeft" align="right" valign="top"><a id="ae8d9251a320d6920e3c8d6e45eb38fad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#ae8d9251a320d6920e3c8d6e45eb38fad">_CPU_Context_save_fp</a>(_fp_context_ptr)&#160;&#160;&#160;do { } while ( 0 )</td></tr>
<tr class="memdesc:ae8d9251a320d6920e3c8d6e45eb38fad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Nothing to do due to the synchronous or lazy floating point switch. <br /></td></tr>
<tr class="separator:ae8d9251a320d6920e3c8d6e45eb38fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d77a957f827a9250794f9ad754acbf5"><td class="memItemLeft" align="right" valign="top"><a id="a8d77a957f827a9250794f9ad754acbf5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a8d77a957f827a9250794f9ad754acbf5">_CPU_Context_restore_fp</a>(_fp_context_ptr)&#160;&#160;&#160;do { } while ( 0 )</td></tr>
<tr class="memdesc:a8d77a957f827a9250794f9ad754acbf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Nothing to do due to the synchronous or lazy floating point switch. <br /></td></tr>
<tr class="separator:a8d77a957f827a9250794f9ad754acbf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0aff7a561b9c030a4d88eff201f4688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#ab0aff7a561b9c030a4d88eff201f4688">CPU_USE_GENERIC_BITFIELD_CODE</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ab0aff7a561b9c030a4d88eff201f4688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1936ecb0107e5875a7b538374c1f621d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a1936ecb0107e5875a7b538374c1f621d">CPU_swap_u16</a>(value)&#160;&#160;&#160;(((value&amp;0xff) &lt;&lt; 8) | ((value &gt;&gt; 8)&amp;0xff))</td></tr>
<tr class="memdesc:a1936ecb0107e5875a7b538374c1f621d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPARC specific method to endian swap an uint16_t.  <a href="#a1936ecb0107e5875a7b538374c1f621d">More...</a><br /></td></tr>
<tr class="separator:a1936ecb0107e5875a7b538374c1f621d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga131b8fab85e38be11682fd6957e40ead"><td class="memItemLeft" align="right" valign="top">
typedef struct <a class="el" href="structContext__Control__fp.html">Context_Control_fp</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Context_Control_fp</b></td></tr>
<tr class="separator:ga131b8fab85e38be11682fd6957e40ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addfaa82155a005077bfd1d41dc6e8cf5"><td class="memItemLeft" align="right" valign="top"><a id="addfaa82155a005077bfd1d41dc6e8cf5"></a>
typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ISR_raw_handler</b>) (void)</td></tr>
<tr class="separator:addfaa82155a005077bfd1d41dc6e8cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0204fc99c704f9f7c1e7b4e8b3657a"><td class="memItemLeft" align="right" valign="top"><a id="a6d0204fc99c704f9f7c1e7b4e8b3657a"></a>
typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ISR_handler</b>) (uint32_t)</td></tr>
<tr class="separator:a6d0204fc99c704f9f7c1e7b4e8b3657a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67f8550aad58bccb6fcb4589894444ad"><td class="memItemLeft" align="right" valign="top"><a id="a67f8550aad58bccb6fcb4589894444ad"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_Counter_ticks</b></td></tr>
<tr class="separator:a67f8550aad58bccb6fcb4589894444ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5bca76985417ac071ac21bf98c2e23"><td class="memItemLeft" align="right" valign="top"><a id="a5b5bca76985417ac071ac21bf98c2e23"></a>
typedef <a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a67f8550aad58bccb6fcb4589894444ad">CPU_Counter_ticks</a>(*&#160;</td><td class="memItemRight" valign="bottom"><b>SPARC_Counter_read</b>) (void)</td></tr>
<tr class="separator:a5b5bca76985417ac071ac21bf98c2e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fca17f81f850e128fcc8ed5b87ff2ab"><td class="memItemLeft" align="right" valign="top">typedef uintptr_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a></td></tr>
<tr class="separator:a9fca17f81f850e128fcc8ed5b87ff2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga5254669b54a06e96ebb585fd50a02c4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">_CPU_ISR_Is_enabled</a> (uint32_t level)</td></tr>
<tr class="memdesc:ga5254669b54a06e96ebb585fd50a02c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if interrupts are enabled in the specified ISR level, otherwise returns false.  <a href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">More...</a><br /></td></tr>
<tr class="separator:ga5254669b54a06e96ebb585fd50a02c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d9dcab9170d532b6634a5620385adbd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga1d9dcab9170d532b6634a5620385adbd">_CPU_ISR_Get_level</a> (void)</td></tr>
<tr class="memdesc:ga1d9dcab9170d532b6634a5620385adbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the current interrupt disable level.  <a href="group__RTEMSScoreCPUARM.html#ga1d9dcab9170d532b6634a5620385adbd">More...</a><br /></td></tr>
<tr class="separator:ga1d9dcab9170d532b6634a5620385adbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff386644c2f5a1d6e8b57fd8f290cadc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#aff386644c2f5a1d6e8b57fd8f290cadc">_CPU_Context_Initialize</a> (<a class="el" href="structContext__Control.html">Context_Control</a> *the_context, uint32_t *stack_base, uint32_t <a class="el" href="sun4u_2tte_8h.html#a245260f6f74972558f61b85227df5aae">size</a>, uint32_t new_level, void *entry_point, bool is_fp, void *tls_area)</td></tr>
<tr class="separator:aff386644c2f5a1d6e8b57fd8f290cadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga254ab76f1c02812babdb3d5028f59178"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUi386.html#ga254ab76f1c02812babdb3d5028f59178">_CPU_Fatal_halt</a> (uint32_t source, uint32_t error) <a class="el" href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a></td></tr>
<tr class="separator:ga254ab76f1c02812babdb3d5028f59178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869484e3d851b032fd826c69ff21fc72"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">_CPU_Initialize</a> (void)</td></tr>
<tr class="memdesc:ga869484e3d851b032fd826c69ff21fc72"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPARC specific initialization.  <a href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">More...</a><br /></td></tr>
<tr class="separator:ga869484e3d851b032fd826c69ff21fc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa993b7752d5db306f85586ac400432ab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUlm32Interrupt.html#gaa993b7752d5db306f85586ac400432ab">_CPU_ISR_install_raw_handler</a> (uint32_t vector, CPU_ISR_raw_handler new_handler, CPU_ISR_raw_handler *old_handler)</td></tr>
<tr class="memdesc:gaa993b7752d5db306f85586ac400432ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPARC specific raw ISR installer.  <a href="group__RTEMSScoreCPUlm32Interrupt.html#gaa993b7752d5db306f85586ac400432ab">More...</a><br /></td></tr>
<tr class="separator:gaa993b7752d5db306f85586ac400432ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3480454768ad843ce97909111a48a1f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#gaa3480454768ad843ce97909111a48a1f">_CPU_ISR_install_vector</a> (uint32_t vector, CPU_ISR_handler new_handler, CPU_ISR_handler *old_handler)</td></tr>
<tr class="memdesc:gaa3480454768ad843ce97909111a48a1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPARC specific RTEMS ISR installer.  <a href="group__RTEMSScoreCPUARM.html#gaa3480454768ad843ce97909111a48a1f">More...</a><br /></td></tr>
<tr class="separator:gaa3480454768ad843ce97909111a48a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903a802003c95d6ef5206cb330424a1b"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga903a802003c95d6ef5206cb330424a1b">_CPU_Thread_Idle_body</a> (uintptr_t ignored)</td></tr>
<tr class="separator:ga903a802003c95d6ef5206cb330424a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f8cc989454b28232e5375e30c90970"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a> (<a class="el" href="structContext__Control.html">Context_Control</a> *run, <a class="el" href="structContext__Control.html">Context_Control</a> *heir)</td></tr>
<tr class="memdesc:gaa9f8cc989454b28232e5375e30c90970"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPARC specific context switch.  <a href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">More...</a><br /></td></tr>
<tr class="separator:gaa9f8cc989454b28232e5375e30c90970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80726ebfe00f31a88b086cc4474c472f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a> (<a class="el" href="structContext__Control.html">Context_Control</a> *new_context) <a class="el" href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a></td></tr>
<tr class="memdesc:ga80726ebfe00f31a88b086cc4474c472f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPARC specific context restore.  <a href="group__RTEMSScoreCPUARM.html#ga80726ebfe00f31a88b086cc4474c472f">More...</a><br /></td></tr>
<tr class="separator:ga80726ebfe00f31a88b086cc4474c472f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34a35de496258577c1454ba1ee07ce0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#gaa34a35de496258577c1454ba1ee07ce0">_CPU_Exception_frame_print</a> (const <a class="el" href="structCPU__Exception__frame.html">CPU_Exception_frame</a> *frame)</td></tr>
<tr class="memdesc:gaa34a35de496258577c1454ba1ee07ce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prints the exception frame via <a class="el" href="bspIo_8h.html#a380cfecc8035cec8a13b68c0cb90f32f" title="Kernel Print.">printk()</a>.  <a href="group__RTEMSScoreCPUARM.html#gaa34a35de496258577c1454ba1ee07ce0">More...</a><br /></td></tr>
<tr class="separator:gaa34a35de496258577c1454ba1ee07ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa675150e5d00169c99410a82011b6117"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#gaa675150e5d00169c99410a82011b6117">_CPU_Counter_frequency</a> (void)</td></tr>
<tr class="memdesc:gaa675150e5d00169c99410a82011b6117"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current CPU counter frequency in Hz.  <a href="group__RTEMSScoreCPUARM.html#gaa675150e5d00169c99410a82011b6117">More...</a><br /></td></tr>
<tr class="separator:gaa675150e5d00169c99410a82011b6117"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a379cc535ebfbfead96c7914b3f1de861"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structCPU__Trap__table__entry.html">CPU_Trap_table_entry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a379cc535ebfbfead96c7914b3f1de861">_CPU_Trap_slot_template</a></td></tr>
<tr class="separator:a379cc535ebfbfead96c7914b3f1de861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab227d0068b2513f5100af2fee4f1293d"><td class="memItemLeft" align="right" valign="top"><a id="ab227d0068b2513f5100af2fee4f1293d"></a>
const <a class="el" href="structSPARC__Counter.html">SPARC_Counter</a>&#160;</td><td class="memItemRight" valign="bottom"><b>_SPARC_Counter</b></td></tr>
<tr class="separator:ab227d0068b2513f5100af2fee4f1293d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SPARC CPU Department Source. </p>
<p>This include file contains information pertaining to the port of the executive to the SPARC processor. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad5b5e39c7afc4de1a850c8a794fed54b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5b5e39c7afc4de1a850c8a794fed54b">&#9670;&nbsp;</a></span>_CPU_Context_Initialization_at_thread_begin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_Context_Initialization_at_thread_begin</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    __asm__ <span class="keyword">volatile</span> (<span class="stringliteral">&quot;set _Thread_Handler,%%i7\n&quot;</span>::); \</div><div class="line">  } <span class="keywordflow">while</span> (0)</div></div><!-- fragment --><p>This macro is invoked from _Thread_Handler to do whatever CPU specific magic is required that must be done in the context of the thread when it starts.</p>
<p>On the SPARC, this is setting the frame pointer so GDB is happy. Make GDB stop unwinding at _Thread_Handler, previous register window Frame pointer is 0 and calling address must be a function with starting with a SAVE instruction. If return address is leaf-function (no SAVE) GDB will not look at prev reg window fp.</p>
<p>_Thread_Handler is known to start with SAVE. </p>

</div>
</div>
<a id="a3fb67e174d7b61251322cd32126acd1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb67e174d7b61251322cd32126acd1a">&#9670;&nbsp;</a></span>_CPU_Context_Restart_self</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_Context_Restart_self</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_the_context</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreCPUARM.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a>( (_the_context) );</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This routine is responsible for somehow restarting the currently executing task.</p>
<p>On the SPARC, this is is relatively painless but requires a small amount of wrapper code before using the regular restore code in of the context switch. </p>

</div>
</div>
<a id="ad1ef5062849284d81496e1e6d33fb7ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1ef5062849284d81496e1e6d33fb7ff">&#9670;&nbsp;</a></span>_CPU_Initialize_vectors</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_Initialize_vectors</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Support routine to initialize the RTEMS vector table after it is allocated. </p>

</div>
</div>
<a id="abc05c31eff429870b8564553d9eae054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc05c31eff429870b8564553d9eae054">&#9670;&nbsp;</a></span>_CPU_ISR_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_ISR_Disable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_level</td><td>)</td>
          <td>&#160;&#160;&#160;(_level) = sparc_disable_interrupts()</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable all interrupts for a critical section. The previous level is returned in _level. </p>

</div>
</div>
<a id="a01f5da058924ecbc4c84ceb8613145a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f5da058924ecbc4c84ceb8613145a0">&#9670;&nbsp;</a></span>_CPU_ISR_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_ISR_Enable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_level</td><td>)</td>
          <td>&#160;&#160;&#160;sparc_enable_interrupts( _level )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable interrupts to the previous level (returned by _CPU_ISR_Disable). This indicates the end of a critical section. The parameter _level is not modified. </p>

</div>
</div>
<a id="ab06bc7d1751ca97bbe1f4c50d14c4453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab06bc7d1751ca97bbe1f4c50d14c4453">&#9670;&nbsp;</a></span>_CPU_ISR_Flash</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_ISR_Flash</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_level</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sparc_8h.html#a4f4e4ca9d3079df0075b429e30da502c">sparc_flash_interrupts</a>( _level )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This temporarily restores the interrupt to _level before immediately disabling them again. This is used to divide long critical sections into two or more parts. The parameter _level is not modified. </p>

</div>
</div>
<a id="a2816884d065bb3450ad66cec83a2c5d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2816884d065bb3450ad66cec83a2c5d8">&#9670;&nbsp;</a></span>_CPU_ISR_Set_level</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_ISR_Set_level</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_newlevel</td><td>)</td>
          <td>&#160;&#160;&#160;sparc_enable_interrupts( _newlevel &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Map interrupt level in task mode onto the hardware that the CPU actually provides. Currently, interrupt levels which do not map onto the CPU in a straight fashion are undefined. </p>

</div>
</div>
<a id="ae526a309e32001688261048b19cdb7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae526a309e32001688261048b19cdb7d8">&#9670;&nbsp;</a></span>CPU_ALIGNMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ALIGNMENT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU's worst alignment requirement for data types on a byte boundary. This alignment does not take into account the requirements for the stack.</p>
<p>On the SPARC, this is required for double word loads and stores. </p>

</div>
</div>
<a id="a225de03a8647bf307a73cf907969778d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a225de03a8647bf307a73cf907969778d">&#9670;&nbsp;</a></span>CPU_ALL_TASKS_ARE_FP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ALL_TASKS_ARE_FP&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Are all tasks FLOATING_POINT tasks implicitly?</p>
<ul>
<li>If TRUE, then the FLOATING_POINT task attribute is assumed.</li>
<li>If FALSE, then the FLOATING_POINT task attribute is followed.</li>
</ul>
<p>The SPARC GCC port does not implicitly use floating point registers. </p>

</div>
</div>
<a id="af58e4ff1f7e1c85fc5c0b80cbd0672c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af58e4ff1f7e1c85fc5c0b80cbd0672c5">&#9670;&nbsp;</a></span>CPU_CONTEXT_FP_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CONTEXT_FP_SIZE&#160;&#160;&#160;sizeof( <a class="el" href="structContext__Control__fp.html">Context_Control_fp</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The size of the floating point context area. </p>

</div>
</div>
<a id="a112f88f13afe8bb8f1b13f1ca7e09b8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a112f88f13afe8bb8f1b13f1ca7e09b8d">&#9670;&nbsp;</a></span>CPU_HARDWARE_FP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_HARDWARE_FP&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Does the CPU have hardware floating point?</p>
<ul>
<li>If TRUE, then the FLOATING_POINT task attribute is supported.</li>
<li>If FALSE, then the FLOATING_POINT task attribute is ignored.</li>
</ul>
<p>This is set based upon the multilib settings. </p>

</div>
</div>
<a id="ac71c1e0159c32144a04f18646ede252b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac71c1e0159c32144a04f18646ede252b">&#9670;&nbsp;</a></span>CPU_HEAP_ALIGNMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_HEAP_ALIGNMENT&#160;&#160;&#160;<a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This number corresponds to the byte alignment requirement for the heap handler. This alignment requirement may be stricter than that for the data types alignment specified by CPU_ALIGNMENT. It is common for the heap to follow the same alignment requirement as CPU_ALIGNMENT. If the CPU_ALIGNMENT is strict enough for the heap, then this should be set to CPU_ALIGNMENT.</p>
<p>NOTE: This does not have to be a power of 2. It does have to be greater or equal to than CPU_ALIGNMENT. </p>

</div>
</div>
<a id="af1c906c8ee4c3d012dc456285e42d3ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c906c8ee4c3d012dc456285e42d3ee">&#9670;&nbsp;</a></span>CPU_IDLE_TASK_IS_FP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_IDLE_TASK_IS_FP&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Should the IDLE task have a floating point context?</p>
<ul>
<li>If TRUE, then the IDLE task is created as a FLOATING_POINT task and it has a floating point context which is switched in and out.</li>
<li>If FALSE, then the IDLE task does not have a floating point context.</li>
</ul>
<p>The IDLE task does not have to be floating point on the SPARC. </p>

</div>
</div>
<a id="a3c2363ae6ca6575fc9147b1b7585b3b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c2363ae6ca6575fc9147b1b7585b3b4">&#9670;&nbsp;</a></span>CPU_INTERRUPT_MAXIMUM_VECTOR_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INTERRUPT_MAXIMUM_VECTOR_NUMBER&#160;&#160;&#160;511</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The SPARC has 256 vectors but the port treats 256-512 as synchronous traps. </p>

</div>
</div>
<a id="a937007b12441849696a0462fee2b8d3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a937007b12441849696a0462fee2b8d3e">&#9670;&nbsp;</a></span>CPU_INTERRUPT_NUMBER_OF_VECTORS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INTERRUPT_NUMBER_OF_VECTORS&#160;&#160;&#160;256</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This defines the number of entries in the ISR_Vector_table managed by the executive.</p>
<p>On the SPARC, there are really only 256 vectors. However, the executive has no easy, fast, reliable way to determine which traps are synchronous and which are asynchronous. By default, synchronous traps return to the instruction which caused the interrupt. So if you install a software trap handler as an executive interrupt handler (which is desirable since RTEMS takes care of window and register issues), then the executive needs to know that the return address is to the trap rather than the instruction following the trap.</p>
<p>So vectors 0 through 255 are treated as regular asynchronous traps which provide the "correct" return address. Vectors 256 through 512 are assumed by the executive to be synchronous and to require that the return address be fudged.</p>
<p>If you use this mechanism to install a trap handler which must reexecute the instruction which caused the trap, then it should be installed as an asynchronous trap. This will avoid the executive changing the return address. </p>

</div>
</div>
<a id="a30c4d320f85b1383c5059da5b19b164a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30c4d320f85b1383c5059da5b19b164a">&#9670;&nbsp;</a></span>CPU_ISR_PASSES_FRAME_POINTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ISR_PASSES_FRAME_POINTER&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Does the RTEMS invoke the user's ISR with the vector number and a pointer to the saved interrupt frame (1) or just the vector number (0)?</p>
<p>The SPARC port does not pass an Interrupt Stack Frame pointer to interrupt handlers. </p>

</div>
</div>
<a id="af8823e651e33b9683e0d89e5a8054ee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8823e651e33b9683e0d89e5a8054ee6">&#9670;&nbsp;</a></span>CPU_MODES_INTERRUPT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_MODES_INTERRUPT_MASK&#160;&#160;&#160;0x0000000F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The following defines the number of bits actually used in the interrupt field of the task mode. How those bits map to the CPU interrupt levels is defined by the routine <a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a2816884d065bb3450ad66cec83a2c5d8">_CPU_ISR_Set_level()</a>.</p>
<p>The SPARC has 16 interrupt levels in the PIL field of the PSR. </p>

</div>
</div>
<a id="ab94869be93a41da88a10fa59771ce2c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab94869be93a41da88a10fa59771ce2c9">&#9670;&nbsp;</a></span>CPU_MPCI_RECEIVE_SERVER_EXTRA_STACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_MPCI_RECEIVE_SERVER_EXTRA_STACK&#160;&#160;&#160;1024</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Amount of extra stack (above minimum stack size) required by MPCI receive server thread. Remember that in a multiprocessor system this thread must exist and be able to process all directives. </p>

</div>
</div>
<a id="a47f6e4d60c72b5f65fc775b0b5dd14ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47f6e4d60c72b5f65fc775b0b5dd14ec">&#9670;&nbsp;</a></span>CPU_PROVIDES_ISR_IS_IN_PROGRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_PROVIDES_ISR_IS_IN_PROGRESS&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This is defined if the port has a special way to report the ISR nesting level. Most ports maintain the variable _ISR_Nest_level. </p>

</div>
</div>
<a id="a1eca01dbb1ef2873349cc4e222509f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eca01dbb1ef2873349cc4e222509f0a">&#9670;&nbsp;</a></span>CPU_SIMPLE_VECTORED_INTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SIMPLE_VECTORED_INTERRUPTS&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Does the CPU follow the simple vectored interrupt model?</p>
<ul>
<li>If TRUE, then RTEMS allocates the vector table it internally manages.</li>
<li>If FALSE, then the BSP is assumed to allocate and manage the vector table</li>
</ul>
<p>THe SPARC is a simple vectored architecture. Usually there is no PIC and the CPU directly vectors the interrupts. </p>

</div>
</div>
<a id="aea4bd2905092d69bc92fbff6103ced8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea4bd2905092d69bc92fbff6103ced8b">&#9670;&nbsp;</a></span>CPU_SIZEOF_POINTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SIZEOF_POINTER&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>What is the size of a pointer on this architecture? </p>

</div>
</div>
<a id="a304f78c61edce38bb88e909f90a326dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a304f78c61edce38bb88e909f90a326dc">&#9670;&nbsp;</a></span>CPU_SOFTWARE_FP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SOFTWARE_FP&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The SPARC GCC port does not have a software floating point library that requires RTEMS assistance. </p>

</div>
</div>
<a id="a8aed43eb1b3c346772c127482b4b5372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aed43eb1b3c346772c127482b4b5372">&#9670;&nbsp;</a></span>CPU_STACK_ALIGNMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_ALIGNMENT&#160;&#160;&#160;<a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stack frames must be doubleword aligned according to the System V ABI for SPARC. </p>

</div>
</div>
<a id="a83e4c35c5ed6801e9fe865fa0e0083fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83e4c35c5ed6801e9fe865fa0e0083fb">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_I0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_I0_OFFSET&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="ab62b81366df72b65984d34c6b1e6b632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab62b81366df72b65984d34c6b1e6b632">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_I1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_I1_OFFSET&#160;&#160;&#160;0x24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="a1daf51a3417acc33bdc9bd26bd1f6e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1daf51a3417acc33bdc9bd26bd1f6e22">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_I2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_I2_OFFSET&#160;&#160;&#160;0x28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="a37af459858e70e9bad53ef8fa15cf904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37af459858e70e9bad53ef8fa15cf904">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_I3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_I3_OFFSET&#160;&#160;&#160;0x2c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="a3633f9b64501f0d4f47bc0caa6de3d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3633f9b64501f0d4f47bc0caa6de3d3d">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_I4_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_I4_OFFSET&#160;&#160;&#160;0x30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="a0be5e3d1ca73080dd038623dbed8f687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0be5e3d1ca73080dd038623dbed8f687">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_I5_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_I5_OFFSET&#160;&#160;&#160;0x34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="a930d5f24902abf5f300f0e97aa4cdeaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a930d5f24902abf5f300f0e97aa4cdeaf">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_I6_FP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_I6_FP_OFFSET&#160;&#160;&#160;0x38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="a21c680e8b657f5dbfbe9377e24c3fb74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21c680e8b657f5dbfbe9377e24c3fb74">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_I7_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_I7_OFFSET&#160;&#160;&#160;0x3c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="a575f62ed7aed84f7552ec3ef1bf6a7bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a575f62ed7aed84f7552ec3ef1bf6a7bb">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_L0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_L0_OFFSET&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="aa6eb407b793bb7907dcaa32f94c519b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6eb407b793bb7907dcaa32f94c519b3">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_L1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_L1_OFFSET&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="aa30adc37edabd087be7e9a0a6df51514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa30adc37edabd087be7e9a0a6df51514">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_L2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_L2_OFFSET&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="a81bd26d0f67f142516b6f9050d167787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81bd26d0f67f142516b6f9050d167787">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_L3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_L3_OFFSET&#160;&#160;&#160;0x0c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="af2cbaf050a7a90a2e1f193c3f13cd7e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2cbaf050a7a90a2e1f193c3f13cd7e7">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_L4_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_L4_OFFSET&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="aa75cc6154a548abc54be904726f06193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa75cc6154a548abc54be904726f06193">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_L5_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_L5_OFFSET&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="af86368584fed0f70f4ea2928c9849531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af86368584fed0f70f4ea2928c9849531">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_L6_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_L6_OFFSET&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="a8cf7d947f0bdb16ba4490c328efae48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cf7d947f0bdb16ba4490c328efae48f">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_L7_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_L7_OFFSET&#160;&#160;&#160;0x1c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="aa09f0e7e0b5f905bd0dbcd5901b4f07f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa09f0e7e0b5f905bd0dbcd5901b4f07f">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_PAD0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_PAD0_OFFSET&#160;&#160;&#160;0x5c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="a083d79bd687c3712c74f96e5db95f81a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a083d79bd687c3712c74f96e5db95f81a">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_SAVED_ARG0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_SAVED_ARG0_OFFSET&#160;&#160;&#160;0x44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="a3b8b755c656e8fdebfa133c5c3f5871d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b8b755c656e8fdebfa133c5c3f5871d">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_SAVED_ARG1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_SAVED_ARG1_OFFSET&#160;&#160;&#160;0x48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="ae32ed54740ae621cc8cfb50704bf4cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae32ed54740ae621cc8cfb50704bf4cf4">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_SAVED_ARG2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_SAVED_ARG2_OFFSET&#160;&#160;&#160;0x4c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="a42b2ded2c750923f0212593e30328507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42b2ded2c750923f0212593e30328507">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_SAVED_ARG3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_SAVED_ARG3_OFFSET&#160;&#160;&#160;0x50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="a2edd72af2496a05109268c607c07db15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2edd72af2496a05109268c607c07db15">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_SAVED_ARG4_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_SAVED_ARG4_OFFSET&#160;&#160;&#160;0x54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="a92993a124a97f17a5a4794fd4c0424f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92993a124a97f17a5a4794fd4c0424f4">&#9670;&nbsp;</a></span>CPU_STACK_FRAME_SAVED_ARG5_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_FRAME_SAVED_ARG5_OFFSET&#160;&#160;&#160;0x58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="ac40d98a563f63934a5775f1366ba1b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac40d98a563f63934a5775f1366ba1b67">&#9670;&nbsp;</a></span>CPU_STACK_GROWS_UP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_GROWS_UP&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Does the stack grow up (toward higher addresses) or down (toward lower addresses)?</p>
<ul>
<li>If TRUE, then the grows upward.</li>
<li>If FALSE, then the grows toward smaller addresses.</li>
</ul>
<p>The stack grows to lower addresses on the SPARC. </p>

</div>
</div>
<a id="a4c92ceea7549cc7b21db2c466916b733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c92ceea7549cc7b21db2c466916b733">&#9670;&nbsp;</a></span>CPU_STACK_MINIMUM_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_MINIMUM_SIZE&#160;&#160;&#160;(1024*4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Should be large enough to run all tests. This ensures that a "reasonable" small application should not have any problems.</p>
<p>This appears to be a fairly generous number for the SPARC since represents a call depth of about 20 routines based on the minimum stack frame. </p>

</div>
</div>
<a id="a308a86e7d62e608b0f2b5595cd0fdc6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a308a86e7d62e608b0f2b5595cd0fdc6e">&#9670;&nbsp;</a></span>CPU_STRUCTURE_RETURN_ADDRESS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STRUCTURE_RETURN_ADDRESS_OFFSET&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro defines an offset into the stack frame for use in assembly. </p>

</div>
</div>
<a id="a1936ecb0107e5875a7b538374c1f621d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1936ecb0107e5875a7b538374c1f621d">&#9670;&nbsp;</a></span>CPU_swap_u16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_swap_u16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value&amp;0xff) &lt;&lt; 8) | ((value &gt;&gt; 8)&amp;0xff))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPARC specific method to endian swap an uint16_t. </p>
<p>The following routine swaps the endian format of a uint16_t.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>is the value to endian swap </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab0aff7a561b9c030a4d88eff201f4688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0aff7a561b9c030a4d88eff201f4688">&#9670;&nbsp;</a></span>CPU_USE_GENERIC_BITFIELD_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_USE_GENERIC_BITFIELD_CODE&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The SPARC port uses the generic C algorithm for bitfield scan if the CPU model does not have a scan instruction. </p>

</div>
</div>
<a id="a780b03287cf121306041f01f3ffa1d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a780b03287cf121306041f01f3ffa1d51">&#9670;&nbsp;</a></span>SPARC_ASYNCHRONOUS_TRAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_ASYNCHRONOUS_TRAP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_trap</td><td>)</td>
          <td>&#160;&#160;&#160;(_trap)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro indicates that <em>_trap</em> as an asynchronous trap. </p>

</div>
</div>
<a id="ab0ea1ad8d5fbf48af9e3448110d158cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ea1ad8d5fbf48af9e3448110d158cf">&#9670;&nbsp;</a></span>SPARC_REAL_TRAP_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_REAL_TRAP_NUMBER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_trap</td><td>)</td>
          <td>&#160;&#160;&#160;((_trap) % 256)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro returns the real hardware vector number associated with <em>_trap</em>. </p>

</div>
</div>
<a id="ad0496f088948afae531822fe4f2bfae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0496f088948afae531822fe4f2bfae8">&#9670;&nbsp;</a></span>SPARC_SYNCHRONOUS_TRAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_SYNCHRONOUS_TRAP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_trap</td><td>)</td>
          <td>&#160;&#160;&#160;((_trap) + 256 )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro indicates that <em>_trap</em> as a synchronous trap. </p>

</div>
</div>
<a id="aea20dc5c02e2c656b641a4ba3e1a373c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea20dc5c02e2c656b641a4ba3e1a373c">&#9670;&nbsp;</a></span>SPARC_SYNCHRONOUS_TRAP_BIT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_SYNCHRONOUS_TRAP_BIT_MASK&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This is the bit step in a vector number to indicate it is being installed as a synchronous trap. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a9fca17f81f850e128fcc8ed5b87ff2ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fca17f81f850e128fcc8ed5b87ff2ab">&#9670;&nbsp;</a></span>CPU_Uint32ptr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uintptr_t <a class="el" href="group__RTEMSScoreCPUARM.html#ga9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type that can store a 32-bit integer or a pointer. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aff386644c2f5a1d6e8b57fd8f290cadc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff386644c2f5a1d6e8b57fd8f290cadc">&#9670;&nbsp;</a></span>_CPU_Context_Initialize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _CPU_Context_Initialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structContext__Control.html">Context_Control</a> *&#160;</td>
          <td class="paramname"><em>the_context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>stack_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>new_level</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>entry_point</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_fp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>tls_area</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initialize the context to a state suitable for starting a task after a context restore operation. Generally, this involves:</p>
<ul>
<li>setting a starting address</li>
<li>preparing the stack</li>
<li>preparing the stack and frame pointers</li>
<li>setting the proper interrupt level in the context</li>
<li>initializing the floating point context</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">the_context</td><td>points to the context area </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stack_base</td><td>is the low address of the allocated stack area </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>is the size of the stack area in bytes </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">new_level</td><td>is the interrupt level for the task </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">entry_point</td><td>is the task's entry point </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">is_fp</td><td>is set to TRUE if the task is a floating point task </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tls_area</td><td>is the thread-local storage (TLS) area</td></tr>
  </table>
  </dd>
</dl>
<p>NOTE: Implemented as a subroutine for the SPARC port. </p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a379cc535ebfbfead96c7914b3f1de861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a379cc535ebfbfead96c7914b3f1de861">&#9670;&nbsp;</a></span>_CPU_Trap_slot_template</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structCPU__Trap__table__entry.html">CPU_Trap_table_entry</a> _CPU_Trap_slot_template</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This is the set of opcodes for the instructions loaded into a trap table entry. The routine which installs a handler is responsible for filling in the fields for the _handler address and the _vector trap type.</p>
<p>The constants following this structure are masks for the fields which must be filled in when the handler is installed. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
