// Seed: 868980669
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output tri id_6,
    output supply0 id_7,
    input wire id_8,
    input supply1 id_9,
    output tri1 id_10,
    input supply0 id_11,
    input tri0 id_12,
    output uwire id_13,
    output wor id_14
);
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    input wire id_5,
    input supply1 id_6
);
  if (1'b0) begin
    wire id_8;
  end else assign id_4 = id_3;
  module_0(
      id_3, id_5, id_6, id_2, id_5, id_4, id_4, id_4, id_2, id_5, id_4, id_2, id_6, id_4, id_4
  );
endmodule
