

================================================================
== Vitis HLS Report for 'DigitRec_Pipeline_VITIS_LOOP_51_1'
================================================================
* Date:           Tue Dec 17 15:06:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.102 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_1  |      256|      256|         1|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cnt = alloca i32 1"   --->   Operation 5 'alloca' 'cnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %p_Val2_s"   --->   Operation 6 'read' 'p_Val2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %cnt"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [digitrec.cpp:51]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.59ns)   --->   "%icmp_ln51 = icmp_eq  i9 %i_1, i9 256" [digitrec.cpp:51]   --->   Operation 12 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.71ns)   --->   "%i_2 = add i9 %i_1, i9 1" [digitrec.cpp:51]   --->   Operation 14 'add' 'i_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.inc.i.split, void %_Z8popcount7ap_uintILi256EE.exit.exitStub" [digitrec.cpp:51]   --->   Operation 15 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cnt_load = load i9 %cnt" [digitrec.cpp:52]   --->   Operation 16 'load' 'cnt_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_7_cast = zext i9 %i_1" [digitrec.cpp:51]   --->   Operation 17 'zext' 'i_7_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln779 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5"   --->   Operation 18 'specloopname' 'specloopname_ln779' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %p_Val2_read, i32 %i_7_cast"   --->   Operation 19 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i1 %p_Result_s" [digitrec.cpp:52]   --->   Operation 20 'zext' 'zext_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.71ns)   --->   "%cnt_1 = add i9 %zext_ln52, i9 %cnt_load" [digitrec.cpp:52]   --->   Operation 21 'add' 'cnt_1' <Predicate = (!icmp_ln51)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln51 = store i9 %cnt_1, i9 %cnt" [digitrec.cpp:51]   --->   Operation 22 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln51 = store i9 %i_2, i9 %i" [digitrec.cpp:51]   --->   Operation 23 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.inc.i" [digitrec.cpp:51]   --->   Operation 24 'br' 'br_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cnt_load_1 = load i9 %cnt"   --->   Operation 25 'load' 'cnt_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %cnt_out, i9 %cnt_load_1"   --->   Operation 26 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.1ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', digitrec.cpp:51) on local variable 'i' [10]  (0 ns)
	'add' operation ('cnt', digitrec.cpp:52) [22]  (0.715 ns)
	'store' operation ('store_ln51', digitrec.cpp:51) of variable 'cnt', digitrec.cpp:52 on local variable 'cnt' [23]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
