{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 07:58:07 2017 " "Info: Processing started: Fri Nov 10 07:58:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Core -c Core " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Core -c Core" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bike/measurelevel/measurelevel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /bike/measurelevel/measurelevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MeasureLevel-Measurer " "Info: Found design unit 1: MeasureLevel-Measurer" {  } { { "../MeasureLevel/MeasureLevel.vhd" "" { Text "H:/bike/MeasureLevel/MeasureLevel.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MeasureLevel " "Info: Found entity 1: MeasureLevel" {  } { { "../MeasureLevel/MeasureLevel.vhd" "" { Text "H:/bike/MeasureLevel/MeasureLevel.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bike/ultrasonicranging/ultrasonicranging.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /bike/ultrasonicranging/ultrasonicranging.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UltrasonicRanging-UR " "Info: Found design unit 1: UltrasonicRanging-UR" {  } { { "../UltrasonicRanging/UltrasonicRanging.vhd" "" { Text "H:/bike/UltrasonicRanging/UltrasonicRanging.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UltrasonicRanging " "Info: Found entity 1: UltrasonicRanging" {  } { { "../UltrasonicRanging/UltrasonicRanging.vhd" "" { Text "H:/bike/UltrasonicRanging/UltrasonicRanging.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bike/eliminationbuffeting/eliminationbuffeting.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /bike/eliminationbuffeting/eliminationbuffeting.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EliminationBuffeting-EB " "Info: Found design unit 1: EliminationBuffeting-EB" {  } { { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "H:/bike/EliminationBuffeting/EliminationBuffeting.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EliminationBuffeting " "Info: Found entity 1: EliminationBuffeting" {  } { { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "H:/bike/EliminationBuffeting/EliminationBuffeting.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bike/rollgate/rollgate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /bike/rollgate/rollgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RollGate-Roller " "Info: Found design unit 1: RollGate-Roller" {  } { { "../RollGate/RollGate.vhd" "" { Text "H:/bike/RollGate/RollGate.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RollGate " "Info: Found entity 1: RollGate" {  } { { "../RollGate/RollGate.vhd" "" { Text "H:/bike/RollGate/RollGate.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bike/edgetolevel/edgetolevel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /bike/edgetolevel/edgetolevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EdgeToLevel-ETL " "Info: Found design unit 1: EdgeToLevel-ETL" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EdgeToLevel " "Info: Found entity 1: EdgeToLevel" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bike/ledctrl/ledctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /bike/ledctrl/ledctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDCtrl-LEDCtrler " "Info: Found design unit 1: LEDCtrl-LEDCtrler" {  } { { "../LEDCtrl/LEDCtrl.vhd" "" { Text "H:/bike/LEDCtrl/LEDCtrl.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LEDCtrl " "Info: Found entity 1: LEDCtrl" {  } { { "../LEDCtrl/LEDCtrl.vhd" "" { Text "H:/bike/LEDCtrl/LEDCtrl.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bike/sound/sound.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /bike/sound/sound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound-SoundGenerater " "Info: Found design unit 1: Sound-SoundGenerater" {  } { { "../Sound/Sound.vhd" "" { Text "H:/bike/Sound/Sound.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Sound " "Info: Found entity 1: Sound" {  } { { "../Sound/Sound.vhd" "" { Text "H:/bike/Sound/Sound.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bike/ledshowe/ledshowe.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /bike/ledshowe/ledshowe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LedShowe-LedShower " "Info: Found design unit 1: LedShowe-LedShower" {  } { { "../LedShowe/LedShowe.vhd" "" { Text "H:/bike/LedShowe/LedShowe.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LedShowe " "Info: Found entity 1: LedShowe" {  } { { "../LedShowe/LedShowe.vhd" "" { Text "H:/bike/LedShowe/LedShowe.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bike/pwm/pwm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /bike/pwm/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-PWMGenerater " "Info: Found design unit 1: PWM-PWMGenerater" {  } { { "../PWM/PWM.vhd" "" { Text "H:/bike/PWM/PWM.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Info: Found entity 1: PWM" {  } { { "../PWM/PWM.vhd" "" { Text "H:/bike/PWM/PWM.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bike/timecount/timecount.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /bike/timecount/timecount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimeCount-TimeCounter " "Info: Found design unit 1: TimeCount-TimeCounter" {  } { { "../TimeCount/TimeCount.vhd" "" { Text "H:/bike/TimeCount/TimeCount.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TimeCount " "Info: Found entity 1: TimeCount" {  } { { "../TimeCount/TimeCount.vhd" "" { Text "H:/bike/TimeCount/TimeCount.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bike/ledrefresh/ledrefresh.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /bike/ledrefresh/ledrefresh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDRefresh-LEDRefresher " "Info: Found design unit 1: LEDRefresh-LEDRefresher" {  } { { "../LEDRefresh/LEDRefresh.vhd" "" { Text "H:/bike/LEDRefresh/LEDRefresh.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LEDRefresh " "Info: Found entity 1: LEDRefresh" {  } { { "../LEDRefresh/LEDRefresh.vhd" "" { Text "H:/bike/LEDRefresh/LEDRefresh.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bike/dnum/dnum.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /bike/dnum/dnum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DNum-CountDNum " "Info: Found design unit 1: DNum-CountDNum" {  } { { "../DNum/DNum.vhd" "" { Text "H:/bike/DNum/DNum.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DNum " "Info: Found entity 1: DNum" {  } { { "../DNum/DNum.vhd" "" { Text "H:/bike/DNum/DNum.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bike/ctc/ctc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /bike/ctc/ctc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTC-CTCGenerater " "Info: Found design unit 1: CTC-CTCGenerater" {  } { { "../CTC/CTC.vhd" "" { Text "H:/bike/CTC/CTC.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CTC " "Info: Found entity 1: CTC" {  } { { "../CTC/CTC.vhd" "" { Text "H:/bike/CTC/CTC.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bike/clockdiv/clockdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /bike/clockdiv/clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDiv-ClockDivider " "Info: Found design unit 1: ClockDiv-ClockDivider" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ClockDiv " "Info: Found entity 1: ClockDiv" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Core-main " "Info: Found design unit 1: Core-main" {  } { { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Core " "Info: Found entity 1: Core" {  } { { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_bitvector 0 std_logic_vector std_ulogic_vector std_logic_vector TimeCount.vhd(81) " "Warning (10645): VHDL type inferencing warning at TimeCount.vhd(81): two visible identifiers match \"To_bitvector\" because the actual at position 0 has an ambiguous type - it could be \"std_logic_vector\" or \"std_ulogic_vector\", assuming \"std_logic_vector\"" {  } { { "../TimeCount/TimeCount.vhd" "" { Text "H:/bike/TimeCount/TimeCount.vhd" 81 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Core " "Info: Elaborating entity \"Core\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDiv ClockDiv:C1M " "Info: Elaborating entity \"ClockDiv\" for hierarchy \"ClockDiv:C1M\"" {  } { { "Core.vhd" "C1M" { Text "H:/bike/Core/Core.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDiv ClockDiv:C100K " "Info: Elaborating entity \"ClockDiv\" for hierarchy \"ClockDiv:C100K\"" {  } { { "Core.vhd" "C100K" { Text "H:/bike/Core/Core.vhd" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDiv ClockDiv:C17K " "Info: Elaborating entity \"ClockDiv\" for hierarchy \"ClockDiv:C17K\"" {  } { { "Core.vhd" "C17K" { Text "H:/bike/Core/Core.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDiv ClockDiv:C1K " "Info: Elaborating entity \"ClockDiv\" for hierarchy \"ClockDiv:C1K\"" {  } { { "Core.vhd" "C1K" { Text "H:/bike/Core/Core.vhd" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDiv ClockDiv:C500 " "Info: Elaborating entity \"ClockDiv\" for hierarchy \"ClockDiv:C500\"" {  } { { "Core.vhd" "C500" { Text "H:/bike/Core/Core.vhd" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDiv ClockDiv:C170 " "Info: Elaborating entity \"ClockDiv\" for hierarchy \"ClockDiv:C170\"" {  } { { "Core.vhd" "C170" { Text "H:/bike/Core/Core.vhd" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDiv ClockDiv:C4 " "Info: Elaborating entity \"ClockDiv\" for hierarchy \"ClockDiv:C4\"" {  } { { "Core.vhd" "C4" { Text "H:/bike/Core/Core.vhd" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDiv ClockDiv:C1 " "Info: Elaborating entity \"ClockDiv\" for hierarchy \"ClockDiv:C1\"" {  } { { "Core.vhd" "C1" { Text "H:/bike/Core/Core.vhd" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCount TimeCount:LEDTimeCount " "Info: Elaborating entity \"TimeCount\" for hierarchy \"TimeCount:LEDTimeCount\"" {  } { { "Core.vhd" "LEDTimeCount" { Text "H:/bike/Core/Core.vhd" 125 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DNum TimeCount:LEDTimeCount\|DNum:D0 " "Info: Elaborating entity \"DNum\" for hierarchy \"TimeCount:LEDTimeCount\|DNum:D0\"" {  } { { "../TimeCount/TimeCount.vhd" "D0" { Text "H:/bike/TimeCount/TimeCount.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedShowe TimeCount:LEDTimeCount\|LedShowe:LED " "Info: Elaborating entity \"LedShowe\" for hierarchy \"TimeCount:LEDTimeCount\|LedShowe:LED\"" {  } { { "../TimeCount/TimeCount.vhd" "LED" { Text "H:/bike/TimeCount/TimeCount.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UltrasonicRanging TimeCount:LEDTimeCount\|UltrasonicRanging:UR " "Info: Elaborating entity \"UltrasonicRanging\" for hierarchy \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\"" {  } { { "../TimeCount/TimeCount.vhd" "UR" { Text "H:/bike/TimeCount/TimeCount.vhd" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MeasureLevel TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML " "Info: Elaborating entity \"MeasureLevel\" for hierarchy \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\"" {  } { { "../UltrasonicRanging/UltrasonicRanging.vhd" "ML" { Text "H:/bike/UltrasonicRanging/UltrasonicRanging.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeToLevel TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|EdgeToLevel:ToUpLevel " "Info: Elaborating entity \"EdgeToLevel\" for hierarchy \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|EdgeToLevel:ToUpLevel\"" {  } { { "../MeasureLevel/MeasureLevel.vhd" "ToUpLevel" { Text "H:/bike/MeasureLevel/MeasureLevel.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "St EdgeToLevel.vhd(21) " "Warning (10631): VHDL Process Statement warning at EdgeToLevel.vhd(21): inferring latch(es) for signal or variable \"St\", which holds its previous value in one or more paths through the process" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "So EdgeToLevel.vhd(21) " "Warning (10631): VHDL Process Statement warning at EdgeToLevel.vhd(21): inferring latch(es) for signal or variable \"So\", which holds its previous value in one or more paths through the process" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Output EdgeToLevel.vhd(21) " "Warning (10631): VHDL Process Statement warning at EdgeToLevel.vhd(21): inferring latch(es) for signal or variable \"Output\", which holds its previous value in one or more paths through the process" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output EdgeToLevel.vhd(21) " "Info (10041): Inferred latch for \"Output\" at EdgeToLevel.vhd(21)" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "So EdgeToLevel.vhd(21) " "Info (10041): Inferred latch for \"So\" at EdgeToLevel.vhd(21)" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "St EdgeToLevel.vhd(21) " "Info (10041): Inferred latch for \"St\" at EdgeToLevel.vhd(21)" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound Sound:StartSound " "Info: Elaborating entity \"Sound\" for hierarchy \"Sound:StartSound\"" {  } { { "Core.vhd" "StartSound" { Text "H:/bike/Core/Core.vhd" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTC Sound:StartSound\|CTC:CTCWaveGen " "Info: Elaborating entity \"CTC\" for hierarchy \"Sound:StartSound\|CTC:CTCWaveGen\"" {  } { { "../Sound/Sound.vhd" "CTCWaveGen" { Text "H:/bike/Sound/Sound.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDCtrl LEDCtrl:LEDP " "Info: Elaborating entity \"LEDCtrl\" for hierarchy \"LEDCtrl:LEDP\"" {  } { { "Core.vhd" "LEDP" { Text "H:/bike/Core/Core.vhd" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDRefresh LEDCtrl:LEDP\|LEDRefresh:LEDPoint " "Info: Elaborating entity \"LEDRefresh\" for hierarchy \"LEDCtrl:LEDP\|LEDRefresh:LEDPoint\"" {  } { { "../LEDCtrl/LEDCtrl.vhd" "LEDPoint" { Text "H:/bike/LEDCtrl/LEDCtrl.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen " "Info: Elaborating entity \"PWM\" for hierarchy \"LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\"" {  } { { "../LEDRefresh/LEDRefresh.vhd" "PWMGen" { Text "H:/bike/LEDRefresh/LEDRefresh.vhd" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RollGate LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:RedLEDP " "Info: Elaborating entity \"RollGate\" for hierarchy \"LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:RedLEDP\"" {  } { { "../LEDRefresh/LEDRefresh.vhd" "RedLEDP" { Text "H:/bike/LEDRefresh/LEDRefresh.vhd" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EliminationBuffeting EliminationBuffeting:ToRightEB " "Info: Elaborating entity \"EliminationBuffeting\" for hierarchy \"EliminationBuffeting:ToRightEB\"" {  } { { "Core.vhd" "ToRightEB" { Text "H:/bike/Core/Core.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EliminationBuffeting EliminationBuffeting:ToResetEB " "Info: Elaborating entity \"EliminationBuffeting\" for hierarchy \"EliminationBuffeting:ToResetEB\"" {  } { { "Core.vhd" "ToResetEB" { Text "H:/bike/Core/Core.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "Warning: 15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../DNum/DNum.vhd" "" { Text "H:/bike/DNum/DNum.vhd" 13 -1 0 } } { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 84 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "617 " "Info: Implemented 617 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Info: Implemented 42 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "568 " "Info: Implemented 568 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 07:58:12 2017 " "Info: Processing ended: Fri Nov 10 07:58:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 07:58:13 2017 " "Info: Processing started: Fri Nov 10 07:58:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Core -c Core " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Core -c Core" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Core EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"Core\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "rawclock Global clock in PIN 18 " "Info: Automatically promoted signal \"rawclock\" to use Global clock in PIN 18" {  } { { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 6 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ClockDiv:C500\|output~reg0 Global clock " "Info: Automatically promoted some destinations of signal \"ClockDiv:C500\|output~reg0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ClockDiv:C500\|output~reg0 " "Info: Destination \"ClockDiv:C500\|output~reg0\" may be non-global or may not use global clock" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ClockDiv:C1\|output~reg0 Global clock " "Info: Automatically promoted some destinations of signal \"ClockDiv:C1\|output~reg0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ClockDiv:C1\|output~reg0 " "Info: Destination \"ClockDiv:C1\|output~reg0\" may be non-global or may not use global clock" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|Tri~0 " "Info: Destination \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|Tri~0\" may be non-global or may not use global clock" {  } { { "../UltrasonicRanging/UltrasonicRanging.vhd" "" { Text "H:/bike/UltrasonicRanging/UltrasonicRanging.vhd" 18 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ClockDiv:C4\|output~reg0 Global clock " "Info: Automatically promoted some destinations of signal \"ClockDiv:C4\|output~reg0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ClockDiv:C4\|output~reg0 " "Info: Destination \"ClockDiv:C4\|output~reg0\" may be non-global or may not use global clock" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.729 ns register pin " "Info: Estimated most critical path is register to pin delay of 12.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TimeCount:LEDTimeCount\|DNum:D1\|count\[2\] 1 REG LAB_X10_Y10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y10; Fanout = 4; REG Node = 'TimeCount:LEDTimeCount\|DNum:D1\|count\[2\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeCount:LEDTimeCount|DNum:D1|count[2] } "NODE_NAME" } } { "../DNum/DNum.vhd" "" { Text "H:/bike/DNum/DNum.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.740 ns) 1.359 ns TimeCount:LEDTimeCount\|LEDNum\[2\]~13 2 COMB LAB_X10_Y10 1 " "Info: 2: + IC(0.619 ns) + CELL(0.740 ns) = 1.359 ns; Loc. = LAB_X10_Y10; Fanout = 1; COMB Node = 'TimeCount:LEDTimeCount\|LEDNum\[2\]~13'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { TimeCount:LEDTimeCount|DNum:D1|count[2] TimeCount:LEDTimeCount|LEDNum[2]~13 } "NODE_NAME" } } { "../TimeCount/TimeCount.vhd" "" { Text "H:/bike/TimeCount/TimeCount.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.591 ns) + CELL(0.740 ns) 3.690 ns TimeCount:LEDTimeCount\|LEDNum\[2\]~14 3 COMB LAB_X11_Y8 8 " "Info: 3: + IC(1.591 ns) + CELL(0.740 ns) = 3.690 ns; Loc. = LAB_X11_Y8; Fanout = 8; COMB Node = 'TimeCount:LEDTimeCount\|LEDNum\[2\]~14'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { TimeCount:LEDTimeCount|LEDNum[2]~13 TimeCount:LEDTimeCount|LEDNum[2]~14 } "NODE_NAME" } } { "../TimeCount/TimeCount.vhd" "" { Text "H:/bike/TimeCount/TimeCount.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(0.511 ns) 6.045 ns TimeCount:LEDTimeCount\|LedShowe:LED\|Mux0~1 4 COMB LAB_X11_Y10 1 " "Info: 4: + IC(1.844 ns) + CELL(0.511 ns) = 6.045 ns; Loc. = LAB_X11_Y10; Fanout = 1; COMB Node = 'TimeCount:LEDTimeCount\|LedShowe:LED\|Mux0~1'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { TimeCount:LEDTimeCount|LEDNum[2]~14 TimeCount:LEDTimeCount|LedShowe:LED|Mux0~1 } "NODE_NAME" } } { "../LedShowe/LedShowe.vhd" "" { Text "H:/bike/LedShowe/LedShowe.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 7.228 ns TimeCount:LEDTimeCount\|LedShowe:LED\|Mux0~2 5 COMB LAB_X11_Y10 1 " "Info: 5: + IC(0.983 ns) + CELL(0.200 ns) = 7.228 ns; Loc. = LAB_X11_Y10; Fanout = 1; COMB Node = 'TimeCount:LEDTimeCount\|LedShowe:LED\|Mux0~2'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { TimeCount:LEDTimeCount|LedShowe:LED|Mux0~1 TimeCount:LEDTimeCount|LedShowe:LED|Mux0~2 } "NODE_NAME" } } { "../LedShowe/LedShowe.vhd" "" { Text "H:/bike/LedShowe/LedShowe.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.179 ns) + CELL(2.322 ns) 12.729 ns LEDData\[7\] 6 PIN PIN_51 0 " "Info: 6: + IC(3.179 ns) + CELL(2.322 ns) = 12.729 ns; Loc. = PIN_51; Fanout = 0; PIN Node = 'LEDData\[7\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.501 ns" { TimeCount:LEDTimeCount|LedShowe:LED|Mux0~2 LEDData[7] } "NODE_NAME" } } { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.513 ns ( 35.45 % ) " "Info: Total cell delay = 4.513 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.216 ns ( 64.55 % ) " "Info: Total interconnect delay = 8.216 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.729 ns" { TimeCount:LEDTimeCount|DNum:D1|count[2] TimeCount:LEDTimeCount|LEDNum[2]~13 TimeCount:LEDTimeCount|LEDNum[2]~14 TimeCount:LEDTimeCount|LedShowe:LED|Mux0~1 TimeCount:LEDTimeCount|LedShowe:LED|Mux0~2 LEDData[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "4 1726 " "Info: 4 (of 1726) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Info: Average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/bike/Core/Core.fit.smsg " "Info: Generated suppressed messages file H:/bike/Core/Core.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 07:58:15 2017 " "Info: Processing ended: Fri Nov 10 07:58:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 07:58:17 2017 " "Info: Processing started: Fri Nov 10 07:58:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Core -c Core " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Core -c Core" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 07:58:17 2017 " "Info: Processing ended: Fri Nov 10 07:58:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 07:58:18 2017 " "Info: Processing started: Fri Nov 10 07:58:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Core -c Core " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Core -c Core" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|Output\$latch " "Warning: Node \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|Output\$latch\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|So " "Warning: Node \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|So\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EdgeToLevel:ToRightLevel\|Output\$latch " "Warning: Node \"EdgeToLevel:ToRightLevel\|Output\$latch\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EdgeToLevel:ToStopLevel\|Output\$latch " "Warning: Node \"EdgeToLevel:ToStopLevel\|Output\$latch\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EdgeToLevel:ToLeftLevel\|Output\$latch " "Warning: Node \"EdgeToLevel:ToLeftLevel\|Output\$latch\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EdgeToLevel:ToStopLevel\|So " "Warning: Node \"EdgeToLevel:ToStopLevel\|So\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EdgeToLevel:ToLeftLevel\|So " "Warning: Node \"EdgeToLevel:ToLeftLevel\|So\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EdgeToLevel:ToRightLevel\|So " "Warning: Node \"EdgeToLevel:ToRightLevel\|So\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|St " "Warning: Node \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|St\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EdgeToLevel:ToStopLevel\|St " "Warning: Node \"EdgeToLevel:ToStopLevel\|St\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EdgeToLevel:ToLeftLevel\|St " "Warning: Node \"EdgeToLevel:ToLeftLevel\|St\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EdgeToLevel:ToRightLevel\|St " "Warning: Node \"EdgeToLevel:ToRightLevel\|St\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "H:/bike/EdgeToLevel/EdgeToLevel.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "rawclock " "Info: Assuming node \"rawclock\" is an undefined clock" {  } { { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 6 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rawclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Echo " "Info: Assuming node \"Echo\" is an undefined clock" {  } { { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 16 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Echo" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "EliminationBuffeting:ToRightEB\|Output~reg0 " "Info: Detected ripple clock \"EliminationBuffeting:ToRightEB\|Output~reg0\" as buffer" {  } { { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "H:/bike/EliminationBuffeting/EliminationBuffeting.vhd" 26 0 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "EliminationBuffeting:ToRightEB\|Output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "EliminationBuffeting:ToLeftEB\|Output~reg0 " "Info: Detected ripple clock \"EliminationBuffeting:ToLeftEB\|Output~reg0\" as buffer" {  } { { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "H:/bike/EliminationBuffeting/EliminationBuffeting.vhd" 26 0 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "EliminationBuffeting:ToLeftEB\|Output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "EliminationBuffeting:ToStopEB\|Output~reg0 " "Info: Detected ripple clock \"EliminationBuffeting:ToStopEB\|Output~reg0\" as buffer" {  } { { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "H:/bike/EliminationBuffeting/EliminationBuffeting.vhd" 26 0 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "EliminationBuffeting:ToStopEB\|Output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockDiv:C4\|output~reg0 " "Info: Detected ripple clock \"ClockDiv:C4\|output~reg0\" as buffer" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockDiv:C4\|output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockDiv:C100K\|output~reg0 " "Info: Detected ripple clock \"ClockDiv:C100K\|output~reg0\" as buffer" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockDiv:C100K\|output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockDiv:C170\|output~reg0 " "Info: Detected ripple clock \"ClockDiv:C170\|output~reg0\" as buffer" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockDiv:C170\|output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LEDCtrl:LEDP\|RsvCount " "Info: Detected ripple clock \"LEDCtrl:LEDP\|RsvCount\" as buffer" {  } { { "../LEDCtrl/LEDCtrl.vhd" "" { Text "H:/bike/LEDCtrl/LEDCtrl.vhd" 35 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDCtrl:LEDP\|RsvCount" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockDiv:C1M\|output~reg0 " "Info: Detected ripple clock \"ClockDiv:C1M\|output~reg0\" as buffer" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockDiv:C1M\|output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockDiv:C8\|output~reg0 " "Info: Detected ripple clock \"ClockDiv:C8\|output~reg0\" as buffer" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockDiv:C8\|output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockDiv:C1\|output~reg0 " "Info: Detected ripple clock \"ClockDiv:C1\|output~reg0\" as buffer" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockDiv:C1\|output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TimeCount:LEDTimeCount\|DNum:D0\|c1 " "Info: Detected ripple clock \"TimeCount:LEDTimeCount\|DNum:D0\|c1\" as buffer" {  } { { "../DNum/DNum.vhd" "" { Text "H:/bike/DNum/DNum.vhd" 13 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TimeCount:LEDTimeCount\|DNum:D0\|c1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockDiv:C17K\|output~reg0 " "Info: Detected ripple clock \"ClockDiv:C17K\|output~reg0\" as buffer" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockDiv:C17K\|output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNumclock " "Info: Detected gated clock \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNumclock\" as buffer" {  } { { "../MeasureLevel/MeasureLevel.vhd" "" { Text "H:/bike/MeasureLevel/MeasureLevel.vhd" 33 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNumclock" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|c1 " "Info: Detected ripple clock \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|c1\" as buffer" {  } { { "../DNum/DNum.vhd" "" { Text "H:/bike/DNum/DNum.vhd" 13 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|c1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D1\|c1 " "Info: Detected ripple clock \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D1\|c1\" as buffer" {  } { { "../DNum/DNum.vhd" "" { Text "H:/bike/DNum/DNum.vhd" 13 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D1\|c1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|c1 " "Info: Detected ripple clock \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|c1\" as buffer" {  } { { "../DNum/DNum.vhd" "" { Text "H:/bike/DNum/DNum.vhd" 13 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|c1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockDiv:C1K\|output~reg0 " "Info: Detected ripple clock \"ClockDiv:C1K\|output~reg0\" as buffer" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockDiv:C1K\|output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "EliminationBuffeting:ToResetEB\|Output~reg0 " "Info: Detected ripple clock \"EliminationBuffeting:ToResetEB\|Output~reg0\" as buffer" {  } { { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "H:/bike/EliminationBuffeting/EliminationBuffeting.vhd" 26 0 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "EliminationBuffeting:ToResetEB\|Output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OnOff " "Info: Detected ripple clock \"OnOff\" as buffer" {  } { { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 100 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OnOff" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockDiv:C500\|output~reg0 " "Info: Detected ripple clock \"ClockDiv:C500\|output~reg0\" as buffer" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockDiv:C500\|output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rawclock register OnOff register ClockDiv:C17K\|output~reg0 57.6 MHz 17.36 ns Internal " "Info: Clock \"rawclock\" has Internal fmax of 57.6 MHz between source register \"OnOff\" and destination register \"ClockDiv:C17K\|output~reg0\" (period= 17.36 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.226 ns + Longest register register " "Info: + Longest register to register delay is 4.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OnOff 1 REG LC_X11_Y4_N1 165 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y4_N1; Fanout = 165; REG Node = 'OnOff'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OnOff } "NODE_NAME" } } { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.318 ns) + CELL(1.908 ns) 4.226 ns ClockDiv:C17K\|output~reg0 2 REG LC_X12_Y8_N0 3 " "Info: 2: + IC(2.318 ns) + CELL(1.908 ns) = 4.226 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; REG Node = 'ClockDiv:C17K\|output~reg0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.226 ns" { OnOff ClockDiv:C17K|output~reg0 } "NODE_NAME" } } { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.908 ns ( 45.15 % ) " "Info: Total cell delay = 1.908 ns ( 45.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.318 ns ( 54.85 % ) " "Info: Total interconnect delay = 2.318 ns ( 54.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.226 ns" { OnOff ClockDiv:C17K|output~reg0 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "4.226 ns" { OnOff {} ClockDiv:C17K|output~reg0 {} } { 0.000ns 2.318ns } { 0.000ns 1.908ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.745 ns - Smallest " "Info: - Smallest clock skew is -3.745 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rawclock destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"rawclock\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rawclock 1 CLK PIN_18 74 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 74; CLK Node = 'rawclock'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rawclock } "NODE_NAME" } } { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns ClockDiv:C17K\|output~reg0 2 REG LC_X12_Y8_N0 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; REG Node = 'ClockDiv:C17K\|output~reg0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { rawclock ClockDiv:C17K|output~reg0 } "NODE_NAME" } } { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { rawclock ClockDiv:C17K|output~reg0 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { rawclock {} rawclock~combout {} ClockDiv:C17K|output~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rawclock source 7.564 ns - Longest register " "Info: - Longest clock path from clock \"rawclock\" to source register is 7.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rawclock 1 CLK PIN_18 74 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 74; CLK Node = 'rawclock'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rawclock } "NODE_NAME" } } { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns EliminationBuffeting:ToResetEB\|Output~reg0 2 REG LC_X6_Y6_N8 3 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y6_N8; Fanout = 3; REG Node = 'EliminationBuffeting:ToResetEB\|Output~reg0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { rawclock EliminationBuffeting:ToResetEB|Output~reg0 } "NODE_NAME" } } { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "H:/bike/EliminationBuffeting/EliminationBuffeting.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.451 ns) + CELL(0.918 ns) 7.564 ns OnOff 3 REG LC_X11_Y4_N1 165 " "Info: 3: + IC(2.451 ns) + CELL(0.918 ns) = 7.564 ns; Loc. = LC_X11_Y4_N1; Fanout = 165; REG Node = 'OnOff'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.369 ns" { EliminationBuffeting:ToResetEB|Output~reg0 OnOff } "NODE_NAME" } } { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 44.62 % ) " "Info: Total cell delay = 3.375 ns ( 44.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.189 ns ( 55.38 % ) " "Info: Total interconnect delay = 4.189 ns ( 55.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.564 ns" { rawclock EliminationBuffeting:ToResetEB|Output~reg0 OnOff } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "7.564 ns" { rawclock {} rawclock~combout {} EliminationBuffeting:ToResetEB|Output~reg0 {} OnOff {} } { 0.000ns 0.000ns 1.738ns 2.451ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { rawclock ClockDiv:C17K|output~reg0 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { rawclock {} rawclock~combout {} ClockDiv:C17K|output~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.564 ns" { rawclock EliminationBuffeting:ToResetEB|Output~reg0 OnOff } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "7.564 ns" { rawclock {} rawclock~combout {} EliminationBuffeting:ToResetEB|Output~reg0 {} OnOff {} } { 0.000ns 0.000ns 1.738ns 2.451ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 100 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 100 -1 0 } } { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.226 ns" { OnOff ClockDiv:C17K|output~reg0 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "4.226 ns" { OnOff {} ClockDiv:C17K|output~reg0 {} } { 0.000ns 2.318ns } { 0.000ns 1.908ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { rawclock ClockDiv:C17K|output~reg0 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { rawclock {} rawclock~combout {} ClockDiv:C17K|output~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.564 ns" { rawclock EliminationBuffeting:ToResetEB|Output~reg0 OnOff } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "7.564 ns" { rawclock {} rawclock~combout {} EliminationBuffeting:ToResetEB|Output~reg0 {} OnOff {} } { 0.000ns 0.000ns 1.738ns 2.451ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Echo register register TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|count\[1\] TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|c1 304.04 MHz Internal " "Info: Clock \"Echo\" Internal fmax is restricted to 304.04 MHz between source register \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|count\[1\]\" and destination register \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|c1\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.543 ns + Longest register register " "Info: + Longest register to register delay is 2.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|count\[1\] 1 REG LC_X13_Y7_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y7_N0; Fanout = 5; REG Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|count\[1\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|count[1] } "NODE_NAME" } } { "../DNum/DNum.vhd" "" { Text "H:/bike/DNum/DNum.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(1.183 ns) 2.543 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|c1 2 REG LC_X14_Y7_N8 5 " "Info: 2: + IC(1.360 ns) + CELL(1.183 ns) = 2.543 ns; Loc. = LC_X14_Y7_N8; Fanout = 5; REG Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|c1'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|count[1] TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 } "NODE_NAME" } } { "../DNum/DNum.vhd" "" { Text "H:/bike/DNum/DNum.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 46.52 % ) " "Info: Total cell delay = 1.183 ns ( 46.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.360 ns ( 53.48 % ) " "Info: Total interconnect delay = 1.360 ns ( 53.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|count[1] TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "2.543 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|count[1] {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 {} } { 0.000ns 1.360ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Echo destination 5.948 ns + Shortest register " "Info: + Shortest clock path from clock \"Echo\" to destination register is 5.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Echo 1 CLK PIN_89 2 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_89; Fanout = 2; CLK Node = 'Echo'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Echo } "NODE_NAME" } } { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.200 ns) 3.952 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNumclock 2 COMB LC_X13_Y7_N7 5 " "Info: 2: + IC(2.589 ns) + CELL(0.200 ns) = 3.952 ns; Loc. = LC_X13_Y7_N7; Fanout = 5; COMB Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNumclock'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { Echo TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "H:/bike/MeasureLevel/MeasureLevel.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.918 ns) 5.948 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|c1 3 REG LC_X14_Y7_N8 5 " "Info: 3: + IC(1.078 ns) + CELL(0.918 ns) = 5.948 ns; Loc. = LC_X14_Y7_N8; Fanout = 5; REG Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|c1'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 } "NODE_NAME" } } { "../DNum/DNum.vhd" "" { Text "H:/bike/DNum/DNum.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.281 ns ( 38.35 % ) " "Info: Total cell delay = 2.281 ns ( 38.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.667 ns ( 61.65 % ) " "Info: Total interconnect delay = 3.667 ns ( 61.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.948 ns" { Echo TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.948 ns" { Echo {} Echo~combout {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 {} } { 0.000ns 0.000ns 2.589ns 1.078ns } { 0.000ns 1.163ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Echo source 5.943 ns - Longest register " "Info: - Longest clock path from clock \"Echo\" to source register is 5.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Echo 1 CLK PIN_89 2 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_89; Fanout = 2; CLK Node = 'Echo'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Echo } "NODE_NAME" } } { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.200 ns) 3.952 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNumclock 2 COMB LC_X13_Y7_N7 5 " "Info: 2: + IC(2.589 ns) + CELL(0.200 ns) = 3.952 ns; Loc. = LC_X13_Y7_N7; Fanout = 5; COMB Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNumclock'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { Echo TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "H:/bike/MeasureLevel/MeasureLevel.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.918 ns) 5.943 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|count\[1\] 3 REG LC_X13_Y7_N0 5 " "Info: 3: + IC(1.073 ns) + CELL(0.918 ns) = 5.943 ns; Loc. = LC_X13_Y7_N0; Fanout = 5; REG Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|count\[1\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|count[1] } "NODE_NAME" } } { "../DNum/DNum.vhd" "" { Text "H:/bike/DNum/DNum.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.281 ns ( 38.38 % ) " "Info: Total cell delay = 2.281 ns ( 38.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.662 ns ( 61.62 % ) " "Info: Total interconnect delay = 3.662 ns ( 61.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.943 ns" { Echo TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|count[1] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.943 ns" { Echo {} Echo~combout {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|count[1] {} } { 0.000ns 0.000ns 2.589ns 1.073ns } { 0.000ns 1.163ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.948 ns" { Echo TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.948 ns" { Echo {} Echo~combout {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 {} } { 0.000ns 0.000ns 2.589ns 1.078ns } { 0.000ns 1.163ns 0.200ns 0.918ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.943 ns" { Echo TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|count[1] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.943 ns" { Echo {} Echo~combout {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|count[1] {} } { 0.000ns 0.000ns 2.589ns 1.073ns } { 0.000ns 1.163ns 0.200ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../DNum/DNum.vhd" "" { Text "H:/bike/DNum/DNum.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../DNum/DNum.vhd" "" { Text "H:/bike/DNum/DNum.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|count[1] TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "2.543 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|count[1] {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 {} } { 0.000ns 1.360ns } { 0.000ns 1.183ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.948 ns" { Echo TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.948 ns" { Echo {} Echo~combout {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 {} } { 0.000ns 0.000ns 2.589ns 1.078ns } { 0.000ns 1.163ns 0.200ns 0.918ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.943 ns" { Echo TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|count[1] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.943 ns" { Echo {} Echo~combout {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|count[1] {} } { 0.000ns 0.000ns 2.589ns 1.073ns } { 0.000ns 1.163ns 0.200ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 {} } {  } {  } "" } } { "../DNum/DNum.vhd" "" { Text "H:/bike/DNum/DNum.vhd" 13 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "rawclock 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"rawclock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LEDCtrl:LEDP\|BreathCount\[7\] LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|output rawclock 4.675 ns " "Info: Found hold time violation between source  pin or register \"LEDCtrl:LEDP\|BreathCount\[7\]\" and destination pin or register \"LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|output\" for clock \"rawclock\" (Hold time is 4.675 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.937 ns + Largest " "Info: + Largest clock skew is 7.937 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rawclock destination 15.621 ns + Longest register " "Info: + Longest clock path from clock \"rawclock\" to destination register is 15.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rawclock 1 CLK PIN_18 74 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 74; CLK Node = 'rawclock'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rawclock } "NODE_NAME" } } { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns ClockDiv:C1M\|output~reg0 2 REG LC_X12_Y4_N0 15 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N0; Fanout = 15; REG Node = 'ClockDiv:C1M\|output~reg0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { rawclock ClockDiv:C1M|output~reg0 } "NODE_NAME" } } { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.508 ns) + CELL(0.918 ns) 15.621 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|output 3 REG LC_X9_Y6_N9 1 " "Info: 3: + IC(10.508 ns) + CELL(0.918 ns) = 15.621 ns; Loc. = LC_X9_Y6_N9; Fanout = 1; REG Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|output'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.426 ns" { ClockDiv:C1M|output~reg0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "H:/bike/PWM/PWM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 21.61 % ) " "Info: Total cell delay = 3.375 ns ( 21.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.246 ns ( 78.39 % ) " "Info: Total interconnect delay = 12.246 ns ( 78.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.621 ns" { rawclock ClockDiv:C1M|output~reg0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "15.621 ns" { rawclock {} rawclock~combout {} ClockDiv:C1M|output~reg0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 0.000ns 1.738ns 10.508ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rawclock source 7.684 ns - Shortest register " "Info: - Shortest clock path from clock \"rawclock\" to source register is 7.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rawclock 1 CLK PIN_18 74 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 74; CLK Node = 'rawclock'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rawclock } "NODE_NAME" } } { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns ClockDiv:C170\|output~reg0 2 REG LC_X10_Y4_N7 12 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y4_N7; Fanout = 12; REG Node = 'ClockDiv:C170\|output~reg0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { rawclock ClockDiv:C170|output~reg0 } "NODE_NAME" } } { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.571 ns) + CELL(0.918 ns) 7.684 ns LEDCtrl:LEDP\|BreathCount\[7\] 3 REG LC_X8_Y6_N7 7 " "Info: 3: + IC(2.571 ns) + CELL(0.918 ns) = 7.684 ns; Loc. = LC_X8_Y6_N7; Fanout = 7; REG Node = 'LEDCtrl:LEDP\|BreathCount\[7\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.489 ns" { ClockDiv:C170|output~reg0 LEDCtrl:LEDP|BreathCount[7] } "NODE_NAME" } } { "../LEDCtrl/LEDCtrl.vhd" "" { Text "H:/bike/LEDCtrl/LEDCtrl.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.92 % ) " "Info: Total cell delay = 3.375 ns ( 43.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.309 ns ( 56.08 % ) " "Info: Total interconnect delay = 4.309 ns ( 56.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.684 ns" { rawclock ClockDiv:C170|output~reg0 LEDCtrl:LEDP|BreathCount[7] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "7.684 ns" { rawclock {} rawclock~combout {} ClockDiv:C170|output~reg0 {} LEDCtrl:LEDP|BreathCount[7] {} } { 0.000ns 0.000ns 1.738ns 2.571ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.621 ns" { rawclock ClockDiv:C1M|output~reg0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "15.621 ns" { rawclock {} rawclock~combout {} ClockDiv:C1M|output~reg0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 0.000ns 1.738ns 10.508ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.684 ns" { rawclock ClockDiv:C170|output~reg0 LEDCtrl:LEDP|BreathCount[7] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "7.684 ns" { rawclock {} rawclock~combout {} ClockDiv:C170|output~reg0 {} LEDCtrl:LEDP|BreathCount[7] {} } { 0.000ns 0.000ns 1.738ns 2.571ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "../LEDCtrl/LEDCtrl.vhd" "" { Text "H:/bike/LEDCtrl/LEDCtrl.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.107 ns - Shortest register register " "Info: - Shortest register to register delay is 3.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDCtrl:LEDP\|BreathCount\[7\] 1 REG LC_X8_Y6_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y6_N7; Fanout = 7; REG Node = 'LEDCtrl:LEDP\|BreathCount\[7\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDCtrl:LEDP|BreathCount[7] } "NODE_NAME" } } { "../LEDCtrl/LEDCtrl.vhd" "" { Text "H:/bike/LEDCtrl/LEDCtrl.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.200 ns) 1.546 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~0 2 COMB LC_X9_Y6_N7 1 " "Info: 2: + IC(1.346 ns) + CELL(0.200 ns) = 1.546 ns; Loc. = LC_X9_Y6_N7; Fanout = 1; COMB Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { LEDCtrl:LEDP|BreathCount[7] LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "H:/bike/PWM/PWM.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.804 ns) 3.107 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|output 3 REG LC_X9_Y6_N9 1 " "Info: 3: + IC(0.757 ns) + CELL(0.804 ns) = 3.107 ns; Loc. = LC_X9_Y6_N9; Fanout = 1; REG Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|output'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "H:/bike/PWM/PWM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.004 ns ( 32.31 % ) " "Info: Total cell delay = 1.004 ns ( 32.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 67.69 % ) " "Info: Total interconnect delay = 2.103 ns ( 67.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.107 ns" { LEDCtrl:LEDP|BreathCount[7] LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.107 ns" { LEDCtrl:LEDP|BreathCount[7] {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 1.346ns 0.757ns } { 0.000ns 0.200ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "../PWM/PWM.vhd" "" { Text "H:/bike/PWM/PWM.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../LEDCtrl/LEDCtrl.vhd" "" { Text "H:/bike/LEDCtrl/LEDCtrl.vhd" 50 -1 0 } } { "../PWM/PWM.vhd" "" { Text "H:/bike/PWM/PWM.vhd" 14 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.621 ns" { rawclock ClockDiv:C1M|output~reg0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "15.621 ns" { rawclock {} rawclock~combout {} ClockDiv:C1M|output~reg0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 0.000ns 1.738ns 10.508ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.684 ns" { rawclock ClockDiv:C170|output~reg0 LEDCtrl:LEDP|BreathCount[7] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "7.684 ns" { rawclock {} rawclock~combout {} ClockDiv:C170|output~reg0 {} LEDCtrl:LEDP|BreathCount[7] {} } { 0.000ns 0.000ns 1.738ns 2.571ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.107 ns" { LEDCtrl:LEDP|BreathCount[7] LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.107 ns" { LEDCtrl:LEDP|BreathCount[7] {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 1.346ns 0.757ns } { 0.000ns 0.200ns 0.804ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "EliminationBuffeting:ToResetEB\|Timeing\[0\] userreset rawclock 4.618 ns register " "Info: tsu for register \"EliminationBuffeting:ToResetEB\|Timeing\[0\]\" (data pin = \"userreset\", clock pin = \"rawclock\") is 4.618 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.104 ns + Longest pin register " "Info: + Longest pin to register delay is 8.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns userreset 1 PIN PIN_61 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 2; PIN Node = 'userreset'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { userreset } "NODE_NAME" } } { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.778 ns) + CELL(0.740 ns) 4.650 ns EliminationBuffeting:ToResetEB\|Timeing~42 2 COMB LC_X6_Y6_N7 21 " "Info: 2: + IC(2.778 ns) + CELL(0.740 ns) = 4.650 ns; Loc. = LC_X6_Y6_N7; Fanout = 21; COMB Node = 'EliminationBuffeting:ToResetEB\|Timeing~42'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.518 ns" { userreset EliminationBuffeting:ToResetEB|Timeing~42 } "NODE_NAME" } } { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "H:/bike/EliminationBuffeting/EliminationBuffeting.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(1.760 ns) 8.104 ns EliminationBuffeting:ToResetEB\|Timeing\[0\] 3 REG LC_X4_Y6_N5 4 " "Info: 3: + IC(1.694 ns) + CELL(1.760 ns) = 8.104 ns; Loc. = LC_X4_Y6_N5; Fanout = 4; REG Node = 'EliminationBuffeting:ToResetEB\|Timeing\[0\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { EliminationBuffeting:ToResetEB|Timeing~42 EliminationBuffeting:ToResetEB|Timeing[0] } "NODE_NAME" } } { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "H:/bike/EliminationBuffeting/EliminationBuffeting.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.632 ns ( 44.82 % ) " "Info: Total cell delay = 3.632 ns ( 44.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 55.18 % ) " "Info: Total interconnect delay = 4.472 ns ( 55.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.104 ns" { userreset EliminationBuffeting:ToResetEB|Timeing~42 EliminationBuffeting:ToResetEB|Timeing[0] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.104 ns" { userreset {} userreset~combout {} EliminationBuffeting:ToResetEB|Timeing~42 {} EliminationBuffeting:ToResetEB|Timeing[0] {} } { 0.000ns 0.000ns 2.778ns 1.694ns } { 0.000ns 1.132ns 0.740ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "H:/bike/EliminationBuffeting/EliminationBuffeting.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rawclock destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"rawclock\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rawclock 1 CLK PIN_18 74 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 74; CLK Node = 'rawclock'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rawclock } "NODE_NAME" } } { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns EliminationBuffeting:ToResetEB\|Timeing\[0\] 2 REG LC_X4_Y6_N5 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y6_N5; Fanout = 4; REG Node = 'EliminationBuffeting:ToResetEB\|Timeing\[0\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { rawclock EliminationBuffeting:ToResetEB|Timeing[0] } "NODE_NAME" } } { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "H:/bike/EliminationBuffeting/EliminationBuffeting.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { rawclock EliminationBuffeting:ToResetEB|Timeing[0] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { rawclock {} rawclock~combout {} EliminationBuffeting:ToResetEB|Timeing[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.104 ns" { userreset EliminationBuffeting:ToResetEB|Timeing~42 EliminationBuffeting:ToResetEB|Timeing[0] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.104 ns" { userreset {} userreset~combout {} EliminationBuffeting:ToResetEB|Timeing~42 {} EliminationBuffeting:ToResetEB|Timeing[0] {} } { 0.000ns 0.000ns 2.778ns 1.694ns } { 0.000ns 1.132ns 0.740ns 1.760ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { rawclock EliminationBuffeting:ToResetEB|Timeing[0] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { rawclock {} rawclock~combout {} EliminationBuffeting:ToResetEB|Timeing[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "rawclock LEDColumn\[14\] LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|output 31.317 ns register " "Info: tco from clock \"rawclock\" to destination pin \"LEDColumn\[14\]\" through register \"LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|output\" is 31.317 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rawclock source 15.621 ns + Longest register " "Info: + Longest clock path from clock \"rawclock\" to source register is 15.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rawclock 1 CLK PIN_18 74 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 74; CLK Node = 'rawclock'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rawclock } "NODE_NAME" } } { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns ClockDiv:C1M\|output~reg0 2 REG LC_X12_Y4_N0 15 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N0; Fanout = 15; REG Node = 'ClockDiv:C1M\|output~reg0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { rawclock ClockDiv:C1M|output~reg0 } "NODE_NAME" } } { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.508 ns) + CELL(0.918 ns) 15.621 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|output 3 REG LC_X9_Y6_N9 1 " "Info: 3: + IC(10.508 ns) + CELL(0.918 ns) = 15.621 ns; Loc. = LC_X9_Y6_N9; Fanout = 1; REG Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|output'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.426 ns" { ClockDiv:C1M|output~reg0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "H:/bike/PWM/PWM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 21.61 % ) " "Info: Total cell delay = 3.375 ns ( 21.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.246 ns ( 78.39 % ) " "Info: Total interconnect delay = 12.246 ns ( 78.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.621 ns" { rawclock ClockDiv:C1M|output~reg0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "15.621 ns" { rawclock {} rawclock~combout {} ClockDiv:C1M|output~reg0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 0.000ns 1.738ns 10.508ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../PWM/PWM.vhd" "" { Text "H:/bike/PWM/PWM.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.320 ns + Longest register pin " "Info: + Longest register to pin delay is 15.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|output 1 REG LC_X9_Y6_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N9; Fanout = 1; REG Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|output'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "H:/bike/PWM/PWM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.306 ns) + CELL(0.740 ns) 4.046 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:GreenLEDP\|Mux1~0 2 COMB LC_X5_Y7_N0 24 " "Info: 2: + IC(3.306 ns) + CELL(0.740 ns) = 4.046 ns; Loc. = LC_X5_Y7_N0; Fanout = 24; COMB Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:GreenLEDP\|Mux1~0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.046 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|Mux1~0 } "NODE_NAME" } } { "../RollGate/RollGate.vhd" "" { Text "H:/bike/RollGate/RollGate.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.723 ns) + CELL(0.200 ns) 6.969 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:GreenLEDP\|Mux1~11 3 COMB LC_X5_Y4_N1 2 " "Info: 3: + IC(2.723 ns) + CELL(0.200 ns) = 6.969 ns; Loc. = LC_X5_Y4_N1; Fanout = 2; COMB Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:GreenLEDP\|Mux1~11'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|Mux1~0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|Mux1~11 } "NODE_NAME" } } { "../RollGate/RollGate.vhd" "" { Text "H:/bike/RollGate/RollGate.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.493 ns) + CELL(0.511 ns) 9.973 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:GreenLEDP\|output\[6\]~14 4 COMB LC_X2_Y7_N5 1 " "Info: 4: + IC(2.493 ns) + CELL(0.511 ns) = 9.973 ns; Loc. = LC_X2_Y7_N5; Fanout = 1; COMB Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:GreenLEDP\|output\[6\]~14'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|Mux1~11 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|output[6]~14 } "NODE_NAME" } } { "../RollGate/RollGate.vhd" "" { Text "H:/bike/RollGate/RollGate.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 10.478 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:GreenLEDP\|output\[6\]~15 5 COMB LC_X2_Y7_N6 1 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 10.478 ns; Loc. = LC_X2_Y7_N6; Fanout = 1; COMB Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:GreenLEDP\|output\[6\]~15'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|output[6]~14 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|output[6]~15 } "NODE_NAME" } } { "../RollGate/RollGate.vhd" "" { Text "H:/bike/RollGate/RollGate.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.520 ns) + CELL(2.322 ns) 15.320 ns LEDColumn\[14\] 6 PIN PIN_44 0 " "Info: 6: + IC(2.520 ns) + CELL(2.322 ns) = 15.320 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'LEDColumn\[14\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.842 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|output[6]~15 LEDColumn[14] } "NODE_NAME" } } { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.973 ns ( 25.93 % ) " "Info: Total cell delay = 3.973 ns ( 25.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.347 ns ( 74.07 % ) " "Info: Total interconnect delay = 11.347 ns ( 74.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.320 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|Mux1~0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|Mux1~11 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|output[6]~14 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|output[6]~15 LEDColumn[14] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "15.320 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|Mux1~0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|Mux1~11 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|output[6]~14 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|output[6]~15 {} LEDColumn[14] {} } { 0.000ns 3.306ns 2.723ns 2.493ns 0.305ns 2.520ns } { 0.000ns 0.740ns 0.200ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.621 ns" { rawclock ClockDiv:C1M|output~reg0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "15.621 ns" { rawclock {} rawclock~combout {} ClockDiv:C1M|output~reg0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 0.000ns 1.738ns 10.508ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.320 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|Mux1~0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|Mux1~11 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|output[6]~14 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|output[6]~15 LEDColumn[14] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "15.320 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|Mux1~0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|Mux1~11 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|output[6]~14 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|output[6]~15 {} LEDColumn[14] {} } { 0.000ns 3.306ns 2.723ns 2.493ns 0.305ns 2.520ns } { 0.000ns 0.740ns 0.200ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Night LEDColumn\[6\] 15.997 ns Longest " "Info: Longest tpd from source pin \"Night\" to destination pin \"LEDColumn\[6\]\" is 15.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Night 1 PIN PIN_125 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_125; Fanout = 10; PIN Node = 'Night'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Night } "NODE_NAME" } } { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.833 ns) + CELL(0.200 ns) 4.165 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|process_0~0 2 COMB LC_X4_Y7_N8 21 " "Info: 2: + IC(2.833 ns) + CELL(0.200 ns) = 4.165 ns; Loc. = LC_X4_Y7_N8; Fanout = 21; COMB Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|process_0~0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.033 ns" { Night LEDCtrl:LEDP|LEDRefresh:LEDPoint|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.200 ns) 5.088 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|Direction~0 3 COMB LC_X4_Y7_N1 20 " "Info: 3: + IC(0.723 ns) + CELL(0.200 ns) = 5.088 ns; Loc. = LC_X4_Y7_N1; Fanout = 20; COMB Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|Direction~0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|process_0~0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|Direction~0 } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "H:/bike/LEDRefresh/LEDRefresh.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.200 ns) 6.100 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:RedLEDP\|output\[2\]~5 4 COMB LC_X4_Y7_N9 8 " "Info: 4: + IC(0.812 ns) + CELL(0.200 ns) = 6.100 ns; Loc. = LC_X4_Y7_N9; Fanout = 8; COMB Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:RedLEDP\|output\[2\]~5'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|Direction~0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|output[2]~5 } "NODE_NAME" } } { "../RollGate/RollGate.vhd" "" { Text "H:/bike/RollGate/RollGate.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.484 ns) + CELL(0.740 ns) 9.324 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:RedLEDP\|output\[6\]~14 5 COMB LC_X5_Y7_N9 1 " "Info: 5: + IC(2.484 ns) + CELL(0.740 ns) = 9.324 ns; Loc. = LC_X5_Y7_N9; Fanout = 1; COMB Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:RedLEDP\|output\[6\]~14'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.224 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|output[2]~5 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|output[6]~14 } "NODE_NAME" } } { "../RollGate/RollGate.vhd" "" { Text "H:/bike/RollGate/RollGate.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.200 ns) 10.264 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:RedLEDP\|output\[6\]~15 6 COMB LC_X5_Y7_N5 1 " "Info: 6: + IC(0.740 ns) + CELL(0.200 ns) = 10.264 ns; Loc. = LC_X5_Y7_N5; Fanout = 1; COMB Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:RedLEDP\|output\[6\]~15'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|output[6]~14 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|output[6]~15 } "NODE_NAME" } } { "../RollGate/RollGate.vhd" "" { Text "H:/bike/RollGate/RollGate.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.411 ns) + CELL(2.322 ns) 15.997 ns LEDColumn\[6\] 7 PIN PIN_21 0 " "Info: 7: + IC(3.411 ns) + CELL(2.322 ns) = 15.997 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'LEDColumn\[6\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.733 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|output[6]~15 LEDColumn[6] } "NODE_NAME" } } { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.994 ns ( 31.22 % ) " "Info: Total cell delay = 4.994 ns ( 31.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.003 ns ( 68.78 % ) " "Info: Total interconnect delay = 11.003 ns ( 68.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.997 ns" { Night LEDCtrl:LEDP|LEDRefresh:LEDPoint|process_0~0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|Direction~0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|output[2]~5 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|output[6]~14 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|output[6]~15 LEDColumn[6] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "15.997 ns" { Night {} Night~combout {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|process_0~0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|Direction~0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|output[2]~5 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|output[6]~14 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|output[6]~15 {} LEDColumn[6] {} } { 0.000ns 0.000ns 2.833ns 0.723ns 0.812ns 2.484ns 0.740ns 3.411ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.200ns 0.740ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|lcount\[0\] Night rawclock 6.462 ns register " "Info: th for register \"LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|lcount\[0\]\" (data pin = \"Night\", clock pin = \"rawclock\") is 6.462 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rawclock destination 11.527 ns + Longest register " "Info: + Longest clock path from clock \"rawclock\" to destination register is 11.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rawclock 1 CLK PIN_18 74 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 74; CLK Node = 'rawclock'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rawclock } "NODE_NAME" } } { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns ClockDiv:C1K\|output~reg0 2 REG LC_X12_Y5_N6 10 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y5_N6; Fanout = 10; REG Node = 'ClockDiv:C1K\|output~reg0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { rawclock ClockDiv:C1K|output~reg0 } "NODE_NAME" } } { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(1.294 ns) 7.586 ns ClockDiv:C500\|output~reg0 3 REG LC_X12_Y3_N4 37 " "Info: 3: + IC(2.097 ns) + CELL(1.294 ns) = 7.586 ns; Loc. = LC_X12_Y3_N4; Fanout = 37; REG Node = 'ClockDiv:C500\|output~reg0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.391 ns" { ClockDiv:C1K|output~reg0 ClockDiv:C500|output~reg0 } "NODE_NAME" } } { "../ClockDiv/ClockDiv.vhd" "" { Text "H:/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 11.527 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|lcount\[0\] 4 REG LC_X6_Y5_N7 34 " "Info: 4: + IC(3.023 ns) + CELL(0.918 ns) = 11.527 ns; Loc. = LC_X6_Y5_N7; Fanout = 34; REG Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|lcount\[0\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { ClockDiv:C500|output~reg0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "H:/bike/LEDRefresh/LEDRefresh.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 40.50 % ) " "Info: Total cell delay = 4.669 ns ( 40.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.858 ns ( 59.50 % ) " "Info: Total interconnect delay = 6.858 ns ( 59.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.527 ns" { rawclock ClockDiv:C1K|output~reg0 ClockDiv:C500|output~reg0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "11.527 ns" { rawclock {} rawclock~combout {} ClockDiv:C1K|output~reg0 {} ClockDiv:C500|output~reg0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] {} } { 0.000ns 0.000ns 1.738ns 2.097ns 3.023ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "../LEDRefresh/LEDRefresh.vhd" "" { Text "H:/bike/LEDRefresh/LEDRefresh.vhd" 131 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.286 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Night 1 PIN PIN_125 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_125; Fanout = 10; PIN Node = 'Night'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Night } "NODE_NAME" } } { "Core.vhd" "" { Text "H:/bike/Core/Core.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.563 ns) + CELL(0.591 ns) 5.286 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|lcount\[0\] 2 REG LC_X6_Y5_N7 34 " "Info: 2: + IC(3.563 ns) + CELL(0.591 ns) = 5.286 ns; Loc. = LC_X6_Y5_N7; Fanout = 34; REG Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|lcount\[0\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.154 ns" { Night LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "H:/bike/LEDRefresh/LEDRefresh.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 32.60 % ) " "Info: Total cell delay = 1.723 ns ( 32.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.563 ns ( 67.40 % ) " "Info: Total interconnect delay = 3.563 ns ( 67.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.286 ns" { Night LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.286 ns" { Night {} Night~combout {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] {} } { 0.000ns 0.000ns 3.563ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.527 ns" { rawclock ClockDiv:C1K|output~reg0 ClockDiv:C500|output~reg0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "11.527 ns" { rawclock {} rawclock~combout {} ClockDiv:C1K|output~reg0 {} ClockDiv:C500|output~reg0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] {} } { 0.000ns 0.000ns 1.738ns 2.097ns 3.023ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.286 ns" { Night LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.286 ns" { Night {} Night~combout {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] {} } { 0.000ns 0.000ns 3.563ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 07:58:19 2017 " "Info: Processing ended: Fri Nov 10 07:58:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 07:58:21 2017 " "Info: Processing started: Fri Nov 10 07:58:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Core -c Core " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Core -c Core" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Core.vo Core_v.sdo H:/bike/Core/simulation/activehdl/ simulation " "Info: Generated files \"Core.vo\" and \"Core_v.sdo\" in directory \"H:/bike/Core/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Core.vo Core_v.sdo H:/bike/Core/timing/primetime/ timing analysis " "Info: Generated files \"Core.vo\" and \"Core_v.sdo\" in directory \"H:/bike/Core/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Warning" "WPTO_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" {  } {  } 0 0 "Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" 0 0 "" 0 -1}
{ "Info" "IPTO_FILE_GENERATED_MSG" "PrimeTime Tcl script file H:/bike/Core/timing/primetime/Core_pt_v.tcl " "Info: Generated PrimeTime Tcl script file H:/bike/Core/timing/primetime/Core_pt_v.tcl" {  } {  } 0 0 "Generated %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 07:58:21 2017 " "Info: Processing ended: Fri Nov 10 07:58:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Info: Quartus II Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
