<HdlImplementation Name="adc" Language="Verilog" >
  <ComponentSpec Name="adc">
    <Properties >
      <Property Name="Control" Type="ULong" Readable="true" Writable="true"/>
      <Property Name="Controlbyte" Type="UChar" Readable="true" Writable="true"/>
    </Properties>
    <DataInterfaceSpec Name="out" Producer="true">
      <xi:include href="stream_protocol.xml"/>
    </DataInterfaceSpec>
  </ComponentSpec>
  <StreamInterface Name="out" ImpreciseBurst="True" DataWidth="32"/>
</HdlImplementation>


