// Seed: 1548607909
module module_0 (
    output tri1 id_0,
    input  tri1 id_1
);
  logic [7:0] id_3;
  assign id_3[1] = 1;
  wire id_4, id_5;
endmodule
module module_1 (
    input  wand id_0,
    output wor  id_1,
    output tri0 id_2,
    output tri0 id_3
    , id_6,
    output wire id_4
);
  supply1 id_7;
  id_8(
      .id_0(1), .id_1(id_6), .id_2(1'b0 + (id_7)), .id_3(id_0), .id_4((1))
  );
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_0
  );
endmodule
