<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:07:54.405+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:07:54.390+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_0_load_2', matmul.cpp:27) on array 'a_0' due to limited memory ports." projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:07:54.186+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 4, offset = 1)&#xA;   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_3', matmul.cpp:38 on array 'a_1' and 'load' operation ('b_copy[2][3]', matmul.cpp:33) on array 'a_1'." projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:07:54.140+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 4, offset = 1)&#xA;   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_3', matmul.cpp:38 on array 'a_1' and 'load' operation ('b_copy[2][3]', matmul.cpp:33) on array 'a_1'." projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:07:54.129+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1)&#xA;   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_3', matmul.cpp:38 on array 'a_1' and 'load' operation ('b_copy[2][3]', matmul.cpp:33) on array 'a_1'." projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:07:54.115+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xA;&#x9;'fadd' operation ('tmp_12_1', matmul.cpp:38) (8.26 ns)&#xA;&#x9;'fadd' operation ('tmp_12_2', matmul.cpp:38) (8.26 ns)" projectName="hls_matmul_float" solutionName="matmul_1b" date="2017-04-20T19:03:01.294+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (16.5ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="hls_matmul_float" solutionName="matmul_1b" date="2017-04-20T19:03:01.281+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)&#xA;   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_3', matmul.cpp:38 on array 'a' and 'load' operation ('a_load_1', matmul.cpp:27) on array 'a'." projectName="hls_matmul_float" solutionName="matmul_1b" date="2017-04-20T19:03:01.245+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)&#xA;   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_3', matmul.cpp:38 on array 'a' and 'load' operation ('a_load_1', matmul.cpp:27) on array 'a'." projectName="hls_matmul_float" solutionName="matmul_1b" date="2017-04-20T19:03:01.228+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)&#xA;   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_3', matmul.cpp:38 on array 'a' and 'load' operation ('a_load_1', matmul.cpp:27) on array 'a'." projectName="hls_matmul_float" solutionName="matmul_1b" date="2017-04-20T19:03:01.199+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 5, offset = 1)&#xA;   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_3', matmul.cpp:38 on array 'a' and 'load' operation ('a_load', matmul.cpp:27) on array 'a'." projectName="hls_matmul_float" solutionName="matmul_1b" date="2017-04-20T19:03:01.177+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 5, offset = 1)&#xA;   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_3', matmul.cpp:38 on array 'a' and 'load' operation ('a_load', matmul.cpp:27) on array 'a'." projectName="hls_matmul_float" solutionName="matmul_1b" date="2017-04-20T19:03:01.163+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 5, offset = 1)&#xA;   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_3', matmul.cpp:38 on array 'a' and 'load' operation ('a_load', matmul.cpp:27) on array 'a'." projectName="hls_matmul_float" solutionName="matmul_1b" date="2017-04-20T19:03:01.145+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 5, offset = 1)&#xA;   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_3', matmul.cpp:38 on array 'a' and 'load' operation ('a_load', matmul.cpp:27) on array 'a'." projectName="hls_matmul_float" solutionName="matmul_1b" date="2017-04-20T19:03:01.096+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-135] Cannot reshape array 'a' (matmul.cpp:4): incorrect reshape factor 1." projectName="hls_matmul_float" solutionName="matmul_1b" date="2017-04-20T19:03:00.560+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-135] Cannot reshape array 'a' (matmul.cpp:4): incorrect reshape factor 1." projectName="hls_matmul_float" solutionName="matmul_1b" date="2017-04-20T19:03:00.511+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_3b" date="2017-04-20T16:46:24.447+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_3b" date="2017-04-20T16:46:24.426+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_3b" date="2017-04-20T16:46:24.424+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_3b" date="2017-04-20T16:46:24.418+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_0_load_1', matmul.cpp:27) on array 'a_0' due to limited memory ports." projectName="hls_matmul_float" solutionName="matmul_3b" date="2017-04-20T16:46:24.126+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1295 ns  Iteration: 13  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;Note: simulation done!&#xA;Time: 1375 ns  Iteration: 1  Process: /apatb_matmul_hw_top/generate_sim_done_proc  File: /home/patmos/github/bachelor_project_HLS/hls/misc/matmul_float/hls_matmul_float/matmul_2b/sim/vhdl/matmul_hw.autotb.vhd&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;Time: 1375 ns  Iteration: 1  Process: /apatb_matmul_hw_top/generate_sim_done_proc  File: /home/patmos/github/bachelor_project_HLS/hls/misc/matmul_float/hls_matmul_float/matmul_2b/sim/vhdl/matmul_hw.autotb.vhd&#xA;$finish called at time : 1375 ns&#xA;## quit" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:11.111+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1245 ns  Iteration: 13  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:09.170+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1195 ns  Iteration: 13  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:09.162+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1145 ns  Iteration: 14  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:09.151+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1085 ns  Iteration: 14  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:09.133+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1025 ns  Iteration: 14  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:09.115+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 965 ns  Iteration: 14  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:09.105+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 905 ns  Iteration: 14  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:09.092+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 845 ns  Iteration: 14  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:09.079+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 785 ns  Iteration: 14  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:09.051+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 725 ns  Iteration: 14  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:09.043+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 665 ns  Iteration: 14  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:09.035+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 605 ns  Iteration: 14  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:09.018+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 545 ns  Iteration: 14  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.999+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 485 ns  Iteration: 14  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.978+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 425 ns  Iteration: 14  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.968+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 365 ns  Iteration: 14  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.960+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 305 ns  Iteration: 14  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.951+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 245 ns  Iteration: 14  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.943+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.916+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_performance_check_proc/thr_array was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xA;## set a_group [add_wave_group a(bram) -into $cinoutgroup]&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/a_1_Rst_A -into $a_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/a_1_Clk_A -into $a_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/a_1_Dout_A -into $a_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/a_1_Din_A -into $a_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/a_1_WEN_A -into $a_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/a_1_EN_A -into $a_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/a_1_Addr_A -into $a_group -radix hex&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xA;## set a_group [add_wave_group a(bram) -into $cinputgroup]&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/a_0_Rst_A -into $a_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/a_0_Clk_A -into $a_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/a_0_Dout_A -into $a_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/a_0_Din_A -into $a_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/a_0_WEN_A -into $a_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/a_0_EN_A -into $a_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/a_0_Addr_A -into $a_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/ap_start -into $blocksiggroup&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/ap_idle -into $blocksiggroup&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/ap_ready -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/ap_rst -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_matmul_hw_top/AESL_inst_matmul_hw/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_matmul_hw_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/LENGTH_a_0 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/LENGTH_a_1 -into $tb_portdepth_group -radix hex&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xA;## set tb_a_group [add_wave_group a(bram) -into $tbcinoutgroup]&#xA;## add_wave /apatb_matmul_hw_top/a_1_RST_A -into $tb_a_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/a_1_CLK_A -into $tb_a_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/a_1_DOUT_A -into $tb_a_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/a_1_DIN_A -into $tb_a_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/a_1_WEN_A -into $tb_a_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_hw_top/a_1_EN_A -into $tb_a_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_hw_top/a_1_ADDR_A -into $tb_a_group -radix hex&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xA;## set tb_a_group [add_wave_group a(bram) -into $tbcinputgroup]&#xA;## add_wave /apatb_matmul_hw_top/a_0_RST_A -into $tb_a_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/a_0_CLK_A -into $tb_a_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/a_0_DOUT_A -into $tb_a_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/a_0_DIN_A -into $tb_a_group -radix hex&#xA;## add_wave /apatb_matmul_hw_top/a_0_WEN_A -into $tb_a_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_hw_top/a_0_EN_A -into $tb_a_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_hw_top/a_0_ADDR_A -into $tb_a_group -radix hex&#xA;## save_wave_config matmul_hw.wcfg&#xA;## run all" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.906+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_performance_check_proc/lat_array was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.885+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_performance_check_proc/thraver was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.875+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_performance_check_proc/lataver was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.855+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_performance_check_proc/thrmin was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.823+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_performance_check_proc/thrmax was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.809+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_performance_check_proc/thrtotal was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.797+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_performance_check_proc/thrthistime was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.783+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_performance_check_proc/latmin was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.772+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_performance_check_proc/latmax was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.753+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_performance_check_proc/lattotal was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.721+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_performance_check_proc/latthistime was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.703+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_performance_check_proc/token was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.690+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_performance_check_proc/token_line was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.681+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_performance_check_proc/fstatus was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.663+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_performance_check_proc/fp was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.655+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_performance_check_proc/i was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.642+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_performance_check_proc/transaction_counter was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.630+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/write_output_transactor_a_1_runtime_proc/token was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.621+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/write_output_transactor_a_1_runtime_proc/token_line was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.599+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/write_output_transactor_a_1_runtime_proc/fstatus was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.586+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/write_output_transactor_a_1_runtime_proc/fp was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.577+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_start_proc/rint was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.569+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_start_proc/rand was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.562+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_reset_proc/rint was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.553+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/gen_reset_proc/rand was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.528+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_1/write_file_proc/transaction_idx was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.515+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_1/write_file_proc/token was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.505+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_1/write_file_proc/token_line was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.491+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_1/write_file_proc/fstatus was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.471+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_1/write_file_proc/fp was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.454+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_1/read_file_proc/idx was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.440+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_1/read_file_proc/transaction_idx was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.424+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_1/read_file_proc/token_int was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.406+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_1/read_file_proc/token_len was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.376+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_1/read_file_proc/token was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.364+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_1/read_file_proc/token_line was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.346+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_1/read_file_proc/fstatus was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.334+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_1/read_file_proc/fp was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.327+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_1/mem was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.312+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_0/write_file_proc/transaction_idx was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.300+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_0/write_file_proc/token was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.286+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_0/write_file_proc/token_line was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.272+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_0/write_file_proc/fstatus was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.262+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_0/write_file_proc/fp was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.256+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_0/read_file_proc/idx was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.237+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_0/read_file_proc/transaction_idx was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.218+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_0/read_file_proc/token_int was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.207+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_0/read_file_proc/token_len was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.189+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_0/read_file_proc/token was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.177+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_0/read_file_proc/token_line was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.171+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_0/read_file_proc/fstatus was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.149+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_0/read_file_proc/fp was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.137+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_inst_a_0/mem was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.119+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/reported_stuck_cnt was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.113+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_clk_counter was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.105+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_mLatCnterOut_addr was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.099+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_mLatCnterIn_addr was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.093+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_mLatCnterOut was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.083+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matmul_hw_top/AESL_mLatCnterIn was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:08.067+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_unsigned&#xA;Compiling package ieee.numeric_std&#xA;Compiling package ieee.std_logic_textio&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fadd_3_full_dsp_32 [matmul_hw_ap_fadd_3_full_dsp_32_...]&#xA;Compiling architecture arch of entity xil_defaultlib.matmul_hw_fadd_32bkb [matmul_hw_fadd_32bkb_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fmul_2_max_dsp_32 [matmul_hw_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling architecture arch of entity xil_defaultlib.matmul_hw_fmul_32cud [\matmul_hw_fmul_32cud(id=1)\]&#xA;Compiling architecture rtl of entity xil_defaultlib.matmul_hw_mux_42_dEe [\matmul_hw_mux_42_dEe(id=1,din5_...]&#xA;Compiling architecture rtl of entity xil_defaultlib.matmul_hw_urem_4neOg_div_u [\matmul_hw_urem_4neOg_div_u(in0_...]&#xA;Compiling architecture rtl of entity xil_defaultlib.matmul_hw_urem_4neOg_div [\matmul_hw_urem_4neOg_div(in0_wi...]&#xA;Compiling architecture arch of entity xil_defaultlib.matmul_hw_urem_4neOg [\matmul_hw_urem_4neOg(id=1,num_s...]&#xA;Compiling architecture behav of entity xil_defaultlib.matmul_hw [matmul_hw_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_a_0 [aesl_autobram_a_0_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_a_1 [aesl_autobram_a_1_default]&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_matmul_hw_top&#xA;Built simulation snapshot matmul_hw&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/misc/matmul_float/hls_matmul_float/matmul_2b/sim/vhdl/xsim.dir/matmul_hw/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:47:01.277+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:52.418+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:52.397+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:52.369+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:52.358+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:52.340+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:52.335+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:52.317+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:52.292+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:52.277+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:52.253+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:52.235+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:52.217+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:52.169+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:51.845+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:51.011+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:50.984+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:50.785+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:50.777+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:50.753+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:50.739+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:50.718+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:50.703+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:50.679+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:50.664+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:50.624+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:50.567+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:50.536+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:50.494+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:50.435+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:50.174+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:49.340+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T20:46:47.972+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1295 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [0.00%] @ &quot;1335000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 1375 ns : File &quot;/home/patmos/github/bachelor_project_HLS/hls/misc/matmul_float/hls_matmul_float/matmul_2b/sim/verilog/matmul_hw.autotb.v&quot; Line 289&#xA;## quit" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:59.603+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1245 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.328+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1195 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.310+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1145 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.303+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1085 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.291+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1025 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.265+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 965 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.247+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 905 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.241+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 845 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.233+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 785 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.209+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 725 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.185+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 665 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.173+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 605 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.159+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 545 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.154+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 485 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.133+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 425 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.112+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 365 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.102+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 305 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.089+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 245 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.068+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:57.036+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fadd_3_full_dsp_32 [matmul_hw_ap_fadd_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.matmul_hw_fadd_32bkb&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fmul_2_max_dsp_32 [matmul_hw_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling module xil_defaultlib.matmul_hw_fmul_32cud(ID=1)&#xA;Compiling module xil_defaultlib.matmul_hw_mux_42_dEe(ID=1,din5_W...&#xA;Compiling module xil_defaultlib.matmul_hw_urem_4neOg_div_u(in0_W...&#xA;Compiling module xil_defaultlib.matmul_hw_urem_4neOg_div(in0_WID...&#xA;Compiling module xil_defaultlib.matmul_hw_urem_4neOg(ID=1,NUM_ST...&#xA;Compiling module xil_defaultlib.matmul_hw&#xA;Compiling module xil_defaultlib.AESL_autobram_a_0&#xA;Compiling module xil_defaultlib.AESL_autobram_a_1&#xA;Compiling module xil_defaultlib.apatb_matmul_hw_top&#xA;Built simulation snapshot matmul_hw&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/misc/matmul_float/hls_matmul_float/matmul_2b/sim/verilog/xsim.dir/matmul_hw/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:49.825+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:41.163+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:41.154+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:41.149+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:41.132+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:41.106+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:41.093+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:41.081+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:41.069+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:41.054+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:41.040+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:41.030+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:41.017+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:41.003+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:40.686+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:39.748+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:39.740+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:39.446+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:39.437+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:39.433+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:39.422+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:39.410+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:39.390+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:39.363+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:39.353+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:39.274+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:39.226+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:39.106+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:39.096+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:38.998+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:38.666+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:37.910+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:08:36.569+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'matmul_hw_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:16:24.717+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'matmul_hw_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hls_matmul_float" solutionName="matmul_2b" date="2017-04-20T19:16:23.818+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'matmul_hw_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hls_matmul_float" solutionName="matmul_1b" date="2017-04-20T19:03:27.791+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'matmul_hw_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hls_matmul_float" solutionName="matmul_1b" date="2017-04-20T19:03:26.823+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
