

================================================================
== Vitis HLS Report for 'sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s'
================================================================
* Date:           Mon Jun 19 04:07:15 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.798 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       28|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     0|        9|       46|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sigmoid_table_U  |sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s_sigmoid_tableOg  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |p_Val2_1_fu_107_p2         |         +|   0|  0|  13|           6|           6|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |index_fu_70_p2             |       xor|   0|  0|  11|          10|          11|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  28|          18|          20|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |layer17_out  |   9|          2|    6|         12|
    +-------------+----+-----------+-----+-----------+
    |Total        |  18|          4|    7|         14|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |layer17_out_preg         |  6|   0|    9|          3|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|   12|          3|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>|  return value|
|p_read              |   in|    9|     ap_none|                                                                       p_read|        scalar|
|layer17_out         |  out|    9|      ap_vld|                                                                  layer17_out|       pointer|
|layer17_out_ap_vld  |  out|    1|      ap_vld|                                                                  layer17_out|       pointer|
+--------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

