<!DOCTYPE html>
<html lang="en-US"><head>
		<meta charset="UTF-8">
		<title>FR940224-0-00051</title>
	</head>
	<body>
		<main>
			<p><!-- PJG STAG 4700 -->  <!-- PJG ITAG l=21 g=1 f=1 --> Rates should be calculated for all supported operand lengths considering both pipelined operations (if supported), and non-pipelined operations, using the fastest executing instruction for each operand length based on:  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> 1. Pipelined or register-to-register operations. Exclude extraordinarily short execution times generated for operations on a predetermined operand or operands (for example, multiplication by 0 or 1). If no register-to-register operations are implemented, continue with (2).  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> 2. The faster of register-to-memory or memory-to-register operations; if these also do not exist, then continue with (3).  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> 3. Memory-to-memory.  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> In each case above, use the shortest execution time certified by the manufacturer.  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> Step 2:  <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=1 f=3 --> TP for each supported operand length WL:  <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=1 f=1 --> Adjust the effective rate R (or R <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=5 f=1 --> t <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=1 f=1 --> ) by the word length adjustment L as follows: <!-- PJG /ITAG -->  <!-- PJG QTAG 02 --> <!-- PJG /QTAG -->   <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG ITAG l=26 g=1 f=1 --> TP=R * L, where L=(1/3+WL/96). <!-- PJG /ITAG -->  <!-- PJG QTAG 02 --> <!-- PJG /QTAG -->   <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG ITAG l=21 g=1 f=1 -->  <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=1 f=4 --> Note:  <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=1 f=1 --> The word length WL used in these calculations is the operand length in bits. (If an operation uses operands of different lengths, select the largest word length.) <!-- PJG /ITAG -->  <!-- PJG QTAG 02 --> <!-- PJG /QTAG -->   <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG ITAG l=21 g=1 f=1 --> The combination of a mantissa ALU and an exponent ALU of a floating point processor or unit is considered to be one ``computing element'' (``CE'') with a Word Length (WL) equal to the number of bits in the data representation (typically 32 or 64) for purposes of the ``Composite Theoretical Performance'' (``CTP'') calculation.  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> This adjustment is not applied to specialized logic processors that do not use XOR instructions. In this case TP=R.  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=1 f=3 --> Select the maximum resulting value of TP for: <!-- PJG /ITAG -->  <!-- PJG QTAG 02 --> <!-- PJG /QTAG -->   <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG ITAG l=25 g=1 f=3 --> Each XP-only ``CE'' (R <!-- PJG /ITAG -->  <!-- PJG ITAG l=25 g=5 f=2 --> xp <!-- PJG /ITAG -->  <!-- PJG ITAG l=25 g=1 f=1 --> );  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> Each FP-only ``CE'' (R <!-- PJG /ITAG -->  <!-- PJG ITAG l=25 g=5 f=2 --> fp <!-- PJG /ITAG -->  <!-- PJG ITAG l=25 g=1 f=1 --> );  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> Each combined FP and XP ``CE'' (R);  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> Each simple logic processor not implementing any of the specified arithmetic operations;  <!-- PJG /ITAG -->  <!-- PJG ITAG l=25 g=1 f=3 --> and  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> Each special logic processor not using any of the specified arithmetic or logic operations.  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=1 f=3 --> Step 3: ``CTP'' for aggregations of ``CEs'', including CPUs:  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> For a CPU with a single ``CE'', ``CTP''=TP (for CEs performing both fixed and floating point operations, TP=max (TP <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=5 f=2 --> fp <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=1 f=1 --> , TP <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=5 f=2 --> xp <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=1 f=1 --> )).  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> ``CTP'' for aggregations of multiple ``CEs'' operating simultaneously is calculated as follows: <!-- PJG /ITAG -->  <!-- PJG QTAG 02 --> <!-- PJG /QTAG -->   <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG ITAG l=21 g=1 f=1 -->  <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=1 f=4 --> Note 1:  <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=1 f=1 --> For aggregrations that do not allow all of the ``CEs'' to run simultaneously, the possible combination of ``CEs'' that provides the largest ``CTP'' should be used. The TP of each contributing ``CE'' is to be calculated at its maximum value theoretically possible before the ``CTP'' of the combination is derived. <!-- PJG /ITAG -->  <!-- PJG QTAG 02 --> <!-- PJG /QTAG -->   <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG ITAG l=21 g=1 f=1 -->  <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=1 f=3 --> N.B.:  <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=1 f=1 --> To determine the possible combinations of simultaneously operating ``CEs'', generate an instruction sequence that initiates operations in multiple ``CEs'', beginning with the slowest ``CE'' (the one needing the largest number of cycles to complete its operation) and ending with the fastest ``CE''. At each cycle of the sequence, the combination of ``CEs'' that are in operation during that cycle is a possible combination.  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> The instruction sequence must take into account all hardware and/or architectural constraints on overlapping operations. <!-- PJG /ITAG -->  <!-- PJG QTAG 02 --> <!-- PJG /QTAG -->   <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG ITAG l=21 g=1 f=1 -->  <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=1 f=4 --> Note 2: <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=1 f=1 -->  A single integrated circuit chip or board assembly may contain multiple ``CEs''. <!-- PJG /ITAG -->  <!-- PJG QTAG 02 --> <!-- PJG /QTAG -->   <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG ITAG l=21 g=1 f=1 -->  <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=1 f=4 --> Note 3: <!-- PJG /ITAG -->  <!-- PJG ITAG l=21 g=1 f=1 -->  Simultaneous operations are assumed to exist when the computer manufacturer claims concurrent, parallel or simultaneous operation or execution in a manual or brochure for the computer.  <!-- PJG 0012 frnewline -->  <!-- PJG /ITAG -->  <!-- PJG /STAG --></p>
		</main>
</body></html>
            