[INF:CM0023] Creating log file ../../build/tests/NegParam/slpp_all/surelog.log.

[INF:CM0024] Executing with 1 threads.

Running: cd ../../build/tests/NegParam/slpp_all/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch pp_batch.txt
Surelog preproc status: 0
Running: cd ../../build/tests/NegParam/slpp_all/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch parser_batch.txt
Surelog parsing status: 0
LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<308> s<307> l<1:1>
n<> u<1> t<Module_keyword> p<5> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<5> s<4> l<1:8> el<1:11>
n<> u<3> t<Port> p<4> l<1:12> el<1:12>
n<> u<4> t<List_of_ports> p<5> c<3> l<1:11> el<1:13>
n<> u<5> t<Module_nonansi_header> p<49> c<1> s<22> l<1:1> el<1:14>
n<> u<6> t<Data_type_or_implicit> p<16> s<15> l<2:13> el<2:13>
n<dram_base_addr_gp> u<7> t<StringConst> p<14> s<13> l<2:13> el<2:30>
n<40'h00_8000_0000> u<8> t<IntConst> p<9> l<2:41> el<2:57>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:41> el<2:57>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:41> el<2:57>
n<> u<11> t<Constant_expression> p<12> c<10> l<2:41> el<2:57>
n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<2:41> el<2:57>
n<> u<13> t<Constant_param_expression> p<14> c<12> l<2:41> el<2:57>
n<> u<14> t<Param_assignment> p<15> c<7> l<2:13> el<2:57>
n<> u<15> t<List_of_param_assignments> p<16> c<14> l<2:13> el<2:57>
n<> u<16> t<Local_parameter_declaration> p<17> c<6> l<2:2> el<2:57>
n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<2:2> el<2:58>
n<> u<18> t<Module_or_generate_item_declaration> p<19> c<17> l<2:2> el<2:58>
n<> u<19> t<Module_common_item> p<20> c<18> l<2:2> el<2:58>
n<> u<20> t<Module_or_generate_item> p<21> c<19> l<2:2> el<2:58>
n<> u<21> t<Non_port_module_item> p<22> c<20> l<2:2> el<2:58>
n<> u<22> t<Module_item> p<49> c<21> s<48> l<2:2> el<2:58>
n<bp_proc_param_s> u<23> t<StringConst> p<24> l<4:13> el<4:28>
n<> u<24> t<Data_type> p<25> c<23> l<4:13> el<4:28>
n<> u<25> t<Data_type_or_implicit> p<42> c<24> s<41> l<4:13> el<4:28>
n<bp_default_cfg_p> u<26> t<StringConst> p<40> s<39> l<4:29> el<4:45>
n<boot_pc> u<27> t<StringConst> p<28> l<6:7> el<6:14>
n<> u<28> t<Structure_pattern_key> p<33> c<27> s<32> l<6:7> el<6:14>
n<dram_base_addr_gp> u<29> t<StringConst> p<30> l<6:23> el<6:40>
n<> u<30> t<Primary_literal> p<31> c<29> l<6:23> el<6:40>
n<> u<31> t<Primary> p<32> c<30> l<6:23> el<6:40>
n<> u<32> t<Expression> p<33> c<31> l<6:23> el<6:40>
n<> u<33> t<Assignment_pattern> p<34> c<28> l<5:5> el<7:6>
n<> u<34> t<Assignment_pattern_expression> p<35> c<33> l<5:5> el<7:6>
n<> u<35> t<Constant_assignment_pattern_expression> p<36> c<34> l<5:5> el<7:6>
n<> u<36> t<Constant_primary> p<37> c<35> l<5:5> el<7:6>
n<> u<37> t<Constant_expression> p<38> c<36> l<5:5> el<7:6>
n<> u<38> t<Constant_mintypmax_expression> p<39> c<37> l<5:5> el<7:6>
n<> u<39> t<Constant_param_expression> p<40> c<38> l<5:5> el<7:6>
n<> u<40> t<Param_assignment> p<41> c<26> l<4:29> el<7:6>
n<> u<41> t<List_of_param_assignments> p<42> c<40> l<4:29> el<7:6>
n<> u<42> t<Local_parameter_declaration> p<43> c<25> l<4:2> el<7:6>
n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<4:2> el<7:7>
n<> u<44> t<Module_or_generate_item_declaration> p<45> c<43> l<4:2> el<7:7>
n<> u<45> t<Module_common_item> p<46> c<44> l<4:2> el<7:7>
n<> u<46> t<Module_or_generate_item> p<47> c<45> l<4:2> el<7:7>
n<> u<47> t<Non_port_module_item> p<48> c<46> l<4:2> el<7:7>
n<> u<48> t<Module_item> p<49> c<47> l<4:2> el<7:7>
n<> u<49> t<Module_declaration> p<50> c<5> l<1:1> el<9:10>
n<> u<50> t<Description> p<307> c<49> s<306> l<1:1> el<9:10>
n<> u<51> t<Module_keyword> p<98> s<52> l<11:1> el<11:7>
n<prim_packer> u<52> t<StringConst> p<98> s<95> l<11:8> el<11:19>
n<> u<53> t<IntegerAtomType_Int> p<54> l<12:13> el<12:16>
n<> u<54> t<Data_type> p<55> c<53> l<12:13> el<12:16>
n<> u<55> t<Data_type_or_implicit> p<65> c<54> s<64> l<12:13> el<12:16>
n<InW> u<56> t<StringConst> p<63> s<62> l<12:17> el<12:20>
n<32> u<57> t<IntConst> p<58> l<12:24> el<12:26>
n<> u<58> t<Primary_literal> p<59> c<57> l<12:24> el<12:26>
n<> u<59> t<Constant_primary> p<60> c<58> l<12:24> el<12:26>
n<> u<60> t<Constant_expression> p<61> c<59> l<12:24> el<12:26>
n<> u<61> t<Constant_mintypmax_expression> p<62> c<60> l<12:24> el<12:26>
n<> u<62> t<Constant_param_expression> p<63> c<61> l<12:24> el<12:26>
n<> u<63> t<Param_assignment> p<64> c<56> l<12:17> el<12:26>
n<> u<64> t<List_of_param_assignments> p<65> c<63> l<12:17> el<12:26>
n<> u<65> t<Parameter_declaration> p<66> c<55> l<12:3> el<12:26>
n<> u<66> t<Parameter_port_declaration> p<95> c<65> s<80> l<12:3> el<12:26>
n<> u<67> t<IntegerAtomType_Int> p<68> l<13:13> el<13:16>
n<> u<68> t<Data_type> p<69> c<67> l<13:13> el<13:16>
n<> u<69> t<Data_type_or_implicit> p<79> c<68> s<78> l<13:13> el<13:16>
n<OutW> u<70> t<StringConst> p<77> s<76> l<13:17> el<13:21>
n<32> u<71> t<IntConst> p<72> l<13:24> el<13:26>
n<> u<72> t<Primary_literal> p<73> c<71> l<13:24> el<13:26>
n<> u<73> t<Constant_primary> p<74> c<72> l<13:24> el<13:26>
n<> u<74> t<Constant_expression> p<75> c<73> l<13:24> el<13:26>
n<> u<75> t<Constant_mintypmax_expression> p<76> c<74> l<13:24> el<13:26>
n<> u<76> t<Constant_param_expression> p<77> c<75> l<13:24> el<13:26>
n<> u<77> t<Param_assignment> p<78> c<70> l<13:17> el<13:26>
n<> u<78> t<List_of_param_assignments> p<79> c<77> l<13:17> el<13:26>
n<> u<79> t<Parameter_declaration> p<80> c<69> l<13:3> el<13:26>
n<> u<80> t<Parameter_port_declaration> p<95> c<79> s<94> l<13:3> el<13:26>
n<> u<81> t<IntegerAtomType_Int> p<82> l<14:13> el<14:16>
n<> u<82> t<Data_type> p<83> c<81> l<14:13> el<14:16>
n<> u<83> t<Data_type_or_implicit> p<93> c<82> s<92> l<14:13> el<14:16>
n<HintByteData> u<84> t<StringConst> p<91> s<90> l<14:17> el<14:29>
n<0> u<85> t<IntConst> p<86> l<14:32> el<14:33>
n<> u<86> t<Primary_literal> p<87> c<85> l<14:32> el<14:33>
n<> u<87> t<Constant_primary> p<88> c<86> l<14:32> el<14:33>
n<> u<88> t<Constant_expression> p<89> c<87> l<14:32> el<14:33>
n<> u<89> t<Constant_mintypmax_expression> p<90> c<88> l<14:32> el<14:33>
n<> u<90> t<Constant_param_expression> p<91> c<89> l<14:32> el<14:33>
n<> u<91> t<Param_assignment> p<92> c<84> l<14:17> el<14:33>
n<> u<92> t<List_of_param_assignments> p<93> c<91> l<14:17> el<14:33>
n<> u<93> t<Parameter_declaration> p<94> c<83> l<14:3> el<14:33>
n<> u<94> t<Parameter_port_declaration> p<95> c<93> l<14:3> el<14:33>
n<> u<95> t<Parameter_port_list> p<98> c<66> s<97> l<11:20> el<15:2>
n<> u<96> t<Port> p<97> l<16:1> el<15:5>
n<> u<97> t<List_of_ports> p<98> c<96> l<15:3> el<16:2>
n<> u<98> t<Module_nonansi_header> p<305> c<51> s<123> l<11:1> el<16:3>
n<> u<99> t<IntegerAtomType_Int> p<100> l<18:14> el<18:17>
n<> u<100> t<Data_type> p<101> c<99> l<18:14> el<18:17>
n<> u<101> t<Data_type_or_implicit> p<117> c<100> s<116> l<18:14> el<18:17>
n<Width> u<102> t<StringConst> p<115> s<114> l<18:18> el<18:23>
n<InW> u<103> t<StringConst> p<104> l<18:26> el<18:29>
n<> u<104> t<Primary_literal> p<105> c<103> l<18:26> el<18:29>
n<> u<105> t<Constant_primary> p<106> c<104> l<18:26> el<18:29>
n<> u<106> t<Constant_expression> p<112> c<105> s<111> l<18:26> el<18:29>
n<OutW> u<107> t<StringConst> p<108> l<18:32> el<18:36>
n<> u<108> t<Primary_literal> p<109> c<107> l<18:32> el<18:36>
n<> u<109> t<Constant_primary> p<110> c<108> l<18:32> el<18:36>
n<> u<110> t<Constant_expression> p<112> c<109> l<18:32> el<18:36>
n<> u<111> t<BinOp_Plus> p<112> s<110> l<18:30> el<18:31>
n<> u<112> t<Constant_expression> p<113> c<106> l<18:26> el<18:36>
n<> u<113> t<Constant_mintypmax_expression> p<114> c<112> l<18:26> el<18:36>
n<> u<114> t<Constant_param_expression> p<115> c<113> l<18:26> el<18:36>
n<> u<115> t<Param_assignment> p<116> c<102> l<18:18> el<18:36>
n<> u<116> t<List_of_param_assignments> p<117> c<115> l<18:18> el<18:36>
n<> u<117> t<Local_parameter_declaration> p<118> c<101> l<18:3> el<18:36>
n<> u<118> t<Package_or_generate_item_declaration> p<119> c<117> l<18:3> el<18:37>
n<> u<119> t<Module_or_generate_item_declaration> p<120> c<118> l<18:3> el<18:37>
n<> u<120> t<Module_common_item> p<121> c<119> l<18:3> el<18:37>
n<> u<121> t<Module_or_generate_item> p<122> c<120> l<18:3> el<18:37>
n<> u<122> t<Non_port_module_item> p<123> c<121> l<18:3> el<18:37>
n<> u<123> t<Module_item> p<305> c<122> s<148> l<18:3> el<18:37>
n<> u<124> t<IntegerAtomType_Int> p<125> l<19:14> el<19:17>
n<> u<125> t<Data_type> p<126> c<124> l<19:14> el<19:17>
n<> u<126> t<Data_type_or_implicit> p<142> c<125> s<141> l<19:14> el<19:17>
n<ConcatW> u<127> t<StringConst> p<140> s<139> l<19:18> el<19:25>
n<Width> u<128> t<StringConst> p<129> l<19:28> el<19:33>
n<> u<129> t<Primary_literal> p<130> c<128> l<19:28> el<19:33>
n<> u<130> t<Constant_primary> p<131> c<129> l<19:28> el<19:33>
n<> u<131> t<Constant_expression> p<137> c<130> s<136> l<19:28> el<19:33>
n<InW> u<132> t<StringConst> p<133> l<19:36> el<19:39>
n<> u<133> t<Primary_literal> p<134> c<132> l<19:36> el<19:39>
n<> u<134> t<Constant_primary> p<135> c<133> l<19:36> el<19:39>
n<> u<135> t<Constant_expression> p<137> c<134> l<19:36> el<19:39>
n<> u<136> t<BinOp_Plus> p<137> s<135> l<19:34> el<19:35>
n<> u<137> t<Constant_expression> p<138> c<131> l<19:28> el<19:39>
n<> u<138> t<Constant_mintypmax_expression> p<139> c<137> l<19:28> el<19:39>
n<> u<139> t<Constant_param_expression> p<140> c<138> l<19:28> el<19:39>
n<> u<140> t<Param_assignment> p<141> c<127> l<19:18> el<19:39>
n<> u<141> t<List_of_param_assignments> p<142> c<140> l<19:18> el<19:39>
n<> u<142> t<Local_parameter_declaration> p<143> c<126> l<19:3> el<19:39>
n<> u<143> t<Package_or_generate_item_declaration> p<144> c<142> l<19:3> el<19:40>
n<> u<144> t<Module_or_generate_item_declaration> p<145> c<143> l<19:3> el<19:40>
n<> u<145> t<Module_common_item> p<146> c<144> l<19:3> el<19:40>
n<> u<146> t<Module_or_generate_item> p<147> c<145> l<19:3> el<19:40>
n<> u<147> t<Non_port_module_item> p<148> c<146> l<19:3> el<19:40>
n<> u<148> t<Module_item> p<305> c<147> s<179> l<19:3> el<19:40>
n<> u<149> t<IntegerAtomType_Int> p<150> l<20:14> el<20:17>
n<> u<150> t<Data_type> p<151> c<149> l<20:14> el<20:17>
n<> u<151> t<Data_type_or_implicit> p<173> c<150> s<172> l<20:14> el<20:17>
n<PtrW> u<152> t<StringConst> p<171> s<170> l<20:18> el<20:22>
n<> u<153> t<Dollar_keyword> p<166> s<154> l<20:25> el<20:26>
n<clog2> u<154> t<StringConst> p<166> s<165> l<20:26> el<20:31>
n<ConcatW> u<155> t<StringConst> p<156> l<20:32> el<20:39>
n<> u<156> t<Primary_literal> p<157> c<155> l<20:32> el<20:39>
n<> u<157> t<Primary> p<158> c<156> l<20:32> el<20:39>
n<> u<158> t<Expression> p<164> c<157> s<163> l<20:32> el<20:39>
n<1> u<159> t<IntConst> p<160> l<20:40> el<20:41>
n<> u<160> t<Primary_literal> p<161> c<159> l<20:40> el<20:41>
n<> u<161> t<Primary> p<162> c<160> l<20:40> el<20:41>
n<> u<162> t<Expression> p<164> c<161> l<20:40> el<20:41>
n<> u<163> t<BinOp_Plus> p<164> s<162> l<20:39> el<20:40>
n<> u<164> t<Expression> p<165> c<158> l<20:32> el<20:41>
n<> u<165> t<List_of_arguments> p<166> c<164> l<20:32> el<20:41>
n<> u<166> t<Subroutine_call> p<167> c<153> l<20:25> el<20:42>
n<> u<167> t<Constant_primary> p<168> c<166> l<20:25> el<20:42>
n<> u<168> t<Constant_expression> p<169> c<167> l<20:25> el<20:42>
n<> u<169> t<Constant_mintypmax_expression> p<170> c<168> l<20:25> el<20:42>
n<> u<170> t<Constant_param_expression> p<171> c<169> l<20:25> el<20:42>
n<> u<171> t<Param_assignment> p<172> c<152> l<20:18> el<20:42>
n<> u<172> t<List_of_param_assignments> p<173> c<171> l<20:18> el<20:42>
n<> u<173> t<Local_parameter_declaration> p<174> c<151> l<20:3> el<20:42>
n<> u<174> t<Package_or_generate_item_declaration> p<175> c<173> l<20:3> el<20:43>
n<> u<175> t<Module_or_generate_item_declaration> p<176> c<174> l<20:3> el<20:43>
n<> u<176> t<Module_common_item> p<177> c<175> l<20:3> el<20:43>
n<> u<177> t<Module_or_generate_item> p<178> c<176> l<20:3> el<20:43>
n<> u<178> t<Non_port_module_item> p<179> c<177> l<20:3> el<20:43>
n<> u<179> t<Module_item> p<305> c<178> s<217> l<20:3> el<20:43>
n<> u<180> t<IntegerAtomType_Int> p<181> l<21:14> el<21:17>
n<> u<181> t<Data_type> p<182> c<180> l<21:14> el<21:17>
n<> u<182> t<Data_type_or_implicit> p<211> c<181> s<210> l<21:14> el<21:17>
n<IdxW> u<183> t<StringConst> p<209> s<208> l<21:18> el<21:22>
n<> u<184> t<Dollar_keyword> p<191> s<185> l<21:25> el<21:26>
n<clog2> u<185> t<StringConst> p<191> s<190> l<21:26> el<21:31>
n<InW> u<186> t<StringConst> p<187> l<21:32> el<21:35>
n<> u<187> t<Primary_literal> p<188> c<186> l<21:32> el<21:35>
n<> u<188> t<Primary> p<189> c<187> l<21:32> el<21:35>
n<> u<189> t<Expression> p<190> c<188> l<21:32> el<21:35>
n<> u<190> t<List_of_arguments> p<191> c<189> l<21:32> el<21:35>
n<> u<191> t<Subroutine_call> p<192> c<184> l<21:25> el<21:36>
n<> u<192> t<Constant_primary> p<193> c<191> l<21:25> el<21:36>
n<> u<193> t<Constant_expression> p<206> c<192> s<205> l<21:25> el<21:36>
n<> u<194> t<Dollar_keyword> p<201> s<195> l<21:41> el<21:42>
n<clog2> u<195> t<StringConst> p<201> s<200> l<21:42> el<21:47>
n<InW> u<196> t<StringConst> p<197> l<21:48> el<21:51>
n<> u<197> t<Primary_literal> p<198> c<196> l<21:48> el<21:51>
n<> u<198> t<Primary> p<199> c<197> l<21:48> el<21:51>
n<> u<199> t<Expression> p<200> c<198> l<21:48> el<21:51>
n<> u<200> t<List_of_arguments> p<201> c<199> l<21:48> el<21:51>
n<> u<201> t<Subroutine_call> p<202> c<194> l<21:41> el<21:52>
n<> u<202> t<Constant_primary> p<204> c<201> l<21:41> el<21:52>
n<> u<203> t<Unary_ReductNor> p<204> s<202> l<21:39> el<21:41>
n<> u<204> t<Constant_expression> p<206> c<203> l<21:39> el<21:52>
n<> u<205> t<BinOp_Plus> p<206> s<204> l<21:37> el<21:38>
n<> u<206> t<Constant_expression> p<207> c<193> l<21:25> el<21:52>
n<> u<207> t<Constant_mintypmax_expression> p<208> c<206> l<21:25> el<21:52>
n<> u<208> t<Constant_param_expression> p<209> c<207> l<21:25> el<21:52>
n<> u<209> t<Param_assignment> p<210> c<183> l<21:18> el<21:52>
n<> u<210> t<List_of_param_assignments> p<211> c<209> l<21:18> el<21:52>
n<> u<211> t<Local_parameter_declaration> p<212> c<182> l<21:3> el<21:52>
n<> u<212> t<Package_or_generate_item_declaration> p<213> c<211> l<21:3> el<21:53>
n<> u<213> t<Module_or_generate_item_declaration> p<214> c<212> l<21:3> el<21:53>
n<> u<214> t<Module_common_item> p<215> c<213> l<21:3> el<21:53>
n<> u<215> t<Module_or_generate_item> p<216> c<214> l<21:3> el<21:53>
n<> u<216> t<Non_port_module_item> p<217> c<215> l<21:3> el<21:53>
n<> u<217> t<Module_item> p<305> c<216> s<248> l<21:3> el<21:53>
n<> u<218> t<IntVec_TypeLogic> p<235> s<234> l<22:3> el<22:8>
n<PtrW> u<219> t<StringConst> p<220> l<22:10> el<22:14>
n<> u<220> t<Primary_literal> p<221> c<219> l<22:10> el<22:14>
n<> u<221> t<Constant_primary> p<222> c<220> l<22:10> el<22:14>
n<> u<222> t<Constant_expression> p<228> c<221> s<227> l<22:10> el<22:14>
n<1> u<223> t<IntConst> p<224> l<22:15> el<22:16>
n<> u<224> t<Primary_literal> p<225> c<223> l<22:15> el<22:16>
n<> u<225> t<Constant_primary> p<226> c<224> l<22:15> el<22:16>
n<> u<226> t<Constant_expression> p<228> c<225> l<22:15> el<22:16>
n<> u<227> t<BinOp_Minus> p<228> s<226> l<22:14> el<22:15>
n<> u<228> t<Constant_expression> p<233> c<222> s<232> l<22:10> el<22:16>
n<0> u<229> t<IntConst> p<230> l<22:17> el<22:18>
n<> u<230> t<Primary_literal> p<231> c<229> l<22:17> el<22:18>
n<> u<231> t<Constant_primary> p<232> c<230> l<22:17> el<22:18>
n<> u<232> t<Constant_expression> p<233> c<231> l<22:17> el<22:18>
n<> u<233> t<Constant_range> p<234> c<228> l<22:10> el<22:18>
n<> u<234> t<Packed_dimension> p<235> c<233> l<22:9> el<22:19>
n<> u<235> t<Data_type> p<241> c<218> s<240> l<22:3> el<22:19>
n<pos> u<236> t<StringConst> p<237> l<22:29> el<22:32>
n<> u<237> t<Variable_decl_assignment> p<240> c<236> s<239> l<22:29> el<22:32>
n<pos_next> u<238> t<StringConst> p<239> l<22:34> el<22:42>
n<> u<239> t<Variable_decl_assignment> p<240> c<238> l<22:34> el<22:42>
n<> u<240> t<List_of_variable_decl_assignments> p<241> c<237> l<22:29> el<22:42>
n<> u<241> t<Variable_declaration> p<242> c<235> l<22:3> el<22:43>
n<> u<242> t<Data_declaration> p<243> c<241> l<22:3> el<22:43>
n<> u<243> t<Package_or_generate_item_declaration> p<244> c<242> l<22:3> el<22:43>
n<> u<244> t<Module_or_generate_item_declaration> p<245> c<243> l<22:3> el<22:43>
n<> u<245> t<Module_common_item> p<246> c<244> l<22:3> el<22:43>
n<> u<246> t<Module_or_generate_item> p<247> c<245> l<22:3> el<22:43>
n<> u<247> t<Non_port_module_item> p<248> c<246> l<22:3> el<22:43>
n<> u<248> t<Module_item> p<305> c<247> s<277> l<22:3> el<22:43>
n<> u<249> t<IntVec_TypeLogic> p<266> s<265> l<23:3> el<23:8>
n<IdxW> u<250> t<StringConst> p<251> l<23:10> el<23:14>
n<> u<251> t<Primary_literal> p<252> c<250> l<23:10> el<23:14>
n<> u<252> t<Constant_primary> p<253> c<251> l<23:10> el<23:14>
n<> u<253> t<Constant_expression> p<259> c<252> s<258> l<23:10> el<23:14>
n<1> u<254> t<IntConst> p<255> l<23:15> el<23:16>
n<> u<255> t<Primary_literal> p<256> c<254> l<23:15> el<23:16>
n<> u<256> t<Constant_primary> p<257> c<255> l<23:15> el<23:16>
n<> u<257> t<Constant_expression> p<259> c<256> l<23:15> el<23:16>
n<> u<258> t<BinOp_Minus> p<259> s<257> l<23:14> el<23:15>
n<> u<259> t<Constant_expression> p<264> c<253> s<263> l<23:10> el<23:16>
n<0> u<260> t<IntConst> p<261> l<23:17> el<23:18>
n<> u<261> t<Primary_literal> p<262> c<260> l<23:17> el<23:18>
n<> u<262> t<Constant_primary> p<263> c<261> l<23:17> el<23:18>
n<> u<263> t<Constant_expression> p<264> c<262> l<23:17> el<23:18>
n<> u<264> t<Constant_range> p<265> c<259> l<23:10> el<23:18>
n<> u<265> t<Packed_dimension> p<266> c<264> l<23:9> el<23:19>
n<> u<266> t<Data_type> p<270> c<249> s<269> l<23:3> el<23:19>
n<lod_idx> u<267> t<StringConst> p<268> l<23:29> el<23:36>
n<> u<268> t<Variable_decl_assignment> p<269> c<267> l<23:29> el<23:36>
n<> u<269> t<List_of_variable_decl_assignments> p<270> c<268> l<23:29> el<23:36>
n<> u<270> t<Variable_declaration> p<271> c<266> l<23:3> el<23:37>
n<> u<271> t<Data_declaration> p<272> c<270> l<23:3> el<23:37>
n<> u<272> t<Package_or_generate_item_declaration> p<273> c<271> l<23:3> el<23:37>
n<> u<273> t<Module_or_generate_item_declaration> p<274> c<272> l<23:3> el<23:37>
n<> u<274> t<Module_common_item> p<275> c<273> l<23:3> el<23:37>
n<> u<275> t<Module_or_generate_item> p<276> c<274> l<23:3> el<23:37>
n<> u<276> t<Non_port_module_item> p<277> c<275> l<23:3> el<23:37>
n<> u<277> t<Module_item> p<305> c<276> s<304> l<23:3> el<23:37>
n<IdxW> u<278> t<StringConst> p<279> l<25:7> el<25:11>
n<> u<279> t<Primary_literal> p<280> c<278> l<25:7> el<25:11>
n<> u<280> t<Constant_primary> p<281> c<279> l<25:7> el<25:11>
n<> u<281> t<Constant_expression> p<287> c<280> s<286> l<25:7> el<25:11>
n<5> u<282> t<IntConst> p<283> l<25:15> el<25:16>
n<> u<283> t<Primary_literal> p<284> c<282> l<25:15> el<25:16>
n<> u<284> t<Constant_primary> p<285> c<283> l<25:15> el<25:16>
n<> u<285> t<Constant_expression> p<287> c<284> l<25:15> el<25:16>
n<> u<286> t<BinOp_Not> p<287> s<285> l<25:12> el<25:14>
n<> u<287> t<Constant_expression> p<299> c<281> s<298> l<25:7> el<25:16>
n<BAD> u<288> t<StringConst> p<294> s<293> l<26:5> el<26:8>
n<bad> u<289> t<StringConst> p<290> l<26:9> el<26:12>
n<> u<290> t<Name_of_instance> p<293> c<289> s<292> l<26:9> el<26:12>
n<> u<291> t<Ordered_port_connection> p<292> l<26:13> el<26:13>
n<> u<292> t<List_of_port_connections> p<293> c<291> l<26:13> el<26:13>
n<> u<293> t<Hierarchical_instance> p<294> c<290> l<26:9> el<26:14>
n<> u<294> t<Module_instantiation> p<295> c<288> l<26:5> el<26:15>
n<> u<295> t<Module_or_generate_item> p<296> c<294> l<26:5> el<26:15>
n<> u<296> t<Generate_item> p<298> c<295> s<297> l<26:5> el<26:15>
n<> u<297> t<End> p<298> l<28:3> el<28:6>
n<> u<298> t<Generate_block> p<299> c<296> l<25:18> el<28:6>
n<> u<299> t<If_generate_construct> p<300> c<287> l<25:3> el<28:6>
n<> u<300> t<Conditional_generate_construct> p<301> c<299> l<25:3> el<28:6>
n<> u<301> t<Module_common_item> p<302> c<300> l<25:3> el<28:6>
n<> u<302> t<Module_or_generate_item> p<303> c<301> l<25:3> el<28:6>
n<> u<303> t<Non_port_module_item> p<304> c<302> l<25:3> el<28:6>
n<> u<304> t<Module_item> p<305> c<303> l<25:3> el<28:6>
n<> u<305> t<Module_declaration> p<306> c<98> l<11:1> el<31:10>
n<> u<306> t<Description> p<307> c<305> l<11:1> el<31:10>
n<> u<307> t<Source_text> p<308> c<50> l<1:1> el<31:10>
n<> u<308> t<Top_level_rule> l<1:1> el<32:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[WRN:PA0205] dut.sv:11: No timescale set for "prim_packer".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:11: Compile module "work@prim_packer".

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0503] dut.sv:11: Top level module "work@prim_packer".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/NegParam/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/NegParam/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/NegParam/slpp_all//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@top)
|vpiName:work@top
|vpiElaborated:1
|uhdmallModules:
\_module: work@prim_packer (work@prim_packer) dut.sv:11:1: , endln:31:10, parent:work@top
  |vpiDefName:work@prim_packer
  |vpiFullName:work@prim_packer
  |vpiNet:
  \_logic_net: (work@prim_packer.pos), line:22:29, parent:work@prim_packer
    |vpiName:pos
    |vpiFullName:work@prim_packer.pos
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@prim_packer.pos_next), line:22:34, parent:work@prim_packer
    |vpiName:pos_next
    |vpiFullName:work@prim_packer.pos_next
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@prim_packer.lod_idx), line:23:29, parent:work@prim_packer
    |vpiName:lod_idx
    |vpiFullName:work@prim_packer.lod_idx
    |vpiNetType:36
  |vpiParamAssign:
  \_param_assign: , line:12:17, endln:12:26, parent:work@prim_packer
    |vpiRhs:
    \_constant: , line:12:24, endln:12:26
      |vpiConstType:9
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
    |vpiLhs:
    \_parameter: (work@prim_packer.InW), line:12:17, endln:12:26, parent:work@prim_packer
      |vpiName:InW
      |vpiFullName:work@prim_packer.InW
      |UINT:32
      |vpiTypespec:
      \_int_typespec: (InW), line:12:13, endln:12:16, parent:work@prim_packer.InW
        |vpiName:InW
  |vpiParamAssign:
  \_param_assign: , line:13:17, endln:13:26, parent:work@prim_packer
    |vpiRhs:
    \_constant: , line:13:24, endln:13:26
      |vpiConstType:9
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
    |vpiLhs:
    \_parameter: (work@prim_packer.OutW), line:13:17, endln:13:26, parent:work@prim_packer
      |vpiName:OutW
      |vpiFullName:work@prim_packer.OutW
      |UINT:32
      |vpiTypespec:
      \_int_typespec: (OutW), line:13:13, endln:13:16, parent:work@prim_packer.OutW
        |vpiName:OutW
  |vpiParamAssign:
  \_param_assign: , line:14:17, endln:14:33, parent:work@prim_packer
    |vpiRhs:
    \_constant: , line:14:32, endln:14:33
      |vpiConstType:9
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
    |vpiLhs:
    \_parameter: (work@prim_packer.HintByteData), line:14:17, endln:14:33, parent:work@prim_packer
      |vpiName:HintByteData
      |vpiFullName:work@prim_packer.HintByteData
      |UINT:0
      |vpiTypespec:
      \_int_typespec: (HintByteData), line:14:13, endln:14:16, parent:work@prim_packer.HintByteData
        |vpiName:HintByteData
  |vpiParamAssign:
  \_param_assign: , line:18:18, endln:18:36, parent:work@prim_packer
    |vpiRhs:
    \_operation: , line:18:26, endln:18:36
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (InW), line:18:26, endln:18:29
        |vpiName:InW
      |vpiOperand:
      \_ref_obj: (OutW), line:18:32, endln:18:36
        |vpiName:OutW
        |vpiActual:
        \_parameter: (work@prim_packer.OutW), line:13:17, endln:13:26, parent:work@prim_packer
          |vpiName:OutW
          |vpiFullName:work@prim_packer.OutW
          |UINT:32
          |vpiTypespec:
          \_int_typespec: (OutW), line:13:13, endln:13:16, parent:work@prim_packer.OutW
            |vpiName:OutW
    |vpiLhs:
    \_parameter: (work@prim_packer.Width), line:18:18, endln:18:36, parent:work@prim_packer
      |vpiName:Width
      |vpiFullName:work@prim_packer.Width
      |vpiLocalParam:1
      |vpiTypespec:
      \_int_typespec: (Width), line:18:14, endln:18:17, parent:work@prim_packer.Width
        |vpiName:Width
  |vpiParamAssign:
  \_param_assign: , line:19:18, endln:19:39, parent:work@prim_packer
    |vpiRhs:
    \_operation: , line:19:28, endln:19:39
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (Width), line:19:28, endln:19:33
        |vpiName:Width
      |vpiOperand:
      \_ref_obj: (InW), line:19:36, endln:19:39
        |vpiName:InW
        |vpiActual:
        \_parameter: (work@prim_packer.InW), line:12:17, endln:12:26, parent:work@prim_packer
          |vpiName:InW
          |vpiFullName:work@prim_packer.InW
          |UINT:32
          |vpiTypespec:
          \_int_typespec: (InW), line:12:13, endln:12:16, parent:work@prim_packer.InW
            |vpiName:InW
    |vpiLhs:
    \_parameter: (work@prim_packer.ConcatW), line:19:18, endln:19:39, parent:work@prim_packer
      |vpiName:ConcatW
      |vpiFullName:work@prim_packer.ConcatW
      |vpiLocalParam:1
      |vpiTypespec:
      \_int_typespec: (ConcatW), line:19:14, endln:19:17, parent:work@prim_packer.ConcatW
        |vpiName:ConcatW
  |vpiParamAssign:
  \_param_assign: , line:20:18, endln:20:42, parent:work@prim_packer
    |vpiRhs:
    \_sys_func_call: ($clog2), line:20:25, endln:20:42
      |vpiName:$clog2
      |vpiArgument:
      \_operation: , line:20:32, endln:20:39, parent:$clog2
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (ConcatW), line:20:32, endln:20:39, parent:$clog2
          |vpiName:ConcatW
          |vpiActual:
          \_parameter: (work@prim_packer.ConcatW), line:19:18, endln:19:39, parent:work@prim_packer
            |vpiName:ConcatW
            |vpiFullName:work@prim_packer.ConcatW
            |vpiLocalParam:1
            |vpiTypespec:
            \_int_typespec: (ConcatW), line:19:14, endln:19:17, parent:work@prim_packer.ConcatW
              |vpiName:ConcatW
        |vpiOperand:
        \_constant: , line:20:40, endln:20:41
          |vpiConstType:9
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
    |vpiLhs:
    \_parameter: (work@prim_packer.PtrW), line:20:18, endln:20:42, parent:work@prim_packer
      |vpiName:PtrW
      |vpiFullName:work@prim_packer.PtrW
      |vpiLocalParam:1
      |vpiTypespec:
      \_int_typespec: (PtrW), line:20:14, endln:20:17, parent:work@prim_packer.PtrW
        |vpiName:PtrW
  |vpiParamAssign:
  \_param_assign: , line:21:18, endln:21:52, parent:work@prim_packer
    |vpiRhs:
    \_operation: , line:21:25, endln:21:52
      |vpiOpType:24
      |vpiOperand:
      \_sys_func_call: ($clog2), line:21:25, endln:21:36
        |vpiName:$clog2
        |vpiArgument:
        \_ref_obj: (InW), line:21:32, endln:21:35, parent:$clog2
          |vpiName:InW
          |vpiActual:
          \_parameter: (work@prim_packer.InW), line:12:17, endln:12:26, parent:work@prim_packer
      |vpiOperand:
      \_operation: , line:21:39, endln:21:41
        |vpiOpType:8
        |vpiOperand:
        \_sys_func_call: ($clog2), line:21:41, endln:21:52
          |vpiName:$clog2
          |vpiArgument:
          \_ref_obj: (InW), line:21:48, endln:21:51, parent:$clog2
            |vpiName:InW
            |vpiActual:
            \_parameter: (work@prim_packer.InW), line:12:17, endln:12:26, parent:work@prim_packer
    |vpiLhs:
    \_parameter: (work@prim_packer.IdxW), line:21:18, endln:21:52, parent:work@prim_packer
      |vpiName:IdxW
      |vpiFullName:work@prim_packer.IdxW
      |vpiLocalParam:1
      |vpiTypespec:
      \_int_typespec: (IdxW), line:21:14, endln:21:17, parent:work@prim_packer.IdxW
        |vpiName:IdxW
  |vpiParameter:
  \_parameter: (work@prim_packer.InW), line:12:17, endln:12:26, parent:work@prim_packer
  |vpiParameter:
  \_parameter: (work@prim_packer.OutW), line:13:17, endln:13:26, parent:work@prim_packer
  |vpiParameter:
  \_parameter: (work@prim_packer.HintByteData), line:14:17, endln:14:33, parent:work@prim_packer
  |vpiParameter:
  \_parameter: (work@prim_packer.Width), line:18:18, endln:18:36, parent:work@prim_packer
  |vpiParameter:
  \_parameter: (work@prim_packer.ConcatW), line:19:18, endln:19:39, parent:work@prim_packer
  |vpiParameter:
  \_parameter: (work@prim_packer.PtrW), line:20:18, endln:20:42, parent:work@prim_packer
  |vpiParameter:
  \_parameter: (work@prim_packer.IdxW), line:21:18, endln:21:52, parent:work@prim_packer
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:9:10, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiParamAssign:
  \_param_assign: , line:2:13, endln:2:57, parent:work@top
    |vpiRhs:
    \_constant: , line:2:41, endln:2:57
      |vpiConstType:5
      |vpiDecompile:40'h00_8000_0000
      |vpiSize:40
      |HEX:0080000000
    |vpiLhs:
    \_parameter: (work@top.dram_base_addr_gp), line:2:13, endln:2:57, parent:work@top
      |vpiName:dram_base_addr_gp
      |vpiFullName:work@top.dram_base_addr_gp
      |vpiLocalParam:1
      |HEX:0080000000
  |vpiParamAssign:
  \_param_assign: , line:4:29, endln:7:6, parent:work@top
    |vpiRhs:
    \_operation: , line:5:5, endln:7:6
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: 
        |vpiTypespec:
        \_string_typespec: (boot_pc), line:6:7, endln:6:14
          |vpiName:boot_pc
        |vpiPattern:
        \_ref_obj: (dram_base_addr_gp), line:6:23, endln:6:40
          |vpiName:dram_base_addr_gp
          |vpiActual:
          \_parameter: (work@top.dram_base_addr_gp), line:2:13, endln:2:57, parent:work@top
            |vpiName:dram_base_addr_gp
            |vpiFullName:work@top.dram_base_addr_gp
            |vpiLocalParam:1
            |HEX:0080000000
    |vpiLhs:
    \_parameter: (work@top.bp_default_cfg_p), line:4:29, endln:7:6, parent:work@top
      |vpiName:bp_default_cfg_p
      |vpiFullName:work@top.bp_default_cfg_p
      |vpiLocalParam:1
      |vpiTypespec:
      \_unsupported_typespec: (bp_proc_param_s), line:4:13, endln:4:28, parent:work@top.bp_default_cfg_p
        |vpiName:bp_proc_param_s
  |vpiParameter:
  \_parameter: (work@top.dram_base_addr_gp), line:2:13, endln:2:57, parent:work@top
  |vpiParameter:
  \_parameter: (work@top.bp_default_cfg_p), line:4:29, endln:7:6, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:9:10
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiParamAssign:
  \_param_assign: , line:2:13, endln:2:57, parent:work@top
    |vpiRhs:
    \_constant: , line:2:41, endln:2:57
      |vpiConstType:9
      |vpiDecompile:2147483648
      |vpiSize:40
      |UINT:2147483648
    |vpiLhs:
    \_parameter: (work@top.dram_base_addr_gp), line:2:13, endln:2:57, parent:work@top
      |vpiName:dram_base_addr_gp
      |vpiFullName:work@top.dram_base_addr_gp
      |vpiLocalParam:1
      |HEX:0080000000
  |vpiParamAssign:
  \_param_assign: , line:4:29, endln:7:6, parent:work@top
    |vpiRhs:
    \_operation: , line:5:5, endln:7:6
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: 
        |vpiTypespec:
        \_string_typespec: (boot_pc), line:6:7, endln:6:14
          |vpiName:boot_pc
        |vpiPattern:
        \_ref_obj: (work@top.dram_base_addr_gp), line:6:23, endln:6:40
          |vpiName:dram_base_addr_gp
          |vpiFullName:work@top.dram_base_addr_gp
    |vpiLhs:
    \_parameter: (work@top.bp_default_cfg_p), line:4:29, endln:7:6, parent:work@top
      |vpiName:bp_default_cfg_p
      |vpiFullName:work@top.bp_default_cfg_p
      |vpiLocalParam:1
      |vpiTypespec:
      \_unsupported_typespec: (bp_proc_param_s), line:4:13, endln:4:28, parent:work@top.bp_default_cfg_p
        |vpiName:bp_proc_param_s
  |vpiParameter:
  \_parameter: (work@top.dram_base_addr_gp), line:2:13, endln:2:57, parent:work@top
  |vpiParameter:
  \_parameter: (work@top.bp_default_cfg_p), line:4:29, endln:7:6, parent:work@top
|uhdmtopModules:
\_module: work@prim_packer (work@prim_packer) dut.sv:11:1: , endln:31:10
  |vpiDefName:work@prim_packer
  |vpiName:work@prim_packer
  |vpiNet:
  \_logic_net: (work@prim_packer.pos), line:22:29, endln:22:32, parent:work@prim_packer
    |vpiName:pos
    |vpiFullName:work@prim_packer.pos
    |vpiNetType:36
    |vpiRange:
    \_range: , line:22:10, endln:22:18
      |vpiLeftRange:
      \_constant: , line:22:10, endln:22:14
        |vpiConstType:7
        |vpiDecompile:6
        |vpiSize:64
        |INT:6
      |vpiRightRange:
      \_constant: , line:22:17, endln:22:18
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiNet:
  \_logic_net: (work@prim_packer.pos_next), line:22:34, endln:22:42, parent:work@prim_packer
    |vpiName:pos_next
    |vpiFullName:work@prim_packer.pos_next
    |vpiNetType:36
    |vpiRange:
    \_range: , line:22:10, endln:22:18
      |vpiLeftRange:
      \_constant: , line:22:10, endln:22:14
        |vpiConstType:7
        |vpiDecompile:6
        |vpiSize:64
        |INT:6
      |vpiRightRange:
      \_constant: , line:22:17, endln:22:18
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiNet:
  \_logic_net: (work@prim_packer.lod_idx), line:23:29, endln:23:36, parent:work@prim_packer
    |vpiName:lod_idx
    |vpiFullName:work@prim_packer.lod_idx
    |vpiNetType:36
    |vpiRange:
    \_range: , line:23:10, endln:23:18
      |vpiLeftRange:
      \_constant: , line:23:10, endln:23:14
        |vpiConstType:7
        |vpiDecompile:4
        |vpiSize:64
        |INT:4
      |vpiRightRange:
      \_constant: , line:23:17, endln:23:18
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiParamAssign:
  \_param_assign: , line:12:17, endln:12:26, parent:work@prim_packer
    |vpiRhs:
    \_constant: , line:12:24, endln:12:26
      |vpiConstType:9
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
    |vpiLhs:
    \_parameter: (work@prim_packer.InW), line:12:17, endln:12:26, parent:work@prim_packer
      |vpiName:InW
      |vpiFullName:work@prim_packer.InW
      |UINT:32
      |vpiTypespec:
      \_int_typespec: (InW), line:12:13, endln:12:16, parent:work@prim_packer.InW
        |vpiName:InW
  |vpiParamAssign:
  \_param_assign: , line:13:17, endln:13:26, parent:work@prim_packer
    |vpiRhs:
    \_constant: , line:13:24, endln:13:26
      |vpiConstType:9
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
    |vpiLhs:
    \_parameter: (work@prim_packer.OutW), line:13:17, endln:13:26, parent:work@prim_packer
      |vpiName:OutW
      |vpiFullName:work@prim_packer.OutW
      |UINT:32
      |vpiTypespec:
      \_int_typespec: (OutW), line:13:13, endln:13:16, parent:work@prim_packer.OutW
        |vpiName:OutW
  |vpiParamAssign:
  \_param_assign: , line:14:17, endln:14:33, parent:work@prim_packer
    |vpiRhs:
    \_constant: , line:14:32, endln:14:33
      |vpiConstType:9
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
    |vpiLhs:
    \_parameter: (work@prim_packer.HintByteData), line:14:17, endln:14:33, parent:work@prim_packer
      |vpiName:HintByteData
      |vpiFullName:work@prim_packer.HintByteData
      |UINT:0
      |vpiTypespec:
      \_int_typespec: (HintByteData), line:14:13, endln:14:16, parent:work@prim_packer.HintByteData
        |vpiName:HintByteData
  |vpiParamAssign:
  \_param_assign: , line:18:18, endln:18:36, parent:work@prim_packer
    |vpiRhs:
    \_constant: , line:18:26, endln:18:36
      |vpiConstType:7
      |vpiDecompile:64
      |vpiSize:64
      |INT:64
    |vpiLhs:
    \_parameter: (work@prim_packer.Width), line:18:18, endln:18:36, parent:work@prim_packer
      |vpiName:Width
      |vpiFullName:work@prim_packer.Width
      |vpiLocalParam:1
      |vpiTypespec:
      \_int_typespec: (Width), line:18:14, endln:18:17, parent:work@prim_packer.Width
        |vpiName:Width
  |vpiParamAssign:
  \_param_assign: , line:19:18, endln:19:39, parent:work@prim_packer
    |vpiRhs:
    \_constant: , line:19:28, endln:19:39
      |vpiConstType:7
      |vpiDecompile:96
      |vpiSize:64
      |INT:96
    |vpiLhs:
    \_parameter: (work@prim_packer.ConcatW), line:19:18, endln:19:39, parent:work@prim_packer
      |vpiName:ConcatW
      |vpiFullName:work@prim_packer.ConcatW
      |vpiLocalParam:1
      |vpiTypespec:
      \_int_typespec: (ConcatW), line:19:14, endln:19:17, parent:work@prim_packer.ConcatW
        |vpiName:ConcatW
  |vpiParamAssign:
  \_param_assign: , line:20:18, endln:20:42, parent:work@prim_packer
    |vpiRhs:
    \_constant: , line:20:25, endln:20:42
      |vpiConstType:9
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
    |vpiLhs:
    \_parameter: (work@prim_packer.PtrW), line:20:18, endln:20:42, parent:work@prim_packer
      |vpiName:PtrW
      |vpiFullName:work@prim_packer.PtrW
      |vpiLocalParam:1
      |vpiTypespec:
      \_int_typespec: (PtrW), line:20:14, endln:20:17, parent:work@prim_packer.PtrW
        |vpiName:PtrW
  |vpiParamAssign:
  \_param_assign: , line:21:18, endln:21:52, parent:work@prim_packer
    |vpiRhs:
    \_constant: , line:21:25, endln:21:52
      |vpiConstType:7
      |vpiDecompile:5
      |vpiSize:64
      |INT:5
    |vpiLhs:
    \_parameter: (work@prim_packer.IdxW), line:21:18, endln:21:52, parent:work@prim_packer
      |vpiName:IdxW
      |vpiFullName:work@prim_packer.IdxW
      |vpiLocalParam:1
      |vpiTypespec:
      \_int_typespec: (IdxW), line:21:14, endln:21:17, parent:work@prim_packer.IdxW
        |vpiName:IdxW
  |vpiParameter:
  \_parameter: (work@prim_packer.InW), line:12:17, endln:12:26, parent:work@prim_packer
  |vpiParameter:
  \_parameter: (work@prim_packer.OutW), line:13:17, endln:13:26, parent:work@prim_packer
  |vpiParameter:
  \_parameter: (work@prim_packer.HintByteData), line:14:17, endln:14:33, parent:work@prim_packer
  |vpiParameter:
  \_parameter: (work@prim_packer.Width), line:18:18, endln:18:36, parent:work@prim_packer
  |vpiParameter:
  \_parameter: (work@prim_packer.ConcatW), line:19:18, endln:19:39, parent:work@prim_packer
  |vpiParameter:
  \_parameter: (work@prim_packer.PtrW), line:20:18, endln:20:42, parent:work@prim_packer
  |vpiParameter:
  \_parameter: (work@prim_packer.IdxW), line:21:18, endln:21:52, parent:work@prim_packer
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7

