
blink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000634  08000188  08000188  00008188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000004  080007bc  080007bc  000087bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  080007c0  080007c0  000087c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000001c  20000000  080007c4  00010000  2**2
                  ALLOC
  5 ._user_heap_stack 00000400  2000001c  080007c4  0001001c  2**0
                  ALLOC
  6 .ARM.attributes 0000002f  00000000  00000000  000087c4  2**0
                  CONTENTS, READONLY
  7 .debug_line   000011ac  00000000  00000000  000087f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00001e4e  00000000  00000000  0000999f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000063f  00000000  00000000  0000b7ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000002e8  00000000  00000000  0000be30  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000290  00000000  00000000  0000c118  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000f50  00000000  00000000  0000c3a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00000c74  00000000  00000000  0000d2f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .comment      00000030  00000000  00000000  0000df6c  2**0
                  CONTENTS, READONLY
 15 .debug_frame  00000884  00000000  00000000  0000df9c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	f240 0400 	movw	r4, #0
 800018e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000192:	7823      	ldrb	r3, [r4, #0]
 8000194:	b963      	cbnz	r3, 80001b0 <__do_global_dtors_aux+0x28>
 8000196:	f240 0000 	movw	r0, #0
 800019a:	f2c0 0000 	movt	r0, #0
 800019e:	b128      	cbz	r0, 80001ac <__do_global_dtors_aux+0x24>
 80001a0:	f240 70a4 	movw	r0, #1956	; 0x7a4
 80001a4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80001a8:	f3af 8000 	nop.w
 80001ac:	2101      	movs	r1, #1
 80001ae:	7021      	strb	r1, [r4, #0]
 80001b0:	bd10      	pop	{r4, pc}
 80001b2:	bf00      	nop

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	f240 0300 	movw	r3, #0
 80001ba:	f2c0 0300 	movt	r3, #0
 80001be:	b14b      	cbz	r3, 80001d4 <frame_dummy+0x20>
 80001c0:	f240 70a4 	movw	r0, #1956	; 0x7a4
 80001c4:	f240 0104 	movw	r1, #4
 80001c8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80001cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80001d0:	f3af 8000 	nop.w
 80001d4:	f240 0000 	movw	r0, #0
 80001d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80001dc:	6801      	ldr	r1, [r0, #0]
 80001de:	b129      	cbz	r1, 80001ec <frame_dummy+0x38>
 80001e0:	f240 0300 	movw	r3, #0
 80001e4:	f2c0 0300 	movt	r3, #0
 80001e8:	b103      	cbz	r3, 80001ec <frame_dummy+0x38>
 80001ea:	4798      	blx	r3
 80001ec:	bd08      	pop	{r3, pc}
 80001ee:	bf00      	nop

080001f0 <__libc_init_array>:
 80001f0:	b570      	push	{r4, r5, r6, lr}
 80001f2:	f240 76bc 	movw	r6, #1980	; 0x7bc
 80001f6:	f240 75bc 	movw	r5, #1980	; 0x7bc
 80001fa:	f6c0 0600 	movt	r6, #2048	; 0x800
 80001fe:	f6c0 0500 	movt	r5, #2048	; 0x800
 8000202:	1b76      	subs	r6, r6, r5
 8000204:	10b6      	asrs	r6, r6, #2
 8000206:	d006      	beq.n	8000216 <__libc_init_array+0x26>
 8000208:	2400      	movs	r4, #0
 800020a:	f855 3b04 	ldr.w	r3, [r5], #4
 800020e:	3401      	adds	r4, #1
 8000210:	4798      	blx	r3
 8000212:	42a6      	cmp	r6, r4
 8000214:	d1f9      	bne.n	800020a <__libc_init_array+0x1a>
 8000216:	f240 76c0 	movw	r6, #1984	; 0x7c0
 800021a:	f240 75bc 	movw	r5, #1980	; 0x7bc
 800021e:	f6c0 0600 	movt	r6, #2048	; 0x800
 8000222:	f6c0 0500 	movt	r5, #2048	; 0x800
 8000226:	1b76      	subs	r6, r6, r5
 8000228:	f000 fabc 	bl	80007a4 <_init>
 800022c:	10b6      	asrs	r6, r6, #2
 800022e:	d006      	beq.n	800023e <__libc_init_array+0x4e>
 8000230:	2400      	movs	r4, #0
 8000232:	f855 3b04 	ldr.w	r3, [r5], #4
 8000236:	3401      	adds	r4, #1
 8000238:	4798      	blx	r3
 800023a:	42a6      	cmp	r6, r4
 800023c:	d1f9      	bne.n	8000232 <__libc_init_array+0x42>
 800023e:	bd70      	pop	{r4, r5, r6, pc}

08000240 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000240:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000242:	f000 b804 	b.w	800024e <LoopCopyDataInit>

08000246 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000246:	4b10      	ldr	r3, [pc, #64]	; (8000288 <LoopFillZerobss+0x22>)
  ldr  r3, [r3, r1]
 8000248:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800024a:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800024c:	3104      	adds	r1, #4

0800024e <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800024e:	480f      	ldr	r0, [pc, #60]	; (800028c <LoopFillZerobss+0x26>)
  ldr  r3, =_edata
 8000250:	4b0f      	ldr	r3, [pc, #60]	; (8000290 <LoopFillZerobss+0x2a>)
  adds  r2, r0, r1
 8000252:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000254:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000256:	f4ff aff6 	bcc.w	8000246 <CopyDataInit>
  ldr  r2, =_sbss
 800025a:	4a0e      	ldr	r2, [pc, #56]	; (8000294 <LoopFillZerobss+0x2e>)
  b  LoopFillZerobss
 800025c:	f000 b803 	b.w	8000266 <LoopFillZerobss>

08000260 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000260:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000262:	f842 3b04 	str.w	r3, [r2], #4

08000266 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000266:	4b0c      	ldr	r3, [pc, #48]	; (8000298 <LoopFillZerobss+0x32>)
  cmp  r2, r3
 8000268:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800026a:	f4ff aff9 	bcc.w	8000260 <FillZerobss>
  
  
/*FPU settings*/
 ldr     r0, =0xE000ED88           /* Enable CP10,CP11 */
 800026e:	480b      	ldr	r0, [pc, #44]	; (800029c <LoopFillZerobss+0x36>)
 ldr     r1,[r0]
 8000270:	6801      	ldr	r1, [r0, #0]
 orr     r1,r1,#(0xF << 20)
 8000272:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 str     r1,[r0]
 8000276:	6001      	str	r1, [r0, #0]
	
/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000278:	f000 f8ac 	bl	80003d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800027c:	f7ff ffb8 	bl	80001f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000280:	f000 f85c 	bl	800033c <main>
  bx  lr    
 8000284:	4770      	bx	lr
 8000286:	0000      	.short	0x0000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8000288:	080007c4 	.word	0x080007c4
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800028c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000290:	20000000 	.word	0x20000000
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8000294:	20000000 	.word	0x20000000
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000298:	2000001c 	.word	0x2000001c
  cmp  r2, r3
  bcc  FillZerobss
  
  
/*FPU settings*/
 ldr     r0, =0xE000ED88           /* Enable CP10,CP11 */
 800029c:	e000ed88 	.word	0xe000ed88

080002a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80002a0:	f7ff bffe 	b.w	80002a0 <ADC_IRQHandler>

080002a4 <Delaynus>:
 * Input          :nus
 * Output         : None
 * Return         : None
 */
void Delaynus(vu32 nus)
{
 80002a4:	b480      	push	{r7}
 80002a6:	b085      	sub	sp, #20
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
    u8 nCount;

    while (nus--)
 80002ac:	e00a      	b.n	80002c4 <Delaynus+0x20>
    {
        for (nCount = 6; nCount != 0; nCount--);
 80002ae:	f04f 0306 	mov.w	r3, #6
 80002b2:	73fb      	strb	r3, [r7, #15]
 80002b4:	e003      	b.n	80002be <Delaynus+0x1a>
 80002b6:	7bfb      	ldrb	r3, [r7, #15]
 80002b8:	f103 33ff 	add.w	r3, r3, #4294967295
 80002bc:	73fb      	strb	r3, [r7, #15]
 80002be:	7bfb      	ldrb	r3, [r7, #15]
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d1f8      	bne.n	80002b6 <Delaynus+0x12>
 */
void Delaynus(vu32 nus)
{
    u8 nCount;

    while (nus--)
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	bf0c      	ite	eq
 80002ca:	2200      	moveq	r2, #0
 80002cc:	2201      	movne	r2, #1
 80002ce:	b2d2      	uxtb	r2, r2
 80002d0:	f103 33ff 	add.w	r3, r3, #4294967295
 80002d4:	607b      	str	r3, [r7, #4]
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1e9      	bne.n	80002ae <Delaynus+0xa>
    {
        for (nCount = 6; nCount != 0; nCount--);
    }
}
 80002da:	f107 0714 	add.w	r7, r7, #20
 80002de:	46bd      	mov	sp, r7
 80002e0:	bc80      	pop	{r7}
 80002e2:	4770      	bx	lr

080002e4 <LED_Config>:
void LED_Config()
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b082      	sub	sp, #8
 80002e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  /* GPIOD Periph clock enable */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80002ea:	f04f 0008 	mov.w	r0, #8
 80002ee:	f04f 0101 	mov.w	r1, #1
 80002f2:	f000 fa2d 	bl	8000750 <RCC_AHB1PeriphClockCmd>
  /* Configure PD12, PD13, PD14 and PD15 in output push-pull mode */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13| GPIO_Pin_14| GPIO_Pin_15;
 80002f6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80002fa:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80002fc:	f04f 0300 	mov.w	r3, #0
 8000300:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_25MHz;
 8000302:	f04f 0301 	mov.w	r3, #1
 8000306:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000308:	f04f 0300 	mov.w	r3, #0
 800030c:	71fb      	strb	r3, [r7, #7]

  /* standard output pin */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800030e:	f04f 0301 	mov.w	r3, #1
 8000312:	713b      	strb	r3, [r7, #4]
  GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000314:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8000318:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800031c:	463b      	mov	r3, r7
 800031e:	4619      	mov	r1, r3
 8000320:	f000 f966 	bl	80005f0 <GPIO_Init>
  GPIO_Write(GPIOD,0);	//initial state (all LEDs OFF)
 8000324:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8000328:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800032c:	f04f 0100 	mov.w	r1, #0
 8000330:	f000 fa00 	bl	8000734 <GPIO_Write>
}
 8000334:	f107 0708 	add.w	r7, r7, #8
 8000338:	46bd      	mov	sp, r7
 800033a:	bd80      	pop	{r7, pc}

0800033c <main>:

GPIO_InitTypeDef GPIO_InitStructure;

int main(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	af00      	add	r7, sp, #0
	LED_Config();
 8000340:	f7ff ffd0 	bl	80002e4 <LED_Config>
    while (1)
    {
        Delaynus(700000 / 2);    /* A short delay */
 8000344:	f245 7030 	movw	r0, #22320	; 0x5730
 8000348:	f2c0 0005 	movt	r0, #5
 800034c:	f7ff ffaa 	bl	80002a4 <Delaynus>
        GPIOD->ODR^=0xF000;
 8000350:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000354:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000358:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 800035c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000360:	6952      	ldr	r2, [r2, #20]
 8000362:	f482 4270 	eor.w	r2, r2, #61440	; 0xf000
 8000366:	615a      	str	r2, [r3, #20]
        //GPIOD -> BSRRL = GPIO_Pin_12 | GPIO_Pin_13;

        Delaynus(200000 / 2);
 8000368:	f248 60a0 	movw	r0, #34464	; 0x86a0
 800036c:	f2c0 0001 	movt	r0, #1
 8000370:	f7ff ff98 	bl	80002a4 <Delaynus>
       // GPIOD -> BSRRH = GPIO_Pin_12 | GPIO_Pin_13;
    }
 8000374:	e7e6      	b.n	8000344 <main+0x8>
 8000376:	bf00      	nop

08000378 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
}
 800037c:	46bd      	mov	sp, r7
 800037e:	bc80      	pop	{r7}
 8000380:	4770      	bx	lr
 8000382:	bf00      	nop

08000384 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000388:	e7fe      	b.n	8000388 <HardFault_Handler+0x4>
 800038a:	bf00      	nop

0800038c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000390:	e7fe      	b.n	8000390 <MemManage_Handler+0x4>
 8000392:	bf00      	nop

08000394 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000398:	e7fe      	b.n	8000398 <BusFault_Handler+0x4>
 800039a:	bf00      	nop

0800039c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 80003a0:	e7fe      	b.n	80003a0 <UsageFault_Handler+0x4>
 80003a2:	bf00      	nop

080003a4 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0
}
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bc80      	pop	{r7}
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
}
 80003b4:	46bd      	mov	sp, r7
 80003b6:	bc80      	pop	{r7}
 80003b8:	4770      	bx	lr
 80003ba:	bf00      	nop

080003bc <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
}
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bc80      	pop	{r7}
 80003c4:	4770      	bx	lr
 80003c6:	bf00      	nop

080003c8 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
}
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bc80      	pop	{r7}
 80003d0:	4770      	bx	lr
 80003d2:	bf00      	nop

080003d4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80003d8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80003dc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003e0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80003e4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80003e8:	6812      	ldr	r2, [r2, #0]
 80003ea:	f042 0201 	orr.w	r2, r2, #1
 80003ee:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80003f0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80003f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003f8:	f04f 0200 	mov.w	r2, #0
 80003fc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80003fe:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000402:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000406:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800040a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800040e:	6812      	ldr	r2, [r2, #0]
 8000410:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000414:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000418:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800041a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800041e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000422:	f243 0210 	movw	r2, #12304	; 0x3010
 8000426:	f2c2 4200 	movt	r2, #9216	; 0x2400
 800042a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800042c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000430:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000434:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000438:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800043c:	6812      	ldr	r2, [r2, #0]
 800043e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000442:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000444:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000448:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800044c:	f04f 0200 	mov.w	r2, #0
 8000450:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000452:	f000 f809 	bl	8000468 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000456:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800045a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800045e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000462:	609a      	str	r2, [r3, #8]
#endif
}
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop

08000468 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000468:	b480      	push	{r7}
 800046a:	b083      	sub	sp, #12
 800046c:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800046e:	f04f 0300 	mov.w	r3, #0
 8000472:	607b      	str	r3, [r7, #4]
 8000474:	f04f 0300 	mov.w	r3, #0
 8000478:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800047a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800047e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000482:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000486:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800048a:	6812      	ldr	r2, [r2, #0]
 800048c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000490:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000492:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000496:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004a0:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	f103 0301 	add.w	r3, r3, #1
 80004a8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80004aa:	683b      	ldr	r3, [r7, #0]
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d103      	bne.n	80004b8 <SetSysClock+0x50>
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80004b6:	d1ec      	bne.n	8000492 <SetSysClock+0x2a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80004b8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80004bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d003      	beq.n	80004d2 <SetSysClock+0x6a>
  {
    HSEStatus = (uint32_t)0x01;
 80004ca:	f04f 0301 	mov.w	r3, #1
 80004ce:	603b      	str	r3, [r7, #0]
 80004d0:	e002      	b.n	80004d8 <SetSysClock+0x70>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80004d2:	f04f 0300 	mov.w	r3, #0
 80004d6:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80004d8:	683b      	ldr	r3, [r7, #0]
 80004da:	2b01      	cmp	r3, #1
 80004dc:	f040 8082 	bne.w	80005e4 <SetSysClock+0x17c>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80004e0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80004e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80004e8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80004ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80004f0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80004f2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80004f6:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 80004f8:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80004fc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000500:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 8000504:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8000508:	6812      	ldr	r2, [r2, #0]
 800050a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800050e:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000510:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000514:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000518:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800051c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000520:	6892      	ldr	r2, [r2, #8]
 8000522:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000524:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000528:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800052c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000530:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000534:	6892      	ldr	r2, [r2, #8]
 8000536:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800053a:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800053c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000540:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000544:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000548:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800054c:	6892      	ldr	r2, [r2, #8]
 800054e:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8000552:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000554:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000558:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800055c:	f245 4219 	movw	r2, #21529	; 0x5419
 8000560:	f2c0 7240 	movt	r2, #1856	; 0x740
 8000564:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000566:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800056a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800056e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000572:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000576:	6812      	ldr	r2, [r2, #0]
 8000578:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800057c:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800057e:	bf00      	nop
 8000580:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000584:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800058e:	2b00      	cmp	r3, #0
 8000590:	d0f6      	beq.n	8000580 <SetSysClock+0x118>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000592:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8000596:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800059a:	f240 6205 	movw	r2, #1541	; 0x605
 800059e:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80005a0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80005a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005a8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80005ac:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80005b0:	6892      	ldr	r2, [r2, #8]
 80005b2:	f022 0203 	bic.w	r2, r2, #3
 80005b6:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80005b8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80005bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005c0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80005c4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80005c8:	6892      	ldr	r2, [r2, #8]
 80005ca:	f042 0202 	orr.w	r2, r2, #2
 80005ce:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80005d0:	bf00      	nop
 80005d2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80005d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005da:	689b      	ldr	r3, [r3, #8]
 80005dc:	f003 030c 	and.w	r3, r3, #12
 80005e0:	2b08      	cmp	r3, #8
 80005e2:	d1f6      	bne.n	80005d2 <SetSysClock+0x16a>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80005e4:	f107 070c 	add.w	r7, r7, #12
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bc80      	pop	{r7}
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b087      	sub	sp, #28
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
 80005f8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80005fa:	f04f 0300 	mov.w	r3, #0
 80005fe:	617b      	str	r3, [r7, #20]
 8000600:	f04f 0300 	mov.w	r3, #0
 8000604:	613b      	str	r3, [r7, #16]
 8000606:	f04f 0300 	mov.w	r3, #0
 800060a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800060c:	f04f 0300 	mov.w	r3, #0
 8000610:	617b      	str	r3, [r7, #20]
 8000612:	e086      	b.n	8000722 <GPIO_Init+0x132>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000614:	697b      	ldr	r3, [r7, #20]
 8000616:	f04f 0201 	mov.w	r2, #1
 800061a:	fa02 f303 	lsl.w	r3, r2, r3
 800061e:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000620:	683b      	ldr	r3, [r7, #0]
 8000622:	681a      	ldr	r2, [r3, #0]
 8000624:	693b      	ldr	r3, [r7, #16]
 8000626:	4013      	ands	r3, r2
 8000628:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800062a:	68fa      	ldr	r2, [r7, #12]
 800062c:	693b      	ldr	r3, [r7, #16]
 800062e:	429a      	cmp	r2, r3
 8000630:	d173      	bne.n	800071a <GPIO_Init+0x12a>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	681a      	ldr	r2, [r3, #0]
 8000636:	697b      	ldr	r3, [r7, #20]
 8000638:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800063c:	f04f 0103 	mov.w	r1, #3
 8000640:	fa01 f303 	lsl.w	r3, r1, r3
 8000644:	ea6f 0303 	mvn.w	r3, r3
 8000648:	401a      	ands	r2, r3
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681a      	ldr	r2, [r3, #0]
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	791b      	ldrb	r3, [r3, #4]
 8000656:	4619      	mov	r1, r3
 8000658:	697b      	ldr	r3, [r7, #20]
 800065a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800065e:	fa01 f303 	lsl.w	r3, r1, r3
 8000662:	431a      	orrs	r2, r3
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000668:	683b      	ldr	r3, [r7, #0]
 800066a:	791b      	ldrb	r3, [r3, #4]
 800066c:	2b01      	cmp	r3, #1
 800066e:	d003      	beq.n	8000678 <GPIO_Init+0x88>
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	791b      	ldrb	r3, [r3, #4]
 8000674:	2b02      	cmp	r3, #2
 8000676:	d134      	bne.n	80006e2 <GPIO_Init+0xf2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	689a      	ldr	r2, [r3, #8]
 800067c:	697b      	ldr	r3, [r7, #20]
 800067e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000682:	f04f 0103 	mov.w	r1, #3
 8000686:	fa01 f303 	lsl.w	r3, r1, r3
 800068a:	ea6f 0303 	mvn.w	r3, r3
 800068e:	401a      	ands	r2, r3
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	689a      	ldr	r2, [r3, #8]
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	795b      	ldrb	r3, [r3, #5]
 800069c:	4619      	mov	r1, r3
 800069e:	697b      	ldr	r3, [r7, #20]
 80006a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80006a4:	fa01 f303 	lsl.w	r3, r1, r3
 80006a8:	431a      	orrs	r2, r3
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	685a      	ldr	r2, [r3, #4]
 80006b2:	697b      	ldr	r3, [r7, #20]
 80006b4:	b29b      	uxth	r3, r3
 80006b6:	f04f 0101 	mov.w	r1, #1
 80006ba:	fa01 f303 	lsl.w	r3, r1, r3
 80006be:	ea6f 0303 	mvn.w	r3, r3
 80006c2:	401a      	ands	r2, r3
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	685a      	ldr	r2, [r3, #4]
 80006cc:	683b      	ldr	r3, [r7, #0]
 80006ce:	799b      	ldrb	r3, [r3, #6]
 80006d0:	4619      	mov	r1, r3
 80006d2:	697b      	ldr	r3, [r7, #20]
 80006d4:	b29b      	uxth	r3, r3
 80006d6:	fa01 f303 	lsl.w	r3, r1, r3
 80006da:	b29b      	uxth	r3, r3
 80006dc:	431a      	orrs	r2, r3
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	68da      	ldr	r2, [r3, #12]
 80006e6:	697b      	ldr	r3, [r7, #20]
 80006e8:	b29b      	uxth	r3, r3
 80006ea:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80006ee:	f04f 0103 	mov.w	r1, #3
 80006f2:	fa01 f303 	lsl.w	r3, r1, r3
 80006f6:	ea6f 0303 	mvn.w	r3, r3
 80006fa:	401a      	ands	r2, r3
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	68da      	ldr	r2, [r3, #12]
 8000704:	683b      	ldr	r3, [r7, #0]
 8000706:	79db      	ldrb	r3, [r3, #7]
 8000708:	4619      	mov	r1, r3
 800070a:	697b      	ldr	r3, [r7, #20]
 800070c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000710:	fa01 f303 	lsl.w	r3, r1, r3
 8000714:	431a      	orrs	r2, r3
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800071a:	697b      	ldr	r3, [r7, #20]
 800071c:	f103 0301 	add.w	r3, r3, #1
 8000720:	617b      	str	r3, [r7, #20]
 8000722:	697b      	ldr	r3, [r7, #20]
 8000724:	2b0f      	cmp	r3, #15
 8000726:	f67f af75 	bls.w	8000614 <GPIO_Init+0x24>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 800072a:	f107 071c 	add.w	r7, r7, #28
 800072e:	46bd      	mov	sp, r7
 8000730:	bc80      	pop	{r7}
 8000732:	4770      	bx	lr

08000734 <GPIO_Write>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 8000734:	b480      	push	{r7}
 8000736:	b083      	sub	sp, #12
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
 800073c:	460b      	mov	r3, r1
 800073e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8000740:	887a      	ldrh	r2, [r7, #2]
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	615a      	str	r2, [r3, #20]
}
 8000746:	f107 070c 	add.w	r7, r7, #12
 800074a:	46bd      	mov	sp, r7
 800074c:	bc80      	pop	{r7}
 800074e:	4770      	bx	lr

08000750 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000750:	b480      	push	{r7}
 8000752:	b083      	sub	sp, #12
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
 8000758:	460b      	mov	r3, r1
 800075a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800075c:	78fb      	ldrb	r3, [r7, #3]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d00c      	beq.n	800077c <RCC_AHB1PeriphClockCmd+0x2c>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000762:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000766:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800076a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800076e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000772:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8000774:	687a      	ldr	r2, [r7, #4]
 8000776:	430a      	orrs	r2, r1
 8000778:	631a      	str	r2, [r3, #48]	; 0x30
 800077a:	e00d      	b.n	8000798 <RCC_AHB1PeriphClockCmd+0x48>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800077c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000780:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000784:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000788:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800078c:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800078e:	687a      	ldr	r2, [r7, #4]
 8000790:	ea6f 0202 	mvn.w	r2, r2
 8000794:	400a      	ands	r2, r1
 8000796:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8000798:	f107 070c 	add.w	r7, r7, #12
 800079c:	46bd      	mov	sp, r7
 800079e:	bc80      	pop	{r7}
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop

080007a4 <_init>:
 80007a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007a6:	bf00      	nop
 80007a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80007aa:	bc08      	pop	{r3}
 80007ac:	469e      	mov	lr, r3
 80007ae:	4770      	bx	lr

080007b0 <_fini>:
 80007b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007b2:	bf00      	nop
 80007b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80007b6:	bc08      	pop	{r3}
 80007b8:	469e      	mov	lr, r3
 80007ba:	4770      	bx	lr
