#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2448700 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2448890 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x243b2d0 .functor NOT 1, L_0x2496550, C4<0>, C4<0>, C4<0>;
L_0x2496330 .functor XOR 2, L_0x24961d0, L_0x2496290, C4<00>, C4<00>;
L_0x2496440 .functor XOR 2, L_0x2496330, L_0x24963a0, C4<00>, C4<00>;
v0x2491e30_0 .net *"_ivl_10", 1 0, L_0x24963a0;  1 drivers
v0x2491f30_0 .net *"_ivl_12", 1 0, L_0x2496440;  1 drivers
v0x2492010_0 .net *"_ivl_2", 1 0, L_0x24951f0;  1 drivers
v0x24920d0_0 .net *"_ivl_4", 1 0, L_0x24961d0;  1 drivers
v0x24921b0_0 .net *"_ivl_6", 1 0, L_0x2496290;  1 drivers
v0x24922e0_0 .net *"_ivl_8", 1 0, L_0x2496330;  1 drivers
v0x24923c0_0 .net "a", 0 0, v0x248ef60_0;  1 drivers
v0x2492460_0 .net "b", 0 0, v0x248f000_0;  1 drivers
v0x2492500_0 .net "c", 0 0, v0x248f0a0_0;  1 drivers
v0x24925a0_0 .var "clk", 0 0;
v0x2492640_0 .net "d", 0 0, v0x248f1e0_0;  1 drivers
v0x24926e0_0 .net "out_pos_dut", 0 0, L_0x2496050;  1 drivers
v0x2492780_0 .net "out_pos_ref", 0 0, L_0x2493cb0;  1 drivers
v0x2492820_0 .net "out_sop_dut", 0 0, L_0x2494c10;  1 drivers
v0x24928c0_0 .net "out_sop_ref", 0 0, L_0x2469710;  1 drivers
v0x2492960_0 .var/2u "stats1", 223 0;
v0x2492a00_0 .var/2u "strobe", 0 0;
v0x2492aa0_0 .net "tb_match", 0 0, L_0x2496550;  1 drivers
v0x2492b70_0 .net "tb_mismatch", 0 0, L_0x243b2d0;  1 drivers
v0x2492c10_0 .net "wavedrom_enable", 0 0, v0x248f4b0_0;  1 drivers
v0x2492ce0_0 .net "wavedrom_title", 511 0, v0x248f550_0;  1 drivers
L_0x24951f0 .concat [ 1 1 0 0], L_0x2493cb0, L_0x2469710;
L_0x24961d0 .concat [ 1 1 0 0], L_0x2493cb0, L_0x2469710;
L_0x2496290 .concat [ 1 1 0 0], L_0x2496050, L_0x2494c10;
L_0x24963a0 .concat [ 1 1 0 0], L_0x2493cb0, L_0x2469710;
L_0x2496550 .cmp/eeq 2, L_0x24951f0, L_0x2496440;
S_0x2448a20 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2448890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x243b6b0 .functor AND 1, v0x248f0a0_0, v0x248f1e0_0, C4<1>, C4<1>;
L_0x243ba90 .functor NOT 1, v0x248ef60_0, C4<0>, C4<0>, C4<0>;
L_0x243be70 .functor NOT 1, v0x248f000_0, C4<0>, C4<0>, C4<0>;
L_0x243c0f0 .functor AND 1, L_0x243ba90, L_0x243be70, C4<1>, C4<1>;
L_0x2453310 .functor AND 1, L_0x243c0f0, v0x248f0a0_0, C4<1>, C4<1>;
L_0x2469710 .functor OR 1, L_0x243b6b0, L_0x2453310, C4<0>, C4<0>;
L_0x2493130 .functor NOT 1, v0x248f000_0, C4<0>, C4<0>, C4<0>;
L_0x24931a0 .functor OR 1, L_0x2493130, v0x248f1e0_0, C4<0>, C4<0>;
L_0x24932b0 .functor AND 1, v0x248f0a0_0, L_0x24931a0, C4<1>, C4<1>;
L_0x2493370 .functor NOT 1, v0x248ef60_0, C4<0>, C4<0>, C4<0>;
L_0x2493440 .functor OR 1, L_0x2493370, v0x248f000_0, C4<0>, C4<0>;
L_0x24934b0 .functor AND 1, L_0x24932b0, L_0x2493440, C4<1>, C4<1>;
L_0x2493630 .functor NOT 1, v0x248f000_0, C4<0>, C4<0>, C4<0>;
L_0x24936a0 .functor OR 1, L_0x2493630, v0x248f1e0_0, C4<0>, C4<0>;
L_0x24935c0 .functor AND 1, v0x248f0a0_0, L_0x24936a0, C4<1>, C4<1>;
L_0x2493830 .functor NOT 1, v0x248ef60_0, C4<0>, C4<0>, C4<0>;
L_0x2493930 .functor OR 1, L_0x2493830, v0x248f1e0_0, C4<0>, C4<0>;
L_0x24939f0 .functor AND 1, L_0x24935c0, L_0x2493930, C4<1>, C4<1>;
L_0x2493ba0 .functor XNOR 1, L_0x24934b0, L_0x24939f0, C4<0>, C4<0>;
v0x243ac00_0 .net *"_ivl_0", 0 0, L_0x243b6b0;  1 drivers
v0x243b000_0 .net *"_ivl_12", 0 0, L_0x2493130;  1 drivers
v0x243b3e0_0 .net *"_ivl_14", 0 0, L_0x24931a0;  1 drivers
v0x243b7c0_0 .net *"_ivl_16", 0 0, L_0x24932b0;  1 drivers
v0x243bba0_0 .net *"_ivl_18", 0 0, L_0x2493370;  1 drivers
v0x243bf80_0 .net *"_ivl_2", 0 0, L_0x243ba90;  1 drivers
v0x243c200_0 .net *"_ivl_20", 0 0, L_0x2493440;  1 drivers
v0x248d4d0_0 .net *"_ivl_24", 0 0, L_0x2493630;  1 drivers
v0x248d5b0_0 .net *"_ivl_26", 0 0, L_0x24936a0;  1 drivers
v0x248d690_0 .net *"_ivl_28", 0 0, L_0x24935c0;  1 drivers
v0x248d770_0 .net *"_ivl_30", 0 0, L_0x2493830;  1 drivers
v0x248d850_0 .net *"_ivl_32", 0 0, L_0x2493930;  1 drivers
v0x248d930_0 .net *"_ivl_36", 0 0, L_0x2493ba0;  1 drivers
L_0x7f02854b2018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x248d9f0_0 .net *"_ivl_38", 0 0, L_0x7f02854b2018;  1 drivers
v0x248dad0_0 .net *"_ivl_4", 0 0, L_0x243be70;  1 drivers
v0x248dbb0_0 .net *"_ivl_6", 0 0, L_0x243c0f0;  1 drivers
v0x248dc90_0 .net *"_ivl_8", 0 0, L_0x2453310;  1 drivers
v0x248dd70_0 .net "a", 0 0, v0x248ef60_0;  alias, 1 drivers
v0x248de30_0 .net "b", 0 0, v0x248f000_0;  alias, 1 drivers
v0x248def0_0 .net "c", 0 0, v0x248f0a0_0;  alias, 1 drivers
v0x248dfb0_0 .net "d", 0 0, v0x248f1e0_0;  alias, 1 drivers
v0x248e070_0 .net "out_pos", 0 0, L_0x2493cb0;  alias, 1 drivers
v0x248e130_0 .net "out_sop", 0 0, L_0x2469710;  alias, 1 drivers
v0x248e1f0_0 .net "pos0", 0 0, L_0x24934b0;  1 drivers
v0x248e2b0_0 .net "pos1", 0 0, L_0x24939f0;  1 drivers
L_0x2493cb0 .functor MUXZ 1, L_0x7f02854b2018, L_0x24934b0, L_0x2493ba0, C4<>;
S_0x248e430 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2448890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x248ef60_0 .var "a", 0 0;
v0x248f000_0 .var "b", 0 0;
v0x248f0a0_0 .var "c", 0 0;
v0x248f140_0 .net "clk", 0 0, v0x24925a0_0;  1 drivers
v0x248f1e0_0 .var "d", 0 0;
v0x248f2d0_0 .var/2u "fail", 0 0;
v0x248f370_0 .var/2u "fail1", 0 0;
v0x248f410_0 .net "tb_match", 0 0, L_0x2496550;  alias, 1 drivers
v0x248f4b0_0 .var "wavedrom_enable", 0 0;
v0x248f550_0 .var "wavedrom_title", 511 0;
E_0x2447070/0 .event negedge, v0x248f140_0;
E_0x2447070/1 .event posedge, v0x248f140_0;
E_0x2447070 .event/or E_0x2447070/0, E_0x2447070/1;
S_0x248e760 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x248e430;
 .timescale -12 -12;
v0x248e9a0_0 .var/2s "i", 31 0;
E_0x2446f10 .event posedge, v0x248f140_0;
S_0x248eaa0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x248e430;
 .timescale -12 -12;
v0x248eca0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x248ed80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x248e430;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x248f730 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2448890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2493e60 .functor NOT 1, v0x248ef60_0, C4<0>, C4<0>, C4<0>;
L_0x2493ef0 .functor NOT 1, v0x248f000_0, C4<0>, C4<0>, C4<0>;
L_0x2494090 .functor AND 1, L_0x2493e60, L_0x2493ef0, C4<1>, C4<1>;
L_0x24941a0 .functor NOT 1, v0x248f0a0_0, C4<0>, C4<0>, C4<0>;
L_0x2494350 .functor AND 1, L_0x2494090, L_0x24941a0, C4<1>, C4<1>;
L_0x2494460 .functor AND 1, L_0x2494350, v0x248f1e0_0, C4<1>, C4<1>;
L_0x2494670 .functor AND 1, v0x248ef60_0, v0x248f000_0, C4<1>, C4<1>;
L_0x24947f0 .functor AND 1, L_0x2494670, v0x248f0a0_0, C4<1>, C4<1>;
L_0x2494900 .functor NOT 1, v0x248f1e0_0, C4<0>, C4<0>, C4<0>;
L_0x2494970 .functor AND 1, L_0x24947f0, L_0x2494900, C4<1>, C4<1>;
L_0x2494ae0 .functor OR 1, L_0x2494460, L_0x2494970, C4<0>, C4<0>;
L_0x2494ba0 .functor AND 1, v0x248ef60_0, v0x248f000_0, C4<1>, C4<1>;
L_0x2494c80 .functor AND 1, L_0x2494ba0, v0x248f0a0_0, C4<1>, C4<1>;
L_0x2494d40 .functor AND 1, L_0x2494c80, v0x248f1e0_0, C4<1>, C4<1>;
L_0x2494c10 .functor OR 1, L_0x2494ae0, L_0x2494d40, C4<0>, C4<0>;
L_0x2494f70 .functor NOT 1, v0x248ef60_0, C4<0>, C4<0>, C4<0>;
L_0x2495070 .functor NOT 1, v0x248f000_0, C4<0>, C4<0>, C4<0>;
L_0x24950e0 .functor OR 1, L_0x2494f70, L_0x2495070, C4<0>, C4<0>;
L_0x2495290 .functor NOT 1, v0x248f0a0_0, C4<0>, C4<0>, C4<0>;
L_0x2495300 .functor OR 1, L_0x24950e0, L_0x2495290, C4<0>, C4<0>;
L_0x24954c0 .functor OR 1, L_0x2495300, v0x248f1e0_0, C4<0>, C4<0>;
L_0x2495580 .functor OR 1, v0x248ef60_0, v0x248f000_0, C4<0>, C4<0>;
L_0x24956b0 .functor NOT 1, v0x248f0a0_0, C4<0>, C4<0>, C4<0>;
L_0x2495720 .functor OR 1, L_0x2495580, L_0x24956b0, C4<0>, C4<0>;
L_0x2495900 .functor NOT 1, v0x248f1e0_0, C4<0>, C4<0>, C4<0>;
L_0x2495970 .functor OR 1, L_0x2495720, L_0x2495900, C4<0>, C4<0>;
L_0x2495b60 .functor AND 1, L_0x24954c0, L_0x2495970, C4<1>, C4<1>;
L_0x2495c70 .functor OR 1, v0x248ef60_0, v0x248f000_0, C4<0>, C4<0>;
L_0x2495dd0 .functor OR 1, L_0x2495c70, v0x248f0a0_0, C4<0>, C4<0>;
L_0x2495e90 .functor OR 1, L_0x2495dd0, v0x248f1e0_0, C4<0>, C4<0>;
L_0x2496050 .functor AND 1, L_0x2495b60, L_0x2495e90, C4<1>, C4<1>;
v0x248f8f0_0 .net *"_ivl_0", 0 0, L_0x2493e60;  1 drivers
v0x248f9d0_0 .net *"_ivl_10", 0 0, L_0x2494460;  1 drivers
v0x248fab0_0 .net *"_ivl_12", 0 0, L_0x2494670;  1 drivers
v0x248fba0_0 .net *"_ivl_14", 0 0, L_0x24947f0;  1 drivers
v0x248fc80_0 .net *"_ivl_16", 0 0, L_0x2494900;  1 drivers
v0x248fdb0_0 .net *"_ivl_18", 0 0, L_0x2494970;  1 drivers
v0x248fe90_0 .net *"_ivl_2", 0 0, L_0x2493ef0;  1 drivers
v0x248ff70_0 .net *"_ivl_20", 0 0, L_0x2494ae0;  1 drivers
v0x2490050_0 .net *"_ivl_22", 0 0, L_0x2494ba0;  1 drivers
v0x24901c0_0 .net *"_ivl_24", 0 0, L_0x2494c80;  1 drivers
v0x24902a0_0 .net *"_ivl_26", 0 0, L_0x2494d40;  1 drivers
v0x2490380_0 .net *"_ivl_30", 0 0, L_0x2494f70;  1 drivers
v0x2490460_0 .net *"_ivl_32", 0 0, L_0x2495070;  1 drivers
v0x2490540_0 .net *"_ivl_34", 0 0, L_0x24950e0;  1 drivers
v0x2490620_0 .net *"_ivl_36", 0 0, L_0x2495290;  1 drivers
v0x2490700_0 .net *"_ivl_38", 0 0, L_0x2495300;  1 drivers
v0x24907e0_0 .net *"_ivl_4", 0 0, L_0x2494090;  1 drivers
v0x24909d0_0 .net *"_ivl_40", 0 0, L_0x24954c0;  1 drivers
v0x2490ab0_0 .net *"_ivl_42", 0 0, L_0x2495580;  1 drivers
v0x2490b90_0 .net *"_ivl_44", 0 0, L_0x24956b0;  1 drivers
v0x2490c70_0 .net *"_ivl_46", 0 0, L_0x2495720;  1 drivers
v0x2490d50_0 .net *"_ivl_48", 0 0, L_0x2495900;  1 drivers
v0x2490e30_0 .net *"_ivl_50", 0 0, L_0x2495970;  1 drivers
v0x2490f10_0 .net *"_ivl_52", 0 0, L_0x2495b60;  1 drivers
v0x2490ff0_0 .net *"_ivl_54", 0 0, L_0x2495c70;  1 drivers
v0x24910d0_0 .net *"_ivl_56", 0 0, L_0x2495dd0;  1 drivers
v0x24911b0_0 .net *"_ivl_58", 0 0, L_0x2495e90;  1 drivers
v0x2491290_0 .net *"_ivl_6", 0 0, L_0x24941a0;  1 drivers
v0x2491370_0 .net *"_ivl_8", 0 0, L_0x2494350;  1 drivers
v0x2491450_0 .net "a", 0 0, v0x248ef60_0;  alias, 1 drivers
v0x24914f0_0 .net "b", 0 0, v0x248f000_0;  alias, 1 drivers
v0x24915e0_0 .net "c", 0 0, v0x248f0a0_0;  alias, 1 drivers
v0x24916d0_0 .net "d", 0 0, v0x248f1e0_0;  alias, 1 drivers
v0x24919d0_0 .net "out_pos", 0 0, L_0x2496050;  alias, 1 drivers
v0x2491a90_0 .net "out_sop", 0 0, L_0x2494c10;  alias, 1 drivers
S_0x2491c10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2448890;
 .timescale -12 -12;
E_0x24309f0 .event anyedge, v0x2492a00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2492a00_0;
    %nor/r;
    %assign/vec4 v0x2492a00_0, 0;
    %wait E_0x24309f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x248e430;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248f2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248f370_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x248e430;
T_4 ;
    %wait E_0x2447070;
    %load/vec4 v0x248f410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x248f2d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x248e430;
T_5 ;
    %wait E_0x2446f10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f000_0, 0;
    %assign/vec4 v0x248ef60_0, 0;
    %wait E_0x2446f10;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f000_0, 0;
    %assign/vec4 v0x248ef60_0, 0;
    %wait E_0x2446f10;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f000_0, 0;
    %assign/vec4 v0x248ef60_0, 0;
    %wait E_0x2446f10;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f000_0, 0;
    %assign/vec4 v0x248ef60_0, 0;
    %wait E_0x2446f10;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f000_0, 0;
    %assign/vec4 v0x248ef60_0, 0;
    %wait E_0x2446f10;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f000_0, 0;
    %assign/vec4 v0x248ef60_0, 0;
    %wait E_0x2446f10;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f000_0, 0;
    %assign/vec4 v0x248ef60_0, 0;
    %wait E_0x2446f10;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f000_0, 0;
    %assign/vec4 v0x248ef60_0, 0;
    %wait E_0x2446f10;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f000_0, 0;
    %assign/vec4 v0x248ef60_0, 0;
    %wait E_0x2446f10;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f000_0, 0;
    %assign/vec4 v0x248ef60_0, 0;
    %wait E_0x2446f10;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f000_0, 0;
    %assign/vec4 v0x248ef60_0, 0;
    %wait E_0x2446f10;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f000_0, 0;
    %assign/vec4 v0x248ef60_0, 0;
    %wait E_0x2446f10;
    %load/vec4 v0x248f2d0_0;
    %store/vec4 v0x248f370_0, 0, 1;
    %fork t_1, S_0x248e760;
    %jmp t_0;
    .scope S_0x248e760;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x248e9a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x248e9a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2446f10;
    %load/vec4 v0x248e9a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x248f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f000_0, 0;
    %assign/vec4 v0x248ef60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x248e9a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x248e9a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x248e430;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2447070;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x248f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248f000_0, 0;
    %assign/vec4 v0x248ef60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x248f2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x248f370_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2448890;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24925a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2492a00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2448890;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x24925a0_0;
    %inv;
    %store/vec4 v0x24925a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2448890;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x248f140_0, v0x2492b70_0, v0x24923c0_0, v0x2492460_0, v0x2492500_0, v0x2492640_0, v0x24928c0_0, v0x2492820_0, v0x2492780_0, v0x24926e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2448890;
T_9 ;
    %load/vec4 v0x2492960_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2492960_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2492960_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2492960_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2492960_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2492960_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2492960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2492960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2492960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2492960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2448890;
T_10 ;
    %wait E_0x2447070;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2492960_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2492960_0, 4, 32;
    %load/vec4 v0x2492aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2492960_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2492960_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2492960_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2492960_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x24928c0_0;
    %load/vec4 v0x24928c0_0;
    %load/vec4 v0x2492820_0;
    %xor;
    %load/vec4 v0x24928c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2492960_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2492960_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2492960_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2492960_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2492780_0;
    %load/vec4 v0x2492780_0;
    %load/vec4 v0x24926e0_0;
    %xor;
    %load/vec4 v0x2492780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2492960_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2492960_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2492960_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2492960_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/ece241_2013_q2/iter4/response0/top_module.sv";
