

================================================================
== Vitis HLS Report for 'Montgomery_Pipeline_Montgomery'
================================================================
* Date:           Tue Dec  3 22:25:43 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.584 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Montgomery  |      256|      256|         2|          1|          1|   256|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    808|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1160|    264|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|    1297|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2457|   1135|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+----+-----+-----+-----+
    |          Instance          |          Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+-------------------------+---------+----+-----+-----+-----+
    |add_258ns_258ns_258_2_1_U5  |add_258ns_258ns_258_2_1  |        0|   0|  580|  132|    0|
    |add_258ns_258ns_258_2_1_U6  |add_258ns_258ns_258_2_1  |        0|   0|  580|  132|    0|
    +----------------------------+-------------------------+---------+----+-----+-----+-----+
    |Total                       |                         |        0|   0| 1160|  264|    0|
    +----------------------------+-------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |i_5_fu_139_p2            |         +|   0|  0|   14|           9|           1|
    |and_ln43_1_fu_185_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln43_fu_179_p2       |       and|   0|  0|    2|           1|           1|
    |icmp_ln22_fu_133_p2      |      icmp|   0|  0|   11|           9|          10|
    |or_ln43_fu_207_p2        |        or|   0|  0|    2|           1|           1|
    |select_ln43_1_fu_270_p3  |    select|   0|  0|  257|           1|         257|
    |select_ln43_2_fu_277_p3  |    select|   0|  0|  257|           1|         257|
    |select_ln43_fu_191_p3    |    select|   0|  0|  257|           1|         257|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln541_fu_163_p2      |       xor|   0|  0|    2|           1|           1|
    |xor_ln901_fu_168_p2      |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|  808|          27|         790|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_sig_allocacmp_m_V_load  |   9|          2|  257|        514|
    |empty_fu_66                |   9|          2|  256|        512|
    |i_02_fu_62                 |   9|          2|    9|         18|
    |m_V_fu_58                  |   9|          2|  257|        514|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  63|         14|  782|       1564|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+-----+----+-----+-----------+
    |            Name            |  FF | LUT| Bits| Const Bits|
    +----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                   |    1|   0|    1|          0|
    |ap_done_reg                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |    1|   0|    1|          0|
    |empty_fu_66                 |  256|   0|  256|          0|
    |i_02_fu_62                  |    9|   0|    9|          0|
    |m_V_fu_58                   |  257|   0|  257|          0|
    |m_V_load_reg_338            |  257|   0|  257|          0|
    |or_ln43_reg_359             |    1|   0|    1|          0|
    |trunc_ln22_reg_349          |    1|   0|    1|          0|
    |zext_ln1495_1_cast_reg_325  |  256|   0|  257|          1|
    |zext_ln1495_cast_reg_330    |  256|   0|  258|          2|
    +----------------------------+-----+----+-----+-----------+
    |Total                       | 1297|   0| 1300|          3|
    +----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Montgomery_Pipeline_Montgomery|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Montgomery_Pipeline_Montgomery|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Montgomery_Pipeline_Montgomery|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Montgomery_Pipeline_Montgomery|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Montgomery_Pipeline_Montgomery|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Montgomery_Pipeline_Montgomery|  return value|
|a               |   in|  256|     ap_none|                               a|        scalar|
|b_cast          |   in|    1|     ap_none|                          b_cast|        scalar|
|zext_ln1495     |   in|  256|     ap_none|                     zext_ln1495|        scalar|
|zext_ln1495_1   |   in|  256|     ap_none|                   zext_ln1495_1|        scalar|
|add_ln186       |   in|  257|     ap_none|                       add_ln186|        scalar|
|m_V_out         |  out|  257|      ap_vld|                         m_V_out|       pointer|
|m_V_out_ap_vld  |  out|    1|      ap_vld|                         m_V_out|       pointer|
+----------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m_V = alloca i32 1"   --->   Operation 5 'alloca' 'm_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_02 = alloca i32 1"   --->   Operation 6 'alloca' 'i_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln186_read = read i257 @_ssdm_op_Read.ap_auto.i257, i257 %add_ln186"   --->   Operation 8 'read' 'add_ln186_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln1495_1_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %zext_ln1495_1"   --->   Operation 9 'read' 'zext_ln1495_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln1495_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %zext_ln1495"   --->   Operation 10 'read' 'zext_ln1495_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %b_cast"   --->   Operation 11 'read' 'b_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %a"   --->   Operation 12 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1495_1_cast = zext i256 %zext_ln1495_1_read"   --->   Operation 13 'zext' 'zext_ln1495_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1495_cast = zext i256 %zext_ln1495_read"   --->   Operation 14 'zext' 'zext_ln1495_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i256 %a_read, i256 %empty"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i_02"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i257 0, i257 %m_V"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.97>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = load i9 %i_02" [rsa.cpp:22]   --->   Operation 19 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.66ns)   --->   "%icmp_ln22 = icmp_eq  i9 %i, i9 256" [rsa.cpp:22]   --->   Operation 20 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 21 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.82ns)   --->   "%i_5 = add i9 %i, i9 1" [rsa.cpp:22]   --->   Operation 22 'add' 'i_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.body.split_ifconv, void %for.end.exitStub" [rsa.cpp:22]   --->   Operation 23 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%m_V_load = load i257 %m_V"   --->   Operation 24 'load' 'm_V_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_load = load i256 %empty" [rsa.cpp:22]   --->   Operation 25 'load' 'p_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i257 %m_V_load" [rsa.cpp:22]   --->   Operation 26 'zext' 'zext_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i256 %p_load" [rsa.cpp:22]   --->   Operation 27 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1497 = trunc i257 %m_V_load"   --->   Operation 28 'trunc' 'trunc_ln1497' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln43)   --->   "%xor_ln541 = xor i1 %trunc_ln1497, i1 %b_cast_read"   --->   Operation 29 'xor' 'xor_ln541' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%xor_ln901 = xor i1 %trunc_ln22, i1 1"   --->   Operation 30 'xor' 'xor_ln901' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [2/2] (3.44ns)   --->   "%add_ln186_1 = add i258 %zext_ln22, i258 %zext_ln1495_cast"   --->   Operation 31 'add' 'add_ln186_1' <Predicate = (!icmp_ln22)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln43)   --->   "%and_ln43 = and i1 %trunc_ln22, i1 %xor_ln541" [rsa.cpp:43]   --->   Operation 32 'and' 'and_ln43' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln43_1 = and i1 %trunc_ln1497, i1 %xor_ln901" [rsa.cpp:43]   --->   Operation 33 'and' 'and_ln43_1' <Predicate = (!icmp_ln22)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.55ns)   --->   "%select_ln43 = select i1 %and_ln43_1, i257 %zext_ln1495_1_cast, i257 %add_ln186_read" [rsa.cpp:43]   --->   Operation 34 'select' 'select_ln43' <Predicate = (!icmp_ln22)> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i257 %select_ln43" [rsa.cpp:43]   --->   Operation 35 'zext' 'zext_ln43' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.44ns)   --->   "%add_ln43 = add i258 %zext_ln22, i258 %zext_ln43" [rsa.cpp:43]   --->   Operation 36 'add' 'add_ln43' <Predicate = (!icmp_ln22)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln43 = or i1 %and_ln43_1, i1 %and_ln43" [rsa.cpp:43]   --->   Operation 37 'or' 'or_ln43' <Predicate = (!icmp_ln22)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%r_V = partselect i255 @_ssdm_op_PartSelect.i255.i256.i32.i32, i256 %p_load, i32 1, i32 255"   --->   Operation 38 'partselect' 'r_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1669_1 = zext i255 %r_V"   --->   Operation 39 'zext' 'zext_ln1669_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln22 = store i256 %zext_ln1669_1, i256 %empty" [rsa.cpp:22]   --->   Operation 40 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln22 = store i9 %i_5, i9 %i_02" [rsa.cpp:22]   --->   Operation 41 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%m_V_load_2 = load i257 %m_V"   --->   Operation 54 'load' 'm_V_load_2' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i257P0A, i257 %m_V_out, i257 %m_V_load_2"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.58>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [rsa.cpp:23]   --->   Operation 42 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10"   --->   Operation 43 'specloopname' 'specloopname_ln1633' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (3.44ns)   --->   "%add_ln186_1 = add i258 %zext_ln22, i258 %zext_ln1495_cast"   --->   Operation 44 'add' 'add_ln186_1' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/2] (3.44ns)   --->   "%add_ln43 = add i258 %zext_ln22, i258 %zext_ln43" [rsa.cpp:43]   --->   Operation 45 'add' 'add_ln43' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%tmp = partselect i256 @_ssdm_op_PartSelect.i256.i257.i32.i32, i257 %m_V_load, i32 1, i32 256"   --->   Operation 46 'partselect' 'tmp' <Predicate = (!trunc_ln22 & !or_ln43)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%zext_ln1669 = zext i256 %tmp"   --->   Operation 47 'zext' 'zext_ln1669' <Predicate = (!trunc_ln22 & !or_ln43)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%tmp_1 = partselect i257 @_ssdm_op_PartSelect.i257.i258.i32.i32, i258 %add_ln43, i32 1, i32 257"   --->   Operation 48 'partselect' 'tmp_1' <Predicate = (or_ln43)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%tmp_2 = partselect i257 @_ssdm_op_PartSelect.i257.i258.i32.i32, i258 %add_ln186_1, i32 1, i32 257"   --->   Operation 49 'partselect' 'tmp_2' <Predicate = (trunc_ln22 & !or_ln43)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%select_ln43_1 = select i1 %trunc_ln22, i257 %tmp_2, i257 %zext_ln1669" [rsa.cpp:43]   --->   Operation 50 'select' 'select_ln43_1' <Predicate = (!or_ln43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.55ns) (out node of the LUT)   --->   "%select_ln43_2 = select i1 %or_ln43, i257 %tmp_1, i257 %select_ln43_1" [rsa.cpp:43]   --->   Operation 51 'select' 'select_ln43_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln22 = store i257 %select_ln43_2, i257 %m_V" [rsa.cpp:22]   --->   Operation 52 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body" [rsa.cpp:22]   --->   Operation 53 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1495]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1495_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln186]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m_V                 (alloca           ) [ 0111]
i_02                (alloca           ) [ 0110]
empty               (alloca           ) [ 0110]
add_ln186_read      (read             ) [ 0110]
zext_ln1495_1_read  (read             ) [ 0000]
zext_ln1495_read    (read             ) [ 0000]
b_cast_read         (read             ) [ 0110]
a_read              (read             ) [ 0000]
zext_ln1495_1_cast  (zext             ) [ 0110]
zext_ln1495_cast    (zext             ) [ 0111]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
i                   (load             ) [ 0000]
icmp_ln22           (icmp             ) [ 0110]
empty_26            (speclooptripcount) [ 0000]
i_5                 (add              ) [ 0000]
br_ln22             (br               ) [ 0000]
m_V_load            (load             ) [ 0101]
p_load              (load             ) [ 0000]
zext_ln22           (zext             ) [ 0101]
trunc_ln22          (trunc            ) [ 0101]
trunc_ln1497        (trunc            ) [ 0000]
xor_ln541           (xor              ) [ 0000]
xor_ln901           (xor              ) [ 0000]
and_ln43            (and              ) [ 0000]
and_ln43_1          (and              ) [ 0000]
select_ln43         (select           ) [ 0000]
zext_ln43           (zext             ) [ 0101]
or_ln43             (or               ) [ 0101]
r_V                 (partselect       ) [ 0000]
zext_ln1669_1       (zext             ) [ 0000]
store_ln22          (store            ) [ 0000]
store_ln22          (store            ) [ 0000]
specpipeline_ln23   (specpipeline     ) [ 0000]
specloopname_ln1633 (specloopname     ) [ 0000]
add_ln186_1         (add              ) [ 0000]
add_ln43            (add              ) [ 0000]
tmp                 (partselect       ) [ 0000]
zext_ln1669         (zext             ) [ 0000]
tmp_1               (partselect       ) [ 0000]
tmp_2               (partselect       ) [ 0000]
select_ln43_1       (select           ) [ 0000]
select_ln43_2       (select           ) [ 0000]
store_ln22          (store            ) [ 0000]
br_ln22             (br               ) [ 0000]
m_V_load_2          (load             ) [ 0000]
write_ln0           (write            ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln1495">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1495"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln1495_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1495_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="add_ln186">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln186"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_V_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_V_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i257"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i256"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i255.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i256.i257.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i257.i258.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i257P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="m_V_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_02_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_02/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="empty_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="add_ln186_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="257" slack="0"/>
<pin id="72" dir="0" index="1" bw="257" slack="0"/>
<pin id="73" dir="1" index="2" bw="257" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln186_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="zext_ln1495_1_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="256" slack="0"/>
<pin id="78" dir="0" index="1" bw="256" slack="0"/>
<pin id="79" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1495_1_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln1495_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="256" slack="0"/>
<pin id="84" dir="0" index="1" bw="256" slack="0"/>
<pin id="85" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1495_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="b_cast_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_cast_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="a_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="256" slack="0"/>
<pin id="96" dir="0" index="1" bw="256" slack="0"/>
<pin id="97" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="257" slack="0"/>
<pin id="103" dir="0" index="2" bw="257" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln1495_1_cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="256" slack="0"/>
<pin id="109" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495_1_cast/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln1495_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="256" slack="0"/>
<pin id="113" dir="1" index="1" bw="258" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495_cast/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="256" slack="0"/>
<pin id="117" dir="0" index="1" bw="256" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="9" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="257" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="1"/>
<pin id="132" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln22_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="9" slack="0"/>
<pin id="135" dir="0" index="1" bw="9" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_5_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="m_V_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="257" slack="1"/>
<pin id="147" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_load/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="256" slack="1"/>
<pin id="150" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln22_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="257" slack="0"/>
<pin id="153" dir="1" index="1" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln22_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="256" slack="0"/>
<pin id="157" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln1497_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="257" slack="0"/>
<pin id="161" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1497/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="xor_ln541_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="1"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln541/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="xor_ln901_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln901/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="257" slack="0"/>
<pin id="176" dir="0" index="1" bw="256" slack="1"/>
<pin id="177" dir="1" index="2" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="and_ln43_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="and_ln43_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="select_ln43_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="257" slack="1"/>
<pin id="194" dir="0" index="2" bw="257" slack="1"/>
<pin id="195" dir="1" index="3" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln43_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="257" slack="0"/>
<pin id="199" dir="1" index="1" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="257" slack="0"/>
<pin id="203" dir="0" index="1" bw="257" slack="0"/>
<pin id="204" dir="1" index="2" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="or_ln43_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="r_V_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="255" slack="0"/>
<pin id="215" dir="0" index="1" bw="256" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="0" index="3" bw="9" slack="0"/>
<pin id="218" dir="1" index="4" bw="255" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln1669_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="255" slack="0"/>
<pin id="225" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln22_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="255" slack="0"/>
<pin id="229" dir="0" index="1" bw="256" slack="1"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln22_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="9" slack="0"/>
<pin id="234" dir="0" index="1" bw="9" slack="1"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="256" slack="0"/>
<pin id="239" dir="0" index="1" bw="257" slack="1"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="0" index="3" bw="10" slack="0"/>
<pin id="242" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln1669_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="256" slack="0"/>
<pin id="248" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="257" slack="0"/>
<pin id="252" dir="0" index="1" bw="258" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="0" index="3" bw="10" slack="0"/>
<pin id="255" dir="1" index="4" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="257" slack="0"/>
<pin id="262" dir="0" index="1" bw="258" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="0" index="3" bw="10" slack="0"/>
<pin id="265" dir="1" index="4" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln43_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="257" slack="0"/>
<pin id="273" dir="0" index="2" bw="257" slack="0"/>
<pin id="274" dir="1" index="3" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_1/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln43_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="257" slack="0"/>
<pin id="280" dir="0" index="2" bw="257" slack="0"/>
<pin id="281" dir="1" index="3" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_2/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln22_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="257" slack="0"/>
<pin id="286" dir="0" index="1" bw="257" slack="2"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="m_V_load_2_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="257" slack="1"/>
<pin id="291" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_load_2/2 "/>
</bind>
</comp>

<comp id="293" class="1005" name="m_V_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="257" slack="0"/>
<pin id="295" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opset="m_V "/>
</bind>
</comp>

<comp id="301" class="1005" name="i_02_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="0"/>
<pin id="303" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_02 "/>
</bind>
</comp>

<comp id="308" class="1005" name="empty_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="256" slack="0"/>
<pin id="310" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="315" class="1005" name="add_ln186_read_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="257" slack="1"/>
<pin id="317" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="add_ln186_read "/>
</bind>
</comp>

<comp id="320" class="1005" name="b_cast_read_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="b_cast_read "/>
</bind>
</comp>

<comp id="325" class="1005" name="zext_ln1495_1_cast_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="257" slack="1"/>
<pin id="327" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1495_1_cast "/>
</bind>
</comp>

<comp id="330" class="1005" name="zext_ln1495_cast_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="258" slack="1"/>
<pin id="332" dir="1" index="1" bw="258" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1495_cast "/>
</bind>
</comp>

<comp id="338" class="1005" name="m_V_load_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="257" slack="1"/>
<pin id="340" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="m_V_load "/>
</bind>
</comp>

<comp id="343" class="1005" name="zext_ln22_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="258" slack="1"/>
<pin id="345" dir="1" index="1" bw="258" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="349" class="1005" name="trunc_ln22_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="354" class="1005" name="zext_ln43_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="258" slack="1"/>
<pin id="356" dir="1" index="1" bw="258" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43 "/>
</bind>
</comp>

<comp id="359" class="1005" name="or_ln43_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln43 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="56" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="76" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="82" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="94" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="154"><net_src comp="145" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="145" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="155" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="151" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="155" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="163" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="159" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="168" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="191" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="151" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="185" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="179" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="148" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="226"><net_src comp="213" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="139" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="12" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="249"><net_src comp="237" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="52" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="201" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="266"><net_src comp="52" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="174" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="12" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="54" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="275"><net_src comp="260" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="246" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="250" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="270" pin="3"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="277" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="296"><net_src comp="58" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="300"><net_src comp="293" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="304"><net_src comp="62" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="311"><net_src comp="66" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="318"><net_src comp="70" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="323"><net_src comp="88" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="328"><net_src comp="107" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="333"><net_src comp="111" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="341"><net_src comp="145" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="346"><net_src comp="151" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="352"><net_src comp="155" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="357"><net_src comp="197" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="362"><net_src comp="207" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="277" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_V_out | {2 }
 - Input state : 
	Port: Montgomery_Pipeline_Montgomery : a | {1 }
	Port: Montgomery_Pipeline_Montgomery : b_cast | {1 }
	Port: Montgomery_Pipeline_Montgomery : zext_ln1495 | {1 }
	Port: Montgomery_Pipeline_Montgomery : zext_ln1495_1 | {1 }
	Port: Montgomery_Pipeline_Montgomery : add_ln186 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln22 : 1
		i_5 : 1
		br_ln22 : 2
		zext_ln22 : 1
		trunc_ln22 : 1
		trunc_ln1497 : 1
		xor_ln541 : 2
		xor_ln901 : 2
		add_ln186_1 : 2
		and_ln43 : 2
		and_ln43_1 : 2
		select_ln43 : 2
		zext_ln43 : 3
		add_ln43 : 4
		or_ln43 : 2
		r_V : 1
		zext_ln1669_1 : 2
		store_ln22 : 3
		store_ln22 : 2
		write_ln0 : 1
	State 3
		zext_ln1669 : 1
		tmp_1 : 1
		tmp_2 : 1
		select_ln43_1 : 2
		select_ln43_2 : 3
		store_ln22 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           i_5_fu_139          |    0    |    14   |
|    add   |           grp_fu_174          |   580   |   132   |
|          |           grp_fu_201          |   580   |   132   |
|----------|-------------------------------|---------|---------|
|          |       select_ln43_fu_191      |    0    |   257   |
|  select  |      select_ln43_1_fu_270     |    0    |   257   |
|          |      select_ln43_2_fu_277     |    0    |   257   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln22_fu_133       |    0    |    11   |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln541_fu_163       |    0    |    2    |
|          |        xor_ln901_fu_168       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    and   |        and_ln43_fu_179        |    0    |    2    |
|          |       and_ln43_1_fu_185       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    or    |         or_ln43_fu_207        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |   add_ln186_read_read_fu_70   |    0    |    0    |
|          | zext_ln1495_1_read_read_fu_76 |    0    |    0    |
|   read   |  zext_ln1495_read_read_fu_82  |    0    |    0    |
|          |     b_cast_read_read_fu_88    |    0    |    0    |
|          |       a_read_read_fu_94       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |     write_ln0_write_fu_100    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |   zext_ln1495_1_cast_fu_107   |    0    |    0    |
|          |    zext_ln1495_cast_fu_111    |    0    |    0    |
|   zext   |        zext_ln22_fu_151       |    0    |    0    |
|          |        zext_ln43_fu_197       |    0    |    0    |
|          |      zext_ln1669_1_fu_223     |    0    |    0    |
|          |       zext_ln1669_fu_246      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln22_fu_155       |    0    |    0    |
|          |      trunc_ln1497_fu_159      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           r_V_fu_213          |    0    |    0    |
|partselect|           tmp_fu_237          |    0    |    0    |
|          |          tmp_1_fu_250         |    0    |    0    |
|          |          tmp_2_fu_260         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |   1160  |   1070  |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  add_ln186_read_reg_315  |   257  |
|    b_cast_read_reg_320   |    1   |
|       empty_reg_308      |   256  |
|       i_02_reg_301       |    9   |
|     m_V_load_reg_338     |   257  |
|        m_V_reg_293       |   257  |
|      or_ln43_reg_359     |    1   |
|    trunc_ln22_reg_349    |    1   |
|zext_ln1495_1_cast_reg_325|   257  |
| zext_ln1495_cast_reg_330 |   258  |
|     zext_ln22_reg_343    |   258  |
|     zext_ln43_reg_354    |   258  |
+--------------------------+--------+
|           Total          |  2070  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_174 |  p0  |   2  |  257 |   514  ||    9    |
| grp_fu_201 |  p0  |   2  |  257 |   514  ||    9    |
| grp_fu_201 |  p1  |   2  |  257 |   514  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1542  ||  4.764  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  1160  |  1070  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |  2070  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |  3230  |  1097  |
+-----------+--------+--------+--------+
