/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az139-674
+ date
Thu Feb  4 04:34:03 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1612413243
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------
[[55113,1],0]: A high-performance Open MPI point-to-point messaging module
was unable to find any relevant network interfaces:

Module: OpenFabrics (openib)
  Host: fv-az139-674

Another transport will be used instead, although this may result in
lower performance.

NOTE: You can disable this warning by setting the MCA parameter
btl_base_warn_component_unused to 0.
--------------------------------------------------------------------------
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.8.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.8.0
Compile date:      Feb 04 2021 (04:27:43)
Run date:          Feb 04 2021 (04:34:04+0000)
Run host:          fv-az139-674.vfua3egi3jwejkpqna0l0y0xlf.bx.internal.cloudapp.net (pid=31787)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab <---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 1.11.9, API version 0x10b06
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az139-674
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->replicate_membind               : no
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, local=7121292KB, total=7121292KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=06998b45-ab00-534a-b81c-80d2bc0e1347, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1036-azure, OSVersion="#38~18.04.1-Ubuntu SMP Wed Jan 6 18:26:30 UTC 2021", HostName=fv-az139-674, Architecture=x86_64, hwlocVersion=1.11.9, ProcessName=cactus_sim)
  Package L#0: (P#0, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8272CL CPU @ 2.60GHz", CPUStepping=7)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
  Memory has type "local" depth 0
    size 7292203008 pagesize 4096, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00147602 sec
      iterations=10000000... time=0.0145624 sec
      iterations=100000000... time=0.142871 sec
      iterations=800000000... time=1.16641 sec
      iterations=800000000... time=1.12774 sec
      result: 41.373 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00305054 sec
      iterations=10000000... time=0.0306521 sec
      iterations=100000000... time=0.308708 sec
      iterations=400000000... time=1.20514 sec
      result: 10.6211 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00168202 sec
      iterations=10000000... time=0.0167452 sec
      iterations=100000000... time=0.167422 sec
      iterations=700000000... time=1.17174 sec
      result: 9.55846 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.398303 sec
      iterations=3... time=1.19491 sec
      result: 2.69579 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000134302 sec
      iterations=10000... time=0.00133742 sec
      iterations=100000... time=0.0134039 sec
      iterations=1000000... time=0.134019 sec
      iterations=8000000... time=1.07139 sec
      result: 1.33923 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000509407 sec
      iterations=10000... time=0.00506667 sec
      iterations=100000... time=0.0506469 sec
      iterations=1000000... time=0.506313 sec
      iterations=2000000... time=1.01259 sec
      result: 5.06295 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=0.00678489 sec
      iterations=10000... time=0.0699158 sec
      iterations=100000... time=0.558288 sec
      iterations=200000... time=1.30071 sec
      result: 65.0353 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.00970374 sec
      iterations=10000... time=0.0960354 sec
      iterations=100000... time=0.971208 sec
      iterations=200000... time=1.94863 sec
      result: 97.4317 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.2e-06 sec
      iterations=100... time=3.02e-05 sec
      iterations=1000... time=0.000299504 sec
      iterations=10000... time=0.00300864 sec
      iterations=100000... time=0.0300356 sec
      iterations=1000000... time=0.299828 sec
      iterations=4000000... time=1.19943 sec
      result: 81.9586 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=1.79e-05 sec
      iterations=10... time=0.000156302 sec
      iterations=100... time=0.00155882 sec
      iterations=1000... time=0.0155718 sec
      iterations=10000... time=0.15565 sec
      iterations=70000... time=1.0896 sec
      result: 50.5235 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00155902 sec
      iterations=10... time=0.0141209 sec
      iterations=100... time=0.13532 sec
      iterations=800... time=1.0792 sec
      result: 20.8414 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0853773 sec
      iterations=10... time=0.853523 sec
      iterations=20... time=1.70639 sec
      result: 12.585 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.2e-06 sec
      iterations=10000... time=2.7101e-05 sec
      iterations=100000... time=0.000267704 sec
      iterations=1000000... time=0.00267364 sec
      iterations=10000000... time=0.0268135 sec
      iterations=100000000... time=0.267715 sec
      iterations=400000000... time=1.07192 sec
      result: 0.334974 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.2501e-05 sec
      iterations=10000... time=0.000144902 sec
      iterations=100000... time=0.00140432 sec
      iterations=1000000... time=0.0140951 sec
      iterations=10000000... time=0.141038 sec
      iterations=80000000... time=1.12737 sec
      result: 1.76152 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=6.7201e-05 sec
      iterations=10000... time=0.000241204 sec
      iterations=100000... time=0.00233743 sec
      iterations=1000000... time=0.026925 sec
      iterations=10000000... time=0.230967 sec
      iterations=50000000... time=1.08299 sec
      result: 2.70746 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000178102 sec
      iterations=10000... time=0.00149302 sec
      iterations=100000... time=0.0147512 sec
      iterations=1000000... time=0.151082 sec
      iterations=7000000... time=1.05984 sec
      result: 18.9257 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=2.101e-06 sec
      iterations=100... time=1.55e-05 sec
      iterations=1000... time=0.000151002 sec
      iterations=10000... time=0.00150332 sec
      iterations=100000... time=0.0150911 sec
      iterations=1000000... time=0.150374 sec
      iterations=7000000... time=1.05241 sec
      result: 163.464 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=3e-05 sec
      iterations=10... time=0.000301004 sec
      iterations=100... time=0.00301194 sec
      iterations=1000... time=0.0299494 sec
      iterations=10000... time=0.284041 sec
      iterations=40000... time=0.946553 sec
      iterations=80000... time=1.38288 sec
      result: 45.4952 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00345995 sec
      iterations=10... time=0.0241928 sec
      iterations=100... time=0.200341 sec
      iterations=500... time=0.923546 sec
      iterations=1000... time=1.87089 sec
      result: 15.0276 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.149892 sec
      iterations=7... time=1.04926 sec
      result: 7.16334 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.153076 sec
      iterations=7... time=1.07233 sec
      result: 7.00921 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.54e-05 sec
      iterations=10... time=0.000226803 sec
      iterations=100... time=0.00231123 sec
      iterations=1000... time=0.0231419 sec
      iterations=10000... time=0.230975 sec
      iterations=50000... time=1.15253 sec
      result: 0.0749654 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000194203 sec
      iterations=10... time=0.00179652 sec
      iterations=100... time=0.0178625 sec
      iterations=1000... time=0.178973 sec
      iterations=6000... time=1.07386 sec
      result: 0.283014 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00398976 sec
      iterations=10... time=0.0382883 sec
      iterations=100... time=0.389193 sec
      iterations=300... time=1.16703 sec
      result: 0.455403 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.164266 sec
      iterations=7... time=1.14065 sec
      result: 0.410699 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00156057 sec
      iterations=10000000... time=0.0151246 sec
      iterations=100000000... time=0.146425 sec
      iterations=800000000... time=1.17137 sec
      iterations=800000000... time=1.13007 sec
      result: 38.74 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00298914 sec
      iterations=10000000... time=0.0299968 sec
      iterations=100000000... time=0.29218 sec
      iterations=400000000... time=1.18484 sec
      result: 10.8032 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00169057 sec
      iterations=10000000... time=0.0167287 sec
      iterations=100000000... time=0.167536 sec
      iterations=700000000... time=1.17697 sec
      result: 9.51596 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.202598 sec
      iterations=5... time=1.01277 sec
      result: 5.30102 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000144952 sec
      iterations=10000... time=0.00143997 sec
      iterations=100000... time=0.0134213 sec
      iterations=1000000... time=0.134215 sec
      iterations=8000000... time=1.07253 sec
      result: 1.34066 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000531907 sec
      iterations=10000... time=0.00522997 sec
      iterations=100000... time=0.0515149 sec
      iterations=1000000... time=0.521543 sec
      iterations=2000000... time=1.03251 sec
      result: 5.16255 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=0.0071737 sec
      iterations=10000... time=0.0765658 sec
      iterations=100000... time=0.586617 sec
      iterations=200000... time=1.14254 sec
      result: 57.1268 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0100078 sec
      iterations=10000... time=0.0941635 sec
      iterations=100000... time=0.980406 sec
      iterations=200000... time=1.95953 sec
      result: 97.9765 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.15e-06 sec
      iterations=100... time=3.0101e-05 sec
      iterations=1000... time=0.000299904 sec
      iterations=10000... time=0.00301139 sec
      iterations=100000... time=0.0300471 sec
      iterations=1000000... time=0.300302 sec
      iterations=4000000... time=1.20211 sec
      result: 81.7764 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=1.63e-05 sec
      iterations=10... time=0.000169553 sec
      iterations=100... time=0.00155317 sec
      iterations=1000... time=0.0155539 sec
      iterations=10000... time=0.155429 sec
      iterations=70000... time=1.08831 sec
      result: 50.5832 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00211568 sec
      iterations=10... time=0.0143116 sec
      iterations=100... time=0.12492 sec
      iterations=900... time=1.10911 sec
      result: 22.8143 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0826386 sec
      iterations=10... time=0.83537 sec
      iterations=20... time=1.68379 sec
      result: 12.7539 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.6e-06 sec
      iterations=10000... time=2.71e-05 sec
      iterations=100000... time=0.000267953 sec
      iterations=1000000... time=0.00269534 sec
      iterations=10000000... time=0.0268459 sec
      iterations=100000000... time=0.268307 sec
      iterations=400000000... time=1.07378 sec
      result: 0.335556 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.235e-05 sec
      iterations=10000... time=0.000146602 sec
      iterations=100000... time=0.00141632 sec
      iterations=1000000... time=0.0141427 sec
      iterations=10000000... time=0.141218 sec
      iterations=80000000... time=1.13557 sec
      result: 1.77433 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=7.3601e-05 sec
      iterations=10000... time=0.00076886 sec
      iterations=100000... time=0.00687324 sec
      iterations=1000000... time=0.0707173 sec
      iterations=10000000... time=0.720296 sec
      iterations=20000000... time=1.42527 sec
      result: 8.90796 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000209903 sec
      iterations=10000... time=0.00182857 sec
      iterations=100000... time=0.0177745 sec
      iterations=1000000... time=0.180762 sec
      iterations=6000000... time=1.03458 sec
      result: 21.5538 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8.5e-07 sec
      iterations=10... time=2.3e-06 sec
      iterations=100... time=1.5751e-05 sec
      iterations=1000... time=0.000151002 sec
      iterations=10000... time=0.00150442 sec
      iterations=100000... time=0.0150534 sec
      iterations=1000000... time=0.150874 sec
      iterations=7000000... time=1.05637 sec
      result: 162.852 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.995e-05 sec
      iterations=10... time=0.000302154 sec
      iterations=100... time=0.00302089 sec
      iterations=1000... time=0.0290989 sec
      iterations=10000... time=0.230882 sec
      iterations=50000... time=0.976355 sec
      iterations=100000... time=1.6923 sec
      result: 46.4713 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.0034366 sec
      iterations=10... time=0.0272325 sec
      iterations=100... time=0.262327 sec
      iterations=400... time=1.0953 sec
      result: 10.2675 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.148454 sec
      iterations=7... time=1.03722 sec
      result: 7.2465 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.152174 sec
      iterations=7... time=1.06486 sec
      result: 7.05838 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=5.7e-06 sec
      iterations=10... time=3.03505e-05 sec
      iterations=100... time=0.000278954 sec
      iterations=1000... time=0.00278619 sec
      iterations=10000... time=0.0278897 sec
      iterations=100000... time=0.279024 sec
      iterations=400000... time=1.11793 sec
      result: 0.260839 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=3.14005e-05 sec
      iterations=10... time=0.000281503 sec
      iterations=100... time=0.00275879 sec
      iterations=1000... time=0.0275665 sec
      iterations=10000... time=0.275325 sec
      iterations=40000... time=1.10319 sec
      result: 0.884307 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00110881 sec
      iterations=10... time=0.00955253 sec
      iterations=100... time=0.0964312 sec
      iterations=1000... time=0.95253 sec
      iterations=2000... time=1.90413 sec
      result: 1.86076 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.0410073 sec
      iterations=10... time=0.412315 sec
      iterations=30... time=1.23457 sec
      result: 1.62624 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Feb  4 04:35:59 UTC 2021
+ echo Done.
Done.
  Elapsed time: 116.2 s
