** Name: SimpleTwoStageOpAmp_SimpleOpAmp3_4

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp3_4 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 inputVoltageBiasXXnXX1 inputVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=4e-6 W=13e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX0 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=6e-6 W=32e-6
mDiodeTransistorNmos3 FirstStageYinnerSourceLoad1 FirstStageYinnerSourceLoad1 sourceNmos sourceNmos nmos4 L=6e-6 W=47e-6
mDiodeTransistorPmos4 ibias ibias sourcePmos sourcePmos pmos4 L=4e-6 W=51e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX1 outVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=37e-6
mNormalTransistorNmos6 out inputVoltageBiasXXnXX1 SecondStageYinnerTransconductance SecondStageYinnerTransconductance nmos4 L=4e-6 W=145e-6
mNormalTransistorNmos7 outFirstStage inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 nmos4 L=4e-6 W=29e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX1 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=6e-6 W=466e-6
mNormalTransistorNmos9 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourceNmos sourceNmos nmos4 L=6e-6 W=47e-6
mNormalTransistorNmos10 SecondStageYinnerTransconductance outFirstStage sourceNmos sourceNmos nmos4 L=2e-6 W=108e-6
mNormalTransistorPmos11 inputVoltageBiasXXnXX1 ibias sourcePmos sourcePmos pmos4 L=4e-6 W=154e-6
mNormalTransistorPmos12 out outVoltageBiasXXpXX1 SecondStageYinnerStageBias SecondStageYinnerStageBias pmos4 L=1e-6 W=207e-6
mNormalTransistorPmos13 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=5e-6 W=10e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX0 ibias sourcePmos sourcePmos pmos4 L=4e-6 W=130e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=5e-6 W=10e-6
mNormalTransistorPmos16 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=4e-6 W=176e-6
mNormalTransistorPmos17 SecondStageYinnerStageBias ibias sourcePmos sourcePmos pmos4 L=4e-6 W=521e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp3_4

** Expected Performance Values: 
** Gain: 140 dB
** Power consumption: 2.95201 mW
** Area: 8988 (mu_m)^2
** Transit frequency: 3.44201 MHz
** Transit frequency with error factor: 3.43562 MHz
** Slew rate: 8.37741 V/mu_s
** Phase margin: 70.4739Â°
** CMRR: 92 dB
** negPSRR: 93 dB
** posPSRR: 113 dB
** VoutMax: 4.62001 V
** VoutMin: 0.330001 V
** VcmMax: 3.53001 V
** VcmMin: 0.170001 V


** Expected Currents: 
** NormalTransistorNmos: 375.676 muA
** NormalTransistorPmos: -25.8699 muA
** NormalTransistorPmos: -30.2059 muA
** DiodeTransistorNmos: 17.5121 muA
** NormalTransistorNmos: 17.5121 muA
** NormalTransistorNmos: 17.5121 muA
** NormalTransistorPmos: -35.0249 muA
** NormalTransistorPmos: -17.5129 muA
** NormalTransistorPmos: -17.5129 muA
** NormalTransistorNmos: 103.681 muA
** NormalTransistorNmos: 103.68 muA
** NormalTransistorPmos: -103.68 muA
** NormalTransistorPmos: -103.681 muA
** DiodeTransistorNmos: 25.8691 muA
** DiodeTransistorNmos: 30.2051 muA
** DiodeTransistorPmos: -375.675 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.22601  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXnXX1: 0.738001  V
** out: 2.5  V
** outFirstStage: 0.555001  V
** outVoltageBiasXXnXX0: 0.644001  V
** outVoltageBiasXXpXX1: 3.68601  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 0.567001  V
** innerTransistorStack2Load1: 0.164001  V
** sourceTransconductance: 3.76101  V
** innerStageBias: 4.41701  V
** innerTransconductance: 0.150001  V


.END