// Seed: 248471251
module module_0 (
    id_1
);
  output wire id_1;
  logic id_2 = id_2;
  wire  id_3;
  assign id_1 = id_2;
  logic [-1 'b0 : 1] id_4;
  logic id_5 = id_2, id_6;
  assign id_2 = 1 + id_6 ? 1 : 1'h0;
  parameter id_7 = -1;
  logic id_8;
  ;
  assign module_1.id_7 = 0;
  assign id_6 = -1;
endmodule
module module_1 #(
    parameter id_7 = 32'd80,
    parameter id_8 = 32'd71
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    id_9[1'b0 : id_8==id_7]
);
  output logic [7:0] id_9;
  input wire _id_8;
  input wire _id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 (id_6);
  logic id_10;
  ;
  wire id_11;
endmodule
