$date
	Sun Oct 23 06:02:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#881548
b11000 !
1"
#881550
b11000 &
b11000 %
1$
#881551
0"
#881554
b1100 &
b1100 %
#881558
b110 &
b110 %
#881562
b11 &
b11 %
#881566
b1010 &
b1010 %
#881570
b101 &
b101 %
#881574
b10000 &
b10000 %
#881578
b1000 &
b1000 %
#881582
b100 &
b100 %
#881586
b10 &
b10 %
#881590
b1 &
1#
b1 %
#881594
b0 &
b0 %
0#
0$
#1868757
b1110 !
1"
#1868758
b1110 &
b1110 %
1$
#1868759
0"
#1868762
b111 &
b111 %
#1868766
b10110 &
b10110 %
#1868770
b1011 &
b1011 %
#1868774
b100010 &
b100010 %
#1868778
b10001 &
b10001 %
#1868782
b110100 &
b110100 %
#1868786
b11010 &
b11010 %
#1868790
b1101 &
b1101 %
#1868794
b101000 &
b101000 %
#1868798
b10100 &
b10100 %
#1868802
b1010 &
b1010 %
#1868806
b101 &
b101 %
#1868810
b10000 &
b10000 %
#1868814
b1000 &
b1000 %
#1868818
b100 &
b100 %
#1868822
b10 &
b10 %
#1868826
b1 &
b1 %
1#
#1868830
b0 &
0#
b0 %
0$
#2875891
b110 !
1"
#2875894
b110 &
b110 %
1$
#2875895
0"
#2875898
b11 &
b11 %
#2875902
b1010 &
b1010 %
#2875906
b101 &
b101 %
#2875910
b10000 &
b10000 %
#2875914
b1000 &
b1000 %
#2875918
b100 &
b100 %
#2875922
b10 &
b10 %
#2875926
b1 &
1#
b1 %
#2875930
b0 &
b0 %
0#
0$
#4500012
