

================================================================
== Vitis HLS Report for 'sort_radix_Pipeline_last_1'
================================================================
* Date:           Sun May 18 06:01:03 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.083 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- last_1  |     2048|     2048|        16|         16|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      815|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      368|    -|
|Register             |        -|     -|     1072|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1072|     1183|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_238_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln37_10_fu_464_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln37_11_fu_468_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln37_12_fu_472_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln37_13_fu_476_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln37_14_fu_480_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln37_15_fu_485_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln37_1_fu_427_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln37_2_fu_432_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln37_3_fu_436_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln37_4_fu_440_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln37_5_fu_444_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln37_6_fu_448_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln37_7_fu_452_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln37_8_fu_456_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln37_9_fu_460_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln37_fu_422_p2     |         +|   0|  0|  39|          32|          32|
    |icmp_ln34_fu_232_p2    |      icmp|   0|  0|  11|           8|           9|
    |or_ln37_10_fu_372_p2   |        or|   0|  0|  11|          11|           4|
    |or_ln37_11_fu_382_p2   |        or|   0|  0|  11|          11|           4|
    |or_ln37_12_fu_392_p2   |        or|   0|  0|  11|          11|           4|
    |or_ln37_13_fu_402_p2   |        or|   0|  0|  11|          11|           4|
    |or_ln37_14_fu_412_p2   |        or|   0|  0|  11|          11|           4|
    |or_ln37_1_fu_282_p2    |        or|   0|  0|  11|          11|           2|
    |or_ln37_2_fu_292_p2    |        or|   0|  0|  11|          11|           2|
    |or_ln37_3_fu_302_p2    |        or|   0|  0|  11|          11|           3|
    |or_ln37_4_fu_312_p2    |        or|   0|  0|  11|          11|           3|
    |or_ln37_5_fu_322_p2    |        or|   0|  0|  11|          11|           3|
    |or_ln37_6_fu_332_p2    |        or|   0|  0|  11|          11|           3|
    |or_ln37_7_fu_342_p2    |        or|   0|  0|  11|          11|           4|
    |or_ln37_8_fu_352_p2    |        or|   0|  0|  11|          11|           4|
    |or_ln37_9_fu_362_p2    |        or|   0|  0|  11|          11|           4|
    |or_ln37_fu_266_p2      |        or|   0|  0|  11|          11|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 815|         693|         571|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  81|         17|    1|         17|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_radixID  |   9|          2|    8|         16|
    |bucket_address0           |  81|         17|   11|        187|
    |bucket_address1           |  81|         17|   11|        187|
    |bucket_d0                 |  49|          9|   32|        288|
    |bucket_d1                 |  49|          9|   32|        288|
    |radixID_2_fu_70           |   9|          2|    8|         16|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 368|         75|  104|       1001|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln37_10_reg_733     |  32|   0|   32|          0|
    |add_ln37_11_reg_738     |  32|   0|   32|          0|
    |add_ln37_12_reg_743     |  32|   0|   32|          0|
    |add_ln37_13_reg_748     |  32|   0|   32|          0|
    |add_ln37_14_reg_753     |  32|   0|   32|          0|
    |add_ln37_15_reg_758     |  32|   0|   32|          0|
    |add_ln37_2_reg_693      |  32|   0|   32|          0|
    |add_ln37_3_reg_698      |  32|   0|   32|          0|
    |add_ln37_4_reg_703      |  32|   0|   32|          0|
    |add_ln37_5_reg_708      |  32|   0|   32|          0|
    |add_ln37_6_reg_713      |  32|   0|   32|          0|
    |add_ln37_7_reg_718      |  32|   0|   32|          0|
    |add_ln37_8_reg_723      |  32|   0|   32|          0|
    |add_ln37_9_reg_728      |  32|   0|   32|          0|
    |ap_CS_fsm               |  16|   0|   16|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |bucket_addr_16_reg_528  |   7|   0|   11|          4|
    |bucket_addr_17_reg_563  |   7|   0|   11|          4|
    |bucket_addr_18_reg_568  |   7|   0|   11|          4|
    |bucket_addr_19_reg_583  |   7|   0|   11|          4|
    |bucket_addr_20_reg_588  |   7|   0|   11|          4|
    |bucket_addr_21_reg_603  |   7|   0|   11|          4|
    |bucket_addr_22_reg_608  |   7|   0|   11|          4|
    |bucket_addr_23_reg_623  |   7|   0|   11|          4|
    |bucket_addr_24_reg_628  |   7|   0|   11|          4|
    |bucket_addr_25_reg_643  |   7|   0|   11|          4|
    |bucket_addr_26_reg_648  |   7|   0|   11|          4|
    |bucket_addr_27_reg_663  |   7|   0|   11|          4|
    |bucket_addr_28_reg_668  |   7|   0|   11|          4|
    |bucket_addr_29_reg_683  |   7|   0|   11|          4|
    |bucket_addr_30_reg_688  |   7|   0|   11|          4|
    |bucket_addr_reg_523     |   7|   0|   11|          4|
    |bucket_load_16_reg_558  |  32|   0|   32|          0|
    |bucket_load_17_reg_573  |  32|   0|   32|          0|
    |bucket_load_18_reg_578  |  32|   0|   32|          0|
    |bucket_load_19_reg_593  |  32|   0|   32|          0|
    |bucket_load_20_reg_598  |  32|   0|   32|          0|
    |bucket_load_21_reg_613  |  32|   0|   32|          0|
    |bucket_load_22_reg_618  |  32|   0|   32|          0|
    |bucket_load_23_reg_633  |  32|   0|   32|          0|
    |bucket_load_24_reg_638  |  32|   0|   32|          0|
    |bucket_load_25_reg_653  |  32|   0|   32|          0|
    |bucket_load_26_reg_658  |  32|   0|   32|          0|
    |bucket_load_27_reg_673  |  32|   0|   32|          0|
    |bucket_load_28_reg_678  |  32|   0|   32|          0|
    |bucket_load_reg_553     |  32|   0|   32|          0|
    |radixID_2_fu_70         |   8|   0|    8|          0|
    |shl_ln2_reg_505         |   7|   0|   11|          4|
    |sum_load_reg_533        |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |1072|   0| 1140|         68|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------+-----+-----+------------+----------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  sort_radix_Pipeline_last_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  sort_radix_Pipeline_last_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  sort_radix_Pipeline_last_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  sort_radix_Pipeline_last_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  sort_radix_Pipeline_last_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  sort_radix_Pipeline_last_1|  return value|
|sum_address0     |  out|    7|   ap_memory|                         sum|         array|
|sum_ce0          |  out|    1|   ap_memory|                         sum|         array|
|sum_q0           |   in|   32|   ap_memory|                         sum|         array|
|bucket_address0  |  out|   11|   ap_memory|                      bucket|         array|
|bucket_ce0       |  out|    1|   ap_memory|                      bucket|         array|
|bucket_we0       |  out|    1|   ap_memory|                      bucket|         array|
|bucket_d0        |  out|   32|   ap_memory|                      bucket|         array|
|bucket_q0        |   in|   32|   ap_memory|                      bucket|         array|
|bucket_address1  |  out|   11|   ap_memory|                      bucket|         array|
|bucket_ce1       |  out|    1|   ap_memory|                      bucket|         array|
|bucket_we1       |  out|    1|   ap_memory|                      bucket|         array|
|bucket_d1        |  out|   32|   ap_memory|                      bucket|         array|
|bucket_q1        |   in|   32|   ap_memory|                      bucket|         array|
+-----------------+-----+-----+------------+----------------------------+--------------+

