{"vcs1":{"timestamp_begin":1683059270.475373478, "rt":0.53, "ut":0.25, "st":0.12}}
{"vcselab":{"timestamp_begin":1683059271.080567617, "rt":0.40, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1683059271.543111365, "rt":0.23, "ut":0.07, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683059270.138203236}
{"VCS_COMP_START_TIME": 1683059270.138203236}
{"VCS_COMP_END_TIME": 1683059271.851809100}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341132}}
{"stitch_vcselab": {"peak_mem": 238968}}
