\t (00:00:09) allegro 24.1 P001 (4234998) [9/4/2024] Windows SPB 64-bit Edition
\t (00:00:09)     Journal start - Tue Dec 31 11:40:45 2024
\t (00:00:09)         Host=DESKTOP-D851ENJ User=Prometheus Pid=10884 CPUs=12
\t (00:00:09) CmdLine= C:\Cadence\SPB_24.1\tools\bin\allegro.exe
\t (00:00:09) 
\t (00:00:10) Loading axlcore.cxt 
\t (00:00:11) Opening existing design...
\d (00:00:11) Design opened: D:/Projects/HardwareDesign/ST-Link v3/allegro/ST-LINKV3_open.brd
\i (00:00:11) trapsize 2048
\i (00:00:12) trapsize 2194
\i (00:00:12) trapsize 2240
\i (00:00:12) trapsize 3371
\i (00:00:12) trapsize 3371
\t (00:00:12) > Sending response DoneOpenBoard
\t (00:00:12) Loading NV GPU Plugin
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged 3 "|" "Constraints  (1/6)"
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged "Constraints  (1/6)" 0 "|" +
\i (00:00:12) QtSignal Modes
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged "Database Preparation  (0/9)" +
\i (00:00:12) QtSignal "Board Outline  (0/6)" 0 "|" "Create  (1/2)"
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged "Database Preparation  (0/9)" +
\i (00:00:12) QtSignal 0 "|" "Board Outline  (1/6)"
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged 1 "|" "Database Preparation  (1/9)"
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged "Database Preparation  (1/9)" +
\i (00:00:12) QtSignal "Board Outline  (1/6)" "Create  (1/2)" 0 "|" Manual
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged "Interconnect  (0/8)" 0 +
\i (00:00:12) QtSignal "|" "Shapes  (1/4)"
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged 4 "|" "Interconnect  (1/8)"
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged "Interconnect  (1/8)" "Shapes  (1/4)" +
\i (00:00:12) QtSignal 0 "|" Polygon
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged 6 "|" "Manufacturing Deliverables  (1/6)"
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged "Manufacturing Deliverables  (1/6)" +
\i (00:00:12) QtSignal 0 "|" "IPC-2581"
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged 5 "|" "Manufacturing Preparation  (1/5)"
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged "Manufacturing Preparation  (1/5)" +
\i (00:00:12) QtSignal 0 "|" Testprep
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged 2 "|" "Placement  (1/4)"
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged "Placement  (1/4)" 0 "|" +
\i (00:00:12) QtSignal Manual
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged 0 "|" "Setup  (1/3)"
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged "Setup  (1/3)" 0 "|" "Design Parameters"
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged 0 "|" "Setup  (2/3)"
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged "Setup  (2/3)" 1 "|" Grids
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged 7 "|" "Utilities  (1/8)"
\i (00:00:12) QtSignal CWorkFlowWidget CWorkFlowWidget_tree dataChanged "Utilities  (1/8)" 0 "|" +
\i (00:00:12) QtSignal "Display Status"
\i (00:00:12) trapsize 987
\i (00:00:17) placementedit 
\i (00:00:19) exit 
\t (00:00:19) Lic Summary:
[11:40:55.127000] Cdslmd servers: DESKTOP-D851ENJ
[11:40:55.127004] Feature usage summary:
[11:40:55.127004] Allegro_X_Platinum_Layout
[11:40:55.127004] Allegro_PCB_Productivity_TB
[11:40:55.127004] Allegro_PCB_RF
[11:40:55.127004] Allegro_PCB_Harmony_Option
[11:40:55.127004] Allegro_Venture_PCB_Designer
[11:40:55.127004] PCB_design_studio
[11:40:55.127004] Venture_PCB_Schematic
[11:40:55.127004] Allegro_Venture_PCB_Designer2

\t (00:00:19)     Journal end - Tue Dec 31 11:40:55 2024
