Core: MebX_Qsys_Project_m0_ddr3_memory_p0 - Instance: SOPC_INST|m0_ddr3_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.255,0.224
"Bus Turnaround Time (Slow 900mV 85C Model)",2.616,--
"Core (Slow 900mV 85C Model)",0.132,0.228
"Core Recovery/Removal (Slow 900mV 85C Model)",-0.43,0.361
"Read Capture (Slow 900mV 85C Model)",0.114,0.074
"Read Resync (Slow 900mV 85C Model)",0.572,1.992
"Write (Slow 900mV 85C Model)",-0.022,-0.022
"Write Leveling tDQSS (Slow 900mV 85C Model)",-0.072,-0.072
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",-0.066,-0.066
"Address Command (Slow 900mV 0C Model)",0.261,0.259
"Bus Turnaround Time (Slow 900mV 0C Model)",2.643,--
"Core (Slow 900mV 0C Model)",0.274,0.236
"Core Recovery/Removal (Slow 900mV 0C Model)",-0.352,0.43
"Read Capture (Slow 900mV 0C Model)",0.115,0.075
"Read Resync (Slow 900mV 0C Model)",0.727,2.024
"Write (Slow 900mV 0C Model)",0.012,0.012
"Write Leveling tDQSS (Slow 900mV 0C Model)",-0.072,-0.072
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",-0.066,-0.066
"Address Command (Fast 900mV 0C Model)",0.34,0.316
"Bus Turnaround Time (Fast 900mV 0C Model)",2.699,--
"Core (Fast 900mV 0C Model)",0.222,0.112
"Core Recovery/Removal (Fast 900mV 0C Model)",0.234,0.249
"Read Capture (Fast 900mV 0C Model)",0.147,0.107
"Read Resync (Fast 900mV 0C Model)",1.395,2.405
"Write (Fast 900mV 0C Model)",-0.002,-0.002
"Write Leveling tDQSS (Fast 900mV 0C Model)",-0.072,-0.072
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",-0.066,-0.066
