{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554590416723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554590416725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 06 19:40:16 2019 " "Processing started: Sat Apr 06 19:40:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554590416725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554590416725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off inversor4bits -c inversor4bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off inversor4bits -c inversor4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554590416726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554590418489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/casa/documents/dca circuitodigi/inversor/db/inversor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/casa/documents/dca circuitodigi/inversor/db/inversor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor-cktin " "Found design unit 1: inversor-cktin" {  } { { "../Inversor/db/inversor.vhd" "" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/Inversor/db/inversor.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554590420745 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor " "Found entity 1: inversor" {  } { { "../Inversor/db/inversor.vhd" "" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/Inversor/db/inversor.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554590420745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554590420745 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting \"end\", or \"begin\", or a declaration statement inversor4bits.vhd(5) " "VHDL syntax error at inversor4bits.vhd(5) near text \"architecture\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "inversor4bits.vhd" "" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/inversor4bits/inversor4bits.vhd" 5 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1554590420805 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "inversor4bits inversor4bits.vhd(15) " "VHDL syntax error at inversor4bits.vhd(15): name used in construct must match previously specified name \"inversor4bits\"" {  } { { "inversor4bits.vhd" "" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/inversor4bits/inversor4bits.vhd" 15 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554590420807 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "inversor4bits inversor4bits.vhd(1) " "Ignored construct inversor4bits at inversor4bits.vhd(1) due to previous errors" {  } { { "inversor4bits.vhd" "" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/inversor4bits/inversor4bits.vhd" 1 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1554590420831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor4bits.vhd 0 0 " "Found 0 design units, including 0 entities, in source file inversor4bits.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554590420833 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554590421244 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 06 19:40:21 2019 " "Processing ended: Sat Apr 06 19:40:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554590421244 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554590421244 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554590421244 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554590421244 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554590422016 ""}
