\hypertarget{structPORT__Type}{}\section{P\+O\+R\+T\+\_\+\+Type Struct Reference}
\label{structPORT__Type}\index{P\+O\+R\+T\+\_\+\+Type@{P\+O\+R\+T\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structPORT__Type_ab03f2583d716b3619bfddb05060a0d72}{P\+CR} \mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structPORT__Type_ab4eae4ee06e554db6797dbbcf67f9655}{G\+P\+C\+LR}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structPORT__Type_adb92b388adf5799a5a59817ae6cbf7d1}{G\+P\+C\+HR}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}24\mbox{]}\hypertarget{structPORT__Type_ae0b23fc576160e68eef755da60ad2467}{}\label{structPORT__Type_ae0b23fc576160e68eef755da60ad2467}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structPORT__Type_a20069f4ac88fc12066ba90eea8fcbb58}{I\+S\+FR}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}28\mbox{]}\hypertarget{structPORT__Type_a721a0f49b9c9e67f336a174837e7c066}{}\label{structPORT__Type_a721a0f49b9c9e67f336a174837e7c066}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structPORT__Type_a5fd39916c06d54202f0dc1a50b5e1041}{D\+F\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structPORT__Type_a8d4e0a725169fa8fe22fe55a3d3311a0}{D\+F\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structPORT__Type_af58c3f35d9f1036282d4e4edabfb77c2}{D\+F\+WR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+O\+RT -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{P\+O\+R\+T\+\_\+\+Type@{P\+O\+R\+T\+\_\+\+Type}!D\+F\+CR@{D\+F\+CR}}
\index{D\+F\+CR@{D\+F\+CR}!P\+O\+R\+T\+\_\+\+Type@{P\+O\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+F\+CR}{DFCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+O\+R\+T\+\_\+\+Type\+::\+D\+F\+CR}\hypertarget{structPORT__Type_a8d4e0a725169fa8fe22fe55a3d3311a0}{}\label{structPORT__Type_a8d4e0a725169fa8fe22fe55a3d3311a0}
Digital Filter Clock Register, offset\+: 0x\+C4 \index{P\+O\+R\+T\+\_\+\+Type@{P\+O\+R\+T\+\_\+\+Type}!D\+F\+ER@{D\+F\+ER}}
\index{D\+F\+ER@{D\+F\+ER}!P\+O\+R\+T\+\_\+\+Type@{P\+O\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+F\+ER}{DFER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+O\+R\+T\+\_\+\+Type\+::\+D\+F\+ER}\hypertarget{structPORT__Type_a5fd39916c06d54202f0dc1a50b5e1041}{}\label{structPORT__Type_a5fd39916c06d54202f0dc1a50b5e1041}
Digital Filter Enable Register, offset\+: 0x\+C0 \index{P\+O\+R\+T\+\_\+\+Type@{P\+O\+R\+T\+\_\+\+Type}!D\+F\+WR@{D\+F\+WR}}
\index{D\+F\+WR@{D\+F\+WR}!P\+O\+R\+T\+\_\+\+Type@{P\+O\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+F\+WR}{DFWR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+O\+R\+T\+\_\+\+Type\+::\+D\+F\+WR}\hypertarget{structPORT__Type_af58c3f35d9f1036282d4e4edabfb77c2}{}\label{structPORT__Type_af58c3f35d9f1036282d4e4edabfb77c2}
Digital Filter Width Register, offset\+: 0x\+C8 \index{P\+O\+R\+T\+\_\+\+Type@{P\+O\+R\+T\+\_\+\+Type}!G\+P\+C\+HR@{G\+P\+C\+HR}}
\index{G\+P\+C\+HR@{G\+P\+C\+HR}!P\+O\+R\+T\+\_\+\+Type@{P\+O\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{G\+P\+C\+HR}{GPCHR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t P\+O\+R\+T\+\_\+\+Type\+::\+G\+P\+C\+HR}\hypertarget{structPORT__Type_adb92b388adf5799a5a59817ae6cbf7d1}{}\label{structPORT__Type_adb92b388adf5799a5a59817ae6cbf7d1}
Global Pin Control High Register, offset\+: 0x84 \index{P\+O\+R\+T\+\_\+\+Type@{P\+O\+R\+T\+\_\+\+Type}!G\+P\+C\+LR@{G\+P\+C\+LR}}
\index{G\+P\+C\+LR@{G\+P\+C\+LR}!P\+O\+R\+T\+\_\+\+Type@{P\+O\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{G\+P\+C\+LR}{GPCLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t P\+O\+R\+T\+\_\+\+Type\+::\+G\+P\+C\+LR}\hypertarget{structPORT__Type_ab4eae4ee06e554db6797dbbcf67f9655}{}\label{structPORT__Type_ab4eae4ee06e554db6797dbbcf67f9655}
Global Pin Control Low Register, offset\+: 0x80 \index{P\+O\+R\+T\+\_\+\+Type@{P\+O\+R\+T\+\_\+\+Type}!I\+S\+FR@{I\+S\+FR}}
\index{I\+S\+FR@{I\+S\+FR}!P\+O\+R\+T\+\_\+\+Type@{P\+O\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+S\+FR}{ISFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+O\+R\+T\+\_\+\+Type\+::\+I\+S\+FR}\hypertarget{structPORT__Type_a20069f4ac88fc12066ba90eea8fcbb58}{}\label{structPORT__Type_a20069f4ac88fc12066ba90eea8fcbb58}
Interrupt Status Flag Register, offset\+: 0x\+A0 \index{P\+O\+R\+T\+\_\+\+Type@{P\+O\+R\+T\+\_\+\+Type}!P\+CR@{P\+CR}}
\index{P\+CR@{P\+CR}!P\+O\+R\+T\+\_\+\+Type@{P\+O\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+CR}{PCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+O\+R\+T\+\_\+\+Type\+::\+P\+CR}\hypertarget{structPORT__Type_ab03f2583d716b3619bfddb05060a0d72}{}\label{structPORT__Type_ab03f2583d716b3619bfddb05060a0d72}
Pin Control Register n, array offset\+: 0x0, array step\+: 0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
