xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../Xilinx/Vivado/2017.3/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_0,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
inst_mem.v,verilog,xil_defaultlib,../../../../lab_4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
