gate and
inputs i0 i1
outputs o
1 1 1
end

network
inputs i
outputs o
gate 0and1 and
gate 0and2 and
0and1.i0->i
0and1.i0->i
end