// Seed: 3231484112
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    output supply0 id_3
);
  id_5 :
  assert property (@(posedge id_5) id_2 - id_2 | id_1 | id_5)
  else;
  module_2 modCall_1 (id_0);
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  tri0  id_2,
    output tri1  id_3
);
  wire id_5, id_6, id_7, id_8;
  wire id_9, id_10, id_11, id_12, id_13, id_14;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_3
  );
  assign modCall_1.id_0 = 0;
  wire id_15;
endmodule
module module_2 (
    input wor id_0
);
  wire id_2;
endmodule
