#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; A
A__0__MASK EQU 0x20
A__0__PC EQU CYREG_PRT1_PC5
A__0__PORT EQU 1
A__0__SHIFT EQU 5
A__AG EQU CYREG_PRT1_AG
A__AMUX EQU CYREG_PRT1_AMUX
A__BIE EQU CYREG_PRT1_BIE
A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
A__BYP EQU CYREG_PRT1_BYP
A__CTL EQU CYREG_PRT1_CTL
A__DM0 EQU CYREG_PRT1_DM0
A__DM1 EQU CYREG_PRT1_DM1
A__DM2 EQU CYREG_PRT1_DM2
A__DR EQU CYREG_PRT1_DR
A__INP_DIS EQU CYREG_PRT1_INP_DIS
A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
A__LCD_EN EQU CYREG_PRT1_LCD_EN
A__MASK EQU 0x20
A__PORT EQU 1
A__PRT EQU CYREG_PRT1_PRT
A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
A__PS EQU CYREG_PRT1_PS
A__SHIFT EQU 5
A__SLW EQU CYREG_PRT1_SLW

; B
B__0__MASK EQU 0x40
B__0__PC EQU CYREG_PRT5_PC6
B__0__PORT EQU 5
B__0__SHIFT EQU 6
B__AG EQU CYREG_PRT5_AG
B__AMUX EQU CYREG_PRT5_AMUX
B__BIE EQU CYREG_PRT5_BIE
B__BIT_MASK EQU CYREG_PRT5_BIT_MASK
B__BYP EQU CYREG_PRT5_BYP
B__CTL EQU CYREG_PRT5_CTL
B__DM0 EQU CYREG_PRT5_DM0
B__DM1 EQU CYREG_PRT5_DM1
B__DM2 EQU CYREG_PRT5_DM2
B__DR EQU CYREG_PRT5_DR
B__INP_DIS EQU CYREG_PRT5_INP_DIS
B__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
B__LCD_EN EQU CYREG_PRT5_LCD_EN
B__MASK EQU 0x40
B__PORT EQU 5
B__PRT EQU CYREG_PRT5_PRT
B__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
B__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
B__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
B__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
B__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
B__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
B__PS EQU CYREG_PRT5_PS
B__SHIFT EQU 6
B__SLW EQU CYREG_PRT5_SLW

; AHI
AHI__0__MASK EQU 0x80
AHI__0__PC EQU CYREG_PRT0_PC7
AHI__0__PORT EQU 0
AHI__0__SHIFT EQU 7
AHI__AG EQU CYREG_PRT0_AG
AHI__AMUX EQU CYREG_PRT0_AMUX
AHI__BIE EQU CYREG_PRT0_BIE
AHI__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AHI__BYP EQU CYREG_PRT0_BYP
AHI__CTL EQU CYREG_PRT0_CTL
AHI__DM0 EQU CYREG_PRT0_DM0
AHI__DM1 EQU CYREG_PRT0_DM1
AHI__DM2 EQU CYREG_PRT0_DM2
AHI__DR EQU CYREG_PRT0_DR
AHI__INP_DIS EQU CYREG_PRT0_INP_DIS
AHI__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AHI__LCD_EN EQU CYREG_PRT0_LCD_EN
AHI__MASK EQU 0x80
AHI__PORT EQU 0
AHI__PRT EQU CYREG_PRT0_PRT
AHI__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AHI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AHI__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AHI__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AHI__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AHI__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AHI__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AHI__PS EQU CYREG_PRT0_PS
AHI__SHIFT EQU 7
AHI__SLW EQU CYREG_PRT0_SLW

; ALI
ALI__0__MASK EQU 0x02
ALI__0__PC EQU CYREG_PRT4_PC1
ALI__0__PORT EQU 4
ALI__0__SHIFT EQU 1
ALI__AG EQU CYREG_PRT4_AG
ALI__AMUX EQU CYREG_PRT4_AMUX
ALI__BIE EQU CYREG_PRT4_BIE
ALI__BIT_MASK EQU CYREG_PRT4_BIT_MASK
ALI__BYP EQU CYREG_PRT4_BYP
ALI__CTL EQU CYREG_PRT4_CTL
ALI__DM0 EQU CYREG_PRT4_DM0
ALI__DM1 EQU CYREG_PRT4_DM1
ALI__DM2 EQU CYREG_PRT4_DM2
ALI__DR EQU CYREG_PRT4_DR
ALI__INP_DIS EQU CYREG_PRT4_INP_DIS
ALI__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
ALI__LCD_EN EQU CYREG_PRT4_LCD_EN
ALI__MASK EQU 0x02
ALI__PORT EQU 4
ALI__PRT EQU CYREG_PRT4_PRT
ALI__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
ALI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
ALI__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
ALI__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
ALI__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
ALI__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
ALI__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
ALI__PS EQU CYREG_PRT4_PS
ALI__SHIFT EQU 1
ALI__SLW EQU CYREG_PRT4_SLW

; BHI
BHI__0__MASK EQU 0x80
BHI__0__PC EQU CYREG_PRT4_PC7
BHI__0__PORT EQU 4
BHI__0__SHIFT EQU 7
BHI__AG EQU CYREG_PRT4_AG
BHI__AMUX EQU CYREG_PRT4_AMUX
BHI__BIE EQU CYREG_PRT4_BIE
BHI__BIT_MASK EQU CYREG_PRT4_BIT_MASK
BHI__BYP EQU CYREG_PRT4_BYP
BHI__CTL EQU CYREG_PRT4_CTL
BHI__DM0 EQU CYREG_PRT4_DM0
BHI__DM1 EQU CYREG_PRT4_DM1
BHI__DM2 EQU CYREG_PRT4_DM2
BHI__DR EQU CYREG_PRT4_DR
BHI__INP_DIS EQU CYREG_PRT4_INP_DIS
BHI__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
BHI__LCD_EN EQU CYREG_PRT4_LCD_EN
BHI__MASK EQU 0x80
BHI__PORT EQU 4
BHI__PRT EQU CYREG_PRT4_PRT
BHI__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
BHI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
BHI__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
BHI__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
BHI__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
BHI__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
BHI__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
BHI__PS EQU CYREG_PRT4_PS
BHI__SHIFT EQU 7
BHI__SLW EQU CYREG_PRT4_SLW

; BLI
BLI__0__MASK EQU 0x08
BLI__0__PC EQU CYREG_PRT4_PC3
BLI__0__PORT EQU 4
BLI__0__SHIFT EQU 3
BLI__AG EQU CYREG_PRT4_AG
BLI__AMUX EQU CYREG_PRT4_AMUX
BLI__BIE EQU CYREG_PRT4_BIE
BLI__BIT_MASK EQU CYREG_PRT4_BIT_MASK
BLI__BYP EQU CYREG_PRT4_BYP
BLI__CTL EQU CYREG_PRT4_CTL
BLI__DM0 EQU CYREG_PRT4_DM0
BLI__DM1 EQU CYREG_PRT4_DM1
BLI__DM2 EQU CYREG_PRT4_DM2
BLI__DR EQU CYREG_PRT4_DR
BLI__INP_DIS EQU CYREG_PRT4_INP_DIS
BLI__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
BLI__LCD_EN EQU CYREG_PRT4_LCD_EN
BLI__MASK EQU 0x08
BLI__PORT EQU 4
BLI__PRT EQU CYREG_PRT4_PRT
BLI__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
BLI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
BLI__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
BLI__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
BLI__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
BLI__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
BLI__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
BLI__PS EQU CYREG_PRT4_PS
BLI__SHIFT EQU 3
BLI__SLW EQU CYREG_PRT4_SLW

; Tx_1
Tx_1__0__MASK EQU 0x01
Tx_1__0__PC EQU CYREG_PRT6_PC0
Tx_1__0__PORT EQU 6
Tx_1__0__SHIFT EQU 0
Tx_1__AG EQU CYREG_PRT6_AG
Tx_1__AMUX EQU CYREG_PRT6_AMUX
Tx_1__BIE EQU CYREG_PRT6_BIE
Tx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_1__BYP EQU CYREG_PRT6_BYP
Tx_1__CTL EQU CYREG_PRT6_CTL
Tx_1__DM0 EQU CYREG_PRT6_DM0
Tx_1__DM1 EQU CYREG_PRT6_DM1
Tx_1__DM2 EQU CYREG_PRT6_DM2
Tx_1__DR EQU CYREG_PRT6_DR
Tx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_1__MASK EQU 0x01
Tx_1__PORT EQU 6
Tx_1__PRT EQU CYREG_PRT6_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_1__PS EQU CYREG_PRT6_PS
Tx_1__SHIFT EQU 0
Tx_1__SLW EQU CYREG_PRT6_SLW

; LIN_1_bLIN
LIN_1_bLIN_CtrlReg__0__MASK EQU 0x01
LIN_1_bLIN_CtrlReg__0__POS EQU 0
LIN_1_bLIN_CtrlReg__1__MASK EQU 0x02
LIN_1_bLIN_CtrlReg__1__POS EQU 1
LIN_1_bLIN_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
LIN_1_bLIN_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
LIN_1_bLIN_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
LIN_1_bLIN_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
LIN_1_bLIN_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
LIN_1_bLIN_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
LIN_1_bLIN_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
LIN_1_bLIN_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
LIN_1_bLIN_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
LIN_1_bLIN_CtrlReg__2__MASK EQU 0x04
LIN_1_bLIN_CtrlReg__2__POS EQU 2
LIN_1_bLIN_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
LIN_1_bLIN_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
LIN_1_bLIN_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
LIN_1_bLIN_CtrlReg__COUNT_REG EQU CYREG_B0_UDB08_CTL
LIN_1_bLIN_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
LIN_1_bLIN_CtrlReg__MASK EQU 0x07
LIN_1_bLIN_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
LIN_1_bLIN_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
LIN_1_bLIN_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
LIN_1_bLIN_InactFSM_BusInactDp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
LIN_1_bLIN_InactFSM_BusInactDp_u0__A0_REG EQU CYREG_B1_UDB09_A0
LIN_1_bLIN_InactFSM_BusInactDp_u0__A1_REG EQU CYREG_B1_UDB09_A1
LIN_1_bLIN_InactFSM_BusInactDp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
LIN_1_bLIN_InactFSM_BusInactDp_u0__D0_REG EQU CYREG_B1_UDB09_D0
LIN_1_bLIN_InactFSM_BusInactDp_u0__D1_REG EQU CYREG_B1_UDB09_D1
LIN_1_bLIN_InactFSM_BusInactDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
LIN_1_bLIN_InactFSM_BusInactDp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
LIN_1_bLIN_InactFSM_BusInactDp_u0__F0_REG EQU CYREG_B1_UDB09_F0
LIN_1_bLIN_InactFSM_BusInactDp_u0__F1_REG EQU CYREG_B1_UDB09_F1

; LIN_1_BLIN_ISR
LIN_1_BLIN_ISR__ES2_PATCH EQU 0
LIN_1_BLIN_ISR__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
LIN_1_BLIN_ISR__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
LIN_1_BLIN_ISR__INTC_MASK EQU 0x01
LIN_1_BLIN_ISR__INTC_NUMBER EQU 0
LIN_1_BLIN_ISR__INTC_PRIOR_NUM EQU 7
LIN_1_BLIN_ISR__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
LIN_1_BLIN_ISR__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
LIN_1_BLIN_ISR__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
LIN_1_BLIN_ISR__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)
LIN_1_bLIN_LINDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
LIN_1_bLIN_LINDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
LIN_1_bLIN_LINDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
LIN_1_bLIN_LINDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
LIN_1_bLIN_LINDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
LIN_1_bLIN_LINDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
LIN_1_bLIN_LINDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
LIN_1_bLIN_LINDp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
LIN_1_bLIN_LINDp_u0__A0_REG EQU CYREG_B1_UDB07_A0
LIN_1_bLIN_LINDp_u0__A1_REG EQU CYREG_B1_UDB07_A1
LIN_1_bLIN_LINDp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
LIN_1_bLIN_LINDp_u0__D0_REG EQU CYREG_B1_UDB07_D0
LIN_1_bLIN_LINDp_u0__D1_REG EQU CYREG_B1_UDB07_D1
LIN_1_bLIN_LINDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
LIN_1_bLIN_LINDp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
LIN_1_bLIN_LINDp_u0__F0_REG EQU CYREG_B1_UDB07_F0
LIN_1_bLIN_LINDp_u0__F1_REG EQU CYREG_B1_UDB07_F1
LIN_1_bLIN_StsReg__0__MASK EQU 0x01
LIN_1_bLIN_StsReg__0__POS EQU 0
LIN_1_bLIN_StsReg__1__MASK EQU 0x02
LIN_1_bLIN_StsReg__1__POS EQU 1
LIN_1_bLIN_StsReg__2__MASK EQU 0x04
LIN_1_bLIN_StsReg__2__POS EQU 2
LIN_1_bLIN_StsReg__3__MASK EQU 0x08
LIN_1_bLIN_StsReg__3__POS EQU 3
LIN_1_bLIN_StsReg__MASK EQU 0x0F
LIN_1_bLIN_StsReg__MASK_REG EQU CYREG_B1_UDB09_MSK
LIN_1_bLIN_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
LIN_1_bLIN_StsReg__STATUS_REG EQU CYREG_B1_UDB09_ST

; LIN_1_IntClk
LIN_1_IntClk__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
LIN_1_IntClk__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
LIN_1_IntClk__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
LIN_1_IntClk__CFG2_SRC_SEL_MASK EQU 0x07
LIN_1_IntClk__INDEX EQU 0x02
LIN_1_IntClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LIN_1_IntClk__PM_ACT_MSK EQU 0x04
LIN_1_IntClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LIN_1_IntClk__PM_STBY_MSK EQU 0x04

; LIN_1_UART_BUART
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
LIN_1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
LIN_1_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
LIN_1_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
LIN_1_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
LIN_1_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
LIN_1_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
LIN_1_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
LIN_1_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
LIN_1_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
LIN_1_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
LIN_1_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
LIN_1_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
LIN_1_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
LIN_1_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
LIN_1_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
LIN_1_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
LIN_1_UART_BUART_sRX_RxSts__3__POS EQU 3
LIN_1_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
LIN_1_UART_BUART_sRX_RxSts__4__POS EQU 4
LIN_1_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
LIN_1_UART_BUART_sRX_RxSts__5__POS EQU 5
LIN_1_UART_BUART_sRX_RxSts__MASK EQU 0x38
LIN_1_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
LIN_1_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
LIN_1_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
LIN_1_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
LIN_1_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
LIN_1_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
LIN_1_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
LIN_1_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
LIN_1_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
LIN_1_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
LIN_1_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
LIN_1_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
LIN_1_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
LIN_1_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
LIN_1_UART_BUART_sTX_TxSts__0__POS EQU 0
LIN_1_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
LIN_1_UART_BUART_sTX_TxSts__1__POS EQU 1
LIN_1_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
LIN_1_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
LIN_1_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
LIN_1_UART_BUART_sTX_TxSts__2__POS EQU 2
LIN_1_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
LIN_1_UART_BUART_sTX_TxSts__3__POS EQU 3
LIN_1_UART_BUART_sTX_TxSts__MASK EQU 0x0F
LIN_1_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB00_MSK
LIN_1_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
LIN_1_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB00_ST

; LIN_1_UART_ISR
LIN_1_UART_ISR__ES2_PATCH EQU 0
LIN_1_UART_ISR__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
LIN_1_UART_ISR__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
LIN_1_UART_ISR__INTC_MASK EQU 0x02
LIN_1_UART_ISR__INTC_NUMBER EQU 1
LIN_1_UART_ISR__INTC_PRIOR_NUM EQU 7
LIN_1_UART_ISR__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
LIN_1_UART_ISR__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
LIN_1_UART_ISR__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
LIN_1_UART_ISR__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; PWM_A_PWMUDB
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_A_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_A_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_A_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_A_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_A_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_A_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_A_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
PWM_A_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_A_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_A_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_A_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_A_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_A_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
PWM_A_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_A_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_A_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_A_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_A_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_A_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_A_PWMUDB_genblk8_stsreg__MASK EQU 0x2F
PWM_A_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
PWM_A_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_A_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_A_PWMUDB_sDB255_deadbandcounterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PWM_A_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PWM_A_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
PWM_A_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
PWM_A_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PWM_A_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
PWM_A_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
PWM_A_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_A_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PWM_A_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
PWM_A_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PWM_A_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PWM_A_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
PWM_A_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
PWM_A_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PWM_A_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
PWM_A_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
PWM_A_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_A_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PWM_A_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
PWM_A_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1

; isr_2
isr_2__ES2_PATCH EQU 0
isr_2__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr_2__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr_2__INTC_MASK EQU 0x08
isr_2__INTC_NUMBER EQU 3
isr_2__INTC_PRIOR_NUM EQU 7
isr_2__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR3
isr_2__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr_2__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr_2__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x06)

; UART_1_BUART
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB13_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB13_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB13_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB13_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB13_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB13_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB13_ST

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x03
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x08
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x08

; UART_1_TXInternalInterrupt
UART_1_TXInternalInterrupt__ES2_PATCH EQU 0
UART_1_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
UART_1_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
UART_1_TXInternalInterrupt__INTC_MASK EQU 0x04
UART_1_TXInternalInterrupt__INTC_NUMBER EQU 2
UART_1_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR2
UART_1_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
UART_1_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
UART_1_TXInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x04)

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x01
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x02
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x02

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x04
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x10
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x10

; L_RXD_1
L_RXD_1__0__MASK EQU 0x40
L_RXD_1__0__PC EQU CYREG_PRT1_PC6
L_RXD_1__0__PORT EQU 1
L_RXD_1__0__SHIFT EQU 6
L_RXD_1__AG EQU CYREG_PRT1_AG
L_RXD_1__AMUX EQU CYREG_PRT1_AMUX
L_RXD_1__BIE EQU CYREG_PRT1_BIE
L_RXD_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
L_RXD_1__BYP EQU CYREG_PRT1_BYP
L_RXD_1__CTL EQU CYREG_PRT1_CTL
L_RXD_1__DM0 EQU CYREG_PRT1_DM0
L_RXD_1__DM1 EQU CYREG_PRT1_DM1
L_RXD_1__DM2 EQU CYREG_PRT1_DM2
L_RXD_1__DR EQU CYREG_PRT1_DR
L_RXD_1__INP_DIS EQU CYREG_PRT1_INP_DIS
L_RXD_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
L_RXD_1__LCD_EN EQU CYREG_PRT1_LCD_EN
L_RXD_1__MASK EQU 0x40
L_RXD_1__PORT EQU 1
L_RXD_1__PRT EQU CYREG_PRT1_PRT
L_RXD_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
L_RXD_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
L_RXD_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
L_RXD_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
L_RXD_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
L_RXD_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
L_RXD_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
L_RXD_1__PS EQU CYREG_PRT1_PS
L_RXD_1__SHIFT EQU 6
L_RXD_1__SLW EQU CYREG_PRT1_SLW

; L_TXD_1
L_TXD_1__0__MASK EQU 0x04
L_TXD_1__0__PC EQU CYREG_PRT5_PC2
L_TXD_1__0__PORT EQU 5
L_TXD_1__0__SHIFT EQU 2
L_TXD_1__AG EQU CYREG_PRT5_AG
L_TXD_1__AMUX EQU CYREG_PRT5_AMUX
L_TXD_1__BIE EQU CYREG_PRT5_BIE
L_TXD_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
L_TXD_1__BYP EQU CYREG_PRT5_BYP
L_TXD_1__CTL EQU CYREG_PRT5_CTL
L_TXD_1__DM0 EQU CYREG_PRT5_DM0
L_TXD_1__DM1 EQU CYREG_PRT5_DM1
L_TXD_1__DM2 EQU CYREG_PRT5_DM2
L_TXD_1__DR EQU CYREG_PRT5_DR
L_TXD_1__INP_DIS EQU CYREG_PRT5_INP_DIS
L_TXD_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
L_TXD_1__LCD_EN EQU CYREG_PRT5_LCD_EN
L_TXD_1__MASK EQU 0x04
L_TXD_1__PORT EQU 5
L_TXD_1__PRT EQU CYREG_PRT5_PRT
L_TXD_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
L_TXD_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
L_TXD_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
L_TXD_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
L_TXD_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
L_TXD_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
L_TXD_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
L_TXD_1__PS EQU CYREG_PRT5_PS
L_TXD_1__SHIFT EQU 2
L_TXD_1__SLW EQU CYREG_PRT5_SLW

; QuadDec_1_bQuadDec
QuadDec_1_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_1_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_1_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_1_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
QuadDec_1_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_1_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_1_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_1_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_1_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_1_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
QuadDec_1_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
QuadDec_1_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
QuadDec_1_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
QuadDec_1_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
QuadDec_1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST

; QuadDec_1_Cnt16_CounterUDB
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST

; motor_dis
motor_dis__0__MASK EQU 0x20
motor_dis__0__PC EQU CYREG_PRT4_PC5
motor_dis__0__PORT EQU 4
motor_dis__0__SHIFT EQU 5
motor_dis__AG EQU CYREG_PRT4_AG
motor_dis__AMUX EQU CYREG_PRT4_AMUX
motor_dis__BIE EQU CYREG_PRT4_BIE
motor_dis__BIT_MASK EQU CYREG_PRT4_BIT_MASK
motor_dis__BYP EQU CYREG_PRT4_BYP
motor_dis__CTL EQU CYREG_PRT4_CTL
motor_dis__DM0 EQU CYREG_PRT4_DM0
motor_dis__DM1 EQU CYREG_PRT4_DM1
motor_dis__DM2 EQU CYREG_PRT4_DM2
motor_dis__DR EQU CYREG_PRT4_DR
motor_dis__INP_DIS EQU CYREG_PRT4_INP_DIS
motor_dis__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
motor_dis__LCD_EN EQU CYREG_PRT4_LCD_EN
motor_dis__MASK EQU 0x20
motor_dis__PORT EQU 4
motor_dis__PRT EQU CYREG_PRT4_PRT
motor_dis__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
motor_dis__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
motor_dis__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
motor_dis__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
motor_dis__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
motor_dis__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
motor_dis__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
motor_dis__PS EQU CYREG_PRT4_PS
motor_dis__SHIFT EQU 5
motor_dis__SLW EQU CYREG_PRT4_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E09E069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_DP8051_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
