# Reading E:/ModelSim/modelsim_ase/tcl/vsim/pref.tcl
# do Lab2_22520696_DuongAnhKhoi_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/CE213_HDL/ThucHanh/Lab2/SourceCode {E:/CE213_HDL/ThucHanh/Lab2/SourceCode/Lab2_22520696_DuongAnhKhoi.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:09 on Apr 06,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/CE213_HDL/ThucHanh/Lab2/SourceCode" E:/CE213_HDL/ThucHanh/Lab2/SourceCode/Lab2_22520696_DuongAnhKhoi.v 
# -- Compiling module Lab2_22520696_DuongAnhKhoi
# 
# Top level modules:
# 	Lab2_22520696_DuongAnhKhoi
# End time: 22:00:09 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/CE213_HDL/ThucHanh/Lab2/SourceCode {E:/CE213_HDL/ThucHanh/Lab2/SourceCode/Lab2_22520696_DuongAnhKhoi_Tester.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:09 on Apr 06,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/CE213_HDL/ThucHanh/Lab2/SourceCode" E:/CE213_HDL/ThucHanh/Lab2/SourceCode/Lab2_22520696_DuongAnhKhoi_Tester.v 
# -- Compiling module Lab2_22520696_DuongAnhKhoi_Tester
# 
# Top level modules:
# 	Lab2_22520696_DuongAnhKhoi_Tester
# End time: 22:00:09 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  Lab2_22520696_DuongAnhKhoi_Tester
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=""+acc"" Lab2_22520696_DuongAnhKhoi_Tester 
# Start time: 22:00:09 on Apr 06,2025
# Loading work.Lab2_22520696_DuongAnhKhoi_Tester
# ** Error (suppressible): (vsim-19) Failed to access library 'cycloneii_ver' at "cycloneii_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.Lab2_22520696_DuongAnhKhoi
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time	loadEn	loaddata	count
# 0	0	0	x
# 10000	1	3	3
# 20000	0	3	3
# 27000	0	3	0
# 80000	0	3	6
# 133000	0	3	4
# 186000	0	3	7
# 220000	1	1	1
# 230000	0	1	1
# 239000	0	1	6
# 292000	0	1	4
# 345000	0	1	7
# 398000	0	1	3
# 430000	1	5	5
# 440000	0	5	5
# 451000	0	5	2
# 504000	0	5	7
# 557000	0	5	3
# 610000	0	5	0
# 663000	0	5	6
# 690000	1	0	0
# 700000	0	0	0
# 716000	0	0	6
# 769000	0	0	4
# 822000	0	0	7
# 875000	0	0	3
# Testbench completed
# ** Note: $finish    : E:/CE213_HDL/ThucHanh/Lab2/SourceCode/Lab2_22520696_DuongAnhKhoi_Tester.v(39)
#    Time: 900 ns  Iteration: 0  Instance: /Lab2_22520696_DuongAnhKhoi_Tester
# 1
# Break in Module Lab2_22520696_DuongAnhKhoi_Tester at E:/CE213_HDL/ThucHanh/Lab2/SourceCode/Lab2_22520696_DuongAnhKhoi_Tester.v line 39
# End time: 22:01:09 on Apr 06,2025, Elapsed time: 0:01:00
# Errors: 1, Warnings: 0
