Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 459d54057185487e9dfe85f0b766f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot carry_lookahead_adder_4_bit_tb_behav xil_defaultlib.carry_lookahead_adder_4_bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.AND_gate [and_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.OR_gate [or_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.XOR_gate [xor_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.half_adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.carry_lookahead_adder_4_bit [carry_lookahead_adder_4_bit_defa...]
Compiling architecture tb of entity xil_defaultlib.carry_lookahead_adder_4_bit_tb
Built simulation snapshot carry_lookahead_adder_4_bit_tb_behav
