{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649845257454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649845257462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 18:20:57 2022 " "Processing started: Wed Apr 13 18:20:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649845257462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845257462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845257462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649845258880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649845258880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_tx.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649845268579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_test.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_test " "Found entity 1: uart_test" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649845268587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_rx.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649845268589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_master.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649845268594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_flash_top.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_flash_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_top " "Found entity 1: spi_flash_top" {  } { { "spi_flash_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_flash_top.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649845268599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_flash_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file spi_flash_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_flash_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_flash_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_ctrl " "Found entity 1: spi_flash_ctrl" {  } { { "spi_flash_ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_flash_ctrl.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649845268610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_flash_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_flash_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_cmd " "Found entity 1: spi_flash_cmd" {  } { { "spi_flash_cmd.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_flash_cmd.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649845268614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_test " "Elaborating entity \"uart_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649845268677 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 uart_test.v(154) " "Verilog HDL assignment warning at uart_test.v(154): truncated value with size 32 to match size of target (24)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649845268680 "|uart_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flash_write uart_test.v(112) " "Verilog HDL Always Construct warning at uart_test.v(112): inferring latch(es) for variable \"flash_write\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649845268680 "|uart_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flash_bulk_erase uart_test.v(112) " "Verilog HDL Always Construct warning at uart_test.v(112): inferring latch(es) for variable \"flash_bulk_erase\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649845268680 "|uart_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flash_sector_erase uart_test.v(112) " "Verilog HDL Always Construct warning at uart_test.v(112): inferring latch(es) for variable \"flash_sector_erase\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649845268680 "|uart_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flash_write_addr uart_test.v(112) " "Verilog HDL Always Construct warning at uart_test.v(112): inferring latch(es) for variable \"flash_write_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649845268680 "|uart_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flash_sector_addr uart_test.v(112) " "Verilog HDL Always Construct warning at uart_test.v(112): inferring latch(es) for variable \"flash_sector_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649845268680 "|uart_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flash_write_data_in uart_test.v(112) " "Verilog HDL Always Construct warning at uart_test.v(112): inferring latch(es) for variable \"flash_write_data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649845268680 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_data_in\[0\] uart_test.v(112) " "Inferred latch for \"flash_write_data_in\[0\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_data_in\[1\] uart_test.v(112) " "Inferred latch for \"flash_write_data_in\[1\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_data_in\[2\] uart_test.v(112) " "Inferred latch for \"flash_write_data_in\[2\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_data_in\[3\] uart_test.v(112) " "Inferred latch for \"flash_write_data_in\[3\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_data_in\[4\] uart_test.v(112) " "Inferred latch for \"flash_write_data_in\[4\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_data_in\[5\] uart_test.v(112) " "Inferred latch for \"flash_write_data_in\[5\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_data_in\[6\] uart_test.v(112) " "Inferred latch for \"flash_write_data_in\[6\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_data_in\[7\] uart_test.v(112) " "Inferred latch for \"flash_write_data_in\[7\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[0\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[0\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[1\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[1\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[2\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[2\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[3\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[3\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[4\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[4\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[5\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[5\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[6\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[6\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[7\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[7\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[8\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[8\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[9\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[9\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[10\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[10\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[11\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[11\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[12\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[12\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[13\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[13\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268681 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[14\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[14\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[15\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[15\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[16\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[16\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[17\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[17\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[18\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[18\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[19\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[19\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[20\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[20\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[21\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[21\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[22\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[22\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[23\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[23\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[0\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[0\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[1\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[1\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[2\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[2\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[3\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[3\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[4\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[4\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[5\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[5\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[6\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[6\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[7\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[7\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[8\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[8\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[9\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[9\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[10\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[10\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[11\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[11\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[12\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[12\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268682 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[13\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[13\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268683 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[14\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[14\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268683 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[15\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[15\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268683 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[16\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[16\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268683 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[17\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[17\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268683 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[18\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[18\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268683 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[19\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[19\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268683 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[20\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[20\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268683 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[21\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[21\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268683 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[22\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[22\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268683 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[23\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[23\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268683 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_erase uart_test.v(112) " "Inferred latch for \"flash_sector_erase\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268683 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_bulk_erase uart_test.v(112) " "Inferred latch for \"flash_bulk_erase\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268683 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write uart_test.v(112) " "Inferred latch for \"flash_write\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845268683 "|uart_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "uart_test.v" "uart_rx_inst" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649845268685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_inst\"" {  } { { "uart_test.v" "uart_tx_inst" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649845268688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_flash_top spi_flash_top:spi_flash_top_m0 " "Elaborating entity \"spi_flash_top\" for hierarchy \"spi_flash_top:spi_flash_top_m0\"" {  } { { "uart_test.v" "spi_flash_top_m0" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649845268690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_flash_ctrl spi_flash_top:spi_flash_top_m0\|spi_flash_ctrl:spi_flash_ctrl_m0 " "Elaborating entity \"spi_flash_ctrl\" for hierarchy \"spi_flash_top:spi_flash_top_m0\|spi_flash_ctrl:spi_flash_ctrl_m0\"" {  } { { "spi_flash_top.v" "spi_flash_ctrl_m0" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_flash_top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649845268693 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_flash_ctrl.v(148) " "Verilog HDL Case Statement information at spi_flash_ctrl.v(148): all case item expressions in this case statement are onehot" {  } { { "spi_flash_ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_flash_ctrl.v" 148 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1649845268696 "|uart_test|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_flash_ctrl.v(171) " "Verilog HDL Case Statement information at spi_flash_ctrl.v(171): all case item expressions in this case statement are onehot" {  } { { "spi_flash_ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_flash_ctrl.v" 171 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1649845268696 "|uart_test|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_flash_ctrl.v(230) " "Verilog HDL Case Statement information at spi_flash_ctrl.v(230): all case item expressions in this case statement are onehot" {  } { { "spi_flash_ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_flash_ctrl.v" 230 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1649845268696 "|uart_test|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_flash_cmd spi_flash_top:spi_flash_top_m0\|spi_flash_cmd:spi_flash_cmd_m0 " "Elaborating entity \"spi_flash_cmd\" for hierarchy \"spi_flash_top:spi_flash_top_m0\|spi_flash_cmd:spi_flash_cmd_m0\"" {  } { { "spi_flash_top.v" "spi_flash_cmd_m0" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_flash_top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649845268698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_flash_top:spi_flash_top_m0\|spi_master:spi_master_m0 " "Elaborating entity \"spi_master\" for hierarchy \"spi_flash_top:spi_flash_top_m0\|spi_master:spi_master_m0\"" {  } { { "spi_flash_top.v" "spi_master_m0" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_flash_top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649845268701 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_tx.v" 149 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1649845269335 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1649845269335 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649845269531 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649845270023 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649845270141 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649845270141 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "437 " "Implemented 437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649845270208 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649845270208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "429 " "Implemented 429 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649845270208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649845270208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649845270225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 18:21:10 2022 " "Processing ended: Wed Apr 13 18:21:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649845270225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649845270225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649845270225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845270225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1649845271852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649845271859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 18:21:11 2022 " "Processing started: Wed Apr 13 18:21:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649845271859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649845271859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uart -c uart " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649845271859 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649845272220 ""}
{ "Info" "0" "" "Project  = uart" {  } {  } 0 0 "Project  = uart" 0 0 "Fitter" 0 0 1649845272220 ""}
{ "Info" "0" "" "Revision = uart" {  } {  } 0 0 "Revision = uart" 0 0 "Fitter" 0 0 1649845272220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649845272296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649845272296 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649845272347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649845272410 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649845272410 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649845272576 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649845273577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649845273577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649845273577 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649845273577 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/uart_flash/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649845273580 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/uart_flash/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649845273580 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/uart_flash/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649845273580 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/uart_flash/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649845273580 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/uart_flash/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649845273580 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1649845273580 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_C1 IOPAD_X0_Y22_N21 " "Can't place multiple pins assigned to pin location Pin_C1 (IOPAD_X0_Y22_N21)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "mosi Pin_C1 IOPAD_X0_Y22_N21 " "Pin mosi is assigned to pin location Pin_C1 (IOPAD_X0_Y22_N21)" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { mosi } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mosi" } } } } { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/uart_flash/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649845273585 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "~ALTERA_ASDO_DATA1~ Pin_C1 IOPAD_X0_Y22_N21 " "Pin ~ALTERA_ASDO_DATA1~ is assigned to pin location Pin_C1 (IOPAD_X0_Y22_N21)" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/uart_flash/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649845273585 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1649845273585 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_D2 IOPAD_X0_Y21_N14 " "Can't place multiple pins assigned to pin location Pin_D2 (IOPAD_X0_Y21_N14)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "ncs Pin_D2 IOPAD_X0_Y21_N14 " "Pin ncs is assigned to pin location Pin_D2 (IOPAD_X0_Y21_N14)" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ncs } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ncs" } } } } { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/uart_flash/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649845273585 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "~ALTERA_FLASH_nCE_nCSO~ Pin_D2 IOPAD_X0_Y21_N14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is assigned to pin location Pin_D2 (IOPAD_X0_Y21_N14)" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/uart_flash/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649845273585 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1649845273585 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_H1 IOPAD_X0_Y17_N14 " "Can't place multiple pins assigned to pin location Pin_H1 (IOPAD_X0_Y17_N14)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "dclk Pin_H1 IOPAD_X0_Y17_N14 " "Pin dclk is assigned to pin location Pin_H1 (IOPAD_X0_Y17_N14)" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { dclk } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dclk" } } } } { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/uart_flash/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649845273585 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "~ALTERA_DCLK~ Pin_H1 IOPAD_X0_Y17_N14 " "Pin ~ALTERA_DCLK~ is assigned to pin location Pin_H1 (IOPAD_X0_Y17_N14)" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/uart_flash/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649845273585 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1649845273585 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_H2 IOPAD_X0_Y17_N21 " "Can't place multiple pins assigned to pin location Pin_H2 (IOPAD_X0_Y17_N21)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "miso Pin_H2 IOPAD_X0_Y17_N21 " "Pin miso is assigned to pin location Pin_H2 (IOPAD_X0_Y17_N21)" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { miso } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "miso" } } } } { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/uart_flash/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649845273585 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "~ALTERA_DATA0~ Pin_H2 IOPAD_X0_Y17_N21 " "Pin ~ALTERA_DATA0~ is assigned to pin location Pin_H2 (IOPAD_X0_Y17_N21)" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/uart_flash/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649845273585 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1649845273585 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649845273586 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1649845273775 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 5 s 1  Quartus Prime " "Quartus Prime Fitter was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4945 " "Peak virtual memory: 4945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649845273911 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 13 18:21:13 2022 " "Processing ended: Wed Apr 13 18:21:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649845273911 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649845273911 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649845273911 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649845273911 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649845274599 ""}
