set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_5_nand_dq[0]}]
set_property PACKAGE_PIN B5 [get_ports {nand_if_5_nand_dq[0]}]
set_property SLEW FAST [get_ports {nand_if_5_nand_dq[0]}]
set_property DRIVE 12 [get_ports {nand_if_5_nand_dq[0]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_5_nand_dq[1]}]
set_property PACKAGE_PIN B4 [get_ports {nand_if_5_nand_dq[1]}]
set_property SLEW FAST [get_ports {nand_if_5_nand_dq[1]}]
set_property DRIVE 12 [get_ports {nand_if_5_nand_dq[1]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_5_nand_dq[2]}]
set_property PACKAGE_PIN C2 [get_ports {nand_if_5_nand_dq[2]}]
set_property SLEW FAST [get_ports {nand_if_5_nand_dq[2]}]
set_property DRIVE 12 [get_ports {nand_if_5_nand_dq[2]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_5_nand_dq[3]}]
set_property PACKAGE_PIN C1 [get_ports {nand_if_5_nand_dq[3]}]
set_property SLEW FAST [get_ports {nand_if_5_nand_dq[3]}]
set_property DRIVE 12 [get_ports {nand_if_5_nand_dq[3]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_5_nand_dq[4]}]
set_property PACKAGE_PIN B2 [get_ports {nand_if_5_nand_dq[4]}]
set_property SLEW FAST [get_ports {nand_if_5_nand_dq[4]}]
set_property DRIVE 12 [get_ports {nand_if_5_nand_dq[4]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_5_nand_dq[5]}]
set_property PACKAGE_PIN B1 [get_ports {nand_if_5_nand_dq[5]}]
set_property SLEW FAST [get_ports {nand_if_5_nand_dq[5]}]
set_property DRIVE 12 [get_ports {nand_if_5_nand_dq[5]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_5_nand_dq[6]}]
set_property PACKAGE_PIN A3 [get_ports {nand_if_5_nand_dq[6]}]
set_property SLEW FAST [get_ports {nand_if_5_nand_dq[6]}]
set_property DRIVE 12 [get_ports {nand_if_5_nand_dq[6]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_5_nand_dq[7]}]
set_property PACKAGE_PIN A2 [get_ports {nand_if_5_nand_dq[7]}]
set_property SLEW FAST [get_ports {nand_if_5_nand_dq[7]}]
set_property DRIVE 12 [get_ports {nand_if_5_nand_dq[7]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_5_nand_ce[0]}]
set_property PACKAGE_PIN H12 [get_ports {nand_if_5_nand_ce[0]}]
set_property SLEW SLOW [get_ports {nand_if_5_nand_ce[0]}]
set_property DRIVE 12 [get_ports {nand_if_5_nand_ce[0]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_5_nand_ce[1]}]
set_property PACKAGE_PIN B10 [get_ports {nand_if_5_nand_ce[1]}]
set_property SLEW SLOW [get_ports {nand_if_5_nand_ce[1]}]
set_property DRIVE 12 [get_ports {nand_if_5_nand_ce[1]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_5_nand_ce[2]}]
set_property PACKAGE_PIN E10 [get_ports {nand_if_5_nand_ce[2]}]
set_property SLEW SLOW [get_ports {nand_if_5_nand_ce[2]}]
set_property DRIVE 12 [get_ports {nand_if_5_nand_ce[2]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_5_nand_ce[3]}]
set_property PACKAGE_PIN D10 [get_ports {nand_if_5_nand_ce[3]}]
set_property SLEW SLOW [get_ports {nand_if_5_nand_ce[3]}]
set_property DRIVE 12 [get_ports {nand_if_5_nand_ce[3]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_5_nand_ce[4]}]
set_property PACKAGE_PIN G11 [get_ports {nand_if_5_nand_ce[4]}]
set_property SLEW SLOW [get_ports {nand_if_5_nand_ce[4]}]
set_property DRIVE 12 [get_ports {nand_if_5_nand_ce[4]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_5_nand_ce[5]}]
set_property PACKAGE_PIN A10 [get_ports {nand_if_5_nand_ce[5]}]
set_property SLEW SLOW [get_ports {nand_if_5_nand_ce[5]}]
set_property DRIVE 12 [get_ports {nand_if_5_nand_ce[5]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_5_nand_ce[6]}]
set_property PACKAGE_PIN B9 [get_ports {nand_if_5_nand_ce[6]}]
set_property SLEW SLOW [get_ports {nand_if_5_nand_ce[6]}]
set_property DRIVE 12 [get_ports {nand_if_5_nand_ce[6]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_5_nand_ce[7]}]
set_property PACKAGE_PIN A9 [get_ports {nand_if_5_nand_ce[7]}]
set_property SLEW SLOW [get_ports {nand_if_5_nand_ce[7]}]
set_property DRIVE 12 [get_ports {nand_if_5_nand_ce[7]}]

set_property IOSTANDARD SSTL18_II [get_ports nand_if_5_nand_cle]
set_property PACKAGE_PIN D1 [get_ports nand_if_5_nand_cle]
set_property SLEW FAST [get_ports nand_if_5_nand_cle]
set_property DRIVE 12 [get_ports nand_if_5_nand_cle]

set_property IOSTANDARD SSTL18_II [get_ports nand_if_5_nand_ale]
set_property PACKAGE_PIN C4 [get_ports nand_if_5_nand_ale]
set_property SLEW FAST [get_ports nand_if_5_nand_ale]
set_property DRIVE 12 [get_ports nand_if_5_nand_ale]

set_property IOSTANDARD SSTL18_II [get_ports nand_if_5_nand_we]
set_property PACKAGE_PIN E11 [get_ports nand_if_5_nand_we]
set_property SLEW FAST [get_ports nand_if_5_nand_we]
set_property DRIVE 12 [get_ports nand_if_5_nand_we]

set_property IOSTANDARD DIFF_SSTL18_II [get_ports nand_if_5_nand_re_p]
set_property SLEW FAST [get_ports nand_if_5_nand_re_p]
set_property DRIVE 12 [get_ports nand_if_5_nand_re_p]

set_property IOSTANDARD DIFF_SSTL18_II [get_ports nand_if_5_nand_re_n]
set_property PACKAGE_PIN A5 [get_ports nand_if_5_nand_re_p]
set_property PACKAGE_PIN A4 [get_ports nand_if_5_nand_re_n]
set_property SLEW FAST [get_ports nand_if_5_nand_re_n]
set_property DRIVE 12 [get_ports nand_if_5_nand_re_n]

set_property IOSTANDARD DIFF_SSTL18_II [get_ports nand_if_5_nand_dqs_p]
set_property SLEW FAST [get_ports nand_if_5_nand_dqs_p]
set_property DRIVE 12 [get_ports nand_if_5_nand_dqs_p]

set_property IOSTANDARD DIFF_SSTL18_II [get_ports nand_if_5_nand_dqs_n]
set_property PACKAGE_PIN F4 [get_ports nand_if_5_nand_dqs_p]
set_property PACKAGE_PIN F3 [get_ports nand_if_5_nand_dqs_n]
set_property SLEW FAST [get_ports nand_if_5_nand_dqs_n]
set_property DRIVE 12 [get_ports nand_if_5_nand_dqs_n]

set_property IOSTANDARD SSTL18_II [get_ports {nand_if_5_nand_rb[0]}]
set_property PACKAGE_PIN A7 [get_ports {nand_if_5_nand_rb[0]}]

set_property IOSTANDARD SSTL18_II [get_ports {nand_if_5_nand_rb[1]}]
set_property PACKAGE_PIN B6 [get_ports {nand_if_5_nand_rb[1]}]

set_property IOSTANDARD SSTL18_II [get_ports {nand_if_5_nand_rb[2]}]
set_property PACKAGE_PIN B7 [get_ports {nand_if_5_nand_rb[2]}]

set_property IOSTANDARD SSTL18_II [get_ports {nand_if_5_nand_rb[3]}]
set_property PACKAGE_PIN C6 [get_ports {nand_if_5_nand_rb[3]}]

set_property IOSTANDARD SSTL18_II [get_ports {nand_if_5_nand_rb[4]}]
set_property PACKAGE_PIN C7 [get_ports {nand_if_5_nand_rb[4]}]

set_property IOSTANDARD SSTL18_II [get_ports {nand_if_5_nand_rb[5]}]
set_property PACKAGE_PIN C9 [get_ports {nand_if_5_nand_rb[5]}]

set_property IOSTANDARD SSTL18_II [get_ports {nand_if_5_nand_rb[6]}]
set_property PACKAGE_PIN J11 [get_ports {nand_if_5_nand_rb[6]}]

set_property IOSTANDARD SSTL18_II [get_ports {nand_if_5_nand_rb[7]}]
set_property PACKAGE_PIN H11 [get_ports {nand_if_5_nand_rb[7]}]

set_property IOSTANDARD LVCMOS18 [get_ports nand_if_5_nand_wp]
set_property PACKAGE_PIN L4 [get_ports nand_if_5_nand_wp]
set_property SLEW SLOW [get_ports nand_if_5_nand_wp]
set_property DRIVE 12 [get_ports nand_if_5_nand_wp]


