# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Practica1_Redes.srcs/sources_1/new/SP.vhd" \
"../../../../Practica1_Redes.srcs/sim_1/new/tb_SP.vhd" \

# Do not sort compile order
nosort
