
20-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005334  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00405334  00405334  0000d334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000870  20000000  0040533c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000f8  20000870  00405bac  00010870  2**2
                  ALLOC
  4 .stack        00003000  20000968  00405ca4  00010870  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00010870  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  0001089a  2**0
                  CONTENTS, READONLY
  7 .debug_info   00009566  00000000  00000000  000108f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001674  00000000  00000000  00019e5b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000612c  00000000  00000000  0001b4cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000a68  00000000  00000000  000215fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000988  00000000  00000000  00022063  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00005490  00000000  00000000  000229eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000a1e5  00000000  00000000  00027e7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00052aaf  00000000  00000000  00032060  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000039d8  00000000  00000000  00084b10  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003968 	.word	0x20003968
  400004:	004013a9 	.word	0x004013a9
  400008:	00401471 	.word	0x00401471
  40000c:	00401471 	.word	0x00401471
  400010:	00401471 	.word	0x00401471
  400014:	00401471 	.word	0x00401471
  400018:	00401471 	.word	0x00401471
	...
  40002c:	00401471 	.word	0x00401471
  400030:	00401471 	.word	0x00401471
  400034:	00000000 	.word	0x00000000
  400038:	00401471 	.word	0x00401471
  40003c:	00401471 	.word	0x00401471
  400040:	00401471 	.word	0x00401471
  400044:	00401471 	.word	0x00401471
  400048:	00401471 	.word	0x00401471
  40004c:	00401471 	.word	0x00401471
  400050:	00401471 	.word	0x00401471
  400054:	00401471 	.word	0x00401471
  400058:	00401471 	.word	0x00401471
  40005c:	00401471 	.word	0x00401471
  400060:	00401b41 	.word	0x00401b41
  400064:	00401471 	.word	0x00401471
  400068:	00000000 	.word	0x00000000
  40006c:	00400c49 	.word	0x00400c49
  400070:	00400c61 	.word	0x00400c61
  400074:	00400c79 	.word	0x00400c79
  400078:	00401471 	.word	0x00401471
  40007c:	00401471 	.word	0x00401471
	...
  400088:	00401471 	.word	0x00401471
  40008c:	00401471 	.word	0x00401471
  400090:	00401471 	.word	0x00401471
  400094:	00401471 	.word	0x00401471
  400098:	00401471 	.word	0x00401471
  40009c:	00401bbd 	.word	0x00401bbd
  4000a0:	00401471 	.word	0x00401471
  4000a4:	00401471 	.word	0x00401471
  4000a8:	00401471 	.word	0x00401471
  4000ac:	00401471 	.word	0x00401471
  4000b0:	00401471 	.word	0x00401471
  4000b4:	00401471 	.word	0x00401471
  4000b8:	00401471 	.word	0x00401471
  4000bc:	00401471 	.word	0x00401471
  4000c0:	00401471 	.word	0x00401471
  4000c4:	00401471 	.word	0x00401471
  4000c8:	00401471 	.word	0x00401471

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000870 	.word	0x20000870
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040533c 	.word	0x0040533c

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	0040533c 	.word	0x0040533c
  40011c:	20000874 	.word	0x20000874
  400120:	0040533c 	.word	0x0040533c
  400124:	00000000 	.word	0x00000000

00400128 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400128:	b580      	push	{r7, lr}
  40012a:	b082      	sub	sp, #8
  40012c:	af00      	add	r7, sp, #0
  40012e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400130:	687b      	ldr	r3, [r7, #4]
  400132:	2b07      	cmp	r3, #7
  400134:	d830      	bhi.n	400198 <osc_enable+0x70>
  400136:	a201      	add	r2, pc, #4	; (adr r2, 40013c <osc_enable+0x14>)
  400138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40013c:	00400199 	.word	0x00400199
  400140:	0040015d 	.word	0x0040015d
  400144:	00400165 	.word	0x00400165
  400148:	0040016d 	.word	0x0040016d
  40014c:	00400175 	.word	0x00400175
  400150:	0040017d 	.word	0x0040017d
  400154:	00400185 	.word	0x00400185
  400158:	0040018f 	.word	0x0040018f
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  40015c:	2000      	movs	r0, #0
  40015e:	4b10      	ldr	r3, [pc, #64]	; (4001a0 <osc_enable+0x78>)
  400160:	4798      	blx	r3
		break;
  400162:	e019      	b.n	400198 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400164:	2001      	movs	r0, #1
  400166:	4b0e      	ldr	r3, [pc, #56]	; (4001a0 <osc_enable+0x78>)
  400168:	4798      	blx	r3
		break;
  40016a:	e015      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  40016c:	2000      	movs	r0, #0
  40016e:	4b0d      	ldr	r3, [pc, #52]	; (4001a4 <osc_enable+0x7c>)
  400170:	4798      	blx	r3
		break;
  400172:	e011      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400174:	2010      	movs	r0, #16
  400176:	4b0b      	ldr	r3, [pc, #44]	; (4001a4 <osc_enable+0x7c>)
  400178:	4798      	blx	r3
		break;
  40017a:	e00d      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  40017c:	2020      	movs	r0, #32
  40017e:	4b09      	ldr	r3, [pc, #36]	; (4001a4 <osc_enable+0x7c>)
  400180:	4798      	blx	r3
		break;
  400182:	e009      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400184:	2000      	movs	r0, #0
  400186:	213e      	movs	r1, #62	; 0x3e
  400188:	4b07      	ldr	r3, [pc, #28]	; (4001a8 <osc_enable+0x80>)
  40018a:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40018c:	e004      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40018e:	2001      	movs	r0, #1
  400190:	213e      	movs	r1, #62	; 0x3e
  400192:	4b05      	ldr	r3, [pc, #20]	; (4001a8 <osc_enable+0x80>)
  400194:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400196:	bf00      	nop
	}
}
  400198:	3708      	adds	r7, #8
  40019a:	46bd      	mov	sp, r7
  40019c:	bd80      	pop	{r7, pc}
  40019e:	bf00      	nop
  4001a0:	00400d15 	.word	0x00400d15
  4001a4:	00400d81 	.word	0x00400d81
  4001a8:	00400df1 	.word	0x00400df1

004001ac <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d826      	bhi.n	400208 <osc_is_ready+0x5c>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_is_ready+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	004001e1 	.word	0x004001e1
  4001c4:	004001e5 	.word	0x004001e5
  4001c8:	004001e5 	.word	0x004001e5
  4001cc:	004001f7 	.word	0x004001f7
  4001d0:	004001f7 	.word	0x004001f7
  4001d4:	004001f7 	.word	0x004001f7
  4001d8:	004001f7 	.word	0x004001f7
  4001dc:	004001f7 	.word	0x004001f7
	case OSC_SLCK_32K_RC:
		return 1;
  4001e0:	2301      	movs	r3, #1
  4001e2:	e012      	b.n	40020a <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4001e4:	4b0b      	ldr	r3, [pc, #44]	; (400214 <osc_is_ready+0x68>)
  4001e6:	4798      	blx	r3
  4001e8:	4603      	mov	r3, r0
  4001ea:	2b00      	cmp	r3, #0
  4001ec:	bf14      	ite	ne
  4001ee:	2301      	movne	r3, #1
  4001f0:	2300      	moveq	r3, #0
  4001f2:	b2db      	uxtb	r3, r3
  4001f4:	e009      	b.n	40020a <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001f6:	4b08      	ldr	r3, [pc, #32]	; (400218 <osc_is_ready+0x6c>)
  4001f8:	4798      	blx	r3
  4001fa:	4603      	mov	r3, r0
  4001fc:	2b00      	cmp	r3, #0
  4001fe:	bf14      	ite	ne
  400200:	2301      	movne	r3, #1
  400202:	2300      	moveq	r3, #0
  400204:	b2db      	uxtb	r3, r3
  400206:	e000      	b.n	40020a <osc_is_ready+0x5e>
	}

	return 0;
  400208:	2300      	movs	r3, #0
}
  40020a:	4618      	mov	r0, r3
  40020c:	3708      	adds	r7, #8
  40020e:	46bd      	mov	sp, r7
  400210:	bd80      	pop	{r7, pc}
  400212:	bf00      	nop
  400214:	00400d4d 	.word	0x00400d4d
  400218:	00400e69 	.word	0x00400e69

0040021c <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40021c:	b480      	push	{r7}
  40021e:	b083      	sub	sp, #12
  400220:	af00      	add	r7, sp, #0
  400222:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400224:	687b      	ldr	r3, [r7, #4]
  400226:	2b07      	cmp	r3, #7
  400228:	d825      	bhi.n	400276 <osc_get_rate+0x5a>
  40022a:	a201      	add	r2, pc, #4	; (adr r2, 400230 <osc_get_rate+0x14>)
  40022c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400230:	00400251 	.word	0x00400251
  400234:	00400257 	.word	0x00400257
  400238:	0040025d 	.word	0x0040025d
  40023c:	00400263 	.word	0x00400263
  400240:	00400267 	.word	0x00400267
  400244:	0040026b 	.word	0x0040026b
  400248:	0040026f 	.word	0x0040026f
  40024c:	00400273 	.word	0x00400273
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400250:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400254:	e010      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400256:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40025a:	e00d      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40025c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400260:	e00a      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400262:	4b08      	ldr	r3, [pc, #32]	; (400284 <osc_get_rate+0x68>)
  400264:	e008      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400266:	4b08      	ldr	r3, [pc, #32]	; (400288 <osc_get_rate+0x6c>)
  400268:	e006      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40026a:	4b08      	ldr	r3, [pc, #32]	; (40028c <osc_get_rate+0x70>)
  40026c:	e004      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40026e:	4b07      	ldr	r3, [pc, #28]	; (40028c <osc_get_rate+0x70>)
  400270:	e002      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400272:	4b06      	ldr	r3, [pc, #24]	; (40028c <osc_get_rate+0x70>)
  400274:	e000      	b.n	400278 <osc_get_rate+0x5c>
	}

	return 0;
  400276:	2300      	movs	r3, #0
}
  400278:	4618      	mov	r0, r3
  40027a:	370c      	adds	r7, #12
  40027c:	46bd      	mov	sp, r7
  40027e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400282:	4770      	bx	lr
  400284:	003d0900 	.word	0x003d0900
  400288:	007a1200 	.word	0x007a1200
  40028c:	00b71b00 	.word	0x00b71b00

00400290 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400290:	b580      	push	{r7, lr}
  400292:	b082      	sub	sp, #8
  400294:	af00      	add	r7, sp, #0
  400296:	4603      	mov	r3, r0
  400298:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40029a:	bf00      	nop
  40029c:	79fb      	ldrb	r3, [r7, #7]
  40029e:	4618      	mov	r0, r3
  4002a0:	4b05      	ldr	r3, [pc, #20]	; (4002b8 <osc_wait_ready+0x28>)
  4002a2:	4798      	blx	r3
  4002a4:	4603      	mov	r3, r0
  4002a6:	f083 0301 	eor.w	r3, r3, #1
  4002aa:	b2db      	uxtb	r3, r3
  4002ac:	2b00      	cmp	r3, #0
  4002ae:	d1f5      	bne.n	40029c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4002b0:	3708      	adds	r7, #8
  4002b2:	46bd      	mov	sp, r7
  4002b4:	bd80      	pop	{r7, pc}
  4002b6:	bf00      	nop
  4002b8:	004001ad 	.word	0x004001ad

004002bc <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4002bc:	b580      	push	{r7, lr}
  4002be:	b086      	sub	sp, #24
  4002c0:	af00      	add	r7, sp, #0
  4002c2:	60f8      	str	r0, [r7, #12]
  4002c4:	607a      	str	r2, [r7, #4]
  4002c6:	603b      	str	r3, [r7, #0]
  4002c8:	460b      	mov	r3, r1
  4002ca:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4002cc:	7afb      	ldrb	r3, [r7, #11]
  4002ce:	4618      	mov	r0, r3
  4002d0:	4b0d      	ldr	r3, [pc, #52]	; (400308 <pll_config_init+0x4c>)
  4002d2:	4798      	blx	r3
  4002d4:	4602      	mov	r2, r0
  4002d6:	687b      	ldr	r3, [r7, #4]
  4002d8:	fbb2 f3f3 	udiv	r3, r2, r3
  4002dc:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4002de:	697b      	ldr	r3, [r7, #20]
  4002e0:	683a      	ldr	r2, [r7, #0]
  4002e2:	fb02 f303 	mul.w	r3, r2, r3
  4002e6:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4002e8:	683b      	ldr	r3, [r7, #0]
  4002ea:	3b01      	subs	r3, #1
  4002ec:	041a      	lsls	r2, r3, #16
  4002ee:	4b07      	ldr	r3, [pc, #28]	; (40030c <pll_config_init+0x50>)
  4002f0:	4013      	ands	r3, r2
  4002f2:	687a      	ldr	r2, [r7, #4]
  4002f4:	b2d2      	uxtb	r2, r2
  4002f6:	4313      	orrs	r3, r2
  4002f8:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  4002fc:	68fb      	ldr	r3, [r7, #12]
  4002fe:	601a      	str	r2, [r3, #0]
}
  400300:	3718      	adds	r7, #24
  400302:	46bd      	mov	sp, r7
  400304:	bd80      	pop	{r7, pc}
  400306:	bf00      	nop
  400308:	0040021d 	.word	0x0040021d
  40030c:	07ff0000 	.word	0x07ff0000

00400310 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400310:	b580      	push	{r7, lr}
  400312:	b082      	sub	sp, #8
  400314:	af00      	add	r7, sp, #0
  400316:	6078      	str	r0, [r7, #4]
  400318:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40031a:	683b      	ldr	r3, [r7, #0]
  40031c:	2b00      	cmp	r3, #0
  40031e:	d108      	bne.n	400332 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400320:	4b08      	ldr	r3, [pc, #32]	; (400344 <pll_enable+0x34>)
  400322:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400324:	4a08      	ldr	r2, [pc, #32]	; (400348 <pll_enable+0x38>)
  400326:	687b      	ldr	r3, [r7, #4]
  400328:	681b      	ldr	r3, [r3, #0]
  40032a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40032e:	6293      	str	r3, [r2, #40]	; 0x28
  400330:	e005      	b.n	40033e <pll_enable+0x2e>
	} else {
		pmc_disable_pllbck();
  400332:	4b06      	ldr	r3, [pc, #24]	; (40034c <pll_enable+0x3c>)
  400334:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  400336:	4a04      	ldr	r2, [pc, #16]	; (400348 <pll_enable+0x38>)
  400338:	687b      	ldr	r3, [r7, #4]
  40033a:	681b      	ldr	r3, [r3, #0]
  40033c:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  40033e:	3708      	adds	r7, #8
  400340:	46bd      	mov	sp, r7
  400342:	bd80      	pop	{r7, pc}
  400344:	00400e85 	.word	0x00400e85
  400348:	400e0400 	.word	0x400e0400
  40034c:	00400eb9 	.word	0x00400eb9

00400350 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400350:	b580      	push	{r7, lr}
  400352:	b082      	sub	sp, #8
  400354:	af00      	add	r7, sp, #0
  400356:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400358:	687b      	ldr	r3, [r7, #4]
  40035a:	2b00      	cmp	r3, #0
  40035c:	d103      	bne.n	400366 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  40035e:	4b05      	ldr	r3, [pc, #20]	; (400374 <pll_is_locked+0x24>)
  400360:	4798      	blx	r3
  400362:	4603      	mov	r3, r0
  400364:	e002      	b.n	40036c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  400366:	4b04      	ldr	r3, [pc, #16]	; (400378 <pll_is_locked+0x28>)
  400368:	4798      	blx	r3
  40036a:	4603      	mov	r3, r0
	}
}
  40036c:	4618      	mov	r0, r3
  40036e:	3708      	adds	r7, #8
  400370:	46bd      	mov	sp, r7
  400372:	bd80      	pop	{r7, pc}
  400374:	00400e9d 	.word	0x00400e9d
  400378:	00400ed1 	.word	0x00400ed1

0040037c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40037c:	b580      	push	{r7, lr}
  40037e:	b082      	sub	sp, #8
  400380:	af00      	add	r7, sp, #0
  400382:	4603      	mov	r3, r0
  400384:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400386:	79fb      	ldrb	r3, [r7, #7]
  400388:	3b03      	subs	r3, #3
  40038a:	2b04      	cmp	r3, #4
  40038c:	d808      	bhi.n	4003a0 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40038e:	79fb      	ldrb	r3, [r7, #7]
  400390:	4618      	mov	r0, r3
  400392:	4b05      	ldr	r3, [pc, #20]	; (4003a8 <pll_enable_source+0x2c>)
  400394:	4798      	blx	r3
		osc_wait_ready(e_src);
  400396:	79fb      	ldrb	r3, [r7, #7]
  400398:	4618      	mov	r0, r3
  40039a:	4b04      	ldr	r3, [pc, #16]	; (4003ac <pll_enable_source+0x30>)
  40039c:	4798      	blx	r3
		break;
  40039e:	e000      	b.n	4003a2 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4003a0:	bf00      	nop
	}
}
  4003a2:	3708      	adds	r7, #8
  4003a4:	46bd      	mov	sp, r7
  4003a6:	bd80      	pop	{r7, pc}
  4003a8:	00400129 	.word	0x00400129
  4003ac:	00400291 	.word	0x00400291

004003b0 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4003b8:	bf00      	nop
  4003ba:	6878      	ldr	r0, [r7, #4]
  4003bc:	4b04      	ldr	r3, [pc, #16]	; (4003d0 <pll_wait_for_lock+0x20>)
  4003be:	4798      	blx	r3
  4003c0:	4603      	mov	r3, r0
  4003c2:	2b00      	cmp	r3, #0
  4003c4:	d0f9      	beq.n	4003ba <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4003c6:	2300      	movs	r3, #0
}
  4003c8:	4618      	mov	r0, r3
  4003ca:	3708      	adds	r7, #8
  4003cc:	46bd      	mov	sp, r7
  4003ce:	bd80      	pop	{r7, pc}
  4003d0:	00400351 	.word	0x00400351

004003d4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4003d4:	b580      	push	{r7, lr}
  4003d6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4003d8:	2006      	movs	r0, #6
  4003da:	4b04      	ldr	r3, [pc, #16]	; (4003ec <sysclk_get_main_hz+0x18>)
  4003dc:	4798      	blx	r3
  4003de:	4602      	mov	r2, r0
  4003e0:	4613      	mov	r3, r2
  4003e2:	009b      	lsls	r3, r3, #2
  4003e4:	4413      	add	r3, r2
  4003e6:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4003e8:	4618      	mov	r0, r3
  4003ea:	bd80      	pop	{r7, pc}
  4003ec:	0040021d 	.word	0x0040021d

004003f0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4003f4:	4b02      	ldr	r3, [pc, #8]	; (400400 <sysclk_get_cpu_hz+0x10>)
  4003f6:	4798      	blx	r3
  4003f8:	4603      	mov	r3, r0
  4003fa:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	bd80      	pop	{r7, pc}
  400400:	004003d5 	.word	0x004003d5

00400404 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400404:	b590      	push	{r4, r7, lr}
  400406:	b083      	sub	sp, #12
  400408:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40040a:	4811      	ldr	r0, [pc, #68]	; (400450 <sysclk_init+0x4c>)
  40040c:	4b11      	ldr	r3, [pc, #68]	; (400454 <sysclk_init+0x50>)
  40040e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  400410:	2006      	movs	r0, #6
  400412:	4b11      	ldr	r3, [pc, #68]	; (400458 <sysclk_init+0x54>)
  400414:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400416:	1d3b      	adds	r3, r7, #4
  400418:	4618      	mov	r0, r3
  40041a:	2106      	movs	r1, #6
  40041c:	2201      	movs	r2, #1
  40041e:	2314      	movs	r3, #20
  400420:	4c0e      	ldr	r4, [pc, #56]	; (40045c <sysclk_init+0x58>)
  400422:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400424:	1d3b      	adds	r3, r7, #4
  400426:	4618      	mov	r0, r3
  400428:	2100      	movs	r1, #0
  40042a:	4b0d      	ldr	r3, [pc, #52]	; (400460 <sysclk_init+0x5c>)
  40042c:	4798      	blx	r3
		pll_wait_for_lock(0);
  40042e:	2000      	movs	r0, #0
  400430:	4b0c      	ldr	r3, [pc, #48]	; (400464 <sysclk_init+0x60>)
  400432:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400434:	2010      	movs	r0, #16
  400436:	4b0c      	ldr	r3, [pc, #48]	; (400468 <sysclk_init+0x64>)
  400438:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40043a:	4b0c      	ldr	r3, [pc, #48]	; (40046c <sysclk_init+0x68>)
  40043c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40043e:	4b0c      	ldr	r3, [pc, #48]	; (400470 <sysclk_init+0x6c>)
  400440:	4798      	blx	r3
  400442:	4603      	mov	r3, r0
  400444:	4618      	mov	r0, r3
  400446:	4b03      	ldr	r3, [pc, #12]	; (400454 <sysclk_init+0x50>)
  400448:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40044a:	370c      	adds	r7, #12
  40044c:	46bd      	mov	sp, r7
  40044e:	bd90      	pop	{r4, r7, pc}
  400450:	07270e00 	.word	0x07270e00
  400454:	00401615 	.word	0x00401615
  400458:	0040037d 	.word	0x0040037d
  40045c:	004002bd 	.word	0x004002bd
  400460:	00400311 	.word	0x00400311
  400464:	004003b1 	.word	0x004003b1
  400468:	00400c91 	.word	0x00400c91
  40046c:	00401479 	.word	0x00401479
  400470:	004003f1 	.word	0x004003f1

00400474 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400474:	b580      	push	{r7, lr}
  400476:	b086      	sub	sp, #24
  400478:	af00      	add	r7, sp, #0
  40047a:	60f8      	str	r0, [r7, #12]
  40047c:	60b9      	str	r1, [r7, #8]
  40047e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400480:	2300      	movs	r3, #0
  400482:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400484:	68fb      	ldr	r3, [r7, #12]
  400486:	2b00      	cmp	r3, #0
  400488:	d002      	beq.n	400490 <_read+0x1c>
		return -1;
  40048a:	f04f 33ff 	mov.w	r3, #4294967295
  40048e:	e014      	b.n	4004ba <_read+0x46>
	}

	for (; len > 0; --len) {
  400490:	e00f      	b.n	4004b2 <_read+0x3e>
		ptr_get(stdio_base, ptr);
  400492:	4b0c      	ldr	r3, [pc, #48]	; (4004c4 <_read+0x50>)
  400494:	681b      	ldr	r3, [r3, #0]
  400496:	4a0c      	ldr	r2, [pc, #48]	; (4004c8 <_read+0x54>)
  400498:	6812      	ldr	r2, [r2, #0]
  40049a:	4610      	mov	r0, r2
  40049c:	68b9      	ldr	r1, [r7, #8]
  40049e:	4798      	blx	r3
		ptr++;
  4004a0:	68bb      	ldr	r3, [r7, #8]
  4004a2:	3301      	adds	r3, #1
  4004a4:	60bb      	str	r3, [r7, #8]
		nChars++;
  4004a6:	697b      	ldr	r3, [r7, #20]
  4004a8:	3301      	adds	r3, #1
  4004aa:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4004ac:	687b      	ldr	r3, [r7, #4]
  4004ae:	3b01      	subs	r3, #1
  4004b0:	607b      	str	r3, [r7, #4]
  4004b2:	687b      	ldr	r3, [r7, #4]
  4004b4:	2b00      	cmp	r3, #0
  4004b6:	dcec      	bgt.n	400492 <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4004b8:	697b      	ldr	r3, [r7, #20]
}
  4004ba:	4618      	mov	r0, r3
  4004bc:	3718      	adds	r7, #24
  4004be:	46bd      	mov	sp, r7
  4004c0:	bd80      	pop	{r7, pc}
  4004c2:	bf00      	nop
  4004c4:	20000948 	.word	0x20000948
  4004c8:	20000950 	.word	0x20000950

004004cc <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4004cc:	b580      	push	{r7, lr}
  4004ce:	b086      	sub	sp, #24
  4004d0:	af00      	add	r7, sp, #0
  4004d2:	60f8      	str	r0, [r7, #12]
  4004d4:	60b9      	str	r1, [r7, #8]
  4004d6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4004d8:	2300      	movs	r3, #0
  4004da:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  4004dc:	68fb      	ldr	r3, [r7, #12]
  4004de:	2b01      	cmp	r3, #1
  4004e0:	d008      	beq.n	4004f4 <_write+0x28>
  4004e2:	68fb      	ldr	r3, [r7, #12]
  4004e4:	2b02      	cmp	r3, #2
  4004e6:	d005      	beq.n	4004f4 <_write+0x28>
  4004e8:	68fb      	ldr	r3, [r7, #12]
  4004ea:	2b03      	cmp	r3, #3
  4004ec:	d002      	beq.n	4004f4 <_write+0x28>
		return -1;
  4004ee:	f04f 33ff 	mov.w	r3, #4294967295
  4004f2:	e01a      	b.n	40052a <_write+0x5e>
	}

	for (; len != 0; --len) {
  4004f4:	e015      	b.n	400522 <_write+0x56>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4004f6:	4b0f      	ldr	r3, [pc, #60]	; (400534 <_write+0x68>)
  4004f8:	681a      	ldr	r2, [r3, #0]
  4004fa:	4b0f      	ldr	r3, [pc, #60]	; (400538 <_write+0x6c>)
  4004fc:	6818      	ldr	r0, [r3, #0]
  4004fe:	68bb      	ldr	r3, [r7, #8]
  400500:	1c59      	adds	r1, r3, #1
  400502:	60b9      	str	r1, [r7, #8]
  400504:	781b      	ldrb	r3, [r3, #0]
  400506:	4619      	mov	r1, r3
  400508:	4790      	blx	r2
  40050a:	4603      	mov	r3, r0
  40050c:	2b00      	cmp	r3, #0
  40050e:	da02      	bge.n	400516 <_write+0x4a>
			return -1;
  400510:	f04f 33ff 	mov.w	r3, #4294967295
  400514:	e009      	b.n	40052a <_write+0x5e>
		}
		++nChars;
  400516:	697b      	ldr	r3, [r7, #20]
  400518:	3301      	adds	r3, #1
  40051a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40051c:	687b      	ldr	r3, [r7, #4]
  40051e:	3b01      	subs	r3, #1
  400520:	607b      	str	r3, [r7, #4]
  400522:	687b      	ldr	r3, [r7, #4]
  400524:	2b00      	cmp	r3, #0
  400526:	d1e6      	bne.n	4004f6 <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  400528:	697b      	ldr	r3, [r7, #20]
}
  40052a:	4618      	mov	r0, r3
  40052c:	3718      	adds	r7, #24
  40052e:	46bd      	mov	sp, r7
  400530:	bd80      	pop	{r7, pc}
  400532:	bf00      	nop
  400534:	2000094c 	.word	0x2000094c
  400538:	20000950 	.word	0x20000950

0040053c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40053c:	b580      	push	{r7, lr}
  40053e:	b082      	sub	sp, #8
  400540:	af00      	add	r7, sp, #0
  400542:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400544:	6878      	ldr	r0, [r7, #4]
  400546:	4b02      	ldr	r3, [pc, #8]	; (400550 <sysclk_enable_peripheral_clock+0x14>)
  400548:	4798      	blx	r3
}
  40054a:	3708      	adds	r7, #8
  40054c:	46bd      	mov	sp, r7
  40054e:	bd80      	pop	{r7, pc}
  400550:	00400eed 	.word	0x00400eed

00400554 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400554:	b580      	push	{r7, lr}
  400556:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400558:	200b      	movs	r0, #11
  40055a:	4b04      	ldr	r3, [pc, #16]	; (40056c <ioport_init+0x18>)
  40055c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  40055e:	200c      	movs	r0, #12
  400560:	4b02      	ldr	r3, [pc, #8]	; (40056c <ioport_init+0x18>)
  400562:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400564:	200d      	movs	r0, #13
  400566:	4b01      	ldr	r3, [pc, #4]	; (40056c <ioport_init+0x18>)
  400568:	4798      	blx	r3
	arch_ioport_init();
}
  40056a:	bd80      	pop	{r7, pc}
  40056c:	0040053d 	.word	0x0040053d

00400570 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400570:	b580      	push	{r7, lr}
  400572:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400574:	4b0f      	ldr	r3, [pc, #60]	; (4005b4 <board_init+0x44>)
  400576:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40057a:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  40057c:	4b0e      	ldr	r3, [pc, #56]	; (4005b8 <board_init+0x48>)
  40057e:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400580:	2013      	movs	r0, #19
  400582:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400586:	4b0d      	ldr	r3, [pc, #52]	; (4005bc <board_init+0x4c>)
  400588:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40058a:	2014      	movs	r0, #20
  40058c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400590:	4b0a      	ldr	r3, [pc, #40]	; (4005bc <board_init+0x4c>)
  400592:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400594:	2023      	movs	r0, #35	; 0x23
  400596:	490a      	ldr	r1, [pc, #40]	; (4005c0 <board_init+0x50>)
  400598:	4b08      	ldr	r3, [pc, #32]	; (4005bc <board_init+0x4c>)
  40059a:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  40059c:	204c      	movs	r0, #76	; 0x4c
  40059e:	4909      	ldr	r1, [pc, #36]	; (4005c4 <board_init+0x54>)
  4005a0:	4b06      	ldr	r3, [pc, #24]	; (4005bc <board_init+0x4c>)
  4005a2:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4005a4:	4808      	ldr	r0, [pc, #32]	; (4005c8 <board_init+0x58>)
  4005a6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4005aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4005ae:	4b07      	ldr	r3, [pc, #28]	; (4005cc <board_init+0x5c>)
  4005b0:	4798      	blx	r3
#if defined(CONF_BOARD_USB_PORT)
# if defined(CONF_BOARD_USB_VBUS_DETECT)
	gpio_configure_pin(USB_VBUS_PIN, USB_VBUS_FLAGS);
# endif
#endif
}
  4005b2:	bd80      	pop	{r7, pc}
  4005b4:	400e1450 	.word	0x400e1450
  4005b8:	00400555 	.word	0x00400555
  4005bc:	00400871 	.word	0x00400871
  4005c0:	28000079 	.word	0x28000079
  4005c4:	28000059 	.word	0x28000059
  4005c8:	400e0e00 	.word	0x400e0e00
  4005cc:	00400a29 	.word	0x00400a29

004005d0 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4005d0:	b480      	push	{r7}
  4005d2:	b085      	sub	sp, #20
  4005d4:	af00      	add	r7, sp, #0
  4005d6:	60f8      	str	r0, [r7, #12]
  4005d8:	60b9      	str	r1, [r7, #8]
  4005da:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4005dc:	687b      	ldr	r3, [r7, #4]
  4005de:	2b00      	cmp	r3, #0
  4005e0:	d003      	beq.n	4005ea <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4005e2:	68fb      	ldr	r3, [r7, #12]
  4005e4:	68ba      	ldr	r2, [r7, #8]
  4005e6:	665a      	str	r2, [r3, #100]	; 0x64
  4005e8:	e002      	b.n	4005f0 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4005ea:	68fb      	ldr	r3, [r7, #12]
  4005ec:	68ba      	ldr	r2, [r7, #8]
  4005ee:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4005f0:	3714      	adds	r7, #20
  4005f2:	46bd      	mov	sp, r7
  4005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005f8:	4770      	bx	lr
  4005fa:	bf00      	nop

004005fc <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  4005fc:	b480      	push	{r7}
  4005fe:	b083      	sub	sp, #12
  400600:	af00      	add	r7, sp, #0
  400602:	6078      	str	r0, [r7, #4]
  400604:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  400606:	687b      	ldr	r3, [r7, #4]
  400608:	683a      	ldr	r2, [r7, #0]
  40060a:	631a      	str	r2, [r3, #48]	; 0x30
}
  40060c:	370c      	adds	r7, #12
  40060e:	46bd      	mov	sp, r7
  400610:	f85d 7b04 	ldr.w	r7, [sp], #4
  400614:	4770      	bx	lr
  400616:	bf00      	nop

00400618 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400618:	b480      	push	{r7}
  40061a:	b083      	sub	sp, #12
  40061c:	af00      	add	r7, sp, #0
  40061e:	6078      	str	r0, [r7, #4]
  400620:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  400622:	687b      	ldr	r3, [r7, #4]
  400624:	683a      	ldr	r2, [r7, #0]
  400626:	635a      	str	r2, [r3, #52]	; 0x34
}
  400628:	370c      	adds	r7, #12
  40062a:	46bd      	mov	sp, r7
  40062c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400630:	4770      	bx	lr
  400632:	bf00      	nop

00400634 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400634:	b480      	push	{r7}
  400636:	b087      	sub	sp, #28
  400638:	af00      	add	r7, sp, #0
  40063a:	60f8      	str	r0, [r7, #12]
  40063c:	60b9      	str	r1, [r7, #8]
  40063e:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400640:	68fb      	ldr	r3, [r7, #12]
  400642:	687a      	ldr	r2, [r7, #4]
  400644:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400646:	68bb      	ldr	r3, [r7, #8]
  400648:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40064c:	d04a      	beq.n	4006e4 <pio_set_peripheral+0xb0>
  40064e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400652:	d808      	bhi.n	400666 <pio_set_peripheral+0x32>
  400654:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400658:	d016      	beq.n	400688 <pio_set_peripheral+0x54>
  40065a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40065e:	d02c      	beq.n	4006ba <pio_set_peripheral+0x86>
  400660:	2b00      	cmp	r3, #0
  400662:	d069      	beq.n	400738 <pio_set_peripheral+0x104>
  400664:	e064      	b.n	400730 <pio_set_peripheral+0xfc>
  400666:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40066a:	d065      	beq.n	400738 <pio_set_peripheral+0x104>
  40066c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400670:	d803      	bhi.n	40067a <pio_set_peripheral+0x46>
  400672:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400676:	d04a      	beq.n	40070e <pio_set_peripheral+0xda>
  400678:	e05a      	b.n	400730 <pio_set_peripheral+0xfc>
  40067a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40067e:	d05b      	beq.n	400738 <pio_set_peripheral+0x104>
  400680:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400684:	d058      	beq.n	400738 <pio_set_peripheral+0x104>
  400686:	e053      	b.n	400730 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400688:	68fb      	ldr	r3, [r7, #12]
  40068a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40068c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40068e:	68fb      	ldr	r3, [r7, #12]
  400690:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400692:	687b      	ldr	r3, [r7, #4]
  400694:	43d9      	mvns	r1, r3
  400696:	697b      	ldr	r3, [r7, #20]
  400698:	400b      	ands	r3, r1
  40069a:	401a      	ands	r2, r3
  40069c:	68fb      	ldr	r3, [r7, #12]
  40069e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006a0:	68fb      	ldr	r3, [r7, #12]
  4006a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006a4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006a6:	68fb      	ldr	r3, [r7, #12]
  4006a8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006aa:	687b      	ldr	r3, [r7, #4]
  4006ac:	43d9      	mvns	r1, r3
  4006ae:	697b      	ldr	r3, [r7, #20]
  4006b0:	400b      	ands	r3, r1
  4006b2:	401a      	ands	r2, r3
  4006b4:	68fb      	ldr	r3, [r7, #12]
  4006b6:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006b8:	e03a      	b.n	400730 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006ba:	68fb      	ldr	r3, [r7, #12]
  4006bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006be:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4006c0:	687a      	ldr	r2, [r7, #4]
  4006c2:	697b      	ldr	r3, [r7, #20]
  4006c4:	431a      	orrs	r2, r3
  4006c6:	68fb      	ldr	r3, [r7, #12]
  4006c8:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006ca:	68fb      	ldr	r3, [r7, #12]
  4006cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006ce:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006d0:	68fb      	ldr	r3, [r7, #12]
  4006d2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006d4:	687b      	ldr	r3, [r7, #4]
  4006d6:	43d9      	mvns	r1, r3
  4006d8:	697b      	ldr	r3, [r7, #20]
  4006da:	400b      	ands	r3, r1
  4006dc:	401a      	ands	r2, r3
  4006de:	68fb      	ldr	r3, [r7, #12]
  4006e0:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006e2:	e025      	b.n	400730 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006e4:	68fb      	ldr	r3, [r7, #12]
  4006e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006e8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4006ea:	68fb      	ldr	r3, [r7, #12]
  4006ec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006ee:	687b      	ldr	r3, [r7, #4]
  4006f0:	43d9      	mvns	r1, r3
  4006f2:	697b      	ldr	r3, [r7, #20]
  4006f4:	400b      	ands	r3, r1
  4006f6:	401a      	ands	r2, r3
  4006f8:	68fb      	ldr	r3, [r7, #12]
  4006fa:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006fc:	68fb      	ldr	r3, [r7, #12]
  4006fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400700:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400702:	687a      	ldr	r2, [r7, #4]
  400704:	697b      	ldr	r3, [r7, #20]
  400706:	431a      	orrs	r2, r3
  400708:	68fb      	ldr	r3, [r7, #12]
  40070a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40070c:	e010      	b.n	400730 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40070e:	68fb      	ldr	r3, [r7, #12]
  400710:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400712:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400714:	687a      	ldr	r2, [r7, #4]
  400716:	697b      	ldr	r3, [r7, #20]
  400718:	431a      	orrs	r2, r3
  40071a:	68fb      	ldr	r3, [r7, #12]
  40071c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40071e:	68fb      	ldr	r3, [r7, #12]
  400720:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400722:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400724:	687a      	ldr	r2, [r7, #4]
  400726:	697b      	ldr	r3, [r7, #20]
  400728:	431a      	orrs	r2, r3
  40072a:	68fb      	ldr	r3, [r7, #12]
  40072c:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40072e:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400730:	68fb      	ldr	r3, [r7, #12]
  400732:	687a      	ldr	r2, [r7, #4]
  400734:	605a      	str	r2, [r3, #4]
  400736:	e000      	b.n	40073a <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  400738:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  40073a:	371c      	adds	r7, #28
  40073c:	46bd      	mov	sp, r7
  40073e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400742:	4770      	bx	lr

00400744 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  400744:	b580      	push	{r7, lr}
  400746:	b084      	sub	sp, #16
  400748:	af00      	add	r7, sp, #0
  40074a:	60f8      	str	r0, [r7, #12]
  40074c:	60b9      	str	r1, [r7, #8]
  40074e:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400750:	68f8      	ldr	r0, [r7, #12]
  400752:	68b9      	ldr	r1, [r7, #8]
  400754:	4b18      	ldr	r3, [pc, #96]	; (4007b8 <pio_set_input+0x74>)
  400756:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400758:	687b      	ldr	r3, [r7, #4]
  40075a:	f003 0301 	and.w	r3, r3, #1
  40075e:	68f8      	ldr	r0, [r7, #12]
  400760:	68b9      	ldr	r1, [r7, #8]
  400762:	461a      	mov	r2, r3
  400764:	4b15      	ldr	r3, [pc, #84]	; (4007bc <pio_set_input+0x78>)
  400766:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400768:	687b      	ldr	r3, [r7, #4]
  40076a:	f003 030a 	and.w	r3, r3, #10
  40076e:	2b00      	cmp	r3, #0
  400770:	d003      	beq.n	40077a <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  400772:	68fb      	ldr	r3, [r7, #12]
  400774:	68ba      	ldr	r2, [r7, #8]
  400776:	621a      	str	r2, [r3, #32]
  400778:	e002      	b.n	400780 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40077a:	68fb      	ldr	r3, [r7, #12]
  40077c:	68ba      	ldr	r2, [r7, #8]
  40077e:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400780:	687b      	ldr	r3, [r7, #4]
  400782:	f003 0302 	and.w	r3, r3, #2
  400786:	2b00      	cmp	r3, #0
  400788:	d004      	beq.n	400794 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  40078a:	68fb      	ldr	r3, [r7, #12]
  40078c:	68ba      	ldr	r2, [r7, #8]
  40078e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  400792:	e008      	b.n	4007a6 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400794:	687b      	ldr	r3, [r7, #4]
  400796:	f003 0308 	and.w	r3, r3, #8
  40079a:	2b00      	cmp	r3, #0
  40079c:	d003      	beq.n	4007a6 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  40079e:	68fb      	ldr	r3, [r7, #12]
  4007a0:	68ba      	ldr	r2, [r7, #8]
  4007a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4007a6:	68fb      	ldr	r3, [r7, #12]
  4007a8:	68ba      	ldr	r2, [r7, #8]
  4007aa:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4007ac:	68fb      	ldr	r3, [r7, #12]
  4007ae:	68ba      	ldr	r2, [r7, #8]
  4007b0:	601a      	str	r2, [r3, #0]
}
  4007b2:	3710      	adds	r7, #16
  4007b4:	46bd      	mov	sp, r7
  4007b6:	bd80      	pop	{r7, pc}
  4007b8:	00400825 	.word	0x00400825
  4007bc:	004005d1 	.word	0x004005d1

004007c0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4007c0:	b580      	push	{r7, lr}
  4007c2:	b084      	sub	sp, #16
  4007c4:	af00      	add	r7, sp, #0
  4007c6:	60f8      	str	r0, [r7, #12]
  4007c8:	60b9      	str	r1, [r7, #8]
  4007ca:	607a      	str	r2, [r7, #4]
  4007cc:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4007ce:	68f8      	ldr	r0, [r7, #12]
  4007d0:	68b9      	ldr	r1, [r7, #8]
  4007d2:	4b12      	ldr	r3, [pc, #72]	; (40081c <pio_set_output+0x5c>)
  4007d4:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4007d6:	68f8      	ldr	r0, [r7, #12]
  4007d8:	68b9      	ldr	r1, [r7, #8]
  4007da:	69ba      	ldr	r2, [r7, #24]
  4007dc:	4b10      	ldr	r3, [pc, #64]	; (400820 <pio_set_output+0x60>)
  4007de:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4007e0:	683b      	ldr	r3, [r7, #0]
  4007e2:	2b00      	cmp	r3, #0
  4007e4:	d003      	beq.n	4007ee <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4007e6:	68fb      	ldr	r3, [r7, #12]
  4007e8:	68ba      	ldr	r2, [r7, #8]
  4007ea:	651a      	str	r2, [r3, #80]	; 0x50
  4007ec:	e002      	b.n	4007f4 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4007ee:	68fb      	ldr	r3, [r7, #12]
  4007f0:	68ba      	ldr	r2, [r7, #8]
  4007f2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4007f4:	687b      	ldr	r3, [r7, #4]
  4007f6:	2b00      	cmp	r3, #0
  4007f8:	d003      	beq.n	400802 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4007fa:	68fb      	ldr	r3, [r7, #12]
  4007fc:	68ba      	ldr	r2, [r7, #8]
  4007fe:	631a      	str	r2, [r3, #48]	; 0x30
  400800:	e002      	b.n	400808 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400802:	68fb      	ldr	r3, [r7, #12]
  400804:	68ba      	ldr	r2, [r7, #8]
  400806:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400808:	68fb      	ldr	r3, [r7, #12]
  40080a:	68ba      	ldr	r2, [r7, #8]
  40080c:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40080e:	68fb      	ldr	r3, [r7, #12]
  400810:	68ba      	ldr	r2, [r7, #8]
  400812:	601a      	str	r2, [r3, #0]
}
  400814:	3710      	adds	r7, #16
  400816:	46bd      	mov	sp, r7
  400818:	bd80      	pop	{r7, pc}
  40081a:	bf00      	nop
  40081c:	00400825 	.word	0x00400825
  400820:	004005d1 	.word	0x004005d1

00400824 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400824:	b480      	push	{r7}
  400826:	b083      	sub	sp, #12
  400828:	af00      	add	r7, sp, #0
  40082a:	6078      	str	r0, [r7, #4]
  40082c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40082e:	687b      	ldr	r3, [r7, #4]
  400830:	683a      	ldr	r2, [r7, #0]
  400832:	645a      	str	r2, [r3, #68]	; 0x44
}
  400834:	370c      	adds	r7, #12
  400836:	46bd      	mov	sp, r7
  400838:	f85d 7b04 	ldr.w	r7, [sp], #4
  40083c:	4770      	bx	lr
  40083e:	bf00      	nop

00400840 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400840:	b480      	push	{r7}
  400842:	b083      	sub	sp, #12
  400844:	af00      	add	r7, sp, #0
  400846:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400848:	687b      	ldr	r3, [r7, #4]
  40084a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  40084c:	4618      	mov	r0, r3
  40084e:	370c      	adds	r7, #12
  400850:	46bd      	mov	sp, r7
  400852:	f85d 7b04 	ldr.w	r7, [sp], #4
  400856:	4770      	bx	lr

00400858 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400858:	b480      	push	{r7}
  40085a:	b083      	sub	sp, #12
  40085c:	af00      	add	r7, sp, #0
  40085e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400860:	687b      	ldr	r3, [r7, #4]
  400862:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400864:	4618      	mov	r0, r3
  400866:	370c      	adds	r7, #12
  400868:	46bd      	mov	sp, r7
  40086a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40086e:	4770      	bx	lr

00400870 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400870:	b590      	push	{r4, r7, lr}
  400872:	b087      	sub	sp, #28
  400874:	af02      	add	r7, sp, #8
  400876:	6078      	str	r0, [r7, #4]
  400878:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  40087a:	6878      	ldr	r0, [r7, #4]
  40087c:	4b65      	ldr	r3, [pc, #404]	; (400a14 <pio_configure_pin+0x1a4>)
  40087e:	4798      	blx	r3
  400880:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400882:	683b      	ldr	r3, [r7, #0]
  400884:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  400888:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40088c:	d06b      	beq.n	400966 <pio_configure_pin+0xf6>
  40088e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400892:	d809      	bhi.n	4008a8 <pio_configure_pin+0x38>
  400894:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400898:	d02d      	beq.n	4008f6 <pio_configure_pin+0x86>
  40089a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40089e:	d046      	beq.n	40092e <pio_configure_pin+0xbe>
  4008a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4008a4:	d00b      	beq.n	4008be <pio_configure_pin+0x4e>
  4008a6:	e0ae      	b.n	400a06 <pio_configure_pin+0x196>
  4008a8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4008ac:	f000 8083 	beq.w	4009b6 <pio_configure_pin+0x146>
  4008b0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4008b4:	d07f      	beq.n	4009b6 <pio_configure_pin+0x146>
  4008b6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4008ba:	d070      	beq.n	40099e <pio_configure_pin+0x12e>
  4008bc:	e0a3      	b.n	400a06 <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4008be:	687b      	ldr	r3, [r7, #4]
  4008c0:	f003 031f 	and.w	r3, r3, #31
  4008c4:	2201      	movs	r2, #1
  4008c6:	fa02 f303 	lsl.w	r3, r2, r3
  4008ca:	68f8      	ldr	r0, [r7, #12]
  4008cc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4008d0:	461a      	mov	r2, r3
  4008d2:	4b51      	ldr	r3, [pc, #324]	; (400a18 <pio_configure_pin+0x1a8>)
  4008d4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4008d6:	687b      	ldr	r3, [r7, #4]
  4008d8:	f003 031f 	and.w	r3, r3, #31
  4008dc:	2201      	movs	r2, #1
  4008de:	fa02 f303 	lsl.w	r3, r2, r3
  4008e2:	461a      	mov	r2, r3
  4008e4:	683b      	ldr	r3, [r7, #0]
  4008e6:	f003 0301 	and.w	r3, r3, #1
  4008ea:	68f8      	ldr	r0, [r7, #12]
  4008ec:	4611      	mov	r1, r2
  4008ee:	461a      	mov	r2, r3
  4008f0:	4b4a      	ldr	r3, [pc, #296]	; (400a1c <pio_configure_pin+0x1ac>)
  4008f2:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4008f4:	e089      	b.n	400a0a <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4008f6:	687b      	ldr	r3, [r7, #4]
  4008f8:	f003 031f 	and.w	r3, r3, #31
  4008fc:	2201      	movs	r2, #1
  4008fe:	fa02 f303 	lsl.w	r3, r2, r3
  400902:	68f8      	ldr	r0, [r7, #12]
  400904:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400908:	461a      	mov	r2, r3
  40090a:	4b43      	ldr	r3, [pc, #268]	; (400a18 <pio_configure_pin+0x1a8>)
  40090c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40090e:	687b      	ldr	r3, [r7, #4]
  400910:	f003 031f 	and.w	r3, r3, #31
  400914:	2201      	movs	r2, #1
  400916:	fa02 f303 	lsl.w	r3, r2, r3
  40091a:	461a      	mov	r2, r3
  40091c:	683b      	ldr	r3, [r7, #0]
  40091e:	f003 0301 	and.w	r3, r3, #1
  400922:	68f8      	ldr	r0, [r7, #12]
  400924:	4611      	mov	r1, r2
  400926:	461a      	mov	r2, r3
  400928:	4b3c      	ldr	r3, [pc, #240]	; (400a1c <pio_configure_pin+0x1ac>)
  40092a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40092c:	e06d      	b.n	400a0a <pio_configure_pin+0x19a>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40092e:	687b      	ldr	r3, [r7, #4]
  400930:	f003 031f 	and.w	r3, r3, #31
  400934:	2201      	movs	r2, #1
  400936:	fa02 f303 	lsl.w	r3, r2, r3
  40093a:	68f8      	ldr	r0, [r7, #12]
  40093c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400940:	461a      	mov	r2, r3
  400942:	4b35      	ldr	r3, [pc, #212]	; (400a18 <pio_configure_pin+0x1a8>)
  400944:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  400946:	687b      	ldr	r3, [r7, #4]
  400948:	f003 031f 	and.w	r3, r3, #31
  40094c:	2201      	movs	r2, #1
  40094e:	fa02 f303 	lsl.w	r3, r2, r3
  400952:	461a      	mov	r2, r3
  400954:	683b      	ldr	r3, [r7, #0]
  400956:	f003 0301 	and.w	r3, r3, #1
  40095a:	68f8      	ldr	r0, [r7, #12]
  40095c:	4611      	mov	r1, r2
  40095e:	461a      	mov	r2, r3
  400960:	4b2e      	ldr	r3, [pc, #184]	; (400a1c <pio_configure_pin+0x1ac>)
  400962:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  400964:	e051      	b.n	400a0a <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400966:	687b      	ldr	r3, [r7, #4]
  400968:	f003 031f 	and.w	r3, r3, #31
  40096c:	2201      	movs	r2, #1
  40096e:	fa02 f303 	lsl.w	r3, r2, r3
  400972:	68f8      	ldr	r0, [r7, #12]
  400974:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400978:	461a      	mov	r2, r3
  40097a:	4b27      	ldr	r3, [pc, #156]	; (400a18 <pio_configure_pin+0x1a8>)
  40097c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40097e:	687b      	ldr	r3, [r7, #4]
  400980:	f003 031f 	and.w	r3, r3, #31
  400984:	2201      	movs	r2, #1
  400986:	fa02 f303 	lsl.w	r3, r2, r3
  40098a:	461a      	mov	r2, r3
  40098c:	683b      	ldr	r3, [r7, #0]
  40098e:	f003 0301 	and.w	r3, r3, #1
  400992:	68f8      	ldr	r0, [r7, #12]
  400994:	4611      	mov	r1, r2
  400996:	461a      	mov	r2, r3
  400998:	4b20      	ldr	r3, [pc, #128]	; (400a1c <pio_configure_pin+0x1ac>)
  40099a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40099c:	e035      	b.n	400a0a <pio_configure_pin+0x19a>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40099e:	687b      	ldr	r3, [r7, #4]
  4009a0:	f003 031f 	and.w	r3, r3, #31
  4009a4:	2201      	movs	r2, #1
  4009a6:	fa02 f303 	lsl.w	r3, r2, r3
  4009aa:	68f8      	ldr	r0, [r7, #12]
  4009ac:	4619      	mov	r1, r3
  4009ae:	683a      	ldr	r2, [r7, #0]
  4009b0:	4b1b      	ldr	r3, [pc, #108]	; (400a20 <pio_configure_pin+0x1b0>)
  4009b2:	4798      	blx	r3
		break;
  4009b4:	e029      	b.n	400a0a <pio_configure_pin+0x19a>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4009b6:	687b      	ldr	r3, [r7, #4]
  4009b8:	f003 031f 	and.w	r3, r3, #31
  4009bc:	2201      	movs	r2, #1
  4009be:	fa02 f303 	lsl.w	r3, r2, r3
  4009c2:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4009c4:	683b      	ldr	r3, [r7, #0]
  4009c6:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4009ca:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4009ce:	bf0c      	ite	eq
  4009d0:	2301      	moveq	r3, #1
  4009d2:	2300      	movne	r3, #0
  4009d4:	b2db      	uxtb	r3, r3
  4009d6:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  4009d8:	683b      	ldr	r3, [r7, #0]
  4009da:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4009de:	2b00      	cmp	r3, #0
  4009e0:	bf14      	ite	ne
  4009e2:	2301      	movne	r3, #1
  4009e4:	2300      	moveq	r3, #0
  4009e6:	b2db      	uxtb	r3, r3
  4009e8:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  4009ea:	683b      	ldr	r3, [r7, #0]
  4009ec:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4009f0:	2b00      	cmp	r3, #0
  4009f2:	bf14      	ite	ne
  4009f4:	2301      	movne	r3, #1
  4009f6:	2300      	moveq	r3, #0
  4009f8:	b2db      	uxtb	r3, r3
  4009fa:	9300      	str	r3, [sp, #0]
  4009fc:	68f8      	ldr	r0, [r7, #12]
  4009fe:	4623      	mov	r3, r4
  400a00:	4c08      	ldr	r4, [pc, #32]	; (400a24 <pio_configure_pin+0x1b4>)
  400a02:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400a04:	e001      	b.n	400a0a <pio_configure_pin+0x19a>

	default:
		return 0;
  400a06:	2300      	movs	r3, #0
  400a08:	e000      	b.n	400a0c <pio_configure_pin+0x19c>
	}

	return 1;
  400a0a:	2301      	movs	r3, #1
}
  400a0c:	4618      	mov	r0, r3
  400a0e:	3714      	adds	r7, #20
  400a10:	46bd      	mov	sp, r7
  400a12:	bd90      	pop	{r4, r7, pc}
  400a14:	00400b55 	.word	0x00400b55
  400a18:	00400635 	.word	0x00400635
  400a1c:	004005d1 	.word	0x004005d1
  400a20:	00400745 	.word	0x00400745
  400a24:	004007c1 	.word	0x004007c1

00400a28 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  400a28:	b590      	push	{r4, r7, lr}
  400a2a:	b087      	sub	sp, #28
  400a2c:	af02      	add	r7, sp, #8
  400a2e:	60f8      	str	r0, [r7, #12]
  400a30:	60b9      	str	r1, [r7, #8]
  400a32:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400a34:	687b      	ldr	r3, [r7, #4]
  400a36:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  400a3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400a3e:	d043      	beq.n	400ac8 <pio_configure_pin_group+0xa0>
  400a40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400a44:	d809      	bhi.n	400a5a <pio_configure_pin_group+0x32>
  400a46:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400a4a:	d01f      	beq.n	400a8c <pio_configure_pin_group+0x64>
  400a4c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400a50:	d02b      	beq.n	400aaa <pio_configure_pin_group+0x82>
  400a52:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400a56:	d00a      	beq.n	400a6e <pio_configure_pin_group+0x46>
  400a58:	e06d      	b.n	400b36 <pio_configure_pin_group+0x10e>
  400a5a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400a5e:	d048      	beq.n	400af2 <pio_configure_pin_group+0xca>
  400a60:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400a64:	d045      	beq.n	400af2 <pio_configure_pin_group+0xca>
  400a66:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400a6a:	d03c      	beq.n	400ae6 <pio_configure_pin_group+0xbe>
  400a6c:	e063      	b.n	400b36 <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400a6e:	68f8      	ldr	r0, [r7, #12]
  400a70:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a74:	68ba      	ldr	r2, [r7, #8]
  400a76:	4b33      	ldr	r3, [pc, #204]	; (400b44 <pio_configure_pin_group+0x11c>)
  400a78:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  400a7a:	687b      	ldr	r3, [r7, #4]
  400a7c:	f003 0301 	and.w	r3, r3, #1
  400a80:	68f8      	ldr	r0, [r7, #12]
  400a82:	68b9      	ldr	r1, [r7, #8]
  400a84:	461a      	mov	r2, r3
  400a86:	4b30      	ldr	r3, [pc, #192]	; (400b48 <pio_configure_pin_group+0x120>)
  400a88:	4798      	blx	r3
		break;
  400a8a:	e056      	b.n	400b3a <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400a8c:	68f8      	ldr	r0, [r7, #12]
  400a8e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a92:	68ba      	ldr	r2, [r7, #8]
  400a94:	4b2b      	ldr	r3, [pc, #172]	; (400b44 <pio_configure_pin_group+0x11c>)
  400a96:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  400a98:	687b      	ldr	r3, [r7, #4]
  400a9a:	f003 0301 	and.w	r3, r3, #1
  400a9e:	68f8      	ldr	r0, [r7, #12]
  400aa0:	68b9      	ldr	r1, [r7, #8]
  400aa2:	461a      	mov	r2, r3
  400aa4:	4b28      	ldr	r3, [pc, #160]	; (400b48 <pio_configure_pin_group+0x120>)
  400aa6:	4798      	blx	r3
		break;
  400aa8:	e047      	b.n	400b3a <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400aaa:	68f8      	ldr	r0, [r7, #12]
  400aac:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400ab0:	68ba      	ldr	r2, [r7, #8]
  400ab2:	4b24      	ldr	r3, [pc, #144]	; (400b44 <pio_configure_pin_group+0x11c>)
  400ab4:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  400ab6:	687b      	ldr	r3, [r7, #4]
  400ab8:	f003 0301 	and.w	r3, r3, #1
  400abc:	68f8      	ldr	r0, [r7, #12]
  400abe:	68b9      	ldr	r1, [r7, #8]
  400ac0:	461a      	mov	r2, r3
  400ac2:	4b21      	ldr	r3, [pc, #132]	; (400b48 <pio_configure_pin_group+0x120>)
  400ac4:	4798      	blx	r3
		break;
  400ac6:	e038      	b.n	400b3a <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400ac8:	68f8      	ldr	r0, [r7, #12]
  400aca:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400ace:	68ba      	ldr	r2, [r7, #8]
  400ad0:	4b1c      	ldr	r3, [pc, #112]	; (400b44 <pio_configure_pin_group+0x11c>)
  400ad2:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  400ad4:	687b      	ldr	r3, [r7, #4]
  400ad6:	f003 0301 	and.w	r3, r3, #1
  400ada:	68f8      	ldr	r0, [r7, #12]
  400adc:	68b9      	ldr	r1, [r7, #8]
  400ade:	461a      	mov	r2, r3
  400ae0:	4b19      	ldr	r3, [pc, #100]	; (400b48 <pio_configure_pin_group+0x120>)
  400ae2:	4798      	blx	r3
		break;
  400ae4:	e029      	b.n	400b3a <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400ae6:	68f8      	ldr	r0, [r7, #12]
  400ae8:	68b9      	ldr	r1, [r7, #8]
  400aea:	687a      	ldr	r2, [r7, #4]
  400aec:	4b17      	ldr	r3, [pc, #92]	; (400b4c <pio_configure_pin_group+0x124>)
  400aee:	4798      	blx	r3
		break;
  400af0:	e023      	b.n	400b3a <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400af2:	687b      	ldr	r3, [r7, #4]
  400af4:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400af8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400afc:	bf0c      	ite	eq
  400afe:	2301      	moveq	r3, #1
  400b00:	2300      	movne	r3, #0
  400b02:	b2db      	uxtb	r3, r3
  400b04:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  400b06:	687b      	ldr	r3, [r7, #4]
  400b08:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400b0c:	2b00      	cmp	r3, #0
  400b0e:	bf14      	ite	ne
  400b10:	2301      	movne	r3, #1
  400b12:	2300      	moveq	r3, #0
  400b14:	b2db      	uxtb	r3, r3
  400b16:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  400b18:	687b      	ldr	r3, [r7, #4]
  400b1a:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400b1e:	2b00      	cmp	r3, #0
  400b20:	bf14      	ite	ne
  400b22:	2301      	movne	r3, #1
  400b24:	2300      	moveq	r3, #0
  400b26:	b2db      	uxtb	r3, r3
  400b28:	9300      	str	r3, [sp, #0]
  400b2a:	68f8      	ldr	r0, [r7, #12]
  400b2c:	68b9      	ldr	r1, [r7, #8]
  400b2e:	4623      	mov	r3, r4
  400b30:	4c07      	ldr	r4, [pc, #28]	; (400b50 <pio_configure_pin_group+0x128>)
  400b32:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400b34:	e001      	b.n	400b3a <pio_configure_pin_group+0x112>

	default:
		return 0;
  400b36:	2300      	movs	r3, #0
  400b38:	e000      	b.n	400b3c <pio_configure_pin_group+0x114>
	}

	return 1;
  400b3a:	2301      	movs	r3, #1
}
  400b3c:	4618      	mov	r0, r3
  400b3e:	3714      	adds	r7, #20
  400b40:	46bd      	mov	sp, r7
  400b42:	bd90      	pop	{r4, r7, pc}
  400b44:	00400635 	.word	0x00400635
  400b48:	004005d1 	.word	0x004005d1
  400b4c:	00400745 	.word	0x00400745
  400b50:	004007c1 	.word	0x004007c1

00400b54 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  400b54:	b480      	push	{r7}
  400b56:	b085      	sub	sp, #20
  400b58:	af00      	add	r7, sp, #0
  400b5a:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400b5c:	687b      	ldr	r3, [r7, #4]
  400b5e:	095b      	lsrs	r3, r3, #5
  400b60:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400b64:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400b68:	025b      	lsls	r3, r3, #9
  400b6a:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  400b6c:	68fb      	ldr	r3, [r7, #12]
}
  400b6e:	4618      	mov	r0, r3
  400b70:	3714      	adds	r7, #20
  400b72:	46bd      	mov	sp, r7
  400b74:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b78:	4770      	bx	lr
  400b7a:	bf00      	nop

00400b7c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400b7c:	b580      	push	{r7, lr}
  400b7e:	b084      	sub	sp, #16
  400b80:	af00      	add	r7, sp, #0
  400b82:	6078      	str	r0, [r7, #4]
  400b84:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400b86:	6878      	ldr	r0, [r7, #4]
  400b88:	4b2a      	ldr	r3, [pc, #168]	; (400c34 <pio_handler_process+0xb8>)
  400b8a:	4798      	blx	r3
  400b8c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400b8e:	6878      	ldr	r0, [r7, #4]
  400b90:	4b29      	ldr	r3, [pc, #164]	; (400c38 <pio_handler_process+0xbc>)
  400b92:	4798      	blx	r3
  400b94:	4602      	mov	r2, r0
  400b96:	68fb      	ldr	r3, [r7, #12]
  400b98:	4013      	ands	r3, r2
  400b9a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400b9c:	68fb      	ldr	r3, [r7, #12]
  400b9e:	2b00      	cmp	r3, #0
  400ba0:	d038      	beq.n	400c14 <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  400ba2:	2300      	movs	r3, #0
  400ba4:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400ba6:	e032      	b.n	400c0e <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400ba8:	4a24      	ldr	r2, [pc, #144]	; (400c3c <pio_handler_process+0xc0>)
  400baa:	68bb      	ldr	r3, [r7, #8]
  400bac:	011b      	lsls	r3, r3, #4
  400bae:	4413      	add	r3, r2
  400bb0:	681a      	ldr	r2, [r3, #0]
  400bb2:	683b      	ldr	r3, [r7, #0]
  400bb4:	429a      	cmp	r2, r3
  400bb6:	d123      	bne.n	400c00 <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400bb8:	4a20      	ldr	r2, [pc, #128]	; (400c3c <pio_handler_process+0xc0>)
  400bba:	68bb      	ldr	r3, [r7, #8]
  400bbc:	011b      	lsls	r3, r3, #4
  400bbe:	4413      	add	r3, r2
  400bc0:	685a      	ldr	r2, [r3, #4]
  400bc2:	68fb      	ldr	r3, [r7, #12]
  400bc4:	4013      	ands	r3, r2
  400bc6:	2b00      	cmp	r3, #0
  400bc8:	d01a      	beq.n	400c00 <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400bca:	4a1c      	ldr	r2, [pc, #112]	; (400c3c <pio_handler_process+0xc0>)
  400bcc:	68bb      	ldr	r3, [r7, #8]
  400bce:	011b      	lsls	r3, r3, #4
  400bd0:	4413      	add	r3, r2
  400bd2:	3308      	adds	r3, #8
  400bd4:	685b      	ldr	r3, [r3, #4]
  400bd6:	4919      	ldr	r1, [pc, #100]	; (400c3c <pio_handler_process+0xc0>)
  400bd8:	68ba      	ldr	r2, [r7, #8]
  400bda:	0112      	lsls	r2, r2, #4
  400bdc:	440a      	add	r2, r1
  400bde:	6810      	ldr	r0, [r2, #0]
  400be0:	4916      	ldr	r1, [pc, #88]	; (400c3c <pio_handler_process+0xc0>)
  400be2:	68ba      	ldr	r2, [r7, #8]
  400be4:	0112      	lsls	r2, r2, #4
  400be6:	440a      	add	r2, r1
  400be8:	6852      	ldr	r2, [r2, #4]
  400bea:	4611      	mov	r1, r2
  400bec:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400bee:	4a13      	ldr	r2, [pc, #76]	; (400c3c <pio_handler_process+0xc0>)
  400bf0:	68bb      	ldr	r3, [r7, #8]
  400bf2:	011b      	lsls	r3, r3, #4
  400bf4:	4413      	add	r3, r2
  400bf6:	685b      	ldr	r3, [r3, #4]
  400bf8:	43db      	mvns	r3, r3
  400bfa:	68fa      	ldr	r2, [r7, #12]
  400bfc:	4013      	ands	r3, r2
  400bfe:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400c00:	68bb      	ldr	r3, [r7, #8]
  400c02:	3301      	adds	r3, #1
  400c04:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400c06:	68bb      	ldr	r3, [r7, #8]
  400c08:	2b06      	cmp	r3, #6
  400c0a:	d900      	bls.n	400c0e <pio_handler_process+0x92>
				break;
  400c0c:	e002      	b.n	400c14 <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400c0e:	68fb      	ldr	r3, [r7, #12]
  400c10:	2b00      	cmp	r3, #0
  400c12:	d1c9      	bne.n	400ba8 <pio_handler_process+0x2c>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400c14:	4b0a      	ldr	r3, [pc, #40]	; (400c40 <pio_handler_process+0xc4>)
  400c16:	681b      	ldr	r3, [r3, #0]
  400c18:	2b00      	cmp	r3, #0
  400c1a:	d007      	beq.n	400c2c <pio_handler_process+0xb0>
		if (pio_capture_handler) {
  400c1c:	4b09      	ldr	r3, [pc, #36]	; (400c44 <pio_handler_process+0xc8>)
  400c1e:	681b      	ldr	r3, [r3, #0]
  400c20:	2b00      	cmp	r3, #0
  400c22:	d003      	beq.n	400c2c <pio_handler_process+0xb0>
			pio_capture_handler(p_pio);
  400c24:	4b07      	ldr	r3, [pc, #28]	; (400c44 <pio_handler_process+0xc8>)
  400c26:	681b      	ldr	r3, [r3, #0]
  400c28:	6878      	ldr	r0, [r7, #4]
  400c2a:	4798      	blx	r3
		}
	}
#endif
}
  400c2c:	3710      	adds	r7, #16
  400c2e:	46bd      	mov	sp, r7
  400c30:	bd80      	pop	{r7, pc}
  400c32:	bf00      	nop
  400c34:	00400841 	.word	0x00400841
  400c38:	00400859 	.word	0x00400859
  400c3c:	2000088c 	.word	0x2000088c
  400c40:	20000954 	.word	0x20000954
  400c44:	200008fc 	.word	0x200008fc

00400c48 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400c48:	b580      	push	{r7, lr}
  400c4a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400c4c:	4802      	ldr	r0, [pc, #8]	; (400c58 <PIOA_Handler+0x10>)
  400c4e:	210b      	movs	r1, #11
  400c50:	4b02      	ldr	r3, [pc, #8]	; (400c5c <PIOA_Handler+0x14>)
  400c52:	4798      	blx	r3
}
  400c54:	bd80      	pop	{r7, pc}
  400c56:	bf00      	nop
  400c58:	400e0e00 	.word	0x400e0e00
  400c5c:	00400b7d 	.word	0x00400b7d

00400c60 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400c60:	b580      	push	{r7, lr}
  400c62:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400c64:	4802      	ldr	r0, [pc, #8]	; (400c70 <PIOB_Handler+0x10>)
  400c66:	210c      	movs	r1, #12
  400c68:	4b02      	ldr	r3, [pc, #8]	; (400c74 <PIOB_Handler+0x14>)
  400c6a:	4798      	blx	r3
}
  400c6c:	bd80      	pop	{r7, pc}
  400c6e:	bf00      	nop
  400c70:	400e1000 	.word	0x400e1000
  400c74:	00400b7d 	.word	0x00400b7d

00400c78 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400c78:	b580      	push	{r7, lr}
  400c7a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400c7c:	4802      	ldr	r0, [pc, #8]	; (400c88 <PIOC_Handler+0x10>)
  400c7e:	210d      	movs	r1, #13
  400c80:	4b02      	ldr	r3, [pc, #8]	; (400c8c <PIOC_Handler+0x14>)
  400c82:	4798      	blx	r3
}
  400c84:	bd80      	pop	{r7, pc}
  400c86:	bf00      	nop
  400c88:	400e1200 	.word	0x400e1200
  400c8c:	00400b7d 	.word	0x00400b7d

00400c90 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400c90:	b480      	push	{r7}
  400c92:	b085      	sub	sp, #20
  400c94:	af00      	add	r7, sp, #0
  400c96:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400c98:	491d      	ldr	r1, [pc, #116]	; (400d10 <pmc_switch_mck_to_pllack+0x80>)
  400c9a:	4b1d      	ldr	r3, [pc, #116]	; (400d10 <pmc_switch_mck_to_pllack+0x80>)
  400c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c9e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400ca2:	687b      	ldr	r3, [r7, #4]
  400ca4:	4313      	orrs	r3, r2
  400ca6:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ca8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400cac:	60fb      	str	r3, [r7, #12]
  400cae:	e007      	b.n	400cc0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400cb0:	68fb      	ldr	r3, [r7, #12]
  400cb2:	2b00      	cmp	r3, #0
  400cb4:	d101      	bne.n	400cba <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400cb6:	2301      	movs	r3, #1
  400cb8:	e023      	b.n	400d02 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400cba:	68fb      	ldr	r3, [r7, #12]
  400cbc:	3b01      	subs	r3, #1
  400cbe:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400cc0:	4b13      	ldr	r3, [pc, #76]	; (400d10 <pmc_switch_mck_to_pllack+0x80>)
  400cc2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cc4:	f003 0308 	and.w	r3, r3, #8
  400cc8:	2b00      	cmp	r3, #0
  400cca:	d0f1      	beq.n	400cb0 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400ccc:	4a10      	ldr	r2, [pc, #64]	; (400d10 <pmc_switch_mck_to_pllack+0x80>)
  400cce:	4b10      	ldr	r3, [pc, #64]	; (400d10 <pmc_switch_mck_to_pllack+0x80>)
  400cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400cd2:	f023 0303 	bic.w	r3, r3, #3
  400cd6:	f043 0302 	orr.w	r3, r3, #2
  400cda:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400cdc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400ce0:	60fb      	str	r3, [r7, #12]
  400ce2:	e007      	b.n	400cf4 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ce4:	68fb      	ldr	r3, [r7, #12]
  400ce6:	2b00      	cmp	r3, #0
  400ce8:	d101      	bne.n	400cee <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400cea:	2301      	movs	r3, #1
  400cec:	e009      	b.n	400d02 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400cee:	68fb      	ldr	r3, [r7, #12]
  400cf0:	3b01      	subs	r3, #1
  400cf2:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400cf4:	4b06      	ldr	r3, [pc, #24]	; (400d10 <pmc_switch_mck_to_pllack+0x80>)
  400cf6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cf8:	f003 0308 	and.w	r3, r3, #8
  400cfc:	2b00      	cmp	r3, #0
  400cfe:	d0f1      	beq.n	400ce4 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400d00:	2300      	movs	r3, #0
}
  400d02:	4618      	mov	r0, r3
  400d04:	3714      	adds	r7, #20
  400d06:	46bd      	mov	sp, r7
  400d08:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d0c:	4770      	bx	lr
  400d0e:	bf00      	nop
  400d10:	400e0400 	.word	0x400e0400

00400d14 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400d14:	b480      	push	{r7}
  400d16:	b083      	sub	sp, #12
  400d18:	af00      	add	r7, sp, #0
  400d1a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400d1c:	687b      	ldr	r3, [r7, #4]
  400d1e:	2b01      	cmp	r3, #1
  400d20:	d107      	bne.n	400d32 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400d22:	4a08      	ldr	r2, [pc, #32]	; (400d44 <pmc_switch_sclk_to_32kxtal+0x30>)
  400d24:	4b07      	ldr	r3, [pc, #28]	; (400d44 <pmc_switch_sclk_to_32kxtal+0x30>)
  400d26:	689b      	ldr	r3, [r3, #8]
  400d28:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  400d2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400d30:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400d32:	4b04      	ldr	r3, [pc, #16]	; (400d44 <pmc_switch_sclk_to_32kxtal+0x30>)
  400d34:	4a04      	ldr	r2, [pc, #16]	; (400d48 <pmc_switch_sclk_to_32kxtal+0x34>)
  400d36:	601a      	str	r2, [r3, #0]
}
  400d38:	370c      	adds	r7, #12
  400d3a:	46bd      	mov	sp, r7
  400d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d40:	4770      	bx	lr
  400d42:	bf00      	nop
  400d44:	400e1410 	.word	0x400e1410
  400d48:	a5000008 	.word	0xa5000008

00400d4c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400d4c:	b480      	push	{r7}
  400d4e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400d50:	4b09      	ldr	r3, [pc, #36]	; (400d78 <pmc_osc_is_ready_32kxtal+0x2c>)
  400d52:	695b      	ldr	r3, [r3, #20]
  400d54:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400d58:	2b00      	cmp	r3, #0
  400d5a:	d007      	beq.n	400d6c <pmc_osc_is_ready_32kxtal+0x20>
  400d5c:	4b07      	ldr	r3, [pc, #28]	; (400d7c <pmc_osc_is_ready_32kxtal+0x30>)
  400d5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d60:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400d64:	2b00      	cmp	r3, #0
  400d66:	d001      	beq.n	400d6c <pmc_osc_is_ready_32kxtal+0x20>
  400d68:	2301      	movs	r3, #1
  400d6a:	e000      	b.n	400d6e <pmc_osc_is_ready_32kxtal+0x22>
  400d6c:	2300      	movs	r3, #0
}
  400d6e:	4618      	mov	r0, r3
  400d70:	46bd      	mov	sp, r7
  400d72:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d76:	4770      	bx	lr
  400d78:	400e1410 	.word	0x400e1410
  400d7c:	400e0400 	.word	0x400e0400

00400d80 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400d80:	b480      	push	{r7}
  400d82:	b083      	sub	sp, #12
  400d84:	af00      	add	r7, sp, #0
  400d86:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400d88:	4a18      	ldr	r2, [pc, #96]	; (400dec <pmc_switch_mainck_to_fastrc+0x6c>)
  400d8a:	4b18      	ldr	r3, [pc, #96]	; (400dec <pmc_switch_mainck_to_fastrc+0x6c>)
  400d8c:	6a1b      	ldr	r3, [r3, #32]
  400d8e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400d92:	f043 0308 	orr.w	r3, r3, #8
  400d96:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400d98:	bf00      	nop
  400d9a:	4b14      	ldr	r3, [pc, #80]	; (400dec <pmc_switch_mainck_to_fastrc+0x6c>)
  400d9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400da2:	2b00      	cmp	r3, #0
  400da4:	d0f9      	beq.n	400d9a <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400da6:	4911      	ldr	r1, [pc, #68]	; (400dec <pmc_switch_mainck_to_fastrc+0x6c>)
  400da8:	4b10      	ldr	r3, [pc, #64]	; (400dec <pmc_switch_mainck_to_fastrc+0x6c>)
  400daa:	6a1b      	ldr	r3, [r3, #32]
  400dac:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400db0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400db4:	687a      	ldr	r2, [r7, #4]
  400db6:	4313      	orrs	r3, r2
  400db8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400dbc:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400dbe:	bf00      	nop
  400dc0:	4b0a      	ldr	r3, [pc, #40]	; (400dec <pmc_switch_mainck_to_fastrc+0x6c>)
  400dc2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400dc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400dc8:	2b00      	cmp	r3, #0
  400dca:	d0f9      	beq.n	400dc0 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400dcc:	4a07      	ldr	r2, [pc, #28]	; (400dec <pmc_switch_mainck_to_fastrc+0x6c>)
  400dce:	4b07      	ldr	r3, [pc, #28]	; (400dec <pmc_switch_mainck_to_fastrc+0x6c>)
  400dd0:	6a1b      	ldr	r3, [r3, #32]
  400dd2:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  400dd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  400dda:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400dde:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400de0:	370c      	adds	r7, #12
  400de2:	46bd      	mov	sp, r7
  400de4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400de8:	4770      	bx	lr
  400dea:	bf00      	nop
  400dec:	400e0400 	.word	0x400e0400

00400df0 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400df0:	b480      	push	{r7}
  400df2:	b083      	sub	sp, #12
  400df4:	af00      	add	r7, sp, #0
  400df6:	6078      	str	r0, [r7, #4]
  400df8:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400dfa:	687b      	ldr	r3, [r7, #4]
  400dfc:	2b00      	cmp	r3, #0
  400dfe:	d008      	beq.n	400e12 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e00:	4916      	ldr	r1, [pc, #88]	; (400e5c <pmc_switch_mainck_to_xtal+0x6c>)
  400e02:	4b16      	ldr	r3, [pc, #88]	; (400e5c <pmc_switch_mainck_to_xtal+0x6c>)
  400e04:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400e06:	4a16      	ldr	r2, [pc, #88]	; (400e60 <pmc_switch_mainck_to_xtal+0x70>)
  400e08:	401a      	ands	r2, r3
  400e0a:	4b16      	ldr	r3, [pc, #88]	; (400e64 <pmc_switch_mainck_to_xtal+0x74>)
  400e0c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e0e:	620b      	str	r3, [r1, #32]
  400e10:	e01e      	b.n	400e50 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e12:	4912      	ldr	r1, [pc, #72]	; (400e5c <pmc_switch_mainck_to_xtal+0x6c>)
  400e14:	4b11      	ldr	r3, [pc, #68]	; (400e5c <pmc_switch_mainck_to_xtal+0x6c>)
  400e16:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400e18:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400e1c:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400e20:	683a      	ldr	r2, [r7, #0]
  400e22:	0212      	lsls	r2, r2, #8
  400e24:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400e26:	4313      	orrs	r3, r2
  400e28:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400e2c:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e30:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400e32:	bf00      	nop
  400e34:	4b09      	ldr	r3, [pc, #36]	; (400e5c <pmc_switch_mainck_to_xtal+0x6c>)
  400e36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e38:	f003 0301 	and.w	r3, r3, #1
  400e3c:	2b00      	cmp	r3, #0
  400e3e:	d0f9      	beq.n	400e34 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400e40:	4a06      	ldr	r2, [pc, #24]	; (400e5c <pmc_switch_mainck_to_xtal+0x6c>)
  400e42:	4b06      	ldr	r3, [pc, #24]	; (400e5c <pmc_switch_mainck_to_xtal+0x6c>)
  400e44:	6a1b      	ldr	r3, [r3, #32]
  400e46:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400e4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400e4e:	6213      	str	r3, [r2, #32]
	}
}
  400e50:	370c      	adds	r7, #12
  400e52:	46bd      	mov	sp, r7
  400e54:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e58:	4770      	bx	lr
  400e5a:	bf00      	nop
  400e5c:	400e0400 	.word	0x400e0400
  400e60:	fec8fffc 	.word	0xfec8fffc
  400e64:	01370002 	.word	0x01370002

00400e68 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400e68:	b480      	push	{r7}
  400e6a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400e6c:	4b04      	ldr	r3, [pc, #16]	; (400e80 <pmc_osc_is_ready_mainck+0x18>)
  400e6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400e74:	4618      	mov	r0, r3
  400e76:	46bd      	mov	sp, r7
  400e78:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e7c:	4770      	bx	lr
  400e7e:	bf00      	nop
  400e80:	400e0400 	.word	0x400e0400

00400e84 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400e84:	b480      	push	{r7}
  400e86:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400e88:	4b03      	ldr	r3, [pc, #12]	; (400e98 <pmc_disable_pllack+0x14>)
  400e8a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400e8e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400e90:	46bd      	mov	sp, r7
  400e92:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e96:	4770      	bx	lr
  400e98:	400e0400 	.word	0x400e0400

00400e9c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400e9c:	b480      	push	{r7}
  400e9e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400ea0:	4b04      	ldr	r3, [pc, #16]	; (400eb4 <pmc_is_locked_pllack+0x18>)
  400ea2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ea4:	f003 0302 	and.w	r3, r3, #2
}
  400ea8:	4618      	mov	r0, r3
  400eaa:	46bd      	mov	sp, r7
  400eac:	f85d 7b04 	ldr.w	r7, [sp], #4
  400eb0:	4770      	bx	lr
  400eb2:	bf00      	nop
  400eb4:	400e0400 	.word	0x400e0400

00400eb8 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  400eb8:	b480      	push	{r7}
  400eba:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  400ebc:	4b03      	ldr	r3, [pc, #12]	; (400ecc <pmc_disable_pllbck+0x14>)
  400ebe:	2200      	movs	r2, #0
  400ec0:	62da      	str	r2, [r3, #44]	; 0x2c
}
  400ec2:	46bd      	mov	sp, r7
  400ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ec8:	4770      	bx	lr
  400eca:	bf00      	nop
  400ecc:	400e0400 	.word	0x400e0400

00400ed0 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  400ed0:	b480      	push	{r7}
  400ed2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  400ed4:	4b04      	ldr	r3, [pc, #16]	; (400ee8 <pmc_is_locked_pllbck+0x18>)
  400ed6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ed8:	f003 0304 	and.w	r3, r3, #4
}
  400edc:	4618      	mov	r0, r3
  400ede:	46bd      	mov	sp, r7
  400ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ee4:	4770      	bx	lr
  400ee6:	bf00      	nop
  400ee8:	400e0400 	.word	0x400e0400

00400eec <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400eec:	b480      	push	{r7}
  400eee:	b083      	sub	sp, #12
  400ef0:	af00      	add	r7, sp, #0
  400ef2:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400ef4:	687b      	ldr	r3, [r7, #4]
  400ef6:	2b22      	cmp	r3, #34	; 0x22
  400ef8:	d901      	bls.n	400efe <pmc_enable_periph_clk+0x12>
		return 1;
  400efa:	2301      	movs	r3, #1
  400efc:	e02f      	b.n	400f5e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400efe:	687b      	ldr	r3, [r7, #4]
  400f00:	2b1f      	cmp	r3, #31
  400f02:	d813      	bhi.n	400f2c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400f04:	4b19      	ldr	r3, [pc, #100]	; (400f6c <pmc_enable_periph_clk+0x80>)
  400f06:	699a      	ldr	r2, [r3, #24]
  400f08:	687b      	ldr	r3, [r7, #4]
  400f0a:	2101      	movs	r1, #1
  400f0c:	fa01 f303 	lsl.w	r3, r1, r3
  400f10:	401a      	ands	r2, r3
  400f12:	687b      	ldr	r3, [r7, #4]
  400f14:	2101      	movs	r1, #1
  400f16:	fa01 f303 	lsl.w	r3, r1, r3
  400f1a:	429a      	cmp	r2, r3
  400f1c:	d01e      	beq.n	400f5c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400f1e:	4a13      	ldr	r2, [pc, #76]	; (400f6c <pmc_enable_periph_clk+0x80>)
  400f20:	687b      	ldr	r3, [r7, #4]
  400f22:	2101      	movs	r1, #1
  400f24:	fa01 f303 	lsl.w	r3, r1, r3
  400f28:	6113      	str	r3, [r2, #16]
  400f2a:	e017      	b.n	400f5c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400f2c:	687b      	ldr	r3, [r7, #4]
  400f2e:	3b20      	subs	r3, #32
  400f30:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400f32:	4b0e      	ldr	r3, [pc, #56]	; (400f6c <pmc_enable_periph_clk+0x80>)
  400f34:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400f38:	687b      	ldr	r3, [r7, #4]
  400f3a:	2101      	movs	r1, #1
  400f3c:	fa01 f303 	lsl.w	r3, r1, r3
  400f40:	401a      	ands	r2, r3
  400f42:	687b      	ldr	r3, [r7, #4]
  400f44:	2101      	movs	r1, #1
  400f46:	fa01 f303 	lsl.w	r3, r1, r3
  400f4a:	429a      	cmp	r2, r3
  400f4c:	d006      	beq.n	400f5c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400f4e:	4a07      	ldr	r2, [pc, #28]	; (400f6c <pmc_enable_periph_clk+0x80>)
  400f50:	687b      	ldr	r3, [r7, #4]
  400f52:	2101      	movs	r1, #1
  400f54:	fa01 f303 	lsl.w	r3, r1, r3
  400f58:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400f5c:	2300      	movs	r3, #0
}
  400f5e:	4618      	mov	r0, r3
  400f60:	370c      	adds	r7, #12
  400f62:	46bd      	mov	sp, r7
  400f64:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f68:	4770      	bx	lr
  400f6a:	bf00      	nop
  400f6c:	400e0400 	.word	0x400e0400

00400f70 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400f70:	b480      	push	{r7}
  400f72:	b087      	sub	sp, #28
  400f74:	af00      	add	r7, sp, #0
  400f76:	60f8      	str	r0, [r7, #12]
  400f78:	60b9      	str	r1, [r7, #8]
  400f7a:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400f7c:	68bb      	ldr	r3, [r7, #8]
  400f7e:	019b      	lsls	r3, r3, #6
  400f80:	68fa      	ldr	r2, [r7, #12]
  400f82:	4413      	add	r3, r2
  400f84:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400f86:	697b      	ldr	r3, [r7, #20]
  400f88:	2202      	movs	r2, #2
  400f8a:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400f8c:	697b      	ldr	r3, [r7, #20]
  400f8e:	f04f 32ff 	mov.w	r2, #4294967295
  400f92:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400f94:	697b      	ldr	r3, [r7, #20]
  400f96:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400f98:	697b      	ldr	r3, [r7, #20]
  400f9a:	687a      	ldr	r2, [r7, #4]
  400f9c:	605a      	str	r2, [r3, #4]
}
  400f9e:	371c      	adds	r7, #28
  400fa0:	46bd      	mov	sp, r7
  400fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fa6:	4770      	bx	lr

00400fa8 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400fa8:	b480      	push	{r7}
  400faa:	b083      	sub	sp, #12
  400fac:	af00      	add	r7, sp, #0
  400fae:	6078      	str	r0, [r7, #4]
  400fb0:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400fb2:	687a      	ldr	r2, [r7, #4]
  400fb4:	683b      	ldr	r3, [r7, #0]
  400fb6:	019b      	lsls	r3, r3, #6
  400fb8:	4413      	add	r3, r2
  400fba:	2205      	movs	r2, #5
  400fbc:	601a      	str	r2, [r3, #0]
}
  400fbe:	370c      	adds	r7, #12
  400fc0:	46bd      	mov	sp, r7
  400fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fc6:	4770      	bx	lr

00400fc8 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400fc8:	b480      	push	{r7}
  400fca:	b085      	sub	sp, #20
  400fcc:	af00      	add	r7, sp, #0
  400fce:	60f8      	str	r0, [r7, #12]
  400fd0:	60b9      	str	r1, [r7, #8]
  400fd2:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400fd4:	68fa      	ldr	r2, [r7, #12]
  400fd6:	68bb      	ldr	r3, [r7, #8]
  400fd8:	019b      	lsls	r3, r3, #6
  400fda:	4413      	add	r3, r2
  400fdc:	3318      	adds	r3, #24
  400fde:	687a      	ldr	r2, [r7, #4]
  400fe0:	605a      	str	r2, [r3, #4]
}
  400fe2:	3714      	adds	r7, #20
  400fe4:	46bd      	mov	sp, r7
  400fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fea:	4770      	bx	lr

00400fec <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  400fec:	b480      	push	{r7}
  400fee:	b087      	sub	sp, #28
  400ff0:	af00      	add	r7, sp, #0
  400ff2:	60f8      	str	r0, [r7, #12]
  400ff4:	60b9      	str	r1, [r7, #8]
  400ff6:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400ff8:	68bb      	ldr	r3, [r7, #8]
  400ffa:	019b      	lsls	r3, r3, #6
  400ffc:	68fa      	ldr	r2, [r7, #12]
  400ffe:	4413      	add	r3, r2
  401000:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  401002:	697b      	ldr	r3, [r7, #20]
  401004:	687a      	ldr	r2, [r7, #4]
  401006:	625a      	str	r2, [r3, #36]	; 0x24
}
  401008:	371c      	adds	r7, #28
  40100a:	46bd      	mov	sp, r7
  40100c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401010:	4770      	bx	lr
  401012:	bf00      	nop

00401014 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  401014:	b480      	push	{r7}
  401016:	b085      	sub	sp, #20
  401018:	af00      	add	r7, sp, #0
  40101a:	6078      	str	r0, [r7, #4]
  40101c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40101e:	683b      	ldr	r3, [r7, #0]
  401020:	019b      	lsls	r3, r3, #6
  401022:	687a      	ldr	r2, [r7, #4]
  401024:	4413      	add	r3, r2
  401026:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  401028:	68fb      	ldr	r3, [r7, #12]
  40102a:	6a1b      	ldr	r3, [r3, #32]
}
  40102c:	4618      	mov	r0, r3
  40102e:	3714      	adds	r7, #20
  401030:	46bd      	mov	sp, r7
  401032:	f85d 7b04 	ldr.w	r7, [sp], #4
  401036:	4770      	bx	lr

00401038 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401038:	b480      	push	{r7}
  40103a:	b085      	sub	sp, #20
  40103c:	af00      	add	r7, sp, #0
  40103e:	6078      	str	r0, [r7, #4]
  401040:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401042:	2300      	movs	r3, #0
  401044:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401046:	687b      	ldr	r3, [r7, #4]
  401048:	22ac      	movs	r2, #172	; 0xac
  40104a:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40104c:	683b      	ldr	r3, [r7, #0]
  40104e:	681a      	ldr	r2, [r3, #0]
  401050:	683b      	ldr	r3, [r7, #0]
  401052:	685b      	ldr	r3, [r3, #4]
  401054:	fbb2 f3f3 	udiv	r3, r2, r3
  401058:	091b      	lsrs	r3, r3, #4
  40105a:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40105c:	68fb      	ldr	r3, [r7, #12]
  40105e:	2b00      	cmp	r3, #0
  401060:	d003      	beq.n	40106a <uart_init+0x32>
  401062:	68fb      	ldr	r3, [r7, #12]
  401064:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401068:	d301      	bcc.n	40106e <uart_init+0x36>
		return 1;
  40106a:	2301      	movs	r3, #1
  40106c:	e00f      	b.n	40108e <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  40106e:	687b      	ldr	r3, [r7, #4]
  401070:	68fa      	ldr	r2, [r7, #12]
  401072:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401074:	683b      	ldr	r3, [r7, #0]
  401076:	689a      	ldr	r2, [r3, #8]
  401078:	687b      	ldr	r3, [r7, #4]
  40107a:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  40107c:	687b      	ldr	r3, [r7, #4]
  40107e:	f240 2202 	movw	r2, #514	; 0x202
  401082:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401086:	687b      	ldr	r3, [r7, #4]
  401088:	2250      	movs	r2, #80	; 0x50
  40108a:	601a      	str	r2, [r3, #0]

	return 0;
  40108c:	2300      	movs	r3, #0
}
  40108e:	4618      	mov	r0, r3
  401090:	3714      	adds	r7, #20
  401092:	46bd      	mov	sp, r7
  401094:	f85d 7b04 	ldr.w	r7, [sp], #4
  401098:	4770      	bx	lr
  40109a:	bf00      	nop

0040109c <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  40109c:	b480      	push	{r7}
  40109e:	b083      	sub	sp, #12
  4010a0:	af00      	add	r7, sp, #0
  4010a2:	6078      	str	r0, [r7, #4]
  4010a4:	460b      	mov	r3, r1
  4010a6:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4010a8:	687b      	ldr	r3, [r7, #4]
  4010aa:	695b      	ldr	r3, [r3, #20]
  4010ac:	f003 0302 	and.w	r3, r3, #2
  4010b0:	2b00      	cmp	r3, #0
  4010b2:	d101      	bne.n	4010b8 <uart_write+0x1c>
		return 1;
  4010b4:	2301      	movs	r3, #1
  4010b6:	e003      	b.n	4010c0 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  4010b8:	78fa      	ldrb	r2, [r7, #3]
  4010ba:	687b      	ldr	r3, [r7, #4]
  4010bc:	61da      	str	r2, [r3, #28]
	return 0;
  4010be:	2300      	movs	r3, #0
}
  4010c0:	4618      	mov	r0, r3
  4010c2:	370c      	adds	r7, #12
  4010c4:	46bd      	mov	sp, r7
  4010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010ca:	4770      	bx	lr

004010cc <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  4010cc:	b480      	push	{r7}
  4010ce:	b083      	sub	sp, #12
  4010d0:	af00      	add	r7, sp, #0
  4010d2:	6078      	str	r0, [r7, #4]
  4010d4:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4010d6:	687b      	ldr	r3, [r7, #4]
  4010d8:	695b      	ldr	r3, [r3, #20]
  4010da:	f003 0301 	and.w	r3, r3, #1
  4010de:	2b00      	cmp	r3, #0
  4010e0:	d101      	bne.n	4010e6 <uart_read+0x1a>
		return 1;
  4010e2:	2301      	movs	r3, #1
  4010e4:	e005      	b.n	4010f2 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4010e6:	687b      	ldr	r3, [r7, #4]
  4010e8:	699b      	ldr	r3, [r3, #24]
  4010ea:	b2da      	uxtb	r2, r3
  4010ec:	683b      	ldr	r3, [r7, #0]
  4010ee:	701a      	strb	r2, [r3, #0]
	return 0;
  4010f0:	2300      	movs	r3, #0
}
  4010f2:	4618      	mov	r0, r3
  4010f4:	370c      	adds	r7, #12
  4010f6:	46bd      	mov	sp, r7
  4010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010fc:	4770      	bx	lr
  4010fe:	bf00      	nop

00401100 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401100:	b480      	push	{r7}
  401102:	b089      	sub	sp, #36	; 0x24
  401104:	af00      	add	r7, sp, #0
  401106:	60f8      	str	r0, [r7, #12]
  401108:	60b9      	str	r1, [r7, #8]
  40110a:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  40110c:	68bb      	ldr	r3, [r7, #8]
  40110e:	011a      	lsls	r2, r3, #4
  401110:	687b      	ldr	r3, [r7, #4]
  401112:	429a      	cmp	r2, r3
  401114:	d802      	bhi.n	40111c <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  401116:	2310      	movs	r3, #16
  401118:	61fb      	str	r3, [r7, #28]
  40111a:	e001      	b.n	401120 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  40111c:	2308      	movs	r3, #8
  40111e:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401120:	687b      	ldr	r3, [r7, #4]
  401122:	00da      	lsls	r2, r3, #3
  401124:	69fb      	ldr	r3, [r7, #28]
  401126:	68b9      	ldr	r1, [r7, #8]
  401128:	fb01 f303 	mul.w	r3, r1, r3
  40112c:	085b      	lsrs	r3, r3, #1
  40112e:	441a      	add	r2, r3
  401130:	69fb      	ldr	r3, [r7, #28]
  401132:	68b9      	ldr	r1, [r7, #8]
  401134:	fb01 f303 	mul.w	r3, r1, r3
  401138:	fbb2 f3f3 	udiv	r3, r2, r3
  40113c:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  40113e:	69bb      	ldr	r3, [r7, #24]
  401140:	08db      	lsrs	r3, r3, #3
  401142:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401144:	69bb      	ldr	r3, [r7, #24]
  401146:	f003 0307 	and.w	r3, r3, #7
  40114a:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40114c:	697b      	ldr	r3, [r7, #20]
  40114e:	2b00      	cmp	r3, #0
  401150:	d003      	beq.n	40115a <usart_set_async_baudrate+0x5a>
  401152:	697b      	ldr	r3, [r7, #20]
  401154:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401158:	d301      	bcc.n	40115e <usart_set_async_baudrate+0x5e>
		return 1;
  40115a:	2301      	movs	r3, #1
  40115c:	e00f      	b.n	40117e <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  40115e:	69fb      	ldr	r3, [r7, #28]
  401160:	2b08      	cmp	r3, #8
  401162:	d105      	bne.n	401170 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401164:	68fb      	ldr	r3, [r7, #12]
  401166:	685b      	ldr	r3, [r3, #4]
  401168:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  40116c:	68fb      	ldr	r3, [r7, #12]
  40116e:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401170:	693b      	ldr	r3, [r7, #16]
  401172:	041a      	lsls	r2, r3, #16
  401174:	697b      	ldr	r3, [r7, #20]
  401176:	431a      	orrs	r2, r3
  401178:	68fb      	ldr	r3, [r7, #12]
  40117a:	621a      	str	r2, [r3, #32]

	return 0;
  40117c:	2300      	movs	r3, #0
}
  40117e:	4618      	mov	r0, r3
  401180:	3724      	adds	r7, #36	; 0x24
  401182:	46bd      	mov	sp, r7
  401184:	f85d 7b04 	ldr.w	r7, [sp], #4
  401188:	4770      	bx	lr
  40118a:	bf00      	nop

0040118c <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  40118c:	b580      	push	{r7, lr}
  40118e:	b082      	sub	sp, #8
  401190:	af00      	add	r7, sp, #0
  401192:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401194:	6878      	ldr	r0, [r7, #4]
  401196:	4b0e      	ldr	r3, [pc, #56]	; (4011d0 <usart_reset+0x44>)
  401198:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  40119a:	687b      	ldr	r3, [r7, #4]
  40119c:	2200      	movs	r2, #0
  40119e:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4011a0:	687b      	ldr	r3, [r7, #4]
  4011a2:	2200      	movs	r2, #0
  4011a4:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4011a6:	687b      	ldr	r3, [r7, #4]
  4011a8:	2200      	movs	r2, #0
  4011aa:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4011ac:	6878      	ldr	r0, [r7, #4]
  4011ae:	4b09      	ldr	r3, [pc, #36]	; (4011d4 <usart_reset+0x48>)
  4011b0:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4011b2:	6878      	ldr	r0, [r7, #4]
  4011b4:	4b08      	ldr	r3, [pc, #32]	; (4011d8 <usart_reset+0x4c>)
  4011b6:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  4011b8:	6878      	ldr	r0, [r7, #4]
  4011ba:	4b08      	ldr	r3, [pc, #32]	; (4011dc <usart_reset+0x50>)
  4011bc:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  4011be:	6878      	ldr	r0, [r7, #4]
  4011c0:	4b07      	ldr	r3, [pc, #28]	; (4011e0 <usart_reset+0x54>)
  4011c2:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  4011c4:	6878      	ldr	r0, [r7, #4]
  4011c6:	4b07      	ldr	r3, [pc, #28]	; (4011e4 <usart_reset+0x58>)
  4011c8:	4798      	blx	r3
#endif
}
  4011ca:	3708      	adds	r7, #8
  4011cc:	46bd      	mov	sp, r7
  4011ce:	bd80      	pop	{r7, pc}
  4011d0:	00401389 	.word	0x00401389
  4011d4:	00401285 	.word	0x00401285
  4011d8:	004012b5 	.word	0x004012b5
  4011dc:	004012cd 	.word	0x004012cd
  4011e0:	00401305 	.word	0x00401305
  4011e4:	004012e9 	.word	0x004012e9

004011e8 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4011e8:	b580      	push	{r7, lr}
  4011ea:	b084      	sub	sp, #16
  4011ec:	af00      	add	r7, sp, #0
  4011ee:	60f8      	str	r0, [r7, #12]
  4011f0:	60b9      	str	r1, [r7, #8]
  4011f2:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4011f4:	68f8      	ldr	r0, [r7, #12]
  4011f6:	4b1a      	ldr	r3, [pc, #104]	; (401260 <usart_init_rs232+0x78>)
  4011f8:	4798      	blx	r3

	ul_reg_val = 0;
  4011fa:	4b1a      	ldr	r3, [pc, #104]	; (401264 <usart_init_rs232+0x7c>)
  4011fc:	2200      	movs	r2, #0
  4011fe:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401200:	68bb      	ldr	r3, [r7, #8]
  401202:	2b00      	cmp	r3, #0
  401204:	d009      	beq.n	40121a <usart_init_rs232+0x32>
  401206:	68bb      	ldr	r3, [r7, #8]
  401208:	681b      	ldr	r3, [r3, #0]
  40120a:	68f8      	ldr	r0, [r7, #12]
  40120c:	4619      	mov	r1, r3
  40120e:	687a      	ldr	r2, [r7, #4]
  401210:	4b15      	ldr	r3, [pc, #84]	; (401268 <usart_init_rs232+0x80>)
  401212:	4798      	blx	r3
  401214:	4603      	mov	r3, r0
  401216:	2b00      	cmp	r3, #0
  401218:	d001      	beq.n	40121e <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  40121a:	2301      	movs	r3, #1
  40121c:	e01b      	b.n	401256 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40121e:	68bb      	ldr	r3, [r7, #8]
  401220:	685a      	ldr	r2, [r3, #4]
  401222:	68bb      	ldr	r3, [r7, #8]
  401224:	689b      	ldr	r3, [r3, #8]
  401226:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401228:	68bb      	ldr	r3, [r7, #8]
  40122a:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40122c:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40122e:	68bb      	ldr	r3, [r7, #8]
  401230:	68db      	ldr	r3, [r3, #12]
  401232:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401234:	4b0b      	ldr	r3, [pc, #44]	; (401264 <usart_init_rs232+0x7c>)
  401236:	681b      	ldr	r3, [r3, #0]
  401238:	4313      	orrs	r3, r2
  40123a:	4a0a      	ldr	r2, [pc, #40]	; (401264 <usart_init_rs232+0x7c>)
  40123c:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40123e:	4b09      	ldr	r3, [pc, #36]	; (401264 <usart_init_rs232+0x7c>)
  401240:	681b      	ldr	r3, [r3, #0]
  401242:	4a08      	ldr	r2, [pc, #32]	; (401264 <usart_init_rs232+0x7c>)
  401244:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401246:	68fb      	ldr	r3, [r7, #12]
  401248:	685a      	ldr	r2, [r3, #4]
  40124a:	4b06      	ldr	r3, [pc, #24]	; (401264 <usart_init_rs232+0x7c>)
  40124c:	681b      	ldr	r3, [r3, #0]
  40124e:	431a      	orrs	r2, r3
  401250:	68fb      	ldr	r3, [r7, #12]
  401252:	605a      	str	r2, [r3, #4]

	return 0;
  401254:	2300      	movs	r3, #0
}
  401256:	4618      	mov	r0, r3
  401258:	3710      	adds	r7, #16
  40125a:	46bd      	mov	sp, r7
  40125c:	bd80      	pop	{r7, pc}
  40125e:	bf00      	nop
  401260:	0040118d 	.word	0x0040118d
  401264:	20000900 	.word	0x20000900
  401268:	00401101 	.word	0x00401101

0040126c <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  40126c:	b480      	push	{r7}
  40126e:	b083      	sub	sp, #12
  401270:	af00      	add	r7, sp, #0
  401272:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  401274:	687b      	ldr	r3, [r7, #4]
  401276:	2240      	movs	r2, #64	; 0x40
  401278:	601a      	str	r2, [r3, #0]
}
  40127a:	370c      	adds	r7, #12
  40127c:	46bd      	mov	sp, r7
  40127e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401282:	4770      	bx	lr

00401284 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  401284:	b480      	push	{r7}
  401286:	b083      	sub	sp, #12
  401288:	af00      	add	r7, sp, #0
  40128a:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40128c:	687b      	ldr	r3, [r7, #4]
  40128e:	2288      	movs	r2, #136	; 0x88
  401290:	601a      	str	r2, [r3, #0]
}
  401292:	370c      	adds	r7, #12
  401294:	46bd      	mov	sp, r7
  401296:	f85d 7b04 	ldr.w	r7, [sp], #4
  40129a:	4770      	bx	lr

0040129c <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  40129c:	b480      	push	{r7}
  40129e:	b083      	sub	sp, #12
  4012a0:	af00      	add	r7, sp, #0
  4012a2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4012a4:	687b      	ldr	r3, [r7, #4]
  4012a6:	2210      	movs	r2, #16
  4012a8:	601a      	str	r2, [r3, #0]
}
  4012aa:	370c      	adds	r7, #12
  4012ac:	46bd      	mov	sp, r7
  4012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012b2:	4770      	bx	lr

004012b4 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4012b4:	b480      	push	{r7}
  4012b6:	b083      	sub	sp, #12
  4012b8:	af00      	add	r7, sp, #0
  4012ba:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4012bc:	687b      	ldr	r3, [r7, #4]
  4012be:	2224      	movs	r2, #36	; 0x24
  4012c0:	601a      	str	r2, [r3, #0]
}
  4012c2:	370c      	adds	r7, #12
  4012c4:	46bd      	mov	sp, r7
  4012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012ca:	4770      	bx	lr

004012cc <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4012cc:	b480      	push	{r7}
  4012ce:	b083      	sub	sp, #12
  4012d0:	af00      	add	r7, sp, #0
  4012d2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4012d4:	687b      	ldr	r3, [r7, #4]
  4012d6:	f44f 7280 	mov.w	r2, #256	; 0x100
  4012da:	601a      	str	r2, [r3, #0]
}
  4012dc:	370c      	adds	r7, #12
  4012de:	46bd      	mov	sp, r7
  4012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012e4:	4770      	bx	lr
  4012e6:	bf00      	nop

004012e8 <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  4012e8:	b480      	push	{r7}
  4012ea:	b083      	sub	sp, #12
  4012ec:	af00      	add	r7, sp, #0
  4012ee:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  4012f0:	687b      	ldr	r3, [r7, #4]
  4012f2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4012f6:	601a      	str	r2, [r3, #0]
}
  4012f8:	370c      	adds	r7, #12
  4012fa:	46bd      	mov	sp, r7
  4012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401300:	4770      	bx	lr
  401302:	bf00      	nop

00401304 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401304:	b480      	push	{r7}
  401306:	b083      	sub	sp, #12
  401308:	af00      	add	r7, sp, #0
  40130a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  40130c:	687b      	ldr	r3, [r7, #4]
  40130e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401312:	601a      	str	r2, [r3, #0]
}
  401314:	370c      	adds	r7, #12
  401316:	46bd      	mov	sp, r7
  401318:	f85d 7b04 	ldr.w	r7, [sp], #4
  40131c:	4770      	bx	lr
  40131e:	bf00      	nop

00401320 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401320:	b480      	push	{r7}
  401322:	b083      	sub	sp, #12
  401324:	af00      	add	r7, sp, #0
  401326:	6078      	str	r0, [r7, #4]
  401328:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40132a:	687b      	ldr	r3, [r7, #4]
  40132c:	695b      	ldr	r3, [r3, #20]
  40132e:	f003 0302 	and.w	r3, r3, #2
  401332:	2b00      	cmp	r3, #0
  401334:	d101      	bne.n	40133a <usart_write+0x1a>
		return 1;
  401336:	2301      	movs	r3, #1
  401338:	e005      	b.n	401346 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40133a:	683b      	ldr	r3, [r7, #0]
  40133c:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401340:	687b      	ldr	r3, [r7, #4]
  401342:	61da      	str	r2, [r3, #28]
	return 0;
  401344:	2300      	movs	r3, #0
}
  401346:	4618      	mov	r0, r3
  401348:	370c      	adds	r7, #12
  40134a:	46bd      	mov	sp, r7
  40134c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401350:	4770      	bx	lr
  401352:	bf00      	nop

00401354 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401354:	b480      	push	{r7}
  401356:	b083      	sub	sp, #12
  401358:	af00      	add	r7, sp, #0
  40135a:	6078      	str	r0, [r7, #4]
  40135c:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40135e:	687b      	ldr	r3, [r7, #4]
  401360:	695b      	ldr	r3, [r3, #20]
  401362:	f003 0301 	and.w	r3, r3, #1
  401366:	2b00      	cmp	r3, #0
  401368:	d101      	bne.n	40136e <usart_read+0x1a>
		return 1;
  40136a:	2301      	movs	r3, #1
  40136c:	e006      	b.n	40137c <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40136e:	687b      	ldr	r3, [r7, #4]
  401370:	699b      	ldr	r3, [r3, #24]
  401372:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401376:	683b      	ldr	r3, [r7, #0]
  401378:	601a      	str	r2, [r3, #0]

	return 0;
  40137a:	2300      	movs	r3, #0
}
  40137c:	4618      	mov	r0, r3
  40137e:	370c      	adds	r7, #12
  401380:	46bd      	mov	sp, r7
  401382:	f85d 7b04 	ldr.w	r7, [sp], #4
  401386:	4770      	bx	lr

00401388 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401388:	b480      	push	{r7}
  40138a:	b083      	sub	sp, #12
  40138c:	af00      	add	r7, sp, #0
  40138e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401390:	687b      	ldr	r3, [r7, #4]
  401392:	4a04      	ldr	r2, [pc, #16]	; (4013a4 <usart_disable_writeprotect+0x1c>)
  401394:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401398:	370c      	adds	r7, #12
  40139a:	46bd      	mov	sp, r7
  40139c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013a0:	4770      	bx	lr
  4013a2:	bf00      	nop
  4013a4:	55534100 	.word	0x55534100

004013a8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4013a8:	b580      	push	{r7, lr}
  4013aa:	b084      	sub	sp, #16
  4013ac:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  4013ae:	4b27      	ldr	r3, [pc, #156]	; (40144c <Reset_Handler+0xa4>)
  4013b0:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  4013b2:	4b27      	ldr	r3, [pc, #156]	; (401450 <Reset_Handler+0xa8>)
  4013b4:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  4013b6:	68fa      	ldr	r2, [r7, #12]
  4013b8:	68bb      	ldr	r3, [r7, #8]
  4013ba:	429a      	cmp	r2, r3
  4013bc:	d90d      	bls.n	4013da <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  4013be:	e007      	b.n	4013d0 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  4013c0:	68bb      	ldr	r3, [r7, #8]
  4013c2:	1d1a      	adds	r2, r3, #4
  4013c4:	60ba      	str	r2, [r7, #8]
  4013c6:	68fa      	ldr	r2, [r7, #12]
  4013c8:	1d11      	adds	r1, r2, #4
  4013ca:	60f9      	str	r1, [r7, #12]
  4013cc:	6812      	ldr	r2, [r2, #0]
  4013ce:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  4013d0:	68bb      	ldr	r3, [r7, #8]
  4013d2:	4a20      	ldr	r2, [pc, #128]	; (401454 <Reset_Handler+0xac>)
  4013d4:	4293      	cmp	r3, r2
  4013d6:	d3f3      	bcc.n	4013c0 <Reset_Handler+0x18>
  4013d8:	e020      	b.n	40141c <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  4013da:	68fa      	ldr	r2, [r7, #12]
  4013dc:	68bb      	ldr	r3, [r7, #8]
  4013de:	429a      	cmp	r2, r3
  4013e0:	d21c      	bcs.n	40141c <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4013e2:	4a1c      	ldr	r2, [pc, #112]	; (401454 <Reset_Handler+0xac>)
  4013e4:	4b1a      	ldr	r3, [pc, #104]	; (401450 <Reset_Handler+0xa8>)
  4013e6:	1ad3      	subs	r3, r2, r3
  4013e8:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4013ea:	68fa      	ldr	r2, [r7, #12]
  4013ec:	687b      	ldr	r3, [r7, #4]
  4013ee:	4413      	add	r3, r2
  4013f0:	3b04      	subs	r3, #4
  4013f2:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  4013f4:	68ba      	ldr	r2, [r7, #8]
  4013f6:	687b      	ldr	r3, [r7, #4]
  4013f8:	4413      	add	r3, r2
  4013fa:	3b04      	subs	r3, #4
  4013fc:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  4013fe:	e00a      	b.n	401416 <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  401400:	68bb      	ldr	r3, [r7, #8]
  401402:	1f1a      	subs	r2, r3, #4
  401404:	60ba      	str	r2, [r7, #8]
  401406:	68fa      	ldr	r2, [r7, #12]
  401408:	1f11      	subs	r1, r2, #4
  40140a:	60f9      	str	r1, [r7, #12]
  40140c:	6812      	ldr	r2, [r2, #0]
  40140e:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401410:	687b      	ldr	r3, [r7, #4]
  401412:	3b04      	subs	r3, #4
  401414:	607b      	str	r3, [r7, #4]
  401416:	687b      	ldr	r3, [r7, #4]
  401418:	2b00      	cmp	r3, #0
  40141a:	d1f1      	bne.n	401400 <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  40141c:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40141e:	4b0e      	ldr	r3, [pc, #56]	; (401458 <Reset_Handler+0xb0>)
  401420:	60bb      	str	r3, [r7, #8]
  401422:	e004      	b.n	40142e <Reset_Handler+0x86>
		*pDest++ = 0;
  401424:	68bb      	ldr	r3, [r7, #8]
  401426:	1d1a      	adds	r2, r3, #4
  401428:	60ba      	str	r2, [r7, #8]
  40142a:	2200      	movs	r2, #0
  40142c:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40142e:	68bb      	ldr	r3, [r7, #8]
  401430:	4a0a      	ldr	r2, [pc, #40]	; (40145c <Reset_Handler+0xb4>)
  401432:	4293      	cmp	r3, r2
  401434:	d3f6      	bcc.n	401424 <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  401436:	4b0a      	ldr	r3, [pc, #40]	; (401460 <Reset_Handler+0xb8>)
  401438:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  40143a:	4a0a      	ldr	r2, [pc, #40]	; (401464 <Reset_Handler+0xbc>)
  40143c:	68fb      	ldr	r3, [r7, #12]
  40143e:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  401440:	4b09      	ldr	r3, [pc, #36]	; (401468 <Reset_Handler+0xc0>)
  401442:	4798      	blx	r3

	/* Branch to main function */
	main();
  401444:	4b09      	ldr	r3, [pc, #36]	; (40146c <Reset_Handler+0xc4>)
  401446:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  401448:	e7fe      	b.n	401448 <Reset_Handler+0xa0>
  40144a:	bf00      	nop
  40144c:	0040533c 	.word	0x0040533c
  401450:	20000000 	.word	0x20000000
  401454:	20000870 	.word	0x20000870
  401458:	20000870 	.word	0x20000870
  40145c:	20000968 	.word	0x20000968
  401460:	00400000 	.word	0x00400000
  401464:	e000ed00 	.word	0xe000ed00
  401468:	00401f95 	.word	0x00401f95
  40146c:	00401e29 	.word	0x00401e29

00401470 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401470:	b480      	push	{r7}
  401472:	af00      	add	r7, sp, #0
	while (1) {
	}
  401474:	e7fe      	b.n	401474 <Dummy_Handler+0x4>
  401476:	bf00      	nop

00401478 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  401478:	b480      	push	{r7}
  40147a:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  40147c:	4b5d      	ldr	r3, [pc, #372]	; (4015f4 <SystemCoreClockUpdate+0x17c>)
  40147e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401480:	f003 0303 	and.w	r3, r3, #3
  401484:	2b03      	cmp	r3, #3
  401486:	f200 8096 	bhi.w	4015b6 <SystemCoreClockUpdate+0x13e>
  40148a:	a201      	add	r2, pc, #4	; (adr r2, 401490 <SystemCoreClockUpdate+0x18>)
  40148c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401490:	004014a1 	.word	0x004014a1
  401494:	004014c1 	.word	0x004014c1
  401498:	0040150b 	.word	0x0040150b
  40149c:	0040150b 	.word	0x0040150b
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4014a0:	4b55      	ldr	r3, [pc, #340]	; (4015f8 <SystemCoreClockUpdate+0x180>)
  4014a2:	695b      	ldr	r3, [r3, #20]
  4014a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4014a8:	2b00      	cmp	r3, #0
  4014aa:	d004      	beq.n	4014b6 <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4014ac:	4b53      	ldr	r3, [pc, #332]	; (4015fc <SystemCoreClockUpdate+0x184>)
  4014ae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4014b2:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  4014b4:	e080      	b.n	4015b8 <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4014b6:	4b51      	ldr	r3, [pc, #324]	; (4015fc <SystemCoreClockUpdate+0x184>)
  4014b8:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4014bc:	601a      	str	r2, [r3, #0]
			}
		break;
  4014be:	e07b      	b.n	4015b8 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4014c0:	4b4c      	ldr	r3, [pc, #304]	; (4015f4 <SystemCoreClockUpdate+0x17c>)
  4014c2:	6a1b      	ldr	r3, [r3, #32]
  4014c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4014c8:	2b00      	cmp	r3, #0
  4014ca:	d003      	beq.n	4014d4 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4014cc:	4b4b      	ldr	r3, [pc, #300]	; (4015fc <SystemCoreClockUpdate+0x184>)
  4014ce:	4a4c      	ldr	r2, [pc, #304]	; (401600 <SystemCoreClockUpdate+0x188>)
  4014d0:	601a      	str	r2, [r3, #0]
  4014d2:	e019      	b.n	401508 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4014d4:	4b49      	ldr	r3, [pc, #292]	; (4015fc <SystemCoreClockUpdate+0x184>)
  4014d6:	4a4b      	ldr	r2, [pc, #300]	; (401604 <SystemCoreClockUpdate+0x18c>)
  4014d8:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4014da:	4b46      	ldr	r3, [pc, #280]	; (4015f4 <SystemCoreClockUpdate+0x17c>)
  4014dc:	6a1b      	ldr	r3, [r3, #32]
  4014de:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014e2:	2b10      	cmp	r3, #16
  4014e4:	d008      	beq.n	4014f8 <SystemCoreClockUpdate+0x80>
  4014e6:	2b20      	cmp	r3, #32
  4014e8:	d00a      	beq.n	401500 <SystemCoreClockUpdate+0x88>
  4014ea:	2b00      	cmp	r3, #0
  4014ec:	d000      	beq.n	4014f0 <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  4014ee:	e00b      	b.n	401508 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4014f0:	4b42      	ldr	r3, [pc, #264]	; (4015fc <SystemCoreClockUpdate+0x184>)
  4014f2:	4a44      	ldr	r2, [pc, #272]	; (401604 <SystemCoreClockUpdate+0x18c>)
  4014f4:	601a      	str	r2, [r3, #0]
			break;
  4014f6:	e007      	b.n	401508 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4014f8:	4b40      	ldr	r3, [pc, #256]	; (4015fc <SystemCoreClockUpdate+0x184>)
  4014fa:	4a43      	ldr	r2, [pc, #268]	; (401608 <SystemCoreClockUpdate+0x190>)
  4014fc:	601a      	str	r2, [r3, #0]
			break;
  4014fe:	e003      	b.n	401508 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401500:	4b3e      	ldr	r3, [pc, #248]	; (4015fc <SystemCoreClockUpdate+0x184>)
  401502:	4a3f      	ldr	r2, [pc, #252]	; (401600 <SystemCoreClockUpdate+0x188>)
  401504:	601a      	str	r2, [r3, #0]
			break;
  401506:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  401508:	e056      	b.n	4015b8 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40150a:	4b3a      	ldr	r3, [pc, #232]	; (4015f4 <SystemCoreClockUpdate+0x17c>)
  40150c:	6a1b      	ldr	r3, [r3, #32]
  40150e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401512:	2b00      	cmp	r3, #0
  401514:	d003      	beq.n	40151e <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401516:	4b39      	ldr	r3, [pc, #228]	; (4015fc <SystemCoreClockUpdate+0x184>)
  401518:	4a39      	ldr	r2, [pc, #228]	; (401600 <SystemCoreClockUpdate+0x188>)
  40151a:	601a      	str	r2, [r3, #0]
  40151c:	e019      	b.n	401552 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40151e:	4b37      	ldr	r3, [pc, #220]	; (4015fc <SystemCoreClockUpdate+0x184>)
  401520:	4a38      	ldr	r2, [pc, #224]	; (401604 <SystemCoreClockUpdate+0x18c>)
  401522:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401524:	4b33      	ldr	r3, [pc, #204]	; (4015f4 <SystemCoreClockUpdate+0x17c>)
  401526:	6a1b      	ldr	r3, [r3, #32]
  401528:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40152c:	2b10      	cmp	r3, #16
  40152e:	d008      	beq.n	401542 <SystemCoreClockUpdate+0xca>
  401530:	2b20      	cmp	r3, #32
  401532:	d00a      	beq.n	40154a <SystemCoreClockUpdate+0xd2>
  401534:	2b00      	cmp	r3, #0
  401536:	d000      	beq.n	40153a <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  401538:	e00b      	b.n	401552 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40153a:	4b30      	ldr	r3, [pc, #192]	; (4015fc <SystemCoreClockUpdate+0x184>)
  40153c:	4a31      	ldr	r2, [pc, #196]	; (401604 <SystemCoreClockUpdate+0x18c>)
  40153e:	601a      	str	r2, [r3, #0]
					break;
  401540:	e007      	b.n	401552 <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401542:	4b2e      	ldr	r3, [pc, #184]	; (4015fc <SystemCoreClockUpdate+0x184>)
  401544:	4a30      	ldr	r2, [pc, #192]	; (401608 <SystemCoreClockUpdate+0x190>)
  401546:	601a      	str	r2, [r3, #0]
					break;
  401548:	e003      	b.n	401552 <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40154a:	4b2c      	ldr	r3, [pc, #176]	; (4015fc <SystemCoreClockUpdate+0x184>)
  40154c:	4a2c      	ldr	r2, [pc, #176]	; (401600 <SystemCoreClockUpdate+0x188>)
  40154e:	601a      	str	r2, [r3, #0]
					break;
  401550:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401552:	4b28      	ldr	r3, [pc, #160]	; (4015f4 <SystemCoreClockUpdate+0x17c>)
  401554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401556:	f003 0303 	and.w	r3, r3, #3
  40155a:	2b02      	cmp	r3, #2
  40155c:	d115      	bne.n	40158a <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40155e:	4b25      	ldr	r3, [pc, #148]	; (4015f4 <SystemCoreClockUpdate+0x17c>)
  401560:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  401562:	4b2a      	ldr	r3, [pc, #168]	; (40160c <SystemCoreClockUpdate+0x194>)
  401564:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  401566:	0c1b      	lsrs	r3, r3, #16
  401568:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40156a:	4a24      	ldr	r2, [pc, #144]	; (4015fc <SystemCoreClockUpdate+0x184>)
  40156c:	6812      	ldr	r2, [r2, #0]
  40156e:	fb02 f303 	mul.w	r3, r2, r3
  401572:	4a22      	ldr	r2, [pc, #136]	; (4015fc <SystemCoreClockUpdate+0x184>)
  401574:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401576:	4b1f      	ldr	r3, [pc, #124]	; (4015f4 <SystemCoreClockUpdate+0x17c>)
  401578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  40157a:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40157c:	4a1f      	ldr	r2, [pc, #124]	; (4015fc <SystemCoreClockUpdate+0x184>)
  40157e:	6812      	ldr	r2, [r2, #0]
  401580:	fbb2 f3f3 	udiv	r3, r2, r3
  401584:	4a1d      	ldr	r2, [pc, #116]	; (4015fc <SystemCoreClockUpdate+0x184>)
  401586:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  401588:	e016      	b.n	4015b8 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40158a:	4b1a      	ldr	r3, [pc, #104]	; (4015f4 <SystemCoreClockUpdate+0x17c>)
  40158c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40158e:	4b1f      	ldr	r3, [pc, #124]	; (40160c <SystemCoreClockUpdate+0x194>)
  401590:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  401592:	0c1b      	lsrs	r3, r3, #16
  401594:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401596:	4a19      	ldr	r2, [pc, #100]	; (4015fc <SystemCoreClockUpdate+0x184>)
  401598:	6812      	ldr	r2, [r2, #0]
  40159a:	fb02 f303 	mul.w	r3, r2, r3
  40159e:	4a17      	ldr	r2, [pc, #92]	; (4015fc <SystemCoreClockUpdate+0x184>)
  4015a0:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4015a2:	4b14      	ldr	r3, [pc, #80]	; (4015f4 <SystemCoreClockUpdate+0x17c>)
  4015a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  4015a6:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4015a8:	4a14      	ldr	r2, [pc, #80]	; (4015fc <SystemCoreClockUpdate+0x184>)
  4015aa:	6812      	ldr	r2, [r2, #0]
  4015ac:	fbb2 f3f3 	udiv	r3, r2, r3
  4015b0:	4a12      	ldr	r2, [pc, #72]	; (4015fc <SystemCoreClockUpdate+0x184>)
  4015b2:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  4015b4:	e000      	b.n	4015b8 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  4015b6:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4015b8:	4b0e      	ldr	r3, [pc, #56]	; (4015f4 <SystemCoreClockUpdate+0x17c>)
  4015ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4015bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4015c0:	2b70      	cmp	r3, #112	; 0x70
  4015c2:	d108      	bne.n	4015d6 <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  4015c4:	4b0d      	ldr	r3, [pc, #52]	; (4015fc <SystemCoreClockUpdate+0x184>)
  4015c6:	681b      	ldr	r3, [r3, #0]
  4015c8:	4a11      	ldr	r2, [pc, #68]	; (401610 <SystemCoreClockUpdate+0x198>)
  4015ca:	fba2 2303 	umull	r2, r3, r2, r3
  4015ce:	085b      	lsrs	r3, r3, #1
  4015d0:	4a0a      	ldr	r2, [pc, #40]	; (4015fc <SystemCoreClockUpdate+0x184>)
  4015d2:	6013      	str	r3, [r2, #0]
  4015d4:	e009      	b.n	4015ea <SystemCoreClockUpdate+0x172>
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4015d6:	4b07      	ldr	r3, [pc, #28]	; (4015f4 <SystemCoreClockUpdate+0x17c>)
  4015d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4015da:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4015de:	091a      	lsrs	r2, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4015e0:	4b06      	ldr	r3, [pc, #24]	; (4015fc <SystemCoreClockUpdate+0x184>)
  4015e2:	681b      	ldr	r3, [r3, #0]
  4015e4:	40d3      	lsrs	r3, r2
  4015e6:	4a05      	ldr	r2, [pc, #20]	; (4015fc <SystemCoreClockUpdate+0x184>)
  4015e8:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  4015ea:	46bd      	mov	sp, r7
  4015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015f0:	4770      	bx	lr
  4015f2:	bf00      	nop
  4015f4:	400e0400 	.word	0x400e0400
  4015f8:	400e1410 	.word	0x400e1410
  4015fc:	20000000 	.word	0x20000000
  401600:	00b71b00 	.word	0x00b71b00
  401604:	003d0900 	.word	0x003d0900
  401608:	007a1200 	.word	0x007a1200
  40160c:	07ff0000 	.word	0x07ff0000
  401610:	aaaaaaab 	.word	0xaaaaaaab

00401614 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  401614:	b480      	push	{r7}
  401616:	b083      	sub	sp, #12
  401618:	af00      	add	r7, sp, #0
  40161a:	6078      	str	r0, [r7, #4]
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  40161c:	687b      	ldr	r3, [r7, #4]
  40161e:	4a22      	ldr	r2, [pc, #136]	; (4016a8 <system_init_flash+0x94>)
  401620:	4293      	cmp	r3, r2
  401622:	d808      	bhi.n	401636 <system_init_flash+0x22>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401624:	4b21      	ldr	r3, [pc, #132]	; (4016ac <system_init_flash+0x98>)
  401626:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40162a:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40162c:	4b20      	ldr	r3, [pc, #128]	; (4016b0 <system_init_flash+0x9c>)
  40162e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401632:	601a      	str	r2, [r3, #0]
  401634:	e033      	b.n	40169e <system_init_flash+0x8a>
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  401636:	687b      	ldr	r3, [r7, #4]
  401638:	4a1e      	ldr	r2, [pc, #120]	; (4016b4 <system_init_flash+0xa0>)
  40163a:	4293      	cmp	r3, r2
  40163c:	d806      	bhi.n	40164c <system_init_flash+0x38>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40163e:	4b1b      	ldr	r3, [pc, #108]	; (4016ac <system_init_flash+0x98>)
  401640:	4a1d      	ldr	r2, [pc, #116]	; (4016b8 <system_init_flash+0xa4>)
  401642:	601a      	str	r2, [r3, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401644:	4b1a      	ldr	r3, [pc, #104]	; (4016b0 <system_init_flash+0x9c>)
  401646:	4a1c      	ldr	r2, [pc, #112]	; (4016b8 <system_init_flash+0xa4>)
  401648:	601a      	str	r2, [r3, #0]
  40164a:	e028      	b.n	40169e <system_init_flash+0x8a>
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  40164c:	687b      	ldr	r3, [r7, #4]
  40164e:	4a1b      	ldr	r2, [pc, #108]	; (4016bc <system_init_flash+0xa8>)
  401650:	4293      	cmp	r3, r2
  401652:	d806      	bhi.n	401662 <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401654:	4b15      	ldr	r3, [pc, #84]	; (4016ac <system_init_flash+0x98>)
  401656:	4a1a      	ldr	r2, [pc, #104]	; (4016c0 <system_init_flash+0xac>)
  401658:	601a      	str	r2, [r3, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40165a:	4b15      	ldr	r3, [pc, #84]	; (4016b0 <system_init_flash+0x9c>)
  40165c:	4a18      	ldr	r2, [pc, #96]	; (4016c0 <system_init_flash+0xac>)
  40165e:	601a      	str	r2, [r3, #0]
  401660:	e01d      	b.n	40169e <system_init_flash+0x8a>
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  401662:	687b      	ldr	r3, [r7, #4]
  401664:	4a17      	ldr	r2, [pc, #92]	; (4016c4 <system_init_flash+0xb0>)
  401666:	4293      	cmp	r3, r2
  401668:	d806      	bhi.n	401678 <system_init_flash+0x64>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40166a:	4b10      	ldr	r3, [pc, #64]	; (4016ac <system_init_flash+0x98>)
  40166c:	4a16      	ldr	r2, [pc, #88]	; (4016c8 <system_init_flash+0xb4>)
  40166e:	601a      	str	r2, [r3, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401670:	4b0f      	ldr	r3, [pc, #60]	; (4016b0 <system_init_flash+0x9c>)
  401672:	4a15      	ldr	r2, [pc, #84]	; (4016c8 <system_init_flash+0xb4>)
  401674:	601a      	str	r2, [r3, #0]
  401676:	e012      	b.n	40169e <system_init_flash+0x8a>
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  401678:	687b      	ldr	r3, [r7, #4]
  40167a:	4a14      	ldr	r2, [pc, #80]	; (4016cc <system_init_flash+0xb8>)
  40167c:	4293      	cmp	r3, r2
  40167e:	d808      	bhi.n	401692 <system_init_flash+0x7e>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401680:	4b0a      	ldr	r3, [pc, #40]	; (4016ac <system_init_flash+0x98>)
  401682:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401686:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401688:	4b09      	ldr	r3, [pc, #36]	; (4016b0 <system_init_flash+0x9c>)
  40168a:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40168e:	601a      	str	r2, [r3, #0]
  401690:	e005      	b.n	40169e <system_init_flash+0x8a>
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401692:	4b06      	ldr	r3, [pc, #24]	; (4016ac <system_init_flash+0x98>)
  401694:	4a0e      	ldr	r2, [pc, #56]	; (4016d0 <system_init_flash+0xbc>)
  401696:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401698:	4b05      	ldr	r3, [pc, #20]	; (4016b0 <system_init_flash+0x9c>)
  40169a:	4a0d      	ldr	r2, [pc, #52]	; (4016d0 <system_init_flash+0xbc>)
  40169c:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  40169e:	370c      	adds	r7, #12
  4016a0:	46bd      	mov	sp, r7
  4016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016a6:	4770      	bx	lr
  4016a8:	01312cff 	.word	0x01312cff
  4016ac:	400e0a00 	.word	0x400e0a00
  4016b0:	400e0c00 	.word	0x400e0c00
  4016b4:	026259ff 	.word	0x026259ff
  4016b8:	04000100 	.word	0x04000100
  4016bc:	039386ff 	.word	0x039386ff
  4016c0:	04000200 	.word	0x04000200
  4016c4:	04c4b3ff 	.word	0x04c4b3ff
  4016c8:	04000300 	.word	0x04000300
  4016cc:	05f5e0ff 	.word	0x05f5e0ff
  4016d0:	04000500 	.word	0x04000500

004016d4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4016d4:	b480      	push	{r7}
  4016d6:	b085      	sub	sp, #20
  4016d8:	af00      	add	r7, sp, #0
  4016da:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4016dc:	4b10      	ldr	r3, [pc, #64]	; (401720 <_sbrk+0x4c>)
  4016de:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4016e0:	4b10      	ldr	r3, [pc, #64]	; (401724 <_sbrk+0x50>)
  4016e2:	681b      	ldr	r3, [r3, #0]
  4016e4:	2b00      	cmp	r3, #0
  4016e6:	d102      	bne.n	4016ee <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4016e8:	4b0e      	ldr	r3, [pc, #56]	; (401724 <_sbrk+0x50>)
  4016ea:	4a0f      	ldr	r2, [pc, #60]	; (401728 <_sbrk+0x54>)
  4016ec:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4016ee:	4b0d      	ldr	r3, [pc, #52]	; (401724 <_sbrk+0x50>)
  4016f0:	681b      	ldr	r3, [r3, #0]
  4016f2:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4016f4:	68ba      	ldr	r2, [r7, #8]
  4016f6:	687b      	ldr	r3, [r7, #4]
  4016f8:	441a      	add	r2, r3
  4016fa:	68fb      	ldr	r3, [r7, #12]
  4016fc:	429a      	cmp	r2, r3
  4016fe:	dd02      	ble.n	401706 <_sbrk+0x32>
		return (caddr_t) -1;	
  401700:	f04f 33ff 	mov.w	r3, #4294967295
  401704:	e006      	b.n	401714 <_sbrk+0x40>
	}

	heap += incr;
  401706:	4b07      	ldr	r3, [pc, #28]	; (401724 <_sbrk+0x50>)
  401708:	681a      	ldr	r2, [r3, #0]
  40170a:	687b      	ldr	r3, [r7, #4]
  40170c:	4413      	add	r3, r2
  40170e:	4a05      	ldr	r2, [pc, #20]	; (401724 <_sbrk+0x50>)
  401710:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  401712:	68bb      	ldr	r3, [r7, #8]
}
  401714:	4618      	mov	r0, r3
  401716:	3714      	adds	r7, #20
  401718:	46bd      	mov	sp, r7
  40171a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40171e:	4770      	bx	lr
  401720:	20027ffc 	.word	0x20027ffc
  401724:	20000904 	.word	0x20000904
  401728:	20003968 	.word	0x20003968

0040172c <_close>:
{
	return -1;
}

extern int _close(int file)
{
  40172c:	b480      	push	{r7}
  40172e:	b083      	sub	sp, #12
  401730:	af00      	add	r7, sp, #0
  401732:	6078      	str	r0, [r7, #4]
	return -1;
  401734:	f04f 33ff 	mov.w	r3, #4294967295
}
  401738:	4618      	mov	r0, r3
  40173a:	370c      	adds	r7, #12
  40173c:	46bd      	mov	sp, r7
  40173e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401742:	4770      	bx	lr

00401744 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  401744:	b480      	push	{r7}
  401746:	b083      	sub	sp, #12
  401748:	af00      	add	r7, sp, #0
  40174a:	6078      	str	r0, [r7, #4]
  40174c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  40174e:	683b      	ldr	r3, [r7, #0]
  401750:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401754:	605a      	str	r2, [r3, #4]

	return 0;
  401756:	2300      	movs	r3, #0
}
  401758:	4618      	mov	r0, r3
  40175a:	370c      	adds	r7, #12
  40175c:	46bd      	mov	sp, r7
  40175e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401762:	4770      	bx	lr

00401764 <_isatty>:

extern int _isatty(int file)
{
  401764:	b480      	push	{r7}
  401766:	b083      	sub	sp, #12
  401768:	af00      	add	r7, sp, #0
  40176a:	6078      	str	r0, [r7, #4]
	return 1;
  40176c:	2301      	movs	r3, #1
}
  40176e:	4618      	mov	r0, r3
  401770:	370c      	adds	r7, #12
  401772:	46bd      	mov	sp, r7
  401774:	f85d 7b04 	ldr.w	r7, [sp], #4
  401778:	4770      	bx	lr
  40177a:	bf00      	nop

0040177c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  40177c:	b480      	push	{r7}
  40177e:	b085      	sub	sp, #20
  401780:	af00      	add	r7, sp, #0
  401782:	60f8      	str	r0, [r7, #12]
  401784:	60b9      	str	r1, [r7, #8]
  401786:	607a      	str	r2, [r7, #4]
	return 0;
  401788:	2300      	movs	r3, #0
}
  40178a:	4618      	mov	r0, r3
  40178c:	3714      	adds	r7, #20
  40178e:	46bd      	mov	sp, r7
  401790:	f85d 7b04 	ldr.w	r7, [sp], #4
  401794:	4770      	bx	lr
  401796:	bf00      	nop

00401798 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401798:	b480      	push	{r7}
  40179a:	b083      	sub	sp, #12
  40179c:	af00      	add	r7, sp, #0
  40179e:	4603      	mov	r3, r0
  4017a0:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4017a2:	4908      	ldr	r1, [pc, #32]	; (4017c4 <NVIC_EnableIRQ+0x2c>)
  4017a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017a8:	095b      	lsrs	r3, r3, #5
  4017aa:	79fa      	ldrb	r2, [r7, #7]
  4017ac:	f002 021f 	and.w	r2, r2, #31
  4017b0:	2001      	movs	r0, #1
  4017b2:	fa00 f202 	lsl.w	r2, r0, r2
  4017b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4017ba:	370c      	adds	r7, #12
  4017bc:	46bd      	mov	sp, r7
  4017be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017c2:	4770      	bx	lr
  4017c4:	e000e100 	.word	0xe000e100

004017c8 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4017c8:	b480      	push	{r7}
  4017ca:	b083      	sub	sp, #12
  4017cc:	af00      	add	r7, sp, #0
  4017ce:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4017d0:	687b      	ldr	r3, [r7, #4]
  4017d2:	2b07      	cmp	r3, #7
  4017d4:	d825      	bhi.n	401822 <osc_get_rate+0x5a>
  4017d6:	a201      	add	r2, pc, #4	; (adr r2, 4017dc <osc_get_rate+0x14>)
  4017d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4017dc:	004017fd 	.word	0x004017fd
  4017e0:	00401803 	.word	0x00401803
  4017e4:	00401809 	.word	0x00401809
  4017e8:	0040180f 	.word	0x0040180f
  4017ec:	00401813 	.word	0x00401813
  4017f0:	00401817 	.word	0x00401817
  4017f4:	0040181b 	.word	0x0040181b
  4017f8:	0040181f 	.word	0x0040181f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4017fc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401800:	e010      	b.n	401824 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401802:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401806:	e00d      	b.n	401824 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401808:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40180c:	e00a      	b.n	401824 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40180e:	4b08      	ldr	r3, [pc, #32]	; (401830 <osc_get_rate+0x68>)
  401810:	e008      	b.n	401824 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401812:	4b08      	ldr	r3, [pc, #32]	; (401834 <osc_get_rate+0x6c>)
  401814:	e006      	b.n	401824 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401816:	4b08      	ldr	r3, [pc, #32]	; (401838 <osc_get_rate+0x70>)
  401818:	e004      	b.n	401824 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40181a:	4b07      	ldr	r3, [pc, #28]	; (401838 <osc_get_rate+0x70>)
  40181c:	e002      	b.n	401824 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40181e:	4b06      	ldr	r3, [pc, #24]	; (401838 <osc_get_rate+0x70>)
  401820:	e000      	b.n	401824 <osc_get_rate+0x5c>
	}

	return 0;
  401822:	2300      	movs	r3, #0
}
  401824:	4618      	mov	r0, r3
  401826:	370c      	adds	r7, #12
  401828:	46bd      	mov	sp, r7
  40182a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40182e:	4770      	bx	lr
  401830:	003d0900 	.word	0x003d0900
  401834:	007a1200 	.word	0x007a1200
  401838:	00b71b00 	.word	0x00b71b00

0040183c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40183c:	b580      	push	{r7, lr}
  40183e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401840:	2006      	movs	r0, #6
  401842:	4b04      	ldr	r3, [pc, #16]	; (401854 <sysclk_get_main_hz+0x18>)
  401844:	4798      	blx	r3
  401846:	4602      	mov	r2, r0
  401848:	4613      	mov	r3, r2
  40184a:	009b      	lsls	r3, r3, #2
  40184c:	4413      	add	r3, r2
  40184e:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401850:	4618      	mov	r0, r3
  401852:	bd80      	pop	{r7, pc}
  401854:	004017c9 	.word	0x004017c9

00401858 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401858:	b580      	push	{r7, lr}
  40185a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40185c:	4b02      	ldr	r3, [pc, #8]	; (401868 <sysclk_get_cpu_hz+0x10>)
  40185e:	4798      	blx	r3
  401860:	4603      	mov	r3, r0
  401862:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401864:	4618      	mov	r0, r3
  401866:	bd80      	pop	{r7, pc}
  401868:	0040183d 	.word	0x0040183d

0040186c <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  40186c:	b580      	push	{r7, lr}
  40186e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401870:	4b02      	ldr	r3, [pc, #8]	; (40187c <sysclk_get_peripheral_hz+0x10>)
  401872:	4798      	blx	r3
  401874:	4603      	mov	r3, r0
  401876:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401878:	4618      	mov	r0, r3
  40187a:	bd80      	pop	{r7, pc}
  40187c:	0040183d 	.word	0x0040183d

00401880 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401880:	b580      	push	{r7, lr}
  401882:	b082      	sub	sp, #8
  401884:	af00      	add	r7, sp, #0
  401886:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401888:	6878      	ldr	r0, [r7, #4]
  40188a:	4b02      	ldr	r3, [pc, #8]	; (401894 <sysclk_enable_peripheral_clock+0x14>)
  40188c:	4798      	blx	r3
}
  40188e:	3708      	adds	r7, #8
  401890:	46bd      	mov	sp, r7
  401892:	bd80      	pop	{r7, pc}
  401894:	00400eed 	.word	0x00400eed

00401898 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  401898:	b580      	push	{r7, lr}
  40189a:	b08c      	sub	sp, #48	; 0x30
  40189c:	af00      	add	r7, sp, #0
  40189e:	6078      	str	r0, [r7, #4]
  4018a0:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4018a2:	4b30      	ldr	r3, [pc, #192]	; (401964 <usart_serial_init+0xcc>)
  4018a4:	4798      	blx	r3
  4018a6:	4603      	mov	r3, r0
  4018a8:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  4018aa:	683b      	ldr	r3, [r7, #0]
  4018ac:	681b      	ldr	r3, [r3, #0]
  4018ae:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  4018b0:	683b      	ldr	r3, [r7, #0]
  4018b2:	689b      	ldr	r3, [r3, #8]
  4018b4:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  4018b6:	683b      	ldr	r3, [r7, #0]
  4018b8:	681b      	ldr	r3, [r3, #0]
  4018ba:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  4018bc:	683b      	ldr	r3, [r7, #0]
  4018be:	685b      	ldr	r3, [r3, #4]
  4018c0:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  4018c2:	683b      	ldr	r3, [r7, #0]
  4018c4:	689b      	ldr	r3, [r3, #8]
  4018c6:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  4018c8:	683b      	ldr	r3, [r7, #0]
  4018ca:	68db      	ldr	r3, [r3, #12]
  4018cc:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4018ce:	2300      	movs	r3, #0
  4018d0:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4018d2:	687b      	ldr	r3, [r7, #4]
  4018d4:	4a24      	ldr	r2, [pc, #144]	; (401968 <usart_serial_init+0xd0>)
  4018d6:	4293      	cmp	r3, r2
  4018d8:	d108      	bne.n	4018ec <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  4018da:	2008      	movs	r0, #8
  4018dc:	4b23      	ldr	r3, [pc, #140]	; (40196c <usart_serial_init+0xd4>)
  4018de:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4018e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4018e4:	6878      	ldr	r0, [r7, #4]
  4018e6:	4619      	mov	r1, r3
  4018e8:	4b21      	ldr	r3, [pc, #132]	; (401970 <usart_serial_init+0xd8>)
  4018ea:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4018ec:	687b      	ldr	r3, [r7, #4]
  4018ee:	4a21      	ldr	r2, [pc, #132]	; (401974 <usart_serial_init+0xdc>)
  4018f0:	4293      	cmp	r3, r2
  4018f2:	d108      	bne.n	401906 <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4018f4:	2009      	movs	r0, #9
  4018f6:	4b1d      	ldr	r3, [pc, #116]	; (40196c <usart_serial_init+0xd4>)
  4018f8:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4018fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4018fe:	6878      	ldr	r0, [r7, #4]
  401900:	4619      	mov	r1, r3
  401902:	4b1b      	ldr	r3, [pc, #108]	; (401970 <usart_serial_init+0xd8>)
  401904:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401906:	687b      	ldr	r3, [r7, #4]
  401908:	4a1b      	ldr	r2, [pc, #108]	; (401978 <usart_serial_init+0xe0>)
  40190a:	4293      	cmp	r3, r2
  40190c:	d111      	bne.n	401932 <usart_serial_init+0x9a>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  40190e:	200e      	movs	r0, #14
  401910:	4b16      	ldr	r3, [pc, #88]	; (40196c <usart_serial_init+0xd4>)
  401912:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401914:	4b13      	ldr	r3, [pc, #76]	; (401964 <usart_serial_init+0xcc>)
  401916:	4798      	blx	r3
  401918:	4602      	mov	r2, r0
  40191a:	f107 030c 	add.w	r3, r7, #12
  40191e:	6878      	ldr	r0, [r7, #4]
  401920:	4619      	mov	r1, r3
  401922:	4b16      	ldr	r3, [pc, #88]	; (40197c <usart_serial_init+0xe4>)
  401924:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401926:	6878      	ldr	r0, [r7, #4]
  401928:	4b15      	ldr	r3, [pc, #84]	; (401980 <usart_serial_init+0xe8>)
  40192a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40192c:	6878      	ldr	r0, [r7, #4]
  40192e:	4b15      	ldr	r3, [pc, #84]	; (401984 <usart_serial_init+0xec>)
  401930:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401932:	687b      	ldr	r3, [r7, #4]
  401934:	4a14      	ldr	r2, [pc, #80]	; (401988 <usart_serial_init+0xf0>)
  401936:	4293      	cmp	r3, r2
  401938:	d111      	bne.n	40195e <usart_serial_init+0xc6>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  40193a:	200f      	movs	r0, #15
  40193c:	4b0b      	ldr	r3, [pc, #44]	; (40196c <usart_serial_init+0xd4>)
  40193e:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401940:	4b08      	ldr	r3, [pc, #32]	; (401964 <usart_serial_init+0xcc>)
  401942:	4798      	blx	r3
  401944:	4602      	mov	r2, r0
  401946:	f107 030c 	add.w	r3, r7, #12
  40194a:	6878      	ldr	r0, [r7, #4]
  40194c:	4619      	mov	r1, r3
  40194e:	4b0b      	ldr	r3, [pc, #44]	; (40197c <usart_serial_init+0xe4>)
  401950:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401952:	6878      	ldr	r0, [r7, #4]
  401954:	4b0a      	ldr	r3, [pc, #40]	; (401980 <usart_serial_init+0xe8>)
  401956:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401958:	6878      	ldr	r0, [r7, #4]
  40195a:	4b0a      	ldr	r3, [pc, #40]	; (401984 <usart_serial_init+0xec>)
  40195c:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  40195e:	3730      	adds	r7, #48	; 0x30
  401960:	46bd      	mov	sp, r7
  401962:	bd80      	pop	{r7, pc}
  401964:	0040186d 	.word	0x0040186d
  401968:	400e0600 	.word	0x400e0600
  40196c:	00401881 	.word	0x00401881
  401970:	00401039 	.word	0x00401039
  401974:	400e0800 	.word	0x400e0800
  401978:	40024000 	.word	0x40024000
  40197c:	004011e9 	.word	0x004011e9
  401980:	0040126d 	.word	0x0040126d
  401984:	0040129d 	.word	0x0040129d
  401988:	40028000 	.word	0x40028000

0040198c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  40198c:	b580      	push	{r7, lr}
  40198e:	b082      	sub	sp, #8
  401990:	af00      	add	r7, sp, #0
  401992:	6078      	str	r0, [r7, #4]
  401994:	460b      	mov	r3, r1
  401996:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401998:	687b      	ldr	r3, [r7, #4]
  40199a:	4a20      	ldr	r2, [pc, #128]	; (401a1c <usart_serial_putchar+0x90>)
  40199c:	4293      	cmp	r3, r2
  40199e:	d10a      	bne.n	4019b6 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4019a0:	bf00      	nop
  4019a2:	78fb      	ldrb	r3, [r7, #3]
  4019a4:	6878      	ldr	r0, [r7, #4]
  4019a6:	4619      	mov	r1, r3
  4019a8:	4b1d      	ldr	r3, [pc, #116]	; (401a20 <usart_serial_putchar+0x94>)
  4019aa:	4798      	blx	r3
  4019ac:	4603      	mov	r3, r0
  4019ae:	2b00      	cmp	r3, #0
  4019b0:	d1f7      	bne.n	4019a2 <usart_serial_putchar+0x16>
		return 1;
  4019b2:	2301      	movs	r3, #1
  4019b4:	e02d      	b.n	401a12 <usart_serial_putchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4019b6:	687b      	ldr	r3, [r7, #4]
  4019b8:	4a1a      	ldr	r2, [pc, #104]	; (401a24 <usart_serial_putchar+0x98>)
  4019ba:	4293      	cmp	r3, r2
  4019bc:	d10a      	bne.n	4019d4 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4019be:	bf00      	nop
  4019c0:	78fb      	ldrb	r3, [r7, #3]
  4019c2:	6878      	ldr	r0, [r7, #4]
  4019c4:	4619      	mov	r1, r3
  4019c6:	4b16      	ldr	r3, [pc, #88]	; (401a20 <usart_serial_putchar+0x94>)
  4019c8:	4798      	blx	r3
  4019ca:	4603      	mov	r3, r0
  4019cc:	2b00      	cmp	r3, #0
  4019ce:	d1f7      	bne.n	4019c0 <usart_serial_putchar+0x34>
		return 1;
  4019d0:	2301      	movs	r3, #1
  4019d2:	e01e      	b.n	401a12 <usart_serial_putchar+0x86>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4019d4:	687b      	ldr	r3, [r7, #4]
  4019d6:	4a14      	ldr	r2, [pc, #80]	; (401a28 <usart_serial_putchar+0x9c>)
  4019d8:	4293      	cmp	r3, r2
  4019da:	d10a      	bne.n	4019f2 <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  4019dc:	bf00      	nop
  4019de:	78fb      	ldrb	r3, [r7, #3]
  4019e0:	6878      	ldr	r0, [r7, #4]
  4019e2:	4619      	mov	r1, r3
  4019e4:	4b11      	ldr	r3, [pc, #68]	; (401a2c <usart_serial_putchar+0xa0>)
  4019e6:	4798      	blx	r3
  4019e8:	4603      	mov	r3, r0
  4019ea:	2b00      	cmp	r3, #0
  4019ec:	d1f7      	bne.n	4019de <usart_serial_putchar+0x52>
		return 1;
  4019ee:	2301      	movs	r3, #1
  4019f0:	e00f      	b.n	401a12 <usart_serial_putchar+0x86>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4019f2:	687b      	ldr	r3, [r7, #4]
  4019f4:	4a0e      	ldr	r2, [pc, #56]	; (401a30 <usart_serial_putchar+0xa4>)
  4019f6:	4293      	cmp	r3, r2
  4019f8:	d10a      	bne.n	401a10 <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  4019fa:	bf00      	nop
  4019fc:	78fb      	ldrb	r3, [r7, #3]
  4019fe:	6878      	ldr	r0, [r7, #4]
  401a00:	4619      	mov	r1, r3
  401a02:	4b0a      	ldr	r3, [pc, #40]	; (401a2c <usart_serial_putchar+0xa0>)
  401a04:	4798      	blx	r3
  401a06:	4603      	mov	r3, r0
  401a08:	2b00      	cmp	r3, #0
  401a0a:	d1f7      	bne.n	4019fc <usart_serial_putchar+0x70>
		return 1;
  401a0c:	2301      	movs	r3, #1
  401a0e:	e000      	b.n	401a12 <usart_serial_putchar+0x86>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401a10:	2300      	movs	r3, #0
}
  401a12:	4618      	mov	r0, r3
  401a14:	3708      	adds	r7, #8
  401a16:	46bd      	mov	sp, r7
  401a18:	bd80      	pop	{r7, pc}
  401a1a:	bf00      	nop
  401a1c:	400e0600 	.word	0x400e0600
  401a20:	0040109d 	.word	0x0040109d
  401a24:	400e0800 	.word	0x400e0800
  401a28:	40024000 	.word	0x40024000
  401a2c:	00401321 	.word	0x00401321
  401a30:	40028000 	.word	0x40028000

00401a34 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401a34:	b580      	push	{r7, lr}
  401a36:	b084      	sub	sp, #16
  401a38:	af00      	add	r7, sp, #0
  401a3a:	6078      	str	r0, [r7, #4]
  401a3c:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  401a3e:	2300      	movs	r3, #0
  401a40:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401a42:	687b      	ldr	r3, [r7, #4]
  401a44:	4a1e      	ldr	r2, [pc, #120]	; (401ac0 <usart_serial_getchar+0x8c>)
  401a46:	4293      	cmp	r3, r2
  401a48:	d107      	bne.n	401a5a <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  401a4a:	bf00      	nop
  401a4c:	6878      	ldr	r0, [r7, #4]
  401a4e:	6839      	ldr	r1, [r7, #0]
  401a50:	4b1c      	ldr	r3, [pc, #112]	; (401ac4 <usart_serial_getchar+0x90>)
  401a52:	4798      	blx	r3
  401a54:	4603      	mov	r3, r0
  401a56:	2b00      	cmp	r3, #0
  401a58:	d1f8      	bne.n	401a4c <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401a5a:	687b      	ldr	r3, [r7, #4]
  401a5c:	4a1a      	ldr	r2, [pc, #104]	; (401ac8 <usart_serial_getchar+0x94>)
  401a5e:	4293      	cmp	r3, r2
  401a60:	d107      	bne.n	401a72 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  401a62:	bf00      	nop
  401a64:	6878      	ldr	r0, [r7, #4]
  401a66:	6839      	ldr	r1, [r7, #0]
  401a68:	4b16      	ldr	r3, [pc, #88]	; (401ac4 <usart_serial_getchar+0x90>)
  401a6a:	4798      	blx	r3
  401a6c:	4603      	mov	r3, r0
  401a6e:	2b00      	cmp	r3, #0
  401a70:	d1f8      	bne.n	401a64 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401a72:	687b      	ldr	r3, [r7, #4]
  401a74:	4a15      	ldr	r2, [pc, #84]	; (401acc <usart_serial_getchar+0x98>)
  401a76:	4293      	cmp	r3, r2
  401a78:	d10d      	bne.n	401a96 <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  401a7a:	bf00      	nop
  401a7c:	f107 030c 	add.w	r3, r7, #12
  401a80:	6878      	ldr	r0, [r7, #4]
  401a82:	4619      	mov	r1, r3
  401a84:	4b12      	ldr	r3, [pc, #72]	; (401ad0 <usart_serial_getchar+0x9c>)
  401a86:	4798      	blx	r3
  401a88:	4603      	mov	r3, r0
  401a8a:	2b00      	cmp	r3, #0
  401a8c:	d1f6      	bne.n	401a7c <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  401a8e:	68fb      	ldr	r3, [r7, #12]
  401a90:	b2da      	uxtb	r2, r3
  401a92:	683b      	ldr	r3, [r7, #0]
  401a94:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401a96:	687b      	ldr	r3, [r7, #4]
  401a98:	4a0e      	ldr	r2, [pc, #56]	; (401ad4 <usart_serial_getchar+0xa0>)
  401a9a:	4293      	cmp	r3, r2
  401a9c:	d10d      	bne.n	401aba <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  401a9e:	bf00      	nop
  401aa0:	f107 030c 	add.w	r3, r7, #12
  401aa4:	6878      	ldr	r0, [r7, #4]
  401aa6:	4619      	mov	r1, r3
  401aa8:	4b09      	ldr	r3, [pc, #36]	; (401ad0 <usart_serial_getchar+0x9c>)
  401aaa:	4798      	blx	r3
  401aac:	4603      	mov	r3, r0
  401aae:	2b00      	cmp	r3, #0
  401ab0:	d1f6      	bne.n	401aa0 <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  401ab2:	68fb      	ldr	r3, [r7, #12]
  401ab4:	b2da      	uxtb	r2, r3
  401ab6:	683b      	ldr	r3, [r7, #0]
  401ab8:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401aba:	3710      	adds	r7, #16
  401abc:	46bd      	mov	sp, r7
  401abe:	bd80      	pop	{r7, pc}
  401ac0:	400e0600 	.word	0x400e0600
  401ac4:	004010cd 	.word	0x004010cd
  401ac8:	400e0800 	.word	0x400e0800
  401acc:	40024000 	.word	0x40024000
  401ad0:	00401355 	.word	0x00401355
  401ad4:	40028000 	.word	0x40028000

00401ad8 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  401ad8:	b580      	push	{r7, lr}
  401ada:	b082      	sub	sp, #8
  401adc:	af00      	add	r7, sp, #0
  401ade:	6078      	str	r0, [r7, #4]
  401ae0:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  401ae2:	4a0f      	ldr	r2, [pc, #60]	; (401b20 <stdio_serial_init+0x48>)
  401ae4:	687b      	ldr	r3, [r7, #4]
  401ae6:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401ae8:	4b0e      	ldr	r3, [pc, #56]	; (401b24 <stdio_serial_init+0x4c>)
  401aea:	4a0f      	ldr	r2, [pc, #60]	; (401b28 <stdio_serial_init+0x50>)
  401aec:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401aee:	4b0f      	ldr	r3, [pc, #60]	; (401b2c <stdio_serial_init+0x54>)
  401af0:	4a0f      	ldr	r2, [pc, #60]	; (401b30 <stdio_serial_init+0x58>)
  401af2:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  401af4:	6878      	ldr	r0, [r7, #4]
  401af6:	6839      	ldr	r1, [r7, #0]
  401af8:	4b0e      	ldr	r3, [pc, #56]	; (401b34 <stdio_serial_init+0x5c>)
  401afa:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401afc:	4b0e      	ldr	r3, [pc, #56]	; (401b38 <stdio_serial_init+0x60>)
  401afe:	681b      	ldr	r3, [r3, #0]
  401b00:	689b      	ldr	r3, [r3, #8]
  401b02:	4618      	mov	r0, r3
  401b04:	2100      	movs	r1, #0
  401b06:	4b0d      	ldr	r3, [pc, #52]	; (401b3c <stdio_serial_init+0x64>)
  401b08:	4798      	blx	r3
	setbuf(stdin, NULL);
  401b0a:	4b0b      	ldr	r3, [pc, #44]	; (401b38 <stdio_serial_init+0x60>)
  401b0c:	681b      	ldr	r3, [r3, #0]
  401b0e:	685b      	ldr	r3, [r3, #4]
  401b10:	4618      	mov	r0, r3
  401b12:	2100      	movs	r1, #0
  401b14:	4b09      	ldr	r3, [pc, #36]	; (401b3c <stdio_serial_init+0x64>)
  401b16:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  401b18:	3708      	adds	r7, #8
  401b1a:	46bd      	mov	sp, r7
  401b1c:	bd80      	pop	{r7, pc}
  401b1e:	bf00      	nop
  401b20:	20000950 	.word	0x20000950
  401b24:	2000094c 	.word	0x2000094c
  401b28:	0040198d 	.word	0x0040198d
  401b2c:	20000948 	.word	0x20000948
  401b30:	00401a35 	.word	0x00401a35
  401b34:	00401899 	.word	0x00401899
  401b38:	20000430 	.word	0x20000430
  401b3c:	00402115 	.word	0x00402115

00401b40 <UART0_Handler>:
uint8_t g_flag_green = 0;

/************************************************************************/
/* Handler                                                               */
/************************************************************************/
void UART0_Handler(void){
  401b40:	b480      	push	{r7}
  401b42:	af00      	add	r7, sp, #0
	
	if(g_i < 10){
  401b44:	4b19      	ldr	r3, [pc, #100]	; (401bac <UART0_Handler+0x6c>)
  401b46:	781b      	ldrb	r3, [r3, #0]
  401b48:	2b09      	cmp	r3, #9
  401b4a:	d822      	bhi.n	401b92 <UART0_Handler+0x52>
		g_str[g_i] = (UART0->UART_RHR) & (0xFF);
  401b4c:	4b17      	ldr	r3, [pc, #92]	; (401bac <UART0_Handler+0x6c>)
  401b4e:	781b      	ldrb	r3, [r3, #0]
  401b50:	461a      	mov	r2, r3
  401b52:	4b17      	ldr	r3, [pc, #92]	; (401bb0 <UART0_Handler+0x70>)
  401b54:	699b      	ldr	r3, [r3, #24]
  401b56:	b2d9      	uxtb	r1, r3
  401b58:	4b16      	ldr	r3, [pc, #88]	; (401bb4 <UART0_Handler+0x74>)
  401b5a:	5499      	strb	r1, [r3, r2]
		if(g_str[g_i] == '\n'){
  401b5c:	4b13      	ldr	r3, [pc, #76]	; (401bac <UART0_Handler+0x6c>)
  401b5e:	781b      	ldrb	r3, [r3, #0]
  401b60:	461a      	mov	r2, r3
  401b62:	4b14      	ldr	r3, [pc, #80]	; (401bb4 <UART0_Handler+0x74>)
  401b64:	5c9b      	ldrb	r3, [r3, r2]
  401b66:	2b0a      	cmp	r3, #10
  401b68:	d10c      	bne.n	401b84 <UART0_Handler+0x44>
			g_str[g_i] = NULL;
  401b6a:	4b10      	ldr	r3, [pc, #64]	; (401bac <UART0_Handler+0x6c>)
  401b6c:	781b      	ldrb	r3, [r3, #0]
  401b6e:	461a      	mov	r2, r3
  401b70:	4b10      	ldr	r3, [pc, #64]	; (401bb4 <UART0_Handler+0x74>)
  401b72:	2100      	movs	r1, #0
  401b74:	5499      	strb	r1, [r3, r2]
			g_i=0;
  401b76:	4b0d      	ldr	r3, [pc, #52]	; (401bac <UART0_Handler+0x6c>)
  401b78:	2200      	movs	r2, #0
  401b7a:	701a      	strb	r2, [r3, #0]
			g_flag = 1;
  401b7c:	4b0e      	ldr	r3, [pc, #56]	; (401bb8 <UART0_Handler+0x78>)
  401b7e:	2201      	movs	r2, #1
  401b80:	701a      	strb	r2, [r3, #0]
  401b82:	e00f      	b.n	401ba4 <UART0_Handler+0x64>
		}
		else{
			g_i++;
  401b84:	4b09      	ldr	r3, [pc, #36]	; (401bac <UART0_Handler+0x6c>)
  401b86:	781b      	ldrb	r3, [r3, #0]
  401b88:	3301      	adds	r3, #1
  401b8a:	b2da      	uxtb	r2, r3
  401b8c:	4b07      	ldr	r3, [pc, #28]	; (401bac <UART0_Handler+0x6c>)
  401b8e:	701a      	strb	r2, [r3, #0]
  401b90:	e008      	b.n	401ba4 <UART0_Handler+0x64>
		}
	}
	else{
		g_str[10] = NULL;
  401b92:	4b08      	ldr	r3, [pc, #32]	; (401bb4 <UART0_Handler+0x74>)
  401b94:	2200      	movs	r2, #0
  401b96:	729a      	strb	r2, [r3, #10]
		g_i=0;
  401b98:	4b04      	ldr	r3, [pc, #16]	; (401bac <UART0_Handler+0x6c>)
  401b9a:	2200      	movs	r2, #0
  401b9c:	701a      	strb	r2, [r3, #0]
		g_flag = -1;
  401b9e:	4b06      	ldr	r3, [pc, #24]	; (401bb8 <UART0_Handler+0x78>)
  401ba0:	22ff      	movs	r2, #255	; 0xff
  401ba2:	701a      	strb	r2, [r3, #0]
	}
	
}
  401ba4:	46bd      	mov	sp, r7
  401ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401baa:	4770      	bx	lr
  401bac:	20000908 	.word	0x20000908
  401bb0:	400e0600 	.word	0x400e0600
  401bb4:	20000958 	.word	0x20000958
  401bb8:	2000090f 	.word	0x2000090f

00401bbc <TC0_Handler>:


void TC0_Handler(void)
{
  401bbc:	b580      	push	{r7, lr}
  401bbe:	b082      	sub	sp, #8
  401bc0:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

    /****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
    ******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  401bc2:	483b      	ldr	r0, [pc, #236]	; (401cb0 <TC0_Handler+0xf4>)
  401bc4:	2100      	movs	r1, #0
  401bc6:	4b3b      	ldr	r3, [pc, #236]	; (401cb4 <TC0_Handler+0xf8>)
  401bc8:	4798      	blx	r3
  401bca:	4603      	mov	r3, r0
  401bcc:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  401bce:	687b      	ldr	r3, [r7, #4]

	/** Muda o estado do LED */
	if(g_flag_red == 1){
  401bd0:	4b39      	ldr	r3, [pc, #228]	; (401cb8 <TC0_Handler+0xfc>)
  401bd2:	781b      	ldrb	r3, [r3, #0]
  401bd4:	2b01      	cmp	r3, #1
  401bd6:	d11f      	bne.n	401c18 <TC0_Handler+0x5c>
		g_acumulador_red++;
  401bd8:	4b38      	ldr	r3, [pc, #224]	; (401cbc <TC0_Handler+0x100>)
  401bda:	781b      	ldrb	r3, [r3, #0]
  401bdc:	3301      	adds	r3, #1
  401bde:	b2da      	uxtb	r2, r3
  401be0:	4b36      	ldr	r3, [pc, #216]	; (401cbc <TC0_Handler+0x100>)
  401be2:	701a      	strb	r2, [r3, #0]
		if(g_acumulador_red >= g_Period_red){
  401be4:	4b35      	ldr	r3, [pc, #212]	; (401cbc <TC0_Handler+0x100>)
  401be6:	781a      	ldrb	r2, [r3, #0]
  401be8:	4b35      	ldr	r3, [pc, #212]	; (401cc0 <TC0_Handler+0x104>)
  401bea:	781b      	ldrb	r3, [r3, #0]
  401bec:	429a      	cmp	r2, r3
  401bee:	d313      	bcc.n	401c18 <TC0_Handler+0x5c>
			/** Muda o estado do LED */
			if(PIOC->PIO_ODSR & MASK_LED_RED)
  401bf0:	4b34      	ldr	r3, [pc, #208]	; (401cc4 <TC0_Handler+0x108>)
  401bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  401bf4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
  401bf8:	2b00      	cmp	r3, #0
  401bfa:	d005      	beq.n	401c08 <TC0_Handler+0x4c>
				pio_clear(PORT_LED_RED, (1 << PIN_LED_RED));
  401bfc:	4831      	ldr	r0, [pc, #196]	; (401cc4 <TC0_Handler+0x108>)
  401bfe:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401c02:	4b31      	ldr	r3, [pc, #196]	; (401cc8 <TC0_Handler+0x10c>)
  401c04:	4798      	blx	r3
  401c06:	e004      	b.n	401c12 <TC0_Handler+0x56>
			else
				pio_set(PORT_LED_RED, (1 << PIN_LED_RED));
  401c08:	482e      	ldr	r0, [pc, #184]	; (401cc4 <TC0_Handler+0x108>)
  401c0a:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401c0e:	4b2f      	ldr	r3, [pc, #188]	; (401ccc <TC0_Handler+0x110>)
  401c10:	4798      	blx	r3
			g_acumulador_red = 0;
  401c12:	4b2a      	ldr	r3, [pc, #168]	; (401cbc <TC0_Handler+0x100>)
  401c14:	2200      	movs	r2, #0
  401c16:	701a      	strb	r2, [r3, #0]
		}
	}
	
	if(g_flag_green == 1){
  401c18:	4b2d      	ldr	r3, [pc, #180]	; (401cd0 <TC0_Handler+0x114>)
  401c1a:	781b      	ldrb	r3, [r3, #0]
  401c1c:	2b01      	cmp	r3, #1
  401c1e:	d11f      	bne.n	401c60 <TC0_Handler+0xa4>
		g_acumulador_green++;
  401c20:	4b2c      	ldr	r3, [pc, #176]	; (401cd4 <TC0_Handler+0x118>)
  401c22:	781b      	ldrb	r3, [r3, #0]
  401c24:	3301      	adds	r3, #1
  401c26:	b2da      	uxtb	r2, r3
  401c28:	4b2a      	ldr	r3, [pc, #168]	; (401cd4 <TC0_Handler+0x118>)
  401c2a:	701a      	strb	r2, [r3, #0]
		if(g_acumulador_green >= g_Period_green){
  401c2c:	4b29      	ldr	r3, [pc, #164]	; (401cd4 <TC0_Handler+0x118>)
  401c2e:	781a      	ldrb	r2, [r3, #0]
  401c30:	4b29      	ldr	r3, [pc, #164]	; (401cd8 <TC0_Handler+0x11c>)
  401c32:	781b      	ldrb	r3, [r3, #0]
  401c34:	429a      	cmp	r2, r3
  401c36:	d313      	bcc.n	401c60 <TC0_Handler+0xa4>
			/** Muda o estado do LED */
			if(PIOA->PIO_ODSR & MASK_LED_GREEN)
  401c38:	4b28      	ldr	r3, [pc, #160]	; (401cdc <TC0_Handler+0x120>)
  401c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  401c3c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
  401c40:	2b00      	cmp	r3, #0
  401c42:	d005      	beq.n	401c50 <TC0_Handler+0x94>
			pio_clear(PORT_LED_GREEN, (1 << PIN_LED_GREEN));
  401c44:	4825      	ldr	r0, [pc, #148]	; (401cdc <TC0_Handler+0x120>)
  401c46:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401c4a:	4b1f      	ldr	r3, [pc, #124]	; (401cc8 <TC0_Handler+0x10c>)
  401c4c:	4798      	blx	r3
  401c4e:	e004      	b.n	401c5a <TC0_Handler+0x9e>
			else
			pio_set(PORT_LED_GREEN, (1 << PIN_LED_GREEN));
  401c50:	4822      	ldr	r0, [pc, #136]	; (401cdc <TC0_Handler+0x120>)
  401c52:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401c56:	4b1d      	ldr	r3, [pc, #116]	; (401ccc <TC0_Handler+0x110>)
  401c58:	4798      	blx	r3
			g_acumulador_green = 0;
  401c5a:	4b1e      	ldr	r3, [pc, #120]	; (401cd4 <TC0_Handler+0x118>)
  401c5c:	2200      	movs	r2, #0
  401c5e:	701a      	strb	r2, [r3, #0]
		}
	}
	
	if(g_flag_blue == 1){
  401c60:	4b1f      	ldr	r3, [pc, #124]	; (401ce0 <TC0_Handler+0x124>)
  401c62:	781b      	ldrb	r3, [r3, #0]
  401c64:	2b01      	cmp	r3, #1
  401c66:	d11f      	bne.n	401ca8 <TC0_Handler+0xec>
		g_acumulador_blue++;
  401c68:	4b1e      	ldr	r3, [pc, #120]	; (401ce4 <TC0_Handler+0x128>)
  401c6a:	781b      	ldrb	r3, [r3, #0]
  401c6c:	3301      	adds	r3, #1
  401c6e:	b2da      	uxtb	r2, r3
  401c70:	4b1c      	ldr	r3, [pc, #112]	; (401ce4 <TC0_Handler+0x128>)
  401c72:	701a      	strb	r2, [r3, #0]
		if(g_acumulador_red >= g_Period_red){
  401c74:	4b11      	ldr	r3, [pc, #68]	; (401cbc <TC0_Handler+0x100>)
  401c76:	781a      	ldrb	r2, [r3, #0]
  401c78:	4b11      	ldr	r3, [pc, #68]	; (401cc0 <TC0_Handler+0x104>)
  401c7a:	781b      	ldrb	r3, [r3, #0]
  401c7c:	429a      	cmp	r2, r3
  401c7e:	d313      	bcc.n	401ca8 <TC0_Handler+0xec>
			/** Muda o estado do LED */
			if(PIOA->PIO_ODSR & MASK_LED_BLUE)
  401c80:	4b16      	ldr	r3, [pc, #88]	; (401cdc <TC0_Handler+0x120>)
  401c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  401c84:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  401c88:	2b00      	cmp	r3, #0
  401c8a:	d005      	beq.n	401c98 <TC0_Handler+0xdc>
			pio_clear(PORT_LED_BLUE, (1 << PIN_LED_BLUE));
  401c8c:	4813      	ldr	r0, [pc, #76]	; (401cdc <TC0_Handler+0x120>)
  401c8e:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401c92:	4b0d      	ldr	r3, [pc, #52]	; (401cc8 <TC0_Handler+0x10c>)
  401c94:	4798      	blx	r3
  401c96:	e004      	b.n	401ca2 <TC0_Handler+0xe6>
			else
			pio_set(PORT_LED_BLUE, (1 << PIN_LED_BLUE));
  401c98:	4810      	ldr	r0, [pc, #64]	; (401cdc <TC0_Handler+0x120>)
  401c9a:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401c9e:	4b0b      	ldr	r3, [pc, #44]	; (401ccc <TC0_Handler+0x110>)
  401ca0:	4798      	blx	r3
			g_acumulador_blue = 0;
  401ca2:	4b10      	ldr	r3, [pc, #64]	; (401ce4 <TC0_Handler+0x128>)
  401ca4:	2200      	movs	r2, #0
  401ca6:	701a      	strb	r2, [r3, #0]
		}
	}

}
  401ca8:	3708      	adds	r7, #8
  401caa:	46bd      	mov	sp, r7
  401cac:	bd80      	pop	{r7, pc}
  401cae:	bf00      	nop
  401cb0:	40010000 	.word	0x40010000
  401cb4:	00401015 	.word	0x00401015
  401cb8:	20000910 	.word	0x20000910
  401cbc:	2000090c 	.word	0x2000090c
  401cc0:	20000909 	.word	0x20000909
  401cc4:	400e1200 	.word	0x400e1200
  401cc8:	00400619 	.word	0x00400619
  401ccc:	004005fd 	.word	0x004005fd
  401cd0:	20000912 	.word	0x20000912
  401cd4:	2000090d 	.word	0x2000090d
  401cd8:	2000090a 	.word	0x2000090a
  401cdc:	400e0e00 	.word	0x400e0e00
  401ce0:	20000911 	.word	0x20000911
  401ce4:	2000090e 	.word	0x2000090e

00401ce8 <config_uart>:


/************************************************************************/
/* Configura Periferico                                                     */
/************************************************************************/
void config_uart(void){
  401ce8:	b580      	push	{r7, lr}
  401cea:	b084      	sub	sp, #16
  401cec:	af00      	add	r7, sp, #0
	
	/* configura pinos */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  401cee:	4815      	ldr	r0, [pc, #84]	; (401d44 <config_uart+0x5c>)
  401cf0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  401cf4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401cf8:	4b13      	ldr	r3, [pc, #76]	; (401d48 <config_uart+0x60>)
  401cfa:	4798      	blx	r3
	
	/* ativa clock */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  401cfc:	2008      	movs	r0, #8
  401cfe:	4b13      	ldr	r3, [pc, #76]	; (401d4c <config_uart+0x64>)
  401d00:	4798      	blx	r3
	
	/* Configurao UART */
	const usart_serial_options_t uart_serial_options = {
  401d02:	463b      	mov	r3, r7
  401d04:	2200      	movs	r2, #0
  401d06:	601a      	str	r2, [r3, #0]
  401d08:	3304      	adds	r3, #4
  401d0a:	2200      	movs	r2, #0
  401d0c:	601a      	str	r2, [r3, #0]
  401d0e:	3304      	adds	r3, #4
  401d10:	2200      	movs	r2, #0
  401d12:	601a      	str	r2, [r3, #0]
  401d14:	3304      	adds	r3, #4
  401d16:	2200      	movs	r2, #0
  401d18:	601a      	str	r2, [r3, #0]
  401d1a:	3304      	adds	r3, #4
  401d1c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401d20:	603b      	str	r3, [r7, #0]
  401d22:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401d26:	60bb      	str	r3, [r7, #8]
		.baudrate   = CONF_UART_BAUDRATE,
		.paritytype = UART_MR_PAR_NO,
		.stopbits   = 0
	};
	
	stdio_serial_init((Usart *)CONF_UART, &uart_serial_options);
  401d28:	463b      	mov	r3, r7
  401d2a:	4809      	ldr	r0, [pc, #36]	; (401d50 <config_uart+0x68>)
  401d2c:	4619      	mov	r1, r3
  401d2e:	4b09      	ldr	r3, [pc, #36]	; (401d54 <config_uart+0x6c>)
  401d30:	4798      	blx	r3
	
	/*Ativa interrupo no port B*/
	NVIC_EnableIRQ(ID_UART0);
  401d32:	2008      	movs	r0, #8
  401d34:	4b08      	ldr	r3, [pc, #32]	; (401d58 <config_uart+0x70>)
  401d36:	4798      	blx	r3
	
	/*Ativa UART0 p/ gerar interrupo*/
	UART0->UART_IER = (1u << RXRDY);
  401d38:	4b05      	ldr	r3, [pc, #20]	; (401d50 <config_uart+0x68>)
  401d3a:	2201      	movs	r2, #1
  401d3c:	609a      	str	r2, [r3, #8]
}
  401d3e:	3710      	adds	r7, #16
  401d40:	46bd      	mov	sp, r7
  401d42:	bd80      	pop	{r7, pc}
  401d44:	400e0e00 	.word	0x400e0e00
  401d48:	00400a29 	.word	0x00400a29
  401d4c:	00401881 	.word	0x00401881
  401d50:	400e0600 	.word	0x400e0600
  401d54:	00401ad9 	.word	0x00401ad9
  401d58:	00401799 	.word	0x00401799

00401d5c <configure_tc>:


static void configure_tc(void)
{
  401d5c:	b580      	push	{r7, lr}
  401d5e:	b082      	sub	sp, #8
  401d60:	af00      	add	r7, sp, #0
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  401d62:	4b10      	ldr	r3, [pc, #64]	; (401da4 <configure_tc+0x48>)
  401d64:	4798      	blx	r3
  401d66:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ID_TC0);
  401d68:	2017      	movs	r0, #23
  401d6a:	4b0f      	ldr	r3, [pc, #60]	; (401da8 <configure_tc+0x4c>)
  401d6c:	4798      	blx	r3
	tc_init(TC0, 0, TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5);
  401d6e:	480f      	ldr	r0, [pc, #60]	; (401dac <configure_tc+0x50>)
  401d70:	2100      	movs	r1, #0
  401d72:	f244 0204 	movw	r2, #16388	; 0x4004
  401d76:	4b0e      	ldr	r3, [pc, #56]	; (401db0 <configure_tc+0x54>)
  401d78:	4798      	blx	r3
    tc_write_rc(TC0, 0, 33);
  401d7a:	480c      	ldr	r0, [pc, #48]	; (401dac <configure_tc+0x50>)
  401d7c:	2100      	movs	r1, #0
  401d7e:	2221      	movs	r2, #33	; 0x21
  401d80:	4b0c      	ldr	r3, [pc, #48]	; (401db4 <configure_tc+0x58>)
  401d82:	4798      	blx	r3
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  401d84:	4809      	ldr	r0, [pc, #36]	; (401dac <configure_tc+0x50>)
  401d86:	2100      	movs	r1, #0
  401d88:	2210      	movs	r2, #16
  401d8a:	4b0b      	ldr	r3, [pc, #44]	; (401db8 <configure_tc+0x5c>)
  401d8c:	4798      	blx	r3
	NVIC_EnableIRQ(ID_TC0);
  401d8e:	2017      	movs	r0, #23
  401d90:	4b0a      	ldr	r3, [pc, #40]	; (401dbc <configure_tc+0x60>)
  401d92:	4798      	blx	r3
    tc_start(TC0, 0);
  401d94:	4805      	ldr	r0, [pc, #20]	; (401dac <configure_tc+0x50>)
  401d96:	2100      	movs	r1, #0
  401d98:	4b09      	ldr	r3, [pc, #36]	; (401dc0 <configure_tc+0x64>)
  401d9a:	4798      	blx	r3
}
  401d9c:	3708      	adds	r7, #8
  401d9e:	46bd      	mov	sp, r7
  401da0:	bd80      	pop	{r7, pc}
  401da2:	bf00      	nop
  401da4:	00401859 	.word	0x00401859
  401da8:	00400eed 	.word	0x00400eed
  401dac:	40010000 	.word	0x40010000
  401db0:	00400f71 	.word	0x00400f71
  401db4:	00400fc9 	.word	0x00400fc9
  401db8:	00400fed 	.word	0x00400fed
  401dbc:	00401799 	.word	0x00401799
  401dc0:	00400fa9 	.word	0x00400fa9

00401dc4 <display_menu>:

/************************************************************************/
/* Funcoes                                                      */
/************************************************************************/
static void display_menu(void)
{
  401dc4:	b580      	push	{r7, lr}
  401dc6:	af00      	add	r7, sp, #0
	puts(" 1 : exibe novamente esse menu \n\r");
  401dc8:	4801      	ldr	r0, [pc, #4]	; (401dd0 <display_menu+0xc>)
  401dca:	4b02      	ldr	r3, [pc, #8]	; (401dd4 <display_menu+0x10>)
  401dcc:	4798      	blx	r3
}
  401dce:	bd80      	pop	{r7, pc}
  401dd0:	004050f0 	.word	0x004050f0
  401dd4:	00402105 	.word	0x00402105

00401dd8 <ToGetPeriod>:

void ToGetPeriod(uint8_t str[], uint8_t *p)
{
  401dd8:	b580      	push	{r7, lr}
  401dda:	b084      	sub	sp, #16
  401ddc:	af00      	add	r7, sp, #0
  401dde:	6078      	str	r0, [r7, #4]
  401de0:	6039      	str	r1, [r7, #0]
	uint8_t i;
	
	for(i=0; i<=8; i++)
  401de2:	2300      	movs	r3, #0
  401de4:	73fb      	strb	r3, [r7, #15]
  401de6:	e00b      	b.n	401e00 <ToGetPeriod+0x28>
		str[i] = str[i+2];
  401de8:	7bfb      	ldrb	r3, [r7, #15]
  401dea:	687a      	ldr	r2, [r7, #4]
  401dec:	4413      	add	r3, r2
  401dee:	7bfa      	ldrb	r2, [r7, #15]
  401df0:	3202      	adds	r2, #2
  401df2:	6879      	ldr	r1, [r7, #4]
  401df4:	440a      	add	r2, r1
  401df6:	7812      	ldrb	r2, [r2, #0]
  401df8:	701a      	strb	r2, [r3, #0]

void ToGetPeriod(uint8_t str[], uint8_t *p)
{
	uint8_t i;
	
	for(i=0; i<=8; i++)
  401dfa:	7bfb      	ldrb	r3, [r7, #15]
  401dfc:	3301      	adds	r3, #1
  401dfe:	73fb      	strb	r3, [r7, #15]
  401e00:	7bfb      	ldrb	r3, [r7, #15]
  401e02:	2b08      	cmp	r3, #8
  401e04:	d9f0      	bls.n	401de8 <ToGetPeriod+0x10>
		str[i] = str[i+2];
		
	*p = (uint8_t)(1000/atoi(str));
  401e06:	6878      	ldr	r0, [r7, #4]
  401e08:	4b06      	ldr	r3, [pc, #24]	; (401e24 <ToGetPeriod+0x4c>)
  401e0a:	4798      	blx	r3
  401e0c:	4602      	mov	r2, r0
  401e0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  401e12:	fb93 f3f2 	sdiv	r3, r3, r2
  401e16:	b2da      	uxtb	r2, r3
  401e18:	683b      	ldr	r3, [r7, #0]
  401e1a:	701a      	strb	r2, [r3, #0]
}
  401e1c:	3710      	adds	r7, #16
  401e1e:	46bd      	mov	sp, r7
  401e20:	bd80      	pop	{r7, pc}
  401e22:	bf00      	nop
  401e24:	00401f8d 	.word	0x00401f8d

00401e28 <main>:

/************************************************************************/
/* Main                                                                 */
/************************************************************************/
int main(void)
{
  401e28:	b590      	push	{r4, r7, lr}
  401e2a:	b087      	sub	sp, #28
  401e2c:	af02      	add	r7, sp, #8
	uint8_t str[11];
	
	/* Initialize the global variables */
	g_i = 0;
  401e2e:	4b41      	ldr	r3, [pc, #260]	; (401f34 <main+0x10c>)
  401e30:	2200      	movs	r2, #0
  401e32:	701a      	strb	r2, [r3, #0]
	g_flag = 0;
  401e34:	4b40      	ldr	r3, [pc, #256]	; (401f38 <main+0x110>)
  401e36:	2200      	movs	r2, #0
  401e38:	701a      	strb	r2, [r3, #0]
	
	/* Initialize the system */
	sysclk_init();
  401e3a:	4b40      	ldr	r3, [pc, #256]	; (401f3c <main+0x114>)
  401e3c:	4798      	blx	r3
	board_init();
  401e3e:	4b40      	ldr	r3, [pc, #256]	; (401f40 <main+0x118>)
  401e40:	4798      	blx	r3

	/* Configure LED 1 */
	pmc_enable_periph_clk(ID_LED_BLUE);
  401e42:	200b      	movs	r0, #11
  401e44:	4b3f      	ldr	r3, [pc, #252]	; (401f44 <main+0x11c>)
  401e46:	4798      	blx	r3
	pio_set_output(PORT_LED_BLUE  , MASK_LED_BLUE	,1,0,0);
  401e48:	2300      	movs	r3, #0
  401e4a:	9300      	str	r3, [sp, #0]
  401e4c:	483e      	ldr	r0, [pc, #248]	; (401f48 <main+0x120>)
  401e4e:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401e52:	2201      	movs	r2, #1
  401e54:	2300      	movs	r3, #0
  401e56:	4c3d      	ldr	r4, [pc, #244]	; (401f4c <main+0x124>)
  401e58:	47a0      	blx	r4
	
	/** Configura o timer */
	configure_tc();
  401e5a:	4b3d      	ldr	r3, [pc, #244]	; (401f50 <main+0x128>)
  401e5c:	4798      	blx	r3
	
	/* Initialize debug console */
	config_uart();
  401e5e:	4b3d      	ldr	r3, [pc, #244]	; (401f54 <main+0x12c>)
  401e60:	4798      	blx	r3
		
	/* frase de boas vindas */
	puts(" ---------------------------- \n\r"
  401e62:	483d      	ldr	r0, [pc, #244]	; (401f58 <main+0x130>)
  401e64:	4b3d      	ldr	r3, [pc, #244]	; (401f5c <main+0x134>)
  401e66:	4798      	blx	r3
	 	 " Bem vindo terraquio !		\n\r"
		 " ---------------------------- \n\r");
		 
	/* display main menu */
	display_menu();
  401e68:	4b3d      	ldr	r3, [pc, #244]	; (401f60 <main+0x138>)
  401e6a:	4798      	blx	r3

	while (1) {
		
		if(g_flag == 1){
  401e6c:	4b32      	ldr	r3, [pc, #200]	; (401f38 <main+0x110>)
  401e6e:	781b      	ldrb	r3, [r3, #0]
  401e70:	2b01      	cmp	r3, #1
  401e72:	d15e      	bne.n	401f32 <main+0x10a>
			printf("uC recebeu: %s \n", g_str);
  401e74:	483b      	ldr	r0, [pc, #236]	; (401f64 <main+0x13c>)
  401e76:	493c      	ldr	r1, [pc, #240]	; (401f68 <main+0x140>)
  401e78:	4b3c      	ldr	r3, [pc, #240]	; (401f6c <main+0x144>)
  401e7a:	4798      	blx	r3
			g_flag = 0;
  401e7c:	4b2e      	ldr	r3, [pc, #184]	; (401f38 <main+0x110>)
  401e7e:	2200      	movs	r2, #0
  401e80:	701a      	strb	r2, [r3, #0]
			
			switch(g_str[1]){
  401e82:	4b39      	ldr	r3, [pc, #228]	; (401f68 <main+0x140>)
  401e84:	785b      	ldrb	r3, [r3, #1]
  401e86:	2b67      	cmp	r3, #103	; 0x67
  401e88:	d01d      	beq.n	401ec6 <main+0x9e>
  401e8a:	2b72      	cmp	r3, #114	; 0x72
  401e8c:	d002      	beq.n	401e94 <main+0x6c>
  401e8e:	2b62      	cmp	r3, #98	; 0x62
  401e90:	d032      	beq.n	401ef8 <main+0xd0>
  401e92:	e04a      	b.n	401f2a <main+0x102>
				case 'r':{
					if(g_str[0] == '0'){
  401e94:	4b34      	ldr	r3, [pc, #208]	; (401f68 <main+0x140>)
  401e96:	781b      	ldrb	r3, [r3, #0]
  401e98:	2b30      	cmp	r3, #48	; 0x30
  401e9a:	d103      	bne.n	401ea4 <main+0x7c>
						g_flag_red = 0;
  401e9c:	4b34      	ldr	r3, [pc, #208]	; (401f70 <main+0x148>)
  401e9e:	2200      	movs	r2, #0
  401ea0:	701a      	strb	r2, [r3, #0]
  401ea2:	e00f      	b.n	401ec4 <main+0x9c>
					}
					else if(g_str[0] == '1'){
  401ea4:	4b30      	ldr	r3, [pc, #192]	; (401f68 <main+0x140>)
  401ea6:	781b      	ldrb	r3, [r3, #0]
  401ea8:	2b31      	cmp	r3, #49	; 0x31
  401eaa:	d107      	bne.n	401ebc <main+0x94>
						g_flag_red = 1;
  401eac:	4b30      	ldr	r3, [pc, #192]	; (401f70 <main+0x148>)
  401eae:	2201      	movs	r2, #1
  401eb0:	701a      	strb	r2, [r3, #0]
						ToGetPeriod(g_str, &g_Period_red);
  401eb2:	482d      	ldr	r0, [pc, #180]	; (401f68 <main+0x140>)
  401eb4:	492f      	ldr	r1, [pc, #188]	; (401f74 <main+0x14c>)
  401eb6:	4b30      	ldr	r3, [pc, #192]	; (401f78 <main+0x150>)
  401eb8:	4798      	blx	r3
  401eba:	e003      	b.n	401ec4 <main+0x9c>
					}
					else{
						printf("Operacao invalida\n");
  401ebc:	482f      	ldr	r0, [pc, #188]	; (401f7c <main+0x154>)
  401ebe:	4b2b      	ldr	r3, [pc, #172]	; (401f6c <main+0x144>)
  401ec0:	4798      	blx	r3
					}			
					break;
  401ec2:	e036      	b.n	401f32 <main+0x10a>
  401ec4:	e035      	b.n	401f32 <main+0x10a>
				}
				case 'g':{
					if(g_str[0] == '0'){
  401ec6:	4b28      	ldr	r3, [pc, #160]	; (401f68 <main+0x140>)
  401ec8:	781b      	ldrb	r3, [r3, #0]
  401eca:	2b30      	cmp	r3, #48	; 0x30
  401ecc:	d103      	bne.n	401ed6 <main+0xae>
						g_flag_red = 0;
  401ece:	4b28      	ldr	r3, [pc, #160]	; (401f70 <main+0x148>)
  401ed0:	2200      	movs	r2, #0
  401ed2:	701a      	strb	r2, [r3, #0]
  401ed4:	e00f      	b.n	401ef6 <main+0xce>
					}
					else if(g_str[0] == '1'){
  401ed6:	4b24      	ldr	r3, [pc, #144]	; (401f68 <main+0x140>)
  401ed8:	781b      	ldrb	r3, [r3, #0]
  401eda:	2b31      	cmp	r3, #49	; 0x31
  401edc:	d107      	bne.n	401eee <main+0xc6>
						g_flag_red = 1;
  401ede:	4b24      	ldr	r3, [pc, #144]	; (401f70 <main+0x148>)
  401ee0:	2201      	movs	r2, #1
  401ee2:	701a      	strb	r2, [r3, #0]
						ToGetPeriod(g_str, &g_Period_green);
  401ee4:	4820      	ldr	r0, [pc, #128]	; (401f68 <main+0x140>)
  401ee6:	4926      	ldr	r1, [pc, #152]	; (401f80 <main+0x158>)
  401ee8:	4b23      	ldr	r3, [pc, #140]	; (401f78 <main+0x150>)
  401eea:	4798      	blx	r3
  401eec:	e003      	b.n	401ef6 <main+0xce>
					}
					else{
						printf("Operacao invalida\n");
  401eee:	4823      	ldr	r0, [pc, #140]	; (401f7c <main+0x154>)
  401ef0:	4b1e      	ldr	r3, [pc, #120]	; (401f6c <main+0x144>)
  401ef2:	4798      	blx	r3
					}
					break;
  401ef4:	e01d      	b.n	401f32 <main+0x10a>
  401ef6:	e01c      	b.n	401f32 <main+0x10a>
				}
				case 'b':{
					if(g_str[0] == '0'){
  401ef8:	4b1b      	ldr	r3, [pc, #108]	; (401f68 <main+0x140>)
  401efa:	781b      	ldrb	r3, [r3, #0]
  401efc:	2b30      	cmp	r3, #48	; 0x30
  401efe:	d103      	bne.n	401f08 <main+0xe0>
						g_flag_red = 0;
  401f00:	4b1b      	ldr	r3, [pc, #108]	; (401f70 <main+0x148>)
  401f02:	2200      	movs	r2, #0
  401f04:	701a      	strb	r2, [r3, #0]
  401f06:	e00f      	b.n	401f28 <main+0x100>
					}
					else if(g_str[0] == '1'){
  401f08:	4b17      	ldr	r3, [pc, #92]	; (401f68 <main+0x140>)
  401f0a:	781b      	ldrb	r3, [r3, #0]
  401f0c:	2b31      	cmp	r3, #49	; 0x31
  401f0e:	d107      	bne.n	401f20 <main+0xf8>
						g_flag_red = 1;
  401f10:	4b17      	ldr	r3, [pc, #92]	; (401f70 <main+0x148>)
  401f12:	2201      	movs	r2, #1
  401f14:	701a      	strb	r2, [r3, #0]
						ToGetPeriod(g_str, &g_Period_blue);
  401f16:	4814      	ldr	r0, [pc, #80]	; (401f68 <main+0x140>)
  401f18:	491a      	ldr	r1, [pc, #104]	; (401f84 <main+0x15c>)
  401f1a:	4b17      	ldr	r3, [pc, #92]	; (401f78 <main+0x150>)
  401f1c:	4798      	blx	r3
  401f1e:	e003      	b.n	401f28 <main+0x100>
					}
					else{
						printf("Operacao invalida\n");
  401f20:	4816      	ldr	r0, [pc, #88]	; (401f7c <main+0x154>)
  401f22:	4b12      	ldr	r3, [pc, #72]	; (401f6c <main+0x144>)
  401f24:	4798      	blx	r3
					}
					break;
  401f26:	e004      	b.n	401f32 <main+0x10a>
  401f28:	e003      	b.n	401f32 <main+0x10a>
				}
				default:{
					printf("Opcao de led invalido\n");
  401f2a:	4817      	ldr	r0, [pc, #92]	; (401f88 <main+0x160>)
  401f2c:	4b0f      	ldr	r3, [pc, #60]	; (401f6c <main+0x144>)
  401f2e:	4798      	blx	r3
					break;
  401f30:	bf00      	nop
			g_flag = 0;	
		}
		else{
			
		}
	}
  401f32:	e79b      	b.n	401e6c <main+0x44>
  401f34:	20000908 	.word	0x20000908
  401f38:	2000090f 	.word	0x2000090f
  401f3c:	00400405 	.word	0x00400405
  401f40:	00400571 	.word	0x00400571
  401f44:	00400eed 	.word	0x00400eed
  401f48:	400e0e00 	.word	0x400e0e00
  401f4c:	004007c1 	.word	0x004007c1
  401f50:	00401d5d 	.word	0x00401d5d
  401f54:	00401ce9 	.word	0x00401ce9
  401f58:	00405114 	.word	0x00405114
  401f5c:	00402105 	.word	0x00402105
  401f60:	00401dc5 	.word	0x00401dc5
  401f64:	00405170 	.word	0x00405170
  401f68:	20000958 	.word	0x20000958
  401f6c:	00401fe5 	.word	0x00401fe5
  401f70:	20000910 	.word	0x20000910
  401f74:	20000909 	.word	0x20000909
  401f78:	00401dd9 	.word	0x00401dd9
  401f7c:	00405184 	.word	0x00405184
  401f80:	2000090a 	.word	0x2000090a
  401f84:	2000090b 	.word	0x2000090b
  401f88:	00405198 	.word	0x00405198

00401f8c <atoi>:
  401f8c:	2100      	movs	r1, #0
  401f8e:	220a      	movs	r2, #10
  401f90:	f000 ba00 	b.w	402394 <strtol>

00401f94 <__libc_init_array>:
  401f94:	b570      	push	{r4, r5, r6, lr}
  401f96:	4e0f      	ldr	r6, [pc, #60]	; (401fd4 <__libc_init_array+0x40>)
  401f98:	4d0f      	ldr	r5, [pc, #60]	; (401fd8 <__libc_init_array+0x44>)
  401f9a:	1b76      	subs	r6, r6, r5
  401f9c:	10b6      	asrs	r6, r6, #2
  401f9e:	bf18      	it	ne
  401fa0:	2400      	movne	r4, #0
  401fa2:	d005      	beq.n	401fb0 <__libc_init_array+0x1c>
  401fa4:	3401      	adds	r4, #1
  401fa6:	f855 3b04 	ldr.w	r3, [r5], #4
  401faa:	4798      	blx	r3
  401fac:	42a6      	cmp	r6, r4
  401fae:	d1f9      	bne.n	401fa4 <__libc_init_array+0x10>
  401fb0:	4e0a      	ldr	r6, [pc, #40]	; (401fdc <__libc_init_array+0x48>)
  401fb2:	4d0b      	ldr	r5, [pc, #44]	; (401fe0 <__libc_init_array+0x4c>)
  401fb4:	1b76      	subs	r6, r6, r5
  401fb6:	f003 f9ab 	bl	405310 <_init>
  401fba:	10b6      	asrs	r6, r6, #2
  401fbc:	bf18      	it	ne
  401fbe:	2400      	movne	r4, #0
  401fc0:	d006      	beq.n	401fd0 <__libc_init_array+0x3c>
  401fc2:	3401      	adds	r4, #1
  401fc4:	f855 3b04 	ldr.w	r3, [r5], #4
  401fc8:	4798      	blx	r3
  401fca:	42a6      	cmp	r6, r4
  401fcc:	d1f9      	bne.n	401fc2 <__libc_init_array+0x2e>
  401fce:	bd70      	pop	{r4, r5, r6, pc}
  401fd0:	bd70      	pop	{r4, r5, r6, pc}
  401fd2:	bf00      	nop
  401fd4:	0040531c 	.word	0x0040531c
  401fd8:	0040531c 	.word	0x0040531c
  401fdc:	00405324 	.word	0x00405324
  401fe0:	0040531c 	.word	0x0040531c

00401fe4 <iprintf>:
  401fe4:	b40f      	push	{r0, r1, r2, r3}
  401fe6:	b500      	push	{lr}
  401fe8:	4907      	ldr	r1, [pc, #28]	; (402008 <iprintf+0x24>)
  401fea:	b083      	sub	sp, #12
  401fec:	ab04      	add	r3, sp, #16
  401fee:	6808      	ldr	r0, [r1, #0]
  401ff0:	f853 2b04 	ldr.w	r2, [r3], #4
  401ff4:	6881      	ldr	r1, [r0, #8]
  401ff6:	9301      	str	r3, [sp, #4]
  401ff8:	f000 fa14 	bl	402424 <_vfiprintf_r>
  401ffc:	b003      	add	sp, #12
  401ffe:	f85d eb04 	ldr.w	lr, [sp], #4
  402002:	b004      	add	sp, #16
  402004:	4770      	bx	lr
  402006:	bf00      	nop
  402008:	20000430 	.word	0x20000430

0040200c <memset>:
  40200c:	b470      	push	{r4, r5, r6}
  40200e:	0784      	lsls	r4, r0, #30
  402010:	d046      	beq.n	4020a0 <memset+0x94>
  402012:	1e54      	subs	r4, r2, #1
  402014:	2a00      	cmp	r2, #0
  402016:	d041      	beq.n	40209c <memset+0x90>
  402018:	b2cd      	uxtb	r5, r1
  40201a:	4603      	mov	r3, r0
  40201c:	e002      	b.n	402024 <memset+0x18>
  40201e:	1e62      	subs	r2, r4, #1
  402020:	b3e4      	cbz	r4, 40209c <memset+0x90>
  402022:	4614      	mov	r4, r2
  402024:	f803 5b01 	strb.w	r5, [r3], #1
  402028:	079a      	lsls	r2, r3, #30
  40202a:	d1f8      	bne.n	40201e <memset+0x12>
  40202c:	2c03      	cmp	r4, #3
  40202e:	d92e      	bls.n	40208e <memset+0x82>
  402030:	b2cd      	uxtb	r5, r1
  402032:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402036:	2c0f      	cmp	r4, #15
  402038:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40203c:	d919      	bls.n	402072 <memset+0x66>
  40203e:	f103 0210 	add.w	r2, r3, #16
  402042:	4626      	mov	r6, r4
  402044:	3e10      	subs	r6, #16
  402046:	2e0f      	cmp	r6, #15
  402048:	f842 5c10 	str.w	r5, [r2, #-16]
  40204c:	f842 5c0c 	str.w	r5, [r2, #-12]
  402050:	f842 5c08 	str.w	r5, [r2, #-8]
  402054:	f842 5c04 	str.w	r5, [r2, #-4]
  402058:	f102 0210 	add.w	r2, r2, #16
  40205c:	d8f2      	bhi.n	402044 <memset+0x38>
  40205e:	f1a4 0210 	sub.w	r2, r4, #16
  402062:	f022 020f 	bic.w	r2, r2, #15
  402066:	f004 040f 	and.w	r4, r4, #15
  40206a:	3210      	adds	r2, #16
  40206c:	2c03      	cmp	r4, #3
  40206e:	4413      	add	r3, r2
  402070:	d90d      	bls.n	40208e <memset+0x82>
  402072:	461e      	mov	r6, r3
  402074:	4622      	mov	r2, r4
  402076:	3a04      	subs	r2, #4
  402078:	2a03      	cmp	r2, #3
  40207a:	f846 5b04 	str.w	r5, [r6], #4
  40207e:	d8fa      	bhi.n	402076 <memset+0x6a>
  402080:	1f22      	subs	r2, r4, #4
  402082:	f022 0203 	bic.w	r2, r2, #3
  402086:	3204      	adds	r2, #4
  402088:	4413      	add	r3, r2
  40208a:	f004 0403 	and.w	r4, r4, #3
  40208e:	b12c      	cbz	r4, 40209c <memset+0x90>
  402090:	b2c9      	uxtb	r1, r1
  402092:	441c      	add	r4, r3
  402094:	f803 1b01 	strb.w	r1, [r3], #1
  402098:	42a3      	cmp	r3, r4
  40209a:	d1fb      	bne.n	402094 <memset+0x88>
  40209c:	bc70      	pop	{r4, r5, r6}
  40209e:	4770      	bx	lr
  4020a0:	4614      	mov	r4, r2
  4020a2:	4603      	mov	r3, r0
  4020a4:	e7c2      	b.n	40202c <memset+0x20>
  4020a6:	bf00      	nop

004020a8 <_puts_r>:
  4020a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4020aa:	4604      	mov	r4, r0
  4020ac:	b089      	sub	sp, #36	; 0x24
  4020ae:	4608      	mov	r0, r1
  4020b0:	460d      	mov	r5, r1
  4020b2:	f000 f8b3 	bl	40221c <strlen>
  4020b6:	68a3      	ldr	r3, [r4, #8]
  4020b8:	4f11      	ldr	r7, [pc, #68]	; (402100 <_puts_r+0x58>)
  4020ba:	899a      	ldrh	r2, [r3, #12]
  4020bc:	9504      	str	r5, [sp, #16]
  4020be:	2102      	movs	r1, #2
  4020c0:	f100 0e01 	add.w	lr, r0, #1
  4020c4:	2601      	movs	r6, #1
  4020c6:	ad04      	add	r5, sp, #16
  4020c8:	9102      	str	r1, [sp, #8]
  4020ca:	0491      	lsls	r1, r2, #18
  4020cc:	9005      	str	r0, [sp, #20]
  4020ce:	f8cd e00c 	str.w	lr, [sp, #12]
  4020d2:	9706      	str	r7, [sp, #24]
  4020d4:	9607      	str	r6, [sp, #28]
  4020d6:	9501      	str	r5, [sp, #4]
  4020d8:	d406      	bmi.n	4020e8 <_puts_r+0x40>
  4020da:	6e59      	ldr	r1, [r3, #100]	; 0x64
  4020dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4020e0:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4020e4:	819a      	strh	r2, [r3, #12]
  4020e6:	6659      	str	r1, [r3, #100]	; 0x64
  4020e8:	4620      	mov	r0, r4
  4020ea:	4619      	mov	r1, r3
  4020ec:	aa01      	add	r2, sp, #4
  4020ee:	f001 fb3d 	bl	40376c <__sfvwrite_r>
  4020f2:	2800      	cmp	r0, #0
  4020f4:	bf14      	ite	ne
  4020f6:	f04f 30ff 	movne.w	r0, #4294967295
  4020fa:	200a      	moveq	r0, #10
  4020fc:	b009      	add	sp, #36	; 0x24
  4020fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402100:	004051b8 	.word	0x004051b8

00402104 <puts>:
  402104:	4b02      	ldr	r3, [pc, #8]	; (402110 <puts+0xc>)
  402106:	4601      	mov	r1, r0
  402108:	6818      	ldr	r0, [r3, #0]
  40210a:	f7ff bfcd 	b.w	4020a8 <_puts_r>
  40210e:	bf00      	nop
  402110:	20000430 	.word	0x20000430

00402114 <setbuf>:
  402114:	2900      	cmp	r1, #0
  402116:	bf0c      	ite	eq
  402118:	2202      	moveq	r2, #2
  40211a:	2200      	movne	r2, #0
  40211c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402120:	f000 b800 	b.w	402124 <setvbuf>

00402124 <setvbuf>:
  402124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402128:	4c3a      	ldr	r4, [pc, #232]	; (402214 <setvbuf+0xf0>)
  40212a:	6826      	ldr	r6, [r4, #0]
  40212c:	460d      	mov	r5, r1
  40212e:	4604      	mov	r4, r0
  402130:	4690      	mov	r8, r2
  402132:	461f      	mov	r7, r3
  402134:	b116      	cbz	r6, 40213c <setvbuf+0x18>
  402136:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  402138:	2b00      	cmp	r3, #0
  40213a:	d03c      	beq.n	4021b6 <setvbuf+0x92>
  40213c:	f1b8 0f02 	cmp.w	r8, #2
  402140:	d82f      	bhi.n	4021a2 <setvbuf+0x7e>
  402142:	2f00      	cmp	r7, #0
  402144:	db2d      	blt.n	4021a2 <setvbuf+0x7e>
  402146:	4621      	mov	r1, r4
  402148:	4630      	mov	r0, r6
  40214a:	f001 f8cb 	bl	4032e4 <_fflush_r>
  40214e:	89a1      	ldrh	r1, [r4, #12]
  402150:	2300      	movs	r3, #0
  402152:	6063      	str	r3, [r4, #4]
  402154:	61a3      	str	r3, [r4, #24]
  402156:	060b      	lsls	r3, r1, #24
  402158:	d427      	bmi.n	4021aa <setvbuf+0x86>
  40215a:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  40215e:	b289      	uxth	r1, r1
  402160:	f1b8 0f02 	cmp.w	r8, #2
  402164:	81a1      	strh	r1, [r4, #12]
  402166:	d02a      	beq.n	4021be <setvbuf+0x9a>
  402168:	2d00      	cmp	r5, #0
  40216a:	d036      	beq.n	4021da <setvbuf+0xb6>
  40216c:	f1b8 0f01 	cmp.w	r8, #1
  402170:	d011      	beq.n	402196 <setvbuf+0x72>
  402172:	b289      	uxth	r1, r1
  402174:	f001 0008 	and.w	r0, r1, #8
  402178:	4b27      	ldr	r3, [pc, #156]	; (402218 <setvbuf+0xf4>)
  40217a:	63f3      	str	r3, [r6, #60]	; 0x3c
  40217c:	b280      	uxth	r0, r0
  40217e:	6025      	str	r5, [r4, #0]
  402180:	6125      	str	r5, [r4, #16]
  402182:	6167      	str	r7, [r4, #20]
  402184:	b178      	cbz	r0, 4021a6 <setvbuf+0x82>
  402186:	f011 0f03 	tst.w	r1, #3
  40218a:	bf18      	it	ne
  40218c:	2700      	movne	r7, #0
  40218e:	60a7      	str	r7, [r4, #8]
  402190:	2000      	movs	r0, #0
  402192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402196:	f041 0101 	orr.w	r1, r1, #1
  40219a:	427b      	negs	r3, r7
  40219c:	81a1      	strh	r1, [r4, #12]
  40219e:	61a3      	str	r3, [r4, #24]
  4021a0:	e7e7      	b.n	402172 <setvbuf+0x4e>
  4021a2:	f04f 30ff 	mov.w	r0, #4294967295
  4021a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4021aa:	6921      	ldr	r1, [r4, #16]
  4021ac:	4630      	mov	r0, r6
  4021ae:	f001 fa05 	bl	4035bc <_free_r>
  4021b2:	89a1      	ldrh	r1, [r4, #12]
  4021b4:	e7d1      	b.n	40215a <setvbuf+0x36>
  4021b6:	4630      	mov	r0, r6
  4021b8:	f001 f928 	bl	40340c <__sinit>
  4021bc:	e7be      	b.n	40213c <setvbuf+0x18>
  4021be:	2000      	movs	r0, #0
  4021c0:	f104 0343 	add.w	r3, r4, #67	; 0x43
  4021c4:	f041 0102 	orr.w	r1, r1, #2
  4021c8:	2500      	movs	r5, #0
  4021ca:	2201      	movs	r2, #1
  4021cc:	81a1      	strh	r1, [r4, #12]
  4021ce:	60a5      	str	r5, [r4, #8]
  4021d0:	6023      	str	r3, [r4, #0]
  4021d2:	6123      	str	r3, [r4, #16]
  4021d4:	6162      	str	r2, [r4, #20]
  4021d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4021da:	2f00      	cmp	r7, #0
  4021dc:	bf08      	it	eq
  4021de:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  4021e2:	4638      	mov	r0, r7
  4021e4:	f001 fcf2 	bl	403bcc <malloc>
  4021e8:	4605      	mov	r5, r0
  4021ea:	b128      	cbz	r0, 4021f8 <setvbuf+0xd4>
  4021ec:	89a1      	ldrh	r1, [r4, #12]
  4021ee:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  4021f2:	b289      	uxth	r1, r1
  4021f4:	81a1      	strh	r1, [r4, #12]
  4021f6:	e7b9      	b.n	40216c <setvbuf+0x48>
  4021f8:	f44f 6080 	mov.w	r0, #1024	; 0x400
  4021fc:	f001 fce6 	bl	403bcc <malloc>
  402200:	4605      	mov	r5, r0
  402202:	b918      	cbnz	r0, 40220c <setvbuf+0xe8>
  402204:	89a1      	ldrh	r1, [r4, #12]
  402206:	f04f 30ff 	mov.w	r0, #4294967295
  40220a:	e7d9      	b.n	4021c0 <setvbuf+0x9c>
  40220c:	f44f 6780 	mov.w	r7, #1024	; 0x400
  402210:	e7ec      	b.n	4021ec <setvbuf+0xc8>
  402212:	bf00      	nop
  402214:	20000430 	.word	0x20000430
  402218:	00403311 	.word	0x00403311

0040221c <strlen>:
  40221c:	f020 0103 	bic.w	r1, r0, #3
  402220:	f010 0003 	ands.w	r0, r0, #3
  402224:	f1c0 0000 	rsb	r0, r0, #0
  402228:	f851 3b04 	ldr.w	r3, [r1], #4
  40222c:	f100 0c04 	add.w	ip, r0, #4
  402230:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  402234:	f06f 0200 	mvn.w	r2, #0
  402238:	bf1c      	itt	ne
  40223a:	fa22 f20c 	lsrne.w	r2, r2, ip
  40223e:	4313      	orrne	r3, r2
  402240:	f04f 0c01 	mov.w	ip, #1
  402244:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  402248:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40224c:	eba3 020c 	sub.w	r2, r3, ip
  402250:	ea22 0203 	bic.w	r2, r2, r3
  402254:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  402258:	bf04      	itt	eq
  40225a:	f851 3b04 	ldreq.w	r3, [r1], #4
  40225e:	3004      	addeq	r0, #4
  402260:	d0f4      	beq.n	40224c <strlen+0x30>
  402262:	f1c2 0100 	rsb	r1, r2, #0
  402266:	ea02 0201 	and.w	r2, r2, r1
  40226a:	fab2 f282 	clz	r2, r2
  40226e:	f1c2 021f 	rsb	r2, r2, #31
  402272:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  402276:	4770      	bx	lr

00402278 <_strtol_r>:
  402278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40227c:	4c44      	ldr	r4, [pc, #272]	; (402390 <_strtol_r+0x118>)
  40227e:	4683      	mov	fp, r0
  402280:	460e      	mov	r6, r1
  402282:	f8d4 e000 	ldr.w	lr, [r4]
  402286:	e000      	b.n	40228a <_strtol_r+0x12>
  402288:	4626      	mov	r6, r4
  40228a:	4634      	mov	r4, r6
  40228c:	f814 5b01 	ldrb.w	r5, [r4], #1
  402290:	eb0e 0005 	add.w	r0, lr, r5
  402294:	7840      	ldrb	r0, [r0, #1]
  402296:	f000 0008 	and.w	r0, r0, #8
  40229a:	f000 08ff 	and.w	r8, r0, #255	; 0xff
  40229e:	2800      	cmp	r0, #0
  4022a0:	d1f2      	bne.n	402288 <_strtol_r+0x10>
  4022a2:	2d2d      	cmp	r5, #45	; 0x2d
  4022a4:	d04b      	beq.n	40233e <_strtol_r+0xc6>
  4022a6:	2d2b      	cmp	r5, #43	; 0x2b
  4022a8:	bf04      	itt	eq
  4022aa:	7875      	ldrbeq	r5, [r6, #1]
  4022ac:	1cb4      	addeq	r4, r6, #2
  4022ae:	b11b      	cbz	r3, 4022b8 <_strtol_r+0x40>
  4022b0:	2b10      	cmp	r3, #16
  4022b2:	d060      	beq.n	402376 <_strtol_r+0xfe>
  4022b4:	469a      	mov	sl, r3
  4022b6:	e003      	b.n	4022c0 <_strtol_r+0x48>
  4022b8:	2d30      	cmp	r5, #48	; 0x30
  4022ba:	d054      	beq.n	402366 <_strtol_r+0xee>
  4022bc:	230a      	movs	r3, #10
  4022be:	469a      	mov	sl, r3
  4022c0:	f1b8 0f00 	cmp.w	r8, #0
  4022c4:	bf14      	ite	ne
  4022c6:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  4022ca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4022ce:	2700      	movs	r7, #0
  4022d0:	fbb0 f9fa 	udiv	r9, r0, sl
  4022d4:	46bc      	mov	ip, r7
  4022d6:	fb0a 0019 	mls	r0, sl, r9, r0
  4022da:	e00c      	b.n	4022f6 <_strtol_r+0x7e>
  4022dc:	3d30      	subs	r5, #48	; 0x30
  4022de:	42ab      	cmp	r3, r5
  4022e0:	dd19      	ble.n	402316 <_strtol_r+0x9e>
  4022e2:	1c7e      	adds	r6, r7, #1
  4022e4:	d005      	beq.n	4022f2 <_strtol_r+0x7a>
  4022e6:	45cc      	cmp	ip, r9
  4022e8:	d824      	bhi.n	402334 <_strtol_r+0xbc>
  4022ea:	d021      	beq.n	402330 <_strtol_r+0xb8>
  4022ec:	fb0a 5c0c 	mla	ip, sl, ip, r5
  4022f0:	2701      	movs	r7, #1
  4022f2:	f814 5b01 	ldrb.w	r5, [r4], #1
  4022f6:	eb0e 0605 	add.w	r6, lr, r5
  4022fa:	7876      	ldrb	r6, [r6, #1]
  4022fc:	f016 0f04 	tst.w	r6, #4
  402300:	d1ec      	bne.n	4022dc <_strtol_r+0x64>
  402302:	f016 0603 	ands.w	r6, r6, #3
  402306:	d006      	beq.n	402316 <_strtol_r+0x9e>
  402308:	2e01      	cmp	r6, #1
  40230a:	bf0c      	ite	eq
  40230c:	2637      	moveq	r6, #55	; 0x37
  40230e:	2657      	movne	r6, #87	; 0x57
  402310:	1bad      	subs	r5, r5, r6
  402312:	42ab      	cmp	r3, r5
  402314:	dce5      	bgt.n	4022e2 <_strtol_r+0x6a>
  402316:	1c7b      	adds	r3, r7, #1
  402318:	d016      	beq.n	402348 <_strtol_r+0xd0>
  40231a:	f1c8 0000 	rsb	r0, r8, #0
  40231e:	ea8c 0000 	eor.w	r0, ip, r0
  402322:	4440      	add	r0, r8
  402324:	b14a      	cbz	r2, 40233a <_strtol_r+0xc2>
  402326:	b107      	cbz	r7, 40232a <_strtol_r+0xb2>
  402328:	1e61      	subs	r1, r4, #1
  40232a:	6011      	str	r1, [r2, #0]
  40232c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402330:	4285      	cmp	r5, r0
  402332:	dddb      	ble.n	4022ec <_strtol_r+0x74>
  402334:	f04f 37ff 	mov.w	r7, #4294967295
  402338:	e7db      	b.n	4022f2 <_strtol_r+0x7a>
  40233a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40233e:	1cb4      	adds	r4, r6, #2
  402340:	7875      	ldrb	r5, [r6, #1]
  402342:	f04f 0801 	mov.w	r8, #1
  402346:	e7b2      	b.n	4022ae <_strtol_r+0x36>
  402348:	f1b8 0f00 	cmp.w	r8, #0
  40234c:	f04f 0322 	mov.w	r3, #34	; 0x22
  402350:	bf14      	ite	ne
  402352:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  402356:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40235a:	f8cb 3000 	str.w	r3, [fp]
  40235e:	2a00      	cmp	r2, #0
  402360:	d1e2      	bne.n	402328 <_strtol_r+0xb0>
  402362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402366:	7823      	ldrb	r3, [r4, #0]
  402368:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  40236c:	2b58      	cmp	r3, #88	; 0x58
  40236e:	d009      	beq.n	402384 <_strtol_r+0x10c>
  402370:	2308      	movs	r3, #8
  402372:	469a      	mov	sl, r3
  402374:	e7a4      	b.n	4022c0 <_strtol_r+0x48>
  402376:	2d30      	cmp	r5, #48	; 0x30
  402378:	d19c      	bne.n	4022b4 <_strtol_r+0x3c>
  40237a:	7820      	ldrb	r0, [r4, #0]
  40237c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
  402380:	2858      	cmp	r0, #88	; 0x58
  402382:	d197      	bne.n	4022b4 <_strtol_r+0x3c>
  402384:	f04f 0a10 	mov.w	sl, #16
  402388:	7865      	ldrb	r5, [r4, #1]
  40238a:	4653      	mov	r3, sl
  40238c:	3402      	adds	r4, #2
  40238e:	e797      	b.n	4022c0 <_strtol_r+0x48>
  402390:	20000434 	.word	0x20000434

00402394 <strtol>:
  402394:	b430      	push	{r4, r5}
  402396:	4c04      	ldr	r4, [pc, #16]	; (4023a8 <strtol+0x14>)
  402398:	460d      	mov	r5, r1
  40239a:	4613      	mov	r3, r2
  40239c:	4601      	mov	r1, r0
  40239e:	462a      	mov	r2, r5
  4023a0:	6820      	ldr	r0, [r4, #0]
  4023a2:	bc30      	pop	{r4, r5}
  4023a4:	f7ff bf68 	b.w	402278 <_strtol_r>
  4023a8:	20000430 	.word	0x20000430

004023ac <__sprint_r.part.0>:
  4023ac:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4023ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4023b2:	049c      	lsls	r4, r3, #18
  4023b4:	460f      	mov	r7, r1
  4023b6:	4692      	mov	sl, r2
  4023b8:	d52b      	bpl.n	402412 <__sprint_r.part.0+0x66>
  4023ba:	6893      	ldr	r3, [r2, #8]
  4023bc:	6812      	ldr	r2, [r2, #0]
  4023be:	b333      	cbz	r3, 40240e <__sprint_r.part.0+0x62>
  4023c0:	4680      	mov	r8, r0
  4023c2:	f102 0908 	add.w	r9, r2, #8
  4023c6:	e919 0060 	ldmdb	r9, {r5, r6}
  4023ca:	08b6      	lsrs	r6, r6, #2
  4023cc:	d017      	beq.n	4023fe <__sprint_r.part.0+0x52>
  4023ce:	3d04      	subs	r5, #4
  4023d0:	2400      	movs	r4, #0
  4023d2:	e001      	b.n	4023d8 <__sprint_r.part.0+0x2c>
  4023d4:	42a6      	cmp	r6, r4
  4023d6:	d010      	beq.n	4023fa <__sprint_r.part.0+0x4e>
  4023d8:	4640      	mov	r0, r8
  4023da:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4023de:	463a      	mov	r2, r7
  4023e0:	f001 f88c 	bl	4034fc <_fputwc_r>
  4023e4:	1c43      	adds	r3, r0, #1
  4023e6:	f104 0401 	add.w	r4, r4, #1
  4023ea:	d1f3      	bne.n	4023d4 <__sprint_r.part.0+0x28>
  4023ec:	2300      	movs	r3, #0
  4023ee:	f8ca 3008 	str.w	r3, [sl, #8]
  4023f2:	f8ca 3004 	str.w	r3, [sl, #4]
  4023f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4023fa:	f8da 3008 	ldr.w	r3, [sl, #8]
  4023fe:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  402402:	f8ca 3008 	str.w	r3, [sl, #8]
  402406:	f109 0908 	add.w	r9, r9, #8
  40240a:	2b00      	cmp	r3, #0
  40240c:	d1db      	bne.n	4023c6 <__sprint_r.part.0+0x1a>
  40240e:	2000      	movs	r0, #0
  402410:	e7ec      	b.n	4023ec <__sprint_r.part.0+0x40>
  402412:	f001 f9ab 	bl	40376c <__sfvwrite_r>
  402416:	2300      	movs	r3, #0
  402418:	f8ca 3008 	str.w	r3, [sl, #8]
  40241c:	f8ca 3004 	str.w	r3, [sl, #4]
  402420:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00402424 <_vfiprintf_r>:
  402424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402428:	b0ab      	sub	sp, #172	; 0xac
  40242a:	461c      	mov	r4, r3
  40242c:	9100      	str	r1, [sp, #0]
  40242e:	4693      	mov	fp, r2
  402430:	9304      	str	r3, [sp, #16]
  402432:	9001      	str	r0, [sp, #4]
  402434:	b118      	cbz	r0, 40243e <_vfiprintf_r+0x1a>
  402436:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402438:	2b00      	cmp	r3, #0
  40243a:	f000 80e3 	beq.w	402604 <_vfiprintf_r+0x1e0>
  40243e:	9b00      	ldr	r3, [sp, #0]
  402440:	8999      	ldrh	r1, [r3, #12]
  402442:	b28a      	uxth	r2, r1
  402444:	0490      	lsls	r0, r2, #18
  402446:	d408      	bmi.n	40245a <_vfiprintf_r+0x36>
  402448:	4618      	mov	r0, r3
  40244a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  40244c:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  402450:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402454:	8182      	strh	r2, [r0, #12]
  402456:	6643      	str	r3, [r0, #100]	; 0x64
  402458:	b292      	uxth	r2, r2
  40245a:	0711      	lsls	r1, r2, #28
  40245c:	f140 80b2 	bpl.w	4025c4 <_vfiprintf_r+0x1a0>
  402460:	9b00      	ldr	r3, [sp, #0]
  402462:	691b      	ldr	r3, [r3, #16]
  402464:	2b00      	cmp	r3, #0
  402466:	f000 80ad 	beq.w	4025c4 <_vfiprintf_r+0x1a0>
  40246a:	f002 021a 	and.w	r2, r2, #26
  40246e:	2a0a      	cmp	r2, #10
  402470:	f000 80b4 	beq.w	4025dc <_vfiprintf_r+0x1b8>
  402474:	2300      	movs	r3, #0
  402476:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
  40247a:	9309      	str	r3, [sp, #36]	; 0x24
  40247c:	930f      	str	r3, [sp, #60]	; 0x3c
  40247e:	930e      	str	r3, [sp, #56]	; 0x38
  402480:	9302      	str	r3, [sp, #8]
  402482:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  402486:	4654      	mov	r4, sl
  402488:	f89b 3000 	ldrb.w	r3, [fp]
  40248c:	2b00      	cmp	r3, #0
  40248e:	f000 84a3 	beq.w	402dd8 <_vfiprintf_r+0x9b4>
  402492:	2b25      	cmp	r3, #37	; 0x25
  402494:	f000 84a0 	beq.w	402dd8 <_vfiprintf_r+0x9b4>
  402498:	465a      	mov	r2, fp
  40249a:	e001      	b.n	4024a0 <_vfiprintf_r+0x7c>
  40249c:	2b25      	cmp	r3, #37	; 0x25
  40249e:	d003      	beq.n	4024a8 <_vfiprintf_r+0x84>
  4024a0:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  4024a4:	2b00      	cmp	r3, #0
  4024a6:	d1f9      	bne.n	40249c <_vfiprintf_r+0x78>
  4024a8:	ebcb 0602 	rsb	r6, fp, r2
  4024ac:	4615      	mov	r5, r2
  4024ae:	b196      	cbz	r6, 4024d6 <_vfiprintf_r+0xb2>
  4024b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4024b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4024b4:	f8c4 b000 	str.w	fp, [r4]
  4024b8:	3301      	adds	r3, #1
  4024ba:	4432      	add	r2, r6
  4024bc:	2b07      	cmp	r3, #7
  4024be:	6066      	str	r6, [r4, #4]
  4024c0:	920f      	str	r2, [sp, #60]	; 0x3c
  4024c2:	930e      	str	r3, [sp, #56]	; 0x38
  4024c4:	dd79      	ble.n	4025ba <_vfiprintf_r+0x196>
  4024c6:	2a00      	cmp	r2, #0
  4024c8:	f040 84af 	bne.w	402e2a <_vfiprintf_r+0xa06>
  4024cc:	9b02      	ldr	r3, [sp, #8]
  4024ce:	920e      	str	r2, [sp, #56]	; 0x38
  4024d0:	4433      	add	r3, r6
  4024d2:	4654      	mov	r4, sl
  4024d4:	9302      	str	r3, [sp, #8]
  4024d6:	782b      	ldrb	r3, [r5, #0]
  4024d8:	2b00      	cmp	r3, #0
  4024da:	f000 8360 	beq.w	402b9e <_vfiprintf_r+0x77a>
  4024de:	2100      	movs	r1, #0
  4024e0:	f04f 0300 	mov.w	r3, #0
  4024e4:	f04f 3cff 	mov.w	ip, #4294967295
  4024e8:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4024ec:	1c68      	adds	r0, r5, #1
  4024ee:	786b      	ldrb	r3, [r5, #1]
  4024f0:	4688      	mov	r8, r1
  4024f2:	460d      	mov	r5, r1
  4024f4:	4666      	mov	r6, ip
  4024f6:	f100 0b01 	add.w	fp, r0, #1
  4024fa:	f1a3 0220 	sub.w	r2, r3, #32
  4024fe:	2a58      	cmp	r2, #88	; 0x58
  402500:	f200 82ab 	bhi.w	402a5a <_vfiprintf_r+0x636>
  402504:	e8df f012 	tbh	[pc, r2, lsl #1]
  402508:	02a9029b 	.word	0x02a9029b
  40250c:	02a302a9 	.word	0x02a302a9
  402510:	02a902a9 	.word	0x02a902a9
  402514:	02a902a9 	.word	0x02a902a9
  402518:	02a902a9 	.word	0x02a902a9
  40251c:	02620255 	.word	0x02620255
  402520:	010d02a9 	.word	0x010d02a9
  402524:	02a9026e 	.word	0x02a9026e
  402528:	012f0129 	.word	0x012f0129
  40252c:	012f012f 	.word	0x012f012f
  402530:	012f012f 	.word	0x012f012f
  402534:	012f012f 	.word	0x012f012f
  402538:	012f012f 	.word	0x012f012f
  40253c:	02a902a9 	.word	0x02a902a9
  402540:	02a902a9 	.word	0x02a902a9
  402544:	02a902a9 	.word	0x02a902a9
  402548:	02a902a9 	.word	0x02a902a9
  40254c:	02a902a9 	.word	0x02a902a9
  402550:	02a9013d 	.word	0x02a9013d
  402554:	02a902a9 	.word	0x02a902a9
  402558:	02a902a9 	.word	0x02a902a9
  40255c:	02a902a9 	.word	0x02a902a9
  402560:	02a902a9 	.word	0x02a902a9
  402564:	017402a9 	.word	0x017402a9
  402568:	02a902a9 	.word	0x02a902a9
  40256c:	02a902a9 	.word	0x02a902a9
  402570:	018b02a9 	.word	0x018b02a9
  402574:	02a902a9 	.word	0x02a902a9
  402578:	02a901a3 	.word	0x02a901a3
  40257c:	02a902a9 	.word	0x02a902a9
  402580:	02a902a9 	.word	0x02a902a9
  402584:	02a902a9 	.word	0x02a902a9
  402588:	02a902a9 	.word	0x02a902a9
  40258c:	01c702a9 	.word	0x01c702a9
  402590:	02a901da 	.word	0x02a901da
  402594:	02a902a9 	.word	0x02a902a9
  402598:	01da0123 	.word	0x01da0123
  40259c:	02a902a9 	.word	0x02a902a9
  4025a0:	02a9024c 	.word	0x02a9024c
  4025a4:	0113028a 	.word	0x0113028a
  4025a8:	020701f3 	.word	0x020701f3
  4025ac:	020d02a9 	.word	0x020d02a9
  4025b0:	008102a9 	.word	0x008102a9
  4025b4:	02a902a9 	.word	0x02a902a9
  4025b8:	0233      	.short	0x0233
  4025ba:	3408      	adds	r4, #8
  4025bc:	9b02      	ldr	r3, [sp, #8]
  4025be:	4433      	add	r3, r6
  4025c0:	9302      	str	r3, [sp, #8]
  4025c2:	e788      	b.n	4024d6 <_vfiprintf_r+0xb2>
  4025c4:	9801      	ldr	r0, [sp, #4]
  4025c6:	9900      	ldr	r1, [sp, #0]
  4025c8:	f000 fd70 	bl	4030ac <__swsetup_r>
  4025cc:	b9a8      	cbnz	r0, 4025fa <_vfiprintf_r+0x1d6>
  4025ce:	9b00      	ldr	r3, [sp, #0]
  4025d0:	899a      	ldrh	r2, [r3, #12]
  4025d2:	f002 021a 	and.w	r2, r2, #26
  4025d6:	2a0a      	cmp	r2, #10
  4025d8:	f47f af4c 	bne.w	402474 <_vfiprintf_r+0x50>
  4025dc:	9b00      	ldr	r3, [sp, #0]
  4025de:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
  4025e2:	2b00      	cmp	r3, #0
  4025e4:	f6ff af46 	blt.w	402474 <_vfiprintf_r+0x50>
  4025e8:	9801      	ldr	r0, [sp, #4]
  4025ea:	9900      	ldr	r1, [sp, #0]
  4025ec:	465a      	mov	r2, fp
  4025ee:	4623      	mov	r3, r4
  4025f0:	f000 fd20 	bl	403034 <__sbprintf>
  4025f4:	b02b      	add	sp, #172	; 0xac
  4025f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4025fa:	f04f 30ff 	mov.w	r0, #4294967295
  4025fe:	b02b      	add	sp, #172	; 0xac
  402600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402604:	f000 ff02 	bl	40340c <__sinit>
  402608:	e719      	b.n	40243e <_vfiprintf_r+0x1a>
  40260a:	f018 0f20 	tst.w	r8, #32
  40260e:	9503      	str	r5, [sp, #12]
  402610:	46b4      	mov	ip, r6
  402612:	f000 810c 	beq.w	40282e <_vfiprintf_r+0x40a>
  402616:	9b04      	ldr	r3, [sp, #16]
  402618:	3307      	adds	r3, #7
  40261a:	f023 0307 	bic.w	r3, r3, #7
  40261e:	f103 0208 	add.w	r2, r3, #8
  402622:	e9d3 6700 	ldrd	r6, r7, [r3]
  402626:	9204      	str	r2, [sp, #16]
  402628:	2301      	movs	r3, #1
  40262a:	f04f 0200 	mov.w	r2, #0
  40262e:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402632:	46e1      	mov	r9, ip
  402634:	2500      	movs	r5, #0
  402636:	f1bc 0f00 	cmp.w	ip, #0
  40263a:	bfa8      	it	ge
  40263c:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  402640:	ea56 0207 	orrs.w	r2, r6, r7
  402644:	f040 80c4 	bne.w	4027d0 <_vfiprintf_r+0x3ac>
  402648:	f1bc 0f00 	cmp.w	ip, #0
  40264c:	f000 8381 	beq.w	402d52 <_vfiprintf_r+0x92e>
  402650:	2b01      	cmp	r3, #1
  402652:	f000 80c5 	beq.w	4027e0 <_vfiprintf_r+0x3bc>
  402656:	2b02      	cmp	r3, #2
  402658:	f000 8387 	beq.w	402d6a <_vfiprintf_r+0x946>
  40265c:	4651      	mov	r1, sl
  40265e:	08f2      	lsrs	r2, r6, #3
  402660:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  402664:	08f8      	lsrs	r0, r7, #3
  402666:	f006 0307 	and.w	r3, r6, #7
  40266a:	4607      	mov	r7, r0
  40266c:	4616      	mov	r6, r2
  40266e:	3330      	adds	r3, #48	; 0x30
  402670:	ea56 0207 	orrs.w	r2, r6, r7
  402674:	f801 3d01 	strb.w	r3, [r1, #-1]!
  402678:	d1f1      	bne.n	40265e <_vfiprintf_r+0x23a>
  40267a:	f018 0f01 	tst.w	r8, #1
  40267e:	9107      	str	r1, [sp, #28]
  402680:	f040 83fc 	bne.w	402e7c <_vfiprintf_r+0xa58>
  402684:	ebc1 090a 	rsb	r9, r1, sl
  402688:	45e1      	cmp	r9, ip
  40268a:	464e      	mov	r6, r9
  40268c:	bfb8      	it	lt
  40268e:	4666      	movlt	r6, ip
  402690:	b105      	cbz	r5, 402694 <_vfiprintf_r+0x270>
  402692:	3601      	adds	r6, #1
  402694:	f018 0302 	ands.w	r3, r8, #2
  402698:	9305      	str	r3, [sp, #20]
  40269a:	bf18      	it	ne
  40269c:	3602      	addne	r6, #2
  40269e:	f018 0384 	ands.w	r3, r8, #132	; 0x84
  4026a2:	9306      	str	r3, [sp, #24]
  4026a4:	f040 81fa 	bne.w	402a9c <_vfiprintf_r+0x678>
  4026a8:	9b03      	ldr	r3, [sp, #12]
  4026aa:	1b9d      	subs	r5, r3, r6
  4026ac:	2d00      	cmp	r5, #0
  4026ae:	f340 81f5 	ble.w	402a9c <_vfiprintf_r+0x678>
  4026b2:	2d10      	cmp	r5, #16
  4026b4:	f340 848c 	ble.w	402fd0 <_vfiprintf_r+0xbac>
  4026b8:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  4026bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4026be:	4fc6      	ldr	r7, [pc, #792]	; (4029d8 <_vfiprintf_r+0x5b4>)
  4026c0:	4620      	mov	r0, r4
  4026c2:	2310      	movs	r3, #16
  4026c4:	4664      	mov	r4, ip
  4026c6:	4671      	mov	r1, lr
  4026c8:	4684      	mov	ip, r0
  4026ca:	e007      	b.n	4026dc <_vfiprintf_r+0x2b8>
  4026cc:	f101 0e02 	add.w	lr, r1, #2
  4026d0:	f10c 0c08 	add.w	ip, ip, #8
  4026d4:	4601      	mov	r1, r0
  4026d6:	3d10      	subs	r5, #16
  4026d8:	2d10      	cmp	r5, #16
  4026da:	dd13      	ble.n	402704 <_vfiprintf_r+0x2e0>
  4026dc:	1c48      	adds	r0, r1, #1
  4026de:	3210      	adds	r2, #16
  4026e0:	2807      	cmp	r0, #7
  4026e2:	920f      	str	r2, [sp, #60]	; 0x3c
  4026e4:	f8cc 7000 	str.w	r7, [ip]
  4026e8:	f8cc 3004 	str.w	r3, [ip, #4]
  4026ec:	900e      	str	r0, [sp, #56]	; 0x38
  4026ee:	dded      	ble.n	4026cc <_vfiprintf_r+0x2a8>
  4026f0:	2a00      	cmp	r2, #0
  4026f2:	f040 81c3 	bne.w	402a7c <_vfiprintf_r+0x658>
  4026f6:	3d10      	subs	r5, #16
  4026f8:	2d10      	cmp	r5, #16
  4026fa:	4611      	mov	r1, r2
  4026fc:	f04f 0e01 	mov.w	lr, #1
  402700:	46d4      	mov	ip, sl
  402702:	dceb      	bgt.n	4026dc <_vfiprintf_r+0x2b8>
  402704:	4663      	mov	r3, ip
  402706:	4671      	mov	r1, lr
  402708:	46a4      	mov	ip, r4
  40270a:	461c      	mov	r4, r3
  40270c:	442a      	add	r2, r5
  40270e:	2907      	cmp	r1, #7
  402710:	920f      	str	r2, [sp, #60]	; 0x3c
  402712:	6027      	str	r7, [r4, #0]
  402714:	6065      	str	r5, [r4, #4]
  402716:	910e      	str	r1, [sp, #56]	; 0x38
  402718:	f300 8346 	bgt.w	402da8 <_vfiprintf_r+0x984>
  40271c:	3408      	adds	r4, #8
  40271e:	1c48      	adds	r0, r1, #1
  402720:	e1bf      	b.n	402aa2 <_vfiprintf_r+0x67e>
  402722:	4658      	mov	r0, fp
  402724:	f048 0804 	orr.w	r8, r8, #4
  402728:	f89b 3000 	ldrb.w	r3, [fp]
  40272c:	e6e3      	b.n	4024f6 <_vfiprintf_r+0xd2>
  40272e:	f018 0320 	ands.w	r3, r8, #32
  402732:	9503      	str	r5, [sp, #12]
  402734:	46b4      	mov	ip, r6
  402736:	d062      	beq.n	4027fe <_vfiprintf_r+0x3da>
  402738:	9b04      	ldr	r3, [sp, #16]
  40273a:	3307      	adds	r3, #7
  40273c:	f023 0307 	bic.w	r3, r3, #7
  402740:	f103 0208 	add.w	r2, r3, #8
  402744:	e9d3 6700 	ldrd	r6, r7, [r3]
  402748:	9204      	str	r2, [sp, #16]
  40274a:	2300      	movs	r3, #0
  40274c:	e76d      	b.n	40262a <_vfiprintf_r+0x206>
  40274e:	f048 0840 	orr.w	r8, r8, #64	; 0x40
  402752:	f89b 3000 	ldrb.w	r3, [fp]
  402756:	4658      	mov	r0, fp
  402758:	e6cd      	b.n	4024f6 <_vfiprintf_r+0xd2>
  40275a:	f048 0880 	orr.w	r8, r8, #128	; 0x80
  40275e:	f89b 3000 	ldrb.w	r3, [fp]
  402762:	4658      	mov	r0, fp
  402764:	e6c7      	b.n	4024f6 <_vfiprintf_r+0xd2>
  402766:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40276a:	2500      	movs	r5, #0
  40276c:	f81b 3b01 	ldrb.w	r3, [fp], #1
  402770:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  402774:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  402778:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40277c:	2a09      	cmp	r2, #9
  40277e:	d9f5      	bls.n	40276c <_vfiprintf_r+0x348>
  402780:	e6bb      	b.n	4024fa <_vfiprintf_r+0xd6>
  402782:	f048 0810 	orr.w	r8, r8, #16
  402786:	f018 0f20 	tst.w	r8, #32
  40278a:	9503      	str	r5, [sp, #12]
  40278c:	46b4      	mov	ip, r6
  40278e:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  402792:	f000 809b 	beq.w	4028cc <_vfiprintf_r+0x4a8>
  402796:	9904      	ldr	r1, [sp, #16]
  402798:	3107      	adds	r1, #7
  40279a:	f021 0107 	bic.w	r1, r1, #7
  40279e:	e9d1 2300 	ldrd	r2, r3, [r1]
  4027a2:	3108      	adds	r1, #8
  4027a4:	9104      	str	r1, [sp, #16]
  4027a6:	4616      	mov	r6, r2
  4027a8:	461f      	mov	r7, r3
  4027aa:	2a00      	cmp	r2, #0
  4027ac:	f173 0300 	sbcs.w	r3, r3, #0
  4027b0:	f2c0 83a6 	blt.w	402f00 <_vfiprintf_r+0xadc>
  4027b4:	f1bc 0f00 	cmp.w	ip, #0
  4027b8:	bfa8      	it	ge
  4027ba:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  4027be:	ea56 0207 	orrs.w	r2, r6, r7
  4027c2:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  4027c6:	46e1      	mov	r9, ip
  4027c8:	f04f 0301 	mov.w	r3, #1
  4027cc:	f43f af3c 	beq.w	402648 <_vfiprintf_r+0x224>
  4027d0:	2b01      	cmp	r3, #1
  4027d2:	f47f af40 	bne.w	402656 <_vfiprintf_r+0x232>
  4027d6:	2f00      	cmp	r7, #0
  4027d8:	bf08      	it	eq
  4027da:	2e0a      	cmpeq	r6, #10
  4027dc:	f080 8334 	bcs.w	402e48 <_vfiprintf_r+0xa24>
  4027e0:	ab2a      	add	r3, sp, #168	; 0xa8
  4027e2:	3630      	adds	r6, #48	; 0x30
  4027e4:	f803 6d41 	strb.w	r6, [r3, #-65]!
  4027e8:	ebc3 090a 	rsb	r9, r3, sl
  4027ec:	9307      	str	r3, [sp, #28]
  4027ee:	e74b      	b.n	402688 <_vfiprintf_r+0x264>
  4027f0:	f048 0810 	orr.w	r8, r8, #16
  4027f4:	f018 0320 	ands.w	r3, r8, #32
  4027f8:	9503      	str	r5, [sp, #12]
  4027fa:	46b4      	mov	ip, r6
  4027fc:	d19c      	bne.n	402738 <_vfiprintf_r+0x314>
  4027fe:	f018 0210 	ands.w	r2, r8, #16
  402802:	f040 82f7 	bne.w	402df4 <_vfiprintf_r+0x9d0>
  402806:	f018 0340 	ands.w	r3, r8, #64	; 0x40
  40280a:	f000 82f3 	beq.w	402df4 <_vfiprintf_r+0x9d0>
  40280e:	9904      	ldr	r1, [sp, #16]
  402810:	4613      	mov	r3, r2
  402812:	460a      	mov	r2, r1
  402814:	3204      	adds	r2, #4
  402816:	880e      	ldrh	r6, [r1, #0]
  402818:	9204      	str	r2, [sp, #16]
  40281a:	2700      	movs	r7, #0
  40281c:	e705      	b.n	40262a <_vfiprintf_r+0x206>
  40281e:	f048 0810 	orr.w	r8, r8, #16
  402822:	f018 0f20 	tst.w	r8, #32
  402826:	9503      	str	r5, [sp, #12]
  402828:	46b4      	mov	ip, r6
  40282a:	f47f aef4 	bne.w	402616 <_vfiprintf_r+0x1f2>
  40282e:	9a04      	ldr	r2, [sp, #16]
  402830:	f018 0f10 	tst.w	r8, #16
  402834:	4613      	mov	r3, r2
  402836:	f040 82e4 	bne.w	402e02 <_vfiprintf_r+0x9de>
  40283a:	f018 0f40 	tst.w	r8, #64	; 0x40
  40283e:	f000 82e0 	beq.w	402e02 <_vfiprintf_r+0x9de>
  402842:	8816      	ldrh	r6, [r2, #0]
  402844:	3204      	adds	r2, #4
  402846:	2700      	movs	r7, #0
  402848:	2301      	movs	r3, #1
  40284a:	9204      	str	r2, [sp, #16]
  40284c:	e6ed      	b.n	40262a <_vfiprintf_r+0x206>
  40284e:	4a63      	ldr	r2, [pc, #396]	; (4029dc <_vfiprintf_r+0x5b8>)
  402850:	9503      	str	r5, [sp, #12]
  402852:	f018 0f20 	tst.w	r8, #32
  402856:	46b4      	mov	ip, r6
  402858:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40285c:	9209      	str	r2, [sp, #36]	; 0x24
  40285e:	f000 8090 	beq.w	402982 <_vfiprintf_r+0x55e>
  402862:	9a04      	ldr	r2, [sp, #16]
  402864:	3207      	adds	r2, #7
  402866:	f022 0207 	bic.w	r2, r2, #7
  40286a:	e9d2 6700 	ldrd	r6, r7, [r2]
  40286e:	f102 0108 	add.w	r1, r2, #8
  402872:	9104      	str	r1, [sp, #16]
  402874:	f018 0f01 	tst.w	r8, #1
  402878:	f000 8290 	beq.w	402d9c <_vfiprintf_r+0x978>
  40287c:	ea56 0207 	orrs.w	r2, r6, r7
  402880:	f000 828c 	beq.w	402d9c <_vfiprintf_r+0x978>
  402884:	2230      	movs	r2, #48	; 0x30
  402886:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  40288a:	f048 0802 	orr.w	r8, r8, #2
  40288e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  402892:	2302      	movs	r3, #2
  402894:	e6c9      	b.n	40262a <_vfiprintf_r+0x206>
  402896:	9a04      	ldr	r2, [sp, #16]
  402898:	9503      	str	r5, [sp, #12]
  40289a:	6813      	ldr	r3, [r2, #0]
  40289c:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  4028a0:	4613      	mov	r3, r2
  4028a2:	3304      	adds	r3, #4
  4028a4:	2601      	movs	r6, #1
  4028a6:	f04f 0100 	mov.w	r1, #0
  4028aa:	9304      	str	r3, [sp, #16]
  4028ac:	ab10      	add	r3, sp, #64	; 0x40
  4028ae:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4028b2:	46b1      	mov	r9, r6
  4028b4:	9307      	str	r3, [sp, #28]
  4028b6:	f04f 0c00 	mov.w	ip, #0
  4028ba:	e6eb      	b.n	402694 <_vfiprintf_r+0x270>
  4028bc:	f018 0f20 	tst.w	r8, #32
  4028c0:	9503      	str	r5, [sp, #12]
  4028c2:	46b4      	mov	ip, r6
  4028c4:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4028c8:	f47f af65 	bne.w	402796 <_vfiprintf_r+0x372>
  4028cc:	f018 0f10 	tst.w	r8, #16
  4028d0:	f040 82a2 	bne.w	402e18 <_vfiprintf_r+0x9f4>
  4028d4:	f018 0f40 	tst.w	r8, #64	; 0x40
  4028d8:	f000 829e 	beq.w	402e18 <_vfiprintf_r+0x9f4>
  4028dc:	9904      	ldr	r1, [sp, #16]
  4028de:	f9b1 6000 	ldrsh.w	r6, [r1]
  4028e2:	3104      	adds	r1, #4
  4028e4:	17f7      	asrs	r7, r6, #31
  4028e6:	4632      	mov	r2, r6
  4028e8:	463b      	mov	r3, r7
  4028ea:	9104      	str	r1, [sp, #16]
  4028ec:	e75d      	b.n	4027aa <_vfiprintf_r+0x386>
  4028ee:	9904      	ldr	r1, [sp, #16]
  4028f0:	9503      	str	r5, [sp, #12]
  4028f2:	2330      	movs	r3, #48	; 0x30
  4028f4:	460a      	mov	r2, r1
  4028f6:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  4028fa:	2378      	movs	r3, #120	; 0x78
  4028fc:	3204      	adds	r2, #4
  4028fe:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  402902:	4b37      	ldr	r3, [pc, #220]	; (4029e0 <_vfiprintf_r+0x5bc>)
  402904:	9309      	str	r3, [sp, #36]	; 0x24
  402906:	46b4      	mov	ip, r6
  402908:	f048 0802 	orr.w	r8, r8, #2
  40290c:	680e      	ldr	r6, [r1, #0]
  40290e:	9204      	str	r2, [sp, #16]
  402910:	2700      	movs	r7, #0
  402912:	2302      	movs	r3, #2
  402914:	e689      	b.n	40262a <_vfiprintf_r+0x206>
  402916:	f048 0820 	orr.w	r8, r8, #32
  40291a:	f89b 3000 	ldrb.w	r3, [fp]
  40291e:	4658      	mov	r0, fp
  402920:	e5e9      	b.n	4024f6 <_vfiprintf_r+0xd2>
  402922:	9a04      	ldr	r2, [sp, #16]
  402924:	9503      	str	r5, [sp, #12]
  402926:	6813      	ldr	r3, [r2, #0]
  402928:	9307      	str	r3, [sp, #28]
  40292a:	f04f 0100 	mov.w	r1, #0
  40292e:	46b4      	mov	ip, r6
  402930:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  402934:	1d16      	adds	r6, r2, #4
  402936:	2b00      	cmp	r3, #0
  402938:	f000 8350 	beq.w	402fdc <_vfiprintf_r+0xbb8>
  40293c:	f1bc 0f00 	cmp.w	ip, #0
  402940:	f2c0 832a 	blt.w	402f98 <_vfiprintf_r+0xb74>
  402944:	9d07      	ldr	r5, [sp, #28]
  402946:	f8cd c010 	str.w	ip, [sp, #16]
  40294a:	4662      	mov	r2, ip
  40294c:	4628      	mov	r0, r5
  40294e:	2100      	movs	r1, #0
  402950:	f001 fbd6 	bl	404100 <memchr>
  402954:	f8dd c010 	ldr.w	ip, [sp, #16]
  402958:	2800      	cmp	r0, #0
  40295a:	f000 8350 	beq.w	402ffe <_vfiprintf_r+0xbda>
  40295e:	ebc5 0900 	rsb	r9, r5, r0
  402962:	9604      	str	r6, [sp, #16]
  402964:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  402968:	f04f 0c00 	mov.w	ip, #0
  40296c:	e68c      	b.n	402688 <_vfiprintf_r+0x264>
  40296e:	4a1c      	ldr	r2, [pc, #112]	; (4029e0 <_vfiprintf_r+0x5bc>)
  402970:	9503      	str	r5, [sp, #12]
  402972:	f018 0f20 	tst.w	r8, #32
  402976:	46b4      	mov	ip, r6
  402978:	9209      	str	r2, [sp, #36]	; 0x24
  40297a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40297e:	f47f af70 	bne.w	402862 <_vfiprintf_r+0x43e>
  402982:	9904      	ldr	r1, [sp, #16]
  402984:	f018 0f10 	tst.w	r8, #16
  402988:	460a      	mov	r2, r1
  40298a:	f040 8240 	bne.w	402e0e <_vfiprintf_r+0x9ea>
  40298e:	f018 0f40 	tst.w	r8, #64	; 0x40
  402992:	f000 823c 	beq.w	402e0e <_vfiprintf_r+0x9ea>
  402996:	3204      	adds	r2, #4
  402998:	880e      	ldrh	r6, [r1, #0]
  40299a:	9204      	str	r2, [sp, #16]
  40299c:	2700      	movs	r7, #0
  40299e:	e769      	b.n	402874 <_vfiprintf_r+0x450>
  4029a0:	f89b 3000 	ldrb.w	r3, [fp]
  4029a4:	2b6c      	cmp	r3, #108	; 0x6c
  4029a6:	f000 82ea 	beq.w	402f7e <_vfiprintf_r+0xb5a>
  4029aa:	f048 0810 	orr.w	r8, r8, #16
  4029ae:	4658      	mov	r0, fp
  4029b0:	e5a1      	b.n	4024f6 <_vfiprintf_r+0xd2>
  4029b2:	9a04      	ldr	r2, [sp, #16]
  4029b4:	6815      	ldr	r5, [r2, #0]
  4029b6:	4613      	mov	r3, r2
  4029b8:	2d00      	cmp	r5, #0
  4029ba:	f103 0304 	add.w	r3, r3, #4
  4029be:	f2c0 82e6 	blt.w	402f8e <_vfiprintf_r+0xb6a>
  4029c2:	9304      	str	r3, [sp, #16]
  4029c4:	f89b 3000 	ldrb.w	r3, [fp]
  4029c8:	4658      	mov	r0, fp
  4029ca:	e594      	b.n	4024f6 <_vfiprintf_r+0xd2>
  4029cc:	f89b 3000 	ldrb.w	r3, [fp]
  4029d0:	4658      	mov	r0, fp
  4029d2:	212b      	movs	r1, #43	; 0x2b
  4029d4:	e58f      	b.n	4024f6 <_vfiprintf_r+0xd2>
  4029d6:	bf00      	nop
  4029d8:	004051fc 	.word	0x004051fc
  4029dc:	004051cc 	.word	0x004051cc
  4029e0:	004051e0 	.word	0x004051e0
  4029e4:	f89b 3000 	ldrb.w	r3, [fp]
  4029e8:	2b2a      	cmp	r3, #42	; 0x2a
  4029ea:	f10b 0001 	add.w	r0, fp, #1
  4029ee:	f000 830f 	beq.w	403010 <_vfiprintf_r+0xbec>
  4029f2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4029f6:	2a09      	cmp	r2, #9
  4029f8:	4683      	mov	fp, r0
  4029fa:	f04f 0600 	mov.w	r6, #0
  4029fe:	f63f ad7c 	bhi.w	4024fa <_vfiprintf_r+0xd6>
  402a02:	f81b 3b01 	ldrb.w	r3, [fp], #1
  402a06:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  402a0a:	eb02 0646 	add.w	r6, r2, r6, lsl #1
  402a0e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402a12:	2a09      	cmp	r2, #9
  402a14:	d9f5      	bls.n	402a02 <_vfiprintf_r+0x5de>
  402a16:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
  402a1a:	e56e      	b.n	4024fa <_vfiprintf_r+0xd6>
  402a1c:	f018 0f20 	tst.w	r8, #32
  402a20:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  402a24:	f000 8283 	beq.w	402f2e <_vfiprintf_r+0xb0a>
  402a28:	9a04      	ldr	r2, [sp, #16]
  402a2a:	9902      	ldr	r1, [sp, #8]
  402a2c:	6813      	ldr	r3, [r2, #0]
  402a2e:	17cf      	asrs	r7, r1, #31
  402a30:	4608      	mov	r0, r1
  402a32:	3204      	adds	r2, #4
  402a34:	4639      	mov	r1, r7
  402a36:	9204      	str	r2, [sp, #16]
  402a38:	e9c3 0100 	strd	r0, r1, [r3]
  402a3c:	e524      	b.n	402488 <_vfiprintf_r+0x64>
  402a3e:	4658      	mov	r0, fp
  402a40:	f89b 3000 	ldrb.w	r3, [fp]
  402a44:	2900      	cmp	r1, #0
  402a46:	f47f ad56 	bne.w	4024f6 <_vfiprintf_r+0xd2>
  402a4a:	2120      	movs	r1, #32
  402a4c:	e553      	b.n	4024f6 <_vfiprintf_r+0xd2>
  402a4e:	f048 0801 	orr.w	r8, r8, #1
  402a52:	4658      	mov	r0, fp
  402a54:	f89b 3000 	ldrb.w	r3, [fp]
  402a58:	e54d      	b.n	4024f6 <_vfiprintf_r+0xd2>
  402a5a:	9503      	str	r5, [sp, #12]
  402a5c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  402a60:	2b00      	cmp	r3, #0
  402a62:	f000 809c 	beq.w	402b9e <_vfiprintf_r+0x77a>
  402a66:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  402a6a:	f04f 0300 	mov.w	r3, #0
  402a6e:	2601      	movs	r6, #1
  402a70:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402a74:	ab10      	add	r3, sp, #64	; 0x40
  402a76:	46b1      	mov	r9, r6
  402a78:	9307      	str	r3, [sp, #28]
  402a7a:	e71c      	b.n	4028b6 <_vfiprintf_r+0x492>
  402a7c:	9801      	ldr	r0, [sp, #4]
  402a7e:	9900      	ldr	r1, [sp, #0]
  402a80:	9308      	str	r3, [sp, #32]
  402a82:	aa0d      	add	r2, sp, #52	; 0x34
  402a84:	f7ff fc92 	bl	4023ac <__sprint_r.part.0>
  402a88:	2800      	cmp	r0, #0
  402a8a:	f040 808f 	bne.w	402bac <_vfiprintf_r+0x788>
  402a8e:	990e      	ldr	r1, [sp, #56]	; 0x38
  402a90:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a92:	9b08      	ldr	r3, [sp, #32]
  402a94:	f101 0e01 	add.w	lr, r1, #1
  402a98:	46d4      	mov	ip, sl
  402a9a:	e61c      	b.n	4026d6 <_vfiprintf_r+0x2b2>
  402a9c:	990e      	ldr	r1, [sp, #56]	; 0x38
  402a9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402aa0:	1c48      	adds	r0, r1, #1
  402aa2:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  402aa6:	b16b      	cbz	r3, 402ac4 <_vfiprintf_r+0x6a0>
  402aa8:	3201      	adds	r2, #1
  402aaa:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
  402aae:	2101      	movs	r1, #1
  402ab0:	2807      	cmp	r0, #7
  402ab2:	920f      	str	r2, [sp, #60]	; 0x3c
  402ab4:	900e      	str	r0, [sp, #56]	; 0x38
  402ab6:	6023      	str	r3, [r4, #0]
  402ab8:	6061      	str	r1, [r4, #4]
  402aba:	f300 8134 	bgt.w	402d26 <_vfiprintf_r+0x902>
  402abe:	4601      	mov	r1, r0
  402ac0:	3408      	adds	r4, #8
  402ac2:	3001      	adds	r0, #1
  402ac4:	9b05      	ldr	r3, [sp, #20]
  402ac6:	b163      	cbz	r3, 402ae2 <_vfiprintf_r+0x6be>
  402ac8:	3202      	adds	r2, #2
  402aca:	a90c      	add	r1, sp, #48	; 0x30
  402acc:	2302      	movs	r3, #2
  402ace:	2807      	cmp	r0, #7
  402ad0:	920f      	str	r2, [sp, #60]	; 0x3c
  402ad2:	900e      	str	r0, [sp, #56]	; 0x38
  402ad4:	e884 000a 	stmia.w	r4, {r1, r3}
  402ad8:	f300 8134 	bgt.w	402d44 <_vfiprintf_r+0x920>
  402adc:	4601      	mov	r1, r0
  402ade:	3408      	adds	r4, #8
  402ae0:	3001      	adds	r0, #1
  402ae2:	9b06      	ldr	r3, [sp, #24]
  402ae4:	2b80      	cmp	r3, #128	; 0x80
  402ae6:	f000 80d4 	beq.w	402c92 <_vfiprintf_r+0x86e>
  402aea:	ebc9 070c 	rsb	r7, r9, ip
  402aee:	2f00      	cmp	r7, #0
  402af0:	dd2b      	ble.n	402b4a <_vfiprintf_r+0x726>
  402af2:	2f10      	cmp	r7, #16
  402af4:	4daa      	ldr	r5, [pc, #680]	; (402da0 <_vfiprintf_r+0x97c>)
  402af6:	dd1f      	ble.n	402b38 <_vfiprintf_r+0x714>
  402af8:	46a6      	mov	lr, r4
  402afa:	2310      	movs	r3, #16
  402afc:	9c01      	ldr	r4, [sp, #4]
  402afe:	e007      	b.n	402b10 <_vfiprintf_r+0x6ec>
  402b00:	f101 0c02 	add.w	ip, r1, #2
  402b04:	f10e 0e08 	add.w	lr, lr, #8
  402b08:	4601      	mov	r1, r0
  402b0a:	3f10      	subs	r7, #16
  402b0c:	2f10      	cmp	r7, #16
  402b0e:	dd11      	ble.n	402b34 <_vfiprintf_r+0x710>
  402b10:	1c48      	adds	r0, r1, #1
  402b12:	3210      	adds	r2, #16
  402b14:	2807      	cmp	r0, #7
  402b16:	920f      	str	r2, [sp, #60]	; 0x3c
  402b18:	f8ce 5000 	str.w	r5, [lr]
  402b1c:	f8ce 3004 	str.w	r3, [lr, #4]
  402b20:	900e      	str	r0, [sp, #56]	; 0x38
  402b22:	dded      	ble.n	402b00 <_vfiprintf_r+0x6dc>
  402b24:	bb6a      	cbnz	r2, 402b82 <_vfiprintf_r+0x75e>
  402b26:	3f10      	subs	r7, #16
  402b28:	2f10      	cmp	r7, #16
  402b2a:	f04f 0c01 	mov.w	ip, #1
  402b2e:	4611      	mov	r1, r2
  402b30:	46d6      	mov	lr, sl
  402b32:	dced      	bgt.n	402b10 <_vfiprintf_r+0x6ec>
  402b34:	4674      	mov	r4, lr
  402b36:	4660      	mov	r0, ip
  402b38:	443a      	add	r2, r7
  402b3a:	2807      	cmp	r0, #7
  402b3c:	920f      	str	r2, [sp, #60]	; 0x3c
  402b3e:	e884 00a0 	stmia.w	r4, {r5, r7}
  402b42:	900e      	str	r0, [sp, #56]	; 0x38
  402b44:	dc3b      	bgt.n	402bbe <_vfiprintf_r+0x79a>
  402b46:	3408      	adds	r4, #8
  402b48:	3001      	adds	r0, #1
  402b4a:	eb02 0309 	add.w	r3, r2, r9
  402b4e:	9a07      	ldr	r2, [sp, #28]
  402b50:	930f      	str	r3, [sp, #60]	; 0x3c
  402b52:	2807      	cmp	r0, #7
  402b54:	e884 0204 	stmia.w	r4, {r2, r9}
  402b58:	900e      	str	r0, [sp, #56]	; 0x38
  402b5a:	dd3d      	ble.n	402bd8 <_vfiprintf_r+0x7b4>
  402b5c:	2b00      	cmp	r3, #0
  402b5e:	f040 813e 	bne.w	402dde <_vfiprintf_r+0x9ba>
  402b62:	f018 0f04 	tst.w	r8, #4
  402b66:	930e      	str	r3, [sp, #56]	; 0x38
  402b68:	f040 812f 	bne.w	402dca <_vfiprintf_r+0x9a6>
  402b6c:	9b02      	ldr	r3, [sp, #8]
  402b6e:	9a03      	ldr	r2, [sp, #12]
  402b70:	4296      	cmp	r6, r2
  402b72:	bfac      	ite	ge
  402b74:	199b      	addge	r3, r3, r6
  402b76:	189b      	addlt	r3, r3, r2
  402b78:	9302      	str	r3, [sp, #8]
  402b7a:	2300      	movs	r3, #0
  402b7c:	930e      	str	r3, [sp, #56]	; 0x38
  402b7e:	4654      	mov	r4, sl
  402b80:	e482      	b.n	402488 <_vfiprintf_r+0x64>
  402b82:	4620      	mov	r0, r4
  402b84:	9900      	ldr	r1, [sp, #0]
  402b86:	9305      	str	r3, [sp, #20]
  402b88:	aa0d      	add	r2, sp, #52	; 0x34
  402b8a:	f7ff fc0f 	bl	4023ac <__sprint_r.part.0>
  402b8e:	b968      	cbnz	r0, 402bac <_vfiprintf_r+0x788>
  402b90:	990e      	ldr	r1, [sp, #56]	; 0x38
  402b92:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402b94:	9b05      	ldr	r3, [sp, #20]
  402b96:	f101 0c01 	add.w	ip, r1, #1
  402b9a:	46d6      	mov	lr, sl
  402b9c:	e7b5      	b.n	402b0a <_vfiprintf_r+0x6e6>
  402b9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402ba0:	b123      	cbz	r3, 402bac <_vfiprintf_r+0x788>
  402ba2:	9801      	ldr	r0, [sp, #4]
  402ba4:	9900      	ldr	r1, [sp, #0]
  402ba6:	aa0d      	add	r2, sp, #52	; 0x34
  402ba8:	f7ff fc00 	bl	4023ac <__sprint_r.part.0>
  402bac:	9b00      	ldr	r3, [sp, #0]
  402bae:	899b      	ldrh	r3, [r3, #12]
  402bb0:	065b      	lsls	r3, r3, #25
  402bb2:	f53f ad22 	bmi.w	4025fa <_vfiprintf_r+0x1d6>
  402bb6:	9802      	ldr	r0, [sp, #8]
  402bb8:	b02b      	add	sp, #172	; 0xac
  402bba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402bbe:	2a00      	cmp	r2, #0
  402bc0:	f040 8191 	bne.w	402ee6 <_vfiprintf_r+0xac2>
  402bc4:	2201      	movs	r2, #1
  402bc6:	9907      	ldr	r1, [sp, #28]
  402bc8:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
  402bcc:	464b      	mov	r3, r9
  402bce:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  402bd2:	911a      	str	r1, [sp, #104]	; 0x68
  402bd4:	920e      	str	r2, [sp, #56]	; 0x38
  402bd6:	4654      	mov	r4, sl
  402bd8:	f104 0208 	add.w	r2, r4, #8
  402bdc:	f018 0f04 	tst.w	r8, #4
  402be0:	d039      	beq.n	402c56 <_vfiprintf_r+0x832>
  402be2:	9903      	ldr	r1, [sp, #12]
  402be4:	1b8d      	subs	r5, r1, r6
  402be6:	2d00      	cmp	r5, #0
  402be8:	dd35      	ble.n	402c56 <_vfiprintf_r+0x832>
  402bea:	2d10      	cmp	r5, #16
  402bec:	f340 8202 	ble.w	402ff4 <_vfiprintf_r+0xbd0>
  402bf0:	980e      	ldr	r0, [sp, #56]	; 0x38
  402bf2:	4f6c      	ldr	r7, [pc, #432]	; (402da4 <_vfiprintf_r+0x980>)
  402bf4:	f8dd 8004 	ldr.w	r8, [sp, #4]
  402bf8:	f8dd 9000 	ldr.w	r9, [sp]
  402bfc:	2410      	movs	r4, #16
  402bfe:	e006      	b.n	402c0e <_vfiprintf_r+0x7ea>
  402c00:	f100 0e02 	add.w	lr, r0, #2
  402c04:	3208      	adds	r2, #8
  402c06:	4608      	mov	r0, r1
  402c08:	3d10      	subs	r5, #16
  402c0a:	2d10      	cmp	r5, #16
  402c0c:	dd10      	ble.n	402c30 <_vfiprintf_r+0x80c>
  402c0e:	1c41      	adds	r1, r0, #1
  402c10:	3310      	adds	r3, #16
  402c12:	2907      	cmp	r1, #7
  402c14:	930f      	str	r3, [sp, #60]	; 0x3c
  402c16:	6017      	str	r7, [r2, #0]
  402c18:	6054      	str	r4, [r2, #4]
  402c1a:	910e      	str	r1, [sp, #56]	; 0x38
  402c1c:	ddf0      	ble.n	402c00 <_vfiprintf_r+0x7dc>
  402c1e:	2b00      	cmp	r3, #0
  402c20:	d12a      	bne.n	402c78 <_vfiprintf_r+0x854>
  402c22:	3d10      	subs	r5, #16
  402c24:	2d10      	cmp	r5, #16
  402c26:	f04f 0e01 	mov.w	lr, #1
  402c2a:	4618      	mov	r0, r3
  402c2c:	4652      	mov	r2, sl
  402c2e:	dcee      	bgt.n	402c0e <_vfiprintf_r+0x7ea>
  402c30:	442b      	add	r3, r5
  402c32:	f1be 0f07 	cmp.w	lr, #7
  402c36:	930f      	str	r3, [sp, #60]	; 0x3c
  402c38:	6017      	str	r7, [r2, #0]
  402c3a:	6055      	str	r5, [r2, #4]
  402c3c:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402c40:	dd09      	ble.n	402c56 <_vfiprintf_r+0x832>
  402c42:	2b00      	cmp	r3, #0
  402c44:	d092      	beq.n	402b6c <_vfiprintf_r+0x748>
  402c46:	9801      	ldr	r0, [sp, #4]
  402c48:	9900      	ldr	r1, [sp, #0]
  402c4a:	aa0d      	add	r2, sp, #52	; 0x34
  402c4c:	f7ff fbae 	bl	4023ac <__sprint_r.part.0>
  402c50:	2800      	cmp	r0, #0
  402c52:	d1ab      	bne.n	402bac <_vfiprintf_r+0x788>
  402c54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402c56:	9a02      	ldr	r2, [sp, #8]
  402c58:	9903      	ldr	r1, [sp, #12]
  402c5a:	428e      	cmp	r6, r1
  402c5c:	bfac      	ite	ge
  402c5e:	1992      	addge	r2, r2, r6
  402c60:	1852      	addlt	r2, r2, r1
  402c62:	9202      	str	r2, [sp, #8]
  402c64:	2b00      	cmp	r3, #0
  402c66:	d088      	beq.n	402b7a <_vfiprintf_r+0x756>
  402c68:	9801      	ldr	r0, [sp, #4]
  402c6a:	9900      	ldr	r1, [sp, #0]
  402c6c:	aa0d      	add	r2, sp, #52	; 0x34
  402c6e:	f7ff fb9d 	bl	4023ac <__sprint_r.part.0>
  402c72:	2800      	cmp	r0, #0
  402c74:	d081      	beq.n	402b7a <_vfiprintf_r+0x756>
  402c76:	e799      	b.n	402bac <_vfiprintf_r+0x788>
  402c78:	4640      	mov	r0, r8
  402c7a:	4649      	mov	r1, r9
  402c7c:	aa0d      	add	r2, sp, #52	; 0x34
  402c7e:	f7ff fb95 	bl	4023ac <__sprint_r.part.0>
  402c82:	2800      	cmp	r0, #0
  402c84:	d192      	bne.n	402bac <_vfiprintf_r+0x788>
  402c86:	980e      	ldr	r0, [sp, #56]	; 0x38
  402c88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402c8a:	f100 0e01 	add.w	lr, r0, #1
  402c8e:	4652      	mov	r2, sl
  402c90:	e7ba      	b.n	402c08 <_vfiprintf_r+0x7e4>
  402c92:	9b03      	ldr	r3, [sp, #12]
  402c94:	1b9f      	subs	r7, r3, r6
  402c96:	2f00      	cmp	r7, #0
  402c98:	f77f af27 	ble.w	402aea <_vfiprintf_r+0x6c6>
  402c9c:	2f10      	cmp	r7, #16
  402c9e:	4d40      	ldr	r5, [pc, #256]	; (402da0 <_vfiprintf_r+0x97c>)
  402ca0:	f340 81b4 	ble.w	40300c <_vfiprintf_r+0xbe8>
  402ca4:	4620      	mov	r0, r4
  402ca6:	2310      	movs	r3, #16
  402ca8:	4664      	mov	r4, ip
  402caa:	4684      	mov	ip, r0
  402cac:	e007      	b.n	402cbe <_vfiprintf_r+0x89a>
  402cae:	f101 0e02 	add.w	lr, r1, #2
  402cb2:	f10c 0c08 	add.w	ip, ip, #8
  402cb6:	4601      	mov	r1, r0
  402cb8:	3f10      	subs	r7, #16
  402cba:	2f10      	cmp	r7, #16
  402cbc:	dd11      	ble.n	402ce2 <_vfiprintf_r+0x8be>
  402cbe:	1c48      	adds	r0, r1, #1
  402cc0:	3210      	adds	r2, #16
  402cc2:	2807      	cmp	r0, #7
  402cc4:	920f      	str	r2, [sp, #60]	; 0x3c
  402cc6:	f8cc 5000 	str.w	r5, [ip]
  402cca:	f8cc 3004 	str.w	r3, [ip, #4]
  402cce:	900e      	str	r0, [sp, #56]	; 0x38
  402cd0:	dded      	ble.n	402cae <_vfiprintf_r+0x88a>
  402cd2:	b9c2      	cbnz	r2, 402d06 <_vfiprintf_r+0x8e2>
  402cd4:	3f10      	subs	r7, #16
  402cd6:	2f10      	cmp	r7, #16
  402cd8:	f04f 0e01 	mov.w	lr, #1
  402cdc:	4611      	mov	r1, r2
  402cde:	46d4      	mov	ip, sl
  402ce0:	dced      	bgt.n	402cbe <_vfiprintf_r+0x89a>
  402ce2:	4663      	mov	r3, ip
  402ce4:	46a4      	mov	ip, r4
  402ce6:	461c      	mov	r4, r3
  402ce8:	443a      	add	r2, r7
  402cea:	f1be 0f07 	cmp.w	lr, #7
  402cee:	920f      	str	r2, [sp, #60]	; 0x3c
  402cf0:	e884 00a0 	stmia.w	r4, {r5, r7}
  402cf4:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402cf8:	f300 80ef 	bgt.w	402eda <_vfiprintf_r+0xab6>
  402cfc:	3408      	adds	r4, #8
  402cfe:	f10e 0001 	add.w	r0, lr, #1
  402d02:	4671      	mov	r1, lr
  402d04:	e6f1      	b.n	402aea <_vfiprintf_r+0x6c6>
  402d06:	9801      	ldr	r0, [sp, #4]
  402d08:	9900      	ldr	r1, [sp, #0]
  402d0a:	9305      	str	r3, [sp, #20]
  402d0c:	aa0d      	add	r2, sp, #52	; 0x34
  402d0e:	f7ff fb4d 	bl	4023ac <__sprint_r.part.0>
  402d12:	2800      	cmp	r0, #0
  402d14:	f47f af4a 	bne.w	402bac <_vfiprintf_r+0x788>
  402d18:	990e      	ldr	r1, [sp, #56]	; 0x38
  402d1a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d1c:	9b05      	ldr	r3, [sp, #20]
  402d1e:	f101 0e01 	add.w	lr, r1, #1
  402d22:	46d4      	mov	ip, sl
  402d24:	e7c8      	b.n	402cb8 <_vfiprintf_r+0x894>
  402d26:	2a00      	cmp	r2, #0
  402d28:	f040 80c6 	bne.w	402eb8 <_vfiprintf_r+0xa94>
  402d2c:	9b05      	ldr	r3, [sp, #20]
  402d2e:	2b00      	cmp	r3, #0
  402d30:	f000 8086 	beq.w	402e40 <_vfiprintf_r+0xa1c>
  402d34:	aa0c      	add	r2, sp, #48	; 0x30
  402d36:	2302      	movs	r3, #2
  402d38:	921a      	str	r2, [sp, #104]	; 0x68
  402d3a:	4608      	mov	r0, r1
  402d3c:	931b      	str	r3, [sp, #108]	; 0x6c
  402d3e:	461a      	mov	r2, r3
  402d40:	4654      	mov	r4, sl
  402d42:	e6cb      	b.n	402adc <_vfiprintf_r+0x6b8>
  402d44:	2a00      	cmp	r2, #0
  402d46:	f040 80a6 	bne.w	402e96 <_vfiprintf_r+0xa72>
  402d4a:	2001      	movs	r0, #1
  402d4c:	4611      	mov	r1, r2
  402d4e:	4654      	mov	r4, sl
  402d50:	e6c7      	b.n	402ae2 <_vfiprintf_r+0x6be>
  402d52:	bb03      	cbnz	r3, 402d96 <_vfiprintf_r+0x972>
  402d54:	f018 0f01 	tst.w	r8, #1
  402d58:	d01d      	beq.n	402d96 <_vfiprintf_r+0x972>
  402d5a:	ab2a      	add	r3, sp, #168	; 0xa8
  402d5c:	2230      	movs	r2, #48	; 0x30
  402d5e:	f803 2d41 	strb.w	r2, [r3, #-65]!
  402d62:	ebc3 090a 	rsb	r9, r3, sl
  402d66:	9307      	str	r3, [sp, #28]
  402d68:	e48e      	b.n	402688 <_vfiprintf_r+0x264>
  402d6a:	9809      	ldr	r0, [sp, #36]	; 0x24
  402d6c:	46d1      	mov	r9, sl
  402d6e:	0933      	lsrs	r3, r6, #4
  402d70:	f006 010f 	and.w	r1, r6, #15
  402d74:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  402d78:	093a      	lsrs	r2, r7, #4
  402d7a:	461e      	mov	r6, r3
  402d7c:	4617      	mov	r7, r2
  402d7e:	5c43      	ldrb	r3, [r0, r1]
  402d80:	f809 3d01 	strb.w	r3, [r9, #-1]!
  402d84:	ea56 0307 	orrs.w	r3, r6, r7
  402d88:	d1f1      	bne.n	402d6e <_vfiprintf_r+0x94a>
  402d8a:	464b      	mov	r3, r9
  402d8c:	f8cd 901c 	str.w	r9, [sp, #28]
  402d90:	ebc3 090a 	rsb	r9, r3, sl
  402d94:	e478      	b.n	402688 <_vfiprintf_r+0x264>
  402d96:	f8cd a01c 	str.w	sl, [sp, #28]
  402d9a:	e475      	b.n	402688 <_vfiprintf_r+0x264>
  402d9c:	2302      	movs	r3, #2
  402d9e:	e444      	b.n	40262a <_vfiprintf_r+0x206>
  402da0:	004051bc 	.word	0x004051bc
  402da4:	004051fc 	.word	0x004051fc
  402da8:	2a00      	cmp	r2, #0
  402daa:	f040 80d7 	bne.w	402f5c <_vfiprintf_r+0xb38>
  402dae:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  402db2:	2b00      	cmp	r3, #0
  402db4:	f000 80ae 	beq.w	402f14 <_vfiprintf_r+0xaf0>
  402db8:	2301      	movs	r3, #1
  402dba:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  402dbe:	4618      	mov	r0, r3
  402dc0:	931b      	str	r3, [sp, #108]	; 0x6c
  402dc2:	461a      	mov	r2, r3
  402dc4:	911a      	str	r1, [sp, #104]	; 0x68
  402dc6:	4654      	mov	r4, sl
  402dc8:	e679      	b.n	402abe <_vfiprintf_r+0x69a>
  402dca:	9a03      	ldr	r2, [sp, #12]
  402dcc:	1b95      	subs	r5, r2, r6
  402dce:	2d00      	cmp	r5, #0
  402dd0:	4652      	mov	r2, sl
  402dd2:	f73f af0a 	bgt.w	402bea <_vfiprintf_r+0x7c6>
  402dd6:	e6c9      	b.n	402b6c <_vfiprintf_r+0x748>
  402dd8:	465d      	mov	r5, fp
  402dda:	f7ff bb7c 	b.w	4024d6 <_vfiprintf_r+0xb2>
  402dde:	9801      	ldr	r0, [sp, #4]
  402de0:	9900      	ldr	r1, [sp, #0]
  402de2:	aa0d      	add	r2, sp, #52	; 0x34
  402de4:	f7ff fae2 	bl	4023ac <__sprint_r.part.0>
  402de8:	2800      	cmp	r0, #0
  402dea:	f47f aedf 	bne.w	402bac <_vfiprintf_r+0x788>
  402dee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402df0:	4652      	mov	r2, sl
  402df2:	e6f3      	b.n	402bdc <_vfiprintf_r+0x7b8>
  402df4:	9904      	ldr	r1, [sp, #16]
  402df6:	460a      	mov	r2, r1
  402df8:	3204      	adds	r2, #4
  402dfa:	680e      	ldr	r6, [r1, #0]
  402dfc:	9204      	str	r2, [sp, #16]
  402dfe:	2700      	movs	r7, #0
  402e00:	e413      	b.n	40262a <_vfiprintf_r+0x206>
  402e02:	3204      	adds	r2, #4
  402e04:	681e      	ldr	r6, [r3, #0]
  402e06:	9204      	str	r2, [sp, #16]
  402e08:	2301      	movs	r3, #1
  402e0a:	2700      	movs	r7, #0
  402e0c:	e40d      	b.n	40262a <_vfiprintf_r+0x206>
  402e0e:	6816      	ldr	r6, [r2, #0]
  402e10:	3204      	adds	r2, #4
  402e12:	9204      	str	r2, [sp, #16]
  402e14:	2700      	movs	r7, #0
  402e16:	e52d      	b.n	402874 <_vfiprintf_r+0x450>
  402e18:	9a04      	ldr	r2, [sp, #16]
  402e1a:	6816      	ldr	r6, [r2, #0]
  402e1c:	4613      	mov	r3, r2
  402e1e:	3304      	adds	r3, #4
  402e20:	17f7      	asrs	r7, r6, #31
  402e22:	9304      	str	r3, [sp, #16]
  402e24:	4632      	mov	r2, r6
  402e26:	463b      	mov	r3, r7
  402e28:	e4bf      	b.n	4027aa <_vfiprintf_r+0x386>
  402e2a:	9801      	ldr	r0, [sp, #4]
  402e2c:	9900      	ldr	r1, [sp, #0]
  402e2e:	aa0d      	add	r2, sp, #52	; 0x34
  402e30:	f7ff fabc 	bl	4023ac <__sprint_r.part.0>
  402e34:	2800      	cmp	r0, #0
  402e36:	f47f aeb9 	bne.w	402bac <_vfiprintf_r+0x788>
  402e3a:	4654      	mov	r4, sl
  402e3c:	f7ff bbbe 	b.w	4025bc <_vfiprintf_r+0x198>
  402e40:	4608      	mov	r0, r1
  402e42:	4654      	mov	r4, sl
  402e44:	4611      	mov	r1, r2
  402e46:	e64c      	b.n	402ae2 <_vfiprintf_r+0x6be>
  402e48:	46d1      	mov	r9, sl
  402e4a:	f8cd c014 	str.w	ip, [sp, #20]
  402e4e:	4630      	mov	r0, r6
  402e50:	4639      	mov	r1, r7
  402e52:	220a      	movs	r2, #10
  402e54:	2300      	movs	r3, #0
  402e56:	f001 fe7d 	bl	404b54 <__aeabi_uldivmod>
  402e5a:	3230      	adds	r2, #48	; 0x30
  402e5c:	4630      	mov	r0, r6
  402e5e:	4639      	mov	r1, r7
  402e60:	f809 2d01 	strb.w	r2, [r9, #-1]!
  402e64:	2300      	movs	r3, #0
  402e66:	220a      	movs	r2, #10
  402e68:	f001 fe74 	bl	404b54 <__aeabi_uldivmod>
  402e6c:	4606      	mov	r6, r0
  402e6e:	460f      	mov	r7, r1
  402e70:	ea56 0307 	orrs.w	r3, r6, r7
  402e74:	d1eb      	bne.n	402e4e <_vfiprintf_r+0xa2a>
  402e76:	f8dd c014 	ldr.w	ip, [sp, #20]
  402e7a:	e786      	b.n	402d8a <_vfiprintf_r+0x966>
  402e7c:	2b30      	cmp	r3, #48	; 0x30
  402e7e:	9b07      	ldr	r3, [sp, #28]
  402e80:	d086      	beq.n	402d90 <_vfiprintf_r+0x96c>
  402e82:	3b01      	subs	r3, #1
  402e84:	461a      	mov	r2, r3
  402e86:	9307      	str	r3, [sp, #28]
  402e88:	2330      	movs	r3, #48	; 0x30
  402e8a:	ebc2 090a 	rsb	r9, r2, sl
  402e8e:	f801 3c01 	strb.w	r3, [r1, #-1]
  402e92:	f7ff bbf9 	b.w	402688 <_vfiprintf_r+0x264>
  402e96:	9801      	ldr	r0, [sp, #4]
  402e98:	9900      	ldr	r1, [sp, #0]
  402e9a:	f8cd c014 	str.w	ip, [sp, #20]
  402e9e:	aa0d      	add	r2, sp, #52	; 0x34
  402ea0:	f7ff fa84 	bl	4023ac <__sprint_r.part.0>
  402ea4:	2800      	cmp	r0, #0
  402ea6:	f47f ae81 	bne.w	402bac <_vfiprintf_r+0x788>
  402eaa:	990e      	ldr	r1, [sp, #56]	; 0x38
  402eac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402eae:	f8dd c014 	ldr.w	ip, [sp, #20]
  402eb2:	1c48      	adds	r0, r1, #1
  402eb4:	4654      	mov	r4, sl
  402eb6:	e614      	b.n	402ae2 <_vfiprintf_r+0x6be>
  402eb8:	9801      	ldr	r0, [sp, #4]
  402eba:	9900      	ldr	r1, [sp, #0]
  402ebc:	f8cd c020 	str.w	ip, [sp, #32]
  402ec0:	aa0d      	add	r2, sp, #52	; 0x34
  402ec2:	f7ff fa73 	bl	4023ac <__sprint_r.part.0>
  402ec6:	2800      	cmp	r0, #0
  402ec8:	f47f ae70 	bne.w	402bac <_vfiprintf_r+0x788>
  402ecc:	990e      	ldr	r1, [sp, #56]	; 0x38
  402ece:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402ed0:	f8dd c020 	ldr.w	ip, [sp, #32]
  402ed4:	1c48      	adds	r0, r1, #1
  402ed6:	4654      	mov	r4, sl
  402ed8:	e5f4      	b.n	402ac4 <_vfiprintf_r+0x6a0>
  402eda:	2a00      	cmp	r2, #0
  402edc:	d167      	bne.n	402fae <_vfiprintf_r+0xb8a>
  402ede:	2001      	movs	r0, #1
  402ee0:	4611      	mov	r1, r2
  402ee2:	4654      	mov	r4, sl
  402ee4:	e601      	b.n	402aea <_vfiprintf_r+0x6c6>
  402ee6:	9801      	ldr	r0, [sp, #4]
  402ee8:	9900      	ldr	r1, [sp, #0]
  402eea:	aa0d      	add	r2, sp, #52	; 0x34
  402eec:	f7ff fa5e 	bl	4023ac <__sprint_r.part.0>
  402ef0:	2800      	cmp	r0, #0
  402ef2:	f47f ae5b 	bne.w	402bac <_vfiprintf_r+0x788>
  402ef6:	980e      	ldr	r0, [sp, #56]	; 0x38
  402ef8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402efa:	3001      	adds	r0, #1
  402efc:	4654      	mov	r4, sl
  402efe:	e624      	b.n	402b4a <_vfiprintf_r+0x726>
  402f00:	252d      	movs	r5, #45	; 0x2d
  402f02:	4276      	negs	r6, r6
  402f04:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  402f08:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
  402f0c:	46e1      	mov	r9, ip
  402f0e:	2301      	movs	r3, #1
  402f10:	f7ff bb91 	b.w	402636 <_vfiprintf_r+0x212>
  402f14:	9b05      	ldr	r3, [sp, #20]
  402f16:	4611      	mov	r1, r2
  402f18:	2001      	movs	r0, #1
  402f1a:	4654      	mov	r4, sl
  402f1c:	2b00      	cmp	r3, #0
  402f1e:	f43f ade4 	beq.w	402aea <_vfiprintf_r+0x6c6>
  402f22:	aa0c      	add	r2, sp, #48	; 0x30
  402f24:	2302      	movs	r3, #2
  402f26:	e88a 000c 	stmia.w	sl, {r2, r3}
  402f2a:	461a      	mov	r2, r3
  402f2c:	e5d6      	b.n	402adc <_vfiprintf_r+0x6b8>
  402f2e:	f018 0f10 	tst.w	r8, #16
  402f32:	d10b      	bne.n	402f4c <_vfiprintf_r+0xb28>
  402f34:	f018 0f40 	tst.w	r8, #64	; 0x40
  402f38:	d008      	beq.n	402f4c <_vfiprintf_r+0xb28>
  402f3a:	9a04      	ldr	r2, [sp, #16]
  402f3c:	6813      	ldr	r3, [r2, #0]
  402f3e:	3204      	adds	r2, #4
  402f40:	9204      	str	r2, [sp, #16]
  402f42:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  402f46:	801a      	strh	r2, [r3, #0]
  402f48:	f7ff ba9e 	b.w	402488 <_vfiprintf_r+0x64>
  402f4c:	9a04      	ldr	r2, [sp, #16]
  402f4e:	6813      	ldr	r3, [r2, #0]
  402f50:	3204      	adds	r2, #4
  402f52:	9204      	str	r2, [sp, #16]
  402f54:	9a02      	ldr	r2, [sp, #8]
  402f56:	601a      	str	r2, [r3, #0]
  402f58:	f7ff ba96 	b.w	402488 <_vfiprintf_r+0x64>
  402f5c:	9801      	ldr	r0, [sp, #4]
  402f5e:	9900      	ldr	r1, [sp, #0]
  402f60:	f8cd c020 	str.w	ip, [sp, #32]
  402f64:	aa0d      	add	r2, sp, #52	; 0x34
  402f66:	f7ff fa21 	bl	4023ac <__sprint_r.part.0>
  402f6a:	2800      	cmp	r0, #0
  402f6c:	f47f ae1e 	bne.w	402bac <_vfiprintf_r+0x788>
  402f70:	990e      	ldr	r1, [sp, #56]	; 0x38
  402f72:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f74:	f8dd c020 	ldr.w	ip, [sp, #32]
  402f78:	1c48      	adds	r0, r1, #1
  402f7a:	4654      	mov	r4, sl
  402f7c:	e591      	b.n	402aa2 <_vfiprintf_r+0x67e>
  402f7e:	f048 0820 	orr.w	r8, r8, #32
  402f82:	f10b 0001 	add.w	r0, fp, #1
  402f86:	f89b 3001 	ldrb.w	r3, [fp, #1]
  402f8a:	f7ff bab4 	b.w	4024f6 <_vfiprintf_r+0xd2>
  402f8e:	426d      	negs	r5, r5
  402f90:	9304      	str	r3, [sp, #16]
  402f92:	4658      	mov	r0, fp
  402f94:	f7ff bbc6 	b.w	402724 <_vfiprintf_r+0x300>
  402f98:	9807      	ldr	r0, [sp, #28]
  402f9a:	9604      	str	r6, [sp, #16]
  402f9c:	f7ff f93e 	bl	40221c <strlen>
  402fa0:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  402fa4:	4681      	mov	r9, r0
  402fa6:	f04f 0c00 	mov.w	ip, #0
  402faa:	f7ff bb6d 	b.w	402688 <_vfiprintf_r+0x264>
  402fae:	9801      	ldr	r0, [sp, #4]
  402fb0:	9900      	ldr	r1, [sp, #0]
  402fb2:	f8cd c014 	str.w	ip, [sp, #20]
  402fb6:	aa0d      	add	r2, sp, #52	; 0x34
  402fb8:	f7ff f9f8 	bl	4023ac <__sprint_r.part.0>
  402fbc:	2800      	cmp	r0, #0
  402fbe:	f47f adf5 	bne.w	402bac <_vfiprintf_r+0x788>
  402fc2:	990e      	ldr	r1, [sp, #56]	; 0x38
  402fc4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402fc6:	f8dd c014 	ldr.w	ip, [sp, #20]
  402fca:	1c48      	adds	r0, r1, #1
  402fcc:	4654      	mov	r4, sl
  402fce:	e58c      	b.n	402aea <_vfiprintf_r+0x6c6>
  402fd0:	990e      	ldr	r1, [sp, #56]	; 0x38
  402fd2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402fd4:	4f15      	ldr	r7, [pc, #84]	; (40302c <_vfiprintf_r+0xc08>)
  402fd6:	3101      	adds	r1, #1
  402fd8:	f7ff bb98 	b.w	40270c <_vfiprintf_r+0x2e8>
  402fdc:	f1bc 0f06 	cmp.w	ip, #6
  402fe0:	bf28      	it	cs
  402fe2:	f04f 0c06 	movcs.w	ip, #6
  402fe6:	4b12      	ldr	r3, [pc, #72]	; (403030 <_vfiprintf_r+0xc0c>)
  402fe8:	9604      	str	r6, [sp, #16]
  402fea:	46e1      	mov	r9, ip
  402fec:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
  402ff0:	9307      	str	r3, [sp, #28]
  402ff2:	e460      	b.n	4028b6 <_vfiprintf_r+0x492>
  402ff4:	990e      	ldr	r1, [sp, #56]	; 0x38
  402ff6:	4f0d      	ldr	r7, [pc, #52]	; (40302c <_vfiprintf_r+0xc08>)
  402ff8:	f101 0e01 	add.w	lr, r1, #1
  402ffc:	e618      	b.n	402c30 <_vfiprintf_r+0x80c>
  402ffe:	46e1      	mov	r9, ip
  403000:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  403004:	9604      	str	r6, [sp, #16]
  403006:	4684      	mov	ip, r0
  403008:	f7ff bb3e 	b.w	402688 <_vfiprintf_r+0x264>
  40300c:	4686      	mov	lr, r0
  40300e:	e66b      	b.n	402ce8 <_vfiprintf_r+0x8c4>
  403010:	9a04      	ldr	r2, [sp, #16]
  403012:	f89b 3001 	ldrb.w	r3, [fp, #1]
  403016:	6816      	ldr	r6, [r2, #0]
  403018:	3204      	adds	r2, #4
  40301a:	2e00      	cmp	r6, #0
  40301c:	9204      	str	r2, [sp, #16]
  40301e:	f6bf aa6a 	bge.w	4024f6 <_vfiprintf_r+0xd2>
  403022:	f04f 36ff 	mov.w	r6, #4294967295
  403026:	f7ff ba66 	b.w	4024f6 <_vfiprintf_r+0xd2>
  40302a:	bf00      	nop
  40302c:	004051fc 	.word	0x004051fc
  403030:	004051f4 	.word	0x004051f4

00403034 <__sbprintf>:
  403034:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
  403038:	460c      	mov	r4, r1
  40303a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40303e:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  403042:	69e7      	ldr	r7, [r4, #28]
  403044:	6e49      	ldr	r1, [r1, #100]	; 0x64
  403046:	f8b4 900e 	ldrh.w	r9, [r4, #14]
  40304a:	9119      	str	r1, [sp, #100]	; 0x64
  40304c:	ad1a      	add	r5, sp, #104	; 0x68
  40304e:	f44f 6680 	mov.w	r6, #1024	; 0x400
  403052:	f02e 0e02 	bic.w	lr, lr, #2
  403056:	f04f 0c00 	mov.w	ip, #0
  40305a:	9707      	str	r7, [sp, #28]
  40305c:	4669      	mov	r1, sp
  40305e:	6a67      	ldr	r7, [r4, #36]	; 0x24
  403060:	9500      	str	r5, [sp, #0]
  403062:	9504      	str	r5, [sp, #16]
  403064:	9602      	str	r6, [sp, #8]
  403066:	9605      	str	r6, [sp, #20]
  403068:	f8ad e00c 	strh.w	lr, [sp, #12]
  40306c:	f8ad 900e 	strh.w	r9, [sp, #14]
  403070:	9709      	str	r7, [sp, #36]	; 0x24
  403072:	f8cd c018 	str.w	ip, [sp, #24]
  403076:	4606      	mov	r6, r0
  403078:	f7ff f9d4 	bl	402424 <_vfiprintf_r>
  40307c:	1e05      	subs	r5, r0, #0
  40307e:	db07      	blt.n	403090 <__sbprintf+0x5c>
  403080:	4630      	mov	r0, r6
  403082:	4669      	mov	r1, sp
  403084:	f000 f92e 	bl	4032e4 <_fflush_r>
  403088:	2800      	cmp	r0, #0
  40308a:	bf18      	it	ne
  40308c:	f04f 35ff 	movne.w	r5, #4294967295
  403090:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403094:	065b      	lsls	r3, r3, #25
  403096:	d503      	bpl.n	4030a0 <__sbprintf+0x6c>
  403098:	89a3      	ldrh	r3, [r4, #12]
  40309a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40309e:	81a3      	strh	r3, [r4, #12]
  4030a0:	4628      	mov	r0, r5
  4030a2:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4030a6:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  4030aa:	bf00      	nop

004030ac <__swsetup_r>:
  4030ac:	b538      	push	{r3, r4, r5, lr}
  4030ae:	4b2f      	ldr	r3, [pc, #188]	; (40316c <__swsetup_r+0xc0>)
  4030b0:	681b      	ldr	r3, [r3, #0]
  4030b2:	4605      	mov	r5, r0
  4030b4:	460c      	mov	r4, r1
  4030b6:	b113      	cbz	r3, 4030be <__swsetup_r+0x12>
  4030b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4030ba:	2a00      	cmp	r2, #0
  4030bc:	d036      	beq.n	40312c <__swsetup_r+0x80>
  4030be:	89a2      	ldrh	r2, [r4, #12]
  4030c0:	b293      	uxth	r3, r2
  4030c2:	0718      	lsls	r0, r3, #28
  4030c4:	d50c      	bpl.n	4030e0 <__swsetup_r+0x34>
  4030c6:	6920      	ldr	r0, [r4, #16]
  4030c8:	b1a8      	cbz	r0, 4030f6 <__swsetup_r+0x4a>
  4030ca:	f013 0201 	ands.w	r2, r3, #1
  4030ce:	d01e      	beq.n	40310e <__swsetup_r+0x62>
  4030d0:	6963      	ldr	r3, [r4, #20]
  4030d2:	2200      	movs	r2, #0
  4030d4:	425b      	negs	r3, r3
  4030d6:	61a3      	str	r3, [r4, #24]
  4030d8:	60a2      	str	r2, [r4, #8]
  4030da:	b1f0      	cbz	r0, 40311a <__swsetup_r+0x6e>
  4030dc:	2000      	movs	r0, #0
  4030de:	bd38      	pop	{r3, r4, r5, pc}
  4030e0:	06d9      	lsls	r1, r3, #27
  4030e2:	d53b      	bpl.n	40315c <__swsetup_r+0xb0>
  4030e4:	0758      	lsls	r0, r3, #29
  4030e6:	d425      	bmi.n	403134 <__swsetup_r+0x88>
  4030e8:	6920      	ldr	r0, [r4, #16]
  4030ea:	f042 0308 	orr.w	r3, r2, #8
  4030ee:	81a3      	strh	r3, [r4, #12]
  4030f0:	b29b      	uxth	r3, r3
  4030f2:	2800      	cmp	r0, #0
  4030f4:	d1e9      	bne.n	4030ca <__swsetup_r+0x1e>
  4030f6:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4030fa:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4030fe:	d0e4      	beq.n	4030ca <__swsetup_r+0x1e>
  403100:	4628      	mov	r0, r5
  403102:	4621      	mov	r1, r4
  403104:	f000 fcf2 	bl	403aec <__smakebuf_r>
  403108:	89a3      	ldrh	r3, [r4, #12]
  40310a:	6920      	ldr	r0, [r4, #16]
  40310c:	e7dd      	b.n	4030ca <__swsetup_r+0x1e>
  40310e:	0799      	lsls	r1, r3, #30
  403110:	bf58      	it	pl
  403112:	6962      	ldrpl	r2, [r4, #20]
  403114:	60a2      	str	r2, [r4, #8]
  403116:	2800      	cmp	r0, #0
  403118:	d1e0      	bne.n	4030dc <__swsetup_r+0x30>
  40311a:	89a3      	ldrh	r3, [r4, #12]
  40311c:	061a      	lsls	r2, r3, #24
  40311e:	d5de      	bpl.n	4030de <__swsetup_r+0x32>
  403120:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403124:	81a3      	strh	r3, [r4, #12]
  403126:	f04f 30ff 	mov.w	r0, #4294967295
  40312a:	bd38      	pop	{r3, r4, r5, pc}
  40312c:	4618      	mov	r0, r3
  40312e:	f000 f96d 	bl	40340c <__sinit>
  403132:	e7c4      	b.n	4030be <__swsetup_r+0x12>
  403134:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403136:	b149      	cbz	r1, 40314c <__swsetup_r+0xa0>
  403138:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40313c:	4299      	cmp	r1, r3
  40313e:	d003      	beq.n	403148 <__swsetup_r+0x9c>
  403140:	4628      	mov	r0, r5
  403142:	f000 fa3b 	bl	4035bc <_free_r>
  403146:	89a2      	ldrh	r2, [r4, #12]
  403148:	2300      	movs	r3, #0
  40314a:	6323      	str	r3, [r4, #48]	; 0x30
  40314c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403150:	2300      	movs	r3, #0
  403152:	6920      	ldr	r0, [r4, #16]
  403154:	6063      	str	r3, [r4, #4]
  403156:	b292      	uxth	r2, r2
  403158:	6020      	str	r0, [r4, #0]
  40315a:	e7c6      	b.n	4030ea <__swsetup_r+0x3e>
  40315c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403160:	2309      	movs	r3, #9
  403162:	602b      	str	r3, [r5, #0]
  403164:	f04f 30ff 	mov.w	r0, #4294967295
  403168:	81a2      	strh	r2, [r4, #12]
  40316a:	bd38      	pop	{r3, r4, r5, pc}
  40316c:	20000430 	.word	0x20000430

00403170 <register_fini>:
  403170:	4b02      	ldr	r3, [pc, #8]	; (40317c <register_fini+0xc>)
  403172:	b113      	cbz	r3, 40317a <register_fini+0xa>
  403174:	4802      	ldr	r0, [pc, #8]	; (403180 <register_fini+0x10>)
  403176:	f000 b805 	b.w	403184 <atexit>
  40317a:	4770      	bx	lr
  40317c:	00000000 	.word	0x00000000
  403180:	00403421 	.word	0x00403421

00403184 <atexit>:
  403184:	4601      	mov	r1, r0
  403186:	2000      	movs	r0, #0
  403188:	4602      	mov	r2, r0
  40318a:	4603      	mov	r3, r0
  40318c:	f001 bbee 	b.w	40496c <__register_exitproc>

00403190 <__sflush_r>:
  403190:	898b      	ldrh	r3, [r1, #12]
  403192:	b29a      	uxth	r2, r3
  403194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403198:	460d      	mov	r5, r1
  40319a:	0711      	lsls	r1, r2, #28
  40319c:	4680      	mov	r8, r0
  40319e:	d43c      	bmi.n	40321a <__sflush_r+0x8a>
  4031a0:	686a      	ldr	r2, [r5, #4]
  4031a2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4031a6:	2a00      	cmp	r2, #0
  4031a8:	81ab      	strh	r3, [r5, #12]
  4031aa:	dd65      	ble.n	403278 <__sflush_r+0xe8>
  4031ac:	6aae      	ldr	r6, [r5, #40]	; 0x28
  4031ae:	2e00      	cmp	r6, #0
  4031b0:	d04b      	beq.n	40324a <__sflush_r+0xba>
  4031b2:	b29b      	uxth	r3, r3
  4031b4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4031b8:	2100      	movs	r1, #0
  4031ba:	b292      	uxth	r2, r2
  4031bc:	f8d8 4000 	ldr.w	r4, [r8]
  4031c0:	f8c8 1000 	str.w	r1, [r8]
  4031c4:	2a00      	cmp	r2, #0
  4031c6:	d05b      	beq.n	403280 <__sflush_r+0xf0>
  4031c8:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4031ca:	075f      	lsls	r7, r3, #29
  4031cc:	d505      	bpl.n	4031da <__sflush_r+0x4a>
  4031ce:	6869      	ldr	r1, [r5, #4]
  4031d0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4031d2:	1a52      	subs	r2, r2, r1
  4031d4:	b10b      	cbz	r3, 4031da <__sflush_r+0x4a>
  4031d6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4031d8:	1ad2      	subs	r2, r2, r3
  4031da:	4640      	mov	r0, r8
  4031dc:	69e9      	ldr	r1, [r5, #28]
  4031de:	2300      	movs	r3, #0
  4031e0:	47b0      	blx	r6
  4031e2:	1c46      	adds	r6, r0, #1
  4031e4:	d056      	beq.n	403294 <__sflush_r+0x104>
  4031e6:	89ab      	ldrh	r3, [r5, #12]
  4031e8:	692a      	ldr	r2, [r5, #16]
  4031ea:	602a      	str	r2, [r5, #0]
  4031ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4031f0:	b29b      	uxth	r3, r3
  4031f2:	2200      	movs	r2, #0
  4031f4:	606a      	str	r2, [r5, #4]
  4031f6:	04da      	lsls	r2, r3, #19
  4031f8:	81ab      	strh	r3, [r5, #12]
  4031fa:	d43b      	bmi.n	403274 <__sflush_r+0xe4>
  4031fc:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4031fe:	f8c8 4000 	str.w	r4, [r8]
  403202:	b311      	cbz	r1, 40324a <__sflush_r+0xba>
  403204:	f105 0340 	add.w	r3, r5, #64	; 0x40
  403208:	4299      	cmp	r1, r3
  40320a:	d002      	beq.n	403212 <__sflush_r+0x82>
  40320c:	4640      	mov	r0, r8
  40320e:	f000 f9d5 	bl	4035bc <_free_r>
  403212:	2000      	movs	r0, #0
  403214:	6328      	str	r0, [r5, #48]	; 0x30
  403216:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40321a:	692e      	ldr	r6, [r5, #16]
  40321c:	b1ae      	cbz	r6, 40324a <__sflush_r+0xba>
  40321e:	682c      	ldr	r4, [r5, #0]
  403220:	602e      	str	r6, [r5, #0]
  403222:	0791      	lsls	r1, r2, #30
  403224:	bf0c      	ite	eq
  403226:	696b      	ldreq	r3, [r5, #20]
  403228:	2300      	movne	r3, #0
  40322a:	1ba4      	subs	r4, r4, r6
  40322c:	60ab      	str	r3, [r5, #8]
  40322e:	e00a      	b.n	403246 <__sflush_r+0xb6>
  403230:	4632      	mov	r2, r6
  403232:	4623      	mov	r3, r4
  403234:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  403236:	69e9      	ldr	r1, [r5, #28]
  403238:	4640      	mov	r0, r8
  40323a:	47b8      	blx	r7
  40323c:	2800      	cmp	r0, #0
  40323e:	eba4 0400 	sub.w	r4, r4, r0
  403242:	4406      	add	r6, r0
  403244:	dd04      	ble.n	403250 <__sflush_r+0xc0>
  403246:	2c00      	cmp	r4, #0
  403248:	dcf2      	bgt.n	403230 <__sflush_r+0xa0>
  40324a:	2000      	movs	r0, #0
  40324c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403250:	89ab      	ldrh	r3, [r5, #12]
  403252:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403256:	81ab      	strh	r3, [r5, #12]
  403258:	f04f 30ff 	mov.w	r0, #4294967295
  40325c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403260:	89ab      	ldrh	r3, [r5, #12]
  403262:	692a      	ldr	r2, [r5, #16]
  403264:	6069      	str	r1, [r5, #4]
  403266:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40326a:	b29b      	uxth	r3, r3
  40326c:	81ab      	strh	r3, [r5, #12]
  40326e:	04db      	lsls	r3, r3, #19
  403270:	602a      	str	r2, [r5, #0]
  403272:	d5c3      	bpl.n	4031fc <__sflush_r+0x6c>
  403274:	6528      	str	r0, [r5, #80]	; 0x50
  403276:	e7c1      	b.n	4031fc <__sflush_r+0x6c>
  403278:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40327a:	2a00      	cmp	r2, #0
  40327c:	dc96      	bgt.n	4031ac <__sflush_r+0x1c>
  40327e:	e7e4      	b.n	40324a <__sflush_r+0xba>
  403280:	2301      	movs	r3, #1
  403282:	4640      	mov	r0, r8
  403284:	69e9      	ldr	r1, [r5, #28]
  403286:	47b0      	blx	r6
  403288:	1c43      	adds	r3, r0, #1
  40328a:	4602      	mov	r2, r0
  40328c:	d019      	beq.n	4032c2 <__sflush_r+0x132>
  40328e:	89ab      	ldrh	r3, [r5, #12]
  403290:	6aae      	ldr	r6, [r5, #40]	; 0x28
  403292:	e79a      	b.n	4031ca <__sflush_r+0x3a>
  403294:	f8d8 1000 	ldr.w	r1, [r8]
  403298:	2900      	cmp	r1, #0
  40329a:	d0e1      	beq.n	403260 <__sflush_r+0xd0>
  40329c:	291d      	cmp	r1, #29
  40329e:	d007      	beq.n	4032b0 <__sflush_r+0x120>
  4032a0:	2916      	cmp	r1, #22
  4032a2:	d005      	beq.n	4032b0 <__sflush_r+0x120>
  4032a4:	89ab      	ldrh	r3, [r5, #12]
  4032a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4032aa:	81ab      	strh	r3, [r5, #12]
  4032ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4032b0:	89ab      	ldrh	r3, [r5, #12]
  4032b2:	692a      	ldr	r2, [r5, #16]
  4032b4:	602a      	str	r2, [r5, #0]
  4032b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4032ba:	2200      	movs	r2, #0
  4032bc:	81ab      	strh	r3, [r5, #12]
  4032be:	606a      	str	r2, [r5, #4]
  4032c0:	e79c      	b.n	4031fc <__sflush_r+0x6c>
  4032c2:	f8d8 3000 	ldr.w	r3, [r8]
  4032c6:	2b00      	cmp	r3, #0
  4032c8:	d0e1      	beq.n	40328e <__sflush_r+0xfe>
  4032ca:	2b1d      	cmp	r3, #29
  4032cc:	d007      	beq.n	4032de <__sflush_r+0x14e>
  4032ce:	2b16      	cmp	r3, #22
  4032d0:	d005      	beq.n	4032de <__sflush_r+0x14e>
  4032d2:	89ab      	ldrh	r3, [r5, #12]
  4032d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4032d8:	81ab      	strh	r3, [r5, #12]
  4032da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4032de:	f8c8 4000 	str.w	r4, [r8]
  4032e2:	e7b2      	b.n	40324a <__sflush_r+0xba>

004032e4 <_fflush_r>:
  4032e4:	b510      	push	{r4, lr}
  4032e6:	4604      	mov	r4, r0
  4032e8:	b082      	sub	sp, #8
  4032ea:	b108      	cbz	r0, 4032f0 <_fflush_r+0xc>
  4032ec:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4032ee:	b153      	cbz	r3, 403306 <_fflush_r+0x22>
  4032f0:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4032f4:	b908      	cbnz	r0, 4032fa <_fflush_r+0x16>
  4032f6:	b002      	add	sp, #8
  4032f8:	bd10      	pop	{r4, pc}
  4032fa:	4620      	mov	r0, r4
  4032fc:	b002      	add	sp, #8
  4032fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403302:	f7ff bf45 	b.w	403190 <__sflush_r>
  403306:	9101      	str	r1, [sp, #4]
  403308:	f000 f880 	bl	40340c <__sinit>
  40330c:	9901      	ldr	r1, [sp, #4]
  40330e:	e7ef      	b.n	4032f0 <_fflush_r+0xc>

00403310 <_cleanup_r>:
  403310:	4901      	ldr	r1, [pc, #4]	; (403318 <_cleanup_r+0x8>)
  403312:	f000 bbb7 	b.w	403a84 <_fwalk_reent>
  403316:	bf00      	nop
  403318:	00404a35 	.word	0x00404a35

0040331c <__sinit.part.1>:
  40331c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403320:	4b35      	ldr	r3, [pc, #212]	; (4033f8 <__sinit.part.1+0xdc>)
  403322:	6845      	ldr	r5, [r0, #4]
  403324:	63c3      	str	r3, [r0, #60]	; 0x3c
  403326:	2400      	movs	r4, #0
  403328:	4607      	mov	r7, r0
  40332a:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  40332e:	2304      	movs	r3, #4
  403330:	2103      	movs	r1, #3
  403332:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  403336:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  40333a:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  40333e:	b083      	sub	sp, #12
  403340:	602c      	str	r4, [r5, #0]
  403342:	606c      	str	r4, [r5, #4]
  403344:	60ac      	str	r4, [r5, #8]
  403346:	666c      	str	r4, [r5, #100]	; 0x64
  403348:	81ec      	strh	r4, [r5, #14]
  40334a:	612c      	str	r4, [r5, #16]
  40334c:	616c      	str	r4, [r5, #20]
  40334e:	61ac      	str	r4, [r5, #24]
  403350:	81ab      	strh	r3, [r5, #12]
  403352:	4621      	mov	r1, r4
  403354:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  403358:	2208      	movs	r2, #8
  40335a:	f7fe fe57 	bl	40200c <memset>
  40335e:	68be      	ldr	r6, [r7, #8]
  403360:	f8df b098 	ldr.w	fp, [pc, #152]	; 4033fc <__sinit.part.1+0xe0>
  403364:	f8df a098 	ldr.w	sl, [pc, #152]	; 403400 <__sinit.part.1+0xe4>
  403368:	f8df 9098 	ldr.w	r9, [pc, #152]	; 403404 <__sinit.part.1+0xe8>
  40336c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 403408 <__sinit.part.1+0xec>
  403370:	f8c5 b020 	str.w	fp, [r5, #32]
  403374:	2301      	movs	r3, #1
  403376:	2209      	movs	r2, #9
  403378:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40337c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403380:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403384:	61ed      	str	r5, [r5, #28]
  403386:	4621      	mov	r1, r4
  403388:	81f3      	strh	r3, [r6, #14]
  40338a:	81b2      	strh	r2, [r6, #12]
  40338c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  403390:	6034      	str	r4, [r6, #0]
  403392:	6074      	str	r4, [r6, #4]
  403394:	60b4      	str	r4, [r6, #8]
  403396:	6674      	str	r4, [r6, #100]	; 0x64
  403398:	6134      	str	r4, [r6, #16]
  40339a:	6174      	str	r4, [r6, #20]
  40339c:	61b4      	str	r4, [r6, #24]
  40339e:	2208      	movs	r2, #8
  4033a0:	9301      	str	r3, [sp, #4]
  4033a2:	f7fe fe33 	bl	40200c <memset>
  4033a6:	68fd      	ldr	r5, [r7, #12]
  4033a8:	61f6      	str	r6, [r6, #28]
  4033aa:	2012      	movs	r0, #18
  4033ac:	2202      	movs	r2, #2
  4033ae:	f8c6 b020 	str.w	fp, [r6, #32]
  4033b2:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4033b6:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4033ba:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4033be:	4621      	mov	r1, r4
  4033c0:	81a8      	strh	r0, [r5, #12]
  4033c2:	81ea      	strh	r2, [r5, #14]
  4033c4:	602c      	str	r4, [r5, #0]
  4033c6:	606c      	str	r4, [r5, #4]
  4033c8:	60ac      	str	r4, [r5, #8]
  4033ca:	666c      	str	r4, [r5, #100]	; 0x64
  4033cc:	612c      	str	r4, [r5, #16]
  4033ce:	616c      	str	r4, [r5, #20]
  4033d0:	61ac      	str	r4, [r5, #24]
  4033d2:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4033d6:	2208      	movs	r2, #8
  4033d8:	f7fe fe18 	bl	40200c <memset>
  4033dc:	9b01      	ldr	r3, [sp, #4]
  4033de:	61ed      	str	r5, [r5, #28]
  4033e0:	f8c5 b020 	str.w	fp, [r5, #32]
  4033e4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4033e8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4033ec:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4033f0:	63bb      	str	r3, [r7, #56]	; 0x38
  4033f2:	b003      	add	sp, #12
  4033f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033f8:	00403311 	.word	0x00403311
  4033fc:	004047a9 	.word	0x004047a9
  403400:	004047cd 	.word	0x004047cd
  403404:	00404805 	.word	0x00404805
  403408:	00404825 	.word	0x00404825

0040340c <__sinit>:
  40340c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40340e:	b103      	cbz	r3, 403412 <__sinit+0x6>
  403410:	4770      	bx	lr
  403412:	f7ff bf83 	b.w	40331c <__sinit.part.1>
  403416:	bf00      	nop

00403418 <__sfp_lock_acquire>:
  403418:	4770      	bx	lr
  40341a:	bf00      	nop

0040341c <__sfp_lock_release>:
  40341c:	4770      	bx	lr
  40341e:	bf00      	nop

00403420 <__libc_fini_array>:
  403420:	b538      	push	{r3, r4, r5, lr}
  403422:	4b08      	ldr	r3, [pc, #32]	; (403444 <__libc_fini_array+0x24>)
  403424:	4d08      	ldr	r5, [pc, #32]	; (403448 <__libc_fini_array+0x28>)
  403426:	1aed      	subs	r5, r5, r3
  403428:	10ac      	asrs	r4, r5, #2
  40342a:	bf18      	it	ne
  40342c:	18ed      	addne	r5, r5, r3
  40342e:	d005      	beq.n	40343c <__libc_fini_array+0x1c>
  403430:	3c01      	subs	r4, #1
  403432:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  403436:	4798      	blx	r3
  403438:	2c00      	cmp	r4, #0
  40343a:	d1f9      	bne.n	403430 <__libc_fini_array+0x10>
  40343c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403440:	f001 bf70 	b.w	405324 <_fini>
  403444:	00405330 	.word	0x00405330
  403448:	00405334 	.word	0x00405334

0040344c <__fputwc>:
  40344c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403450:	b082      	sub	sp, #8
  403452:	4607      	mov	r7, r0
  403454:	460e      	mov	r6, r1
  403456:	4614      	mov	r4, r2
  403458:	f000 fb42 	bl	403ae0 <__locale_mb_cur_max>
  40345c:	2801      	cmp	r0, #1
  40345e:	d041      	beq.n	4034e4 <__fputwc+0x98>
  403460:	4638      	mov	r0, r7
  403462:	a901      	add	r1, sp, #4
  403464:	4632      	mov	r2, r6
  403466:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40346a:	f001 fa33 	bl	4048d4 <_wcrtomb_r>
  40346e:	f1b0 3fff 	cmp.w	r0, #4294967295
  403472:	4680      	mov	r8, r0
  403474:	d02f      	beq.n	4034d6 <__fputwc+0x8a>
  403476:	2800      	cmp	r0, #0
  403478:	d03c      	beq.n	4034f4 <__fputwc+0xa8>
  40347a:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40347e:	2500      	movs	r5, #0
  403480:	e009      	b.n	403496 <__fputwc+0x4a>
  403482:	6823      	ldr	r3, [r4, #0]
  403484:	7019      	strb	r1, [r3, #0]
  403486:	6823      	ldr	r3, [r4, #0]
  403488:	3301      	adds	r3, #1
  40348a:	6023      	str	r3, [r4, #0]
  40348c:	3501      	adds	r5, #1
  40348e:	45a8      	cmp	r8, r5
  403490:	d930      	bls.n	4034f4 <__fputwc+0xa8>
  403492:	ab01      	add	r3, sp, #4
  403494:	5d59      	ldrb	r1, [r3, r5]
  403496:	68a3      	ldr	r3, [r4, #8]
  403498:	3b01      	subs	r3, #1
  40349a:	2b00      	cmp	r3, #0
  40349c:	60a3      	str	r3, [r4, #8]
  40349e:	daf0      	bge.n	403482 <__fputwc+0x36>
  4034a0:	69a2      	ldr	r2, [r4, #24]
  4034a2:	4293      	cmp	r3, r2
  4034a4:	db07      	blt.n	4034b6 <__fputwc+0x6a>
  4034a6:	6823      	ldr	r3, [r4, #0]
  4034a8:	7019      	strb	r1, [r3, #0]
  4034aa:	6823      	ldr	r3, [r4, #0]
  4034ac:	7819      	ldrb	r1, [r3, #0]
  4034ae:	290a      	cmp	r1, #10
  4034b0:	f103 0301 	add.w	r3, r3, #1
  4034b4:	d1e9      	bne.n	40348a <__fputwc+0x3e>
  4034b6:	4638      	mov	r0, r7
  4034b8:	4622      	mov	r2, r4
  4034ba:	f001 f9b7 	bl	40482c <__swbuf_r>
  4034be:	f1a0 30ff 	sub.w	r0, r0, #4294967295
  4034c2:	fab0 f080 	clz	r0, r0
  4034c6:	0940      	lsrs	r0, r0, #5
  4034c8:	2800      	cmp	r0, #0
  4034ca:	d0df      	beq.n	40348c <__fputwc+0x40>
  4034cc:	f04f 30ff 	mov.w	r0, #4294967295
  4034d0:	b002      	add	sp, #8
  4034d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4034d6:	89a3      	ldrh	r3, [r4, #12]
  4034d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4034dc:	81a3      	strh	r3, [r4, #12]
  4034de:	b002      	add	sp, #8
  4034e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4034e4:	1e73      	subs	r3, r6, #1
  4034e6:	2bfe      	cmp	r3, #254	; 0xfe
  4034e8:	d8ba      	bhi.n	403460 <__fputwc+0x14>
  4034ea:	b2f1      	uxtb	r1, r6
  4034ec:	4680      	mov	r8, r0
  4034ee:	f88d 1004 	strb.w	r1, [sp, #4]
  4034f2:	e7c4      	b.n	40347e <__fputwc+0x32>
  4034f4:	4630      	mov	r0, r6
  4034f6:	b002      	add	sp, #8
  4034f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004034fc <_fputwc_r>:
  4034fc:	8993      	ldrh	r3, [r2, #12]
  4034fe:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  403502:	d10b      	bne.n	40351c <_fputwc_r+0x20>
  403504:	b410      	push	{r4}
  403506:	6e54      	ldr	r4, [r2, #100]	; 0x64
  403508:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40350c:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  403510:	6654      	str	r4, [r2, #100]	; 0x64
  403512:	8193      	strh	r3, [r2, #12]
  403514:	f85d 4b04 	ldr.w	r4, [sp], #4
  403518:	f7ff bf98 	b.w	40344c <__fputwc>
  40351c:	f7ff bf96 	b.w	40344c <__fputwc>

00403520 <_malloc_trim_r>:
  403520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403522:	4f23      	ldr	r7, [pc, #140]	; (4035b0 <_malloc_trim_r+0x90>)
  403524:	460c      	mov	r4, r1
  403526:	4606      	mov	r6, r0
  403528:	f000 ff32 	bl	404390 <__malloc_lock>
  40352c:	68bb      	ldr	r3, [r7, #8]
  40352e:	685d      	ldr	r5, [r3, #4]
  403530:	f025 0503 	bic.w	r5, r5, #3
  403534:	1b29      	subs	r1, r5, r4
  403536:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40353a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40353e:	f021 010f 	bic.w	r1, r1, #15
  403542:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  403546:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40354a:	db07      	blt.n	40355c <_malloc_trim_r+0x3c>
  40354c:	4630      	mov	r0, r6
  40354e:	2100      	movs	r1, #0
  403550:	f001 f918 	bl	404784 <_sbrk_r>
  403554:	68bb      	ldr	r3, [r7, #8]
  403556:	442b      	add	r3, r5
  403558:	4298      	cmp	r0, r3
  40355a:	d004      	beq.n	403566 <_malloc_trim_r+0x46>
  40355c:	4630      	mov	r0, r6
  40355e:	f000 ff19 	bl	404394 <__malloc_unlock>
  403562:	2000      	movs	r0, #0
  403564:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403566:	4630      	mov	r0, r6
  403568:	4261      	negs	r1, r4
  40356a:	f001 f90b 	bl	404784 <_sbrk_r>
  40356e:	3001      	adds	r0, #1
  403570:	d00d      	beq.n	40358e <_malloc_trim_r+0x6e>
  403572:	4b10      	ldr	r3, [pc, #64]	; (4035b4 <_malloc_trim_r+0x94>)
  403574:	68ba      	ldr	r2, [r7, #8]
  403576:	6819      	ldr	r1, [r3, #0]
  403578:	1b2d      	subs	r5, r5, r4
  40357a:	f045 0501 	orr.w	r5, r5, #1
  40357e:	4630      	mov	r0, r6
  403580:	1b09      	subs	r1, r1, r4
  403582:	6055      	str	r5, [r2, #4]
  403584:	6019      	str	r1, [r3, #0]
  403586:	f000 ff05 	bl	404394 <__malloc_unlock>
  40358a:	2001      	movs	r0, #1
  40358c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40358e:	4630      	mov	r0, r6
  403590:	2100      	movs	r1, #0
  403592:	f001 f8f7 	bl	404784 <_sbrk_r>
  403596:	68ba      	ldr	r2, [r7, #8]
  403598:	1a83      	subs	r3, r0, r2
  40359a:	2b0f      	cmp	r3, #15
  40359c:	ddde      	ble.n	40355c <_malloc_trim_r+0x3c>
  40359e:	4c06      	ldr	r4, [pc, #24]	; (4035b8 <_malloc_trim_r+0x98>)
  4035a0:	4904      	ldr	r1, [pc, #16]	; (4035b4 <_malloc_trim_r+0x94>)
  4035a2:	6824      	ldr	r4, [r4, #0]
  4035a4:	f043 0301 	orr.w	r3, r3, #1
  4035a8:	1b00      	subs	r0, r0, r4
  4035aa:	6053      	str	r3, [r2, #4]
  4035ac:	6008      	str	r0, [r1, #0]
  4035ae:	e7d5      	b.n	40355c <_malloc_trim_r+0x3c>
  4035b0:	2000045c 	.word	0x2000045c
  4035b4:	20000920 	.word	0x20000920
  4035b8:	20000868 	.word	0x20000868

004035bc <_free_r>:
  4035bc:	2900      	cmp	r1, #0
  4035be:	d04e      	beq.n	40365e <_free_r+0xa2>
  4035c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4035c4:	460c      	mov	r4, r1
  4035c6:	4680      	mov	r8, r0
  4035c8:	f000 fee2 	bl	404390 <__malloc_lock>
  4035cc:	f854 7c04 	ldr.w	r7, [r4, #-4]
  4035d0:	4962      	ldr	r1, [pc, #392]	; (40375c <_free_r+0x1a0>)
  4035d2:	f027 0201 	bic.w	r2, r7, #1
  4035d6:	f1a4 0508 	sub.w	r5, r4, #8
  4035da:	18ab      	adds	r3, r5, r2
  4035dc:	688e      	ldr	r6, [r1, #8]
  4035de:	6858      	ldr	r0, [r3, #4]
  4035e0:	429e      	cmp	r6, r3
  4035e2:	f020 0003 	bic.w	r0, r0, #3
  4035e6:	d05a      	beq.n	40369e <_free_r+0xe2>
  4035e8:	07fe      	lsls	r6, r7, #31
  4035ea:	6058      	str	r0, [r3, #4]
  4035ec:	d40b      	bmi.n	403606 <_free_r+0x4a>
  4035ee:	f854 7c08 	ldr.w	r7, [r4, #-8]
  4035f2:	1bed      	subs	r5, r5, r7
  4035f4:	f101 0e08 	add.w	lr, r1, #8
  4035f8:	68ac      	ldr	r4, [r5, #8]
  4035fa:	4574      	cmp	r4, lr
  4035fc:	443a      	add	r2, r7
  4035fe:	d067      	beq.n	4036d0 <_free_r+0x114>
  403600:	68ef      	ldr	r7, [r5, #12]
  403602:	60e7      	str	r7, [r4, #12]
  403604:	60bc      	str	r4, [r7, #8]
  403606:	181c      	adds	r4, r3, r0
  403608:	6864      	ldr	r4, [r4, #4]
  40360a:	07e4      	lsls	r4, r4, #31
  40360c:	d40c      	bmi.n	403628 <_free_r+0x6c>
  40360e:	4f54      	ldr	r7, [pc, #336]	; (403760 <_free_r+0x1a4>)
  403610:	689c      	ldr	r4, [r3, #8]
  403612:	42bc      	cmp	r4, r7
  403614:	4402      	add	r2, r0
  403616:	d07c      	beq.n	403712 <_free_r+0x156>
  403618:	68d8      	ldr	r0, [r3, #12]
  40361a:	60e0      	str	r0, [r4, #12]
  40361c:	f042 0301 	orr.w	r3, r2, #1
  403620:	6084      	str	r4, [r0, #8]
  403622:	606b      	str	r3, [r5, #4]
  403624:	50aa      	str	r2, [r5, r2]
  403626:	e003      	b.n	403630 <_free_r+0x74>
  403628:	f042 0301 	orr.w	r3, r2, #1
  40362c:	606b      	str	r3, [r5, #4]
  40362e:	50aa      	str	r2, [r5, r2]
  403630:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403634:	d214      	bcs.n	403660 <_free_r+0xa4>
  403636:	08d2      	lsrs	r2, r2, #3
  403638:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  40363c:	6848      	ldr	r0, [r1, #4]
  40363e:	689f      	ldr	r7, [r3, #8]
  403640:	60af      	str	r7, [r5, #8]
  403642:	1092      	asrs	r2, r2, #2
  403644:	2401      	movs	r4, #1
  403646:	fa04 f202 	lsl.w	r2, r4, r2
  40364a:	4310      	orrs	r0, r2
  40364c:	60eb      	str	r3, [r5, #12]
  40364e:	6048      	str	r0, [r1, #4]
  403650:	609d      	str	r5, [r3, #8]
  403652:	60fd      	str	r5, [r7, #12]
  403654:	4640      	mov	r0, r8
  403656:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40365a:	f000 be9b 	b.w	404394 <__malloc_unlock>
  40365e:	4770      	bx	lr
  403660:	0a53      	lsrs	r3, r2, #9
  403662:	2b04      	cmp	r3, #4
  403664:	d847      	bhi.n	4036f6 <_free_r+0x13a>
  403666:	0993      	lsrs	r3, r2, #6
  403668:	f103 0438 	add.w	r4, r3, #56	; 0x38
  40366c:	0060      	lsls	r0, r4, #1
  40366e:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  403672:	493a      	ldr	r1, [pc, #232]	; (40375c <_free_r+0x1a0>)
  403674:	6883      	ldr	r3, [r0, #8]
  403676:	4283      	cmp	r3, r0
  403678:	d043      	beq.n	403702 <_free_r+0x146>
  40367a:	6859      	ldr	r1, [r3, #4]
  40367c:	f021 0103 	bic.w	r1, r1, #3
  403680:	4291      	cmp	r1, r2
  403682:	d902      	bls.n	40368a <_free_r+0xce>
  403684:	689b      	ldr	r3, [r3, #8]
  403686:	4298      	cmp	r0, r3
  403688:	d1f7      	bne.n	40367a <_free_r+0xbe>
  40368a:	68da      	ldr	r2, [r3, #12]
  40368c:	60ea      	str	r2, [r5, #12]
  40368e:	60ab      	str	r3, [r5, #8]
  403690:	4640      	mov	r0, r8
  403692:	6095      	str	r5, [r2, #8]
  403694:	60dd      	str	r5, [r3, #12]
  403696:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40369a:	f000 be7b 	b.w	404394 <__malloc_unlock>
  40369e:	07ff      	lsls	r7, r7, #31
  4036a0:	4402      	add	r2, r0
  4036a2:	d407      	bmi.n	4036b4 <_free_r+0xf8>
  4036a4:	f854 3c08 	ldr.w	r3, [r4, #-8]
  4036a8:	1aed      	subs	r5, r5, r3
  4036aa:	441a      	add	r2, r3
  4036ac:	68a8      	ldr	r0, [r5, #8]
  4036ae:	68eb      	ldr	r3, [r5, #12]
  4036b0:	60c3      	str	r3, [r0, #12]
  4036b2:	6098      	str	r0, [r3, #8]
  4036b4:	4b2b      	ldr	r3, [pc, #172]	; (403764 <_free_r+0x1a8>)
  4036b6:	681b      	ldr	r3, [r3, #0]
  4036b8:	f042 0001 	orr.w	r0, r2, #1
  4036bc:	429a      	cmp	r2, r3
  4036be:	6068      	str	r0, [r5, #4]
  4036c0:	608d      	str	r5, [r1, #8]
  4036c2:	d3c7      	bcc.n	403654 <_free_r+0x98>
  4036c4:	4b28      	ldr	r3, [pc, #160]	; (403768 <_free_r+0x1ac>)
  4036c6:	4640      	mov	r0, r8
  4036c8:	6819      	ldr	r1, [r3, #0]
  4036ca:	f7ff ff29 	bl	403520 <_malloc_trim_r>
  4036ce:	e7c1      	b.n	403654 <_free_r+0x98>
  4036d0:	1819      	adds	r1, r3, r0
  4036d2:	6849      	ldr	r1, [r1, #4]
  4036d4:	07c9      	lsls	r1, r1, #31
  4036d6:	d409      	bmi.n	4036ec <_free_r+0x130>
  4036d8:	68d9      	ldr	r1, [r3, #12]
  4036da:	689b      	ldr	r3, [r3, #8]
  4036dc:	4402      	add	r2, r0
  4036de:	f042 0001 	orr.w	r0, r2, #1
  4036e2:	60d9      	str	r1, [r3, #12]
  4036e4:	608b      	str	r3, [r1, #8]
  4036e6:	6068      	str	r0, [r5, #4]
  4036e8:	50aa      	str	r2, [r5, r2]
  4036ea:	e7b3      	b.n	403654 <_free_r+0x98>
  4036ec:	f042 0301 	orr.w	r3, r2, #1
  4036f0:	606b      	str	r3, [r5, #4]
  4036f2:	50aa      	str	r2, [r5, r2]
  4036f4:	e7ae      	b.n	403654 <_free_r+0x98>
  4036f6:	2b14      	cmp	r3, #20
  4036f8:	d814      	bhi.n	403724 <_free_r+0x168>
  4036fa:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  4036fe:	0060      	lsls	r0, r4, #1
  403700:	e7b5      	b.n	40366e <_free_r+0xb2>
  403702:	684a      	ldr	r2, [r1, #4]
  403704:	10a4      	asrs	r4, r4, #2
  403706:	2001      	movs	r0, #1
  403708:	40a0      	lsls	r0, r4
  40370a:	4302      	orrs	r2, r0
  40370c:	604a      	str	r2, [r1, #4]
  40370e:	461a      	mov	r2, r3
  403710:	e7bc      	b.n	40368c <_free_r+0xd0>
  403712:	f042 0301 	orr.w	r3, r2, #1
  403716:	614d      	str	r5, [r1, #20]
  403718:	610d      	str	r5, [r1, #16]
  40371a:	60ec      	str	r4, [r5, #12]
  40371c:	60ac      	str	r4, [r5, #8]
  40371e:	606b      	str	r3, [r5, #4]
  403720:	50aa      	str	r2, [r5, r2]
  403722:	e797      	b.n	403654 <_free_r+0x98>
  403724:	2b54      	cmp	r3, #84	; 0x54
  403726:	d804      	bhi.n	403732 <_free_r+0x176>
  403728:	0b13      	lsrs	r3, r2, #12
  40372a:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  40372e:	0060      	lsls	r0, r4, #1
  403730:	e79d      	b.n	40366e <_free_r+0xb2>
  403732:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403736:	d804      	bhi.n	403742 <_free_r+0x186>
  403738:	0bd3      	lsrs	r3, r2, #15
  40373a:	f103 0477 	add.w	r4, r3, #119	; 0x77
  40373e:	0060      	lsls	r0, r4, #1
  403740:	e795      	b.n	40366e <_free_r+0xb2>
  403742:	f240 5054 	movw	r0, #1364	; 0x554
  403746:	4283      	cmp	r3, r0
  403748:	d804      	bhi.n	403754 <_free_r+0x198>
  40374a:	0c93      	lsrs	r3, r2, #18
  40374c:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  403750:	0060      	lsls	r0, r4, #1
  403752:	e78c      	b.n	40366e <_free_r+0xb2>
  403754:	20fc      	movs	r0, #252	; 0xfc
  403756:	247e      	movs	r4, #126	; 0x7e
  403758:	e789      	b.n	40366e <_free_r+0xb2>
  40375a:	bf00      	nop
  40375c:	2000045c 	.word	0x2000045c
  403760:	20000464 	.word	0x20000464
  403764:	20000864 	.word	0x20000864
  403768:	2000091c 	.word	0x2000091c

0040376c <__sfvwrite_r>:
  40376c:	6893      	ldr	r3, [r2, #8]
  40376e:	2b00      	cmp	r3, #0
  403770:	d07a      	beq.n	403868 <__sfvwrite_r+0xfc>
  403772:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403776:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  40377a:	f01e 0f08 	tst.w	lr, #8
  40377e:	b083      	sub	sp, #12
  403780:	460c      	mov	r4, r1
  403782:	4681      	mov	r9, r0
  403784:	4616      	mov	r6, r2
  403786:	d026      	beq.n	4037d6 <__sfvwrite_r+0x6a>
  403788:	690b      	ldr	r3, [r1, #16]
  40378a:	b323      	cbz	r3, 4037d6 <__sfvwrite_r+0x6a>
  40378c:	f00e 0802 	and.w	r8, lr, #2
  403790:	fa1f f088 	uxth.w	r0, r8
  403794:	6835      	ldr	r5, [r6, #0]
  403796:	b370      	cbz	r0, 4037f6 <__sfvwrite_r+0x8a>
  403798:	f04f 0a00 	mov.w	sl, #0
  40379c:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 403a80 <__sfvwrite_r+0x314>
  4037a0:	46d0      	mov	r8, sl
  4037a2:	45d8      	cmp	r8, fp
  4037a4:	4643      	mov	r3, r8
  4037a6:	4652      	mov	r2, sl
  4037a8:	bf28      	it	cs
  4037aa:	465b      	movcs	r3, fp
  4037ac:	4648      	mov	r0, r9
  4037ae:	f1b8 0f00 	cmp.w	r8, #0
  4037b2:	d053      	beq.n	40385c <__sfvwrite_r+0xf0>
  4037b4:	69e1      	ldr	r1, [r4, #28]
  4037b6:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4037b8:	47b8      	blx	r7
  4037ba:	2800      	cmp	r0, #0
  4037bc:	dd73      	ble.n	4038a6 <__sfvwrite_r+0x13a>
  4037be:	68b3      	ldr	r3, [r6, #8]
  4037c0:	1a1b      	subs	r3, r3, r0
  4037c2:	4482      	add	sl, r0
  4037c4:	ebc0 0808 	rsb	r8, r0, r8
  4037c8:	60b3      	str	r3, [r6, #8]
  4037ca:	2b00      	cmp	r3, #0
  4037cc:	d1e9      	bne.n	4037a2 <__sfvwrite_r+0x36>
  4037ce:	2000      	movs	r0, #0
  4037d0:	b003      	add	sp, #12
  4037d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037d6:	4648      	mov	r0, r9
  4037d8:	4621      	mov	r1, r4
  4037da:	f7ff fc67 	bl	4030ac <__swsetup_r>
  4037de:	2800      	cmp	r0, #0
  4037e0:	f040 8145 	bne.w	403a6e <__sfvwrite_r+0x302>
  4037e4:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  4037e8:	6835      	ldr	r5, [r6, #0]
  4037ea:	f00e 0802 	and.w	r8, lr, #2
  4037ee:	fa1f f088 	uxth.w	r0, r8
  4037f2:	2800      	cmp	r0, #0
  4037f4:	d1d0      	bne.n	403798 <__sfvwrite_r+0x2c>
  4037f6:	f01e 0b01 	ands.w	fp, lr, #1
  4037fa:	d15d      	bne.n	4038b8 <__sfvwrite_r+0x14c>
  4037fc:	46d8      	mov	r8, fp
  4037fe:	f1b8 0f00 	cmp.w	r8, #0
  403802:	d025      	beq.n	403850 <__sfvwrite_r+0xe4>
  403804:	f41e 7f00 	tst.w	lr, #512	; 0x200
  403808:	68a7      	ldr	r7, [r4, #8]
  40380a:	d02f      	beq.n	40386c <__sfvwrite_r+0x100>
  40380c:	45b8      	cmp	r8, r7
  40380e:	46ba      	mov	sl, r7
  403810:	f0c0 80a9 	bcc.w	403966 <__sfvwrite_r+0x1fa>
  403814:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  403818:	f040 80b6 	bne.w	403988 <__sfvwrite_r+0x21c>
  40381c:	6820      	ldr	r0, [r4, #0]
  40381e:	4652      	mov	r2, sl
  403820:	4659      	mov	r1, fp
  403822:	f000 fd51 	bl	4042c8 <memmove>
  403826:	68a0      	ldr	r0, [r4, #8]
  403828:	6822      	ldr	r2, [r4, #0]
  40382a:	1bc0      	subs	r0, r0, r7
  40382c:	eb02 030a 	add.w	r3, r2, sl
  403830:	60a0      	str	r0, [r4, #8]
  403832:	6023      	str	r3, [r4, #0]
  403834:	4640      	mov	r0, r8
  403836:	68b3      	ldr	r3, [r6, #8]
  403838:	1a1b      	subs	r3, r3, r0
  40383a:	4483      	add	fp, r0
  40383c:	ebc0 0808 	rsb	r8, r0, r8
  403840:	60b3      	str	r3, [r6, #8]
  403842:	2b00      	cmp	r3, #0
  403844:	d0c3      	beq.n	4037ce <__sfvwrite_r+0x62>
  403846:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  40384a:	f1b8 0f00 	cmp.w	r8, #0
  40384e:	d1d9      	bne.n	403804 <__sfvwrite_r+0x98>
  403850:	f8d5 b000 	ldr.w	fp, [r5]
  403854:	f8d5 8004 	ldr.w	r8, [r5, #4]
  403858:	3508      	adds	r5, #8
  40385a:	e7d0      	b.n	4037fe <__sfvwrite_r+0x92>
  40385c:	f8d5 a000 	ldr.w	sl, [r5]
  403860:	f8d5 8004 	ldr.w	r8, [r5, #4]
  403864:	3508      	adds	r5, #8
  403866:	e79c      	b.n	4037a2 <__sfvwrite_r+0x36>
  403868:	2000      	movs	r0, #0
  40386a:	4770      	bx	lr
  40386c:	6820      	ldr	r0, [r4, #0]
  40386e:	6923      	ldr	r3, [r4, #16]
  403870:	4298      	cmp	r0, r3
  403872:	d803      	bhi.n	40387c <__sfvwrite_r+0x110>
  403874:	6962      	ldr	r2, [r4, #20]
  403876:	4590      	cmp	r8, r2
  403878:	f080 80b9 	bcs.w	4039ee <__sfvwrite_r+0x282>
  40387c:	4547      	cmp	r7, r8
  40387e:	bf28      	it	cs
  403880:	4647      	movcs	r7, r8
  403882:	463a      	mov	r2, r7
  403884:	4659      	mov	r1, fp
  403886:	f000 fd1f 	bl	4042c8 <memmove>
  40388a:	68a3      	ldr	r3, [r4, #8]
  40388c:	6822      	ldr	r2, [r4, #0]
  40388e:	1bdb      	subs	r3, r3, r7
  403890:	443a      	add	r2, r7
  403892:	60a3      	str	r3, [r4, #8]
  403894:	6022      	str	r2, [r4, #0]
  403896:	2b00      	cmp	r3, #0
  403898:	d14a      	bne.n	403930 <__sfvwrite_r+0x1c4>
  40389a:	4648      	mov	r0, r9
  40389c:	4621      	mov	r1, r4
  40389e:	f7ff fd21 	bl	4032e4 <_fflush_r>
  4038a2:	2800      	cmp	r0, #0
  4038a4:	d044      	beq.n	403930 <__sfvwrite_r+0x1c4>
  4038a6:	89a3      	ldrh	r3, [r4, #12]
  4038a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4038ac:	f04f 30ff 	mov.w	r0, #4294967295
  4038b0:	81a3      	strh	r3, [r4, #12]
  4038b2:	b003      	add	sp, #12
  4038b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038b8:	4680      	mov	r8, r0
  4038ba:	9000      	str	r0, [sp, #0]
  4038bc:	4683      	mov	fp, r0
  4038be:	4682      	mov	sl, r0
  4038c0:	f1ba 0f00 	cmp.w	sl, #0
  4038c4:	d02c      	beq.n	403920 <__sfvwrite_r+0x1b4>
  4038c6:	9b00      	ldr	r3, [sp, #0]
  4038c8:	2b00      	cmp	r3, #0
  4038ca:	d050      	beq.n	40396e <__sfvwrite_r+0x202>
  4038cc:	6820      	ldr	r0, [r4, #0]
  4038ce:	6921      	ldr	r1, [r4, #16]
  4038d0:	f8d4 e008 	ldr.w	lr, [r4, #8]
  4038d4:	6962      	ldr	r2, [r4, #20]
  4038d6:	45d0      	cmp	r8, sl
  4038d8:	4643      	mov	r3, r8
  4038da:	bf28      	it	cs
  4038dc:	4653      	movcs	r3, sl
  4038de:	4288      	cmp	r0, r1
  4038e0:	461f      	mov	r7, r3
  4038e2:	d904      	bls.n	4038ee <__sfvwrite_r+0x182>
  4038e4:	eb0e 0c02 	add.w	ip, lr, r2
  4038e8:	4563      	cmp	r3, ip
  4038ea:	f300 8092 	bgt.w	403a12 <__sfvwrite_r+0x2a6>
  4038ee:	4293      	cmp	r3, r2
  4038f0:	db20      	blt.n	403934 <__sfvwrite_r+0x1c8>
  4038f2:	4613      	mov	r3, r2
  4038f4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4038f6:	69e1      	ldr	r1, [r4, #28]
  4038f8:	4648      	mov	r0, r9
  4038fa:	465a      	mov	r2, fp
  4038fc:	47b8      	blx	r7
  4038fe:	1e07      	subs	r7, r0, #0
  403900:	ddd1      	ble.n	4038a6 <__sfvwrite_r+0x13a>
  403902:	ebb8 0807 	subs.w	r8, r8, r7
  403906:	d025      	beq.n	403954 <__sfvwrite_r+0x1e8>
  403908:	68b3      	ldr	r3, [r6, #8]
  40390a:	1bdb      	subs	r3, r3, r7
  40390c:	44bb      	add	fp, r7
  40390e:	ebc7 0a0a 	rsb	sl, r7, sl
  403912:	60b3      	str	r3, [r6, #8]
  403914:	2b00      	cmp	r3, #0
  403916:	f43f af5a 	beq.w	4037ce <__sfvwrite_r+0x62>
  40391a:	f1ba 0f00 	cmp.w	sl, #0
  40391e:	d1d2      	bne.n	4038c6 <__sfvwrite_r+0x15a>
  403920:	2300      	movs	r3, #0
  403922:	f8d5 b000 	ldr.w	fp, [r5]
  403926:	f8d5 a004 	ldr.w	sl, [r5, #4]
  40392a:	9300      	str	r3, [sp, #0]
  40392c:	3508      	adds	r5, #8
  40392e:	e7c7      	b.n	4038c0 <__sfvwrite_r+0x154>
  403930:	4638      	mov	r0, r7
  403932:	e780      	b.n	403836 <__sfvwrite_r+0xca>
  403934:	461a      	mov	r2, r3
  403936:	4659      	mov	r1, fp
  403938:	9301      	str	r3, [sp, #4]
  40393a:	f000 fcc5 	bl	4042c8 <memmove>
  40393e:	68a2      	ldr	r2, [r4, #8]
  403940:	6821      	ldr	r1, [r4, #0]
  403942:	9b01      	ldr	r3, [sp, #4]
  403944:	ebb8 0807 	subs.w	r8, r8, r7
  403948:	eba2 0203 	sub.w	r2, r2, r3
  40394c:	440b      	add	r3, r1
  40394e:	60a2      	str	r2, [r4, #8]
  403950:	6023      	str	r3, [r4, #0]
  403952:	d1d9      	bne.n	403908 <__sfvwrite_r+0x19c>
  403954:	4648      	mov	r0, r9
  403956:	4621      	mov	r1, r4
  403958:	f7ff fcc4 	bl	4032e4 <_fflush_r>
  40395c:	2800      	cmp	r0, #0
  40395e:	d1a2      	bne.n	4038a6 <__sfvwrite_r+0x13a>
  403960:	f8cd 8000 	str.w	r8, [sp]
  403964:	e7d0      	b.n	403908 <__sfvwrite_r+0x19c>
  403966:	6820      	ldr	r0, [r4, #0]
  403968:	4647      	mov	r7, r8
  40396a:	46c2      	mov	sl, r8
  40396c:	e757      	b.n	40381e <__sfvwrite_r+0xb2>
  40396e:	4658      	mov	r0, fp
  403970:	210a      	movs	r1, #10
  403972:	4652      	mov	r2, sl
  403974:	f000 fbc4 	bl	404100 <memchr>
  403978:	2800      	cmp	r0, #0
  40397a:	d073      	beq.n	403a64 <__sfvwrite_r+0x2f8>
  40397c:	3001      	adds	r0, #1
  40397e:	2301      	movs	r3, #1
  403980:	ebcb 0800 	rsb	r8, fp, r0
  403984:	9300      	str	r3, [sp, #0]
  403986:	e7a1      	b.n	4038cc <__sfvwrite_r+0x160>
  403988:	6967      	ldr	r7, [r4, #20]
  40398a:	6921      	ldr	r1, [r4, #16]
  40398c:	6823      	ldr	r3, [r4, #0]
  40398e:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  403992:	1a5b      	subs	r3, r3, r1
  403994:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  403998:	1c58      	adds	r0, r3, #1
  40399a:	107f      	asrs	r7, r7, #1
  40399c:	4440      	add	r0, r8
  40399e:	4287      	cmp	r7, r0
  4039a0:	463a      	mov	r2, r7
  4039a2:	bf3c      	itt	cc
  4039a4:	4607      	movcc	r7, r0
  4039a6:	463a      	movcc	r2, r7
  4039a8:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  4039ac:	9300      	str	r3, [sp, #0]
  4039ae:	d046      	beq.n	403a3e <__sfvwrite_r+0x2d2>
  4039b0:	4611      	mov	r1, r2
  4039b2:	4648      	mov	r0, r9
  4039b4:	f000 f912 	bl	403bdc <_malloc_r>
  4039b8:	9b00      	ldr	r3, [sp, #0]
  4039ba:	4682      	mov	sl, r0
  4039bc:	2800      	cmp	r0, #0
  4039be:	d059      	beq.n	403a74 <__sfvwrite_r+0x308>
  4039c0:	461a      	mov	r2, r3
  4039c2:	6921      	ldr	r1, [r4, #16]
  4039c4:	9300      	str	r3, [sp, #0]
  4039c6:	f000 fbe5 	bl	404194 <memcpy>
  4039ca:	89a2      	ldrh	r2, [r4, #12]
  4039cc:	9b00      	ldr	r3, [sp, #0]
  4039ce:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4039d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4039d6:	81a2      	strh	r2, [r4, #12]
  4039d8:	eb0a 0003 	add.w	r0, sl, r3
  4039dc:	1afb      	subs	r3, r7, r3
  4039de:	f8c4 a010 	str.w	sl, [r4, #16]
  4039e2:	6167      	str	r7, [r4, #20]
  4039e4:	6020      	str	r0, [r4, #0]
  4039e6:	60a3      	str	r3, [r4, #8]
  4039e8:	4647      	mov	r7, r8
  4039ea:	46c2      	mov	sl, r8
  4039ec:	e717      	b.n	40381e <__sfvwrite_r+0xb2>
  4039ee:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  4039f2:	4543      	cmp	r3, r8
  4039f4:	bf28      	it	cs
  4039f6:	4643      	movcs	r3, r8
  4039f8:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4039fa:	fb93 f3f2 	sdiv	r3, r3, r2
  4039fe:	4648      	mov	r0, r9
  403a00:	fb03 f302 	mul.w	r3, r3, r2
  403a04:	69e1      	ldr	r1, [r4, #28]
  403a06:	465a      	mov	r2, fp
  403a08:	47b8      	blx	r7
  403a0a:	2800      	cmp	r0, #0
  403a0c:	f73f af13 	bgt.w	403836 <__sfvwrite_r+0xca>
  403a10:	e749      	b.n	4038a6 <__sfvwrite_r+0x13a>
  403a12:	4662      	mov	r2, ip
  403a14:	4659      	mov	r1, fp
  403a16:	f8cd c004 	str.w	ip, [sp, #4]
  403a1a:	f000 fc55 	bl	4042c8 <memmove>
  403a1e:	6823      	ldr	r3, [r4, #0]
  403a20:	f8dd c004 	ldr.w	ip, [sp, #4]
  403a24:	4463      	add	r3, ip
  403a26:	6023      	str	r3, [r4, #0]
  403a28:	4648      	mov	r0, r9
  403a2a:	4621      	mov	r1, r4
  403a2c:	f7ff fc5a 	bl	4032e4 <_fflush_r>
  403a30:	f8dd c004 	ldr.w	ip, [sp, #4]
  403a34:	2800      	cmp	r0, #0
  403a36:	f47f af36 	bne.w	4038a6 <__sfvwrite_r+0x13a>
  403a3a:	4667      	mov	r7, ip
  403a3c:	e761      	b.n	403902 <__sfvwrite_r+0x196>
  403a3e:	4648      	mov	r0, r9
  403a40:	f000 fcaa 	bl	404398 <_realloc_r>
  403a44:	9b00      	ldr	r3, [sp, #0]
  403a46:	4682      	mov	sl, r0
  403a48:	2800      	cmp	r0, #0
  403a4a:	d1c5      	bne.n	4039d8 <__sfvwrite_r+0x26c>
  403a4c:	4648      	mov	r0, r9
  403a4e:	6921      	ldr	r1, [r4, #16]
  403a50:	f7ff fdb4 	bl	4035bc <_free_r>
  403a54:	89a3      	ldrh	r3, [r4, #12]
  403a56:	220c      	movs	r2, #12
  403a58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403a5c:	b29b      	uxth	r3, r3
  403a5e:	f8c9 2000 	str.w	r2, [r9]
  403a62:	e721      	b.n	4038a8 <__sfvwrite_r+0x13c>
  403a64:	2301      	movs	r3, #1
  403a66:	f10a 0801 	add.w	r8, sl, #1
  403a6a:	9300      	str	r3, [sp, #0]
  403a6c:	e72e      	b.n	4038cc <__sfvwrite_r+0x160>
  403a6e:	f04f 30ff 	mov.w	r0, #4294967295
  403a72:	e6ad      	b.n	4037d0 <__sfvwrite_r+0x64>
  403a74:	230c      	movs	r3, #12
  403a76:	f8c9 3000 	str.w	r3, [r9]
  403a7a:	89a3      	ldrh	r3, [r4, #12]
  403a7c:	e714      	b.n	4038a8 <__sfvwrite_r+0x13c>
  403a7e:	bf00      	nop
  403a80:	7ffffc00 	.word	0x7ffffc00

00403a84 <_fwalk_reent>:
  403a84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403a88:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403a8c:	d01f      	beq.n	403ace <_fwalk_reent+0x4a>
  403a8e:	4688      	mov	r8, r1
  403a90:	4606      	mov	r6, r0
  403a92:	f04f 0900 	mov.w	r9, #0
  403a96:	687d      	ldr	r5, [r7, #4]
  403a98:	68bc      	ldr	r4, [r7, #8]
  403a9a:	3d01      	subs	r5, #1
  403a9c:	d411      	bmi.n	403ac2 <_fwalk_reent+0x3e>
  403a9e:	89a3      	ldrh	r3, [r4, #12]
  403aa0:	2b01      	cmp	r3, #1
  403aa2:	f105 35ff 	add.w	r5, r5, #4294967295
  403aa6:	d908      	bls.n	403aba <_fwalk_reent+0x36>
  403aa8:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403aac:	3301      	adds	r3, #1
  403aae:	4621      	mov	r1, r4
  403ab0:	4630      	mov	r0, r6
  403ab2:	d002      	beq.n	403aba <_fwalk_reent+0x36>
  403ab4:	47c0      	blx	r8
  403ab6:	ea49 0900 	orr.w	r9, r9, r0
  403aba:	1c6b      	adds	r3, r5, #1
  403abc:	f104 0468 	add.w	r4, r4, #104	; 0x68
  403ac0:	d1ed      	bne.n	403a9e <_fwalk_reent+0x1a>
  403ac2:	683f      	ldr	r7, [r7, #0]
  403ac4:	2f00      	cmp	r7, #0
  403ac6:	d1e6      	bne.n	403a96 <_fwalk_reent+0x12>
  403ac8:	4648      	mov	r0, r9
  403aca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403ace:	46b9      	mov	r9, r7
  403ad0:	4648      	mov	r0, r9
  403ad2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403ad6:	bf00      	nop

00403ad8 <__locale_charset>:
  403ad8:	4800      	ldr	r0, [pc, #0]	; (403adc <__locale_charset+0x4>)
  403ada:	4770      	bx	lr
  403adc:	20000438 	.word	0x20000438

00403ae0 <__locale_mb_cur_max>:
  403ae0:	4b01      	ldr	r3, [pc, #4]	; (403ae8 <__locale_mb_cur_max+0x8>)
  403ae2:	6818      	ldr	r0, [r3, #0]
  403ae4:	4770      	bx	lr
  403ae6:	bf00      	nop
  403ae8:	20000458 	.word	0x20000458

00403aec <__smakebuf_r>:
  403aec:	898b      	ldrh	r3, [r1, #12]
  403aee:	b29a      	uxth	r2, r3
  403af0:	f012 0f02 	tst.w	r2, #2
  403af4:	d13c      	bne.n	403b70 <__smakebuf_r+0x84>
  403af6:	b5f0      	push	{r4, r5, r6, r7, lr}
  403af8:	460c      	mov	r4, r1
  403afa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403afe:	2900      	cmp	r1, #0
  403b00:	b091      	sub	sp, #68	; 0x44
  403b02:	4605      	mov	r5, r0
  403b04:	db19      	blt.n	403b3a <__smakebuf_r+0x4e>
  403b06:	aa01      	add	r2, sp, #4
  403b08:	f000 ffd6 	bl	404ab8 <_fstat_r>
  403b0c:	2800      	cmp	r0, #0
  403b0e:	db12      	blt.n	403b36 <__smakebuf_r+0x4a>
  403b10:	9b02      	ldr	r3, [sp, #8]
  403b12:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  403b16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  403b1a:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  403b1e:	fab7 f787 	clz	r7, r7
  403b22:	ea4f 1757 	mov.w	r7, r7, lsr #5
  403b26:	d02a      	beq.n	403b7e <__smakebuf_r+0x92>
  403b28:	89a3      	ldrh	r3, [r4, #12]
  403b2a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  403b2e:	81a3      	strh	r3, [r4, #12]
  403b30:	f44f 6680 	mov.w	r6, #1024	; 0x400
  403b34:	e00b      	b.n	403b4e <__smakebuf_r+0x62>
  403b36:	89a3      	ldrh	r3, [r4, #12]
  403b38:	b29a      	uxth	r2, r3
  403b3a:	f012 0f80 	tst.w	r2, #128	; 0x80
  403b3e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  403b42:	81a3      	strh	r3, [r4, #12]
  403b44:	bf0c      	ite	eq
  403b46:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  403b4a:	2640      	movne	r6, #64	; 0x40
  403b4c:	2700      	movs	r7, #0
  403b4e:	4628      	mov	r0, r5
  403b50:	4631      	mov	r1, r6
  403b52:	f000 f843 	bl	403bdc <_malloc_r>
  403b56:	89a3      	ldrh	r3, [r4, #12]
  403b58:	b340      	cbz	r0, 403bac <__smakebuf_r+0xc0>
  403b5a:	4a1a      	ldr	r2, [pc, #104]	; (403bc4 <__smakebuf_r+0xd8>)
  403b5c:	63ea      	str	r2, [r5, #60]	; 0x3c
  403b5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403b62:	81a3      	strh	r3, [r4, #12]
  403b64:	6020      	str	r0, [r4, #0]
  403b66:	6120      	str	r0, [r4, #16]
  403b68:	6166      	str	r6, [r4, #20]
  403b6a:	b99f      	cbnz	r7, 403b94 <__smakebuf_r+0xa8>
  403b6c:	b011      	add	sp, #68	; 0x44
  403b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403b70:	f101 0343 	add.w	r3, r1, #67	; 0x43
  403b74:	2201      	movs	r2, #1
  403b76:	600b      	str	r3, [r1, #0]
  403b78:	610b      	str	r3, [r1, #16]
  403b7a:	614a      	str	r2, [r1, #20]
  403b7c:	4770      	bx	lr
  403b7e:	4b12      	ldr	r3, [pc, #72]	; (403bc8 <__smakebuf_r+0xdc>)
  403b80:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  403b82:	429a      	cmp	r2, r3
  403b84:	d1d0      	bne.n	403b28 <__smakebuf_r+0x3c>
  403b86:	89a3      	ldrh	r3, [r4, #12]
  403b88:	f44f 6680 	mov.w	r6, #1024	; 0x400
  403b8c:	4333      	orrs	r3, r6
  403b8e:	81a3      	strh	r3, [r4, #12]
  403b90:	64e6      	str	r6, [r4, #76]	; 0x4c
  403b92:	e7dc      	b.n	403b4e <__smakebuf_r+0x62>
  403b94:	4628      	mov	r0, r5
  403b96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403b9a:	f000 ffa1 	bl	404ae0 <_isatty_r>
  403b9e:	2800      	cmp	r0, #0
  403ba0:	d0e4      	beq.n	403b6c <__smakebuf_r+0x80>
  403ba2:	89a3      	ldrh	r3, [r4, #12]
  403ba4:	f043 0301 	orr.w	r3, r3, #1
  403ba8:	81a3      	strh	r3, [r4, #12]
  403baa:	e7df      	b.n	403b6c <__smakebuf_r+0x80>
  403bac:	059a      	lsls	r2, r3, #22
  403bae:	d4dd      	bmi.n	403b6c <__smakebuf_r+0x80>
  403bb0:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403bb4:	f043 0302 	orr.w	r3, r3, #2
  403bb8:	2101      	movs	r1, #1
  403bba:	81a3      	strh	r3, [r4, #12]
  403bbc:	6022      	str	r2, [r4, #0]
  403bbe:	6122      	str	r2, [r4, #16]
  403bc0:	6161      	str	r1, [r4, #20]
  403bc2:	e7d3      	b.n	403b6c <__smakebuf_r+0x80>
  403bc4:	00403311 	.word	0x00403311
  403bc8:	00404805 	.word	0x00404805

00403bcc <malloc>:
  403bcc:	4b02      	ldr	r3, [pc, #8]	; (403bd8 <malloc+0xc>)
  403bce:	4601      	mov	r1, r0
  403bd0:	6818      	ldr	r0, [r3, #0]
  403bd2:	f000 b803 	b.w	403bdc <_malloc_r>
  403bd6:	bf00      	nop
  403bd8:	20000430 	.word	0x20000430

00403bdc <_malloc_r>:
  403bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403be0:	f101 050b 	add.w	r5, r1, #11
  403be4:	2d16      	cmp	r5, #22
  403be6:	b083      	sub	sp, #12
  403be8:	4606      	mov	r6, r0
  403bea:	d927      	bls.n	403c3c <_malloc_r+0x60>
  403bec:	f035 0507 	bics.w	r5, r5, #7
  403bf0:	f100 80b6 	bmi.w	403d60 <_malloc_r+0x184>
  403bf4:	42a9      	cmp	r1, r5
  403bf6:	f200 80b3 	bhi.w	403d60 <_malloc_r+0x184>
  403bfa:	f000 fbc9 	bl	404390 <__malloc_lock>
  403bfe:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  403c02:	d222      	bcs.n	403c4a <_malloc_r+0x6e>
  403c04:	4fc2      	ldr	r7, [pc, #776]	; (403f10 <_malloc_r+0x334>)
  403c06:	08e8      	lsrs	r0, r5, #3
  403c08:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  403c0c:	68dc      	ldr	r4, [r3, #12]
  403c0e:	429c      	cmp	r4, r3
  403c10:	f000 81c8 	beq.w	403fa4 <_malloc_r+0x3c8>
  403c14:	6863      	ldr	r3, [r4, #4]
  403c16:	68e1      	ldr	r1, [r4, #12]
  403c18:	68a5      	ldr	r5, [r4, #8]
  403c1a:	f023 0303 	bic.w	r3, r3, #3
  403c1e:	4423      	add	r3, r4
  403c20:	4630      	mov	r0, r6
  403c22:	685a      	ldr	r2, [r3, #4]
  403c24:	60e9      	str	r1, [r5, #12]
  403c26:	f042 0201 	orr.w	r2, r2, #1
  403c2a:	608d      	str	r5, [r1, #8]
  403c2c:	605a      	str	r2, [r3, #4]
  403c2e:	f000 fbb1 	bl	404394 <__malloc_unlock>
  403c32:	3408      	adds	r4, #8
  403c34:	4620      	mov	r0, r4
  403c36:	b003      	add	sp, #12
  403c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c3c:	2910      	cmp	r1, #16
  403c3e:	f200 808f 	bhi.w	403d60 <_malloc_r+0x184>
  403c42:	f000 fba5 	bl	404390 <__malloc_lock>
  403c46:	2510      	movs	r5, #16
  403c48:	e7dc      	b.n	403c04 <_malloc_r+0x28>
  403c4a:	0a68      	lsrs	r0, r5, #9
  403c4c:	f000 808f 	beq.w	403d6e <_malloc_r+0x192>
  403c50:	2804      	cmp	r0, #4
  403c52:	f200 8154 	bhi.w	403efe <_malloc_r+0x322>
  403c56:	09a8      	lsrs	r0, r5, #6
  403c58:	3038      	adds	r0, #56	; 0x38
  403c5a:	0041      	lsls	r1, r0, #1
  403c5c:	4fac      	ldr	r7, [pc, #688]	; (403f10 <_malloc_r+0x334>)
  403c5e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  403c62:	68cc      	ldr	r4, [r1, #12]
  403c64:	42a1      	cmp	r1, r4
  403c66:	d106      	bne.n	403c76 <_malloc_r+0x9a>
  403c68:	e00c      	b.n	403c84 <_malloc_r+0xa8>
  403c6a:	2a00      	cmp	r2, #0
  403c6c:	f280 8082 	bge.w	403d74 <_malloc_r+0x198>
  403c70:	68e4      	ldr	r4, [r4, #12]
  403c72:	42a1      	cmp	r1, r4
  403c74:	d006      	beq.n	403c84 <_malloc_r+0xa8>
  403c76:	6863      	ldr	r3, [r4, #4]
  403c78:	f023 0303 	bic.w	r3, r3, #3
  403c7c:	1b5a      	subs	r2, r3, r5
  403c7e:	2a0f      	cmp	r2, #15
  403c80:	ddf3      	ble.n	403c6a <_malloc_r+0x8e>
  403c82:	3801      	subs	r0, #1
  403c84:	3001      	adds	r0, #1
  403c86:	49a2      	ldr	r1, [pc, #648]	; (403f10 <_malloc_r+0x334>)
  403c88:	693c      	ldr	r4, [r7, #16]
  403c8a:	f101 0e08 	add.w	lr, r1, #8
  403c8e:	4574      	cmp	r4, lr
  403c90:	f000 817d 	beq.w	403f8e <_malloc_r+0x3b2>
  403c94:	6863      	ldr	r3, [r4, #4]
  403c96:	f023 0303 	bic.w	r3, r3, #3
  403c9a:	1b5a      	subs	r2, r3, r5
  403c9c:	2a0f      	cmp	r2, #15
  403c9e:	f300 8163 	bgt.w	403f68 <_malloc_r+0x38c>
  403ca2:	2a00      	cmp	r2, #0
  403ca4:	f8c1 e014 	str.w	lr, [r1, #20]
  403ca8:	f8c1 e010 	str.w	lr, [r1, #16]
  403cac:	da73      	bge.n	403d96 <_malloc_r+0x1ba>
  403cae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403cb2:	f080 8139 	bcs.w	403f28 <_malloc_r+0x34c>
  403cb6:	08db      	lsrs	r3, r3, #3
  403cb8:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  403cbc:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  403cc0:	684a      	ldr	r2, [r1, #4]
  403cc2:	f8d8 9008 	ldr.w	r9, [r8, #8]
  403cc6:	f8c4 9008 	str.w	r9, [r4, #8]
  403cca:	2301      	movs	r3, #1
  403ccc:	fa03 f30c 	lsl.w	r3, r3, ip
  403cd0:	4313      	orrs	r3, r2
  403cd2:	f8c4 800c 	str.w	r8, [r4, #12]
  403cd6:	604b      	str	r3, [r1, #4]
  403cd8:	f8c8 4008 	str.w	r4, [r8, #8]
  403cdc:	f8c9 400c 	str.w	r4, [r9, #12]
  403ce0:	1082      	asrs	r2, r0, #2
  403ce2:	2401      	movs	r4, #1
  403ce4:	4094      	lsls	r4, r2
  403ce6:	429c      	cmp	r4, r3
  403ce8:	d862      	bhi.n	403db0 <_malloc_r+0x1d4>
  403cea:	4223      	tst	r3, r4
  403cec:	d106      	bne.n	403cfc <_malloc_r+0x120>
  403cee:	f020 0003 	bic.w	r0, r0, #3
  403cf2:	0064      	lsls	r4, r4, #1
  403cf4:	4223      	tst	r3, r4
  403cf6:	f100 0004 	add.w	r0, r0, #4
  403cfa:	d0fa      	beq.n	403cf2 <_malloc_r+0x116>
  403cfc:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  403d00:	46c4      	mov	ip, r8
  403d02:	4681      	mov	r9, r0
  403d04:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403d08:	459c      	cmp	ip, r3
  403d0a:	d107      	bne.n	403d1c <_malloc_r+0x140>
  403d0c:	e141      	b.n	403f92 <_malloc_r+0x3b6>
  403d0e:	2900      	cmp	r1, #0
  403d10:	f280 8151 	bge.w	403fb6 <_malloc_r+0x3da>
  403d14:	68db      	ldr	r3, [r3, #12]
  403d16:	459c      	cmp	ip, r3
  403d18:	f000 813b 	beq.w	403f92 <_malloc_r+0x3b6>
  403d1c:	685a      	ldr	r2, [r3, #4]
  403d1e:	f022 0203 	bic.w	r2, r2, #3
  403d22:	1b51      	subs	r1, r2, r5
  403d24:	290f      	cmp	r1, #15
  403d26:	ddf2      	ble.n	403d0e <_malloc_r+0x132>
  403d28:	461c      	mov	r4, r3
  403d2a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403d2e:	f854 8f08 	ldr.w	r8, [r4, #8]!
  403d32:	195a      	adds	r2, r3, r5
  403d34:	f045 0901 	orr.w	r9, r5, #1
  403d38:	f041 0501 	orr.w	r5, r1, #1
  403d3c:	f8c3 9004 	str.w	r9, [r3, #4]
  403d40:	4630      	mov	r0, r6
  403d42:	f8c8 c00c 	str.w	ip, [r8, #12]
  403d46:	f8cc 8008 	str.w	r8, [ip, #8]
  403d4a:	617a      	str	r2, [r7, #20]
  403d4c:	613a      	str	r2, [r7, #16]
  403d4e:	f8c2 e00c 	str.w	lr, [r2, #12]
  403d52:	f8c2 e008 	str.w	lr, [r2, #8]
  403d56:	6055      	str	r5, [r2, #4]
  403d58:	5051      	str	r1, [r2, r1]
  403d5a:	f000 fb1b 	bl	404394 <__malloc_unlock>
  403d5e:	e769      	b.n	403c34 <_malloc_r+0x58>
  403d60:	2400      	movs	r4, #0
  403d62:	230c      	movs	r3, #12
  403d64:	4620      	mov	r0, r4
  403d66:	6033      	str	r3, [r6, #0]
  403d68:	b003      	add	sp, #12
  403d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d6e:	217e      	movs	r1, #126	; 0x7e
  403d70:	203f      	movs	r0, #63	; 0x3f
  403d72:	e773      	b.n	403c5c <_malloc_r+0x80>
  403d74:	4423      	add	r3, r4
  403d76:	68e1      	ldr	r1, [r4, #12]
  403d78:	685a      	ldr	r2, [r3, #4]
  403d7a:	68a5      	ldr	r5, [r4, #8]
  403d7c:	f042 0201 	orr.w	r2, r2, #1
  403d80:	60e9      	str	r1, [r5, #12]
  403d82:	4630      	mov	r0, r6
  403d84:	608d      	str	r5, [r1, #8]
  403d86:	605a      	str	r2, [r3, #4]
  403d88:	f000 fb04 	bl	404394 <__malloc_unlock>
  403d8c:	3408      	adds	r4, #8
  403d8e:	4620      	mov	r0, r4
  403d90:	b003      	add	sp, #12
  403d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d96:	4423      	add	r3, r4
  403d98:	4630      	mov	r0, r6
  403d9a:	685a      	ldr	r2, [r3, #4]
  403d9c:	f042 0201 	orr.w	r2, r2, #1
  403da0:	605a      	str	r2, [r3, #4]
  403da2:	f000 faf7 	bl	404394 <__malloc_unlock>
  403da6:	3408      	adds	r4, #8
  403da8:	4620      	mov	r0, r4
  403daa:	b003      	add	sp, #12
  403dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403db0:	68bc      	ldr	r4, [r7, #8]
  403db2:	6863      	ldr	r3, [r4, #4]
  403db4:	f023 0803 	bic.w	r8, r3, #3
  403db8:	4545      	cmp	r5, r8
  403dba:	d804      	bhi.n	403dc6 <_malloc_r+0x1ea>
  403dbc:	ebc5 0308 	rsb	r3, r5, r8
  403dc0:	2b0f      	cmp	r3, #15
  403dc2:	f300 808c 	bgt.w	403ede <_malloc_r+0x302>
  403dc6:	4b53      	ldr	r3, [pc, #332]	; (403f14 <_malloc_r+0x338>)
  403dc8:	f8df a158 	ldr.w	sl, [pc, #344]	; 403f24 <_malloc_r+0x348>
  403dcc:	681a      	ldr	r2, [r3, #0]
  403dce:	f8da 3000 	ldr.w	r3, [sl]
  403dd2:	3301      	adds	r3, #1
  403dd4:	442a      	add	r2, r5
  403dd6:	eb04 0b08 	add.w	fp, r4, r8
  403dda:	f000 8150 	beq.w	40407e <_malloc_r+0x4a2>
  403dde:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  403de2:	320f      	adds	r2, #15
  403de4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  403de8:	f022 020f 	bic.w	r2, r2, #15
  403dec:	4611      	mov	r1, r2
  403dee:	4630      	mov	r0, r6
  403df0:	9201      	str	r2, [sp, #4]
  403df2:	f000 fcc7 	bl	404784 <_sbrk_r>
  403df6:	f1b0 3fff 	cmp.w	r0, #4294967295
  403dfa:	4681      	mov	r9, r0
  403dfc:	9a01      	ldr	r2, [sp, #4]
  403dfe:	f000 8147 	beq.w	404090 <_malloc_r+0x4b4>
  403e02:	4583      	cmp	fp, r0
  403e04:	f200 80ee 	bhi.w	403fe4 <_malloc_r+0x408>
  403e08:	4b43      	ldr	r3, [pc, #268]	; (403f18 <_malloc_r+0x33c>)
  403e0a:	6819      	ldr	r1, [r3, #0]
  403e0c:	45cb      	cmp	fp, r9
  403e0e:	4411      	add	r1, r2
  403e10:	6019      	str	r1, [r3, #0]
  403e12:	f000 8142 	beq.w	40409a <_malloc_r+0x4be>
  403e16:	f8da 0000 	ldr.w	r0, [sl]
  403e1a:	f8df e108 	ldr.w	lr, [pc, #264]	; 403f24 <_malloc_r+0x348>
  403e1e:	3001      	adds	r0, #1
  403e20:	bf1b      	ittet	ne
  403e22:	ebcb 0b09 	rsbne	fp, fp, r9
  403e26:	4459      	addne	r1, fp
  403e28:	f8ce 9000 	streq.w	r9, [lr]
  403e2c:	6019      	strne	r1, [r3, #0]
  403e2e:	f019 0107 	ands.w	r1, r9, #7
  403e32:	f000 8107 	beq.w	404044 <_malloc_r+0x468>
  403e36:	f1c1 0008 	rsb	r0, r1, #8
  403e3a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403e3e:	4481      	add	r9, r0
  403e40:	3108      	adds	r1, #8
  403e42:	444a      	add	r2, r9
  403e44:	f3c2 020b 	ubfx	r2, r2, #0, #12
  403e48:	ebc2 0a01 	rsb	sl, r2, r1
  403e4c:	4651      	mov	r1, sl
  403e4e:	4630      	mov	r0, r6
  403e50:	9301      	str	r3, [sp, #4]
  403e52:	f000 fc97 	bl	404784 <_sbrk_r>
  403e56:	1c43      	adds	r3, r0, #1
  403e58:	9b01      	ldr	r3, [sp, #4]
  403e5a:	f000 812c 	beq.w	4040b6 <_malloc_r+0x4da>
  403e5e:	ebc9 0200 	rsb	r2, r9, r0
  403e62:	4452      	add	r2, sl
  403e64:	f042 0201 	orr.w	r2, r2, #1
  403e68:	6819      	ldr	r1, [r3, #0]
  403e6a:	f8c7 9008 	str.w	r9, [r7, #8]
  403e6e:	4451      	add	r1, sl
  403e70:	42bc      	cmp	r4, r7
  403e72:	f8c9 2004 	str.w	r2, [r9, #4]
  403e76:	6019      	str	r1, [r3, #0]
  403e78:	f8df a09c 	ldr.w	sl, [pc, #156]	; 403f18 <_malloc_r+0x33c>
  403e7c:	d016      	beq.n	403eac <_malloc_r+0x2d0>
  403e7e:	f1b8 0f0f 	cmp.w	r8, #15
  403e82:	f240 80ee 	bls.w	404062 <_malloc_r+0x486>
  403e86:	6862      	ldr	r2, [r4, #4]
  403e88:	f1a8 030c 	sub.w	r3, r8, #12
  403e8c:	f023 0307 	bic.w	r3, r3, #7
  403e90:	18e0      	adds	r0, r4, r3
  403e92:	f002 0201 	and.w	r2, r2, #1
  403e96:	f04f 0e05 	mov.w	lr, #5
  403e9a:	431a      	orrs	r2, r3
  403e9c:	2b0f      	cmp	r3, #15
  403e9e:	6062      	str	r2, [r4, #4]
  403ea0:	f8c0 e004 	str.w	lr, [r0, #4]
  403ea4:	f8c0 e008 	str.w	lr, [r0, #8]
  403ea8:	f200 8109 	bhi.w	4040be <_malloc_r+0x4e2>
  403eac:	4b1b      	ldr	r3, [pc, #108]	; (403f1c <_malloc_r+0x340>)
  403eae:	68bc      	ldr	r4, [r7, #8]
  403eb0:	681a      	ldr	r2, [r3, #0]
  403eb2:	4291      	cmp	r1, r2
  403eb4:	bf88      	it	hi
  403eb6:	6019      	strhi	r1, [r3, #0]
  403eb8:	4b19      	ldr	r3, [pc, #100]	; (403f20 <_malloc_r+0x344>)
  403eba:	681a      	ldr	r2, [r3, #0]
  403ebc:	4291      	cmp	r1, r2
  403ebe:	6862      	ldr	r2, [r4, #4]
  403ec0:	bf88      	it	hi
  403ec2:	6019      	strhi	r1, [r3, #0]
  403ec4:	f022 0203 	bic.w	r2, r2, #3
  403ec8:	4295      	cmp	r5, r2
  403eca:	eba2 0305 	sub.w	r3, r2, r5
  403ece:	d801      	bhi.n	403ed4 <_malloc_r+0x2f8>
  403ed0:	2b0f      	cmp	r3, #15
  403ed2:	dc04      	bgt.n	403ede <_malloc_r+0x302>
  403ed4:	4630      	mov	r0, r6
  403ed6:	f000 fa5d 	bl	404394 <__malloc_unlock>
  403eda:	2400      	movs	r4, #0
  403edc:	e6aa      	b.n	403c34 <_malloc_r+0x58>
  403ede:	1962      	adds	r2, r4, r5
  403ee0:	f043 0301 	orr.w	r3, r3, #1
  403ee4:	f045 0501 	orr.w	r5, r5, #1
  403ee8:	6065      	str	r5, [r4, #4]
  403eea:	4630      	mov	r0, r6
  403eec:	60ba      	str	r2, [r7, #8]
  403eee:	6053      	str	r3, [r2, #4]
  403ef0:	f000 fa50 	bl	404394 <__malloc_unlock>
  403ef4:	3408      	adds	r4, #8
  403ef6:	4620      	mov	r0, r4
  403ef8:	b003      	add	sp, #12
  403efa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403efe:	2814      	cmp	r0, #20
  403f00:	d968      	bls.n	403fd4 <_malloc_r+0x3f8>
  403f02:	2854      	cmp	r0, #84	; 0x54
  403f04:	f200 8097 	bhi.w	404036 <_malloc_r+0x45a>
  403f08:	0b28      	lsrs	r0, r5, #12
  403f0a:	306e      	adds	r0, #110	; 0x6e
  403f0c:	0041      	lsls	r1, r0, #1
  403f0e:	e6a5      	b.n	403c5c <_malloc_r+0x80>
  403f10:	2000045c 	.word	0x2000045c
  403f14:	2000091c 	.word	0x2000091c
  403f18:	20000920 	.word	0x20000920
  403f1c:	20000918 	.word	0x20000918
  403f20:	20000914 	.word	0x20000914
  403f24:	20000868 	.word	0x20000868
  403f28:	0a5a      	lsrs	r2, r3, #9
  403f2a:	2a04      	cmp	r2, #4
  403f2c:	d955      	bls.n	403fda <_malloc_r+0x3fe>
  403f2e:	2a14      	cmp	r2, #20
  403f30:	f200 80a7 	bhi.w	404082 <_malloc_r+0x4a6>
  403f34:	325b      	adds	r2, #91	; 0x5b
  403f36:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  403f3a:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  403f3e:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 4040fc <_malloc_r+0x520>
  403f42:	f8dc 1008 	ldr.w	r1, [ip, #8]
  403f46:	4561      	cmp	r1, ip
  403f48:	d07f      	beq.n	40404a <_malloc_r+0x46e>
  403f4a:	684a      	ldr	r2, [r1, #4]
  403f4c:	f022 0203 	bic.w	r2, r2, #3
  403f50:	4293      	cmp	r3, r2
  403f52:	d202      	bcs.n	403f5a <_malloc_r+0x37e>
  403f54:	6889      	ldr	r1, [r1, #8]
  403f56:	458c      	cmp	ip, r1
  403f58:	d1f7      	bne.n	403f4a <_malloc_r+0x36e>
  403f5a:	68ca      	ldr	r2, [r1, #12]
  403f5c:	687b      	ldr	r3, [r7, #4]
  403f5e:	60e2      	str	r2, [r4, #12]
  403f60:	60a1      	str	r1, [r4, #8]
  403f62:	6094      	str	r4, [r2, #8]
  403f64:	60cc      	str	r4, [r1, #12]
  403f66:	e6bb      	b.n	403ce0 <_malloc_r+0x104>
  403f68:	1963      	adds	r3, r4, r5
  403f6a:	f042 0701 	orr.w	r7, r2, #1
  403f6e:	f045 0501 	orr.w	r5, r5, #1
  403f72:	6065      	str	r5, [r4, #4]
  403f74:	4630      	mov	r0, r6
  403f76:	614b      	str	r3, [r1, #20]
  403f78:	610b      	str	r3, [r1, #16]
  403f7a:	f8c3 e00c 	str.w	lr, [r3, #12]
  403f7e:	f8c3 e008 	str.w	lr, [r3, #8]
  403f82:	605f      	str	r7, [r3, #4]
  403f84:	509a      	str	r2, [r3, r2]
  403f86:	3408      	adds	r4, #8
  403f88:	f000 fa04 	bl	404394 <__malloc_unlock>
  403f8c:	e652      	b.n	403c34 <_malloc_r+0x58>
  403f8e:	684b      	ldr	r3, [r1, #4]
  403f90:	e6a6      	b.n	403ce0 <_malloc_r+0x104>
  403f92:	f109 0901 	add.w	r9, r9, #1
  403f96:	f019 0f03 	tst.w	r9, #3
  403f9a:	f10c 0c08 	add.w	ip, ip, #8
  403f9e:	f47f aeb1 	bne.w	403d04 <_malloc_r+0x128>
  403fa2:	e02c      	b.n	403ffe <_malloc_r+0x422>
  403fa4:	f104 0308 	add.w	r3, r4, #8
  403fa8:	6964      	ldr	r4, [r4, #20]
  403faa:	42a3      	cmp	r3, r4
  403fac:	bf08      	it	eq
  403fae:	3002      	addeq	r0, #2
  403fb0:	f43f ae69 	beq.w	403c86 <_malloc_r+0xaa>
  403fb4:	e62e      	b.n	403c14 <_malloc_r+0x38>
  403fb6:	441a      	add	r2, r3
  403fb8:	461c      	mov	r4, r3
  403fba:	6851      	ldr	r1, [r2, #4]
  403fbc:	68db      	ldr	r3, [r3, #12]
  403fbe:	f854 5f08 	ldr.w	r5, [r4, #8]!
  403fc2:	f041 0101 	orr.w	r1, r1, #1
  403fc6:	6051      	str	r1, [r2, #4]
  403fc8:	4630      	mov	r0, r6
  403fca:	60eb      	str	r3, [r5, #12]
  403fcc:	609d      	str	r5, [r3, #8]
  403fce:	f000 f9e1 	bl	404394 <__malloc_unlock>
  403fd2:	e62f      	b.n	403c34 <_malloc_r+0x58>
  403fd4:	305b      	adds	r0, #91	; 0x5b
  403fd6:	0041      	lsls	r1, r0, #1
  403fd8:	e640      	b.n	403c5c <_malloc_r+0x80>
  403fda:	099a      	lsrs	r2, r3, #6
  403fdc:	3238      	adds	r2, #56	; 0x38
  403fde:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  403fe2:	e7aa      	b.n	403f3a <_malloc_r+0x35e>
  403fe4:	42bc      	cmp	r4, r7
  403fe6:	4b45      	ldr	r3, [pc, #276]	; (4040fc <_malloc_r+0x520>)
  403fe8:	f43f af0e 	beq.w	403e08 <_malloc_r+0x22c>
  403fec:	689c      	ldr	r4, [r3, #8]
  403fee:	6862      	ldr	r2, [r4, #4]
  403ff0:	f022 0203 	bic.w	r2, r2, #3
  403ff4:	e768      	b.n	403ec8 <_malloc_r+0x2ec>
  403ff6:	f8d8 8000 	ldr.w	r8, [r8]
  403ffa:	4598      	cmp	r8, r3
  403ffc:	d17c      	bne.n	4040f8 <_malloc_r+0x51c>
  403ffe:	f010 0f03 	tst.w	r0, #3
  404002:	f1a8 0308 	sub.w	r3, r8, #8
  404006:	f100 30ff 	add.w	r0, r0, #4294967295
  40400a:	d1f4      	bne.n	403ff6 <_malloc_r+0x41a>
  40400c:	687b      	ldr	r3, [r7, #4]
  40400e:	ea23 0304 	bic.w	r3, r3, r4
  404012:	607b      	str	r3, [r7, #4]
  404014:	0064      	lsls	r4, r4, #1
  404016:	429c      	cmp	r4, r3
  404018:	f63f aeca 	bhi.w	403db0 <_malloc_r+0x1d4>
  40401c:	2c00      	cmp	r4, #0
  40401e:	f43f aec7 	beq.w	403db0 <_malloc_r+0x1d4>
  404022:	4223      	tst	r3, r4
  404024:	4648      	mov	r0, r9
  404026:	f47f ae69 	bne.w	403cfc <_malloc_r+0x120>
  40402a:	0064      	lsls	r4, r4, #1
  40402c:	4223      	tst	r3, r4
  40402e:	f100 0004 	add.w	r0, r0, #4
  404032:	d0fa      	beq.n	40402a <_malloc_r+0x44e>
  404034:	e662      	b.n	403cfc <_malloc_r+0x120>
  404036:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  40403a:	d818      	bhi.n	40406e <_malloc_r+0x492>
  40403c:	0be8      	lsrs	r0, r5, #15
  40403e:	3077      	adds	r0, #119	; 0x77
  404040:	0041      	lsls	r1, r0, #1
  404042:	e60b      	b.n	403c5c <_malloc_r+0x80>
  404044:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404048:	e6fb      	b.n	403e42 <_malloc_r+0x266>
  40404a:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40404e:	1092      	asrs	r2, r2, #2
  404050:	f04f 0c01 	mov.w	ip, #1
  404054:	fa0c f202 	lsl.w	r2, ip, r2
  404058:	4313      	orrs	r3, r2
  40405a:	f8c8 3004 	str.w	r3, [r8, #4]
  40405e:	460a      	mov	r2, r1
  404060:	e77d      	b.n	403f5e <_malloc_r+0x382>
  404062:	2301      	movs	r3, #1
  404064:	f8c9 3004 	str.w	r3, [r9, #4]
  404068:	464c      	mov	r4, r9
  40406a:	2200      	movs	r2, #0
  40406c:	e72c      	b.n	403ec8 <_malloc_r+0x2ec>
  40406e:	f240 5354 	movw	r3, #1364	; 0x554
  404072:	4298      	cmp	r0, r3
  404074:	d81c      	bhi.n	4040b0 <_malloc_r+0x4d4>
  404076:	0ca8      	lsrs	r0, r5, #18
  404078:	307c      	adds	r0, #124	; 0x7c
  40407a:	0041      	lsls	r1, r0, #1
  40407c:	e5ee      	b.n	403c5c <_malloc_r+0x80>
  40407e:	3210      	adds	r2, #16
  404080:	e6b4      	b.n	403dec <_malloc_r+0x210>
  404082:	2a54      	cmp	r2, #84	; 0x54
  404084:	d823      	bhi.n	4040ce <_malloc_r+0x4f2>
  404086:	0b1a      	lsrs	r2, r3, #12
  404088:	326e      	adds	r2, #110	; 0x6e
  40408a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40408e:	e754      	b.n	403f3a <_malloc_r+0x35e>
  404090:	68bc      	ldr	r4, [r7, #8]
  404092:	6862      	ldr	r2, [r4, #4]
  404094:	f022 0203 	bic.w	r2, r2, #3
  404098:	e716      	b.n	403ec8 <_malloc_r+0x2ec>
  40409a:	f3cb 000b 	ubfx	r0, fp, #0, #12
  40409e:	2800      	cmp	r0, #0
  4040a0:	f47f aeb9 	bne.w	403e16 <_malloc_r+0x23a>
  4040a4:	4442      	add	r2, r8
  4040a6:	68bb      	ldr	r3, [r7, #8]
  4040a8:	f042 0201 	orr.w	r2, r2, #1
  4040ac:	605a      	str	r2, [r3, #4]
  4040ae:	e6fd      	b.n	403eac <_malloc_r+0x2d0>
  4040b0:	21fc      	movs	r1, #252	; 0xfc
  4040b2:	207e      	movs	r0, #126	; 0x7e
  4040b4:	e5d2      	b.n	403c5c <_malloc_r+0x80>
  4040b6:	2201      	movs	r2, #1
  4040b8:	f04f 0a00 	mov.w	sl, #0
  4040bc:	e6d4      	b.n	403e68 <_malloc_r+0x28c>
  4040be:	f104 0108 	add.w	r1, r4, #8
  4040c2:	4630      	mov	r0, r6
  4040c4:	f7ff fa7a 	bl	4035bc <_free_r>
  4040c8:	f8da 1000 	ldr.w	r1, [sl]
  4040cc:	e6ee      	b.n	403eac <_malloc_r+0x2d0>
  4040ce:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4040d2:	d804      	bhi.n	4040de <_malloc_r+0x502>
  4040d4:	0bda      	lsrs	r2, r3, #15
  4040d6:	3277      	adds	r2, #119	; 0x77
  4040d8:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4040dc:	e72d      	b.n	403f3a <_malloc_r+0x35e>
  4040de:	f240 5154 	movw	r1, #1364	; 0x554
  4040e2:	428a      	cmp	r2, r1
  4040e4:	d804      	bhi.n	4040f0 <_malloc_r+0x514>
  4040e6:	0c9a      	lsrs	r2, r3, #18
  4040e8:	327c      	adds	r2, #124	; 0x7c
  4040ea:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4040ee:	e724      	b.n	403f3a <_malloc_r+0x35e>
  4040f0:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  4040f4:	227e      	movs	r2, #126	; 0x7e
  4040f6:	e720      	b.n	403f3a <_malloc_r+0x35e>
  4040f8:	687b      	ldr	r3, [r7, #4]
  4040fa:	e78b      	b.n	404014 <_malloc_r+0x438>
  4040fc:	2000045c 	.word	0x2000045c

00404100 <memchr>:
  404100:	0783      	lsls	r3, r0, #30
  404102:	b470      	push	{r4, r5, r6}
  404104:	b2c9      	uxtb	r1, r1
  404106:	d040      	beq.n	40418a <memchr+0x8a>
  404108:	1e54      	subs	r4, r2, #1
  40410a:	2a00      	cmp	r2, #0
  40410c:	d03f      	beq.n	40418e <memchr+0x8e>
  40410e:	7803      	ldrb	r3, [r0, #0]
  404110:	428b      	cmp	r3, r1
  404112:	bf18      	it	ne
  404114:	1c43      	addne	r3, r0, #1
  404116:	d106      	bne.n	404126 <memchr+0x26>
  404118:	e01d      	b.n	404156 <memchr+0x56>
  40411a:	b1f4      	cbz	r4, 40415a <memchr+0x5a>
  40411c:	7802      	ldrb	r2, [r0, #0]
  40411e:	428a      	cmp	r2, r1
  404120:	f104 34ff 	add.w	r4, r4, #4294967295
  404124:	d017      	beq.n	404156 <memchr+0x56>
  404126:	f013 0f03 	tst.w	r3, #3
  40412a:	4618      	mov	r0, r3
  40412c:	f103 0301 	add.w	r3, r3, #1
  404130:	d1f3      	bne.n	40411a <memchr+0x1a>
  404132:	2c03      	cmp	r4, #3
  404134:	d814      	bhi.n	404160 <memchr+0x60>
  404136:	b184      	cbz	r4, 40415a <memchr+0x5a>
  404138:	7803      	ldrb	r3, [r0, #0]
  40413a:	428b      	cmp	r3, r1
  40413c:	d00b      	beq.n	404156 <memchr+0x56>
  40413e:	1905      	adds	r5, r0, r4
  404140:	1c43      	adds	r3, r0, #1
  404142:	e002      	b.n	40414a <memchr+0x4a>
  404144:	7802      	ldrb	r2, [r0, #0]
  404146:	428a      	cmp	r2, r1
  404148:	d005      	beq.n	404156 <memchr+0x56>
  40414a:	42ab      	cmp	r3, r5
  40414c:	4618      	mov	r0, r3
  40414e:	f103 0301 	add.w	r3, r3, #1
  404152:	d1f7      	bne.n	404144 <memchr+0x44>
  404154:	2000      	movs	r0, #0
  404156:	bc70      	pop	{r4, r5, r6}
  404158:	4770      	bx	lr
  40415a:	4620      	mov	r0, r4
  40415c:	bc70      	pop	{r4, r5, r6}
  40415e:	4770      	bx	lr
  404160:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  404164:	4602      	mov	r2, r0
  404166:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40416a:	4610      	mov	r0, r2
  40416c:	3204      	adds	r2, #4
  40416e:	6803      	ldr	r3, [r0, #0]
  404170:	4073      	eors	r3, r6
  404172:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  404176:	ea25 0303 	bic.w	r3, r5, r3
  40417a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40417e:	d1da      	bne.n	404136 <memchr+0x36>
  404180:	3c04      	subs	r4, #4
  404182:	2c03      	cmp	r4, #3
  404184:	4610      	mov	r0, r2
  404186:	d8f0      	bhi.n	40416a <memchr+0x6a>
  404188:	e7d5      	b.n	404136 <memchr+0x36>
  40418a:	4614      	mov	r4, r2
  40418c:	e7d1      	b.n	404132 <memchr+0x32>
  40418e:	4610      	mov	r0, r2
  404190:	e7e1      	b.n	404156 <memchr+0x56>
  404192:	bf00      	nop

00404194 <memcpy>:
  404194:	4684      	mov	ip, r0
  404196:	ea41 0300 	orr.w	r3, r1, r0
  40419a:	f013 0303 	ands.w	r3, r3, #3
  40419e:	d16d      	bne.n	40427c <memcpy+0xe8>
  4041a0:	3a40      	subs	r2, #64	; 0x40
  4041a2:	d341      	bcc.n	404228 <memcpy+0x94>
  4041a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4041a8:	f840 3b04 	str.w	r3, [r0], #4
  4041ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4041b0:	f840 3b04 	str.w	r3, [r0], #4
  4041b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4041b8:	f840 3b04 	str.w	r3, [r0], #4
  4041bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4041c0:	f840 3b04 	str.w	r3, [r0], #4
  4041c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4041c8:	f840 3b04 	str.w	r3, [r0], #4
  4041cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4041d0:	f840 3b04 	str.w	r3, [r0], #4
  4041d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4041d8:	f840 3b04 	str.w	r3, [r0], #4
  4041dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4041e0:	f840 3b04 	str.w	r3, [r0], #4
  4041e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4041e8:	f840 3b04 	str.w	r3, [r0], #4
  4041ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4041f0:	f840 3b04 	str.w	r3, [r0], #4
  4041f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4041f8:	f840 3b04 	str.w	r3, [r0], #4
  4041fc:	f851 3b04 	ldr.w	r3, [r1], #4
  404200:	f840 3b04 	str.w	r3, [r0], #4
  404204:	f851 3b04 	ldr.w	r3, [r1], #4
  404208:	f840 3b04 	str.w	r3, [r0], #4
  40420c:	f851 3b04 	ldr.w	r3, [r1], #4
  404210:	f840 3b04 	str.w	r3, [r0], #4
  404214:	f851 3b04 	ldr.w	r3, [r1], #4
  404218:	f840 3b04 	str.w	r3, [r0], #4
  40421c:	f851 3b04 	ldr.w	r3, [r1], #4
  404220:	f840 3b04 	str.w	r3, [r0], #4
  404224:	3a40      	subs	r2, #64	; 0x40
  404226:	d2bd      	bcs.n	4041a4 <memcpy+0x10>
  404228:	3230      	adds	r2, #48	; 0x30
  40422a:	d311      	bcc.n	404250 <memcpy+0xbc>
  40422c:	f851 3b04 	ldr.w	r3, [r1], #4
  404230:	f840 3b04 	str.w	r3, [r0], #4
  404234:	f851 3b04 	ldr.w	r3, [r1], #4
  404238:	f840 3b04 	str.w	r3, [r0], #4
  40423c:	f851 3b04 	ldr.w	r3, [r1], #4
  404240:	f840 3b04 	str.w	r3, [r0], #4
  404244:	f851 3b04 	ldr.w	r3, [r1], #4
  404248:	f840 3b04 	str.w	r3, [r0], #4
  40424c:	3a10      	subs	r2, #16
  40424e:	d2ed      	bcs.n	40422c <memcpy+0x98>
  404250:	320c      	adds	r2, #12
  404252:	d305      	bcc.n	404260 <memcpy+0xcc>
  404254:	f851 3b04 	ldr.w	r3, [r1], #4
  404258:	f840 3b04 	str.w	r3, [r0], #4
  40425c:	3a04      	subs	r2, #4
  40425e:	d2f9      	bcs.n	404254 <memcpy+0xc0>
  404260:	3204      	adds	r2, #4
  404262:	d008      	beq.n	404276 <memcpy+0xe2>
  404264:	07d2      	lsls	r2, r2, #31
  404266:	bf1c      	itt	ne
  404268:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40426c:	f800 3b01 	strbne.w	r3, [r0], #1
  404270:	d301      	bcc.n	404276 <memcpy+0xe2>
  404272:	880b      	ldrh	r3, [r1, #0]
  404274:	8003      	strh	r3, [r0, #0]
  404276:	4660      	mov	r0, ip
  404278:	4770      	bx	lr
  40427a:	bf00      	nop
  40427c:	2a08      	cmp	r2, #8
  40427e:	d313      	bcc.n	4042a8 <memcpy+0x114>
  404280:	078b      	lsls	r3, r1, #30
  404282:	d08d      	beq.n	4041a0 <memcpy+0xc>
  404284:	f010 0303 	ands.w	r3, r0, #3
  404288:	d08a      	beq.n	4041a0 <memcpy+0xc>
  40428a:	f1c3 0304 	rsb	r3, r3, #4
  40428e:	1ad2      	subs	r2, r2, r3
  404290:	07db      	lsls	r3, r3, #31
  404292:	bf1c      	itt	ne
  404294:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404298:	f800 3b01 	strbne.w	r3, [r0], #1
  40429c:	d380      	bcc.n	4041a0 <memcpy+0xc>
  40429e:	f831 3b02 	ldrh.w	r3, [r1], #2
  4042a2:	f820 3b02 	strh.w	r3, [r0], #2
  4042a6:	e77b      	b.n	4041a0 <memcpy+0xc>
  4042a8:	3a04      	subs	r2, #4
  4042aa:	d3d9      	bcc.n	404260 <memcpy+0xcc>
  4042ac:	3a01      	subs	r2, #1
  4042ae:	f811 3b01 	ldrb.w	r3, [r1], #1
  4042b2:	f800 3b01 	strb.w	r3, [r0], #1
  4042b6:	d2f9      	bcs.n	4042ac <memcpy+0x118>
  4042b8:	780b      	ldrb	r3, [r1, #0]
  4042ba:	7003      	strb	r3, [r0, #0]
  4042bc:	784b      	ldrb	r3, [r1, #1]
  4042be:	7043      	strb	r3, [r0, #1]
  4042c0:	788b      	ldrb	r3, [r1, #2]
  4042c2:	7083      	strb	r3, [r0, #2]
  4042c4:	4660      	mov	r0, ip
  4042c6:	4770      	bx	lr

004042c8 <memmove>:
  4042c8:	4288      	cmp	r0, r1
  4042ca:	b5f0      	push	{r4, r5, r6, r7, lr}
  4042cc:	d90d      	bls.n	4042ea <memmove+0x22>
  4042ce:	188b      	adds	r3, r1, r2
  4042d0:	4298      	cmp	r0, r3
  4042d2:	d20a      	bcs.n	4042ea <memmove+0x22>
  4042d4:	1881      	adds	r1, r0, r2
  4042d6:	2a00      	cmp	r2, #0
  4042d8:	d054      	beq.n	404384 <memmove+0xbc>
  4042da:	1a9a      	subs	r2, r3, r2
  4042dc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4042e0:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4042e4:	4293      	cmp	r3, r2
  4042e6:	d1f9      	bne.n	4042dc <memmove+0x14>
  4042e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4042ea:	2a0f      	cmp	r2, #15
  4042ec:	d948      	bls.n	404380 <memmove+0xb8>
  4042ee:	ea40 0301 	orr.w	r3, r0, r1
  4042f2:	079b      	lsls	r3, r3, #30
  4042f4:	d147      	bne.n	404386 <memmove+0xbe>
  4042f6:	f100 0410 	add.w	r4, r0, #16
  4042fa:	f101 0310 	add.w	r3, r1, #16
  4042fe:	4615      	mov	r5, r2
  404300:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404304:	f844 6c10 	str.w	r6, [r4, #-16]
  404308:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40430c:	f844 6c0c 	str.w	r6, [r4, #-12]
  404310:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404314:	f844 6c08 	str.w	r6, [r4, #-8]
  404318:	3d10      	subs	r5, #16
  40431a:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40431e:	f844 6c04 	str.w	r6, [r4, #-4]
  404322:	2d0f      	cmp	r5, #15
  404324:	f103 0310 	add.w	r3, r3, #16
  404328:	f104 0410 	add.w	r4, r4, #16
  40432c:	d8e8      	bhi.n	404300 <memmove+0x38>
  40432e:	f1a2 0310 	sub.w	r3, r2, #16
  404332:	f023 030f 	bic.w	r3, r3, #15
  404336:	f002 0e0f 	and.w	lr, r2, #15
  40433a:	3310      	adds	r3, #16
  40433c:	f1be 0f03 	cmp.w	lr, #3
  404340:	4419      	add	r1, r3
  404342:	4403      	add	r3, r0
  404344:	d921      	bls.n	40438a <memmove+0xc2>
  404346:	1f1e      	subs	r6, r3, #4
  404348:	460d      	mov	r5, r1
  40434a:	4674      	mov	r4, lr
  40434c:	3c04      	subs	r4, #4
  40434e:	f855 7b04 	ldr.w	r7, [r5], #4
  404352:	f846 7f04 	str.w	r7, [r6, #4]!
  404356:	2c03      	cmp	r4, #3
  404358:	d8f8      	bhi.n	40434c <memmove+0x84>
  40435a:	f1ae 0404 	sub.w	r4, lr, #4
  40435e:	f024 0403 	bic.w	r4, r4, #3
  404362:	3404      	adds	r4, #4
  404364:	4423      	add	r3, r4
  404366:	4421      	add	r1, r4
  404368:	f002 0203 	and.w	r2, r2, #3
  40436c:	b152      	cbz	r2, 404384 <memmove+0xbc>
  40436e:	3b01      	subs	r3, #1
  404370:	440a      	add	r2, r1
  404372:	f811 4b01 	ldrb.w	r4, [r1], #1
  404376:	f803 4f01 	strb.w	r4, [r3, #1]!
  40437a:	4291      	cmp	r1, r2
  40437c:	d1f9      	bne.n	404372 <memmove+0xaa>
  40437e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404380:	4603      	mov	r3, r0
  404382:	e7f3      	b.n	40436c <memmove+0xa4>
  404384:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404386:	4603      	mov	r3, r0
  404388:	e7f1      	b.n	40436e <memmove+0xa6>
  40438a:	4672      	mov	r2, lr
  40438c:	e7ee      	b.n	40436c <memmove+0xa4>
  40438e:	bf00      	nop

00404390 <__malloc_lock>:
  404390:	4770      	bx	lr
  404392:	bf00      	nop

00404394 <__malloc_unlock>:
  404394:	4770      	bx	lr
  404396:	bf00      	nop

00404398 <_realloc_r>:
  404398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40439c:	4617      	mov	r7, r2
  40439e:	b083      	sub	sp, #12
  4043a0:	460e      	mov	r6, r1
  4043a2:	2900      	cmp	r1, #0
  4043a4:	f000 80e7 	beq.w	404576 <_realloc_r+0x1de>
  4043a8:	4681      	mov	r9, r0
  4043aa:	f107 050b 	add.w	r5, r7, #11
  4043ae:	f7ff ffef 	bl	404390 <__malloc_lock>
  4043b2:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4043b6:	2d16      	cmp	r5, #22
  4043b8:	f023 0403 	bic.w	r4, r3, #3
  4043bc:	f1a6 0808 	sub.w	r8, r6, #8
  4043c0:	d84c      	bhi.n	40445c <_realloc_r+0xc4>
  4043c2:	2210      	movs	r2, #16
  4043c4:	4615      	mov	r5, r2
  4043c6:	42af      	cmp	r7, r5
  4043c8:	d84d      	bhi.n	404466 <_realloc_r+0xce>
  4043ca:	4294      	cmp	r4, r2
  4043cc:	f280 8084 	bge.w	4044d8 <_realloc_r+0x140>
  4043d0:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 404780 <_realloc_r+0x3e8>
  4043d4:	f8db 0008 	ldr.w	r0, [fp, #8]
  4043d8:	eb08 0104 	add.w	r1, r8, r4
  4043dc:	4288      	cmp	r0, r1
  4043de:	f000 80d6 	beq.w	40458e <_realloc_r+0x1f6>
  4043e2:	6848      	ldr	r0, [r1, #4]
  4043e4:	f020 0e01 	bic.w	lr, r0, #1
  4043e8:	448e      	add	lr, r1
  4043ea:	f8de e004 	ldr.w	lr, [lr, #4]
  4043ee:	f01e 0f01 	tst.w	lr, #1
  4043f2:	d13f      	bne.n	404474 <_realloc_r+0xdc>
  4043f4:	f020 0003 	bic.w	r0, r0, #3
  4043f8:	4420      	add	r0, r4
  4043fa:	4290      	cmp	r0, r2
  4043fc:	f280 80c1 	bge.w	404582 <_realloc_r+0x1ea>
  404400:	07db      	lsls	r3, r3, #31
  404402:	f100 808f 	bmi.w	404524 <_realloc_r+0x18c>
  404406:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40440a:	ebc3 0a08 	rsb	sl, r3, r8
  40440e:	f8da 3004 	ldr.w	r3, [sl, #4]
  404412:	f023 0303 	bic.w	r3, r3, #3
  404416:	eb00 0e03 	add.w	lr, r0, r3
  40441a:	4596      	cmp	lr, r2
  40441c:	db34      	blt.n	404488 <_realloc_r+0xf0>
  40441e:	68cb      	ldr	r3, [r1, #12]
  404420:	688a      	ldr	r2, [r1, #8]
  404422:	4657      	mov	r7, sl
  404424:	60d3      	str	r3, [r2, #12]
  404426:	609a      	str	r2, [r3, #8]
  404428:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40442c:	f8da 300c 	ldr.w	r3, [sl, #12]
  404430:	60cb      	str	r3, [r1, #12]
  404432:	1f22      	subs	r2, r4, #4
  404434:	2a24      	cmp	r2, #36	; 0x24
  404436:	6099      	str	r1, [r3, #8]
  404438:	f200 8136 	bhi.w	4046a8 <_realloc_r+0x310>
  40443c:	2a13      	cmp	r2, #19
  40443e:	f240 80fd 	bls.w	40463c <_realloc_r+0x2a4>
  404442:	6833      	ldr	r3, [r6, #0]
  404444:	f8ca 3008 	str.w	r3, [sl, #8]
  404448:	6873      	ldr	r3, [r6, #4]
  40444a:	f8ca 300c 	str.w	r3, [sl, #12]
  40444e:	2a1b      	cmp	r2, #27
  404450:	f200 8140 	bhi.w	4046d4 <_realloc_r+0x33c>
  404454:	3608      	adds	r6, #8
  404456:	f10a 0310 	add.w	r3, sl, #16
  40445a:	e0f0      	b.n	40463e <_realloc_r+0x2a6>
  40445c:	f025 0507 	bic.w	r5, r5, #7
  404460:	2d00      	cmp	r5, #0
  404462:	462a      	mov	r2, r5
  404464:	daaf      	bge.n	4043c6 <_realloc_r+0x2e>
  404466:	230c      	movs	r3, #12
  404468:	2000      	movs	r0, #0
  40446a:	f8c9 3000 	str.w	r3, [r9]
  40446e:	b003      	add	sp, #12
  404470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404474:	07d9      	lsls	r1, r3, #31
  404476:	d455      	bmi.n	404524 <_realloc_r+0x18c>
  404478:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40447c:	ebc3 0a08 	rsb	sl, r3, r8
  404480:	f8da 3004 	ldr.w	r3, [sl, #4]
  404484:	f023 0303 	bic.w	r3, r3, #3
  404488:	4423      	add	r3, r4
  40448a:	4293      	cmp	r3, r2
  40448c:	db4a      	blt.n	404524 <_realloc_r+0x18c>
  40448e:	4657      	mov	r7, sl
  404490:	f8da 100c 	ldr.w	r1, [sl, #12]
  404494:	f857 0f08 	ldr.w	r0, [r7, #8]!
  404498:	1f22      	subs	r2, r4, #4
  40449a:	2a24      	cmp	r2, #36	; 0x24
  40449c:	60c1      	str	r1, [r0, #12]
  40449e:	6088      	str	r0, [r1, #8]
  4044a0:	f200 810e 	bhi.w	4046c0 <_realloc_r+0x328>
  4044a4:	2a13      	cmp	r2, #19
  4044a6:	f240 8109 	bls.w	4046bc <_realloc_r+0x324>
  4044aa:	6831      	ldr	r1, [r6, #0]
  4044ac:	f8ca 1008 	str.w	r1, [sl, #8]
  4044b0:	6871      	ldr	r1, [r6, #4]
  4044b2:	f8ca 100c 	str.w	r1, [sl, #12]
  4044b6:	2a1b      	cmp	r2, #27
  4044b8:	f200 8121 	bhi.w	4046fe <_realloc_r+0x366>
  4044bc:	3608      	adds	r6, #8
  4044be:	f10a 0210 	add.w	r2, sl, #16
  4044c2:	6831      	ldr	r1, [r6, #0]
  4044c4:	6011      	str	r1, [r2, #0]
  4044c6:	6871      	ldr	r1, [r6, #4]
  4044c8:	6051      	str	r1, [r2, #4]
  4044ca:	68b1      	ldr	r1, [r6, #8]
  4044cc:	6091      	str	r1, [r2, #8]
  4044ce:	461c      	mov	r4, r3
  4044d0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4044d4:	463e      	mov	r6, r7
  4044d6:	46d0      	mov	r8, sl
  4044d8:	1b62      	subs	r2, r4, r5
  4044da:	2a0f      	cmp	r2, #15
  4044dc:	f003 0301 	and.w	r3, r3, #1
  4044e0:	d80e      	bhi.n	404500 <_realloc_r+0x168>
  4044e2:	4323      	orrs	r3, r4
  4044e4:	4444      	add	r4, r8
  4044e6:	f8c8 3004 	str.w	r3, [r8, #4]
  4044ea:	6863      	ldr	r3, [r4, #4]
  4044ec:	f043 0301 	orr.w	r3, r3, #1
  4044f0:	6063      	str	r3, [r4, #4]
  4044f2:	4648      	mov	r0, r9
  4044f4:	f7ff ff4e 	bl	404394 <__malloc_unlock>
  4044f8:	4630      	mov	r0, r6
  4044fa:	b003      	add	sp, #12
  4044fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404500:	eb08 0105 	add.w	r1, r8, r5
  404504:	431d      	orrs	r5, r3
  404506:	f042 0301 	orr.w	r3, r2, #1
  40450a:	440a      	add	r2, r1
  40450c:	f8c8 5004 	str.w	r5, [r8, #4]
  404510:	604b      	str	r3, [r1, #4]
  404512:	6853      	ldr	r3, [r2, #4]
  404514:	f043 0301 	orr.w	r3, r3, #1
  404518:	3108      	adds	r1, #8
  40451a:	6053      	str	r3, [r2, #4]
  40451c:	4648      	mov	r0, r9
  40451e:	f7ff f84d 	bl	4035bc <_free_r>
  404522:	e7e6      	b.n	4044f2 <_realloc_r+0x15a>
  404524:	4639      	mov	r1, r7
  404526:	4648      	mov	r0, r9
  404528:	f7ff fb58 	bl	403bdc <_malloc_r>
  40452c:	4607      	mov	r7, r0
  40452e:	b1d8      	cbz	r0, 404568 <_realloc_r+0x1d0>
  404530:	f856 3c04 	ldr.w	r3, [r6, #-4]
  404534:	f023 0201 	bic.w	r2, r3, #1
  404538:	4442      	add	r2, r8
  40453a:	f1a0 0108 	sub.w	r1, r0, #8
  40453e:	4291      	cmp	r1, r2
  404540:	f000 80ac 	beq.w	40469c <_realloc_r+0x304>
  404544:	1f22      	subs	r2, r4, #4
  404546:	2a24      	cmp	r2, #36	; 0x24
  404548:	f200 8099 	bhi.w	40467e <_realloc_r+0x2e6>
  40454c:	2a13      	cmp	r2, #19
  40454e:	d86a      	bhi.n	404626 <_realloc_r+0x28e>
  404550:	4603      	mov	r3, r0
  404552:	4632      	mov	r2, r6
  404554:	6811      	ldr	r1, [r2, #0]
  404556:	6019      	str	r1, [r3, #0]
  404558:	6851      	ldr	r1, [r2, #4]
  40455a:	6059      	str	r1, [r3, #4]
  40455c:	6892      	ldr	r2, [r2, #8]
  40455e:	609a      	str	r2, [r3, #8]
  404560:	4631      	mov	r1, r6
  404562:	4648      	mov	r0, r9
  404564:	f7ff f82a 	bl	4035bc <_free_r>
  404568:	4648      	mov	r0, r9
  40456a:	f7ff ff13 	bl	404394 <__malloc_unlock>
  40456e:	4638      	mov	r0, r7
  404570:	b003      	add	sp, #12
  404572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404576:	4611      	mov	r1, r2
  404578:	b003      	add	sp, #12
  40457a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40457e:	f7ff bb2d 	b.w	403bdc <_malloc_r>
  404582:	68ca      	ldr	r2, [r1, #12]
  404584:	6889      	ldr	r1, [r1, #8]
  404586:	4604      	mov	r4, r0
  404588:	60ca      	str	r2, [r1, #12]
  40458a:	6091      	str	r1, [r2, #8]
  40458c:	e7a4      	b.n	4044d8 <_realloc_r+0x140>
  40458e:	6841      	ldr	r1, [r0, #4]
  404590:	f021 0103 	bic.w	r1, r1, #3
  404594:	4421      	add	r1, r4
  404596:	f105 0010 	add.w	r0, r5, #16
  40459a:	4281      	cmp	r1, r0
  40459c:	da5b      	bge.n	404656 <_realloc_r+0x2be>
  40459e:	07db      	lsls	r3, r3, #31
  4045a0:	d4c0      	bmi.n	404524 <_realloc_r+0x18c>
  4045a2:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4045a6:	ebc3 0a08 	rsb	sl, r3, r8
  4045aa:	f8da 3004 	ldr.w	r3, [sl, #4]
  4045ae:	f023 0303 	bic.w	r3, r3, #3
  4045b2:	eb01 0c03 	add.w	ip, r1, r3
  4045b6:	4560      	cmp	r0, ip
  4045b8:	f73f af66 	bgt.w	404488 <_realloc_r+0xf0>
  4045bc:	4657      	mov	r7, sl
  4045be:	f8da 300c 	ldr.w	r3, [sl, #12]
  4045c2:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4045c6:	1f22      	subs	r2, r4, #4
  4045c8:	2a24      	cmp	r2, #36	; 0x24
  4045ca:	60cb      	str	r3, [r1, #12]
  4045cc:	6099      	str	r1, [r3, #8]
  4045ce:	f200 80b8 	bhi.w	404742 <_realloc_r+0x3aa>
  4045d2:	2a13      	cmp	r2, #19
  4045d4:	f240 80a9 	bls.w	40472a <_realloc_r+0x392>
  4045d8:	6833      	ldr	r3, [r6, #0]
  4045da:	f8ca 3008 	str.w	r3, [sl, #8]
  4045de:	6873      	ldr	r3, [r6, #4]
  4045e0:	f8ca 300c 	str.w	r3, [sl, #12]
  4045e4:	2a1b      	cmp	r2, #27
  4045e6:	f200 80b5 	bhi.w	404754 <_realloc_r+0x3bc>
  4045ea:	3608      	adds	r6, #8
  4045ec:	f10a 0310 	add.w	r3, sl, #16
  4045f0:	6832      	ldr	r2, [r6, #0]
  4045f2:	601a      	str	r2, [r3, #0]
  4045f4:	6872      	ldr	r2, [r6, #4]
  4045f6:	605a      	str	r2, [r3, #4]
  4045f8:	68b2      	ldr	r2, [r6, #8]
  4045fa:	609a      	str	r2, [r3, #8]
  4045fc:	eb0a 0205 	add.w	r2, sl, r5
  404600:	ebc5 030c 	rsb	r3, r5, ip
  404604:	f043 0301 	orr.w	r3, r3, #1
  404608:	f8cb 2008 	str.w	r2, [fp, #8]
  40460c:	6053      	str	r3, [r2, #4]
  40460e:	f8da 3004 	ldr.w	r3, [sl, #4]
  404612:	f003 0301 	and.w	r3, r3, #1
  404616:	431d      	orrs	r5, r3
  404618:	4648      	mov	r0, r9
  40461a:	f8ca 5004 	str.w	r5, [sl, #4]
  40461e:	f7ff feb9 	bl	404394 <__malloc_unlock>
  404622:	4638      	mov	r0, r7
  404624:	e769      	b.n	4044fa <_realloc_r+0x162>
  404626:	6833      	ldr	r3, [r6, #0]
  404628:	6003      	str	r3, [r0, #0]
  40462a:	6873      	ldr	r3, [r6, #4]
  40462c:	6043      	str	r3, [r0, #4]
  40462e:	2a1b      	cmp	r2, #27
  404630:	d829      	bhi.n	404686 <_realloc_r+0x2ee>
  404632:	f100 0308 	add.w	r3, r0, #8
  404636:	f106 0208 	add.w	r2, r6, #8
  40463a:	e78b      	b.n	404554 <_realloc_r+0x1bc>
  40463c:	463b      	mov	r3, r7
  40463e:	6832      	ldr	r2, [r6, #0]
  404640:	601a      	str	r2, [r3, #0]
  404642:	6872      	ldr	r2, [r6, #4]
  404644:	605a      	str	r2, [r3, #4]
  404646:	68b2      	ldr	r2, [r6, #8]
  404648:	609a      	str	r2, [r3, #8]
  40464a:	463e      	mov	r6, r7
  40464c:	4674      	mov	r4, lr
  40464e:	f8da 3004 	ldr.w	r3, [sl, #4]
  404652:	46d0      	mov	r8, sl
  404654:	e740      	b.n	4044d8 <_realloc_r+0x140>
  404656:	eb08 0205 	add.w	r2, r8, r5
  40465a:	1b4b      	subs	r3, r1, r5
  40465c:	f043 0301 	orr.w	r3, r3, #1
  404660:	f8cb 2008 	str.w	r2, [fp, #8]
  404664:	6053      	str	r3, [r2, #4]
  404666:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40466a:	f003 0301 	and.w	r3, r3, #1
  40466e:	431d      	orrs	r5, r3
  404670:	4648      	mov	r0, r9
  404672:	f846 5c04 	str.w	r5, [r6, #-4]
  404676:	f7ff fe8d 	bl	404394 <__malloc_unlock>
  40467a:	4630      	mov	r0, r6
  40467c:	e73d      	b.n	4044fa <_realloc_r+0x162>
  40467e:	4631      	mov	r1, r6
  404680:	f7ff fe22 	bl	4042c8 <memmove>
  404684:	e76c      	b.n	404560 <_realloc_r+0x1c8>
  404686:	68b3      	ldr	r3, [r6, #8]
  404688:	6083      	str	r3, [r0, #8]
  40468a:	68f3      	ldr	r3, [r6, #12]
  40468c:	60c3      	str	r3, [r0, #12]
  40468e:	2a24      	cmp	r2, #36	; 0x24
  404690:	d02c      	beq.n	4046ec <_realloc_r+0x354>
  404692:	f100 0310 	add.w	r3, r0, #16
  404696:	f106 0210 	add.w	r2, r6, #16
  40469a:	e75b      	b.n	404554 <_realloc_r+0x1bc>
  40469c:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4046a0:	f022 0203 	bic.w	r2, r2, #3
  4046a4:	4414      	add	r4, r2
  4046a6:	e717      	b.n	4044d8 <_realloc_r+0x140>
  4046a8:	4631      	mov	r1, r6
  4046aa:	4638      	mov	r0, r7
  4046ac:	4674      	mov	r4, lr
  4046ae:	463e      	mov	r6, r7
  4046b0:	f7ff fe0a 	bl	4042c8 <memmove>
  4046b4:	46d0      	mov	r8, sl
  4046b6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4046ba:	e70d      	b.n	4044d8 <_realloc_r+0x140>
  4046bc:	463a      	mov	r2, r7
  4046be:	e700      	b.n	4044c2 <_realloc_r+0x12a>
  4046c0:	4631      	mov	r1, r6
  4046c2:	4638      	mov	r0, r7
  4046c4:	461c      	mov	r4, r3
  4046c6:	463e      	mov	r6, r7
  4046c8:	f7ff fdfe 	bl	4042c8 <memmove>
  4046cc:	46d0      	mov	r8, sl
  4046ce:	f8da 3004 	ldr.w	r3, [sl, #4]
  4046d2:	e701      	b.n	4044d8 <_realloc_r+0x140>
  4046d4:	68b3      	ldr	r3, [r6, #8]
  4046d6:	f8ca 3010 	str.w	r3, [sl, #16]
  4046da:	68f3      	ldr	r3, [r6, #12]
  4046dc:	f8ca 3014 	str.w	r3, [sl, #20]
  4046e0:	2a24      	cmp	r2, #36	; 0x24
  4046e2:	d018      	beq.n	404716 <_realloc_r+0x37e>
  4046e4:	3610      	adds	r6, #16
  4046e6:	f10a 0318 	add.w	r3, sl, #24
  4046ea:	e7a8      	b.n	40463e <_realloc_r+0x2a6>
  4046ec:	6933      	ldr	r3, [r6, #16]
  4046ee:	6103      	str	r3, [r0, #16]
  4046f0:	6973      	ldr	r3, [r6, #20]
  4046f2:	6143      	str	r3, [r0, #20]
  4046f4:	f106 0218 	add.w	r2, r6, #24
  4046f8:	f100 0318 	add.w	r3, r0, #24
  4046fc:	e72a      	b.n	404554 <_realloc_r+0x1bc>
  4046fe:	68b1      	ldr	r1, [r6, #8]
  404700:	f8ca 1010 	str.w	r1, [sl, #16]
  404704:	68f1      	ldr	r1, [r6, #12]
  404706:	f8ca 1014 	str.w	r1, [sl, #20]
  40470a:	2a24      	cmp	r2, #36	; 0x24
  40470c:	d00f      	beq.n	40472e <_realloc_r+0x396>
  40470e:	3610      	adds	r6, #16
  404710:	f10a 0218 	add.w	r2, sl, #24
  404714:	e6d5      	b.n	4044c2 <_realloc_r+0x12a>
  404716:	6933      	ldr	r3, [r6, #16]
  404718:	f8ca 3018 	str.w	r3, [sl, #24]
  40471c:	6973      	ldr	r3, [r6, #20]
  40471e:	f8ca 301c 	str.w	r3, [sl, #28]
  404722:	3618      	adds	r6, #24
  404724:	f10a 0320 	add.w	r3, sl, #32
  404728:	e789      	b.n	40463e <_realloc_r+0x2a6>
  40472a:	463b      	mov	r3, r7
  40472c:	e760      	b.n	4045f0 <_realloc_r+0x258>
  40472e:	6932      	ldr	r2, [r6, #16]
  404730:	f8ca 2018 	str.w	r2, [sl, #24]
  404734:	6972      	ldr	r2, [r6, #20]
  404736:	f8ca 201c 	str.w	r2, [sl, #28]
  40473a:	3618      	adds	r6, #24
  40473c:	f10a 0220 	add.w	r2, sl, #32
  404740:	e6bf      	b.n	4044c2 <_realloc_r+0x12a>
  404742:	4631      	mov	r1, r6
  404744:	4638      	mov	r0, r7
  404746:	f8cd c004 	str.w	ip, [sp, #4]
  40474a:	f7ff fdbd 	bl	4042c8 <memmove>
  40474e:	f8dd c004 	ldr.w	ip, [sp, #4]
  404752:	e753      	b.n	4045fc <_realloc_r+0x264>
  404754:	68b3      	ldr	r3, [r6, #8]
  404756:	f8ca 3010 	str.w	r3, [sl, #16]
  40475a:	68f3      	ldr	r3, [r6, #12]
  40475c:	f8ca 3014 	str.w	r3, [sl, #20]
  404760:	2a24      	cmp	r2, #36	; 0x24
  404762:	d003      	beq.n	40476c <_realloc_r+0x3d4>
  404764:	3610      	adds	r6, #16
  404766:	f10a 0318 	add.w	r3, sl, #24
  40476a:	e741      	b.n	4045f0 <_realloc_r+0x258>
  40476c:	6933      	ldr	r3, [r6, #16]
  40476e:	f8ca 3018 	str.w	r3, [sl, #24]
  404772:	6973      	ldr	r3, [r6, #20]
  404774:	f8ca 301c 	str.w	r3, [sl, #28]
  404778:	3618      	adds	r6, #24
  40477a:	f10a 0320 	add.w	r3, sl, #32
  40477e:	e737      	b.n	4045f0 <_realloc_r+0x258>
  404780:	2000045c 	.word	0x2000045c

00404784 <_sbrk_r>:
  404784:	b538      	push	{r3, r4, r5, lr}
  404786:	4c07      	ldr	r4, [pc, #28]	; (4047a4 <_sbrk_r+0x20>)
  404788:	2300      	movs	r3, #0
  40478a:	4605      	mov	r5, r0
  40478c:	4608      	mov	r0, r1
  40478e:	6023      	str	r3, [r4, #0]
  404790:	f7fc ffa0 	bl	4016d4 <_sbrk>
  404794:	1c43      	adds	r3, r0, #1
  404796:	d000      	beq.n	40479a <_sbrk_r+0x16>
  404798:	bd38      	pop	{r3, r4, r5, pc}
  40479a:	6823      	ldr	r3, [r4, #0]
  40479c:	2b00      	cmp	r3, #0
  40479e:	d0fb      	beq.n	404798 <_sbrk_r+0x14>
  4047a0:	602b      	str	r3, [r5, #0]
  4047a2:	bd38      	pop	{r3, r4, r5, pc}
  4047a4:	20000964 	.word	0x20000964

004047a8 <__sread>:
  4047a8:	b510      	push	{r4, lr}
  4047aa:	460c      	mov	r4, r1
  4047ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4047b0:	f000 f9bc 	bl	404b2c <_read_r>
  4047b4:	2800      	cmp	r0, #0
  4047b6:	db03      	blt.n	4047c0 <__sread+0x18>
  4047b8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4047ba:	4403      	add	r3, r0
  4047bc:	6523      	str	r3, [r4, #80]	; 0x50
  4047be:	bd10      	pop	{r4, pc}
  4047c0:	89a3      	ldrh	r3, [r4, #12]
  4047c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4047c6:	81a3      	strh	r3, [r4, #12]
  4047c8:	bd10      	pop	{r4, pc}
  4047ca:	bf00      	nop

004047cc <__swrite>:
  4047cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4047d0:	4616      	mov	r6, r2
  4047d2:	898a      	ldrh	r2, [r1, #12]
  4047d4:	461d      	mov	r5, r3
  4047d6:	05d3      	lsls	r3, r2, #23
  4047d8:	460c      	mov	r4, r1
  4047da:	4607      	mov	r7, r0
  4047dc:	d506      	bpl.n	4047ec <__swrite+0x20>
  4047de:	2200      	movs	r2, #0
  4047e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4047e4:	2302      	movs	r3, #2
  4047e6:	f000 f98d 	bl	404b04 <_lseek_r>
  4047ea:	89a2      	ldrh	r2, [r4, #12]
  4047ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4047f0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4047f4:	81a2      	strh	r2, [r4, #12]
  4047f6:	4638      	mov	r0, r7
  4047f8:	4632      	mov	r2, r6
  4047fa:	462b      	mov	r3, r5
  4047fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404800:	f000 b8a0 	b.w	404944 <_write_r>

00404804 <__sseek>:
  404804:	b510      	push	{r4, lr}
  404806:	460c      	mov	r4, r1
  404808:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40480c:	f000 f97a 	bl	404b04 <_lseek_r>
  404810:	89a3      	ldrh	r3, [r4, #12]
  404812:	1c42      	adds	r2, r0, #1
  404814:	bf0e      	itee	eq
  404816:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40481a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40481e:	6520      	strne	r0, [r4, #80]	; 0x50
  404820:	81a3      	strh	r3, [r4, #12]
  404822:	bd10      	pop	{r4, pc}

00404824 <__sclose>:
  404824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404828:	f000 b8f2 	b.w	404a10 <_close_r>

0040482c <__swbuf_r>:
  40482c:	b570      	push	{r4, r5, r6, lr}
  40482e:	460d      	mov	r5, r1
  404830:	4614      	mov	r4, r2
  404832:	4606      	mov	r6, r0
  404834:	b110      	cbz	r0, 40483c <__swbuf_r+0x10>
  404836:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404838:	2b00      	cmp	r3, #0
  40483a:	d048      	beq.n	4048ce <__swbuf_r+0xa2>
  40483c:	89a2      	ldrh	r2, [r4, #12]
  40483e:	69a3      	ldr	r3, [r4, #24]
  404840:	60a3      	str	r3, [r4, #8]
  404842:	b291      	uxth	r1, r2
  404844:	0708      	lsls	r0, r1, #28
  404846:	d538      	bpl.n	4048ba <__swbuf_r+0x8e>
  404848:	6923      	ldr	r3, [r4, #16]
  40484a:	2b00      	cmp	r3, #0
  40484c:	d035      	beq.n	4048ba <__swbuf_r+0x8e>
  40484e:	0489      	lsls	r1, r1, #18
  404850:	b2ed      	uxtb	r5, r5
  404852:	d515      	bpl.n	404880 <__swbuf_r+0x54>
  404854:	6822      	ldr	r2, [r4, #0]
  404856:	6961      	ldr	r1, [r4, #20]
  404858:	1ad3      	subs	r3, r2, r3
  40485a:	428b      	cmp	r3, r1
  40485c:	da1c      	bge.n	404898 <__swbuf_r+0x6c>
  40485e:	3301      	adds	r3, #1
  404860:	68a1      	ldr	r1, [r4, #8]
  404862:	1c50      	adds	r0, r2, #1
  404864:	3901      	subs	r1, #1
  404866:	60a1      	str	r1, [r4, #8]
  404868:	6020      	str	r0, [r4, #0]
  40486a:	7015      	strb	r5, [r2, #0]
  40486c:	6962      	ldr	r2, [r4, #20]
  40486e:	429a      	cmp	r2, r3
  404870:	d01a      	beq.n	4048a8 <__swbuf_r+0x7c>
  404872:	89a3      	ldrh	r3, [r4, #12]
  404874:	07db      	lsls	r3, r3, #31
  404876:	d501      	bpl.n	40487c <__swbuf_r+0x50>
  404878:	2d0a      	cmp	r5, #10
  40487a:	d015      	beq.n	4048a8 <__swbuf_r+0x7c>
  40487c:	4628      	mov	r0, r5
  40487e:	bd70      	pop	{r4, r5, r6, pc}
  404880:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404882:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404886:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40488a:	81a2      	strh	r2, [r4, #12]
  40488c:	6822      	ldr	r2, [r4, #0]
  40488e:	6661      	str	r1, [r4, #100]	; 0x64
  404890:	6961      	ldr	r1, [r4, #20]
  404892:	1ad3      	subs	r3, r2, r3
  404894:	428b      	cmp	r3, r1
  404896:	dbe2      	blt.n	40485e <__swbuf_r+0x32>
  404898:	4630      	mov	r0, r6
  40489a:	4621      	mov	r1, r4
  40489c:	f7fe fd22 	bl	4032e4 <_fflush_r>
  4048a0:	b940      	cbnz	r0, 4048b4 <__swbuf_r+0x88>
  4048a2:	6822      	ldr	r2, [r4, #0]
  4048a4:	2301      	movs	r3, #1
  4048a6:	e7db      	b.n	404860 <__swbuf_r+0x34>
  4048a8:	4630      	mov	r0, r6
  4048aa:	4621      	mov	r1, r4
  4048ac:	f7fe fd1a 	bl	4032e4 <_fflush_r>
  4048b0:	2800      	cmp	r0, #0
  4048b2:	d0e3      	beq.n	40487c <__swbuf_r+0x50>
  4048b4:	f04f 30ff 	mov.w	r0, #4294967295
  4048b8:	bd70      	pop	{r4, r5, r6, pc}
  4048ba:	4630      	mov	r0, r6
  4048bc:	4621      	mov	r1, r4
  4048be:	f7fe fbf5 	bl	4030ac <__swsetup_r>
  4048c2:	2800      	cmp	r0, #0
  4048c4:	d1f6      	bne.n	4048b4 <__swbuf_r+0x88>
  4048c6:	89a2      	ldrh	r2, [r4, #12]
  4048c8:	6923      	ldr	r3, [r4, #16]
  4048ca:	b291      	uxth	r1, r2
  4048cc:	e7bf      	b.n	40484e <__swbuf_r+0x22>
  4048ce:	f7fe fd9d 	bl	40340c <__sinit>
  4048d2:	e7b3      	b.n	40483c <__swbuf_r+0x10>

004048d4 <_wcrtomb_r>:
  4048d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4048d8:	4605      	mov	r5, r0
  4048da:	b086      	sub	sp, #24
  4048dc:	461e      	mov	r6, r3
  4048de:	460c      	mov	r4, r1
  4048e0:	b1a1      	cbz	r1, 40490c <_wcrtomb_r+0x38>
  4048e2:	4b10      	ldr	r3, [pc, #64]	; (404924 <_wcrtomb_r+0x50>)
  4048e4:	4617      	mov	r7, r2
  4048e6:	f8d3 8000 	ldr.w	r8, [r3]
  4048ea:	f7ff f8f5 	bl	403ad8 <__locale_charset>
  4048ee:	9600      	str	r6, [sp, #0]
  4048f0:	4603      	mov	r3, r0
  4048f2:	4621      	mov	r1, r4
  4048f4:	463a      	mov	r2, r7
  4048f6:	4628      	mov	r0, r5
  4048f8:	47c0      	blx	r8
  4048fa:	1c43      	adds	r3, r0, #1
  4048fc:	d103      	bne.n	404906 <_wcrtomb_r+0x32>
  4048fe:	2200      	movs	r2, #0
  404900:	238a      	movs	r3, #138	; 0x8a
  404902:	6032      	str	r2, [r6, #0]
  404904:	602b      	str	r3, [r5, #0]
  404906:	b006      	add	sp, #24
  404908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40490c:	4b05      	ldr	r3, [pc, #20]	; (404924 <_wcrtomb_r+0x50>)
  40490e:	681f      	ldr	r7, [r3, #0]
  404910:	f7ff f8e2 	bl	403ad8 <__locale_charset>
  404914:	9600      	str	r6, [sp, #0]
  404916:	4603      	mov	r3, r0
  404918:	4622      	mov	r2, r4
  40491a:	4628      	mov	r0, r5
  40491c:	a903      	add	r1, sp, #12
  40491e:	47b8      	blx	r7
  404920:	e7eb      	b.n	4048fa <_wcrtomb_r+0x26>
  404922:	bf00      	nop
  404924:	2000086c 	.word	0x2000086c

00404928 <__ascii_wctomb>:
  404928:	b121      	cbz	r1, 404934 <__ascii_wctomb+0xc>
  40492a:	2aff      	cmp	r2, #255	; 0xff
  40492c:	d804      	bhi.n	404938 <__ascii_wctomb+0x10>
  40492e:	700a      	strb	r2, [r1, #0]
  404930:	2001      	movs	r0, #1
  404932:	4770      	bx	lr
  404934:	4608      	mov	r0, r1
  404936:	4770      	bx	lr
  404938:	238a      	movs	r3, #138	; 0x8a
  40493a:	6003      	str	r3, [r0, #0]
  40493c:	f04f 30ff 	mov.w	r0, #4294967295
  404940:	4770      	bx	lr
  404942:	bf00      	nop

00404944 <_write_r>:
  404944:	b570      	push	{r4, r5, r6, lr}
  404946:	4c08      	ldr	r4, [pc, #32]	; (404968 <_write_r+0x24>)
  404948:	4606      	mov	r6, r0
  40494a:	2500      	movs	r5, #0
  40494c:	4608      	mov	r0, r1
  40494e:	4611      	mov	r1, r2
  404950:	461a      	mov	r2, r3
  404952:	6025      	str	r5, [r4, #0]
  404954:	f7fb fdba 	bl	4004cc <_write>
  404958:	1c43      	adds	r3, r0, #1
  40495a:	d000      	beq.n	40495e <_write_r+0x1a>
  40495c:	bd70      	pop	{r4, r5, r6, pc}
  40495e:	6823      	ldr	r3, [r4, #0]
  404960:	2b00      	cmp	r3, #0
  404962:	d0fb      	beq.n	40495c <_write_r+0x18>
  404964:	6033      	str	r3, [r6, #0]
  404966:	bd70      	pop	{r4, r5, r6, pc}
  404968:	20000964 	.word	0x20000964

0040496c <__register_exitproc>:
  40496c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404970:	4c25      	ldr	r4, [pc, #148]	; (404a08 <__register_exitproc+0x9c>)
  404972:	6825      	ldr	r5, [r4, #0]
  404974:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  404978:	4606      	mov	r6, r0
  40497a:	4688      	mov	r8, r1
  40497c:	4692      	mov	sl, r2
  40497e:	4699      	mov	r9, r3
  404980:	b3cc      	cbz	r4, 4049f6 <__register_exitproc+0x8a>
  404982:	6860      	ldr	r0, [r4, #4]
  404984:	281f      	cmp	r0, #31
  404986:	dc18      	bgt.n	4049ba <__register_exitproc+0x4e>
  404988:	1c43      	adds	r3, r0, #1
  40498a:	b17e      	cbz	r6, 4049ac <__register_exitproc+0x40>
  40498c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  404990:	2101      	movs	r1, #1
  404992:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  404996:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  40499a:	fa01 f200 	lsl.w	r2, r1, r0
  40499e:	4317      	orrs	r7, r2
  4049a0:	2e02      	cmp	r6, #2
  4049a2:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4049a6:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4049aa:	d01e      	beq.n	4049ea <__register_exitproc+0x7e>
  4049ac:	3002      	adds	r0, #2
  4049ae:	6063      	str	r3, [r4, #4]
  4049b0:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4049b4:	2000      	movs	r0, #0
  4049b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4049ba:	4b14      	ldr	r3, [pc, #80]	; (404a0c <__register_exitproc+0xa0>)
  4049bc:	b303      	cbz	r3, 404a00 <__register_exitproc+0x94>
  4049be:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4049c2:	f7ff f903 	bl	403bcc <malloc>
  4049c6:	4604      	mov	r4, r0
  4049c8:	b1d0      	cbz	r0, 404a00 <__register_exitproc+0x94>
  4049ca:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4049ce:	2700      	movs	r7, #0
  4049d0:	e880 0088 	stmia.w	r0, {r3, r7}
  4049d4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4049d8:	4638      	mov	r0, r7
  4049da:	2301      	movs	r3, #1
  4049dc:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4049e0:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4049e4:	2e00      	cmp	r6, #0
  4049e6:	d0e1      	beq.n	4049ac <__register_exitproc+0x40>
  4049e8:	e7d0      	b.n	40498c <__register_exitproc+0x20>
  4049ea:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4049ee:	430a      	orrs	r2, r1
  4049f0:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4049f4:	e7da      	b.n	4049ac <__register_exitproc+0x40>
  4049f6:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4049fa:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4049fe:	e7c0      	b.n	404982 <__register_exitproc+0x16>
  404a00:	f04f 30ff 	mov.w	r0, #4294967295
  404a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404a08:	004051b4 	.word	0x004051b4
  404a0c:	00403bcd 	.word	0x00403bcd

00404a10 <_close_r>:
  404a10:	b538      	push	{r3, r4, r5, lr}
  404a12:	4c07      	ldr	r4, [pc, #28]	; (404a30 <_close_r+0x20>)
  404a14:	2300      	movs	r3, #0
  404a16:	4605      	mov	r5, r0
  404a18:	4608      	mov	r0, r1
  404a1a:	6023      	str	r3, [r4, #0]
  404a1c:	f7fc fe86 	bl	40172c <_close>
  404a20:	1c43      	adds	r3, r0, #1
  404a22:	d000      	beq.n	404a26 <_close_r+0x16>
  404a24:	bd38      	pop	{r3, r4, r5, pc}
  404a26:	6823      	ldr	r3, [r4, #0]
  404a28:	2b00      	cmp	r3, #0
  404a2a:	d0fb      	beq.n	404a24 <_close_r+0x14>
  404a2c:	602b      	str	r3, [r5, #0]
  404a2e:	bd38      	pop	{r3, r4, r5, pc}
  404a30:	20000964 	.word	0x20000964

00404a34 <_fclose_r>:
  404a34:	2900      	cmp	r1, #0
  404a36:	d03d      	beq.n	404ab4 <_fclose_r+0x80>
  404a38:	b570      	push	{r4, r5, r6, lr}
  404a3a:	4605      	mov	r5, r0
  404a3c:	460c      	mov	r4, r1
  404a3e:	b108      	cbz	r0, 404a44 <_fclose_r+0x10>
  404a40:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404a42:	b37b      	cbz	r3, 404aa4 <_fclose_r+0x70>
  404a44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404a48:	b90b      	cbnz	r3, 404a4e <_fclose_r+0x1a>
  404a4a:	2000      	movs	r0, #0
  404a4c:	bd70      	pop	{r4, r5, r6, pc}
  404a4e:	4628      	mov	r0, r5
  404a50:	4621      	mov	r1, r4
  404a52:	f7fe fb9d 	bl	403190 <__sflush_r>
  404a56:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  404a58:	4606      	mov	r6, r0
  404a5a:	b133      	cbz	r3, 404a6a <_fclose_r+0x36>
  404a5c:	4628      	mov	r0, r5
  404a5e:	69e1      	ldr	r1, [r4, #28]
  404a60:	4798      	blx	r3
  404a62:	2800      	cmp	r0, #0
  404a64:	bfb8      	it	lt
  404a66:	f04f 36ff 	movlt.w	r6, #4294967295
  404a6a:	89a3      	ldrh	r3, [r4, #12]
  404a6c:	061b      	lsls	r3, r3, #24
  404a6e:	d41c      	bmi.n	404aaa <_fclose_r+0x76>
  404a70:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404a72:	b141      	cbz	r1, 404a86 <_fclose_r+0x52>
  404a74:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404a78:	4299      	cmp	r1, r3
  404a7a:	d002      	beq.n	404a82 <_fclose_r+0x4e>
  404a7c:	4628      	mov	r0, r5
  404a7e:	f7fe fd9d 	bl	4035bc <_free_r>
  404a82:	2300      	movs	r3, #0
  404a84:	6323      	str	r3, [r4, #48]	; 0x30
  404a86:	6c61      	ldr	r1, [r4, #68]	; 0x44
  404a88:	b121      	cbz	r1, 404a94 <_fclose_r+0x60>
  404a8a:	4628      	mov	r0, r5
  404a8c:	f7fe fd96 	bl	4035bc <_free_r>
  404a90:	2300      	movs	r3, #0
  404a92:	6463      	str	r3, [r4, #68]	; 0x44
  404a94:	f7fe fcc0 	bl	403418 <__sfp_lock_acquire>
  404a98:	2300      	movs	r3, #0
  404a9a:	81a3      	strh	r3, [r4, #12]
  404a9c:	f7fe fcbe 	bl	40341c <__sfp_lock_release>
  404aa0:	4630      	mov	r0, r6
  404aa2:	bd70      	pop	{r4, r5, r6, pc}
  404aa4:	f7fe fcb2 	bl	40340c <__sinit>
  404aa8:	e7cc      	b.n	404a44 <_fclose_r+0x10>
  404aaa:	4628      	mov	r0, r5
  404aac:	6921      	ldr	r1, [r4, #16]
  404aae:	f7fe fd85 	bl	4035bc <_free_r>
  404ab2:	e7dd      	b.n	404a70 <_fclose_r+0x3c>
  404ab4:	2000      	movs	r0, #0
  404ab6:	4770      	bx	lr

00404ab8 <_fstat_r>:
  404ab8:	b538      	push	{r3, r4, r5, lr}
  404aba:	4c08      	ldr	r4, [pc, #32]	; (404adc <_fstat_r+0x24>)
  404abc:	2300      	movs	r3, #0
  404abe:	4605      	mov	r5, r0
  404ac0:	4608      	mov	r0, r1
  404ac2:	4611      	mov	r1, r2
  404ac4:	6023      	str	r3, [r4, #0]
  404ac6:	f7fc fe3d 	bl	401744 <_fstat>
  404aca:	1c43      	adds	r3, r0, #1
  404acc:	d000      	beq.n	404ad0 <_fstat_r+0x18>
  404ace:	bd38      	pop	{r3, r4, r5, pc}
  404ad0:	6823      	ldr	r3, [r4, #0]
  404ad2:	2b00      	cmp	r3, #0
  404ad4:	d0fb      	beq.n	404ace <_fstat_r+0x16>
  404ad6:	602b      	str	r3, [r5, #0]
  404ad8:	bd38      	pop	{r3, r4, r5, pc}
  404ada:	bf00      	nop
  404adc:	20000964 	.word	0x20000964

00404ae0 <_isatty_r>:
  404ae0:	b538      	push	{r3, r4, r5, lr}
  404ae2:	4c07      	ldr	r4, [pc, #28]	; (404b00 <_isatty_r+0x20>)
  404ae4:	2300      	movs	r3, #0
  404ae6:	4605      	mov	r5, r0
  404ae8:	4608      	mov	r0, r1
  404aea:	6023      	str	r3, [r4, #0]
  404aec:	f7fc fe3a 	bl	401764 <_isatty>
  404af0:	1c43      	adds	r3, r0, #1
  404af2:	d000      	beq.n	404af6 <_isatty_r+0x16>
  404af4:	bd38      	pop	{r3, r4, r5, pc}
  404af6:	6823      	ldr	r3, [r4, #0]
  404af8:	2b00      	cmp	r3, #0
  404afa:	d0fb      	beq.n	404af4 <_isatty_r+0x14>
  404afc:	602b      	str	r3, [r5, #0]
  404afe:	bd38      	pop	{r3, r4, r5, pc}
  404b00:	20000964 	.word	0x20000964

00404b04 <_lseek_r>:
  404b04:	b570      	push	{r4, r5, r6, lr}
  404b06:	4c08      	ldr	r4, [pc, #32]	; (404b28 <_lseek_r+0x24>)
  404b08:	4606      	mov	r6, r0
  404b0a:	2500      	movs	r5, #0
  404b0c:	4608      	mov	r0, r1
  404b0e:	4611      	mov	r1, r2
  404b10:	461a      	mov	r2, r3
  404b12:	6025      	str	r5, [r4, #0]
  404b14:	f7fc fe32 	bl	40177c <_lseek>
  404b18:	1c43      	adds	r3, r0, #1
  404b1a:	d000      	beq.n	404b1e <_lseek_r+0x1a>
  404b1c:	bd70      	pop	{r4, r5, r6, pc}
  404b1e:	6823      	ldr	r3, [r4, #0]
  404b20:	2b00      	cmp	r3, #0
  404b22:	d0fb      	beq.n	404b1c <_lseek_r+0x18>
  404b24:	6033      	str	r3, [r6, #0]
  404b26:	bd70      	pop	{r4, r5, r6, pc}
  404b28:	20000964 	.word	0x20000964

00404b2c <_read_r>:
  404b2c:	b570      	push	{r4, r5, r6, lr}
  404b2e:	4c08      	ldr	r4, [pc, #32]	; (404b50 <_read_r+0x24>)
  404b30:	4606      	mov	r6, r0
  404b32:	2500      	movs	r5, #0
  404b34:	4608      	mov	r0, r1
  404b36:	4611      	mov	r1, r2
  404b38:	461a      	mov	r2, r3
  404b3a:	6025      	str	r5, [r4, #0]
  404b3c:	f7fb fc9a 	bl	400474 <_read>
  404b40:	1c43      	adds	r3, r0, #1
  404b42:	d000      	beq.n	404b46 <_read_r+0x1a>
  404b44:	bd70      	pop	{r4, r5, r6, pc}
  404b46:	6823      	ldr	r3, [r4, #0]
  404b48:	2b00      	cmp	r3, #0
  404b4a:	d0fb      	beq.n	404b44 <_read_r+0x18>
  404b4c:	6033      	str	r3, [r6, #0]
  404b4e:	bd70      	pop	{r4, r5, r6, pc}
  404b50:	20000964 	.word	0x20000964

00404b54 <__aeabi_uldivmod>:
  404b54:	b953      	cbnz	r3, 404b6c <__aeabi_uldivmod+0x18>
  404b56:	b94a      	cbnz	r2, 404b6c <__aeabi_uldivmod+0x18>
  404b58:	2900      	cmp	r1, #0
  404b5a:	bf08      	it	eq
  404b5c:	2800      	cmpeq	r0, #0
  404b5e:	bf1c      	itt	ne
  404b60:	f04f 31ff 	movne.w	r1, #4294967295
  404b64:	f04f 30ff 	movne.w	r0, #4294967295
  404b68:	f000 b83c 	b.w	404be4 <__aeabi_idiv0>
  404b6c:	b082      	sub	sp, #8
  404b6e:	46ec      	mov	ip, sp
  404b70:	e92d 5000 	stmdb	sp!, {ip, lr}
  404b74:	f000 f81e 	bl	404bb4 <__gnu_uldivmod_helper>
  404b78:	f8dd e004 	ldr.w	lr, [sp, #4]
  404b7c:	b002      	add	sp, #8
  404b7e:	bc0c      	pop	{r2, r3}
  404b80:	4770      	bx	lr
  404b82:	bf00      	nop

00404b84 <__gnu_ldivmod_helper>:
  404b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404b88:	9c06      	ldr	r4, [sp, #24]
  404b8a:	4615      	mov	r5, r2
  404b8c:	4606      	mov	r6, r0
  404b8e:	460f      	mov	r7, r1
  404b90:	4698      	mov	r8, r3
  404b92:	f000 f829 	bl	404be8 <__divdi3>
  404b96:	fb05 f301 	mul.w	r3, r5, r1
  404b9a:	fb00 3808 	mla	r8, r0, r8, r3
  404b9e:	fba5 2300 	umull	r2, r3, r5, r0
  404ba2:	1ab2      	subs	r2, r6, r2
  404ba4:	4443      	add	r3, r8
  404ba6:	eb67 0303 	sbc.w	r3, r7, r3
  404baa:	e9c4 2300 	strd	r2, r3, [r4]
  404bae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404bb2:	bf00      	nop

00404bb4 <__gnu_uldivmod_helper>:
  404bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404bb8:	9c06      	ldr	r4, [sp, #24]
  404bba:	4690      	mov	r8, r2
  404bbc:	4606      	mov	r6, r0
  404bbe:	460f      	mov	r7, r1
  404bc0:	461d      	mov	r5, r3
  404bc2:	f000 f95f 	bl	404e84 <__udivdi3>
  404bc6:	fb00 f505 	mul.w	r5, r0, r5
  404bca:	fba0 2308 	umull	r2, r3, r0, r8
  404bce:	fb08 5501 	mla	r5, r8, r1, r5
  404bd2:	1ab2      	subs	r2, r6, r2
  404bd4:	442b      	add	r3, r5
  404bd6:	eb67 0303 	sbc.w	r3, r7, r3
  404bda:	e9c4 2300 	strd	r2, r3, [r4]
  404bde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404be2:	bf00      	nop

00404be4 <__aeabi_idiv0>:
  404be4:	4770      	bx	lr
  404be6:	bf00      	nop

00404be8 <__divdi3>:
  404be8:	2900      	cmp	r1, #0
  404bea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  404bee:	f2c0 80a6 	blt.w	404d3e <__divdi3+0x156>
  404bf2:	2600      	movs	r6, #0
  404bf4:	2b00      	cmp	r3, #0
  404bf6:	f2c0 809c 	blt.w	404d32 <__divdi3+0x14a>
  404bfa:	4688      	mov	r8, r1
  404bfc:	4694      	mov	ip, r2
  404bfe:	469e      	mov	lr, r3
  404c00:	4615      	mov	r5, r2
  404c02:	4604      	mov	r4, r0
  404c04:	460f      	mov	r7, r1
  404c06:	2b00      	cmp	r3, #0
  404c08:	d13d      	bne.n	404c86 <__divdi3+0x9e>
  404c0a:	428a      	cmp	r2, r1
  404c0c:	d959      	bls.n	404cc2 <__divdi3+0xda>
  404c0e:	fab2 f382 	clz	r3, r2
  404c12:	b13b      	cbz	r3, 404c24 <__divdi3+0x3c>
  404c14:	f1c3 0220 	rsb	r2, r3, #32
  404c18:	409f      	lsls	r7, r3
  404c1a:	fa20 f202 	lsr.w	r2, r0, r2
  404c1e:	409d      	lsls	r5, r3
  404c20:	4317      	orrs	r7, r2
  404c22:	409c      	lsls	r4, r3
  404c24:	0c29      	lsrs	r1, r5, #16
  404c26:	0c22      	lsrs	r2, r4, #16
  404c28:	fbb7 fef1 	udiv	lr, r7, r1
  404c2c:	b2a8      	uxth	r0, r5
  404c2e:	fb01 771e 	mls	r7, r1, lr, r7
  404c32:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  404c36:	fb00 f30e 	mul.w	r3, r0, lr
  404c3a:	42bb      	cmp	r3, r7
  404c3c:	d90a      	bls.n	404c54 <__divdi3+0x6c>
  404c3e:	197f      	adds	r7, r7, r5
  404c40:	f10e 32ff 	add.w	r2, lr, #4294967295
  404c44:	f080 8105 	bcs.w	404e52 <__divdi3+0x26a>
  404c48:	42bb      	cmp	r3, r7
  404c4a:	f240 8102 	bls.w	404e52 <__divdi3+0x26a>
  404c4e:	f1ae 0e02 	sub.w	lr, lr, #2
  404c52:	442f      	add	r7, r5
  404c54:	1aff      	subs	r7, r7, r3
  404c56:	b2a4      	uxth	r4, r4
  404c58:	fbb7 f3f1 	udiv	r3, r7, r1
  404c5c:	fb01 7713 	mls	r7, r1, r3, r7
  404c60:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  404c64:	fb00 f003 	mul.w	r0, r0, r3
  404c68:	42b8      	cmp	r0, r7
  404c6a:	d908      	bls.n	404c7e <__divdi3+0x96>
  404c6c:	197f      	adds	r7, r7, r5
  404c6e:	f103 32ff 	add.w	r2, r3, #4294967295
  404c72:	f080 80f0 	bcs.w	404e56 <__divdi3+0x26e>
  404c76:	42b8      	cmp	r0, r7
  404c78:	f240 80ed 	bls.w	404e56 <__divdi3+0x26e>
  404c7c:	3b02      	subs	r3, #2
  404c7e:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  404c82:	2200      	movs	r2, #0
  404c84:	e003      	b.n	404c8e <__divdi3+0xa6>
  404c86:	428b      	cmp	r3, r1
  404c88:	d90f      	bls.n	404caa <__divdi3+0xc2>
  404c8a:	2200      	movs	r2, #0
  404c8c:	4613      	mov	r3, r2
  404c8e:	1c34      	adds	r4, r6, #0
  404c90:	bf18      	it	ne
  404c92:	2401      	movne	r4, #1
  404c94:	4260      	negs	r0, r4
  404c96:	f04f 0500 	mov.w	r5, #0
  404c9a:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  404c9e:	4058      	eors	r0, r3
  404ca0:	4051      	eors	r1, r2
  404ca2:	1900      	adds	r0, r0, r4
  404ca4:	4169      	adcs	r1, r5
  404ca6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404caa:	fab3 f283 	clz	r2, r3
  404cae:	2a00      	cmp	r2, #0
  404cb0:	f040 8086 	bne.w	404dc0 <__divdi3+0x1d8>
  404cb4:	428b      	cmp	r3, r1
  404cb6:	d302      	bcc.n	404cbe <__divdi3+0xd6>
  404cb8:	4584      	cmp	ip, r0
  404cba:	f200 80db 	bhi.w	404e74 <__divdi3+0x28c>
  404cbe:	2301      	movs	r3, #1
  404cc0:	e7e5      	b.n	404c8e <__divdi3+0xa6>
  404cc2:	b912      	cbnz	r2, 404cca <__divdi3+0xe2>
  404cc4:	2301      	movs	r3, #1
  404cc6:	fbb3 f5f2 	udiv	r5, r3, r2
  404cca:	fab5 f085 	clz	r0, r5
  404cce:	2800      	cmp	r0, #0
  404cd0:	d13b      	bne.n	404d4a <__divdi3+0x162>
  404cd2:	1b78      	subs	r0, r7, r5
  404cd4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404cd8:	fa1f fc85 	uxth.w	ip, r5
  404cdc:	2201      	movs	r2, #1
  404cde:	fbb0 f8fe 	udiv	r8, r0, lr
  404ce2:	0c21      	lsrs	r1, r4, #16
  404ce4:	fb0e 0718 	mls	r7, lr, r8, r0
  404ce8:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  404cec:	fb0c f308 	mul.w	r3, ip, r8
  404cf0:	42bb      	cmp	r3, r7
  404cf2:	d907      	bls.n	404d04 <__divdi3+0x11c>
  404cf4:	197f      	adds	r7, r7, r5
  404cf6:	f108 31ff 	add.w	r1, r8, #4294967295
  404cfa:	d202      	bcs.n	404d02 <__divdi3+0x11a>
  404cfc:	42bb      	cmp	r3, r7
  404cfe:	f200 80bd 	bhi.w	404e7c <__divdi3+0x294>
  404d02:	4688      	mov	r8, r1
  404d04:	1aff      	subs	r7, r7, r3
  404d06:	b2a4      	uxth	r4, r4
  404d08:	fbb7 f3fe 	udiv	r3, r7, lr
  404d0c:	fb0e 7713 	mls	r7, lr, r3, r7
  404d10:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  404d14:	fb0c fc03 	mul.w	ip, ip, r3
  404d18:	45bc      	cmp	ip, r7
  404d1a:	d907      	bls.n	404d2c <__divdi3+0x144>
  404d1c:	197f      	adds	r7, r7, r5
  404d1e:	f103 31ff 	add.w	r1, r3, #4294967295
  404d22:	d202      	bcs.n	404d2a <__divdi3+0x142>
  404d24:	45bc      	cmp	ip, r7
  404d26:	f200 80a7 	bhi.w	404e78 <__divdi3+0x290>
  404d2a:	460b      	mov	r3, r1
  404d2c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  404d30:	e7ad      	b.n	404c8e <__divdi3+0xa6>
  404d32:	4252      	negs	r2, r2
  404d34:	ea6f 0606 	mvn.w	r6, r6
  404d38:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  404d3c:	e75d      	b.n	404bfa <__divdi3+0x12>
  404d3e:	4240      	negs	r0, r0
  404d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404d44:	f04f 36ff 	mov.w	r6, #4294967295
  404d48:	e754      	b.n	404bf4 <__divdi3+0xc>
  404d4a:	f1c0 0220 	rsb	r2, r0, #32
  404d4e:	fa24 f102 	lsr.w	r1, r4, r2
  404d52:	fa07 f300 	lsl.w	r3, r7, r0
  404d56:	4085      	lsls	r5, r0
  404d58:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404d5c:	40d7      	lsrs	r7, r2
  404d5e:	4319      	orrs	r1, r3
  404d60:	fbb7 f2fe 	udiv	r2, r7, lr
  404d64:	0c0b      	lsrs	r3, r1, #16
  404d66:	fb0e 7712 	mls	r7, lr, r2, r7
  404d6a:	fa1f fc85 	uxth.w	ip, r5
  404d6e:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  404d72:	fb0c f702 	mul.w	r7, ip, r2
  404d76:	429f      	cmp	r7, r3
  404d78:	fa04 f400 	lsl.w	r4, r4, r0
  404d7c:	d907      	bls.n	404d8e <__divdi3+0x1a6>
  404d7e:	195b      	adds	r3, r3, r5
  404d80:	f102 30ff 	add.w	r0, r2, #4294967295
  404d84:	d274      	bcs.n	404e70 <__divdi3+0x288>
  404d86:	429f      	cmp	r7, r3
  404d88:	d972      	bls.n	404e70 <__divdi3+0x288>
  404d8a:	3a02      	subs	r2, #2
  404d8c:	442b      	add	r3, r5
  404d8e:	1bdf      	subs	r7, r3, r7
  404d90:	b289      	uxth	r1, r1
  404d92:	fbb7 f8fe 	udiv	r8, r7, lr
  404d96:	fb0e 7318 	mls	r3, lr, r8, r7
  404d9a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  404d9e:	fb0c f708 	mul.w	r7, ip, r8
  404da2:	429f      	cmp	r7, r3
  404da4:	d908      	bls.n	404db8 <__divdi3+0x1d0>
  404da6:	195b      	adds	r3, r3, r5
  404da8:	f108 31ff 	add.w	r1, r8, #4294967295
  404dac:	d25c      	bcs.n	404e68 <__divdi3+0x280>
  404dae:	429f      	cmp	r7, r3
  404db0:	d95a      	bls.n	404e68 <__divdi3+0x280>
  404db2:	f1a8 0802 	sub.w	r8, r8, #2
  404db6:	442b      	add	r3, r5
  404db8:	1bd8      	subs	r0, r3, r7
  404dba:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  404dbe:	e78e      	b.n	404cde <__divdi3+0xf6>
  404dc0:	f1c2 0320 	rsb	r3, r2, #32
  404dc4:	fa2c f103 	lsr.w	r1, ip, r3
  404dc8:	fa0e fe02 	lsl.w	lr, lr, r2
  404dcc:	fa20 f703 	lsr.w	r7, r0, r3
  404dd0:	ea41 0e0e 	orr.w	lr, r1, lr
  404dd4:	fa08 f002 	lsl.w	r0, r8, r2
  404dd8:	fa28 f103 	lsr.w	r1, r8, r3
  404ddc:	ea4f 451e 	mov.w	r5, lr, lsr #16
  404de0:	4338      	orrs	r0, r7
  404de2:	fbb1 f8f5 	udiv	r8, r1, r5
  404de6:	0c03      	lsrs	r3, r0, #16
  404de8:	fb05 1118 	mls	r1, r5, r8, r1
  404dec:	fa1f f78e 	uxth.w	r7, lr
  404df0:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  404df4:	fb07 f308 	mul.w	r3, r7, r8
  404df8:	428b      	cmp	r3, r1
  404dfa:	fa0c fc02 	lsl.w	ip, ip, r2
  404dfe:	d909      	bls.n	404e14 <__divdi3+0x22c>
  404e00:	eb11 010e 	adds.w	r1, r1, lr
  404e04:	f108 39ff 	add.w	r9, r8, #4294967295
  404e08:	d230      	bcs.n	404e6c <__divdi3+0x284>
  404e0a:	428b      	cmp	r3, r1
  404e0c:	d92e      	bls.n	404e6c <__divdi3+0x284>
  404e0e:	f1a8 0802 	sub.w	r8, r8, #2
  404e12:	4471      	add	r1, lr
  404e14:	1ac9      	subs	r1, r1, r3
  404e16:	b280      	uxth	r0, r0
  404e18:	fbb1 f3f5 	udiv	r3, r1, r5
  404e1c:	fb05 1113 	mls	r1, r5, r3, r1
  404e20:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  404e24:	fb07 f703 	mul.w	r7, r7, r3
  404e28:	428f      	cmp	r7, r1
  404e2a:	d908      	bls.n	404e3e <__divdi3+0x256>
  404e2c:	eb11 010e 	adds.w	r1, r1, lr
  404e30:	f103 30ff 	add.w	r0, r3, #4294967295
  404e34:	d216      	bcs.n	404e64 <__divdi3+0x27c>
  404e36:	428f      	cmp	r7, r1
  404e38:	d914      	bls.n	404e64 <__divdi3+0x27c>
  404e3a:	3b02      	subs	r3, #2
  404e3c:	4471      	add	r1, lr
  404e3e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  404e42:	1bc9      	subs	r1, r1, r7
  404e44:	fba3 890c 	umull	r8, r9, r3, ip
  404e48:	4549      	cmp	r1, r9
  404e4a:	d309      	bcc.n	404e60 <__divdi3+0x278>
  404e4c:	d005      	beq.n	404e5a <__divdi3+0x272>
  404e4e:	2200      	movs	r2, #0
  404e50:	e71d      	b.n	404c8e <__divdi3+0xa6>
  404e52:	4696      	mov	lr, r2
  404e54:	e6fe      	b.n	404c54 <__divdi3+0x6c>
  404e56:	4613      	mov	r3, r2
  404e58:	e711      	b.n	404c7e <__divdi3+0x96>
  404e5a:	4094      	lsls	r4, r2
  404e5c:	4544      	cmp	r4, r8
  404e5e:	d2f6      	bcs.n	404e4e <__divdi3+0x266>
  404e60:	3b01      	subs	r3, #1
  404e62:	e7f4      	b.n	404e4e <__divdi3+0x266>
  404e64:	4603      	mov	r3, r0
  404e66:	e7ea      	b.n	404e3e <__divdi3+0x256>
  404e68:	4688      	mov	r8, r1
  404e6a:	e7a5      	b.n	404db8 <__divdi3+0x1d0>
  404e6c:	46c8      	mov	r8, r9
  404e6e:	e7d1      	b.n	404e14 <__divdi3+0x22c>
  404e70:	4602      	mov	r2, r0
  404e72:	e78c      	b.n	404d8e <__divdi3+0x1a6>
  404e74:	4613      	mov	r3, r2
  404e76:	e70a      	b.n	404c8e <__divdi3+0xa6>
  404e78:	3b02      	subs	r3, #2
  404e7a:	e757      	b.n	404d2c <__divdi3+0x144>
  404e7c:	f1a8 0802 	sub.w	r8, r8, #2
  404e80:	442f      	add	r7, r5
  404e82:	e73f      	b.n	404d04 <__divdi3+0x11c>

00404e84 <__udivdi3>:
  404e84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404e88:	2b00      	cmp	r3, #0
  404e8a:	d144      	bne.n	404f16 <__udivdi3+0x92>
  404e8c:	428a      	cmp	r2, r1
  404e8e:	4615      	mov	r5, r2
  404e90:	4604      	mov	r4, r0
  404e92:	d94f      	bls.n	404f34 <__udivdi3+0xb0>
  404e94:	fab2 f782 	clz	r7, r2
  404e98:	460e      	mov	r6, r1
  404e9a:	b14f      	cbz	r7, 404eb0 <__udivdi3+0x2c>
  404e9c:	f1c7 0320 	rsb	r3, r7, #32
  404ea0:	40b9      	lsls	r1, r7
  404ea2:	fa20 f603 	lsr.w	r6, r0, r3
  404ea6:	fa02 f507 	lsl.w	r5, r2, r7
  404eaa:	430e      	orrs	r6, r1
  404eac:	fa00 f407 	lsl.w	r4, r0, r7
  404eb0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404eb4:	0c23      	lsrs	r3, r4, #16
  404eb6:	fbb6 f0fe 	udiv	r0, r6, lr
  404eba:	b2af      	uxth	r7, r5
  404ebc:	fb0e 6110 	mls	r1, lr, r0, r6
  404ec0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404ec4:	fb07 f100 	mul.w	r1, r7, r0
  404ec8:	4299      	cmp	r1, r3
  404eca:	d909      	bls.n	404ee0 <__udivdi3+0x5c>
  404ecc:	195b      	adds	r3, r3, r5
  404ece:	f100 32ff 	add.w	r2, r0, #4294967295
  404ed2:	f080 80ec 	bcs.w	4050ae <__udivdi3+0x22a>
  404ed6:	4299      	cmp	r1, r3
  404ed8:	f240 80e9 	bls.w	4050ae <__udivdi3+0x22a>
  404edc:	3802      	subs	r0, #2
  404ede:	442b      	add	r3, r5
  404ee0:	1a5a      	subs	r2, r3, r1
  404ee2:	b2a4      	uxth	r4, r4
  404ee4:	fbb2 f3fe 	udiv	r3, r2, lr
  404ee8:	fb0e 2213 	mls	r2, lr, r3, r2
  404eec:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  404ef0:	fb07 f703 	mul.w	r7, r7, r3
  404ef4:	4297      	cmp	r7, r2
  404ef6:	d908      	bls.n	404f0a <__udivdi3+0x86>
  404ef8:	1952      	adds	r2, r2, r5
  404efa:	f103 31ff 	add.w	r1, r3, #4294967295
  404efe:	f080 80d8 	bcs.w	4050b2 <__udivdi3+0x22e>
  404f02:	4297      	cmp	r7, r2
  404f04:	f240 80d5 	bls.w	4050b2 <__udivdi3+0x22e>
  404f08:	3b02      	subs	r3, #2
  404f0a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  404f0e:	2600      	movs	r6, #0
  404f10:	4631      	mov	r1, r6
  404f12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f16:	428b      	cmp	r3, r1
  404f18:	d847      	bhi.n	404faa <__udivdi3+0x126>
  404f1a:	fab3 f683 	clz	r6, r3
  404f1e:	2e00      	cmp	r6, #0
  404f20:	d148      	bne.n	404fb4 <__udivdi3+0x130>
  404f22:	428b      	cmp	r3, r1
  404f24:	d302      	bcc.n	404f2c <__udivdi3+0xa8>
  404f26:	4282      	cmp	r2, r0
  404f28:	f200 80cd 	bhi.w	4050c6 <__udivdi3+0x242>
  404f2c:	2001      	movs	r0, #1
  404f2e:	4631      	mov	r1, r6
  404f30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f34:	b912      	cbnz	r2, 404f3c <__udivdi3+0xb8>
  404f36:	2501      	movs	r5, #1
  404f38:	fbb5 f5f2 	udiv	r5, r5, r2
  404f3c:	fab5 f885 	clz	r8, r5
  404f40:	f1b8 0f00 	cmp.w	r8, #0
  404f44:	d177      	bne.n	405036 <__udivdi3+0x1b2>
  404f46:	1b4a      	subs	r2, r1, r5
  404f48:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404f4c:	b2af      	uxth	r7, r5
  404f4e:	2601      	movs	r6, #1
  404f50:	fbb2 f0fe 	udiv	r0, r2, lr
  404f54:	0c23      	lsrs	r3, r4, #16
  404f56:	fb0e 2110 	mls	r1, lr, r0, r2
  404f5a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  404f5e:	fb07 f300 	mul.w	r3, r7, r0
  404f62:	428b      	cmp	r3, r1
  404f64:	d907      	bls.n	404f76 <__udivdi3+0xf2>
  404f66:	1949      	adds	r1, r1, r5
  404f68:	f100 32ff 	add.w	r2, r0, #4294967295
  404f6c:	d202      	bcs.n	404f74 <__udivdi3+0xf0>
  404f6e:	428b      	cmp	r3, r1
  404f70:	f200 80ba 	bhi.w	4050e8 <__udivdi3+0x264>
  404f74:	4610      	mov	r0, r2
  404f76:	1ac9      	subs	r1, r1, r3
  404f78:	b2a4      	uxth	r4, r4
  404f7a:	fbb1 f3fe 	udiv	r3, r1, lr
  404f7e:	fb0e 1113 	mls	r1, lr, r3, r1
  404f82:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  404f86:	fb07 f703 	mul.w	r7, r7, r3
  404f8a:	42a7      	cmp	r7, r4
  404f8c:	d908      	bls.n	404fa0 <__udivdi3+0x11c>
  404f8e:	1964      	adds	r4, r4, r5
  404f90:	f103 32ff 	add.w	r2, r3, #4294967295
  404f94:	f080 808f 	bcs.w	4050b6 <__udivdi3+0x232>
  404f98:	42a7      	cmp	r7, r4
  404f9a:	f240 808c 	bls.w	4050b6 <__udivdi3+0x232>
  404f9e:	3b02      	subs	r3, #2
  404fa0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  404fa4:	4631      	mov	r1, r6
  404fa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404faa:	2600      	movs	r6, #0
  404fac:	4630      	mov	r0, r6
  404fae:	4631      	mov	r1, r6
  404fb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404fb4:	f1c6 0420 	rsb	r4, r6, #32
  404fb8:	fa22 f504 	lsr.w	r5, r2, r4
  404fbc:	40b3      	lsls	r3, r6
  404fbe:	432b      	orrs	r3, r5
  404fc0:	fa20 fc04 	lsr.w	ip, r0, r4
  404fc4:	fa01 f706 	lsl.w	r7, r1, r6
  404fc8:	fa21 f504 	lsr.w	r5, r1, r4
  404fcc:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  404fd0:	ea4c 0707 	orr.w	r7, ip, r7
  404fd4:	fbb5 f8fe 	udiv	r8, r5, lr
  404fd8:	0c39      	lsrs	r1, r7, #16
  404fda:	fb0e 5518 	mls	r5, lr, r8, r5
  404fde:	fa1f fc83 	uxth.w	ip, r3
  404fe2:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  404fe6:	fb0c f108 	mul.w	r1, ip, r8
  404fea:	42a9      	cmp	r1, r5
  404fec:	fa02 f206 	lsl.w	r2, r2, r6
  404ff0:	d904      	bls.n	404ffc <__udivdi3+0x178>
  404ff2:	18ed      	adds	r5, r5, r3
  404ff4:	f108 34ff 	add.w	r4, r8, #4294967295
  404ff8:	d367      	bcc.n	4050ca <__udivdi3+0x246>
  404ffa:	46a0      	mov	r8, r4
  404ffc:	1a6d      	subs	r5, r5, r1
  404ffe:	b2bf      	uxth	r7, r7
  405000:	fbb5 f4fe 	udiv	r4, r5, lr
  405004:	fb0e 5514 	mls	r5, lr, r4, r5
  405008:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  40500c:	fb0c fc04 	mul.w	ip, ip, r4
  405010:	458c      	cmp	ip, r1
  405012:	d904      	bls.n	40501e <__udivdi3+0x19a>
  405014:	18c9      	adds	r1, r1, r3
  405016:	f104 35ff 	add.w	r5, r4, #4294967295
  40501a:	d35c      	bcc.n	4050d6 <__udivdi3+0x252>
  40501c:	462c      	mov	r4, r5
  40501e:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  405022:	ebcc 0101 	rsb	r1, ip, r1
  405026:	fba4 2302 	umull	r2, r3, r4, r2
  40502a:	4299      	cmp	r1, r3
  40502c:	d348      	bcc.n	4050c0 <__udivdi3+0x23c>
  40502e:	d044      	beq.n	4050ba <__udivdi3+0x236>
  405030:	4620      	mov	r0, r4
  405032:	2600      	movs	r6, #0
  405034:	e76c      	b.n	404f10 <__udivdi3+0x8c>
  405036:	f1c8 0420 	rsb	r4, r8, #32
  40503a:	fa01 f308 	lsl.w	r3, r1, r8
  40503e:	fa05 f508 	lsl.w	r5, r5, r8
  405042:	fa20 f704 	lsr.w	r7, r0, r4
  405046:	40e1      	lsrs	r1, r4
  405048:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40504c:	431f      	orrs	r7, r3
  40504e:	fbb1 f6fe 	udiv	r6, r1, lr
  405052:	0c3a      	lsrs	r2, r7, #16
  405054:	fb0e 1116 	mls	r1, lr, r6, r1
  405058:	fa1f fc85 	uxth.w	ip, r5
  40505c:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  405060:	fb0c f206 	mul.w	r2, ip, r6
  405064:	429a      	cmp	r2, r3
  405066:	fa00 f408 	lsl.w	r4, r0, r8
  40506a:	d907      	bls.n	40507c <__udivdi3+0x1f8>
  40506c:	195b      	adds	r3, r3, r5
  40506e:	f106 31ff 	add.w	r1, r6, #4294967295
  405072:	d237      	bcs.n	4050e4 <__udivdi3+0x260>
  405074:	429a      	cmp	r2, r3
  405076:	d935      	bls.n	4050e4 <__udivdi3+0x260>
  405078:	3e02      	subs	r6, #2
  40507a:	442b      	add	r3, r5
  40507c:	1a9b      	subs	r3, r3, r2
  40507e:	b2bf      	uxth	r7, r7
  405080:	fbb3 f0fe 	udiv	r0, r3, lr
  405084:	fb0e 3310 	mls	r3, lr, r0, r3
  405088:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  40508c:	fb0c f100 	mul.w	r1, ip, r0
  405090:	4299      	cmp	r1, r3
  405092:	d907      	bls.n	4050a4 <__udivdi3+0x220>
  405094:	195b      	adds	r3, r3, r5
  405096:	f100 32ff 	add.w	r2, r0, #4294967295
  40509a:	d221      	bcs.n	4050e0 <__udivdi3+0x25c>
  40509c:	4299      	cmp	r1, r3
  40509e:	d91f      	bls.n	4050e0 <__udivdi3+0x25c>
  4050a0:	3802      	subs	r0, #2
  4050a2:	442b      	add	r3, r5
  4050a4:	1a5a      	subs	r2, r3, r1
  4050a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  4050aa:	4667      	mov	r7, ip
  4050ac:	e750      	b.n	404f50 <__udivdi3+0xcc>
  4050ae:	4610      	mov	r0, r2
  4050b0:	e716      	b.n	404ee0 <__udivdi3+0x5c>
  4050b2:	460b      	mov	r3, r1
  4050b4:	e729      	b.n	404f0a <__udivdi3+0x86>
  4050b6:	4613      	mov	r3, r2
  4050b8:	e772      	b.n	404fa0 <__udivdi3+0x11c>
  4050ba:	40b0      	lsls	r0, r6
  4050bc:	4290      	cmp	r0, r2
  4050be:	d2b7      	bcs.n	405030 <__udivdi3+0x1ac>
  4050c0:	1e60      	subs	r0, r4, #1
  4050c2:	2600      	movs	r6, #0
  4050c4:	e724      	b.n	404f10 <__udivdi3+0x8c>
  4050c6:	4630      	mov	r0, r6
  4050c8:	e722      	b.n	404f10 <__udivdi3+0x8c>
  4050ca:	42a9      	cmp	r1, r5
  4050cc:	d995      	bls.n	404ffa <__udivdi3+0x176>
  4050ce:	f1a8 0802 	sub.w	r8, r8, #2
  4050d2:	441d      	add	r5, r3
  4050d4:	e792      	b.n	404ffc <__udivdi3+0x178>
  4050d6:	458c      	cmp	ip, r1
  4050d8:	d9a0      	bls.n	40501c <__udivdi3+0x198>
  4050da:	3c02      	subs	r4, #2
  4050dc:	4419      	add	r1, r3
  4050de:	e79e      	b.n	40501e <__udivdi3+0x19a>
  4050e0:	4610      	mov	r0, r2
  4050e2:	e7df      	b.n	4050a4 <__udivdi3+0x220>
  4050e4:	460e      	mov	r6, r1
  4050e6:	e7c9      	b.n	40507c <__udivdi3+0x1f8>
  4050e8:	3802      	subs	r0, #2
  4050ea:	4429      	add	r1, r5
  4050ec:	e743      	b.n	404f76 <__udivdi3+0xf2>
  4050ee:	bf00      	nop
  4050f0:	3a203120 	.word	0x3a203120
  4050f4:	69786520 	.word	0x69786520
  4050f8:	6e206562 	.word	0x6e206562
  4050fc:	6d61766f 	.word	0x6d61766f
  405100:	65746e65 	.word	0x65746e65
  405104:	73736520 	.word	0x73736520
  405108:	656d2065 	.word	0x656d2065
  40510c:	0a20756e 	.word	0x0a20756e
  405110:	0000000d 	.word	0x0000000d
  405114:	2d2d2d20 	.word	0x2d2d2d20
  405118:	2d2d2d2d 	.word	0x2d2d2d2d
  40511c:	2d2d2d2d 	.word	0x2d2d2d2d
  405120:	2d2d2d2d 	.word	0x2d2d2d2d
  405124:	2d2d2d2d 	.word	0x2d2d2d2d
  405128:	2d2d2d2d 	.word	0x2d2d2d2d
  40512c:	2d2d2d2d 	.word	0x2d2d2d2d
  405130:	0d0a202d 	.word	0x0d0a202d
  405134:	6d654220 	.word	0x6d654220
  405138:	6e697620 	.word	0x6e697620
  40513c:	74206f64 	.word	0x74206f64
  405140:	61727265 	.word	0x61727265
  405144:	6f697571 	.word	0x6f697571
  405148:	09092120 	.word	0x09092120
  40514c:	2d200d0a 	.word	0x2d200d0a
  405150:	2d2d2d2d 	.word	0x2d2d2d2d
  405154:	2d2d2d2d 	.word	0x2d2d2d2d
  405158:	2d2d2d2d 	.word	0x2d2d2d2d
  40515c:	2d2d2d2d 	.word	0x2d2d2d2d
  405160:	2d2d2d2d 	.word	0x2d2d2d2d
  405164:	2d2d2d2d 	.word	0x2d2d2d2d
  405168:	202d2d2d 	.word	0x202d2d2d
  40516c:	00000d0a 	.word	0x00000d0a
  405170:	72204375 	.word	0x72204375
  405174:	62656365 	.word	0x62656365
  405178:	203a7565 	.word	0x203a7565
  40517c:	0a207325 	.word	0x0a207325
  405180:	00000000 	.word	0x00000000
  405184:	7265704f 	.word	0x7265704f
  405188:	6f616361 	.word	0x6f616361
  40518c:	766e6920 	.word	0x766e6920
  405190:	64696c61 	.word	0x64696c61
  405194:	00000a61 	.word	0x00000a61
  405198:	6163704f 	.word	0x6163704f
  40519c:	6564206f 	.word	0x6564206f
  4051a0:	64656c20 	.word	0x64656c20
  4051a4:	766e6920 	.word	0x766e6920
  4051a8:	64696c61 	.word	0x64696c61
  4051ac:	00000a6f 	.word	0x00000a6f
  4051b0:	00000043 	.word	0x00000043

004051b4 <_global_impure_ptr>:
  4051b4:	20000008 0000000a                       ... ....

004051bc <zeroes.6869>:
  4051bc:	30303030 30303030 30303030 30303030     0000000000000000
  4051cc:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  4051dc:	00000000 33323130 37363534 62613938     ....0123456789ab
  4051ec:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

004051fc <blanks.6868>:
  4051fc:	20202020 20202020 20202020 20202020                     

0040520c <_ctype_>:
  40520c:	20202000 20202020 28282020 20282828     .         ((((( 
  40521c:	20202020 20202020 20202020 20202020                     
  40522c:	10108820 10101010 10101010 10101010      ...............
  40523c:	04040410 04040404 10040404 10101010     ................
  40524c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40525c:	01010101 01010101 01010101 10101010     ................
  40526c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40527c:	02020202 02020202 02020202 10101010     ................
  40528c:	00000020 00000000 00000000 00000000      ...............
	...

00405310 <_init>:
  405310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405312:	bf00      	nop
  405314:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405316:	bc08      	pop	{r3}
  405318:	469e      	mov	lr, r3
  40531a:	4770      	bx	lr

0040531c <__init_array_start>:
  40531c:	00403171 	.word	0x00403171

00405320 <__frame_dummy_init_array_entry>:
  405320:	004000f1                                ..@.

00405324 <_fini>:
  405324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405326:	bf00      	nop
  405328:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40532a:	bc08      	pop	{r3}
  40532c:	469e      	mov	lr, r3
  40532e:	4770      	bx	lr

00405330 <__fini_array_start>:
  405330:	004000cd 	.word	0x004000cd
