http://scholar.google.com/scholar?q=Applications+of+pipelining+to+firmware.
http://scholar.google.com/scholar?q=Compaction+of+two-level+microprograms+for+a+multiprocessor+computer.
http://scholar.google.com/scholar?q=A+&ldquo;metasimulator&rdquo;+for+microcoded+processors.
http://scholar.google.com/scholar?q=An+improvement+of+trace+scheduling+for+global+microcode+compaction.
http://scholar.google.com/scholar?q=A+microcoded+multiprocessor+crossbar+network+communications+controller.
http://scholar.google.com/scholar?q=Migration+implementation+by+integrating+microprogramming+and+HLL+programming.
http://scholar.google.com/scholar?q=Logic+programming+applied+to+hardware+design+specification+and+verification.
http://scholar.google.com/scholar?q=Microcode+verification+using+SDVS-the+method+and+a+case+study.
http://scholar.google.com/scholar?q=The+implementation+of+the+attributed+recursive+descent+architecture+in+VAX-11/780+microcode.
http://scholar.google.com/scholar?q=TDL:+A+hardware/microcode+test+language+interpreter.
http://scholar.google.com/scholar?q=A+new+universal+microprogram+converter.
http://scholar.google.com/scholar?q=Alternative+proposals+for+implementing+Prolog+concurrently+and+implications+regarding+their+respective+microarchitectures.
http://scholar.google.com/scholar?q=Software+tools+used+in+the+development+of+a+VLSI+VAX+Microcomputer.
http://scholar.google.com/scholar?q=Sequential+Prolog+machine:+Image+and+host+architectures.
http://scholar.google.com/scholar?q=SDVS:+A+system+for+verifying+microcode+correctness.
http://scholar.google.com/scholar?q=Improved+instruction+formation+in+the+exhaustive+local+microcode+compaction+algorithm.
http://scholar.google.com/scholar?q=Global+methods+in+the+flow+graph+approach+to+retargetable+microcode+generation.
http://scholar.google.com/scholar?q=An+algorithm+for+selection+of+migration+candidates.
http://scholar.google.com/scholar?q=Microassembly+and+area+reduction+techniques+for+PLA+microcode.
http://scholar.google.com/scholar?q=MASCO:+An+academic+exercise+in+computer+design+using+microprogramming.
http://scholar.google.com/scholar?q=Patchable+control+store+for+reduced+microcode+risk+in+a+VLSI+VAX+microcomputer.
http://scholar.google.com/scholar?q=Transparent+microprogramming+in+support+of+abstract+type+oriented+dynamic+vertical+migration.
http://scholar.google.com/scholar?q=An+automatic+migration+scheme+based+on+modular+microcode+and+structured+firmware+sequencing.
http://scholar.google.com/scholar?q=Mapping+HLL+constructs+into+microcode+for+improved+execution+speed.
http://scholar.google.com/scholar?q=Design+decisions+influencing+the+microarchitecture+for+a+Prolog+machine.
http://scholar.google.com/scholar?q=The+generation+of+simulator-based+systems+for+microcode+development.
http://scholar.google.com/scholar?q=A+model+of+clocked+micro-architectures+for+firmware+engineering+and+design+automation+applications.
http://scholar.google.com/scholar?q=Design+verification+of+a+VLSI+VAX+microcomputer.
http://scholar.google.com/scholar?q=A+chip+set+microarchitecture+for+a+high-performance+VAX+implementation.
http://scholar.google.com/scholar?q=An+axiomatization+of+low-level+parallelism+in+microarchitectures.
http://scholar.google.com/scholar?q=A+retargetable+compiler+for+a+high-level+microprogramming+language.
http://scholar.google.com/scholar?q=A+prototype+engineering+tester+for+microcode+and+hardware+debugging.
http://scholar.google.com/scholar?q=Architecture+of+a+VLSI+multiple+ISA+emulator.
http://scholar.google.com/scholar?q=A+survey+of+resource+allocation+methods+in+optimizing+microcode+compilers.
