
13_ADC_DMA_MultiChannel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d0c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08003eac  08003eac  00013eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f78  08003f78  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003f78  08003f78  00013f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f80  08003f80  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f80  08003f80  00013f80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f84  08003f84  00013f84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003f88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  20000070  08003ff8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000198  08003ff8  00020198  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009469  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d84  00000000  00000000  00029509  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000898  00000000  00000000  0002b290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000798  00000000  00000000  0002bb28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017142  00000000  00000000  0002c2c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b6f8  00000000  00000000  00043402  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ca4c  00000000  00000000  0004eafa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000db546  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a0c  00000000  00000000  000db598  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003e94 	.word	0x08003e94

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08003e94 	.word	0x08003e94

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000588:	4b0e      	ldr	r3, [pc, #56]	; (80005c4 <HAL_Init+0x40>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a0d      	ldr	r2, [pc, #52]	; (80005c4 <HAL_Init+0x40>)
 800058e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000592:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000594:	4b0b      	ldr	r3, [pc, #44]	; (80005c4 <HAL_Init+0x40>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a0a      	ldr	r2, [pc, #40]	; (80005c4 <HAL_Init+0x40>)
 800059a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800059e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005a0:	4b08      	ldr	r3, [pc, #32]	; (80005c4 <HAL_Init+0x40>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a07      	ldr	r2, [pc, #28]	; (80005c4 <HAL_Init+0x40>)
 80005a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ac:	2003      	movs	r0, #3
 80005ae:	f000 fe6d 	bl	800128c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005b2:	200f      	movs	r0, #15
 80005b4:	f000 f810 	bl	80005d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005b8:	f000 f806 	bl	80005c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005bc:	2300      	movs	r3, #0
}
 80005be:	4618      	mov	r0, r3
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	40023c00 	.word	0x40023c00

080005c8 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
	...

080005d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005e0:	4b12      	ldr	r3, [pc, #72]	; (800062c <HAL_InitTick+0x54>)
 80005e2:	681a      	ldr	r2, [r3, #0]
 80005e4:	4b12      	ldr	r3, [pc, #72]	; (8000630 <HAL_InitTick+0x58>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	4619      	mov	r1, r3
 80005ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80005f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80005f6:	4618      	mov	r0, r3
 80005f8:	f000 fe7d 	bl	80012f6 <HAL_SYSTICK_Config>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000602:	2301      	movs	r3, #1
 8000604:	e00e      	b.n	8000624 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	2b0f      	cmp	r3, #15
 800060a:	d80a      	bhi.n	8000622 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800060c:	2200      	movs	r2, #0
 800060e:	6879      	ldr	r1, [r7, #4]
 8000610:	f04f 30ff 	mov.w	r0, #4294967295
 8000614:	f000 fe45 	bl	80012a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000618:	4a06      	ldr	r2, [pc, #24]	; (8000634 <HAL_InitTick+0x5c>)
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800061e:	2300      	movs	r3, #0
 8000620:	e000      	b.n	8000624 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000622:	2301      	movs	r3, #1
}
 8000624:	4618      	mov	r0, r3
 8000626:	3708      	adds	r7, #8
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	20000008 	.word	0x20000008
 8000630:	20000004 	.word	0x20000004
 8000634:	20000000 	.word	0x20000000

08000638 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800063c:	4b06      	ldr	r3, [pc, #24]	; (8000658 <HAL_IncTick+0x20>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	461a      	mov	r2, r3
 8000642:	4b06      	ldr	r3, [pc, #24]	; (800065c <HAL_IncTick+0x24>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4413      	add	r3, r2
 8000648:	4a04      	ldr	r2, [pc, #16]	; (800065c <HAL_IncTick+0x24>)
 800064a:	6013      	str	r3, [r2, #0]
}
 800064c:	bf00      	nop
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	20000004 	.word	0x20000004
 800065c:	2000008c 	.word	0x2000008c

08000660 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  return uwTick;
 8000664:	4b03      	ldr	r3, [pc, #12]	; (8000674 <HAL_GetTick+0x14>)
 8000666:	681b      	ldr	r3, [r3, #0]
}
 8000668:	4618      	mov	r0, r3
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	2000008c 	.word	0x2000008c

08000678 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000680:	2300      	movs	r3, #0
 8000682:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if(hadc == NULL)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d101      	bne.n	800068e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800068a:	2301      	movs	r3, #1
 800068c:	e033      	b.n	80006f6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000692:	2b00      	cmp	r3, #0
 8000694:	d109      	bne.n	80006aa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000696:	6878      	ldr	r0, [r7, #4]
 8000698:	f000 f831 	bl	80006fe <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	2200      	movs	r2, #0
 80006a0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	2200      	movs	r2, #0
 80006a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ae:	f003 0310 	and.w	r3, r3, #16
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d118      	bne.n	80006e8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ba:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80006be:	f023 0302 	bic.w	r3, r3, #2
 80006c2:	f043 0202 	orr.w	r2, r3, #2
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80006ca:	6878      	ldr	r0, [r7, #4]
 80006cc:	f000 fb86 	bl	8000ddc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	2200      	movs	r2, #0
 80006d4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006da:	f023 0303 	bic.w	r3, r3, #3
 80006de:	f043 0201 	orr.w	r2, r3, #1
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	641a      	str	r2, [r3, #64]	; 0x40
 80006e6:	e001      	b.n	80006ec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80006e8:	2301      	movs	r3, #1
 80006ea:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	2200      	movs	r2, #0
 80006f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80006f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	3710      	adds	r7, #16
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}

080006fe <HAL_ADC_MspInit>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80006fe:	b480      	push	{r7}
 8000700:	b083      	sub	sp, #12
 8000702:	af00      	add	r7, sp, #0
 8000704:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_MspInit could be implemented in the user file
   */
}
 8000706:	bf00      	nop
 8000708:	370c      	adds	r7, #12
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr

08000712 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000712:	b580      	push	{r7, lr}
 8000714:	b084      	sub	sp, #16
 8000716:	af00      	add	r7, sp, #0
 8000718:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800071a:	2300      	movs	r3, #0
 800071c:	60fb      	str	r3, [r7, #12]
 800071e:	2300      	movs	r3, #0
 8000720:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	f003 0302 	and.w	r3, r3, #2
 800072c:	2b02      	cmp	r3, #2
 800072e:	bf0c      	ite	eq
 8000730:	2301      	moveq	r3, #1
 8000732:	2300      	movne	r3, #0
 8000734:	b2db      	uxtb	r3, r3
 8000736:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	685b      	ldr	r3, [r3, #4]
 800073e:	f003 0320 	and.w	r3, r3, #32
 8000742:	2b20      	cmp	r3, #32
 8000744:	bf0c      	ite	eq
 8000746:	2301      	moveq	r3, #1
 8000748:	2300      	movne	r3, #0
 800074a:	b2db      	uxtb	r3, r3
 800074c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	2b00      	cmp	r3, #0
 8000752:	d049      	beq.n	80007e8 <HAL_ADC_IRQHandler+0xd6>
 8000754:	68bb      	ldr	r3, [r7, #8]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d046      	beq.n	80007e8 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800075e:	f003 0310 	and.w	r3, r3, #16
 8000762:	2b00      	cmp	r3, #0
 8000764:	d105      	bne.n	8000772 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800076a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	689b      	ldr	r3, [r3, #8]
 8000778:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800077c:	2b00      	cmp	r3, #0
 800077e:	d12b      	bne.n	80007d8 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000784:	2b00      	cmp	r3, #0
 8000786:	d127      	bne.n	80007d8 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800078e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000792:	2b00      	cmp	r3, #0
 8000794:	d006      	beq.n	80007a4 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	689b      	ldr	r3, [r3, #8]
 800079c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d119      	bne.n	80007d8 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	685a      	ldr	r2, [r3, #4]
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	f022 0220 	bic.w	r2, r2, #32
 80007b2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d105      	bne.n	80007d8 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007d0:	f043 0201 	orr.w	r2, r3, #1
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80007d8:	6878      	ldr	r0, [r7, #4]
 80007da:	f002 fa2b 	bl	8002c34 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	f06f 0212 	mvn.w	r2, #18
 80007e6:	601a      	str	r2, [r3, #0]
  }

  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	f003 0304 	and.w	r3, r3, #4
 80007f2:	2b04      	cmp	r3, #4
 80007f4:	bf0c      	ite	eq
 80007f6:	2301      	moveq	r3, #1
 80007f8:	2300      	movne	r3, #0
 80007fa:	b2db      	uxtb	r3, r3
 80007fc:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	685b      	ldr	r3, [r3, #4]
 8000804:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000808:	2b80      	cmp	r3, #128	; 0x80
 800080a:	bf0c      	ite	eq
 800080c:	2301      	moveq	r3, #1
 800080e:	2300      	movne	r3, #0
 8000810:	b2db      	uxtb	r3, r3
 8000812:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d057      	beq.n	80008ca <HAL_ADC_IRQHandler+0x1b8>
 800081a:	68bb      	ldr	r3, [r7, #8]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d054      	beq.n	80008ca <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000824:	f003 0310 	and.w	r3, r3, #16
 8000828:	2b00      	cmp	r3, #0
 800082a:	d105      	bne.n	8000838 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000830:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	689b      	ldr	r3, [r3, #8]
 800083e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000842:	2b00      	cmp	r3, #0
 8000844:	d139      	bne.n	80008ba <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800084c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8000850:	2b00      	cmp	r3, #0
 8000852:	d006      	beq.n	8000862 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	689b      	ldr	r3, [r3, #8]
 800085a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800085e:	2b00      	cmp	r3, #0
 8000860:	d12b      	bne.n	80008ba <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	685b      	ldr	r3, [r3, #4]
 8000868:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800086c:	2b00      	cmp	r3, #0
 800086e:	d124      	bne.n	80008ba <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	689b      	ldr	r3, [r3, #8]
 8000876:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800087a:	2b00      	cmp	r3, #0
 800087c:	d11d      	bne.n	80008ba <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8000882:	2b00      	cmp	r3, #0
 8000884:	d119      	bne.n	80008ba <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	685a      	ldr	r2, [r3, #4]
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000894:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800089a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d105      	bne.n	80008ba <HAL_ADC_IRQHandler+0x1a8>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008b2:	f043 0201 	orr.w	r2, r3, #1
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80008ba:	6878      	ldr	r0, [r7, #4]
 80008bc:	f000 fc0c 	bl	80010d8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f06f 020c 	mvn.w	r2, #12
 80008c8:	601a      	str	r2, [r3, #0]
  }

  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	f003 0301 	and.w	r3, r3, #1
 80008d4:	2b01      	cmp	r3, #1
 80008d6:	bf0c      	ite	eq
 80008d8:	2301      	moveq	r3, #1
 80008da:	2300      	movne	r3, #0
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	685b      	ldr	r3, [r3, #4]
 80008e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008ea:	2b40      	cmp	r3, #64	; 0x40
 80008ec:	bf0c      	ite	eq
 80008ee:	2301      	moveq	r3, #1
 80008f0:	2300      	movne	r3, #0
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d017      	beq.n	800092c <HAL_ADC_IRQHandler+0x21a>
 80008fc:	68bb      	ldr	r3, [r7, #8]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d014      	beq.n	800092c <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	f003 0301 	and.w	r3, r3, #1
 800090c:	2b01      	cmp	r3, #1
 800090e:	d10d      	bne.n	800092c <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000914:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800091c:	6878      	ldr	r0, [r7, #4]
 800091e:	f000 f917 	bl	8000b50 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	f06f 0201 	mvn.w	r2, #1
 800092a:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	f003 0320 	and.w	r3, r3, #32
 8000936:	2b20      	cmp	r3, #32
 8000938:	bf0c      	ite	eq
 800093a:	2301      	moveq	r3, #1
 800093c:	2300      	movne	r3, #0
 800093e:	b2db      	uxtb	r3, r3
 8000940:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	685b      	ldr	r3, [r3, #4]
 8000948:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800094c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8000950:	bf0c      	ite	eq
 8000952:	2301      	moveq	r3, #1
 8000954:	2300      	movne	r3, #0
 8000956:	b2db      	uxtb	r3, r3
 8000958:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	2b00      	cmp	r3, #0
 800095e:	d015      	beq.n	800098c <HAL_ADC_IRQHandler+0x27a>
 8000960:	68bb      	ldr	r3, [r7, #8]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d012      	beq.n	800098c <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800096a:	f043 0202 	orr.w	r2, r3, #2
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	f06f 0220 	mvn.w	r2, #32
 800097a:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800097c:	6878      	ldr	r0, [r7, #4]
 800097e:	f000 f8f1 	bl	8000b64 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	f06f 0220 	mvn.w	r2, #32
 800098a:	601a      	str	r2, [r3, #0]
  }
}
 800098c:	bf00      	nop
 800098e:	3710      	adds	r7, #16
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}

08000994 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af00      	add	r7, sp, #0
 800099a:	60f8      	str	r0, [r7, #12]
 800099c:	60b9      	str	r1, [r7, #8]
 800099e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80009a0:	2300      	movs	r3, #0
 80009a2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80009aa:	2b01      	cmp	r3, #1
 80009ac:	d101      	bne.n	80009b2 <HAL_ADC_Start_DMA+0x1e>
 80009ae:	2302      	movs	r3, #2
 80009b0:	e0b1      	b.n	8000b16 <HAL_ADC_Start_DMA+0x182>
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	2201      	movs	r2, #1
 80009b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	689b      	ldr	r3, [r3, #8]
 80009c0:	f003 0301 	and.w	r3, r3, #1
 80009c4:	2b01      	cmp	r3, #1
 80009c6:	d018      	beq.n	80009fa <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	689a      	ldr	r2, [r3, #8]
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	f042 0201 	orr.w	r2, r2, #1
 80009d6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80009d8:	4b51      	ldr	r3, [pc, #324]	; (8000b20 <HAL_ADC_Start_DMA+0x18c>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a51      	ldr	r2, [pc, #324]	; (8000b24 <HAL_ADC_Start_DMA+0x190>)
 80009de:	fba2 2303 	umull	r2, r3, r2, r3
 80009e2:	0c9a      	lsrs	r2, r3, #18
 80009e4:	4613      	mov	r3, r2
 80009e6:	005b      	lsls	r3, r3, #1
 80009e8:	4413      	add	r3, r2
 80009ea:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80009ec:	e002      	b.n	80009f4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80009ee:	693b      	ldr	r3, [r7, #16]
 80009f0:	3b01      	subs	r3, #1
 80009f2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80009f4:	693b      	ldr	r3, [r7, #16]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d1f9      	bne.n	80009ee <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	689b      	ldr	r3, [r3, #8]
 8000a00:	f003 0301 	and.w	r3, r3, #1
 8000a04:	2b01      	cmp	r3, #1
 8000a06:	f040 8085 	bne.w	8000b14 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a0e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000a12:	f023 0301 	bic.w	r3, r3, #1
 8000a16:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d007      	beq.n	8000a3c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a30:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000a34:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000a44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000a48:	d106      	bne.n	8000a58 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a4e:	f023 0206 	bic.w	r2, r3, #6
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	645a      	str	r2, [r3, #68]	; 0x44
 8000a56:	e002      	b.n	8000a5e <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	2200      	movs	r2, #0
 8000a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000a66:	4b30      	ldr	r3, [pc, #192]	; (8000b28 <HAL_ADC_Start_DMA+0x194>)
 8000a68:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a6e:	4a2f      	ldr	r2, [pc, #188]	; (8000b2c <HAL_ADC_Start_DMA+0x198>)
 8000a70:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a76:	4a2e      	ldr	r2, [pc, #184]	; (8000b30 <HAL_ADC_Start_DMA+0x19c>)
 8000a78:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a7e:	4a2d      	ldr	r2, [pc, #180]	; (8000b34 <HAL_ADC_Start_DMA+0x1a0>)
 8000a80:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000a8a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	685a      	ldr	r2, [r3, #4]
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000a9a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	689a      	ldr	r2, [r3, #8]
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000aaa:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	334c      	adds	r3, #76	; 0x4c
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	68ba      	ldr	r2, [r7, #8]
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	f000 fcd6 	bl	800146c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	f003 031f 	and.w	r3, r3, #31
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d10f      	bne.n	8000aec <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	689b      	ldr	r3, [r3, #8]
 8000ad2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d11c      	bne.n	8000b14 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	689a      	ldr	r2, [r3, #8]
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000ae8:	609a      	str	r2, [r3, #8]
 8000aea:	e013      	b.n	8000b14 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a11      	ldr	r2, [pc, #68]	; (8000b38 <HAL_ADC_Start_DMA+0x1a4>)
 8000af2:	4293      	cmp	r3, r2
 8000af4:	d10e      	bne.n	8000b14 <HAL_ADC_Start_DMA+0x180>
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	689b      	ldr	r3, [r3, #8]
 8000afc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d107      	bne.n	8000b14 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	689a      	ldr	r2, [r3, #8]
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000b12:	609a      	str	r2, [r3, #8]
      }
    }
  }

  /* Return function status */
  return HAL_OK;
 8000b14:	2300      	movs	r3, #0
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3718      	adds	r7, #24
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	20000008 	.word	0x20000008
 8000b24:	431bde83 	.word	0x431bde83
 8000b28:	40012300 	.word	0x40012300
 8000b2c:	08000fd5 	.word	0x08000fd5
 8000b30:	0800108f 	.word	0x0800108f
 8000b34:	080010ab 	.word	0x080010ab
 8000b38:	40012000 	.word	0x40012000

08000b3c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8000b44:	bf00      	nop
 8000b46:	370c      	adds	r7, #12
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr

08000b50 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8000b58:	bf00      	nop
 8000b5a:	370c      	adds	r7, #12
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8000b6c:	bf00      	nop
 8000b6e:	370c      	adds	r7, #12
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr

08000b78 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b085      	sub	sp, #20
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8000b82:	2300      	movs	r3, #0
 8000b84:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d101      	bne.n	8000b94 <HAL_ADC_ConfigChannel+0x1c>
 8000b90:	2302      	movs	r3, #2
 8000b92:	e113      	b.n	8000dbc <HAL_ADC_ConfigChannel+0x244>
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	2201      	movs	r2, #1
 8000b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	2b09      	cmp	r3, #9
 8000ba2:	d925      	bls.n	8000bf0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	68d9      	ldr	r1, [r3, #12]
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	b29b      	uxth	r3, r3
 8000bb0:	461a      	mov	r2, r3
 8000bb2:	4613      	mov	r3, r2
 8000bb4:	005b      	lsls	r3, r3, #1
 8000bb6:	4413      	add	r3, r2
 8000bb8:	3b1e      	subs	r3, #30
 8000bba:	2207      	movs	r2, #7
 8000bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc0:	43da      	mvns	r2, r3
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	400a      	ands	r2, r1
 8000bc8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	68d9      	ldr	r1, [r3, #12]
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	689a      	ldr	r2, [r3, #8]
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	b29b      	uxth	r3, r3
 8000bda:	4618      	mov	r0, r3
 8000bdc:	4603      	mov	r3, r0
 8000bde:	005b      	lsls	r3, r3, #1
 8000be0:	4403      	add	r3, r0
 8000be2:	3b1e      	subs	r3, #30
 8000be4:	409a      	lsls	r2, r3
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	430a      	orrs	r2, r1
 8000bec:	60da      	str	r2, [r3, #12]
 8000bee:	e022      	b.n	8000c36 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	6919      	ldr	r1, [r3, #16]
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	b29b      	uxth	r3, r3
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	4613      	mov	r3, r2
 8000c00:	005b      	lsls	r3, r3, #1
 8000c02:	4413      	add	r3, r2
 8000c04:	2207      	movs	r2, #7
 8000c06:	fa02 f303 	lsl.w	r3, r2, r3
 8000c0a:	43da      	mvns	r2, r3
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	400a      	ands	r2, r1
 8000c12:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	6919      	ldr	r1, [r3, #16]
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	689a      	ldr	r2, [r3, #8]
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	b29b      	uxth	r3, r3
 8000c24:	4618      	mov	r0, r3
 8000c26:	4603      	mov	r3, r0
 8000c28:	005b      	lsls	r3, r3, #1
 8000c2a:	4403      	add	r3, r0
 8000c2c:	409a      	lsls	r2, r3
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	430a      	orrs	r2, r1
 8000c34:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	2b06      	cmp	r3, #6
 8000c3c:	d824      	bhi.n	8000c88 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	685a      	ldr	r2, [r3, #4]
 8000c48:	4613      	mov	r3, r2
 8000c4a:	009b      	lsls	r3, r3, #2
 8000c4c:	4413      	add	r3, r2
 8000c4e:	3b05      	subs	r3, #5
 8000c50:	221f      	movs	r2, #31
 8000c52:	fa02 f303 	lsl.w	r3, r2, r3
 8000c56:	43da      	mvns	r2, r3
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	400a      	ands	r2, r1
 8000c5e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	b29b      	uxth	r3, r3
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	685a      	ldr	r2, [r3, #4]
 8000c72:	4613      	mov	r3, r2
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	4413      	add	r3, r2
 8000c78:	3b05      	subs	r3, #5
 8000c7a:	fa00 f203 	lsl.w	r2, r0, r3
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	430a      	orrs	r2, r1
 8000c84:	635a      	str	r2, [r3, #52]	; 0x34
 8000c86:	e04c      	b.n	8000d22 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	2b0c      	cmp	r3, #12
 8000c8e:	d824      	bhi.n	8000cda <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	685a      	ldr	r2, [r3, #4]
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	4413      	add	r3, r2
 8000ca0:	3b23      	subs	r3, #35	; 0x23
 8000ca2:	221f      	movs	r2, #31
 8000ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca8:	43da      	mvns	r2, r3
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	400a      	ands	r2, r1
 8000cb0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	b29b      	uxth	r3, r3
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	685a      	ldr	r2, [r3, #4]
 8000cc4:	4613      	mov	r3, r2
 8000cc6:	009b      	lsls	r3, r3, #2
 8000cc8:	4413      	add	r3, r2
 8000cca:	3b23      	subs	r3, #35	; 0x23
 8000ccc:	fa00 f203 	lsl.w	r2, r0, r3
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	631a      	str	r2, [r3, #48]	; 0x30
 8000cd8:	e023      	b.n	8000d22 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	685a      	ldr	r2, [r3, #4]
 8000ce4:	4613      	mov	r3, r2
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	4413      	add	r3, r2
 8000cea:	3b41      	subs	r3, #65	; 0x41
 8000cec:	221f      	movs	r2, #31
 8000cee:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf2:	43da      	mvns	r2, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	400a      	ands	r2, r1
 8000cfa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	b29b      	uxth	r3, r3
 8000d08:	4618      	mov	r0, r3
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	685a      	ldr	r2, [r3, #4]
 8000d0e:	4613      	mov	r3, r2
 8000d10:	009b      	lsls	r3, r3, #2
 8000d12:	4413      	add	r3, r2
 8000d14:	3b41      	subs	r3, #65	; 0x41
 8000d16:	fa00 f203 	lsl.w	r2, r0, r3
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	430a      	orrs	r2, r1
 8000d20:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000d22:	4b29      	ldr	r3, [pc, #164]	; (8000dc8 <HAL_ADC_ConfigChannel+0x250>)
 8000d24:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a28      	ldr	r2, [pc, #160]	; (8000dcc <HAL_ADC_ConfigChannel+0x254>)
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d10f      	bne.n	8000d50 <HAL_ADC_ConfigChannel+0x1d8>
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	2b12      	cmp	r3, #18
 8000d36:	d10b      	bne.n	8000d50 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a1d      	ldr	r2, [pc, #116]	; (8000dcc <HAL_ADC_ConfigChannel+0x254>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d12b      	bne.n	8000db2 <HAL_ADC_ConfigChannel+0x23a>
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4a1c      	ldr	r2, [pc, #112]	; (8000dd0 <HAL_ADC_ConfigChannel+0x258>)
 8000d60:	4293      	cmp	r3, r2
 8000d62:	d003      	beq.n	8000d6c <HAL_ADC_ConfigChannel+0x1f4>
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	2b11      	cmp	r3, #17
 8000d6a:	d122      	bne.n	8000db2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	605a      	str	r2, [r3, #4]

    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a11      	ldr	r2, [pc, #68]	; (8000dd0 <HAL_ADC_ConfigChannel+0x258>)
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d111      	bne.n	8000db2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000d8e:	4b11      	ldr	r3, [pc, #68]	; (8000dd4 <HAL_ADC_ConfigChannel+0x25c>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	4a11      	ldr	r2, [pc, #68]	; (8000dd8 <HAL_ADC_ConfigChannel+0x260>)
 8000d94:	fba2 2303 	umull	r2, r3, r2, r3
 8000d98:	0c9a      	lsrs	r2, r3, #18
 8000d9a:	4613      	mov	r3, r2
 8000d9c:	009b      	lsls	r3, r3, #2
 8000d9e:	4413      	add	r3, r2
 8000da0:	005b      	lsls	r3, r3, #1
 8000da2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8000da4:	e002      	b.n	8000dac <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8000da6:	68bb      	ldr	r3, [r7, #8]
 8000da8:	3b01      	subs	r3, #1
 8000daa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d1f9      	bne.n	8000da6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	2200      	movs	r2, #0
 8000db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8000dba:	2300      	movs	r3, #0
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	3714      	adds	r7, #20
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr
 8000dc8:	40012300 	.word	0x40012300
 8000dcc:	40012000 	.word	0x40012000
 8000dd0:	10000012 	.word	0x10000012
 8000dd4:	20000008 	.word	0x20000008
 8000dd8:	431bde83 	.word	0x431bde83

08000ddc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b085      	sub	sp, #20
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000de4:	4b79      	ldr	r3, [pc, #484]	; (8000fcc <ADC_Init+0x1f0>)
 8000de6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	685a      	ldr	r2, [r3, #4]
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	431a      	orrs	r2, r3
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	685a      	ldr	r2, [r3, #4]
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000e10:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	6859      	ldr	r1, [r3, #4]
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	691b      	ldr	r3, [r3, #16]
 8000e1c:	021a      	lsls	r2, r3, #8
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	430a      	orrs	r2, r1
 8000e24:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	685a      	ldr	r2, [r3, #4]
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000e34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	6859      	ldr	r1, [r3, #4]
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	689a      	ldr	r2, [r3, #8]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	430a      	orrs	r2, r1
 8000e46:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	689a      	ldr	r2, [r3, #8]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000e56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	6899      	ldr	r1, [r3, #8]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	68da      	ldr	r2, [r3, #12]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	430a      	orrs	r2, r1
 8000e68:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e6e:	4a58      	ldr	r2, [pc, #352]	; (8000fd0 <ADC_Init+0x1f4>)
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d022      	beq.n	8000eba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	689a      	ldr	r2, [r3, #8]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000e82:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	6899      	ldr	r1, [r3, #8]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	430a      	orrs	r2, r1
 8000e94:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	689a      	ldr	r2, [r3, #8]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000ea4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	6899      	ldr	r1, [r3, #8]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	430a      	orrs	r2, r1
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	e00f      	b.n	8000eda <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	689a      	ldr	r2, [r3, #8]
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000ec8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	689a      	ldr	r2, [r3, #8]
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000ed8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	689a      	ldr	r2, [r3, #8]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f022 0202 	bic.w	r2, r2, #2
 8000ee8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	6899      	ldr	r1, [r3, #8]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	7e1b      	ldrb	r3, [r3, #24]
 8000ef4:	005a      	lsls	r2, r3, #1
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	430a      	orrs	r2, r1
 8000efc:	609a      	str	r2, [r3, #8]

  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d01b      	beq.n	8000f40 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	685a      	ldr	r2, [r3, #4]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000f16:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	685a      	ldr	r2, [r3, #4]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000f26:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	6859      	ldr	r1, [r3, #4]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f32:	3b01      	subs	r3, #1
 8000f34:	035a      	lsls	r2, r3, #13
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	430a      	orrs	r2, r1
 8000f3c:	605a      	str	r2, [r3, #4]
 8000f3e:	e007      	b.n	8000f50 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	685a      	ldr	r2, [r3, #4]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000f4e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000f5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	69db      	ldr	r3, [r3, #28]
 8000f6a:	3b01      	subs	r3, #1
 8000f6c:	051a      	lsls	r2, r3, #20
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	430a      	orrs	r2, r1
 8000f74:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	689a      	ldr	r2, [r3, #8]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000f84:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	6899      	ldr	r1, [r3, #8]
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000f92:	025a      	lsls	r2, r3, #9
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	430a      	orrs	r2, r1
 8000f9a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	689a      	ldr	r2, [r3, #8]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000faa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	6899      	ldr	r1, [r3, #8]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	695b      	ldr	r3, [r3, #20]
 8000fb6:	029a      	lsls	r2, r3, #10
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	609a      	str	r2, [r3, #8]
}
 8000fc0:	bf00      	nop
 8000fc2:	3714      	adds	r7, #20
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr
 8000fcc:	40012300 	.word	0x40012300
 8000fd0:	0f000001 	.word	0x0f000001

08000fd4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fe0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d13c      	bne.n	8001068 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	689b      	ldr	r3, [r3, #8]
 8001000:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001004:	2b00      	cmp	r3, #0
 8001006:	d12b      	bne.n	8001060 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800100c:	2b00      	cmp	r3, #0
 800100e:	d127      	bne.n	8001060 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001016:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800101a:	2b00      	cmp	r3, #0
 800101c:	d006      	beq.n	800102c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001028:	2b00      	cmp	r3, #0
 800102a:	d119      	bne.n	8001060 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	685a      	ldr	r2, [r3, #4]
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f022 0220 	bic.w	r2, r2, #32
 800103a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001040:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001050:	2b00      	cmp	r3, #0
 8001052:	d105      	bne.n	8001060 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001058:	f043 0201 	orr.w	r2, r3, #1
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001060:	68f8      	ldr	r0, [r7, #12]
 8001062:	f001 fde7 	bl	8002c34 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001066:	e00e      	b.n	8001086 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106c:	f003 0310 	and.w	r3, r3, #16
 8001070:	2b00      	cmp	r3, #0
 8001072:	d003      	beq.n	800107c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001074:	68f8      	ldr	r0, [r7, #12]
 8001076:	f7ff fd75 	bl	8000b64 <HAL_ADC_ErrorCallback>
}
 800107a:	e004      	b.n	8001086 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	4798      	blx	r3
}
 8001086:	bf00      	nop
 8001088:	3710      	adds	r7, #16
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800108e:	b580      	push	{r7, lr}
 8001090:	b084      	sub	sp, #16
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800109a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800109c:	68f8      	ldr	r0, [r7, #12]
 800109e:	f7ff fd4d 	bl	8000b3c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80010a2:	bf00      	nop
 80010a4:	3710      	adds	r7, #16
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b084      	sub	sp, #16
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010b6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	2240      	movs	r2, #64	; 0x40
 80010bc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010c2:	f043 0204 	orr.w	r2, r3, #4
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80010ca:	68f8      	ldr	r0, [r7, #12]
 80010cc:	f7ff fd4a 	bl	8000b64 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80010d0:	bf00      	nop
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80010e0:	bf00      	nop
 80010e2:	370c      	adds	r7, #12
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr

080010ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b085      	sub	sp, #20
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f003 0307 	and.w	r3, r3, #7
 80010fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010fc:	4b0c      	ldr	r3, [pc, #48]	; (8001130 <__NVIC_SetPriorityGrouping+0x44>)
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001102:	68ba      	ldr	r2, [r7, #8]
 8001104:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001108:	4013      	ands	r3, r2
 800110a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001114:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001118:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800111c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800111e:	4a04      	ldr	r2, [pc, #16]	; (8001130 <__NVIC_SetPriorityGrouping+0x44>)
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	60d3      	str	r3, [r2, #12]
}
 8001124:	bf00      	nop
 8001126:	3714      	adds	r7, #20
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	e000ed00 	.word	0xe000ed00

08001134 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001138:	4b04      	ldr	r3, [pc, #16]	; (800114c <__NVIC_GetPriorityGrouping+0x18>)
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	0a1b      	lsrs	r3, r3, #8
 800113e:	f003 0307 	and.w	r3, r3, #7
}
 8001142:	4618      	mov	r0, r3
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr
 800114c:	e000ed00 	.word	0xe000ed00

08001150 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800115a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800115e:	2b00      	cmp	r3, #0
 8001160:	db0b      	blt.n	800117a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001162:	79fb      	ldrb	r3, [r7, #7]
 8001164:	f003 021f 	and.w	r2, r3, #31
 8001168:	4907      	ldr	r1, [pc, #28]	; (8001188 <__NVIC_EnableIRQ+0x38>)
 800116a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116e:	095b      	lsrs	r3, r3, #5
 8001170:	2001      	movs	r0, #1
 8001172:	fa00 f202 	lsl.w	r2, r0, r2
 8001176:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800117a:	bf00      	nop
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	e000e100 	.word	0xe000e100

0800118c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	6039      	str	r1, [r7, #0]
 8001196:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001198:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800119c:	2b00      	cmp	r3, #0
 800119e:	db0a      	blt.n	80011b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	b2da      	uxtb	r2, r3
 80011a4:	490c      	ldr	r1, [pc, #48]	; (80011d8 <__NVIC_SetPriority+0x4c>)
 80011a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011aa:	0112      	lsls	r2, r2, #4
 80011ac:	b2d2      	uxtb	r2, r2
 80011ae:	440b      	add	r3, r1
 80011b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011b4:	e00a      	b.n	80011cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	b2da      	uxtb	r2, r3
 80011ba:	4908      	ldr	r1, [pc, #32]	; (80011dc <__NVIC_SetPriority+0x50>)
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	f003 030f 	and.w	r3, r3, #15
 80011c2:	3b04      	subs	r3, #4
 80011c4:	0112      	lsls	r2, r2, #4
 80011c6:	b2d2      	uxtb	r2, r2
 80011c8:	440b      	add	r3, r1
 80011ca:	761a      	strb	r2, [r3, #24]
}
 80011cc:	bf00      	nop
 80011ce:	370c      	adds	r7, #12
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr
 80011d8:	e000e100 	.word	0xe000e100
 80011dc:	e000ed00 	.word	0xe000ed00

080011e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b089      	sub	sp, #36	; 0x24
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	60f8      	str	r0, [r7, #12]
 80011e8:	60b9      	str	r1, [r7, #8]
 80011ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	f003 0307 	and.w	r3, r3, #7
 80011f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011f4:	69fb      	ldr	r3, [r7, #28]
 80011f6:	f1c3 0307 	rsb	r3, r3, #7
 80011fa:	2b04      	cmp	r3, #4
 80011fc:	bf28      	it	cs
 80011fe:	2304      	movcs	r3, #4
 8001200:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	3304      	adds	r3, #4
 8001206:	2b06      	cmp	r3, #6
 8001208:	d902      	bls.n	8001210 <NVIC_EncodePriority+0x30>
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	3b03      	subs	r3, #3
 800120e:	e000      	b.n	8001212 <NVIC_EncodePriority+0x32>
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001214:	f04f 32ff 	mov.w	r2, #4294967295
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	fa02 f303 	lsl.w	r3, r2, r3
 800121e:	43da      	mvns	r2, r3
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	401a      	ands	r2, r3
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001228:	f04f 31ff 	mov.w	r1, #4294967295
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	fa01 f303 	lsl.w	r3, r1, r3
 8001232:	43d9      	mvns	r1, r3
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001238:	4313      	orrs	r3, r2
         );
}
 800123a:	4618      	mov	r0, r3
 800123c:	3724      	adds	r7, #36	; 0x24
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
	...

08001248 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	3b01      	subs	r3, #1
 8001254:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001258:	d301      	bcc.n	800125e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800125a:	2301      	movs	r3, #1
 800125c:	e00f      	b.n	800127e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800125e:	4a0a      	ldr	r2, [pc, #40]	; (8001288 <SysTick_Config+0x40>)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	3b01      	subs	r3, #1
 8001264:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001266:	210f      	movs	r1, #15
 8001268:	f04f 30ff 	mov.w	r0, #4294967295
 800126c:	f7ff ff8e 	bl	800118c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001270:	4b05      	ldr	r3, [pc, #20]	; (8001288 <SysTick_Config+0x40>)
 8001272:	2200      	movs	r2, #0
 8001274:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001276:	4b04      	ldr	r3, [pc, #16]	; (8001288 <SysTick_Config+0x40>)
 8001278:	2207      	movs	r2, #7
 800127a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800127c:	2300      	movs	r3, #0
}
 800127e:	4618      	mov	r0, r3
 8001280:	3708      	adds	r7, #8
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	e000e010 	.word	0xe000e010

0800128c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f7ff ff29 	bl	80010ec <__NVIC_SetPriorityGrouping>
}
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b086      	sub	sp, #24
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	4603      	mov	r3, r0
 80012aa:	60b9      	str	r1, [r7, #8]
 80012ac:	607a      	str	r2, [r7, #4]
 80012ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012b0:	2300      	movs	r3, #0
 80012b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012b4:	f7ff ff3e 	bl	8001134 <__NVIC_GetPriorityGrouping>
 80012b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012ba:	687a      	ldr	r2, [r7, #4]
 80012bc:	68b9      	ldr	r1, [r7, #8]
 80012be:	6978      	ldr	r0, [r7, #20]
 80012c0:	f7ff ff8e 	bl	80011e0 <NVIC_EncodePriority>
 80012c4:	4602      	mov	r2, r0
 80012c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ca:	4611      	mov	r1, r2
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff ff5d 	bl	800118c <__NVIC_SetPriority>
}
 80012d2:	bf00      	nop
 80012d4:	3718      	adds	r7, #24
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}

080012da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b082      	sub	sp, #8
 80012de:	af00      	add	r7, sp, #0
 80012e0:	4603      	mov	r3, r0
 80012e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff ff31 	bl	8001150 <__NVIC_EnableIRQ>
}
 80012ee:	bf00      	nop
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b082      	sub	sp, #8
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f7ff ffa2 	bl	8001248 <SysTick_Config>
 8001304:	4603      	mov	r3, r0
}
 8001306:	4618      	mov	r0, r3
 8001308:	3708      	adds	r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
	...

08001310 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b086      	sub	sp, #24
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001318:	2300      	movs	r3, #0
 800131a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800131c:	f7ff f9a0 	bl	8000660 <HAL_GetTick>
 8001320:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d101      	bne.n	800132c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001328:	2301      	movs	r3, #1
 800132a:	e099      	b.n	8001460 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2200      	movs	r2, #0
 8001330:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2202      	movs	r2, #2
 8001338:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f022 0201 	bic.w	r2, r2, #1
 800134a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800134c:	e00f      	b.n	800136e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800134e:	f7ff f987 	bl	8000660 <HAL_GetTick>
 8001352:	4602      	mov	r2, r0
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	2b05      	cmp	r3, #5
 800135a:	d908      	bls.n	800136e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2220      	movs	r2, #32
 8001360:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2203      	movs	r2, #3
 8001366:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	e078      	b.n	8001460 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f003 0301 	and.w	r3, r3, #1
 8001378:	2b00      	cmp	r3, #0
 800137a:	d1e8      	bne.n	800134e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001384:	697a      	ldr	r2, [r7, #20]
 8001386:	4b38      	ldr	r3, [pc, #224]	; (8001468 <HAL_DMA_Init+0x158>)
 8001388:	4013      	ands	r3, r2
 800138a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	685a      	ldr	r2, [r3, #4]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800139a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	691b      	ldr	r3, [r3, #16]
 80013a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	699b      	ldr	r3, [r3, #24]
 80013ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6a1b      	ldr	r3, [r3, #32]
 80013b8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80013ba:	697a      	ldr	r2, [r7, #20]
 80013bc:	4313      	orrs	r3, r2
 80013be:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c4:	2b04      	cmp	r3, #4
 80013c6:	d107      	bne.n	80013d8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d0:	4313      	orrs	r3, r2
 80013d2:	697a      	ldr	r2, [r7, #20]
 80013d4:	4313      	orrs	r3, r2
 80013d6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	697a      	ldr	r2, [r7, #20]
 80013de:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	695b      	ldr	r3, [r3, #20]
 80013e6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	f023 0307 	bic.w	r3, r3, #7
 80013ee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013f4:	697a      	ldr	r2, [r7, #20]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013fe:	2b04      	cmp	r3, #4
 8001400:	d117      	bne.n	8001432 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001406:	697a      	ldr	r2, [r7, #20]
 8001408:	4313      	orrs	r3, r2
 800140a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001410:	2b00      	cmp	r3, #0
 8001412:	d00e      	beq.n	8001432 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f000 fa6f 	bl	80018f8 <DMA_CheckFifoParam>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d008      	beq.n	8001432 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2240      	movs	r2, #64	; 0x40
 8001424:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2201      	movs	r2, #1
 800142a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800142e:	2301      	movs	r3, #1
 8001430:	e016      	b.n	8001460 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	697a      	ldr	r2, [r7, #20]
 8001438:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	f000 fa26 	bl	800188c <DMA_CalcBaseAndBitshift>
 8001440:	4603      	mov	r3, r0
 8001442:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001448:	223f      	movs	r2, #63	; 0x3f
 800144a:	409a      	lsls	r2, r3
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2200      	movs	r2, #0
 8001454:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2201      	movs	r2, #1
 800145a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800145e:	2300      	movs	r3, #0
}
 8001460:	4618      	mov	r0, r3
 8001462:	3718      	adds	r7, #24
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	f010803f 	.word	0xf010803f

0800146c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b086      	sub	sp, #24
 8001470:	af00      	add	r7, sp, #0
 8001472:	60f8      	str	r0, [r7, #12]
 8001474:	60b9      	str	r1, [r7, #8]
 8001476:	607a      	str	r2, [r7, #4]
 8001478:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800147a:	2300      	movs	r3, #0
 800147c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001482:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800148a:	2b01      	cmp	r3, #1
 800148c:	d101      	bne.n	8001492 <HAL_DMA_Start_IT+0x26>
 800148e:	2302      	movs	r3, #2
 8001490:	e040      	b.n	8001514 <HAL_DMA_Start_IT+0xa8>
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	2201      	movs	r2, #1
 8001496:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d12f      	bne.n	8001506 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	2202      	movs	r2, #2
 80014aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	2200      	movs	r2, #0
 80014b2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	68b9      	ldr	r1, [r7, #8]
 80014ba:	68f8      	ldr	r0, [r7, #12]
 80014bc:	f000 f9b8 	bl	8001830 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014c4:	223f      	movs	r2, #63	; 0x3f
 80014c6:	409a      	lsls	r2, r3
 80014c8:	693b      	ldr	r3, [r7, #16]
 80014ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f042 0216 	orr.w	r2, r2, #22
 80014da:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d007      	beq.n	80014f4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f042 0208 	orr.w	r2, r2, #8
 80014f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f042 0201 	orr.w	r2, r2, #1
 8001502:	601a      	str	r2, [r3, #0]
 8001504:	e005      	b.n	8001512 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	2200      	movs	r2, #0
 800150a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800150e:	2302      	movs	r3, #2
 8001510:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001512:	7dfb      	ldrb	r3, [r7, #23]
}
 8001514:	4618      	mov	r0, r3
 8001516:	3718      	adds	r7, #24
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}

0800151c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001524:	2300      	movs	r3, #0
 8001526:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001528:	4b8e      	ldr	r3, [pc, #568]	; (8001764 <HAL_DMA_IRQHandler+0x248>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a8e      	ldr	r2, [pc, #568]	; (8001768 <HAL_DMA_IRQHandler+0x24c>)
 800152e:	fba2 2303 	umull	r2, r3, r2, r3
 8001532:	0a9b      	lsrs	r3, r3, #10
 8001534:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800153a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001546:	2208      	movs	r2, #8
 8001548:	409a      	lsls	r2, r3
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	4013      	ands	r3, r2
 800154e:	2b00      	cmp	r3, #0
 8001550:	d01a      	beq.n	8001588 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f003 0304 	and.w	r3, r3, #4
 800155c:	2b00      	cmp	r3, #0
 800155e:	d013      	beq.n	8001588 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f022 0204 	bic.w	r2, r2, #4
 800156e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001574:	2208      	movs	r2, #8
 8001576:	409a      	lsls	r2, r3
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001580:	f043 0201 	orr.w	r2, r3, #1
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800158c:	2201      	movs	r2, #1
 800158e:	409a      	lsls	r2, r3
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	4013      	ands	r3, r2
 8001594:	2b00      	cmp	r3, #0
 8001596:	d012      	beq.n	80015be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	695b      	ldr	r3, [r3, #20]
 800159e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d00b      	beq.n	80015be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015aa:	2201      	movs	r2, #1
 80015ac:	409a      	lsls	r2, r3
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015b6:	f043 0202 	orr.w	r2, r3, #2
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015c2:	2204      	movs	r2, #4
 80015c4:	409a      	lsls	r2, r3
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	4013      	ands	r3, r2
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d012      	beq.n	80015f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 0302 	and.w	r3, r3, #2
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d00b      	beq.n	80015f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015e0:	2204      	movs	r2, #4
 80015e2:	409a      	lsls	r2, r3
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015ec:	f043 0204 	orr.w	r2, r3, #4
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015f8:	2210      	movs	r2, #16
 80015fa:	409a      	lsls	r2, r3
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	4013      	ands	r3, r2
 8001600:	2b00      	cmp	r3, #0
 8001602:	d043      	beq.n	800168c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f003 0308 	and.w	r3, r3, #8
 800160e:	2b00      	cmp	r3, #0
 8001610:	d03c      	beq.n	800168c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001616:	2210      	movs	r2, #16
 8001618:	409a      	lsls	r2, r3
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001628:	2b00      	cmp	r3, #0
 800162a:	d018      	beq.n	800165e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d108      	bne.n	800164c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163e:	2b00      	cmp	r3, #0
 8001640:	d024      	beq.n	800168c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	4798      	blx	r3
 800164a:	e01f      	b.n	800168c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001650:	2b00      	cmp	r3, #0
 8001652:	d01b      	beq.n	800168c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	4798      	blx	r3
 800165c:	e016      	b.n	800168c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001668:	2b00      	cmp	r3, #0
 800166a:	d107      	bne.n	800167c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f022 0208 	bic.w	r2, r2, #8
 800167a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001680:	2b00      	cmp	r3, #0
 8001682:	d003      	beq.n	800168c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001690:	2220      	movs	r2, #32
 8001692:	409a      	lsls	r2, r3
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	4013      	ands	r3, r2
 8001698:	2b00      	cmp	r3, #0
 800169a:	f000 808f 	beq.w	80017bc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 0310 	and.w	r3, r3, #16
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	f000 8087 	beq.w	80017bc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016b2:	2220      	movs	r2, #32
 80016b4:	409a      	lsls	r2, r3
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	2b05      	cmp	r3, #5
 80016c4:	d136      	bne.n	8001734 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f022 0216 	bic.w	r2, r2, #22
 80016d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	695a      	ldr	r2, [r3, #20]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80016e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d103      	bne.n	80016f6 <HAL_DMA_IRQHandler+0x1da>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d007      	beq.n	8001706 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f022 0208 	bic.w	r2, r2, #8
 8001704:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800170a:	223f      	movs	r2, #63	; 0x3f
 800170c:	409a      	lsls	r2, r3
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2200      	movs	r2, #0
 8001716:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2201      	movs	r2, #1
 800171e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001726:	2b00      	cmp	r3, #0
 8001728:	d07e      	beq.n	8001828 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	4798      	blx	r3
        }
        return;
 8001732:	e079      	b.n	8001828 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800173e:	2b00      	cmp	r3, #0
 8001740:	d01d      	beq.n	800177e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800174c:	2b00      	cmp	r3, #0
 800174e:	d10d      	bne.n	800176c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001754:	2b00      	cmp	r3, #0
 8001756:	d031      	beq.n	80017bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	4798      	blx	r3
 8001760:	e02c      	b.n	80017bc <HAL_DMA_IRQHandler+0x2a0>
 8001762:	bf00      	nop
 8001764:	20000008 	.word	0x20000008
 8001768:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001770:	2b00      	cmp	r3, #0
 8001772:	d023      	beq.n	80017bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	4798      	blx	r3
 800177c:	e01e      	b.n	80017bc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001788:	2b00      	cmp	r3, #0
 800178a:	d10f      	bne.n	80017ac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f022 0210 	bic.w	r2, r2, #16
 800179a:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2201      	movs	r2, #1
 80017a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d003      	beq.n	80017bc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d032      	beq.n	800182a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017c8:	f003 0301 	and.w	r3, r3, #1
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d022      	beq.n	8001816 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2205      	movs	r2, #5
 80017d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f022 0201 	bic.w	r2, r2, #1
 80017e6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	3301      	adds	r3, #1
 80017ec:	60bb      	str	r3, [r7, #8]
 80017ee:	697a      	ldr	r2, [r7, #20]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d307      	bcc.n	8001804 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d1f2      	bne.n	80017e8 <HAL_DMA_IRQHandler+0x2cc>
 8001802:	e000      	b.n	8001806 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001804:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2200      	movs	r2, #0
 800180a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2201      	movs	r2, #1
 8001812:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800181a:	2b00      	cmp	r3, #0
 800181c:	d005      	beq.n	800182a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	4798      	blx	r3
 8001826:	e000      	b.n	800182a <HAL_DMA_IRQHandler+0x30e>
        return;
 8001828:	bf00      	nop
    }
  }
}
 800182a:	3718      	adds	r7, #24
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}

08001830 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
 800183c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800184c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	683a      	ldr	r2, [r7, #0]
 8001854:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	2b40      	cmp	r3, #64	; 0x40
 800185c:	d108      	bne.n	8001870 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	687a      	ldr	r2, [r7, #4]
 8001864:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	68ba      	ldr	r2, [r7, #8]
 800186c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800186e:	e007      	b.n	8001880 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	68ba      	ldr	r2, [r7, #8]
 8001876:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	60da      	str	r2, [r3, #12]
}
 8001880:	bf00      	nop
 8001882:	3714      	adds	r7, #20
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr

0800188c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800188c:	b480      	push	{r7}
 800188e:	b085      	sub	sp, #20
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	b2db      	uxtb	r3, r3
 800189a:	3b10      	subs	r3, #16
 800189c:	4a14      	ldr	r2, [pc, #80]	; (80018f0 <DMA_CalcBaseAndBitshift+0x64>)
 800189e:	fba2 2303 	umull	r2, r3, r2, r3
 80018a2:	091b      	lsrs	r3, r3, #4
 80018a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80018a6:	4a13      	ldr	r2, [pc, #76]	; (80018f4 <DMA_CalcBaseAndBitshift+0x68>)
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	4413      	add	r3, r2
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	461a      	mov	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	2b03      	cmp	r3, #3
 80018b8:	d909      	bls.n	80018ce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80018c2:	f023 0303 	bic.w	r3, r3, #3
 80018c6:	1d1a      	adds	r2, r3, #4
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	659a      	str	r2, [r3, #88]	; 0x58
 80018cc:	e007      	b.n	80018de <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80018d6:	f023 0303 	bic.w	r3, r3, #3
 80018da:	687a      	ldr	r2, [r7, #4]
 80018dc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3714      	adds	r7, #20
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	aaaaaaab 	.word	0xaaaaaaab
 80018f4:	08003ed0 	.word	0x08003ed0

080018f8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001900:	2300      	movs	r3, #0
 8001902:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001908:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	699b      	ldr	r3, [r3, #24]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d11f      	bne.n	8001952 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	2b03      	cmp	r3, #3
 8001916:	d856      	bhi.n	80019c6 <DMA_CheckFifoParam+0xce>
 8001918:	a201      	add	r2, pc, #4	; (adr r2, 8001920 <DMA_CheckFifoParam+0x28>)
 800191a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800191e:	bf00      	nop
 8001920:	08001931 	.word	0x08001931
 8001924:	08001943 	.word	0x08001943
 8001928:	08001931 	.word	0x08001931
 800192c:	080019c7 	.word	0x080019c7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001934:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001938:	2b00      	cmp	r3, #0
 800193a:	d046      	beq.n	80019ca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001940:	e043      	b.n	80019ca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001946:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800194a:	d140      	bne.n	80019ce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001950:	e03d      	b.n	80019ce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	699b      	ldr	r3, [r3, #24]
 8001956:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800195a:	d121      	bne.n	80019a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	2b03      	cmp	r3, #3
 8001960:	d837      	bhi.n	80019d2 <DMA_CheckFifoParam+0xda>
 8001962:	a201      	add	r2, pc, #4	; (adr r2, 8001968 <DMA_CheckFifoParam+0x70>)
 8001964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001968:	08001979 	.word	0x08001979
 800196c:	0800197f 	.word	0x0800197f
 8001970:	08001979 	.word	0x08001979
 8001974:	08001991 	.word	0x08001991
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001978:	2301      	movs	r3, #1
 800197a:	73fb      	strb	r3, [r7, #15]
      break;
 800197c:	e030      	b.n	80019e0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001982:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001986:	2b00      	cmp	r3, #0
 8001988:	d025      	beq.n	80019d6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800198e:	e022      	b.n	80019d6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001994:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001998:	d11f      	bne.n	80019da <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800199e:	e01c      	b.n	80019da <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	2b02      	cmp	r3, #2
 80019a4:	d903      	bls.n	80019ae <DMA_CheckFifoParam+0xb6>
 80019a6:	68bb      	ldr	r3, [r7, #8]
 80019a8:	2b03      	cmp	r3, #3
 80019aa:	d003      	beq.n	80019b4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80019ac:	e018      	b.n	80019e0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	73fb      	strb	r3, [r7, #15]
      break;
 80019b2:	e015      	b.n	80019e0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d00e      	beq.n	80019de <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80019c0:	2301      	movs	r3, #1
 80019c2:	73fb      	strb	r3, [r7, #15]
      break;
 80019c4:	e00b      	b.n	80019de <DMA_CheckFifoParam+0xe6>
      break;
 80019c6:	bf00      	nop
 80019c8:	e00a      	b.n	80019e0 <DMA_CheckFifoParam+0xe8>
      break;
 80019ca:	bf00      	nop
 80019cc:	e008      	b.n	80019e0 <DMA_CheckFifoParam+0xe8>
      break;
 80019ce:	bf00      	nop
 80019d0:	e006      	b.n	80019e0 <DMA_CheckFifoParam+0xe8>
      break;
 80019d2:	bf00      	nop
 80019d4:	e004      	b.n	80019e0 <DMA_CheckFifoParam+0xe8>
      break;
 80019d6:	bf00      	nop
 80019d8:	e002      	b.n	80019e0 <DMA_CheckFifoParam+0xe8>
      break;   
 80019da:	bf00      	nop
 80019dc:	e000      	b.n	80019e0 <DMA_CheckFifoParam+0xe8>
      break;
 80019de:	bf00      	nop
    }
  } 
  
  return status; 
 80019e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3714      	adds	r7, #20
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop

080019f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b089      	sub	sp, #36	; 0x24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019fa:	2300      	movs	r3, #0
 80019fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019fe:	2300      	movs	r3, #0
 8001a00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a06:	2300      	movs	r3, #0
 8001a08:	61fb      	str	r3, [r7, #28]
 8001a0a:	e159      	b.n	8001cc0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	fa02 f303 	lsl.w	r3, r2, r3
 8001a14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	697a      	ldr	r2, [r7, #20]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	f040 8148 	bne.w	8001cba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	2b01      	cmp	r3, #1
 8001a30:	d00b      	beq.n	8001a4a <HAL_GPIO_Init+0x5a>
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d007      	beq.n	8001a4a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a3e:	2b11      	cmp	r3, #17
 8001a40:	d003      	beq.n	8001a4a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	2b12      	cmp	r3, #18
 8001a48:	d130      	bne.n	8001aac <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	2203      	movs	r2, #3
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	43db      	mvns	r3, r3
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	4013      	ands	r3, r2
 8001a60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	68da      	ldr	r2, [r3, #12]
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	005b      	lsls	r3, r3, #1
 8001a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6e:	69ba      	ldr	r2, [r7, #24]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	69ba      	ldr	r2, [r7, #24]
 8001a78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a80:	2201      	movs	r2, #1
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	fa02 f303 	lsl.w	r3, r2, r3
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	69ba      	ldr	r2, [r7, #24]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	091b      	lsrs	r3, r3, #4
 8001a96:	f003 0201 	and.w	r2, r3, #1
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa0:	69ba      	ldr	r2, [r7, #24]
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	2203      	movs	r2, #3
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	43db      	mvns	r3, r3
 8001abe:	69ba      	ldr	r2, [r7, #24]
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	689a      	ldr	r2, [r3, #8]
 8001ac8:	69fb      	ldr	r3, [r7, #28]
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad0:	69ba      	ldr	r2, [r7, #24]
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	69ba      	ldr	r2, [r7, #24]
 8001ada:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	2b02      	cmp	r3, #2
 8001ae2:	d003      	beq.n	8001aec <HAL_GPIO_Init+0xfc>
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	2b12      	cmp	r3, #18
 8001aea:	d123      	bne.n	8001b34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001aec:	69fb      	ldr	r3, [r7, #28]
 8001aee:	08da      	lsrs	r2, r3, #3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	3208      	adds	r2, #8
 8001af4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001af8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	f003 0307 	and.w	r3, r3, #7
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	220f      	movs	r2, #15
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	69ba      	ldr	r2, [r7, #24]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	691a      	ldr	r2, [r3, #16]
 8001b14:	69fb      	ldr	r3, [r7, #28]
 8001b16:	f003 0307 	and.w	r3, r3, #7
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	08da      	lsrs	r2, r3, #3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	3208      	adds	r2, #8
 8001b2e:	69b9      	ldr	r1, [r7, #24]
 8001b30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	2203      	movs	r2, #3
 8001b40:	fa02 f303 	lsl.w	r3, r2, r3
 8001b44:	43db      	mvns	r3, r3
 8001b46:	69ba      	ldr	r2, [r7, #24]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f003 0203 	and.w	r2, r3, #3
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	69ba      	ldr	r2, [r7, #24]
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	f000 80a2 	beq.w	8001cba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	4b57      	ldr	r3, [pc, #348]	; (8001cd8 <HAL_GPIO_Init+0x2e8>)
 8001b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b7e:	4a56      	ldr	r2, [pc, #344]	; (8001cd8 <HAL_GPIO_Init+0x2e8>)
 8001b80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b84:	6453      	str	r3, [r2, #68]	; 0x44
 8001b86:	4b54      	ldr	r3, [pc, #336]	; (8001cd8 <HAL_GPIO_Init+0x2e8>)
 8001b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b92:	4a52      	ldr	r2, [pc, #328]	; (8001cdc <HAL_GPIO_Init+0x2ec>)
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	089b      	lsrs	r3, r3, #2
 8001b98:	3302      	adds	r3, #2
 8001b9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	f003 0303 	and.w	r3, r3, #3
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	220f      	movs	r2, #15
 8001baa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bae:	43db      	mvns	r3, r3
 8001bb0:	69ba      	ldr	r2, [r7, #24]
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a49      	ldr	r2, [pc, #292]	; (8001ce0 <HAL_GPIO_Init+0x2f0>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d019      	beq.n	8001bf2 <HAL_GPIO_Init+0x202>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a48      	ldr	r2, [pc, #288]	; (8001ce4 <HAL_GPIO_Init+0x2f4>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d013      	beq.n	8001bee <HAL_GPIO_Init+0x1fe>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a47      	ldr	r2, [pc, #284]	; (8001ce8 <HAL_GPIO_Init+0x2f8>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d00d      	beq.n	8001bea <HAL_GPIO_Init+0x1fa>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a46      	ldr	r2, [pc, #280]	; (8001cec <HAL_GPIO_Init+0x2fc>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d007      	beq.n	8001be6 <HAL_GPIO_Init+0x1f6>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a45      	ldr	r2, [pc, #276]	; (8001cf0 <HAL_GPIO_Init+0x300>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d101      	bne.n	8001be2 <HAL_GPIO_Init+0x1f2>
 8001bde:	2304      	movs	r3, #4
 8001be0:	e008      	b.n	8001bf4 <HAL_GPIO_Init+0x204>
 8001be2:	2307      	movs	r3, #7
 8001be4:	e006      	b.n	8001bf4 <HAL_GPIO_Init+0x204>
 8001be6:	2303      	movs	r3, #3
 8001be8:	e004      	b.n	8001bf4 <HAL_GPIO_Init+0x204>
 8001bea:	2302      	movs	r3, #2
 8001bec:	e002      	b.n	8001bf4 <HAL_GPIO_Init+0x204>
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e000      	b.n	8001bf4 <HAL_GPIO_Init+0x204>
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	69fa      	ldr	r2, [r7, #28]
 8001bf6:	f002 0203 	and.w	r2, r2, #3
 8001bfa:	0092      	lsls	r2, r2, #2
 8001bfc:	4093      	lsls	r3, r2
 8001bfe:	69ba      	ldr	r2, [r7, #24]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c04:	4935      	ldr	r1, [pc, #212]	; (8001cdc <HAL_GPIO_Init+0x2ec>)
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	089b      	lsrs	r3, r3, #2
 8001c0a:	3302      	adds	r3, #2
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c12:	4b38      	ldr	r3, [pc, #224]	; (8001cf4 <HAL_GPIO_Init+0x304>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	43db      	mvns	r3, r3
 8001c1c:	69ba      	ldr	r2, [r7, #24]
 8001c1e:	4013      	ands	r3, r2
 8001c20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d003      	beq.n	8001c36 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	4313      	orrs	r3, r2
 8001c34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c36:	4a2f      	ldr	r2, [pc, #188]	; (8001cf4 <HAL_GPIO_Init+0x304>)
 8001c38:	69bb      	ldr	r3, [r7, #24]
 8001c3a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001c3c:	4b2d      	ldr	r3, [pc, #180]	; (8001cf4 <HAL_GPIO_Init+0x304>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	43db      	mvns	r3, r3
 8001c46:	69ba      	ldr	r2, [r7, #24]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d003      	beq.n	8001c60 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c60:	4a24      	ldr	r2, [pc, #144]	; (8001cf4 <HAL_GPIO_Init+0x304>)
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c66:	4b23      	ldr	r3, [pc, #140]	; (8001cf4 <HAL_GPIO_Init+0x304>)
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	43db      	mvns	r3, r3
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	4013      	ands	r3, r2
 8001c74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d003      	beq.n	8001c8a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001c82:	69ba      	ldr	r2, [r7, #24]
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c8a:	4a1a      	ldr	r2, [pc, #104]	; (8001cf4 <HAL_GPIO_Init+0x304>)
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c90:	4b18      	ldr	r3, [pc, #96]	; (8001cf4 <HAL_GPIO_Init+0x304>)
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	43db      	mvns	r3, r3
 8001c9a:	69ba      	ldr	r2, [r7, #24]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d003      	beq.n	8001cb4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001cb4:	4a0f      	ldr	r2, [pc, #60]	; (8001cf4 <HAL_GPIO_Init+0x304>)
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	61fb      	str	r3, [r7, #28]
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	2b0f      	cmp	r3, #15
 8001cc4:	f67f aea2 	bls.w	8001a0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cc8:	bf00      	nop
 8001cca:	bf00      	nop
 8001ccc:	3724      	adds	r7, #36	; 0x24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	40023800 	.word	0x40023800
 8001cdc:	40013800 	.word	0x40013800
 8001ce0:	40020000 	.word	0x40020000
 8001ce4:	40020400 	.word	0x40020400
 8001ce8:	40020800 	.word	0x40020800
 8001cec:	40020c00 	.word	0x40020c00
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	40013c00 	.word	0x40013c00

08001cf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cfc:	4b03      	ldr	r3, [pc, #12]	; (8001d0c <HAL_RCC_GetHCLKFreq+0x14>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	20000008 	.word	0x20000008

08001d10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d14:	f7ff fff0 	bl	8001cf8 <HAL_RCC_GetHCLKFreq>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	4b05      	ldr	r3, [pc, #20]	; (8001d30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	0a9b      	lsrs	r3, r3, #10
 8001d20:	f003 0307 	and.w	r3, r3, #7
 8001d24:	4903      	ldr	r1, [pc, #12]	; (8001d34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d26:	5ccb      	ldrb	r3, [r1, r3]
 8001d28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40023800 	.word	0x40023800
 8001d34:	08003ed8 	.word	0x08003ed8

08001d38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d3c:	f7ff ffdc 	bl	8001cf8 <HAL_RCC_GetHCLKFreq>
 8001d40:	4602      	mov	r2, r0
 8001d42:	4b05      	ldr	r3, [pc, #20]	; (8001d58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	0b5b      	lsrs	r3, r3, #13
 8001d48:	f003 0307 	and.w	r3, r3, #7
 8001d4c:	4903      	ldr	r1, [pc, #12]	; (8001d5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d4e:	5ccb      	ldrb	r3, [r1, r3]
 8001d50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	40023800 	.word	0x40023800
 8001d5c:	08003ed8 	.word	0x08003ed8

08001d60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d101      	bne.n	8001d72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e03f      	b.n	8001df2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d106      	bne.n	8001d8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2200      	movs	r2, #0
 8001d82:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f000 f837 	bl	8001dfa <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2224      	movs	r2, #36	; 0x24
 8001d90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	68da      	ldr	r2, [r3, #12]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001da2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f000 f915 	bl	8001fd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	691a      	ldr	r2, [r3, #16]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001db8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	695a      	ldr	r2, [r3, #20]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001dc8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	68da      	ldr	r2, [r3, #12]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001dd8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2200      	movs	r2, #0
 8001dde:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2220      	movs	r2, #32
 8001de4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2220      	movs	r2, #32
 8001dec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001df0:	2300      	movs	r3, #0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	b083      	sub	sp, #12
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 8001e02:	bf00      	nop
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr

08001e0e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b088      	sub	sp, #32
 8001e12:	af02      	add	r7, sp, #8
 8001e14:	60f8      	str	r0, [r7, #12]
 8001e16:	60b9      	str	r1, [r7, #8]
 8001e18:	603b      	str	r3, [r7, #0]
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	2b20      	cmp	r3, #32
 8001e2c:	f040 8083 	bne.w	8001f36 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d002      	beq.n	8001e3c <HAL_UART_Transmit+0x2e>
 8001e36:	88fb      	ldrh	r3, [r7, #6]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d101      	bne.n	8001e40 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e07b      	b.n	8001f38 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d101      	bne.n	8001e4e <HAL_UART_Transmit+0x40>
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	e074      	b.n	8001f38 <HAL_UART_Transmit+0x12a>
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	2201      	movs	r2, #1
 8001e52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2221      	movs	r2, #33	; 0x21
 8001e60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001e64:	f7fe fbfc 	bl	8000660 <HAL_GetTick>
 8001e68:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	88fa      	ldrh	r2, [r7, #6]
 8001e6e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	88fa      	ldrh	r2, [r7, #6]
 8001e74:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8001e7e:	e042      	b.n	8001f06 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	3b01      	subs	r3, #1
 8001e88:	b29a      	uxth	r2, r3
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e96:	d122      	bne.n	8001ede <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	9300      	str	r3, [sp, #0]
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2180      	movs	r1, #128	; 0x80
 8001ea2:	68f8      	ldr	r0, [r7, #12]
 8001ea4:	f000 f84c 	bl	8001f40 <UART_WaitOnFlagUntilTimeout>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e042      	b.n	8001f38 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	881b      	ldrh	r3, [r3, #0]
 8001eba:	461a      	mov	r2, r3
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ec4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	691b      	ldr	r3, [r3, #16]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d103      	bne.n	8001ed6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	3302      	adds	r3, #2
 8001ed2:	60bb      	str	r3, [r7, #8]
 8001ed4:	e017      	b.n	8001f06 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	60bb      	str	r3, [r7, #8]
 8001edc:	e013      	b.n	8001f06 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	9300      	str	r3, [sp, #0]
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	2180      	movs	r1, #128	; 0x80
 8001ee8:	68f8      	ldr	r0, [r7, #12]
 8001eea:	f000 f829 	bl	8001f40 <UART_WaitOnFlagUntilTimeout>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	e01f      	b.n	8001f38 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	1c5a      	adds	r2, r3, #1
 8001efc:	60ba      	str	r2, [r7, #8]
 8001efe:	781a      	ldrb	r2, [r3, #0]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d1b7      	bne.n	8001e80 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	9300      	str	r3, [sp, #0]
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	2200      	movs	r2, #0
 8001f18:	2140      	movs	r1, #64	; 0x40
 8001f1a:	68f8      	ldr	r0, [r7, #12]
 8001f1c:	f000 f810 	bl	8001f40 <UART_WaitOnFlagUntilTimeout>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e006      	b.n	8001f38 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	2220      	movs	r2, #32
 8001f2e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8001f32:	2300      	movs	r3, #0
 8001f34:	e000      	b.n	8001f38 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001f36:	2302      	movs	r3, #2
  }
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3718      	adds	r7, #24
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	603b      	str	r3, [r7, #0]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f50:	e02c      	b.n	8001fac <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f58:	d028      	beq.n	8001fac <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001f5a:	69bb      	ldr	r3, [r7, #24]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d007      	beq.n	8001f70 <UART_WaitOnFlagUntilTimeout+0x30>
 8001f60:	f7fe fb7e 	bl	8000660 <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	69ba      	ldr	r2, [r7, #24]
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d21d      	bcs.n	8001fac <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	68da      	ldr	r2, [r3, #12]
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001f7e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	695a      	ldr	r2, [r3, #20]
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f022 0201 	bic.w	r2, r2, #1
 8001f8e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2220      	movs	r2, #32
 8001f94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2220      	movs	r2, #32
 8001f9c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e00f      	b.n	8001fcc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	68ba      	ldr	r2, [r7, #8]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	bf0c      	ite	eq
 8001fbc:	2301      	moveq	r3, #1
 8001fbe:	2300      	movne	r3, #0
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	461a      	mov	r2, r3
 8001fc4:	79fb      	ldrb	r3, [r7, #7]
 8001fc6:	429a      	cmp	r2, r3
 8001fc8:	d0c3      	beq.n	8001f52 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001fca:	2300      	movs	r3, #0
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3710      	adds	r7, #16
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001fd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001fd8:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001fe2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	691b      	ldr	r3, [r3, #16]
 8001fea:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001fee:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001ff2:	68d9      	ldr	r1, [r3, #12]
 8001ff4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	ea40 0301 	orr.w	r3, r0, r1
 8001ffe:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002000:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002004:	689a      	ldr	r2, [r3, #8]
 8002006:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800200a:	691b      	ldr	r3, [r3, #16]
 800200c:	431a      	orrs	r2, r3
 800200e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002012:	695b      	ldr	r3, [r3, #20]
 8002014:	431a      	orrs	r2, r3
 8002016:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800201a:	69db      	ldr	r3, [r3, #28]
 800201c:	4313      	orrs	r3, r2
 800201e:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
  MODIFY_REG(huart->Instance->CR1,
 8002022:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	68db      	ldr	r3, [r3, #12]
 800202a:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800202e:	f021 010c 	bic.w	r1, r1, #12
 8002032:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 800203c:	430b      	orrs	r3, r1
 800203e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002040:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	695b      	ldr	r3, [r3, #20]
 8002048:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800204c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002050:	6999      	ldr	r1, [r3, #24]
 8002052:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	ea40 0301 	orr.w	r3, r0, r1
 800205c:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800205e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002062:	69db      	ldr	r3, [r3, #28]
 8002064:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002068:	f040 824a 	bne.w	8002500 <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800206c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	4b96      	ldr	r3, [pc, #600]	; (80022cc <UART_SetConfig+0x2f8>)
 8002074:	429a      	cmp	r2, r3
 8002076:	d006      	beq.n	8002086 <UART_SetConfig+0xb2>
 8002078:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	4b94      	ldr	r3, [pc, #592]	; (80022d0 <UART_SetConfig+0x2fc>)
 8002080:	429a      	cmp	r2, r3
 8002082:	f040 8129 	bne.w	80022d8 <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002086:	f7ff fe57 	bl	8001d38 <HAL_RCC_GetPCLK2Freq>
 800208a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800208e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002092:	2200      	movs	r2, #0
 8002094:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 8002098:	f8c7 21f4 	str.w	r2, [r7, #500]	; 0x1f4
 800209c:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	; 0x1f0
 80020a0:	4622      	mov	r2, r4
 80020a2:	462b      	mov	r3, r5
 80020a4:	1891      	adds	r1, r2, r2
 80020a6:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 80020aa:	415b      	adcs	r3, r3
 80020ac:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80020b0:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 80020b4:	4621      	mov	r1, r4
 80020b6:	1851      	adds	r1, r2, r1
 80020b8:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 80020bc:	4629      	mov	r1, r5
 80020be:	414b      	adcs	r3, r1
 80020c0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80020c4:	f04f 0200 	mov.w	r2, #0
 80020c8:	f04f 0300 	mov.w	r3, #0
 80020cc:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 80020d0:	4649      	mov	r1, r9
 80020d2:	00cb      	lsls	r3, r1, #3
 80020d4:	4641      	mov	r1, r8
 80020d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80020da:	4641      	mov	r1, r8
 80020dc:	00ca      	lsls	r2, r1, #3
 80020de:	4610      	mov	r0, r2
 80020e0:	4619      	mov	r1, r3
 80020e2:	4603      	mov	r3, r0
 80020e4:	4622      	mov	r2, r4
 80020e6:	189b      	adds	r3, r3, r2
 80020e8:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80020ec:	462b      	mov	r3, r5
 80020ee:	460a      	mov	r2, r1
 80020f0:	eb42 0303 	adc.w	r3, r2, r3
 80020f4:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 80020f8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	2200      	movs	r2, #0
 8002100:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002104:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 8002108:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 800210c:	460b      	mov	r3, r1
 800210e:	18db      	adds	r3, r3, r3
 8002110:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002114:	4613      	mov	r3, r2
 8002116:	eb42 0303 	adc.w	r3, r2, r3
 800211a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800211e:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8002122:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8002126:	f7fe f8ab 	bl	8000280 <__aeabi_uldivmod>
 800212a:	4602      	mov	r2, r0
 800212c:	460b      	mov	r3, r1
 800212e:	4b69      	ldr	r3, [pc, #420]	; (80022d4 <UART_SetConfig+0x300>)
 8002130:	fba3 2302 	umull	r2, r3, r3, r2
 8002134:	095b      	lsrs	r3, r3, #5
 8002136:	011c      	lsls	r4, r3, #4
 8002138:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800213c:	2200      	movs	r2, #0
 800213e:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8002142:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8002146:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	; 0x1d8
 800214a:	4642      	mov	r2, r8
 800214c:	464b      	mov	r3, r9
 800214e:	1891      	adds	r1, r2, r2
 8002150:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8002154:	415b      	adcs	r3, r3
 8002156:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800215a:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 800215e:	4641      	mov	r1, r8
 8002160:	1851      	adds	r1, r2, r1
 8002162:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 8002166:	4649      	mov	r1, r9
 8002168:	414b      	adcs	r3, r1
 800216a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800216e:	f04f 0200 	mov.w	r2, #0
 8002172:	f04f 0300 	mov.w	r3, #0
 8002176:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	; 0xb0
 800217a:	4659      	mov	r1, fp
 800217c:	00cb      	lsls	r3, r1, #3
 800217e:	4651      	mov	r1, sl
 8002180:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002184:	4651      	mov	r1, sl
 8002186:	00ca      	lsls	r2, r1, #3
 8002188:	4610      	mov	r0, r2
 800218a:	4619      	mov	r1, r3
 800218c:	4603      	mov	r3, r0
 800218e:	4642      	mov	r2, r8
 8002190:	189b      	adds	r3, r3, r2
 8002192:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8002196:	464b      	mov	r3, r9
 8002198:	460a      	mov	r2, r1
 800219a:	eb42 0303 	adc.w	r3, r2, r3
 800219e:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 80021a2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	2200      	movs	r2, #0
 80021aa:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80021ae:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 80021b2:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	; 0x1c8
 80021b6:	460b      	mov	r3, r1
 80021b8:	18db      	adds	r3, r3, r3
 80021ba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80021be:	4613      	mov	r3, r2
 80021c0:	eb42 0303 	adc.w	r3, r2, r3
 80021c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80021c8:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80021cc:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 80021d0:	f7fe f856 	bl	8000280 <__aeabi_uldivmod>
 80021d4:	4602      	mov	r2, r0
 80021d6:	460b      	mov	r3, r1
 80021d8:	4611      	mov	r1, r2
 80021da:	4b3e      	ldr	r3, [pc, #248]	; (80022d4 <UART_SetConfig+0x300>)
 80021dc:	fba3 2301 	umull	r2, r3, r3, r1
 80021e0:	095b      	lsrs	r3, r3, #5
 80021e2:	2264      	movs	r2, #100	; 0x64
 80021e4:	fb02 f303 	mul.w	r3, r2, r3
 80021e8:	1acb      	subs	r3, r1, r3
 80021ea:	00db      	lsls	r3, r3, #3
 80021ec:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80021f0:	4b38      	ldr	r3, [pc, #224]	; (80022d4 <UART_SetConfig+0x300>)
 80021f2:	fba3 2302 	umull	r2, r3, r3, r2
 80021f6:	095b      	lsrs	r3, r3, #5
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80021fe:	441c      	add	r4, r3
 8002200:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002204:	2200      	movs	r2, #0
 8002206:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800220a:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 800220e:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 8002212:	4642      	mov	r2, r8
 8002214:	464b      	mov	r3, r9
 8002216:	1891      	adds	r1, r2, r2
 8002218:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 800221c:	415b      	adcs	r3, r3
 800221e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8002222:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002226:	4641      	mov	r1, r8
 8002228:	1851      	adds	r1, r2, r1
 800222a:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 800222e:	4649      	mov	r1, r9
 8002230:	414b      	adcs	r3, r1
 8002232:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002236:	f04f 0200 	mov.w	r2, #0
 800223a:	f04f 0300 	mov.w	r3, #0
 800223e:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
 8002242:	4659      	mov	r1, fp
 8002244:	00cb      	lsls	r3, r1, #3
 8002246:	4651      	mov	r1, sl
 8002248:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800224c:	4651      	mov	r1, sl
 800224e:	00ca      	lsls	r2, r1, #3
 8002250:	4610      	mov	r0, r2
 8002252:	4619      	mov	r1, r3
 8002254:	4603      	mov	r3, r0
 8002256:	4642      	mov	r2, r8
 8002258:	189b      	adds	r3, r3, r2
 800225a:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 800225e:	464b      	mov	r3, r9
 8002260:	460a      	mov	r2, r1
 8002262:	eb42 0303 	adc.w	r3, r2, r3
 8002266:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800226a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 8002276:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 800227a:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	; 0x1b0
 800227e:	460b      	mov	r3, r1
 8002280:	18db      	adds	r3, r3, r3
 8002282:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002286:	4613      	mov	r3, r2
 8002288:	eb42 0303 	adc.w	r3, r2, r3
 800228c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002290:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8002294:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8002298:	f7fd fff2 	bl	8000280 <__aeabi_uldivmod>
 800229c:	4602      	mov	r2, r0
 800229e:	460b      	mov	r3, r1
 80022a0:	4b0c      	ldr	r3, [pc, #48]	; (80022d4 <UART_SetConfig+0x300>)
 80022a2:	fba3 1302 	umull	r1, r3, r3, r2
 80022a6:	095b      	lsrs	r3, r3, #5
 80022a8:	2164      	movs	r1, #100	; 0x64
 80022aa:	fb01 f303 	mul.w	r3, r1, r3
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	00db      	lsls	r3, r3, #3
 80022b2:	3332      	adds	r3, #50	; 0x32
 80022b4:	4a07      	ldr	r2, [pc, #28]	; (80022d4 <UART_SetConfig+0x300>)
 80022b6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ba:	095b      	lsrs	r3, r3, #5
 80022bc:	f003 0207 	and.w	r2, r3, #7
 80022c0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4422      	add	r2, r4
 80022c8:	609a      	str	r2, [r3, #8]
 80022ca:	e349      	b.n	8002960 <UART_SetConfig+0x98c>
 80022cc:	40011000 	.word	0x40011000
 80022d0:	40011400 	.word	0x40011400
 80022d4:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80022d8:	f7ff fd1a 	bl	8001d10 <HAL_RCC_GetPCLK1Freq>
 80022dc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80022e0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80022e4:	2200      	movs	r2, #0
 80022e6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80022ea:	f8c7 21ac 	str.w	r2, [r7, #428]	; 0x1ac
 80022ee:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	; 0x1a8
 80022f2:	4622      	mov	r2, r4
 80022f4:	462b      	mov	r3, r5
 80022f6:	1891      	adds	r1, r2, r2
 80022f8:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 80022fc:	415b      	adcs	r3, r3
 80022fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002302:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002306:	4621      	mov	r1, r4
 8002308:	eb12 0a01 	adds.w	sl, r2, r1
 800230c:	4629      	mov	r1, r5
 800230e:	eb43 0b01 	adc.w	fp, r3, r1
 8002312:	f04f 0200 	mov.w	r2, #0
 8002316:	f04f 0300 	mov.w	r3, #0
 800231a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800231e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002322:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002326:	4692      	mov	sl, r2
 8002328:	469b      	mov	fp, r3
 800232a:	4623      	mov	r3, r4
 800232c:	eb1a 0303 	adds.w	r3, sl, r3
 8002330:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002334:	462b      	mov	r3, r5
 8002336:	eb4b 0303 	adc.w	r3, fp, r3
 800233a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800233e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	2200      	movs	r2, #0
 8002346:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 800234a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800234e:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	; 0x198
 8002352:	460b      	mov	r3, r1
 8002354:	18db      	adds	r3, r3, r3
 8002356:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800235a:	4613      	mov	r3, r2
 800235c:	eb42 0303 	adc.w	r3, r2, r3
 8002360:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002364:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002368:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 800236c:	f7fd ff88 	bl	8000280 <__aeabi_uldivmod>
 8002370:	4602      	mov	r2, r0
 8002372:	460b      	mov	r3, r1
 8002374:	4b61      	ldr	r3, [pc, #388]	; (80024fc <UART_SetConfig+0x528>)
 8002376:	fba3 2302 	umull	r2, r3, r3, r2
 800237a:	095b      	lsrs	r3, r3, #5
 800237c:	011c      	lsls	r4, r3, #4
 800237e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002382:	2200      	movs	r2, #0
 8002384:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 8002388:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 800238c:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	; 0x190
 8002390:	4642      	mov	r2, r8
 8002392:	464b      	mov	r3, r9
 8002394:	1891      	adds	r1, r2, r2
 8002396:	67b9      	str	r1, [r7, #120]	; 0x78
 8002398:	415b      	adcs	r3, r3
 800239a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800239c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80023a0:	4641      	mov	r1, r8
 80023a2:	1851      	adds	r1, r2, r1
 80023a4:	6739      	str	r1, [r7, #112]	; 0x70
 80023a6:	4649      	mov	r1, r9
 80023a8:	414b      	adcs	r3, r1
 80023aa:	677b      	str	r3, [r7, #116]	; 0x74
 80023ac:	f04f 0200 	mov.w	r2, #0
 80023b0:	f04f 0300 	mov.w	r3, #0
 80023b4:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
 80023b8:	4659      	mov	r1, fp
 80023ba:	00cb      	lsls	r3, r1, #3
 80023bc:	4651      	mov	r1, sl
 80023be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023c2:	4651      	mov	r1, sl
 80023c4:	00ca      	lsls	r2, r1, #3
 80023c6:	4610      	mov	r0, r2
 80023c8:	4619      	mov	r1, r3
 80023ca:	4603      	mov	r3, r0
 80023cc:	4642      	mov	r2, r8
 80023ce:	189b      	adds	r3, r3, r2
 80023d0:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80023d4:	464b      	mov	r3, r9
 80023d6:	460a      	mov	r2, r1
 80023d8:	eb42 0303 	adc.w	r3, r2, r3
 80023dc:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 80023e0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80023ec:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 80023f0:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 80023f4:	460b      	mov	r3, r1
 80023f6:	18db      	adds	r3, r3, r3
 80023f8:	66bb      	str	r3, [r7, #104]	; 0x68
 80023fa:	4613      	mov	r3, r2
 80023fc:	eb42 0303 	adc.w	r3, r2, r3
 8002400:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002402:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8002406:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800240a:	f7fd ff39 	bl	8000280 <__aeabi_uldivmod>
 800240e:	4602      	mov	r2, r0
 8002410:	460b      	mov	r3, r1
 8002412:	4611      	mov	r1, r2
 8002414:	4b39      	ldr	r3, [pc, #228]	; (80024fc <UART_SetConfig+0x528>)
 8002416:	fba3 2301 	umull	r2, r3, r3, r1
 800241a:	095b      	lsrs	r3, r3, #5
 800241c:	2264      	movs	r2, #100	; 0x64
 800241e:	fb02 f303 	mul.w	r3, r2, r3
 8002422:	1acb      	subs	r3, r1, r3
 8002424:	00db      	lsls	r3, r3, #3
 8002426:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800242a:	4b34      	ldr	r3, [pc, #208]	; (80024fc <UART_SetConfig+0x528>)
 800242c:	fba3 2302 	umull	r2, r3, r3, r2
 8002430:	095b      	lsrs	r3, r3, #5
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002438:	441c      	add	r4, r3
 800243a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800243e:	2200      	movs	r2, #0
 8002440:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 8002444:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8002448:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	; 0x178
 800244c:	4642      	mov	r2, r8
 800244e:	464b      	mov	r3, r9
 8002450:	1891      	adds	r1, r2, r2
 8002452:	6639      	str	r1, [r7, #96]	; 0x60
 8002454:	415b      	adcs	r3, r3
 8002456:	667b      	str	r3, [r7, #100]	; 0x64
 8002458:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800245c:	4641      	mov	r1, r8
 800245e:	1851      	adds	r1, r2, r1
 8002460:	65b9      	str	r1, [r7, #88]	; 0x58
 8002462:	4649      	mov	r1, r9
 8002464:	414b      	adcs	r3, r1
 8002466:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002468:	f04f 0200 	mov.w	r2, #0
 800246c:	f04f 0300 	mov.w	r3, #0
 8002470:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 8002474:	4659      	mov	r1, fp
 8002476:	00cb      	lsls	r3, r1, #3
 8002478:	4651      	mov	r1, sl
 800247a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800247e:	4651      	mov	r1, sl
 8002480:	00ca      	lsls	r2, r1, #3
 8002482:	4610      	mov	r0, r2
 8002484:	4619      	mov	r1, r3
 8002486:	4603      	mov	r3, r0
 8002488:	4642      	mov	r2, r8
 800248a:	189b      	adds	r3, r3, r2
 800248c:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8002490:	464b      	mov	r3, r9
 8002492:	460a      	mov	r2, r1
 8002494:	eb42 0303 	adc.w	r3, r2, r3
 8002498:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 800249c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 80024a8:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 80024ac:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	; 0x168
 80024b0:	460b      	mov	r3, r1
 80024b2:	18db      	adds	r3, r3, r3
 80024b4:	653b      	str	r3, [r7, #80]	; 0x50
 80024b6:	4613      	mov	r3, r2
 80024b8:	eb42 0303 	adc.w	r3, r2, r3
 80024bc:	657b      	str	r3, [r7, #84]	; 0x54
 80024be:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80024c2:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 80024c6:	f7fd fedb 	bl	8000280 <__aeabi_uldivmod>
 80024ca:	4602      	mov	r2, r0
 80024cc:	460b      	mov	r3, r1
 80024ce:	4b0b      	ldr	r3, [pc, #44]	; (80024fc <UART_SetConfig+0x528>)
 80024d0:	fba3 1302 	umull	r1, r3, r3, r2
 80024d4:	095b      	lsrs	r3, r3, #5
 80024d6:	2164      	movs	r1, #100	; 0x64
 80024d8:	fb01 f303 	mul.w	r3, r1, r3
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	00db      	lsls	r3, r3, #3
 80024e0:	3332      	adds	r3, #50	; 0x32
 80024e2:	4a06      	ldr	r2, [pc, #24]	; (80024fc <UART_SetConfig+0x528>)
 80024e4:	fba2 2303 	umull	r2, r3, r2, r3
 80024e8:	095b      	lsrs	r3, r3, #5
 80024ea:	f003 0207 	and.w	r2, r3, #7
 80024ee:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4422      	add	r2, r4
 80024f6:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80024f8:	e232      	b.n	8002960 <UART_SetConfig+0x98c>
 80024fa:	bf00      	nop
 80024fc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002500:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	4b8d      	ldr	r3, [pc, #564]	; (800273c <UART_SetConfig+0x768>)
 8002508:	429a      	cmp	r2, r3
 800250a:	d006      	beq.n	800251a <UART_SetConfig+0x546>
 800250c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	4b8b      	ldr	r3, [pc, #556]	; (8002740 <UART_SetConfig+0x76c>)
 8002514:	429a      	cmp	r2, r3
 8002516:	f040 8117 	bne.w	8002748 <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 800251a:	f7ff fc0d 	bl	8001d38 <HAL_RCC_GetPCLK2Freq>
 800251e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002522:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002526:	2200      	movs	r2, #0
 8002528:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 800252c:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8002530:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 8002534:	4622      	mov	r2, r4
 8002536:	462b      	mov	r3, r5
 8002538:	1891      	adds	r1, r2, r2
 800253a:	64b9      	str	r1, [r7, #72]	; 0x48
 800253c:	415b      	adcs	r3, r3
 800253e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002540:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002544:	4621      	mov	r1, r4
 8002546:	eb12 0801 	adds.w	r8, r2, r1
 800254a:	4629      	mov	r1, r5
 800254c:	eb43 0901 	adc.w	r9, r3, r1
 8002550:	f04f 0200 	mov.w	r2, #0
 8002554:	f04f 0300 	mov.w	r3, #0
 8002558:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800255c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002560:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002564:	4690      	mov	r8, r2
 8002566:	4699      	mov	r9, r3
 8002568:	4623      	mov	r3, r4
 800256a:	eb18 0303 	adds.w	r3, r8, r3
 800256e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8002572:	462b      	mov	r3, r5
 8002574:	eb49 0303 	adc.w	r3, r9, r3
 8002578:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 800257c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002588:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 800258c:	f04f 0200 	mov.w	r2, #0
 8002590:	f04f 0300 	mov.w	r3, #0
 8002594:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 8002598:	4629      	mov	r1, r5
 800259a:	008b      	lsls	r3, r1, #2
 800259c:	4621      	mov	r1, r4
 800259e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80025a2:	4621      	mov	r1, r4
 80025a4:	008a      	lsls	r2, r1, #2
 80025a6:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 80025aa:	f7fd fe69 	bl	8000280 <__aeabi_uldivmod>
 80025ae:	4602      	mov	r2, r0
 80025b0:	460b      	mov	r3, r1
 80025b2:	4b64      	ldr	r3, [pc, #400]	; (8002744 <UART_SetConfig+0x770>)
 80025b4:	fba3 2302 	umull	r2, r3, r3, r2
 80025b8:	095b      	lsrs	r3, r3, #5
 80025ba:	011c      	lsls	r4, r3, #4
 80025bc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80025c0:	2200      	movs	r2, #0
 80025c2:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 80025c6:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80025ca:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	; 0x148
 80025ce:	4642      	mov	r2, r8
 80025d0:	464b      	mov	r3, r9
 80025d2:	1891      	adds	r1, r2, r2
 80025d4:	6439      	str	r1, [r7, #64]	; 0x40
 80025d6:	415b      	adcs	r3, r3
 80025d8:	647b      	str	r3, [r7, #68]	; 0x44
 80025da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80025de:	4641      	mov	r1, r8
 80025e0:	1851      	adds	r1, r2, r1
 80025e2:	63b9      	str	r1, [r7, #56]	; 0x38
 80025e4:	4649      	mov	r1, r9
 80025e6:	414b      	adcs	r3, r1
 80025e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025ea:	f04f 0200 	mov.w	r2, #0
 80025ee:	f04f 0300 	mov.w	r3, #0
 80025f2:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 80025f6:	4659      	mov	r1, fp
 80025f8:	00cb      	lsls	r3, r1, #3
 80025fa:	4651      	mov	r1, sl
 80025fc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002600:	4651      	mov	r1, sl
 8002602:	00ca      	lsls	r2, r1, #3
 8002604:	4610      	mov	r0, r2
 8002606:	4619      	mov	r1, r3
 8002608:	4603      	mov	r3, r0
 800260a:	4642      	mov	r2, r8
 800260c:	189b      	adds	r3, r3, r2
 800260e:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8002612:	464b      	mov	r3, r9
 8002614:	460a      	mov	r2, r1
 8002616:	eb42 0303 	adc.w	r3, r2, r3
 800261a:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800261e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 800262a:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 800262e:	f04f 0200 	mov.w	r2, #0
 8002632:	f04f 0300 	mov.w	r3, #0
 8002636:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 800263a:	4649      	mov	r1, r9
 800263c:	008b      	lsls	r3, r1, #2
 800263e:	4641      	mov	r1, r8
 8002640:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002644:	4641      	mov	r1, r8
 8002646:	008a      	lsls	r2, r1, #2
 8002648:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 800264c:	f7fd fe18 	bl	8000280 <__aeabi_uldivmod>
 8002650:	4602      	mov	r2, r0
 8002652:	460b      	mov	r3, r1
 8002654:	4b3b      	ldr	r3, [pc, #236]	; (8002744 <UART_SetConfig+0x770>)
 8002656:	fba3 1302 	umull	r1, r3, r3, r2
 800265a:	095b      	lsrs	r3, r3, #5
 800265c:	2164      	movs	r1, #100	; 0x64
 800265e:	fb01 f303 	mul.w	r3, r1, r3
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	011b      	lsls	r3, r3, #4
 8002666:	3332      	adds	r3, #50	; 0x32
 8002668:	4a36      	ldr	r2, [pc, #216]	; (8002744 <UART_SetConfig+0x770>)
 800266a:	fba2 2303 	umull	r2, r3, r2, r3
 800266e:	095b      	lsrs	r3, r3, #5
 8002670:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002674:	441c      	add	r4, r3
 8002676:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800267a:	2200      	movs	r2, #0
 800267c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8002680:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 8002684:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	; 0x130
 8002688:	4642      	mov	r2, r8
 800268a:	464b      	mov	r3, r9
 800268c:	1891      	adds	r1, r2, r2
 800268e:	6339      	str	r1, [r7, #48]	; 0x30
 8002690:	415b      	adcs	r3, r3
 8002692:	637b      	str	r3, [r7, #52]	; 0x34
 8002694:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002698:	4641      	mov	r1, r8
 800269a:	1851      	adds	r1, r2, r1
 800269c:	62b9      	str	r1, [r7, #40]	; 0x28
 800269e:	4649      	mov	r1, r9
 80026a0:	414b      	adcs	r3, r1
 80026a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80026a4:	f04f 0200 	mov.w	r2, #0
 80026a8:	f04f 0300 	mov.w	r3, #0
 80026ac:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 80026b0:	4659      	mov	r1, fp
 80026b2:	00cb      	lsls	r3, r1, #3
 80026b4:	4651      	mov	r1, sl
 80026b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026ba:	4651      	mov	r1, sl
 80026bc:	00ca      	lsls	r2, r1, #3
 80026be:	4610      	mov	r0, r2
 80026c0:	4619      	mov	r1, r3
 80026c2:	4603      	mov	r3, r0
 80026c4:	4642      	mov	r2, r8
 80026c6:	189b      	adds	r3, r3, r2
 80026c8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80026cc:	464b      	mov	r3, r9
 80026ce:	460a      	mov	r2, r1
 80026d0:	eb42 0303 	adc.w	r3, r2, r3
 80026d4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80026d8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	2200      	movs	r2, #0
 80026e0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80026e4:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 80026e8:	f04f 0200 	mov.w	r2, #0
 80026ec:	f04f 0300 	mov.w	r3, #0
 80026f0:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	; 0x120
 80026f4:	4649      	mov	r1, r9
 80026f6:	008b      	lsls	r3, r1, #2
 80026f8:	4641      	mov	r1, r8
 80026fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80026fe:	4641      	mov	r1, r8
 8002700:	008a      	lsls	r2, r1, #2
 8002702:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8002706:	f7fd fdbb 	bl	8000280 <__aeabi_uldivmod>
 800270a:	4602      	mov	r2, r0
 800270c:	460b      	mov	r3, r1
 800270e:	4b0d      	ldr	r3, [pc, #52]	; (8002744 <UART_SetConfig+0x770>)
 8002710:	fba3 1302 	umull	r1, r3, r3, r2
 8002714:	095b      	lsrs	r3, r3, #5
 8002716:	2164      	movs	r1, #100	; 0x64
 8002718:	fb01 f303 	mul.w	r3, r1, r3
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	011b      	lsls	r3, r3, #4
 8002720:	3332      	adds	r3, #50	; 0x32
 8002722:	4a08      	ldr	r2, [pc, #32]	; (8002744 <UART_SetConfig+0x770>)
 8002724:	fba2 2303 	umull	r2, r3, r2, r3
 8002728:	095b      	lsrs	r3, r3, #5
 800272a:	f003 020f 	and.w	r2, r3, #15
 800272e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4422      	add	r2, r4
 8002736:	609a      	str	r2, [r3, #8]
 8002738:	e112      	b.n	8002960 <UART_SetConfig+0x98c>
 800273a:	bf00      	nop
 800273c:	40011000 	.word	0x40011000
 8002740:	40011400 	.word	0x40011400
 8002744:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 8002748:	f7ff fae2 	bl	8001d10 <HAL_RCC_GetPCLK1Freq>
 800274c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002750:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002754:	2200      	movs	r2, #0
 8002756:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800275a:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800275e:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 8002762:	4642      	mov	r2, r8
 8002764:	464b      	mov	r3, r9
 8002766:	1891      	adds	r1, r2, r2
 8002768:	6239      	str	r1, [r7, #32]
 800276a:	415b      	adcs	r3, r3
 800276c:	627b      	str	r3, [r7, #36]	; 0x24
 800276e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002772:	4641      	mov	r1, r8
 8002774:	1854      	adds	r4, r2, r1
 8002776:	4649      	mov	r1, r9
 8002778:	eb43 0501 	adc.w	r5, r3, r1
 800277c:	f04f 0200 	mov.w	r2, #0
 8002780:	f04f 0300 	mov.w	r3, #0
 8002784:	00eb      	lsls	r3, r5, #3
 8002786:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800278a:	00e2      	lsls	r2, r4, #3
 800278c:	4614      	mov	r4, r2
 800278e:	461d      	mov	r5, r3
 8002790:	4643      	mov	r3, r8
 8002792:	18e3      	adds	r3, r4, r3
 8002794:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002798:	464b      	mov	r3, r9
 800279a:	eb45 0303 	adc.w	r3, r5, r3
 800279e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80027a2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80027ae:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 80027b2:	f04f 0200 	mov.w	r2, #0
 80027b6:	f04f 0300 	mov.w	r3, #0
 80027ba:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 80027be:	4629      	mov	r1, r5
 80027c0:	008b      	lsls	r3, r1, #2
 80027c2:	4621      	mov	r1, r4
 80027c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027c8:	4621      	mov	r1, r4
 80027ca:	008a      	lsls	r2, r1, #2
 80027cc:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 80027d0:	f7fd fd56 	bl	8000280 <__aeabi_uldivmod>
 80027d4:	4602      	mov	r2, r0
 80027d6:	460b      	mov	r3, r1
 80027d8:	4b64      	ldr	r3, [pc, #400]	; (800296c <UART_SetConfig+0x998>)
 80027da:	fba3 2302 	umull	r2, r3, r3, r2
 80027de:	095b      	lsrs	r3, r3, #5
 80027e0:	011c      	lsls	r4, r3, #4
 80027e2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80027e6:	2200      	movs	r2, #0
 80027e8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80027ec:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 80027f0:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 80027f4:	4642      	mov	r2, r8
 80027f6:	464b      	mov	r3, r9
 80027f8:	1891      	adds	r1, r2, r2
 80027fa:	61b9      	str	r1, [r7, #24]
 80027fc:	415b      	adcs	r3, r3
 80027fe:	61fb      	str	r3, [r7, #28]
 8002800:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002804:	4641      	mov	r1, r8
 8002806:	1851      	adds	r1, r2, r1
 8002808:	6139      	str	r1, [r7, #16]
 800280a:	4649      	mov	r1, r9
 800280c:	414b      	adcs	r3, r1
 800280e:	617b      	str	r3, [r7, #20]
 8002810:	f04f 0200 	mov.w	r2, #0
 8002814:	f04f 0300 	mov.w	r3, #0
 8002818:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800281c:	4659      	mov	r1, fp
 800281e:	00cb      	lsls	r3, r1, #3
 8002820:	4651      	mov	r1, sl
 8002822:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002826:	4651      	mov	r1, sl
 8002828:	00ca      	lsls	r2, r1, #3
 800282a:	4610      	mov	r0, r2
 800282c:	4619      	mov	r1, r3
 800282e:	4603      	mov	r3, r0
 8002830:	4642      	mov	r2, r8
 8002832:	189b      	adds	r3, r3, r2
 8002834:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8002838:	464b      	mov	r3, r9
 800283a:	460a      	mov	r2, r1
 800283c:	eb42 0303 	adc.w	r3, r2, r3
 8002840:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8002844:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8002850:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8002854:	f04f 0200 	mov.w	r2, #0
 8002858:	f04f 0300 	mov.w	r3, #0
 800285c:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 8002860:	4649      	mov	r1, r9
 8002862:	008b      	lsls	r3, r1, #2
 8002864:	4641      	mov	r1, r8
 8002866:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800286a:	4641      	mov	r1, r8
 800286c:	008a      	lsls	r2, r1, #2
 800286e:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8002872:	f7fd fd05 	bl	8000280 <__aeabi_uldivmod>
 8002876:	4602      	mov	r2, r0
 8002878:	460b      	mov	r3, r1
 800287a:	4b3c      	ldr	r3, [pc, #240]	; (800296c <UART_SetConfig+0x998>)
 800287c:	fba3 1302 	umull	r1, r3, r3, r2
 8002880:	095b      	lsrs	r3, r3, #5
 8002882:	2164      	movs	r1, #100	; 0x64
 8002884:	fb01 f303 	mul.w	r3, r1, r3
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	011b      	lsls	r3, r3, #4
 800288c:	3332      	adds	r3, #50	; 0x32
 800288e:	4a37      	ldr	r2, [pc, #220]	; (800296c <UART_SetConfig+0x998>)
 8002890:	fba2 2303 	umull	r2, r3, r2, r3
 8002894:	095b      	lsrs	r3, r3, #5
 8002896:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800289a:	441c      	add	r4, r3
 800289c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80028a0:	2200      	movs	r2, #0
 80028a2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80028a6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80028aa:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 80028ae:	4642      	mov	r2, r8
 80028b0:	464b      	mov	r3, r9
 80028b2:	1891      	adds	r1, r2, r2
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	415b      	adcs	r3, r3
 80028b8:	60fb      	str	r3, [r7, #12]
 80028ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028be:	4641      	mov	r1, r8
 80028c0:	1851      	adds	r1, r2, r1
 80028c2:	6039      	str	r1, [r7, #0]
 80028c4:	4649      	mov	r1, r9
 80028c6:	414b      	adcs	r3, r1
 80028c8:	607b      	str	r3, [r7, #4]
 80028ca:	f04f 0200 	mov.w	r2, #0
 80028ce:	f04f 0300 	mov.w	r3, #0
 80028d2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80028d6:	4659      	mov	r1, fp
 80028d8:	00cb      	lsls	r3, r1, #3
 80028da:	4651      	mov	r1, sl
 80028dc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028e0:	4651      	mov	r1, sl
 80028e2:	00ca      	lsls	r2, r1, #3
 80028e4:	4610      	mov	r0, r2
 80028e6:	4619      	mov	r1, r3
 80028e8:	4603      	mov	r3, r0
 80028ea:	4642      	mov	r2, r8
 80028ec:	189b      	adds	r3, r3, r2
 80028ee:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80028f2:	464b      	mov	r3, r9
 80028f4:	460a      	mov	r2, r1
 80028f6:	eb42 0303 	adc.w	r3, r2, r3
 80028fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80028fe:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800290a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800290e:	f04f 0200 	mov.w	r2, #0
 8002912:	f04f 0300 	mov.w	r3, #0
 8002916:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 800291a:	4649      	mov	r1, r9
 800291c:	008b      	lsls	r3, r1, #2
 800291e:	4641      	mov	r1, r8
 8002920:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002924:	4641      	mov	r1, r8
 8002926:	008a      	lsls	r2, r1, #2
 8002928:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800292c:	f7fd fca8 	bl	8000280 <__aeabi_uldivmod>
 8002930:	4602      	mov	r2, r0
 8002932:	460b      	mov	r3, r1
 8002934:	4b0d      	ldr	r3, [pc, #52]	; (800296c <UART_SetConfig+0x998>)
 8002936:	fba3 1302 	umull	r1, r3, r3, r2
 800293a:	095b      	lsrs	r3, r3, #5
 800293c:	2164      	movs	r1, #100	; 0x64
 800293e:	fb01 f303 	mul.w	r3, r1, r3
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	011b      	lsls	r3, r3, #4
 8002946:	3332      	adds	r3, #50	; 0x32
 8002948:	4a08      	ldr	r2, [pc, #32]	; (800296c <UART_SetConfig+0x998>)
 800294a:	fba2 2303 	umull	r2, r3, r2, r3
 800294e:	095b      	lsrs	r3, r3, #5
 8002950:	f003 020f 	and.w	r2, r3, #15
 8002954:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4422      	add	r2, r4
 800295c:	609a      	str	r2, [r3, #8]
}
 800295e:	e7ff      	b.n	8002960 <UART_SetConfig+0x98c>
 8002960:	bf00      	nop
 8002962:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8002966:	46bd      	mov	sp, r7
 8002968:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800296c:	51eb851f 	.word	0x51eb851f

08002970 <adc_config>:
{
	return HAL_ADC_GetValue(&hadc1);
}

void adc_config(GPIO_Struct_t GPIO_InitStruct_t, ADC_Struct_t ADC_InitStruct_t)
{
 8002970:	b082      	sub	sp, #8
 8002972:	b590      	push	{r4, r7, lr}
 8002974:	b091      	sub	sp, #68	; 0x44
 8002976:	af00      	add	r7, sp, #0
 8002978:	1d3c      	adds	r4, r7, #4
 800297a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800297e:	657b      	str	r3, [r7, #84]	; 0x54
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002980:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002984:	2200      	movs	r2, #0
 8002986:	601a      	str	r2, [r3, #0]
 8002988:	605a      	str	r2, [r3, #4]
 800298a:	609a      	str	r2, [r3, #8]
 800298c:	60da      	str	r2, [r3, #12]
 800298e:	611a      	str	r2, [r3, #16]
	ADC_ChannelConfTypeDef sConfig = {0};
 8002990:	f107 0318 	add.w	r3, r7, #24
 8002994:	2200      	movs	r2, #0
 8002996:	601a      	str	r2, [r3, #0]
 8002998:	605a      	str	r2, [r3, #4]
 800299a:	609a      	str	r2, [r3, #8]
 800299c:	60da      	str	r2, [r3, #12]

	// GPIO Pin Initialization
	GPIO_InitStruct.Pin = GPIO_InitStruct_t.Pin;
 800299e:	88bb      	ldrh	r3, [r7, #4]
 80029a0:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Mode = GPIO_InitStruct_t.Mode;
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a6:	2300      	movs	r3, #0
 80029a8:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIO_InitStruct_t.Port, &GPIO_InitStruct);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80029b0:	4611      	mov	r1, r2
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7ff f81c 	bl	80019f0 <HAL_GPIO_Init>

	// Configer ADC
	// Enable Clock Access
	__HAL_RCC_ADC1_CLK_ENABLE();
 80029b8:	2300      	movs	r3, #0
 80029ba:	617b      	str	r3, [r7, #20]
 80029bc:	4b32      	ldr	r3, [pc, #200]	; (8002a88 <adc_config+0x118>)
 80029be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029c0:	4a31      	ldr	r2, [pc, #196]	; (8002a88 <adc_config+0x118>)
 80029c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029c6:	6453      	str	r3, [r2, #68]	; 0x44
 80029c8:	4b2f      	ldr	r3, [pc, #188]	; (8002a88 <adc_config+0x118>)
 80029ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029d0:	617b      	str	r3, [r7, #20]
 80029d2:	697b      	ldr	r3, [r7, #20]

	hadc1.Instance = ADC1;
 80029d4:	4b2d      	ldr	r3, [pc, #180]	; (8002a8c <adc_config+0x11c>)
 80029d6:	4a2e      	ldr	r2, [pc, #184]	; (8002a90 <adc_config+0x120>)
 80029d8:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80029da:	4b2c      	ldr	r3, [pc, #176]	; (8002a8c <adc_config+0x11c>)
 80029dc:	2200      	movs	r2, #0
 80029de:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80029e0:	4b2a      	ldr	r3, [pc, #168]	; (8002a8c <adc_config+0x11c>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ADC_InitStruct_t.scanConvMode;
 80029e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80029e8:	4a28      	ldr	r2, [pc, #160]	; (8002a8c <adc_config+0x11c>)
 80029ea:	6113      	str	r3, [r2, #16]
	hadc1.Init.ContinuousConvMode = ADC_InitStruct_t.contConvMode;
 80029ec:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 80029f0:	4b26      	ldr	r3, [pc, #152]	; (8002a8c <adc_config+0x11c>)
 80029f2:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = ADC_InitStruct_t.discConvMode;
 80029f4:	f897 2059 	ldrb.w	r2, [r7, #89]	; 0x59
 80029f8:	4b24      	ldr	r3, [pc, #144]	; (8002a8c <adc_config+0x11c>)
 80029fa:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.NbrOfDiscConversion = (ADC_InitStruct_t.discConvMode == DISABLE) ? 0 : 1;
 80029fe:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	bf14      	ite	ne
 8002a06:	2301      	movne	r3, #1
 8002a08:	2300      	moveq	r3, #0
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	461a      	mov	r2, r3
 8002a0e:	4b1f      	ldr	r3, [pc, #124]	; (8002a8c <adc_config+0x11c>)
 8002a10:	625a      	str	r2, [r3, #36]	; 0x24
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002a12:	4b1e      	ldr	r3, [pc, #120]	; (8002a8c <adc_config+0x11c>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002a18:	4b1c      	ldr	r3, [pc, #112]	; (8002a8c <adc_config+0x11c>)
 8002a1a:	4a1e      	ldr	r2, [pc, #120]	; (8002a94 <adc_config+0x124>)
 8002a1c:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002a1e:	4b1b      	ldr	r3, [pc, #108]	; (8002a8c <adc_config+0x11c>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = ADC_InitStruct_t.NbrOfConversion;
 8002a24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a26:	4a19      	ldr	r2, [pc, #100]	; (8002a8c <adc_config+0x11c>)
 8002a28:	61d3      	str	r3, [r2, #28]
	hadc1.Init.DMAContinuousRequests = ADC_InitStruct_t.DMAContReq;
 8002a2a:	f897 205a 	ldrb.w	r2, [r7, #90]	; 0x5a
 8002a2e:	4b17      	ldr	r3, [pc, #92]	; (8002a8c <adc_config+0x11c>)
 8002a30:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002a34:	4b15      	ldr	r3, [pc, #84]	; (8002a8c <adc_config+0x11c>)
 8002a36:	2201      	movs	r2, #1
 8002a38:	615a      	str	r2, [r3, #20]
	HAL_ADC_Init(&hadc1);
 8002a3a:	4814      	ldr	r0, [pc, #80]	; (8002a8c <adc_config+0x11c>)
 8002a3c:	f7fd fe1c 	bl	8000678 <HAL_ADC_Init>

	// Configure ADC Channels
	for (uint32_t var = 1; var <= ADC_InitStruct_t.Rank; ++var) {
 8002a40:	2301      	movs	r3, #1
 8002a42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a44:	e014      	b.n	8002a70 <adc_config+0x100>
		sConfig.Channel = ADC_InitStruct_t.ADCChannels[var - 1];
 8002a46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	3302      	adds	r3, #2
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	3350      	adds	r3, #80	; 0x50
 8002a50:	443b      	add	r3, r7
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	61bb      	str	r3, [r7, #24]
		sConfig.Rank = var;
 8002a56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a58:	61fb      	str	r3, [r7, #28]
		sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002a5a:	2307      	movs	r3, #7
 8002a5c:	623b      	str	r3, [r7, #32]
		HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8002a5e:	f107 0318 	add.w	r3, r7, #24
 8002a62:	4619      	mov	r1, r3
 8002a64:	4809      	ldr	r0, [pc, #36]	; (8002a8c <adc_config+0x11c>)
 8002a66:	f7fe f887 	bl	8000b78 <HAL_ADC_ConfigChannel>
	for (uint32_t var = 1; var <= ADC_InitStruct_t.Rank; ++var) {
 8002a6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a6c:	3301      	adds	r3, #1
 8002a6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a70:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a72:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d9e6      	bls.n	8002a46 <adc_config+0xd6>
	}
}
 8002a78:	bf00      	nop
 8002a7a:	bf00      	nop
 8002a7c:	3744      	adds	r7, #68	; 0x44
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002a84:	b002      	add	sp, #8
 8002a86:	4770      	bx	lr
 8002a88:	40023800 	.word	0x40023800
 8002a8c:	200000fc 	.word	0x200000fc
 8002a90:	40012000 	.word	0x40012000
 8002a94:	0f000001 	.word	0x0f000001

08002a98 <ADC_IRQHandler>:
	NVIC_EnableIRQ(ADC_IRQn);
}


void ADC_IRQHandler(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	af00      	add	r7, sp, #0
	HAL_ADC_IRQHandler(&hadc1);
 8002a9c:	4802      	ldr	r0, [pc, #8]	; (8002aa8 <ADC_IRQHandler+0x10>)
 8002a9e:	f7fd fe38 	bl	8000712 <HAL_ADC_IRQHandler>
}
 8002aa2:	bf00      	nop
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	200000fc 	.word	0x200000fc

08002aac <dma_config>:
#include "dma.h"

DMA_HandleTypeDef hdma_adc1;

void dma_config(DMA_Struct_t DMA_InitStruct_t, ADC_HandleTypeDef* hadc)
{
 8002aac:	b084      	sub	sp, #16
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b082      	sub	sp, #8
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	f107 0c10 	add.w	ip, r7, #16
 8002ab8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	// Configure pa0 as analog pin

	// Only DMA Stream0 is connected to ADC
	__HAL_RCC_DMA2_CLK_ENABLE();
 8002abc:	2300      	movs	r3, #0
 8002abe:	607b      	str	r3, [r7, #4]
 8002ac0:	4b1f      	ldr	r3, [pc, #124]	; (8002b40 <dma_config+0x94>)
 8002ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac4:	4a1e      	ldr	r2, [pc, #120]	; (8002b40 <dma_config+0x94>)
 8002ac6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002aca:	6313      	str	r3, [r2, #48]	; 0x30
 8002acc:	4b1c      	ldr	r3, [pc, #112]	; (8002b40 <dma_config+0x94>)
 8002ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ad4:	607b      	str	r3, [r7, #4]
 8002ad6:	687b      	ldr	r3, [r7, #4]

	hdma_adc1.Instance 	     		   = DMA2_Stream0;
 8002ad8:	4b1a      	ldr	r3, [pc, #104]	; (8002b44 <dma_config+0x98>)
 8002ada:	4a1b      	ldr	r2, [pc, #108]	; (8002b48 <dma_config+0x9c>)
 8002adc:	601a      	str	r2, [r3, #0]
	hdma_adc1.Init.Channel   		   = DMA_InitStruct_t.DMAChannel;
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	4a18      	ldr	r2, [pc, #96]	; (8002b44 <dma_config+0x98>)
 8002ae2:	6053      	str	r3, [r2, #4]
	hdma_adc1.Init.Direction 		   = DMA_PERIPH_TO_MEMORY;
 8002ae4:	4b17      	ldr	r3, [pc, #92]	; (8002b44 <dma_config+0x98>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	609a      	str	r2, [r3, #8]
	hdma_adc1.Init.PeriphInc 		   = DMA_InitStruct_t.PeriphInc;
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	4a15      	ldr	r2, [pc, #84]	; (8002b44 <dma_config+0x98>)
 8002aee:	60d3      	str	r3, [r2, #12]
	hdma_adc1.Init.MemInc	 		   = DMA_InitStruct_t.MemInc;
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	4a14      	ldr	r2, [pc, #80]	; (8002b44 <dma_config+0x98>)
 8002af4:	6113      	str	r3, [r2, #16]
	hdma_adc1.Init.PeriphDataAlignment = DMA_InitStruct_t.PeriphDataAlignment;  // 16 Bit because adc is 12 bit.
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	4a12      	ldr	r2, [pc, #72]	; (8002b44 <dma_config+0x98>)
 8002afa:	6153      	str	r3, [r2, #20]
	hdma_adc1.Init.MemDataAlignment    = DMA_InitStruct_t.MemDataAlignment;  // 16 Bit
 8002afc:	6a3b      	ldr	r3, [r7, #32]
 8002afe:	4a11      	ldr	r2, [pc, #68]	; (8002b44 <dma_config+0x98>)
 8002b00:	6193      	str	r3, [r2, #24]
	hdma_adc1.Init.Mode				   = DMA_InitStruct_t.Mode;
 8002b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b04:	4a0f      	ldr	r2, [pc, #60]	; (8002b44 <dma_config+0x98>)
 8002b06:	61d3      	str	r3, [r2, #28]
//	hdma_adc1.Init.Priority            = DMA_PRIORITY_HIGH;    // ONLY ONE DMA, DOES NOT HAVE AFFECT IN THIS CASE
	hdma_adc1.Init.FIFOMode 		   = DMA_FIFOMODE_DISABLE;
 8002b08:	4b0e      	ldr	r3, [pc, #56]	; (8002b44 <dma_config+0x98>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_DMA_Init(&hdma_adc1);
 8002b0e:	480d      	ldr	r0, [pc, #52]	; (8002b44 <dma_config+0x98>)
 8002b10:	f7fe fbfe 	bl	8001310 <HAL_DMA_Init>

	// Link ADC to DMA
	hadc->DMA_Handle = &hdma_adc1;
 8002b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b16:	4a0b      	ldr	r2, [pc, #44]	; (8002b44 <dma_config+0x98>)
 8002b18:	639a      	str	r2, [r3, #56]	; 0x38
	hdma_adc1.Parent = hadc;
 8002b1a:	4a0a      	ldr	r2, [pc, #40]	; (8002b44 <dma_config+0x98>)
 8002b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b1e:	6393      	str	r3, [r2, #56]	; 0x38

	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002b20:	2200      	movs	r2, #0
 8002b22:	2100      	movs	r1, #0
 8002b24:	2038      	movs	r0, #56	; 0x38
 8002b26:	f7fe fbbc 	bl	80012a2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002b2a:	2038      	movs	r0, #56	; 0x38
 8002b2c:	f7fe fbd5 	bl	80012da <HAL_NVIC_EnableIRQ>

}
 8002b30:	bf00      	nop
 8002b32:	3708      	adds	r7, #8
 8002b34:	46bd      	mov	sp, r7
 8002b36:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002b3a:	b004      	add	sp, #16
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop
 8002b40:	40023800 	.word	0x40023800
 8002b44:	20000090 	.word	0x20000090
 8002b48:	40026410 	.word	0x40026410

08002b4c <DMA2_Stream0_IRQHandler>:



void DMA2_Stream0_IRQHandler(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_adc1);
 8002b50:	4802      	ldr	r0, [pc, #8]	; (8002b5c <DMA2_Stream0_IRQHandler+0x10>)
 8002b52:	f7fe fce3 	bl	800151c <HAL_DMA_IRQHandler>
}
 8002b56:	bf00      	nop
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	20000090 	.word	0x20000090

08002b60 <main>:
uint32_t sensorValue[2];
volatile uint32_t adc_val;
ADC_HandleTypeDef hadc1;

int main()
{
 8002b60:	b5b0      	push	{r4, r5, r7, lr}
 8002b62:	b09e      	sub	sp, #120	; 0x78
 8002b64:	af08      	add	r7, sp, #32
	uint32_t ADCChannels[2] = {ADC_CHANNEL_0, ADC_CHANNEL_1};
 8002b66:	2300      	movs	r3, #0
 8002b68:	653b      	str	r3, [r7, #80]	; 0x50
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	657b      	str	r3, [r7, #84]	; 0x54
	GPIO_Struct_t GPIO_InitStruct_t = {GPIO_PIN_0|GPIO_PIN_1, GPIO_MODE_ANALOG, GPIOA};
 8002b6e:	4a2e      	ldr	r2, [pc, #184]	; (8002c28 <main+0xc8>)
 8002b70:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002b74:	ca07      	ldmia	r2, {r0, r1, r2}
 8002b76:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	//ADC_Struct_t ADC_InitStruct_t = {DISABLE, ENABLE, DISABLE, ENABLE, {(uint32_t*)ADCChannels}, 1, 1};
	ADC_Struct_t ADC_InitStruct_t = {0};
 8002b7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b7e:	2220      	movs	r2, #32
 8002b80:	2100      	movs	r1, #0
 8002b82:	4618      	mov	r0, r3
 8002b84:	f000 f9f0 	bl	8002f68 <memset>

	ADC_InitStruct_t.scanConvMode = ENABLE;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	627b      	str	r3, [r7, #36]	; 0x24
	ADC_InitStruct_t.contConvMode = ENABLE;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	ADC_InitStruct_t.discConvMode = DISABLE;
 8002b92:	2300      	movs	r3, #0
 8002b94:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	ADC_InitStruct_t.DMAContReq = ENABLE;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	memcpy(ADC_InitStruct_t.ADCChannels, ADCChannels, ADC_InitStruct_t.Rank);
 8002b9e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002ba0:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8002ba4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ba8:	3308      	adds	r3, #8
 8002baa:	4618      	mov	r0, r3
 8002bac:	f000 f9ce 	bl	8002f4c <memcpy>
	ADC_InitStruct_t.NbrOfConversion = 2;
 8002bb0:	2302      	movs	r3, #2
 8002bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
	ADC_InitStruct_t.Rank = 2;
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	643b      	str	r3, [r7, #64]	; 0x40

	DMA_Struct_t DMA_InitStruct_t = {DMA_CHANNEL_0, DMA_PINC_DISABLE, DMA_MINC_ENABLE, DMA_PDATAALIGN_WORD,
 8002bb8:	1d3b      	adds	r3, r7, #4
 8002bba:	2220      	movs	r2, #32
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f000 f9d2 	bl	8002f68 <memset>
 8002bc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bc8:	60fb      	str	r3, [r7, #12]
 8002bca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bce:	613b      	str	r3, [r7, #16]
 8002bd0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002bd4:	617b      	str	r3, [r7, #20]
 8002bd6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002bda:	61bb      	str	r3, [r7, #24]
					DMA_MDATAALIGN_WORD, DMA_CIRCULAR, DMA_FIFOMODE_DISABLE};
	HAL_Init();
 8002bdc:	f7fd fcd2 	bl	8000584 <HAL_Init>
	uart_init();
 8002be0:	f000 f900 	bl	8002de4 <uart_init>

	adc_config(GPIO_InitStruct_t, ADC_InitStruct_t);
 8002be4:	466d      	mov	r5, sp
 8002be6:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8002bea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002bee:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002bf2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf8:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8002bfc:	ca07      	ldmia	r2, {r0, r1, r2}
 8002bfe:	f7ff feb7 	bl	8002970 <adc_config>
	dma_config(DMA_InitStruct_t, &hadc1);
 8002c02:	4b0a      	ldr	r3, [pc, #40]	; (8002c2c <main+0xcc>)
 8002c04:	9304      	str	r3, [sp, #16]
 8002c06:	466c      	mov	r4, sp
 8002c08:	f107 0314 	add.w	r3, r7, #20
 8002c0c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c0e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002c12:	1d3b      	adds	r3, r7, #4
 8002c14:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c16:	f7ff ff49 	bl	8002aac <dma_config>

	// 1. Start ADC with DMA
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)sensorValue, 2);
 8002c1a:	2202      	movs	r2, #2
 8002c1c:	4904      	ldr	r1, [pc, #16]	; (8002c30 <main+0xd0>)
 8002c1e:	4803      	ldr	r0, [pc, #12]	; (8002c2c <main+0xcc>)
 8002c20:	f7fd feb8 	bl	8000994 <HAL_ADC_Start_DMA>

	while(1)
 8002c24:	e7fe      	b.n	8002c24 <main+0xc4>
 8002c26:	bf00      	nop
 8002c28:	08003eac 	.word	0x08003eac
 8002c2c:	200000fc 	.word	0x200000fc
 8002c30:	200000f0 	.word	0x200000f0

08002c34 <HAL_ADC_ConvCpltCallback>:

}

//
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_TogglePin(LED_PIN_GPIO_Port, LED_PIN_Pin);
	printf("%s%ld\r\n", "Sensor Value:", sensorValue[0]);
 8002c3c:	4b07      	ldr	r3, [pc, #28]	; (8002c5c <HAL_ADC_ConvCpltCallback+0x28>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	461a      	mov	r2, r3
 8002c42:	4907      	ldr	r1, [pc, #28]	; (8002c60 <HAL_ADC_ConvCpltCallback+0x2c>)
 8002c44:	4807      	ldr	r0, [pc, #28]	; (8002c64 <HAL_ADC_ConvCpltCallback+0x30>)
 8002c46:	f000 f997 	bl	8002f78 <iprintf>
	sensorValue[0] = adc_val;
 8002c4a:	4b07      	ldr	r3, [pc, #28]	; (8002c68 <HAL_ADC_ConvCpltCallback+0x34>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a03      	ldr	r2, [pc, #12]	; (8002c5c <HAL_ADC_ConvCpltCallback+0x28>)
 8002c50:	6013      	str	r3, [r2, #0]
}
 8002c52:	bf00      	nop
 8002c54:	3708      	adds	r7, #8
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	200000f0 	.word	0x200000f0
 8002c60:	08003eb8 	.word	0x08003eb8
 8002c64:	08003ec8 	.word	0x08003ec8
 8002c68:	200000f8 	.word	0x200000f8

08002c6c <SysTick_Handler>:

// Interrupt Service Routine
// callback function
void SysTick_Handler(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8002c70:	f7fd fce2 	bl	8000638 <HAL_IncTick>
}
 8002c74:	bf00      	nop
 8002c76:	bd80      	pop	{r7, pc}

08002c78 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b086      	sub	sp, #24
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	60f8      	str	r0, [r7, #12]
 8002c80:	60b9      	str	r1, [r7, #8]
 8002c82:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c84:	2300      	movs	r3, #0
 8002c86:	617b      	str	r3, [r7, #20]
 8002c88:	e00a      	b.n	8002ca0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c8a:	f3af 8000 	nop.w
 8002c8e:	4601      	mov	r1, r0
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	1c5a      	adds	r2, r3, #1
 8002c94:	60ba      	str	r2, [r7, #8]
 8002c96:	b2ca      	uxtb	r2, r1
 8002c98:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	617b      	str	r3, [r7, #20]
 8002ca0:	697a      	ldr	r2, [r7, #20]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	dbf0      	blt.n	8002c8a <_read+0x12>
  }

  return len;
 8002ca8:	687b      	ldr	r3, [r7, #4]
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3718      	adds	r7, #24
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b086      	sub	sp, #24
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	60f8      	str	r0, [r7, #12]
 8002cba:	60b9      	str	r1, [r7, #8]
 8002cbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	617b      	str	r3, [r7, #20]
 8002cc2:	e009      	b.n	8002cd8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	1c5a      	adds	r2, r3, #1
 8002cc8:	60ba      	str	r2, [r7, #8]
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f000 f877 	bl	8002dc0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	617b      	str	r3, [r7, #20]
 8002cd8:	697a      	ldr	r2, [r7, #20]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	dbf1      	blt.n	8002cc4 <_write+0x12>
  }
  return len;
 8002ce0:	687b      	ldr	r3, [r7, #4]
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3718      	adds	r7, #24
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}

08002cea <_close>:

int _close(int file)
{
 8002cea:	b480      	push	{r7}
 8002cec:	b083      	sub	sp, #12
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002cf2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	370c      	adds	r7, #12
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr

08002d02 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d02:	b480      	push	{r7}
 8002d04:	b083      	sub	sp, #12
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
 8002d0a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d12:	605a      	str	r2, [r3, #4]
  return 0;
 8002d14:	2300      	movs	r3, #0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	370c      	adds	r7, #12
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr

08002d22 <_isatty>:

int _isatty(int file)
{
 8002d22:	b480      	push	{r7}
 8002d24:	b083      	sub	sp, #12
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d2a:	2301      	movs	r3, #1
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	370c      	adds	r7, #12
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b085      	sub	sp, #20
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	60b9      	str	r1, [r7, #8]
 8002d42:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d44:	2300      	movs	r3, #0
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3714      	adds	r7, #20
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
	...

08002d54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b086      	sub	sp, #24
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d5c:	4a14      	ldr	r2, [pc, #80]	; (8002db0 <_sbrk+0x5c>)
 8002d5e:	4b15      	ldr	r3, [pc, #84]	; (8002db4 <_sbrk+0x60>)
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d68:	4b13      	ldr	r3, [pc, #76]	; (8002db8 <_sbrk+0x64>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d102      	bne.n	8002d76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d70:	4b11      	ldr	r3, [pc, #68]	; (8002db8 <_sbrk+0x64>)
 8002d72:	4a12      	ldr	r2, [pc, #72]	; (8002dbc <_sbrk+0x68>)
 8002d74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d76:	4b10      	ldr	r3, [pc, #64]	; (8002db8 <_sbrk+0x64>)
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	693a      	ldr	r2, [r7, #16]
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d207      	bcs.n	8002d94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d84:	f000 f8b8 	bl	8002ef8 <__errno>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	220c      	movs	r2, #12
 8002d8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d92:	e009      	b.n	8002da8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d94:	4b08      	ldr	r3, [pc, #32]	; (8002db8 <_sbrk+0x64>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d9a:	4b07      	ldr	r3, [pc, #28]	; (8002db8 <_sbrk+0x64>)
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4413      	add	r3, r2
 8002da2:	4a05      	ldr	r2, [pc, #20]	; (8002db8 <_sbrk+0x64>)
 8002da4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002da6:	68fb      	ldr	r3, [r7, #12]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3718      	adds	r7, #24
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	20020000 	.word	0x20020000
 8002db4:	00000400 	.word	0x00000400
 8002db8:	20000144 	.word	0x20000144
 8002dbc:	20000198 	.word	0x20000198

08002dc0 <__io_putchar>:
#include "stm32f4xx_hal.h"
#include <stdlib.h>
UART_HandleTypeDef huart2;

int __io_putchar(int ch)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 10);
 8002dc8:	1d39      	adds	r1, r7, #4
 8002dca:	230a      	movs	r3, #10
 8002dcc:	2201      	movs	r2, #1
 8002dce:	4804      	ldr	r0, [pc, #16]	; (8002de0 <__io_putchar+0x20>)
 8002dd0:	f7ff f81d 	bl	8001e0e <HAL_UART_Transmit>
	return ch;
 8002dd4:	687b      	ldr	r3, [r7, #4]
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3708      	adds	r7, #8
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	20000148 	.word	0x20000148

08002de4 <uart_init>:

void uart_init(void)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b088      	sub	sp, #32
 8002de8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dea:	f107 030c 	add.w	r3, r7, #12
 8002dee:	2200      	movs	r2, #0
 8002df0:	601a      	str	r2, [r3, #0]
 8002df2:	605a      	str	r2, [r3, #4]
 8002df4:	609a      	str	r2, [r3, #8]
 8002df6:	60da      	str	r2, [r3, #12]
 8002df8:	611a      	str	r2, [r3, #16]

	// Enable UART Pins Clock Access
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	60bb      	str	r3, [r7, #8]
 8002dfe:	4b25      	ldr	r3, [pc, #148]	; (8002e94 <uart_init+0xb0>)
 8002e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e02:	4a24      	ldr	r2, [pc, #144]	; (8002e94 <uart_init+0xb0>)
 8002e04:	f043 0301 	orr.w	r3, r3, #1
 8002e08:	6313      	str	r3, [r2, #48]	; 0x30
 8002e0a:	4b22      	ldr	r3, [pc, #136]	; (8002e94 <uart_init+0xb0>)
 8002e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0e:	f003 0301 	and.w	r3, r3, #1
 8002e12:	60bb      	str	r3, [r7, #8]
 8002e14:	68bb      	ldr	r3, [r7, #8]

	// Enable UART Module Clock Access
	__HAL_RCC_USART2_CLK_ENABLE();
 8002e16:	2300      	movs	r3, #0
 8002e18:	607b      	str	r3, [r7, #4]
 8002e1a:	4b1e      	ldr	r3, [pc, #120]	; (8002e94 <uart_init+0xb0>)
 8002e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1e:	4a1d      	ldr	r2, [pc, #116]	; (8002e94 <uart_init+0xb0>)
 8002e20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e24:	6413      	str	r3, [r2, #64]	; 0x40
 8002e26:	4b1b      	ldr	r3, [pc, #108]	; (8002e94 <uart_init+0xb0>)
 8002e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e2e:	607b      	str	r3, [r7, #4]
 8002e30:	687b      	ldr	r3, [r7, #4]

	// Configure Pins to Act as Alternate Func Pins
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8002e32:	230c      	movs	r3, #12
 8002e34:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e36:	2302      	movs	r3, #2
 8002e38:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002e3a:	2307      	movs	r3, #7
 8002e3c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e42:	2303      	movs	r3, #3
 8002e44:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e46:	f107 030c 	add.w	r3, r7, #12
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	4812      	ldr	r0, [pc, #72]	; (8002e98 <uart_init+0xb4>)
 8002e4e:	f7fe fdcf 	bl	80019f0 <HAL_GPIO_Init>

	// Configure UART Module
	huart2.Instance = USART2;
 8002e52:	4b12      	ldr	r3, [pc, #72]	; (8002e9c <uart_init+0xb8>)
 8002e54:	4a12      	ldr	r2, [pc, #72]	; (8002ea0 <uart_init+0xbc>)
 8002e56:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8002e58:	4b10      	ldr	r3, [pc, #64]	; (8002e9c <uart_init+0xb8>)
 8002e5a:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002e5e:	605a      	str	r2, [r3, #4]
	huart2.Init.Parity = UART_PARITY_NONE;
 8002e60:	4b0e      	ldr	r3, [pc, #56]	; (8002e9c <uart_init+0xb8>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	611a      	str	r2, [r3, #16]
	huart2.Init.WordLength = USART_WORDLENGTH_8B;
 8002e66:	4b0d      	ldr	r3, [pc, #52]	; (8002e9c <uart_init+0xb8>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8002e6c:	4b0b      	ldr	r3, [pc, #44]	; (8002e9c <uart_init+0xb8>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	60da      	str	r2, [r3, #12]
	huart2.Init.Mode = UART_MODE_TX;
 8002e72:	4b0a      	ldr	r3, [pc, #40]	; (8002e9c <uart_init+0xb8>)
 8002e74:	2208      	movs	r2, #8
 8002e76:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e78:	4b08      	ldr	r3, [pc, #32]	; (8002e9c <uart_init+0xb8>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e7e:	4b07      	ldr	r3, [pc, #28]	; (8002e9c <uart_init+0xb8>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	61da      	str	r2, [r3, #28]
	HAL_UART_Init(&huart2);
 8002e84:	4805      	ldr	r0, [pc, #20]	; (8002e9c <uart_init+0xb8>)
 8002e86:	f7fe ff6b 	bl	8001d60 <HAL_UART_Init>

}
 8002e8a:	bf00      	nop
 8002e8c:	3720      	adds	r7, #32
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40023800 	.word	0x40023800
 8002e98:	40020000 	.word	0x40020000
 8002e9c:	20000148 	.word	0x20000148
 8002ea0:	40004400 	.word	0x40004400

08002ea4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002ea4:	480d      	ldr	r0, [pc, #52]	; (8002edc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002ea6:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002ea8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002eac:	480c      	ldr	r0, [pc, #48]	; (8002ee0 <LoopForever+0x6>)
  ldr r1, =_edata
 8002eae:	490d      	ldr	r1, [pc, #52]	; (8002ee4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002eb0:	4a0d      	ldr	r2, [pc, #52]	; (8002ee8 <LoopForever+0xe>)
  movs r3, #0
 8002eb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002eb4:	e002      	b.n	8002ebc <LoopCopyDataInit>

08002eb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002eb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002eb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002eba:	3304      	adds	r3, #4

08002ebc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ebc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ebe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ec0:	d3f9      	bcc.n	8002eb6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ec2:	4a0a      	ldr	r2, [pc, #40]	; (8002eec <LoopForever+0x12>)
  ldr r4, =_ebss
 8002ec4:	4c0a      	ldr	r4, [pc, #40]	; (8002ef0 <LoopForever+0x16>)
  movs r3, #0
 8002ec6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ec8:	e001      	b.n	8002ece <LoopFillZerobss>

08002eca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002eca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ecc:	3204      	adds	r2, #4

08002ece <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ece:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ed0:	d3fb      	bcc.n	8002eca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002ed2:	f000 f817 	bl	8002f04 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002ed6:	f7ff fe43 	bl	8002b60 <main>

08002eda <LoopForever>:

LoopForever:
    b LoopForever
 8002eda:	e7fe      	b.n	8002eda <LoopForever>
  ldr   r0, =_estack
 8002edc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ee0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ee4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002ee8:	08003f88 	.word	0x08003f88
  ldr r2, =_sbss
 8002eec:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002ef0:	20000198 	.word	0x20000198

08002ef4 <BusFault_Handler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002ef4:	e7fe      	b.n	8002ef4 <BusFault_Handler>
	...

08002ef8 <__errno>:
 8002ef8:	4b01      	ldr	r3, [pc, #4]	; (8002f00 <__errno+0x8>)
 8002efa:	6818      	ldr	r0, [r3, #0]
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	2000000c 	.word	0x2000000c

08002f04 <__libc_init_array>:
 8002f04:	b570      	push	{r4, r5, r6, lr}
 8002f06:	4d0d      	ldr	r5, [pc, #52]	; (8002f3c <__libc_init_array+0x38>)
 8002f08:	4c0d      	ldr	r4, [pc, #52]	; (8002f40 <__libc_init_array+0x3c>)
 8002f0a:	1b64      	subs	r4, r4, r5
 8002f0c:	10a4      	asrs	r4, r4, #2
 8002f0e:	2600      	movs	r6, #0
 8002f10:	42a6      	cmp	r6, r4
 8002f12:	d109      	bne.n	8002f28 <__libc_init_array+0x24>
 8002f14:	4d0b      	ldr	r5, [pc, #44]	; (8002f44 <__libc_init_array+0x40>)
 8002f16:	4c0c      	ldr	r4, [pc, #48]	; (8002f48 <__libc_init_array+0x44>)
 8002f18:	f000 ffbc 	bl	8003e94 <_init>
 8002f1c:	1b64      	subs	r4, r4, r5
 8002f1e:	10a4      	asrs	r4, r4, #2
 8002f20:	2600      	movs	r6, #0
 8002f22:	42a6      	cmp	r6, r4
 8002f24:	d105      	bne.n	8002f32 <__libc_init_array+0x2e>
 8002f26:	bd70      	pop	{r4, r5, r6, pc}
 8002f28:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f2c:	4798      	blx	r3
 8002f2e:	3601      	adds	r6, #1
 8002f30:	e7ee      	b.n	8002f10 <__libc_init_array+0xc>
 8002f32:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f36:	4798      	blx	r3
 8002f38:	3601      	adds	r6, #1
 8002f3a:	e7f2      	b.n	8002f22 <__libc_init_array+0x1e>
 8002f3c:	08003f80 	.word	0x08003f80
 8002f40:	08003f80 	.word	0x08003f80
 8002f44:	08003f80 	.word	0x08003f80
 8002f48:	08003f84 	.word	0x08003f84

08002f4c <memcpy>:
 8002f4c:	440a      	add	r2, r1
 8002f4e:	4291      	cmp	r1, r2
 8002f50:	f100 33ff 	add.w	r3, r0, #4294967295
 8002f54:	d100      	bne.n	8002f58 <memcpy+0xc>
 8002f56:	4770      	bx	lr
 8002f58:	b510      	push	{r4, lr}
 8002f5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f62:	4291      	cmp	r1, r2
 8002f64:	d1f9      	bne.n	8002f5a <memcpy+0xe>
 8002f66:	bd10      	pop	{r4, pc}

08002f68 <memset>:
 8002f68:	4402      	add	r2, r0
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d100      	bne.n	8002f72 <memset+0xa>
 8002f70:	4770      	bx	lr
 8002f72:	f803 1b01 	strb.w	r1, [r3], #1
 8002f76:	e7f9      	b.n	8002f6c <memset+0x4>

08002f78 <iprintf>:
 8002f78:	b40f      	push	{r0, r1, r2, r3}
 8002f7a:	4b0a      	ldr	r3, [pc, #40]	; (8002fa4 <iprintf+0x2c>)
 8002f7c:	b513      	push	{r0, r1, r4, lr}
 8002f7e:	681c      	ldr	r4, [r3, #0]
 8002f80:	b124      	cbz	r4, 8002f8c <iprintf+0x14>
 8002f82:	69a3      	ldr	r3, [r4, #24]
 8002f84:	b913      	cbnz	r3, 8002f8c <iprintf+0x14>
 8002f86:	4620      	mov	r0, r4
 8002f88:	f000 f866 	bl	8003058 <__sinit>
 8002f8c:	ab05      	add	r3, sp, #20
 8002f8e:	9a04      	ldr	r2, [sp, #16]
 8002f90:	68a1      	ldr	r1, [r4, #8]
 8002f92:	9301      	str	r3, [sp, #4]
 8002f94:	4620      	mov	r0, r4
 8002f96:	f000 f9bd 	bl	8003314 <_vfiprintf_r>
 8002f9a:	b002      	add	sp, #8
 8002f9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002fa0:	b004      	add	sp, #16
 8002fa2:	4770      	bx	lr
 8002fa4:	2000000c 	.word	0x2000000c

08002fa8 <std>:
 8002fa8:	2300      	movs	r3, #0
 8002faa:	b510      	push	{r4, lr}
 8002fac:	4604      	mov	r4, r0
 8002fae:	e9c0 3300 	strd	r3, r3, [r0]
 8002fb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002fb6:	6083      	str	r3, [r0, #8]
 8002fb8:	8181      	strh	r1, [r0, #12]
 8002fba:	6643      	str	r3, [r0, #100]	; 0x64
 8002fbc:	81c2      	strh	r2, [r0, #14]
 8002fbe:	6183      	str	r3, [r0, #24]
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	2208      	movs	r2, #8
 8002fc4:	305c      	adds	r0, #92	; 0x5c
 8002fc6:	f7ff ffcf 	bl	8002f68 <memset>
 8002fca:	4b05      	ldr	r3, [pc, #20]	; (8002fe0 <std+0x38>)
 8002fcc:	6263      	str	r3, [r4, #36]	; 0x24
 8002fce:	4b05      	ldr	r3, [pc, #20]	; (8002fe4 <std+0x3c>)
 8002fd0:	62a3      	str	r3, [r4, #40]	; 0x28
 8002fd2:	4b05      	ldr	r3, [pc, #20]	; (8002fe8 <std+0x40>)
 8002fd4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002fd6:	4b05      	ldr	r3, [pc, #20]	; (8002fec <std+0x44>)
 8002fd8:	6224      	str	r4, [r4, #32]
 8002fda:	6323      	str	r3, [r4, #48]	; 0x30
 8002fdc:	bd10      	pop	{r4, pc}
 8002fde:	bf00      	nop
 8002fe0:	080038bd 	.word	0x080038bd
 8002fe4:	080038df 	.word	0x080038df
 8002fe8:	08003917 	.word	0x08003917
 8002fec:	0800393b 	.word	0x0800393b

08002ff0 <_cleanup_r>:
 8002ff0:	4901      	ldr	r1, [pc, #4]	; (8002ff8 <_cleanup_r+0x8>)
 8002ff2:	f000 b8af 	b.w	8003154 <_fwalk_reent>
 8002ff6:	bf00      	nop
 8002ff8:	08003c15 	.word	0x08003c15

08002ffc <__sfmoreglue>:
 8002ffc:	b570      	push	{r4, r5, r6, lr}
 8002ffe:	2268      	movs	r2, #104	; 0x68
 8003000:	1e4d      	subs	r5, r1, #1
 8003002:	4355      	muls	r5, r2
 8003004:	460e      	mov	r6, r1
 8003006:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800300a:	f000 f8e5 	bl	80031d8 <_malloc_r>
 800300e:	4604      	mov	r4, r0
 8003010:	b140      	cbz	r0, 8003024 <__sfmoreglue+0x28>
 8003012:	2100      	movs	r1, #0
 8003014:	e9c0 1600 	strd	r1, r6, [r0]
 8003018:	300c      	adds	r0, #12
 800301a:	60a0      	str	r0, [r4, #8]
 800301c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003020:	f7ff ffa2 	bl	8002f68 <memset>
 8003024:	4620      	mov	r0, r4
 8003026:	bd70      	pop	{r4, r5, r6, pc}

08003028 <__sfp_lock_acquire>:
 8003028:	4801      	ldr	r0, [pc, #4]	; (8003030 <__sfp_lock_acquire+0x8>)
 800302a:	f000 b8b3 	b.w	8003194 <__retarget_lock_acquire_recursive>
 800302e:	bf00      	nop
 8003030:	20000189 	.word	0x20000189

08003034 <__sfp_lock_release>:
 8003034:	4801      	ldr	r0, [pc, #4]	; (800303c <__sfp_lock_release+0x8>)
 8003036:	f000 b8ae 	b.w	8003196 <__retarget_lock_release_recursive>
 800303a:	bf00      	nop
 800303c:	20000189 	.word	0x20000189

08003040 <__sinit_lock_acquire>:
 8003040:	4801      	ldr	r0, [pc, #4]	; (8003048 <__sinit_lock_acquire+0x8>)
 8003042:	f000 b8a7 	b.w	8003194 <__retarget_lock_acquire_recursive>
 8003046:	bf00      	nop
 8003048:	2000018a 	.word	0x2000018a

0800304c <__sinit_lock_release>:
 800304c:	4801      	ldr	r0, [pc, #4]	; (8003054 <__sinit_lock_release+0x8>)
 800304e:	f000 b8a2 	b.w	8003196 <__retarget_lock_release_recursive>
 8003052:	bf00      	nop
 8003054:	2000018a 	.word	0x2000018a

08003058 <__sinit>:
 8003058:	b510      	push	{r4, lr}
 800305a:	4604      	mov	r4, r0
 800305c:	f7ff fff0 	bl	8003040 <__sinit_lock_acquire>
 8003060:	69a3      	ldr	r3, [r4, #24]
 8003062:	b11b      	cbz	r3, 800306c <__sinit+0x14>
 8003064:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003068:	f7ff bff0 	b.w	800304c <__sinit_lock_release>
 800306c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003070:	6523      	str	r3, [r4, #80]	; 0x50
 8003072:	4b13      	ldr	r3, [pc, #76]	; (80030c0 <__sinit+0x68>)
 8003074:	4a13      	ldr	r2, [pc, #76]	; (80030c4 <__sinit+0x6c>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	62a2      	str	r2, [r4, #40]	; 0x28
 800307a:	42a3      	cmp	r3, r4
 800307c:	bf04      	itt	eq
 800307e:	2301      	moveq	r3, #1
 8003080:	61a3      	streq	r3, [r4, #24]
 8003082:	4620      	mov	r0, r4
 8003084:	f000 f820 	bl	80030c8 <__sfp>
 8003088:	6060      	str	r0, [r4, #4]
 800308a:	4620      	mov	r0, r4
 800308c:	f000 f81c 	bl	80030c8 <__sfp>
 8003090:	60a0      	str	r0, [r4, #8]
 8003092:	4620      	mov	r0, r4
 8003094:	f000 f818 	bl	80030c8 <__sfp>
 8003098:	2200      	movs	r2, #0
 800309a:	60e0      	str	r0, [r4, #12]
 800309c:	2104      	movs	r1, #4
 800309e:	6860      	ldr	r0, [r4, #4]
 80030a0:	f7ff ff82 	bl	8002fa8 <std>
 80030a4:	68a0      	ldr	r0, [r4, #8]
 80030a6:	2201      	movs	r2, #1
 80030a8:	2109      	movs	r1, #9
 80030aa:	f7ff ff7d 	bl	8002fa8 <std>
 80030ae:	68e0      	ldr	r0, [r4, #12]
 80030b0:	2202      	movs	r2, #2
 80030b2:	2112      	movs	r1, #18
 80030b4:	f7ff ff78 	bl	8002fa8 <std>
 80030b8:	2301      	movs	r3, #1
 80030ba:	61a3      	str	r3, [r4, #24]
 80030bc:	e7d2      	b.n	8003064 <__sinit+0xc>
 80030be:	bf00      	nop
 80030c0:	08003ee0 	.word	0x08003ee0
 80030c4:	08002ff1 	.word	0x08002ff1

080030c8 <__sfp>:
 80030c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030ca:	4607      	mov	r7, r0
 80030cc:	f7ff ffac 	bl	8003028 <__sfp_lock_acquire>
 80030d0:	4b1e      	ldr	r3, [pc, #120]	; (800314c <__sfp+0x84>)
 80030d2:	681e      	ldr	r6, [r3, #0]
 80030d4:	69b3      	ldr	r3, [r6, #24]
 80030d6:	b913      	cbnz	r3, 80030de <__sfp+0x16>
 80030d8:	4630      	mov	r0, r6
 80030da:	f7ff ffbd 	bl	8003058 <__sinit>
 80030de:	3648      	adds	r6, #72	; 0x48
 80030e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80030e4:	3b01      	subs	r3, #1
 80030e6:	d503      	bpl.n	80030f0 <__sfp+0x28>
 80030e8:	6833      	ldr	r3, [r6, #0]
 80030ea:	b30b      	cbz	r3, 8003130 <__sfp+0x68>
 80030ec:	6836      	ldr	r6, [r6, #0]
 80030ee:	e7f7      	b.n	80030e0 <__sfp+0x18>
 80030f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80030f4:	b9d5      	cbnz	r5, 800312c <__sfp+0x64>
 80030f6:	4b16      	ldr	r3, [pc, #88]	; (8003150 <__sfp+0x88>)
 80030f8:	60e3      	str	r3, [r4, #12]
 80030fa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80030fe:	6665      	str	r5, [r4, #100]	; 0x64
 8003100:	f000 f847 	bl	8003192 <__retarget_lock_init_recursive>
 8003104:	f7ff ff96 	bl	8003034 <__sfp_lock_release>
 8003108:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800310c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003110:	6025      	str	r5, [r4, #0]
 8003112:	61a5      	str	r5, [r4, #24]
 8003114:	2208      	movs	r2, #8
 8003116:	4629      	mov	r1, r5
 8003118:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800311c:	f7ff ff24 	bl	8002f68 <memset>
 8003120:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003124:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003128:	4620      	mov	r0, r4
 800312a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800312c:	3468      	adds	r4, #104	; 0x68
 800312e:	e7d9      	b.n	80030e4 <__sfp+0x1c>
 8003130:	2104      	movs	r1, #4
 8003132:	4638      	mov	r0, r7
 8003134:	f7ff ff62 	bl	8002ffc <__sfmoreglue>
 8003138:	4604      	mov	r4, r0
 800313a:	6030      	str	r0, [r6, #0]
 800313c:	2800      	cmp	r0, #0
 800313e:	d1d5      	bne.n	80030ec <__sfp+0x24>
 8003140:	f7ff ff78 	bl	8003034 <__sfp_lock_release>
 8003144:	230c      	movs	r3, #12
 8003146:	603b      	str	r3, [r7, #0]
 8003148:	e7ee      	b.n	8003128 <__sfp+0x60>
 800314a:	bf00      	nop
 800314c:	08003ee0 	.word	0x08003ee0
 8003150:	ffff0001 	.word	0xffff0001

08003154 <_fwalk_reent>:
 8003154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003158:	4606      	mov	r6, r0
 800315a:	4688      	mov	r8, r1
 800315c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003160:	2700      	movs	r7, #0
 8003162:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003166:	f1b9 0901 	subs.w	r9, r9, #1
 800316a:	d505      	bpl.n	8003178 <_fwalk_reent+0x24>
 800316c:	6824      	ldr	r4, [r4, #0]
 800316e:	2c00      	cmp	r4, #0
 8003170:	d1f7      	bne.n	8003162 <_fwalk_reent+0xe>
 8003172:	4638      	mov	r0, r7
 8003174:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003178:	89ab      	ldrh	r3, [r5, #12]
 800317a:	2b01      	cmp	r3, #1
 800317c:	d907      	bls.n	800318e <_fwalk_reent+0x3a>
 800317e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003182:	3301      	adds	r3, #1
 8003184:	d003      	beq.n	800318e <_fwalk_reent+0x3a>
 8003186:	4629      	mov	r1, r5
 8003188:	4630      	mov	r0, r6
 800318a:	47c0      	blx	r8
 800318c:	4307      	orrs	r7, r0
 800318e:	3568      	adds	r5, #104	; 0x68
 8003190:	e7e9      	b.n	8003166 <_fwalk_reent+0x12>

08003192 <__retarget_lock_init_recursive>:
 8003192:	4770      	bx	lr

08003194 <__retarget_lock_acquire_recursive>:
 8003194:	4770      	bx	lr

08003196 <__retarget_lock_release_recursive>:
 8003196:	4770      	bx	lr

08003198 <sbrk_aligned>:
 8003198:	b570      	push	{r4, r5, r6, lr}
 800319a:	4e0e      	ldr	r6, [pc, #56]	; (80031d4 <sbrk_aligned+0x3c>)
 800319c:	460c      	mov	r4, r1
 800319e:	6831      	ldr	r1, [r6, #0]
 80031a0:	4605      	mov	r5, r0
 80031a2:	b911      	cbnz	r1, 80031aa <sbrk_aligned+0x12>
 80031a4:	f000 fb7a 	bl	800389c <_sbrk_r>
 80031a8:	6030      	str	r0, [r6, #0]
 80031aa:	4621      	mov	r1, r4
 80031ac:	4628      	mov	r0, r5
 80031ae:	f000 fb75 	bl	800389c <_sbrk_r>
 80031b2:	1c43      	adds	r3, r0, #1
 80031b4:	d00a      	beq.n	80031cc <sbrk_aligned+0x34>
 80031b6:	1cc4      	adds	r4, r0, #3
 80031b8:	f024 0403 	bic.w	r4, r4, #3
 80031bc:	42a0      	cmp	r0, r4
 80031be:	d007      	beq.n	80031d0 <sbrk_aligned+0x38>
 80031c0:	1a21      	subs	r1, r4, r0
 80031c2:	4628      	mov	r0, r5
 80031c4:	f000 fb6a 	bl	800389c <_sbrk_r>
 80031c8:	3001      	adds	r0, #1
 80031ca:	d101      	bne.n	80031d0 <sbrk_aligned+0x38>
 80031cc:	f04f 34ff 	mov.w	r4, #4294967295
 80031d0:	4620      	mov	r0, r4
 80031d2:	bd70      	pop	{r4, r5, r6, pc}
 80031d4:	20000190 	.word	0x20000190

080031d8 <_malloc_r>:
 80031d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031dc:	1ccd      	adds	r5, r1, #3
 80031de:	f025 0503 	bic.w	r5, r5, #3
 80031e2:	3508      	adds	r5, #8
 80031e4:	2d0c      	cmp	r5, #12
 80031e6:	bf38      	it	cc
 80031e8:	250c      	movcc	r5, #12
 80031ea:	2d00      	cmp	r5, #0
 80031ec:	4607      	mov	r7, r0
 80031ee:	db01      	blt.n	80031f4 <_malloc_r+0x1c>
 80031f0:	42a9      	cmp	r1, r5
 80031f2:	d905      	bls.n	8003200 <_malloc_r+0x28>
 80031f4:	230c      	movs	r3, #12
 80031f6:	603b      	str	r3, [r7, #0]
 80031f8:	2600      	movs	r6, #0
 80031fa:	4630      	mov	r0, r6
 80031fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003200:	4e2e      	ldr	r6, [pc, #184]	; (80032bc <_malloc_r+0xe4>)
 8003202:	f000 fdbb 	bl	8003d7c <__malloc_lock>
 8003206:	6833      	ldr	r3, [r6, #0]
 8003208:	461c      	mov	r4, r3
 800320a:	bb34      	cbnz	r4, 800325a <_malloc_r+0x82>
 800320c:	4629      	mov	r1, r5
 800320e:	4638      	mov	r0, r7
 8003210:	f7ff ffc2 	bl	8003198 <sbrk_aligned>
 8003214:	1c43      	adds	r3, r0, #1
 8003216:	4604      	mov	r4, r0
 8003218:	d14d      	bne.n	80032b6 <_malloc_r+0xde>
 800321a:	6834      	ldr	r4, [r6, #0]
 800321c:	4626      	mov	r6, r4
 800321e:	2e00      	cmp	r6, #0
 8003220:	d140      	bne.n	80032a4 <_malloc_r+0xcc>
 8003222:	6823      	ldr	r3, [r4, #0]
 8003224:	4631      	mov	r1, r6
 8003226:	4638      	mov	r0, r7
 8003228:	eb04 0803 	add.w	r8, r4, r3
 800322c:	f000 fb36 	bl	800389c <_sbrk_r>
 8003230:	4580      	cmp	r8, r0
 8003232:	d13a      	bne.n	80032aa <_malloc_r+0xd2>
 8003234:	6821      	ldr	r1, [r4, #0]
 8003236:	3503      	adds	r5, #3
 8003238:	1a6d      	subs	r5, r5, r1
 800323a:	f025 0503 	bic.w	r5, r5, #3
 800323e:	3508      	adds	r5, #8
 8003240:	2d0c      	cmp	r5, #12
 8003242:	bf38      	it	cc
 8003244:	250c      	movcc	r5, #12
 8003246:	4629      	mov	r1, r5
 8003248:	4638      	mov	r0, r7
 800324a:	f7ff ffa5 	bl	8003198 <sbrk_aligned>
 800324e:	3001      	adds	r0, #1
 8003250:	d02b      	beq.n	80032aa <_malloc_r+0xd2>
 8003252:	6823      	ldr	r3, [r4, #0]
 8003254:	442b      	add	r3, r5
 8003256:	6023      	str	r3, [r4, #0]
 8003258:	e00e      	b.n	8003278 <_malloc_r+0xa0>
 800325a:	6822      	ldr	r2, [r4, #0]
 800325c:	1b52      	subs	r2, r2, r5
 800325e:	d41e      	bmi.n	800329e <_malloc_r+0xc6>
 8003260:	2a0b      	cmp	r2, #11
 8003262:	d916      	bls.n	8003292 <_malloc_r+0xba>
 8003264:	1961      	adds	r1, r4, r5
 8003266:	42a3      	cmp	r3, r4
 8003268:	6025      	str	r5, [r4, #0]
 800326a:	bf18      	it	ne
 800326c:	6059      	strne	r1, [r3, #4]
 800326e:	6863      	ldr	r3, [r4, #4]
 8003270:	bf08      	it	eq
 8003272:	6031      	streq	r1, [r6, #0]
 8003274:	5162      	str	r2, [r4, r5]
 8003276:	604b      	str	r3, [r1, #4]
 8003278:	4638      	mov	r0, r7
 800327a:	f104 060b 	add.w	r6, r4, #11
 800327e:	f000 fd83 	bl	8003d88 <__malloc_unlock>
 8003282:	f026 0607 	bic.w	r6, r6, #7
 8003286:	1d23      	adds	r3, r4, #4
 8003288:	1af2      	subs	r2, r6, r3
 800328a:	d0b6      	beq.n	80031fa <_malloc_r+0x22>
 800328c:	1b9b      	subs	r3, r3, r6
 800328e:	50a3      	str	r3, [r4, r2]
 8003290:	e7b3      	b.n	80031fa <_malloc_r+0x22>
 8003292:	6862      	ldr	r2, [r4, #4]
 8003294:	42a3      	cmp	r3, r4
 8003296:	bf0c      	ite	eq
 8003298:	6032      	streq	r2, [r6, #0]
 800329a:	605a      	strne	r2, [r3, #4]
 800329c:	e7ec      	b.n	8003278 <_malloc_r+0xa0>
 800329e:	4623      	mov	r3, r4
 80032a0:	6864      	ldr	r4, [r4, #4]
 80032a2:	e7b2      	b.n	800320a <_malloc_r+0x32>
 80032a4:	4634      	mov	r4, r6
 80032a6:	6876      	ldr	r6, [r6, #4]
 80032a8:	e7b9      	b.n	800321e <_malloc_r+0x46>
 80032aa:	230c      	movs	r3, #12
 80032ac:	603b      	str	r3, [r7, #0]
 80032ae:	4638      	mov	r0, r7
 80032b0:	f000 fd6a 	bl	8003d88 <__malloc_unlock>
 80032b4:	e7a1      	b.n	80031fa <_malloc_r+0x22>
 80032b6:	6025      	str	r5, [r4, #0]
 80032b8:	e7de      	b.n	8003278 <_malloc_r+0xa0>
 80032ba:	bf00      	nop
 80032bc:	2000018c 	.word	0x2000018c

080032c0 <__sfputc_r>:
 80032c0:	6893      	ldr	r3, [r2, #8]
 80032c2:	3b01      	subs	r3, #1
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	b410      	push	{r4}
 80032c8:	6093      	str	r3, [r2, #8]
 80032ca:	da08      	bge.n	80032de <__sfputc_r+0x1e>
 80032cc:	6994      	ldr	r4, [r2, #24]
 80032ce:	42a3      	cmp	r3, r4
 80032d0:	db01      	blt.n	80032d6 <__sfputc_r+0x16>
 80032d2:	290a      	cmp	r1, #10
 80032d4:	d103      	bne.n	80032de <__sfputc_r+0x1e>
 80032d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80032da:	f000 bb33 	b.w	8003944 <__swbuf_r>
 80032de:	6813      	ldr	r3, [r2, #0]
 80032e0:	1c58      	adds	r0, r3, #1
 80032e2:	6010      	str	r0, [r2, #0]
 80032e4:	7019      	strb	r1, [r3, #0]
 80032e6:	4608      	mov	r0, r1
 80032e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80032ec:	4770      	bx	lr

080032ee <__sfputs_r>:
 80032ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032f0:	4606      	mov	r6, r0
 80032f2:	460f      	mov	r7, r1
 80032f4:	4614      	mov	r4, r2
 80032f6:	18d5      	adds	r5, r2, r3
 80032f8:	42ac      	cmp	r4, r5
 80032fa:	d101      	bne.n	8003300 <__sfputs_r+0x12>
 80032fc:	2000      	movs	r0, #0
 80032fe:	e007      	b.n	8003310 <__sfputs_r+0x22>
 8003300:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003304:	463a      	mov	r2, r7
 8003306:	4630      	mov	r0, r6
 8003308:	f7ff ffda 	bl	80032c0 <__sfputc_r>
 800330c:	1c43      	adds	r3, r0, #1
 800330e:	d1f3      	bne.n	80032f8 <__sfputs_r+0xa>
 8003310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003314 <_vfiprintf_r>:
 8003314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003318:	460d      	mov	r5, r1
 800331a:	b09d      	sub	sp, #116	; 0x74
 800331c:	4614      	mov	r4, r2
 800331e:	4698      	mov	r8, r3
 8003320:	4606      	mov	r6, r0
 8003322:	b118      	cbz	r0, 800332c <_vfiprintf_r+0x18>
 8003324:	6983      	ldr	r3, [r0, #24]
 8003326:	b90b      	cbnz	r3, 800332c <_vfiprintf_r+0x18>
 8003328:	f7ff fe96 	bl	8003058 <__sinit>
 800332c:	4b89      	ldr	r3, [pc, #548]	; (8003554 <_vfiprintf_r+0x240>)
 800332e:	429d      	cmp	r5, r3
 8003330:	d11b      	bne.n	800336a <_vfiprintf_r+0x56>
 8003332:	6875      	ldr	r5, [r6, #4]
 8003334:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003336:	07d9      	lsls	r1, r3, #31
 8003338:	d405      	bmi.n	8003346 <_vfiprintf_r+0x32>
 800333a:	89ab      	ldrh	r3, [r5, #12]
 800333c:	059a      	lsls	r2, r3, #22
 800333e:	d402      	bmi.n	8003346 <_vfiprintf_r+0x32>
 8003340:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003342:	f7ff ff27 	bl	8003194 <__retarget_lock_acquire_recursive>
 8003346:	89ab      	ldrh	r3, [r5, #12]
 8003348:	071b      	lsls	r3, r3, #28
 800334a:	d501      	bpl.n	8003350 <_vfiprintf_r+0x3c>
 800334c:	692b      	ldr	r3, [r5, #16]
 800334e:	b9eb      	cbnz	r3, 800338c <_vfiprintf_r+0x78>
 8003350:	4629      	mov	r1, r5
 8003352:	4630      	mov	r0, r6
 8003354:	f000 fb5a 	bl	8003a0c <__swsetup_r>
 8003358:	b1c0      	cbz	r0, 800338c <_vfiprintf_r+0x78>
 800335a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800335c:	07dc      	lsls	r4, r3, #31
 800335e:	d50e      	bpl.n	800337e <_vfiprintf_r+0x6a>
 8003360:	f04f 30ff 	mov.w	r0, #4294967295
 8003364:	b01d      	add	sp, #116	; 0x74
 8003366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800336a:	4b7b      	ldr	r3, [pc, #492]	; (8003558 <_vfiprintf_r+0x244>)
 800336c:	429d      	cmp	r5, r3
 800336e:	d101      	bne.n	8003374 <_vfiprintf_r+0x60>
 8003370:	68b5      	ldr	r5, [r6, #8]
 8003372:	e7df      	b.n	8003334 <_vfiprintf_r+0x20>
 8003374:	4b79      	ldr	r3, [pc, #484]	; (800355c <_vfiprintf_r+0x248>)
 8003376:	429d      	cmp	r5, r3
 8003378:	bf08      	it	eq
 800337a:	68f5      	ldreq	r5, [r6, #12]
 800337c:	e7da      	b.n	8003334 <_vfiprintf_r+0x20>
 800337e:	89ab      	ldrh	r3, [r5, #12]
 8003380:	0598      	lsls	r0, r3, #22
 8003382:	d4ed      	bmi.n	8003360 <_vfiprintf_r+0x4c>
 8003384:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003386:	f7ff ff06 	bl	8003196 <__retarget_lock_release_recursive>
 800338a:	e7e9      	b.n	8003360 <_vfiprintf_r+0x4c>
 800338c:	2300      	movs	r3, #0
 800338e:	9309      	str	r3, [sp, #36]	; 0x24
 8003390:	2320      	movs	r3, #32
 8003392:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003396:	f8cd 800c 	str.w	r8, [sp, #12]
 800339a:	2330      	movs	r3, #48	; 0x30
 800339c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003560 <_vfiprintf_r+0x24c>
 80033a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80033a4:	f04f 0901 	mov.w	r9, #1
 80033a8:	4623      	mov	r3, r4
 80033aa:	469a      	mov	sl, r3
 80033ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80033b0:	b10a      	cbz	r2, 80033b6 <_vfiprintf_r+0xa2>
 80033b2:	2a25      	cmp	r2, #37	; 0x25
 80033b4:	d1f9      	bne.n	80033aa <_vfiprintf_r+0x96>
 80033b6:	ebba 0b04 	subs.w	fp, sl, r4
 80033ba:	d00b      	beq.n	80033d4 <_vfiprintf_r+0xc0>
 80033bc:	465b      	mov	r3, fp
 80033be:	4622      	mov	r2, r4
 80033c0:	4629      	mov	r1, r5
 80033c2:	4630      	mov	r0, r6
 80033c4:	f7ff ff93 	bl	80032ee <__sfputs_r>
 80033c8:	3001      	adds	r0, #1
 80033ca:	f000 80aa 	beq.w	8003522 <_vfiprintf_r+0x20e>
 80033ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80033d0:	445a      	add	r2, fp
 80033d2:	9209      	str	r2, [sp, #36]	; 0x24
 80033d4:	f89a 3000 	ldrb.w	r3, [sl]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	f000 80a2 	beq.w	8003522 <_vfiprintf_r+0x20e>
 80033de:	2300      	movs	r3, #0
 80033e0:	f04f 32ff 	mov.w	r2, #4294967295
 80033e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80033e8:	f10a 0a01 	add.w	sl, sl, #1
 80033ec:	9304      	str	r3, [sp, #16]
 80033ee:	9307      	str	r3, [sp, #28]
 80033f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80033f4:	931a      	str	r3, [sp, #104]	; 0x68
 80033f6:	4654      	mov	r4, sl
 80033f8:	2205      	movs	r2, #5
 80033fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033fe:	4858      	ldr	r0, [pc, #352]	; (8003560 <_vfiprintf_r+0x24c>)
 8003400:	f7fc feee 	bl	80001e0 <memchr>
 8003404:	9a04      	ldr	r2, [sp, #16]
 8003406:	b9d8      	cbnz	r0, 8003440 <_vfiprintf_r+0x12c>
 8003408:	06d1      	lsls	r1, r2, #27
 800340a:	bf44      	itt	mi
 800340c:	2320      	movmi	r3, #32
 800340e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003412:	0713      	lsls	r3, r2, #28
 8003414:	bf44      	itt	mi
 8003416:	232b      	movmi	r3, #43	; 0x2b
 8003418:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800341c:	f89a 3000 	ldrb.w	r3, [sl]
 8003420:	2b2a      	cmp	r3, #42	; 0x2a
 8003422:	d015      	beq.n	8003450 <_vfiprintf_r+0x13c>
 8003424:	9a07      	ldr	r2, [sp, #28]
 8003426:	4654      	mov	r4, sl
 8003428:	2000      	movs	r0, #0
 800342a:	f04f 0c0a 	mov.w	ip, #10
 800342e:	4621      	mov	r1, r4
 8003430:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003434:	3b30      	subs	r3, #48	; 0x30
 8003436:	2b09      	cmp	r3, #9
 8003438:	d94e      	bls.n	80034d8 <_vfiprintf_r+0x1c4>
 800343a:	b1b0      	cbz	r0, 800346a <_vfiprintf_r+0x156>
 800343c:	9207      	str	r2, [sp, #28]
 800343e:	e014      	b.n	800346a <_vfiprintf_r+0x156>
 8003440:	eba0 0308 	sub.w	r3, r0, r8
 8003444:	fa09 f303 	lsl.w	r3, r9, r3
 8003448:	4313      	orrs	r3, r2
 800344a:	9304      	str	r3, [sp, #16]
 800344c:	46a2      	mov	sl, r4
 800344e:	e7d2      	b.n	80033f6 <_vfiprintf_r+0xe2>
 8003450:	9b03      	ldr	r3, [sp, #12]
 8003452:	1d19      	adds	r1, r3, #4
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	9103      	str	r1, [sp, #12]
 8003458:	2b00      	cmp	r3, #0
 800345a:	bfbb      	ittet	lt
 800345c:	425b      	neglt	r3, r3
 800345e:	f042 0202 	orrlt.w	r2, r2, #2
 8003462:	9307      	strge	r3, [sp, #28]
 8003464:	9307      	strlt	r3, [sp, #28]
 8003466:	bfb8      	it	lt
 8003468:	9204      	strlt	r2, [sp, #16]
 800346a:	7823      	ldrb	r3, [r4, #0]
 800346c:	2b2e      	cmp	r3, #46	; 0x2e
 800346e:	d10c      	bne.n	800348a <_vfiprintf_r+0x176>
 8003470:	7863      	ldrb	r3, [r4, #1]
 8003472:	2b2a      	cmp	r3, #42	; 0x2a
 8003474:	d135      	bne.n	80034e2 <_vfiprintf_r+0x1ce>
 8003476:	9b03      	ldr	r3, [sp, #12]
 8003478:	1d1a      	adds	r2, r3, #4
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	9203      	str	r2, [sp, #12]
 800347e:	2b00      	cmp	r3, #0
 8003480:	bfb8      	it	lt
 8003482:	f04f 33ff 	movlt.w	r3, #4294967295
 8003486:	3402      	adds	r4, #2
 8003488:	9305      	str	r3, [sp, #20]
 800348a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003570 <_vfiprintf_r+0x25c>
 800348e:	7821      	ldrb	r1, [r4, #0]
 8003490:	2203      	movs	r2, #3
 8003492:	4650      	mov	r0, sl
 8003494:	f7fc fea4 	bl	80001e0 <memchr>
 8003498:	b140      	cbz	r0, 80034ac <_vfiprintf_r+0x198>
 800349a:	2340      	movs	r3, #64	; 0x40
 800349c:	eba0 000a 	sub.w	r0, r0, sl
 80034a0:	fa03 f000 	lsl.w	r0, r3, r0
 80034a4:	9b04      	ldr	r3, [sp, #16]
 80034a6:	4303      	orrs	r3, r0
 80034a8:	3401      	adds	r4, #1
 80034aa:	9304      	str	r3, [sp, #16]
 80034ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80034b0:	482c      	ldr	r0, [pc, #176]	; (8003564 <_vfiprintf_r+0x250>)
 80034b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80034b6:	2206      	movs	r2, #6
 80034b8:	f7fc fe92 	bl	80001e0 <memchr>
 80034bc:	2800      	cmp	r0, #0
 80034be:	d03f      	beq.n	8003540 <_vfiprintf_r+0x22c>
 80034c0:	4b29      	ldr	r3, [pc, #164]	; (8003568 <_vfiprintf_r+0x254>)
 80034c2:	bb1b      	cbnz	r3, 800350c <_vfiprintf_r+0x1f8>
 80034c4:	9b03      	ldr	r3, [sp, #12]
 80034c6:	3307      	adds	r3, #7
 80034c8:	f023 0307 	bic.w	r3, r3, #7
 80034cc:	3308      	adds	r3, #8
 80034ce:	9303      	str	r3, [sp, #12]
 80034d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80034d2:	443b      	add	r3, r7
 80034d4:	9309      	str	r3, [sp, #36]	; 0x24
 80034d6:	e767      	b.n	80033a8 <_vfiprintf_r+0x94>
 80034d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80034dc:	460c      	mov	r4, r1
 80034de:	2001      	movs	r0, #1
 80034e0:	e7a5      	b.n	800342e <_vfiprintf_r+0x11a>
 80034e2:	2300      	movs	r3, #0
 80034e4:	3401      	adds	r4, #1
 80034e6:	9305      	str	r3, [sp, #20]
 80034e8:	4619      	mov	r1, r3
 80034ea:	f04f 0c0a 	mov.w	ip, #10
 80034ee:	4620      	mov	r0, r4
 80034f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80034f4:	3a30      	subs	r2, #48	; 0x30
 80034f6:	2a09      	cmp	r2, #9
 80034f8:	d903      	bls.n	8003502 <_vfiprintf_r+0x1ee>
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d0c5      	beq.n	800348a <_vfiprintf_r+0x176>
 80034fe:	9105      	str	r1, [sp, #20]
 8003500:	e7c3      	b.n	800348a <_vfiprintf_r+0x176>
 8003502:	fb0c 2101 	mla	r1, ip, r1, r2
 8003506:	4604      	mov	r4, r0
 8003508:	2301      	movs	r3, #1
 800350a:	e7f0      	b.n	80034ee <_vfiprintf_r+0x1da>
 800350c:	ab03      	add	r3, sp, #12
 800350e:	9300      	str	r3, [sp, #0]
 8003510:	462a      	mov	r2, r5
 8003512:	4b16      	ldr	r3, [pc, #88]	; (800356c <_vfiprintf_r+0x258>)
 8003514:	a904      	add	r1, sp, #16
 8003516:	4630      	mov	r0, r6
 8003518:	f3af 8000 	nop.w
 800351c:	4607      	mov	r7, r0
 800351e:	1c78      	adds	r0, r7, #1
 8003520:	d1d6      	bne.n	80034d0 <_vfiprintf_r+0x1bc>
 8003522:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003524:	07d9      	lsls	r1, r3, #31
 8003526:	d405      	bmi.n	8003534 <_vfiprintf_r+0x220>
 8003528:	89ab      	ldrh	r3, [r5, #12]
 800352a:	059a      	lsls	r2, r3, #22
 800352c:	d402      	bmi.n	8003534 <_vfiprintf_r+0x220>
 800352e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003530:	f7ff fe31 	bl	8003196 <__retarget_lock_release_recursive>
 8003534:	89ab      	ldrh	r3, [r5, #12]
 8003536:	065b      	lsls	r3, r3, #25
 8003538:	f53f af12 	bmi.w	8003360 <_vfiprintf_r+0x4c>
 800353c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800353e:	e711      	b.n	8003364 <_vfiprintf_r+0x50>
 8003540:	ab03      	add	r3, sp, #12
 8003542:	9300      	str	r3, [sp, #0]
 8003544:	462a      	mov	r2, r5
 8003546:	4b09      	ldr	r3, [pc, #36]	; (800356c <_vfiprintf_r+0x258>)
 8003548:	a904      	add	r1, sp, #16
 800354a:	4630      	mov	r0, r6
 800354c:	f000 f880 	bl	8003650 <_printf_i>
 8003550:	e7e4      	b.n	800351c <_vfiprintf_r+0x208>
 8003552:	bf00      	nop
 8003554:	08003f04 	.word	0x08003f04
 8003558:	08003f24 	.word	0x08003f24
 800355c:	08003ee4 	.word	0x08003ee4
 8003560:	08003f44 	.word	0x08003f44
 8003564:	08003f4e 	.word	0x08003f4e
 8003568:	00000000 	.word	0x00000000
 800356c:	080032ef 	.word	0x080032ef
 8003570:	08003f4a 	.word	0x08003f4a

08003574 <_printf_common>:
 8003574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003578:	4616      	mov	r6, r2
 800357a:	4699      	mov	r9, r3
 800357c:	688a      	ldr	r2, [r1, #8]
 800357e:	690b      	ldr	r3, [r1, #16]
 8003580:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003584:	4293      	cmp	r3, r2
 8003586:	bfb8      	it	lt
 8003588:	4613      	movlt	r3, r2
 800358a:	6033      	str	r3, [r6, #0]
 800358c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003590:	4607      	mov	r7, r0
 8003592:	460c      	mov	r4, r1
 8003594:	b10a      	cbz	r2, 800359a <_printf_common+0x26>
 8003596:	3301      	adds	r3, #1
 8003598:	6033      	str	r3, [r6, #0]
 800359a:	6823      	ldr	r3, [r4, #0]
 800359c:	0699      	lsls	r1, r3, #26
 800359e:	bf42      	ittt	mi
 80035a0:	6833      	ldrmi	r3, [r6, #0]
 80035a2:	3302      	addmi	r3, #2
 80035a4:	6033      	strmi	r3, [r6, #0]
 80035a6:	6825      	ldr	r5, [r4, #0]
 80035a8:	f015 0506 	ands.w	r5, r5, #6
 80035ac:	d106      	bne.n	80035bc <_printf_common+0x48>
 80035ae:	f104 0a19 	add.w	sl, r4, #25
 80035b2:	68e3      	ldr	r3, [r4, #12]
 80035b4:	6832      	ldr	r2, [r6, #0]
 80035b6:	1a9b      	subs	r3, r3, r2
 80035b8:	42ab      	cmp	r3, r5
 80035ba:	dc26      	bgt.n	800360a <_printf_common+0x96>
 80035bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80035c0:	1e13      	subs	r3, r2, #0
 80035c2:	6822      	ldr	r2, [r4, #0]
 80035c4:	bf18      	it	ne
 80035c6:	2301      	movne	r3, #1
 80035c8:	0692      	lsls	r2, r2, #26
 80035ca:	d42b      	bmi.n	8003624 <_printf_common+0xb0>
 80035cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80035d0:	4649      	mov	r1, r9
 80035d2:	4638      	mov	r0, r7
 80035d4:	47c0      	blx	r8
 80035d6:	3001      	adds	r0, #1
 80035d8:	d01e      	beq.n	8003618 <_printf_common+0xa4>
 80035da:	6823      	ldr	r3, [r4, #0]
 80035dc:	68e5      	ldr	r5, [r4, #12]
 80035de:	6832      	ldr	r2, [r6, #0]
 80035e0:	f003 0306 	and.w	r3, r3, #6
 80035e4:	2b04      	cmp	r3, #4
 80035e6:	bf08      	it	eq
 80035e8:	1aad      	subeq	r5, r5, r2
 80035ea:	68a3      	ldr	r3, [r4, #8]
 80035ec:	6922      	ldr	r2, [r4, #16]
 80035ee:	bf0c      	ite	eq
 80035f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80035f4:	2500      	movne	r5, #0
 80035f6:	4293      	cmp	r3, r2
 80035f8:	bfc4      	itt	gt
 80035fa:	1a9b      	subgt	r3, r3, r2
 80035fc:	18ed      	addgt	r5, r5, r3
 80035fe:	2600      	movs	r6, #0
 8003600:	341a      	adds	r4, #26
 8003602:	42b5      	cmp	r5, r6
 8003604:	d11a      	bne.n	800363c <_printf_common+0xc8>
 8003606:	2000      	movs	r0, #0
 8003608:	e008      	b.n	800361c <_printf_common+0xa8>
 800360a:	2301      	movs	r3, #1
 800360c:	4652      	mov	r2, sl
 800360e:	4649      	mov	r1, r9
 8003610:	4638      	mov	r0, r7
 8003612:	47c0      	blx	r8
 8003614:	3001      	adds	r0, #1
 8003616:	d103      	bne.n	8003620 <_printf_common+0xac>
 8003618:	f04f 30ff 	mov.w	r0, #4294967295
 800361c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003620:	3501      	adds	r5, #1
 8003622:	e7c6      	b.n	80035b2 <_printf_common+0x3e>
 8003624:	18e1      	adds	r1, r4, r3
 8003626:	1c5a      	adds	r2, r3, #1
 8003628:	2030      	movs	r0, #48	; 0x30
 800362a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800362e:	4422      	add	r2, r4
 8003630:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003634:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003638:	3302      	adds	r3, #2
 800363a:	e7c7      	b.n	80035cc <_printf_common+0x58>
 800363c:	2301      	movs	r3, #1
 800363e:	4622      	mov	r2, r4
 8003640:	4649      	mov	r1, r9
 8003642:	4638      	mov	r0, r7
 8003644:	47c0      	blx	r8
 8003646:	3001      	adds	r0, #1
 8003648:	d0e6      	beq.n	8003618 <_printf_common+0xa4>
 800364a:	3601      	adds	r6, #1
 800364c:	e7d9      	b.n	8003602 <_printf_common+0x8e>
	...

08003650 <_printf_i>:
 8003650:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003654:	7e0f      	ldrb	r7, [r1, #24]
 8003656:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003658:	2f78      	cmp	r7, #120	; 0x78
 800365a:	4691      	mov	r9, r2
 800365c:	4680      	mov	r8, r0
 800365e:	460c      	mov	r4, r1
 8003660:	469a      	mov	sl, r3
 8003662:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003666:	d807      	bhi.n	8003678 <_printf_i+0x28>
 8003668:	2f62      	cmp	r7, #98	; 0x62
 800366a:	d80a      	bhi.n	8003682 <_printf_i+0x32>
 800366c:	2f00      	cmp	r7, #0
 800366e:	f000 80d8 	beq.w	8003822 <_printf_i+0x1d2>
 8003672:	2f58      	cmp	r7, #88	; 0x58
 8003674:	f000 80a3 	beq.w	80037be <_printf_i+0x16e>
 8003678:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800367c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003680:	e03a      	b.n	80036f8 <_printf_i+0xa8>
 8003682:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003686:	2b15      	cmp	r3, #21
 8003688:	d8f6      	bhi.n	8003678 <_printf_i+0x28>
 800368a:	a101      	add	r1, pc, #4	; (adr r1, 8003690 <_printf_i+0x40>)
 800368c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003690:	080036e9 	.word	0x080036e9
 8003694:	080036fd 	.word	0x080036fd
 8003698:	08003679 	.word	0x08003679
 800369c:	08003679 	.word	0x08003679
 80036a0:	08003679 	.word	0x08003679
 80036a4:	08003679 	.word	0x08003679
 80036a8:	080036fd 	.word	0x080036fd
 80036ac:	08003679 	.word	0x08003679
 80036b0:	08003679 	.word	0x08003679
 80036b4:	08003679 	.word	0x08003679
 80036b8:	08003679 	.word	0x08003679
 80036bc:	08003809 	.word	0x08003809
 80036c0:	0800372d 	.word	0x0800372d
 80036c4:	080037eb 	.word	0x080037eb
 80036c8:	08003679 	.word	0x08003679
 80036cc:	08003679 	.word	0x08003679
 80036d0:	0800382b 	.word	0x0800382b
 80036d4:	08003679 	.word	0x08003679
 80036d8:	0800372d 	.word	0x0800372d
 80036dc:	08003679 	.word	0x08003679
 80036e0:	08003679 	.word	0x08003679
 80036e4:	080037f3 	.word	0x080037f3
 80036e8:	682b      	ldr	r3, [r5, #0]
 80036ea:	1d1a      	adds	r2, r3, #4
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	602a      	str	r2, [r5, #0]
 80036f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80036f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80036f8:	2301      	movs	r3, #1
 80036fa:	e0a3      	b.n	8003844 <_printf_i+0x1f4>
 80036fc:	6820      	ldr	r0, [r4, #0]
 80036fe:	6829      	ldr	r1, [r5, #0]
 8003700:	0606      	lsls	r6, r0, #24
 8003702:	f101 0304 	add.w	r3, r1, #4
 8003706:	d50a      	bpl.n	800371e <_printf_i+0xce>
 8003708:	680e      	ldr	r6, [r1, #0]
 800370a:	602b      	str	r3, [r5, #0]
 800370c:	2e00      	cmp	r6, #0
 800370e:	da03      	bge.n	8003718 <_printf_i+0xc8>
 8003710:	232d      	movs	r3, #45	; 0x2d
 8003712:	4276      	negs	r6, r6
 8003714:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003718:	485e      	ldr	r0, [pc, #376]	; (8003894 <_printf_i+0x244>)
 800371a:	230a      	movs	r3, #10
 800371c:	e019      	b.n	8003752 <_printf_i+0x102>
 800371e:	680e      	ldr	r6, [r1, #0]
 8003720:	602b      	str	r3, [r5, #0]
 8003722:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003726:	bf18      	it	ne
 8003728:	b236      	sxthne	r6, r6
 800372a:	e7ef      	b.n	800370c <_printf_i+0xbc>
 800372c:	682b      	ldr	r3, [r5, #0]
 800372e:	6820      	ldr	r0, [r4, #0]
 8003730:	1d19      	adds	r1, r3, #4
 8003732:	6029      	str	r1, [r5, #0]
 8003734:	0601      	lsls	r1, r0, #24
 8003736:	d501      	bpl.n	800373c <_printf_i+0xec>
 8003738:	681e      	ldr	r6, [r3, #0]
 800373a:	e002      	b.n	8003742 <_printf_i+0xf2>
 800373c:	0646      	lsls	r6, r0, #25
 800373e:	d5fb      	bpl.n	8003738 <_printf_i+0xe8>
 8003740:	881e      	ldrh	r6, [r3, #0]
 8003742:	4854      	ldr	r0, [pc, #336]	; (8003894 <_printf_i+0x244>)
 8003744:	2f6f      	cmp	r7, #111	; 0x6f
 8003746:	bf0c      	ite	eq
 8003748:	2308      	moveq	r3, #8
 800374a:	230a      	movne	r3, #10
 800374c:	2100      	movs	r1, #0
 800374e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003752:	6865      	ldr	r5, [r4, #4]
 8003754:	60a5      	str	r5, [r4, #8]
 8003756:	2d00      	cmp	r5, #0
 8003758:	bfa2      	ittt	ge
 800375a:	6821      	ldrge	r1, [r4, #0]
 800375c:	f021 0104 	bicge.w	r1, r1, #4
 8003760:	6021      	strge	r1, [r4, #0]
 8003762:	b90e      	cbnz	r6, 8003768 <_printf_i+0x118>
 8003764:	2d00      	cmp	r5, #0
 8003766:	d04d      	beq.n	8003804 <_printf_i+0x1b4>
 8003768:	4615      	mov	r5, r2
 800376a:	fbb6 f1f3 	udiv	r1, r6, r3
 800376e:	fb03 6711 	mls	r7, r3, r1, r6
 8003772:	5dc7      	ldrb	r7, [r0, r7]
 8003774:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003778:	4637      	mov	r7, r6
 800377a:	42bb      	cmp	r3, r7
 800377c:	460e      	mov	r6, r1
 800377e:	d9f4      	bls.n	800376a <_printf_i+0x11a>
 8003780:	2b08      	cmp	r3, #8
 8003782:	d10b      	bne.n	800379c <_printf_i+0x14c>
 8003784:	6823      	ldr	r3, [r4, #0]
 8003786:	07de      	lsls	r6, r3, #31
 8003788:	d508      	bpl.n	800379c <_printf_i+0x14c>
 800378a:	6923      	ldr	r3, [r4, #16]
 800378c:	6861      	ldr	r1, [r4, #4]
 800378e:	4299      	cmp	r1, r3
 8003790:	bfde      	ittt	le
 8003792:	2330      	movle	r3, #48	; 0x30
 8003794:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003798:	f105 35ff 	addle.w	r5, r5, #4294967295
 800379c:	1b52      	subs	r2, r2, r5
 800379e:	6122      	str	r2, [r4, #16]
 80037a0:	f8cd a000 	str.w	sl, [sp]
 80037a4:	464b      	mov	r3, r9
 80037a6:	aa03      	add	r2, sp, #12
 80037a8:	4621      	mov	r1, r4
 80037aa:	4640      	mov	r0, r8
 80037ac:	f7ff fee2 	bl	8003574 <_printf_common>
 80037b0:	3001      	adds	r0, #1
 80037b2:	d14c      	bne.n	800384e <_printf_i+0x1fe>
 80037b4:	f04f 30ff 	mov.w	r0, #4294967295
 80037b8:	b004      	add	sp, #16
 80037ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037be:	4835      	ldr	r0, [pc, #212]	; (8003894 <_printf_i+0x244>)
 80037c0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80037c4:	6829      	ldr	r1, [r5, #0]
 80037c6:	6823      	ldr	r3, [r4, #0]
 80037c8:	f851 6b04 	ldr.w	r6, [r1], #4
 80037cc:	6029      	str	r1, [r5, #0]
 80037ce:	061d      	lsls	r5, r3, #24
 80037d0:	d514      	bpl.n	80037fc <_printf_i+0x1ac>
 80037d2:	07df      	lsls	r7, r3, #31
 80037d4:	bf44      	itt	mi
 80037d6:	f043 0320 	orrmi.w	r3, r3, #32
 80037da:	6023      	strmi	r3, [r4, #0]
 80037dc:	b91e      	cbnz	r6, 80037e6 <_printf_i+0x196>
 80037de:	6823      	ldr	r3, [r4, #0]
 80037e0:	f023 0320 	bic.w	r3, r3, #32
 80037e4:	6023      	str	r3, [r4, #0]
 80037e6:	2310      	movs	r3, #16
 80037e8:	e7b0      	b.n	800374c <_printf_i+0xfc>
 80037ea:	6823      	ldr	r3, [r4, #0]
 80037ec:	f043 0320 	orr.w	r3, r3, #32
 80037f0:	6023      	str	r3, [r4, #0]
 80037f2:	2378      	movs	r3, #120	; 0x78
 80037f4:	4828      	ldr	r0, [pc, #160]	; (8003898 <_printf_i+0x248>)
 80037f6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80037fa:	e7e3      	b.n	80037c4 <_printf_i+0x174>
 80037fc:	0659      	lsls	r1, r3, #25
 80037fe:	bf48      	it	mi
 8003800:	b2b6      	uxthmi	r6, r6
 8003802:	e7e6      	b.n	80037d2 <_printf_i+0x182>
 8003804:	4615      	mov	r5, r2
 8003806:	e7bb      	b.n	8003780 <_printf_i+0x130>
 8003808:	682b      	ldr	r3, [r5, #0]
 800380a:	6826      	ldr	r6, [r4, #0]
 800380c:	6961      	ldr	r1, [r4, #20]
 800380e:	1d18      	adds	r0, r3, #4
 8003810:	6028      	str	r0, [r5, #0]
 8003812:	0635      	lsls	r5, r6, #24
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	d501      	bpl.n	800381c <_printf_i+0x1cc>
 8003818:	6019      	str	r1, [r3, #0]
 800381a:	e002      	b.n	8003822 <_printf_i+0x1d2>
 800381c:	0670      	lsls	r0, r6, #25
 800381e:	d5fb      	bpl.n	8003818 <_printf_i+0x1c8>
 8003820:	8019      	strh	r1, [r3, #0]
 8003822:	2300      	movs	r3, #0
 8003824:	6123      	str	r3, [r4, #16]
 8003826:	4615      	mov	r5, r2
 8003828:	e7ba      	b.n	80037a0 <_printf_i+0x150>
 800382a:	682b      	ldr	r3, [r5, #0]
 800382c:	1d1a      	adds	r2, r3, #4
 800382e:	602a      	str	r2, [r5, #0]
 8003830:	681d      	ldr	r5, [r3, #0]
 8003832:	6862      	ldr	r2, [r4, #4]
 8003834:	2100      	movs	r1, #0
 8003836:	4628      	mov	r0, r5
 8003838:	f7fc fcd2 	bl	80001e0 <memchr>
 800383c:	b108      	cbz	r0, 8003842 <_printf_i+0x1f2>
 800383e:	1b40      	subs	r0, r0, r5
 8003840:	6060      	str	r0, [r4, #4]
 8003842:	6863      	ldr	r3, [r4, #4]
 8003844:	6123      	str	r3, [r4, #16]
 8003846:	2300      	movs	r3, #0
 8003848:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800384c:	e7a8      	b.n	80037a0 <_printf_i+0x150>
 800384e:	6923      	ldr	r3, [r4, #16]
 8003850:	462a      	mov	r2, r5
 8003852:	4649      	mov	r1, r9
 8003854:	4640      	mov	r0, r8
 8003856:	47d0      	blx	sl
 8003858:	3001      	adds	r0, #1
 800385a:	d0ab      	beq.n	80037b4 <_printf_i+0x164>
 800385c:	6823      	ldr	r3, [r4, #0]
 800385e:	079b      	lsls	r3, r3, #30
 8003860:	d413      	bmi.n	800388a <_printf_i+0x23a>
 8003862:	68e0      	ldr	r0, [r4, #12]
 8003864:	9b03      	ldr	r3, [sp, #12]
 8003866:	4298      	cmp	r0, r3
 8003868:	bfb8      	it	lt
 800386a:	4618      	movlt	r0, r3
 800386c:	e7a4      	b.n	80037b8 <_printf_i+0x168>
 800386e:	2301      	movs	r3, #1
 8003870:	4632      	mov	r2, r6
 8003872:	4649      	mov	r1, r9
 8003874:	4640      	mov	r0, r8
 8003876:	47d0      	blx	sl
 8003878:	3001      	adds	r0, #1
 800387a:	d09b      	beq.n	80037b4 <_printf_i+0x164>
 800387c:	3501      	adds	r5, #1
 800387e:	68e3      	ldr	r3, [r4, #12]
 8003880:	9903      	ldr	r1, [sp, #12]
 8003882:	1a5b      	subs	r3, r3, r1
 8003884:	42ab      	cmp	r3, r5
 8003886:	dcf2      	bgt.n	800386e <_printf_i+0x21e>
 8003888:	e7eb      	b.n	8003862 <_printf_i+0x212>
 800388a:	2500      	movs	r5, #0
 800388c:	f104 0619 	add.w	r6, r4, #25
 8003890:	e7f5      	b.n	800387e <_printf_i+0x22e>
 8003892:	bf00      	nop
 8003894:	08003f55 	.word	0x08003f55
 8003898:	08003f66 	.word	0x08003f66

0800389c <_sbrk_r>:
 800389c:	b538      	push	{r3, r4, r5, lr}
 800389e:	4d06      	ldr	r5, [pc, #24]	; (80038b8 <_sbrk_r+0x1c>)
 80038a0:	2300      	movs	r3, #0
 80038a2:	4604      	mov	r4, r0
 80038a4:	4608      	mov	r0, r1
 80038a6:	602b      	str	r3, [r5, #0]
 80038a8:	f7ff fa54 	bl	8002d54 <_sbrk>
 80038ac:	1c43      	adds	r3, r0, #1
 80038ae:	d102      	bne.n	80038b6 <_sbrk_r+0x1a>
 80038b0:	682b      	ldr	r3, [r5, #0]
 80038b2:	b103      	cbz	r3, 80038b6 <_sbrk_r+0x1a>
 80038b4:	6023      	str	r3, [r4, #0]
 80038b6:	bd38      	pop	{r3, r4, r5, pc}
 80038b8:	20000194 	.word	0x20000194

080038bc <__sread>:
 80038bc:	b510      	push	{r4, lr}
 80038be:	460c      	mov	r4, r1
 80038c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038c4:	f000 fab2 	bl	8003e2c <_read_r>
 80038c8:	2800      	cmp	r0, #0
 80038ca:	bfab      	itete	ge
 80038cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80038ce:	89a3      	ldrhlt	r3, [r4, #12]
 80038d0:	181b      	addge	r3, r3, r0
 80038d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80038d6:	bfac      	ite	ge
 80038d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80038da:	81a3      	strhlt	r3, [r4, #12]
 80038dc:	bd10      	pop	{r4, pc}

080038de <__swrite>:
 80038de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038e2:	461f      	mov	r7, r3
 80038e4:	898b      	ldrh	r3, [r1, #12]
 80038e6:	05db      	lsls	r3, r3, #23
 80038e8:	4605      	mov	r5, r0
 80038ea:	460c      	mov	r4, r1
 80038ec:	4616      	mov	r6, r2
 80038ee:	d505      	bpl.n	80038fc <__swrite+0x1e>
 80038f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038f4:	2302      	movs	r3, #2
 80038f6:	2200      	movs	r2, #0
 80038f8:	f000 f9c8 	bl	8003c8c <_lseek_r>
 80038fc:	89a3      	ldrh	r3, [r4, #12]
 80038fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003902:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003906:	81a3      	strh	r3, [r4, #12]
 8003908:	4632      	mov	r2, r6
 800390a:	463b      	mov	r3, r7
 800390c:	4628      	mov	r0, r5
 800390e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003912:	f000 b869 	b.w	80039e8 <_write_r>

08003916 <__sseek>:
 8003916:	b510      	push	{r4, lr}
 8003918:	460c      	mov	r4, r1
 800391a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800391e:	f000 f9b5 	bl	8003c8c <_lseek_r>
 8003922:	1c43      	adds	r3, r0, #1
 8003924:	89a3      	ldrh	r3, [r4, #12]
 8003926:	bf15      	itete	ne
 8003928:	6560      	strne	r0, [r4, #84]	; 0x54
 800392a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800392e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003932:	81a3      	strheq	r3, [r4, #12]
 8003934:	bf18      	it	ne
 8003936:	81a3      	strhne	r3, [r4, #12]
 8003938:	bd10      	pop	{r4, pc}

0800393a <__sclose>:
 800393a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800393e:	f000 b8d3 	b.w	8003ae8 <_close_r>
	...

08003944 <__swbuf_r>:
 8003944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003946:	460e      	mov	r6, r1
 8003948:	4614      	mov	r4, r2
 800394a:	4605      	mov	r5, r0
 800394c:	b118      	cbz	r0, 8003956 <__swbuf_r+0x12>
 800394e:	6983      	ldr	r3, [r0, #24]
 8003950:	b90b      	cbnz	r3, 8003956 <__swbuf_r+0x12>
 8003952:	f7ff fb81 	bl	8003058 <__sinit>
 8003956:	4b21      	ldr	r3, [pc, #132]	; (80039dc <__swbuf_r+0x98>)
 8003958:	429c      	cmp	r4, r3
 800395a:	d12b      	bne.n	80039b4 <__swbuf_r+0x70>
 800395c:	686c      	ldr	r4, [r5, #4]
 800395e:	69a3      	ldr	r3, [r4, #24]
 8003960:	60a3      	str	r3, [r4, #8]
 8003962:	89a3      	ldrh	r3, [r4, #12]
 8003964:	071a      	lsls	r2, r3, #28
 8003966:	d52f      	bpl.n	80039c8 <__swbuf_r+0x84>
 8003968:	6923      	ldr	r3, [r4, #16]
 800396a:	b36b      	cbz	r3, 80039c8 <__swbuf_r+0x84>
 800396c:	6923      	ldr	r3, [r4, #16]
 800396e:	6820      	ldr	r0, [r4, #0]
 8003970:	1ac0      	subs	r0, r0, r3
 8003972:	6963      	ldr	r3, [r4, #20]
 8003974:	b2f6      	uxtb	r6, r6
 8003976:	4283      	cmp	r3, r0
 8003978:	4637      	mov	r7, r6
 800397a:	dc04      	bgt.n	8003986 <__swbuf_r+0x42>
 800397c:	4621      	mov	r1, r4
 800397e:	4628      	mov	r0, r5
 8003980:	f000 f948 	bl	8003c14 <_fflush_r>
 8003984:	bb30      	cbnz	r0, 80039d4 <__swbuf_r+0x90>
 8003986:	68a3      	ldr	r3, [r4, #8]
 8003988:	3b01      	subs	r3, #1
 800398a:	60a3      	str	r3, [r4, #8]
 800398c:	6823      	ldr	r3, [r4, #0]
 800398e:	1c5a      	adds	r2, r3, #1
 8003990:	6022      	str	r2, [r4, #0]
 8003992:	701e      	strb	r6, [r3, #0]
 8003994:	6963      	ldr	r3, [r4, #20]
 8003996:	3001      	adds	r0, #1
 8003998:	4283      	cmp	r3, r0
 800399a:	d004      	beq.n	80039a6 <__swbuf_r+0x62>
 800399c:	89a3      	ldrh	r3, [r4, #12]
 800399e:	07db      	lsls	r3, r3, #31
 80039a0:	d506      	bpl.n	80039b0 <__swbuf_r+0x6c>
 80039a2:	2e0a      	cmp	r6, #10
 80039a4:	d104      	bne.n	80039b0 <__swbuf_r+0x6c>
 80039a6:	4621      	mov	r1, r4
 80039a8:	4628      	mov	r0, r5
 80039aa:	f000 f933 	bl	8003c14 <_fflush_r>
 80039ae:	b988      	cbnz	r0, 80039d4 <__swbuf_r+0x90>
 80039b0:	4638      	mov	r0, r7
 80039b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039b4:	4b0a      	ldr	r3, [pc, #40]	; (80039e0 <__swbuf_r+0x9c>)
 80039b6:	429c      	cmp	r4, r3
 80039b8:	d101      	bne.n	80039be <__swbuf_r+0x7a>
 80039ba:	68ac      	ldr	r4, [r5, #8]
 80039bc:	e7cf      	b.n	800395e <__swbuf_r+0x1a>
 80039be:	4b09      	ldr	r3, [pc, #36]	; (80039e4 <__swbuf_r+0xa0>)
 80039c0:	429c      	cmp	r4, r3
 80039c2:	bf08      	it	eq
 80039c4:	68ec      	ldreq	r4, [r5, #12]
 80039c6:	e7ca      	b.n	800395e <__swbuf_r+0x1a>
 80039c8:	4621      	mov	r1, r4
 80039ca:	4628      	mov	r0, r5
 80039cc:	f000 f81e 	bl	8003a0c <__swsetup_r>
 80039d0:	2800      	cmp	r0, #0
 80039d2:	d0cb      	beq.n	800396c <__swbuf_r+0x28>
 80039d4:	f04f 37ff 	mov.w	r7, #4294967295
 80039d8:	e7ea      	b.n	80039b0 <__swbuf_r+0x6c>
 80039da:	bf00      	nop
 80039dc:	08003f04 	.word	0x08003f04
 80039e0:	08003f24 	.word	0x08003f24
 80039e4:	08003ee4 	.word	0x08003ee4

080039e8 <_write_r>:
 80039e8:	b538      	push	{r3, r4, r5, lr}
 80039ea:	4d07      	ldr	r5, [pc, #28]	; (8003a08 <_write_r+0x20>)
 80039ec:	4604      	mov	r4, r0
 80039ee:	4608      	mov	r0, r1
 80039f0:	4611      	mov	r1, r2
 80039f2:	2200      	movs	r2, #0
 80039f4:	602a      	str	r2, [r5, #0]
 80039f6:	461a      	mov	r2, r3
 80039f8:	f7ff f95b 	bl	8002cb2 <_write>
 80039fc:	1c43      	adds	r3, r0, #1
 80039fe:	d102      	bne.n	8003a06 <_write_r+0x1e>
 8003a00:	682b      	ldr	r3, [r5, #0]
 8003a02:	b103      	cbz	r3, 8003a06 <_write_r+0x1e>
 8003a04:	6023      	str	r3, [r4, #0]
 8003a06:	bd38      	pop	{r3, r4, r5, pc}
 8003a08:	20000194 	.word	0x20000194

08003a0c <__swsetup_r>:
 8003a0c:	4b32      	ldr	r3, [pc, #200]	; (8003ad8 <__swsetup_r+0xcc>)
 8003a0e:	b570      	push	{r4, r5, r6, lr}
 8003a10:	681d      	ldr	r5, [r3, #0]
 8003a12:	4606      	mov	r6, r0
 8003a14:	460c      	mov	r4, r1
 8003a16:	b125      	cbz	r5, 8003a22 <__swsetup_r+0x16>
 8003a18:	69ab      	ldr	r3, [r5, #24]
 8003a1a:	b913      	cbnz	r3, 8003a22 <__swsetup_r+0x16>
 8003a1c:	4628      	mov	r0, r5
 8003a1e:	f7ff fb1b 	bl	8003058 <__sinit>
 8003a22:	4b2e      	ldr	r3, [pc, #184]	; (8003adc <__swsetup_r+0xd0>)
 8003a24:	429c      	cmp	r4, r3
 8003a26:	d10f      	bne.n	8003a48 <__swsetup_r+0x3c>
 8003a28:	686c      	ldr	r4, [r5, #4]
 8003a2a:	89a3      	ldrh	r3, [r4, #12]
 8003a2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003a30:	0719      	lsls	r1, r3, #28
 8003a32:	d42c      	bmi.n	8003a8e <__swsetup_r+0x82>
 8003a34:	06dd      	lsls	r5, r3, #27
 8003a36:	d411      	bmi.n	8003a5c <__swsetup_r+0x50>
 8003a38:	2309      	movs	r3, #9
 8003a3a:	6033      	str	r3, [r6, #0]
 8003a3c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003a40:	81a3      	strh	r3, [r4, #12]
 8003a42:	f04f 30ff 	mov.w	r0, #4294967295
 8003a46:	e03e      	b.n	8003ac6 <__swsetup_r+0xba>
 8003a48:	4b25      	ldr	r3, [pc, #148]	; (8003ae0 <__swsetup_r+0xd4>)
 8003a4a:	429c      	cmp	r4, r3
 8003a4c:	d101      	bne.n	8003a52 <__swsetup_r+0x46>
 8003a4e:	68ac      	ldr	r4, [r5, #8]
 8003a50:	e7eb      	b.n	8003a2a <__swsetup_r+0x1e>
 8003a52:	4b24      	ldr	r3, [pc, #144]	; (8003ae4 <__swsetup_r+0xd8>)
 8003a54:	429c      	cmp	r4, r3
 8003a56:	bf08      	it	eq
 8003a58:	68ec      	ldreq	r4, [r5, #12]
 8003a5a:	e7e6      	b.n	8003a2a <__swsetup_r+0x1e>
 8003a5c:	0758      	lsls	r0, r3, #29
 8003a5e:	d512      	bpl.n	8003a86 <__swsetup_r+0x7a>
 8003a60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003a62:	b141      	cbz	r1, 8003a76 <__swsetup_r+0x6a>
 8003a64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003a68:	4299      	cmp	r1, r3
 8003a6a:	d002      	beq.n	8003a72 <__swsetup_r+0x66>
 8003a6c:	4630      	mov	r0, r6
 8003a6e:	f000 f991 	bl	8003d94 <_free_r>
 8003a72:	2300      	movs	r3, #0
 8003a74:	6363      	str	r3, [r4, #52]	; 0x34
 8003a76:	89a3      	ldrh	r3, [r4, #12]
 8003a78:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003a7c:	81a3      	strh	r3, [r4, #12]
 8003a7e:	2300      	movs	r3, #0
 8003a80:	6063      	str	r3, [r4, #4]
 8003a82:	6923      	ldr	r3, [r4, #16]
 8003a84:	6023      	str	r3, [r4, #0]
 8003a86:	89a3      	ldrh	r3, [r4, #12]
 8003a88:	f043 0308 	orr.w	r3, r3, #8
 8003a8c:	81a3      	strh	r3, [r4, #12]
 8003a8e:	6923      	ldr	r3, [r4, #16]
 8003a90:	b94b      	cbnz	r3, 8003aa6 <__swsetup_r+0x9a>
 8003a92:	89a3      	ldrh	r3, [r4, #12]
 8003a94:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003a98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a9c:	d003      	beq.n	8003aa6 <__swsetup_r+0x9a>
 8003a9e:	4621      	mov	r1, r4
 8003aa0:	4630      	mov	r0, r6
 8003aa2:	f000 f92b 	bl	8003cfc <__smakebuf_r>
 8003aa6:	89a0      	ldrh	r0, [r4, #12]
 8003aa8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003aac:	f010 0301 	ands.w	r3, r0, #1
 8003ab0:	d00a      	beq.n	8003ac8 <__swsetup_r+0xbc>
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	60a3      	str	r3, [r4, #8]
 8003ab6:	6963      	ldr	r3, [r4, #20]
 8003ab8:	425b      	negs	r3, r3
 8003aba:	61a3      	str	r3, [r4, #24]
 8003abc:	6923      	ldr	r3, [r4, #16]
 8003abe:	b943      	cbnz	r3, 8003ad2 <__swsetup_r+0xc6>
 8003ac0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003ac4:	d1ba      	bne.n	8003a3c <__swsetup_r+0x30>
 8003ac6:	bd70      	pop	{r4, r5, r6, pc}
 8003ac8:	0781      	lsls	r1, r0, #30
 8003aca:	bf58      	it	pl
 8003acc:	6963      	ldrpl	r3, [r4, #20]
 8003ace:	60a3      	str	r3, [r4, #8]
 8003ad0:	e7f4      	b.n	8003abc <__swsetup_r+0xb0>
 8003ad2:	2000      	movs	r0, #0
 8003ad4:	e7f7      	b.n	8003ac6 <__swsetup_r+0xba>
 8003ad6:	bf00      	nop
 8003ad8:	2000000c 	.word	0x2000000c
 8003adc:	08003f04 	.word	0x08003f04
 8003ae0:	08003f24 	.word	0x08003f24
 8003ae4:	08003ee4 	.word	0x08003ee4

08003ae8 <_close_r>:
 8003ae8:	b538      	push	{r3, r4, r5, lr}
 8003aea:	4d06      	ldr	r5, [pc, #24]	; (8003b04 <_close_r+0x1c>)
 8003aec:	2300      	movs	r3, #0
 8003aee:	4604      	mov	r4, r0
 8003af0:	4608      	mov	r0, r1
 8003af2:	602b      	str	r3, [r5, #0]
 8003af4:	f7ff f8f9 	bl	8002cea <_close>
 8003af8:	1c43      	adds	r3, r0, #1
 8003afa:	d102      	bne.n	8003b02 <_close_r+0x1a>
 8003afc:	682b      	ldr	r3, [r5, #0]
 8003afe:	b103      	cbz	r3, 8003b02 <_close_r+0x1a>
 8003b00:	6023      	str	r3, [r4, #0]
 8003b02:	bd38      	pop	{r3, r4, r5, pc}
 8003b04:	20000194 	.word	0x20000194

08003b08 <__sflush_r>:
 8003b08:	898a      	ldrh	r2, [r1, #12]
 8003b0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b0e:	4605      	mov	r5, r0
 8003b10:	0710      	lsls	r0, r2, #28
 8003b12:	460c      	mov	r4, r1
 8003b14:	d458      	bmi.n	8003bc8 <__sflush_r+0xc0>
 8003b16:	684b      	ldr	r3, [r1, #4]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	dc05      	bgt.n	8003b28 <__sflush_r+0x20>
 8003b1c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	dc02      	bgt.n	8003b28 <__sflush_r+0x20>
 8003b22:	2000      	movs	r0, #0
 8003b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003b2a:	2e00      	cmp	r6, #0
 8003b2c:	d0f9      	beq.n	8003b22 <__sflush_r+0x1a>
 8003b2e:	2300      	movs	r3, #0
 8003b30:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003b34:	682f      	ldr	r7, [r5, #0]
 8003b36:	602b      	str	r3, [r5, #0]
 8003b38:	d032      	beq.n	8003ba0 <__sflush_r+0x98>
 8003b3a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003b3c:	89a3      	ldrh	r3, [r4, #12]
 8003b3e:	075a      	lsls	r2, r3, #29
 8003b40:	d505      	bpl.n	8003b4e <__sflush_r+0x46>
 8003b42:	6863      	ldr	r3, [r4, #4]
 8003b44:	1ac0      	subs	r0, r0, r3
 8003b46:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003b48:	b10b      	cbz	r3, 8003b4e <__sflush_r+0x46>
 8003b4a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003b4c:	1ac0      	subs	r0, r0, r3
 8003b4e:	2300      	movs	r3, #0
 8003b50:	4602      	mov	r2, r0
 8003b52:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003b54:	6a21      	ldr	r1, [r4, #32]
 8003b56:	4628      	mov	r0, r5
 8003b58:	47b0      	blx	r6
 8003b5a:	1c43      	adds	r3, r0, #1
 8003b5c:	89a3      	ldrh	r3, [r4, #12]
 8003b5e:	d106      	bne.n	8003b6e <__sflush_r+0x66>
 8003b60:	6829      	ldr	r1, [r5, #0]
 8003b62:	291d      	cmp	r1, #29
 8003b64:	d82c      	bhi.n	8003bc0 <__sflush_r+0xb8>
 8003b66:	4a2a      	ldr	r2, [pc, #168]	; (8003c10 <__sflush_r+0x108>)
 8003b68:	40ca      	lsrs	r2, r1
 8003b6a:	07d6      	lsls	r6, r2, #31
 8003b6c:	d528      	bpl.n	8003bc0 <__sflush_r+0xb8>
 8003b6e:	2200      	movs	r2, #0
 8003b70:	6062      	str	r2, [r4, #4]
 8003b72:	04d9      	lsls	r1, r3, #19
 8003b74:	6922      	ldr	r2, [r4, #16]
 8003b76:	6022      	str	r2, [r4, #0]
 8003b78:	d504      	bpl.n	8003b84 <__sflush_r+0x7c>
 8003b7a:	1c42      	adds	r2, r0, #1
 8003b7c:	d101      	bne.n	8003b82 <__sflush_r+0x7a>
 8003b7e:	682b      	ldr	r3, [r5, #0]
 8003b80:	b903      	cbnz	r3, 8003b84 <__sflush_r+0x7c>
 8003b82:	6560      	str	r0, [r4, #84]	; 0x54
 8003b84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003b86:	602f      	str	r7, [r5, #0]
 8003b88:	2900      	cmp	r1, #0
 8003b8a:	d0ca      	beq.n	8003b22 <__sflush_r+0x1a>
 8003b8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003b90:	4299      	cmp	r1, r3
 8003b92:	d002      	beq.n	8003b9a <__sflush_r+0x92>
 8003b94:	4628      	mov	r0, r5
 8003b96:	f000 f8fd 	bl	8003d94 <_free_r>
 8003b9a:	2000      	movs	r0, #0
 8003b9c:	6360      	str	r0, [r4, #52]	; 0x34
 8003b9e:	e7c1      	b.n	8003b24 <__sflush_r+0x1c>
 8003ba0:	6a21      	ldr	r1, [r4, #32]
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	4628      	mov	r0, r5
 8003ba6:	47b0      	blx	r6
 8003ba8:	1c41      	adds	r1, r0, #1
 8003baa:	d1c7      	bne.n	8003b3c <__sflush_r+0x34>
 8003bac:	682b      	ldr	r3, [r5, #0]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d0c4      	beq.n	8003b3c <__sflush_r+0x34>
 8003bb2:	2b1d      	cmp	r3, #29
 8003bb4:	d001      	beq.n	8003bba <__sflush_r+0xb2>
 8003bb6:	2b16      	cmp	r3, #22
 8003bb8:	d101      	bne.n	8003bbe <__sflush_r+0xb6>
 8003bba:	602f      	str	r7, [r5, #0]
 8003bbc:	e7b1      	b.n	8003b22 <__sflush_r+0x1a>
 8003bbe:	89a3      	ldrh	r3, [r4, #12]
 8003bc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bc4:	81a3      	strh	r3, [r4, #12]
 8003bc6:	e7ad      	b.n	8003b24 <__sflush_r+0x1c>
 8003bc8:	690f      	ldr	r7, [r1, #16]
 8003bca:	2f00      	cmp	r7, #0
 8003bcc:	d0a9      	beq.n	8003b22 <__sflush_r+0x1a>
 8003bce:	0793      	lsls	r3, r2, #30
 8003bd0:	680e      	ldr	r6, [r1, #0]
 8003bd2:	bf08      	it	eq
 8003bd4:	694b      	ldreq	r3, [r1, #20]
 8003bd6:	600f      	str	r7, [r1, #0]
 8003bd8:	bf18      	it	ne
 8003bda:	2300      	movne	r3, #0
 8003bdc:	eba6 0807 	sub.w	r8, r6, r7
 8003be0:	608b      	str	r3, [r1, #8]
 8003be2:	f1b8 0f00 	cmp.w	r8, #0
 8003be6:	dd9c      	ble.n	8003b22 <__sflush_r+0x1a>
 8003be8:	6a21      	ldr	r1, [r4, #32]
 8003bea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003bec:	4643      	mov	r3, r8
 8003bee:	463a      	mov	r2, r7
 8003bf0:	4628      	mov	r0, r5
 8003bf2:	47b0      	blx	r6
 8003bf4:	2800      	cmp	r0, #0
 8003bf6:	dc06      	bgt.n	8003c06 <__sflush_r+0xfe>
 8003bf8:	89a3      	ldrh	r3, [r4, #12]
 8003bfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bfe:	81a3      	strh	r3, [r4, #12]
 8003c00:	f04f 30ff 	mov.w	r0, #4294967295
 8003c04:	e78e      	b.n	8003b24 <__sflush_r+0x1c>
 8003c06:	4407      	add	r7, r0
 8003c08:	eba8 0800 	sub.w	r8, r8, r0
 8003c0c:	e7e9      	b.n	8003be2 <__sflush_r+0xda>
 8003c0e:	bf00      	nop
 8003c10:	20400001 	.word	0x20400001

08003c14 <_fflush_r>:
 8003c14:	b538      	push	{r3, r4, r5, lr}
 8003c16:	690b      	ldr	r3, [r1, #16]
 8003c18:	4605      	mov	r5, r0
 8003c1a:	460c      	mov	r4, r1
 8003c1c:	b913      	cbnz	r3, 8003c24 <_fflush_r+0x10>
 8003c1e:	2500      	movs	r5, #0
 8003c20:	4628      	mov	r0, r5
 8003c22:	bd38      	pop	{r3, r4, r5, pc}
 8003c24:	b118      	cbz	r0, 8003c2e <_fflush_r+0x1a>
 8003c26:	6983      	ldr	r3, [r0, #24]
 8003c28:	b90b      	cbnz	r3, 8003c2e <_fflush_r+0x1a>
 8003c2a:	f7ff fa15 	bl	8003058 <__sinit>
 8003c2e:	4b14      	ldr	r3, [pc, #80]	; (8003c80 <_fflush_r+0x6c>)
 8003c30:	429c      	cmp	r4, r3
 8003c32:	d11b      	bne.n	8003c6c <_fflush_r+0x58>
 8003c34:	686c      	ldr	r4, [r5, #4]
 8003c36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d0ef      	beq.n	8003c1e <_fflush_r+0xa>
 8003c3e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003c40:	07d0      	lsls	r0, r2, #31
 8003c42:	d404      	bmi.n	8003c4e <_fflush_r+0x3a>
 8003c44:	0599      	lsls	r1, r3, #22
 8003c46:	d402      	bmi.n	8003c4e <_fflush_r+0x3a>
 8003c48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003c4a:	f7ff faa3 	bl	8003194 <__retarget_lock_acquire_recursive>
 8003c4e:	4628      	mov	r0, r5
 8003c50:	4621      	mov	r1, r4
 8003c52:	f7ff ff59 	bl	8003b08 <__sflush_r>
 8003c56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003c58:	07da      	lsls	r2, r3, #31
 8003c5a:	4605      	mov	r5, r0
 8003c5c:	d4e0      	bmi.n	8003c20 <_fflush_r+0xc>
 8003c5e:	89a3      	ldrh	r3, [r4, #12]
 8003c60:	059b      	lsls	r3, r3, #22
 8003c62:	d4dd      	bmi.n	8003c20 <_fflush_r+0xc>
 8003c64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003c66:	f7ff fa96 	bl	8003196 <__retarget_lock_release_recursive>
 8003c6a:	e7d9      	b.n	8003c20 <_fflush_r+0xc>
 8003c6c:	4b05      	ldr	r3, [pc, #20]	; (8003c84 <_fflush_r+0x70>)
 8003c6e:	429c      	cmp	r4, r3
 8003c70:	d101      	bne.n	8003c76 <_fflush_r+0x62>
 8003c72:	68ac      	ldr	r4, [r5, #8]
 8003c74:	e7df      	b.n	8003c36 <_fflush_r+0x22>
 8003c76:	4b04      	ldr	r3, [pc, #16]	; (8003c88 <_fflush_r+0x74>)
 8003c78:	429c      	cmp	r4, r3
 8003c7a:	bf08      	it	eq
 8003c7c:	68ec      	ldreq	r4, [r5, #12]
 8003c7e:	e7da      	b.n	8003c36 <_fflush_r+0x22>
 8003c80:	08003f04 	.word	0x08003f04
 8003c84:	08003f24 	.word	0x08003f24
 8003c88:	08003ee4 	.word	0x08003ee4

08003c8c <_lseek_r>:
 8003c8c:	b538      	push	{r3, r4, r5, lr}
 8003c8e:	4d07      	ldr	r5, [pc, #28]	; (8003cac <_lseek_r+0x20>)
 8003c90:	4604      	mov	r4, r0
 8003c92:	4608      	mov	r0, r1
 8003c94:	4611      	mov	r1, r2
 8003c96:	2200      	movs	r2, #0
 8003c98:	602a      	str	r2, [r5, #0]
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	f7ff f84c 	bl	8002d38 <_lseek>
 8003ca0:	1c43      	adds	r3, r0, #1
 8003ca2:	d102      	bne.n	8003caa <_lseek_r+0x1e>
 8003ca4:	682b      	ldr	r3, [r5, #0]
 8003ca6:	b103      	cbz	r3, 8003caa <_lseek_r+0x1e>
 8003ca8:	6023      	str	r3, [r4, #0]
 8003caa:	bd38      	pop	{r3, r4, r5, pc}
 8003cac:	20000194 	.word	0x20000194

08003cb0 <__swhatbuf_r>:
 8003cb0:	b570      	push	{r4, r5, r6, lr}
 8003cb2:	460e      	mov	r6, r1
 8003cb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cb8:	2900      	cmp	r1, #0
 8003cba:	b096      	sub	sp, #88	; 0x58
 8003cbc:	4614      	mov	r4, r2
 8003cbe:	461d      	mov	r5, r3
 8003cc0:	da08      	bge.n	8003cd4 <__swhatbuf_r+0x24>
 8003cc2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	602a      	str	r2, [r5, #0]
 8003cca:	061a      	lsls	r2, r3, #24
 8003ccc:	d410      	bmi.n	8003cf0 <__swhatbuf_r+0x40>
 8003cce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003cd2:	e00e      	b.n	8003cf2 <__swhatbuf_r+0x42>
 8003cd4:	466a      	mov	r2, sp
 8003cd6:	f000 f8bb 	bl	8003e50 <_fstat_r>
 8003cda:	2800      	cmp	r0, #0
 8003cdc:	dbf1      	blt.n	8003cc2 <__swhatbuf_r+0x12>
 8003cde:	9a01      	ldr	r2, [sp, #4]
 8003ce0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003ce4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003ce8:	425a      	negs	r2, r3
 8003cea:	415a      	adcs	r2, r3
 8003cec:	602a      	str	r2, [r5, #0]
 8003cee:	e7ee      	b.n	8003cce <__swhatbuf_r+0x1e>
 8003cf0:	2340      	movs	r3, #64	; 0x40
 8003cf2:	2000      	movs	r0, #0
 8003cf4:	6023      	str	r3, [r4, #0]
 8003cf6:	b016      	add	sp, #88	; 0x58
 8003cf8:	bd70      	pop	{r4, r5, r6, pc}
	...

08003cfc <__smakebuf_r>:
 8003cfc:	898b      	ldrh	r3, [r1, #12]
 8003cfe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003d00:	079d      	lsls	r5, r3, #30
 8003d02:	4606      	mov	r6, r0
 8003d04:	460c      	mov	r4, r1
 8003d06:	d507      	bpl.n	8003d18 <__smakebuf_r+0x1c>
 8003d08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003d0c:	6023      	str	r3, [r4, #0]
 8003d0e:	6123      	str	r3, [r4, #16]
 8003d10:	2301      	movs	r3, #1
 8003d12:	6163      	str	r3, [r4, #20]
 8003d14:	b002      	add	sp, #8
 8003d16:	bd70      	pop	{r4, r5, r6, pc}
 8003d18:	ab01      	add	r3, sp, #4
 8003d1a:	466a      	mov	r2, sp
 8003d1c:	f7ff ffc8 	bl	8003cb0 <__swhatbuf_r>
 8003d20:	9900      	ldr	r1, [sp, #0]
 8003d22:	4605      	mov	r5, r0
 8003d24:	4630      	mov	r0, r6
 8003d26:	f7ff fa57 	bl	80031d8 <_malloc_r>
 8003d2a:	b948      	cbnz	r0, 8003d40 <__smakebuf_r+0x44>
 8003d2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d30:	059a      	lsls	r2, r3, #22
 8003d32:	d4ef      	bmi.n	8003d14 <__smakebuf_r+0x18>
 8003d34:	f023 0303 	bic.w	r3, r3, #3
 8003d38:	f043 0302 	orr.w	r3, r3, #2
 8003d3c:	81a3      	strh	r3, [r4, #12]
 8003d3e:	e7e3      	b.n	8003d08 <__smakebuf_r+0xc>
 8003d40:	4b0d      	ldr	r3, [pc, #52]	; (8003d78 <__smakebuf_r+0x7c>)
 8003d42:	62b3      	str	r3, [r6, #40]	; 0x28
 8003d44:	89a3      	ldrh	r3, [r4, #12]
 8003d46:	6020      	str	r0, [r4, #0]
 8003d48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d4c:	81a3      	strh	r3, [r4, #12]
 8003d4e:	9b00      	ldr	r3, [sp, #0]
 8003d50:	6163      	str	r3, [r4, #20]
 8003d52:	9b01      	ldr	r3, [sp, #4]
 8003d54:	6120      	str	r0, [r4, #16]
 8003d56:	b15b      	cbz	r3, 8003d70 <__smakebuf_r+0x74>
 8003d58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003d5c:	4630      	mov	r0, r6
 8003d5e:	f000 f889 	bl	8003e74 <_isatty_r>
 8003d62:	b128      	cbz	r0, 8003d70 <__smakebuf_r+0x74>
 8003d64:	89a3      	ldrh	r3, [r4, #12]
 8003d66:	f023 0303 	bic.w	r3, r3, #3
 8003d6a:	f043 0301 	orr.w	r3, r3, #1
 8003d6e:	81a3      	strh	r3, [r4, #12]
 8003d70:	89a0      	ldrh	r0, [r4, #12]
 8003d72:	4305      	orrs	r5, r0
 8003d74:	81a5      	strh	r5, [r4, #12]
 8003d76:	e7cd      	b.n	8003d14 <__smakebuf_r+0x18>
 8003d78:	08002ff1 	.word	0x08002ff1

08003d7c <__malloc_lock>:
 8003d7c:	4801      	ldr	r0, [pc, #4]	; (8003d84 <__malloc_lock+0x8>)
 8003d7e:	f7ff ba09 	b.w	8003194 <__retarget_lock_acquire_recursive>
 8003d82:	bf00      	nop
 8003d84:	20000188 	.word	0x20000188

08003d88 <__malloc_unlock>:
 8003d88:	4801      	ldr	r0, [pc, #4]	; (8003d90 <__malloc_unlock+0x8>)
 8003d8a:	f7ff ba04 	b.w	8003196 <__retarget_lock_release_recursive>
 8003d8e:	bf00      	nop
 8003d90:	20000188 	.word	0x20000188

08003d94 <_free_r>:
 8003d94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003d96:	2900      	cmp	r1, #0
 8003d98:	d044      	beq.n	8003e24 <_free_r+0x90>
 8003d9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d9e:	9001      	str	r0, [sp, #4]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	f1a1 0404 	sub.w	r4, r1, #4
 8003da6:	bfb8      	it	lt
 8003da8:	18e4      	addlt	r4, r4, r3
 8003daa:	f7ff ffe7 	bl	8003d7c <__malloc_lock>
 8003dae:	4a1e      	ldr	r2, [pc, #120]	; (8003e28 <_free_r+0x94>)
 8003db0:	9801      	ldr	r0, [sp, #4]
 8003db2:	6813      	ldr	r3, [r2, #0]
 8003db4:	b933      	cbnz	r3, 8003dc4 <_free_r+0x30>
 8003db6:	6063      	str	r3, [r4, #4]
 8003db8:	6014      	str	r4, [r2, #0]
 8003dba:	b003      	add	sp, #12
 8003dbc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003dc0:	f7ff bfe2 	b.w	8003d88 <__malloc_unlock>
 8003dc4:	42a3      	cmp	r3, r4
 8003dc6:	d908      	bls.n	8003dda <_free_r+0x46>
 8003dc8:	6825      	ldr	r5, [r4, #0]
 8003dca:	1961      	adds	r1, r4, r5
 8003dcc:	428b      	cmp	r3, r1
 8003dce:	bf01      	itttt	eq
 8003dd0:	6819      	ldreq	r1, [r3, #0]
 8003dd2:	685b      	ldreq	r3, [r3, #4]
 8003dd4:	1949      	addeq	r1, r1, r5
 8003dd6:	6021      	streq	r1, [r4, #0]
 8003dd8:	e7ed      	b.n	8003db6 <_free_r+0x22>
 8003dda:	461a      	mov	r2, r3
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	b10b      	cbz	r3, 8003de4 <_free_r+0x50>
 8003de0:	42a3      	cmp	r3, r4
 8003de2:	d9fa      	bls.n	8003dda <_free_r+0x46>
 8003de4:	6811      	ldr	r1, [r2, #0]
 8003de6:	1855      	adds	r5, r2, r1
 8003de8:	42a5      	cmp	r5, r4
 8003dea:	d10b      	bne.n	8003e04 <_free_r+0x70>
 8003dec:	6824      	ldr	r4, [r4, #0]
 8003dee:	4421      	add	r1, r4
 8003df0:	1854      	adds	r4, r2, r1
 8003df2:	42a3      	cmp	r3, r4
 8003df4:	6011      	str	r1, [r2, #0]
 8003df6:	d1e0      	bne.n	8003dba <_free_r+0x26>
 8003df8:	681c      	ldr	r4, [r3, #0]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	6053      	str	r3, [r2, #4]
 8003dfe:	4421      	add	r1, r4
 8003e00:	6011      	str	r1, [r2, #0]
 8003e02:	e7da      	b.n	8003dba <_free_r+0x26>
 8003e04:	d902      	bls.n	8003e0c <_free_r+0x78>
 8003e06:	230c      	movs	r3, #12
 8003e08:	6003      	str	r3, [r0, #0]
 8003e0a:	e7d6      	b.n	8003dba <_free_r+0x26>
 8003e0c:	6825      	ldr	r5, [r4, #0]
 8003e0e:	1961      	adds	r1, r4, r5
 8003e10:	428b      	cmp	r3, r1
 8003e12:	bf04      	itt	eq
 8003e14:	6819      	ldreq	r1, [r3, #0]
 8003e16:	685b      	ldreq	r3, [r3, #4]
 8003e18:	6063      	str	r3, [r4, #4]
 8003e1a:	bf04      	itt	eq
 8003e1c:	1949      	addeq	r1, r1, r5
 8003e1e:	6021      	streq	r1, [r4, #0]
 8003e20:	6054      	str	r4, [r2, #4]
 8003e22:	e7ca      	b.n	8003dba <_free_r+0x26>
 8003e24:	b003      	add	sp, #12
 8003e26:	bd30      	pop	{r4, r5, pc}
 8003e28:	2000018c 	.word	0x2000018c

08003e2c <_read_r>:
 8003e2c:	b538      	push	{r3, r4, r5, lr}
 8003e2e:	4d07      	ldr	r5, [pc, #28]	; (8003e4c <_read_r+0x20>)
 8003e30:	4604      	mov	r4, r0
 8003e32:	4608      	mov	r0, r1
 8003e34:	4611      	mov	r1, r2
 8003e36:	2200      	movs	r2, #0
 8003e38:	602a      	str	r2, [r5, #0]
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	f7fe ff1c 	bl	8002c78 <_read>
 8003e40:	1c43      	adds	r3, r0, #1
 8003e42:	d102      	bne.n	8003e4a <_read_r+0x1e>
 8003e44:	682b      	ldr	r3, [r5, #0]
 8003e46:	b103      	cbz	r3, 8003e4a <_read_r+0x1e>
 8003e48:	6023      	str	r3, [r4, #0]
 8003e4a:	bd38      	pop	{r3, r4, r5, pc}
 8003e4c:	20000194 	.word	0x20000194

08003e50 <_fstat_r>:
 8003e50:	b538      	push	{r3, r4, r5, lr}
 8003e52:	4d07      	ldr	r5, [pc, #28]	; (8003e70 <_fstat_r+0x20>)
 8003e54:	2300      	movs	r3, #0
 8003e56:	4604      	mov	r4, r0
 8003e58:	4608      	mov	r0, r1
 8003e5a:	4611      	mov	r1, r2
 8003e5c:	602b      	str	r3, [r5, #0]
 8003e5e:	f7fe ff50 	bl	8002d02 <_fstat>
 8003e62:	1c43      	adds	r3, r0, #1
 8003e64:	d102      	bne.n	8003e6c <_fstat_r+0x1c>
 8003e66:	682b      	ldr	r3, [r5, #0]
 8003e68:	b103      	cbz	r3, 8003e6c <_fstat_r+0x1c>
 8003e6a:	6023      	str	r3, [r4, #0]
 8003e6c:	bd38      	pop	{r3, r4, r5, pc}
 8003e6e:	bf00      	nop
 8003e70:	20000194 	.word	0x20000194

08003e74 <_isatty_r>:
 8003e74:	b538      	push	{r3, r4, r5, lr}
 8003e76:	4d06      	ldr	r5, [pc, #24]	; (8003e90 <_isatty_r+0x1c>)
 8003e78:	2300      	movs	r3, #0
 8003e7a:	4604      	mov	r4, r0
 8003e7c:	4608      	mov	r0, r1
 8003e7e:	602b      	str	r3, [r5, #0]
 8003e80:	f7fe ff4f 	bl	8002d22 <_isatty>
 8003e84:	1c43      	adds	r3, r0, #1
 8003e86:	d102      	bne.n	8003e8e <_isatty_r+0x1a>
 8003e88:	682b      	ldr	r3, [r5, #0]
 8003e8a:	b103      	cbz	r3, 8003e8e <_isatty_r+0x1a>
 8003e8c:	6023      	str	r3, [r4, #0]
 8003e8e:	bd38      	pop	{r3, r4, r5, pc}
 8003e90:	20000194 	.word	0x20000194

08003e94 <_init>:
 8003e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e96:	bf00      	nop
 8003e98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e9a:	bc08      	pop	{r3}
 8003e9c:	469e      	mov	lr, r3
 8003e9e:	4770      	bx	lr

08003ea0 <_fini>:
 8003ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ea2:	bf00      	nop
 8003ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ea6:	bc08      	pop	{r3}
 8003ea8:	469e      	mov	lr, r3
 8003eaa:	4770      	bx	lr
