sv work "glbl.v"
sv xil_defaultlib "AESL_automem_input_r.v"
sv xil_defaultlib "AESL_automem_output_r.v"
sv xil_defaultlib "AESL_deadlock_detection_unit.v"
sv xil_defaultlib "AESL_deadlock_detector.v"
sv xil_defaultlib "AESL_deadlock_report_unit.v"
sv xil_defaultlib "dct.autotb.v"
sv xil_defaultlib "dct.v"
sv xil_defaultlib "dct_col_inbuf_RAM_AUTO_1R1W.v"
sv xil_defaultlib "dct_col_inbuf_RAM_AUTO_1R1W_memcore.v"
sv xil_defaultlib "dct_flow_control_loop_delay_pipe.v"
sv xil_defaultlib "dct_flow_control_loop_pipe.v"
sv xil_defaultlib "dct_Loop_Col_DCT_Loop_proc.v"
sv xil_defaultlib "dct_Loop_Row_DCT_Loop_proc.v"
sv xil_defaultlib "dct_Loop_Row_DCT_Loop_proc_dct_1d_short_short_dct_coeff_table_1_ROM_AUTO_1R.v"
sv xil_defaultlib "dct_Loop_Row_DCT_Loop_proc_dct_1d_short_short_dct_coeff_table_2_ROM_AUTO_1R.v"
sv xil_defaultlib "dct_Loop_Row_DCT_Loop_proc_dct_1d_short_short_dct_coeff_table_3_ROM_AUTO_1R.v"
sv xil_defaultlib "dct_Loop_Row_DCT_Loop_proc_dct_1d_short_short_dct_coeff_table_4_ROM_AUTO_1R.v"
sv xil_defaultlib "dct_Loop_Row_DCT_Loop_proc_dct_1d_short_short_dct_coeff_table_5_ROM_AUTO_1R.v"
sv xil_defaultlib "dct_Loop_Row_DCT_Loop_proc_dct_1d_short_short_dct_coeff_table_6_ROM_AUTO_1R.v"
sv xil_defaultlib "dct_Loop_Row_DCT_Loop_proc_dct_1d_short_short_dct_coeff_table_7_ROM_AUTO_1R.v"
sv xil_defaultlib "dct_Loop_Row_DCT_Loop_proc_dct_1d_short_short_dct_coeff_table_ROM_AUTO_1R.v"
sv xil_defaultlib "dct_Loop_Xpose_Col_Outer_Loop_proc.v"
sv xil_defaultlib "dct_Loop_Xpose_Row_Outer_Loop_proc.v"
sv xil_defaultlib "dct_mac_muladd_16s_15s_13ns_29_4_1.v"
sv xil_defaultlib "dct_mac_muladd_16s_15s_29ns_29_4_1.v"
sv xil_defaultlib "dct_mac_muladd_16s_15s_29s_29_4_1.v"
sv xil_defaultlib "dct_mul_mul_16s_14ns_29_4_1.v"
sv xil_defaultlib "dct_mul_mul_16s_15s_29_4_1.v"
sv xil_defaultlib "dct_read_data.v"
sv xil_defaultlib "dct_row_outbuf_RAM_AUTO_1R1W.v"
sv xil_defaultlib "dct_row_outbuf_RAM_AUTO_1R1W_memcore.v"
sv xil_defaultlib "dct_write_data.v"
sv xil_defaultlib "dataflow_monitor.sv"

