{
    "args": [
        "-o",
        "interconnect",
        "--base_path",
        "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip",
        "--vlnv",
        {
            "vendor": "efinixinc.com",
            "library": "axi_infra",
            "name": "efx_axi_interconnect",
            "version": "5.0"
        }
    ],
    "conf": {
        "ARB_MODE": "\"PRIORITY\"",
        "S_PORTS": "2",
        "TABLE0_AXI_S0__MIN": "32'd0",
        "TABLE0_AXI_S1__MIN": "32'd131072",
        "TABLE0_AXI_S2__MIN": "32'd285212672",
        "TABLE0_AXI_S3__MIN": "32'd286261248",
        "TABLE0_AXI_S4__MIN": "32'd536870912",
        "TABLE0_AXI_S5__MIN": "32'd805306368",
        "TABLE0_AXI_S6__MIN": "32'd1073741824",
        "TABLE0_AXI_S7__MIN": "32'd1090519040",
        "TABLE0_AXI_S0__MAX": "32'd32",
        "TABLE0_AXI_S1__MAX": "32'd32",
        "TABLE0_AXI_S2__MAX": "32'd12",
        "TABLE0_AXI_S3__MAX": "32'd20",
        "TABLE0_AXI_S4__MAX": "32'd28",
        "TABLE0_AXI_S5__MAX": "32'd28",
        "TABLE0_AXI_S6__MAX": "32'd24",
        "TABLE0_AXI_S7__MAX": "32'd20",
        "DATA_WIDTH": "128",
        "ADDR_WIDTH": "32",
        "M_PORTS": "1",
        "ID_WIDTH": "8",
        "USER_WIDTH": "3",
        "PROTOCOL": "\"AXI4\""
    },
    "output": {
        "external_script_generator": [],
        "external_source_source": [
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\interconnect_define.vh",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\interconnect.v",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\interconnect_tmpl.v",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\interconnect_tmpl.vhd"
        ],
        "external_example_example": [
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Ti60F225_devkit\\axi_interconnect_ed.xml",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Ti60F225_devkit\\constraints.sdc",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Ti60F225_devkit\\axi_interconnect_ed.peri.xml",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Ti60F225_devkit\\efx_crc32.v",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Ti60F225_devkit\\efx_custom_master_model.v",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Ti60F225_devkit\\efx_custom_slave_model.v",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Ti60F225_devkit\\top.v",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Ti60F225_devkit\\efx_fifo_top.v",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Ti60F225_devkit\\axi_interconnect.vh",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Ti60F225_devkit\\interconnect.v",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Ti60F225_devkit\\interconnect_define.vh"
        ],
        "external_testbench_modelsim": [
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Testbench\\modelsim\\interconnect.v"
        ],
        "external_testbench_testbench": [
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Testbench\\modelsim.do",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Testbench\\modelsim.sh",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Testbench\\xrun.sh",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Testbench\\axi_interconnect.vh",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Testbench\\tb.v",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Testbench\\top.v",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Testbench\\efx_custom_slave_model.v",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Testbench\\efx_crc32.v",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Testbench\\efx_custom_master_model.v",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Testbench\\efx_fifo_top.ncsim.v",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Testbench\\efx_fifo_top.vcs.v",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Testbench\\flist_ncsim",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Testbench\\flist_modelsim",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Testbench\\efx_fifo_top.modelsim.v",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Testbench\\interconnect.v",
            "F:\\FPGA_PRJ\\YLS\\inf_riscv_interconnect\\efinity_project\\ip\\interconnect\\Testbench\\interconnect_define.vh"
        ]
    },
    "sw_version": "2023.1.150",
    "generated_date": "2023-11-07T11:38:15.099558"
}