#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Tue Sep  8 22:40:42 2015
# Process ID: 13426
# Log file: /home/student/Embedded/Test/test/planAhead_run_1/planAhead.log
# Journal file: /home/student/Embedded/Test/test/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/student/Embedded/Test/test/pa.fromNetlist.tcl
# create_project -name test -dir "/home/student/Embedded/Test/test/planAhead_run_1" -part xc3s100evq100-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/student/Embedded/Test/test/main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/student/Embedded/Test/test} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "implementation.ucf" [current_fileset -constrset]
Adding file '/home/student/Embedded/Test/test/implementation.ucf' to fileset 'constrs_1'
# add_files [list {implementation.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100evq100-5
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 103584 kilobytes

Parsing EDIF File [./planAhead_run_1/test.data/cache/main_ngc_a0c719ba.edif]
Finished Parsing EDIF File [./planAhead_run_1/test.data/cache/main_ngc_a0c719ba.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/vq100/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/vq100/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [/home/student/Embedded/Test/test/implementation.ucf]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site J14 [/home/student/Embedded/Test/test/implementation.ucf:1]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site J1s5 [/home/student/Embedded/Test/test/implementation.ucf:2]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site K15 [/home/student/Embedded/Test/test/implementation.ucf:3]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site K14 [/home/student/Embedded/Test/test/implementation.ucf:4]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site E17 [/home/student/Embedded/Test/test/implementation.ucf:5]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site F4 [/home/student/Embedded/Test/test/implementation.ucf:7]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site R4 [/home/student/Embedded/Test/test/implementation.ucf:8]
Finished Parsing UCF File [/home/student/Embedded/Test/test/implementation.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 170e3316
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2745.164 ; gain = 101.551
startgroup
set_property package_pin P15 [get_ports {Led[5]}]
endgroup
set_property package_pin "" [get_ports [list  {Led[7]}]]
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See /home/student/Embedded/Test/test/planAhead_pid13426.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Sep  8 22:42:45 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
