// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module nms_insertion_sort (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bboxes_address0,
        bboxes_ce0,
        bboxes_we0,
        bboxes_d0,
        bboxes_q0,
        bboxes_address1,
        bboxes_ce1,
        bboxes_we1,
        bboxes_d1,
        bboxes_q1,
        class_preds_address0,
        class_preds_ce0,
        class_preds_we0,
        class_preds_d0,
        class_preds_q0
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] bboxes_address0;
output   bboxes_ce0;
output   bboxes_we0;
output  [30:0] bboxes_d0;
input  [30:0] bboxes_q0;
output  [5:0] bboxes_address1;
output   bboxes_ce1;
output   bboxes_we1;
output  [30:0] bboxes_d1;
input  [30:0] bboxes_q1;
output  [3:0] class_preds_address0;
output   class_preds_ce0;
output   class_preds_we0;
output  [4:0] class_preds_d0;
input  [4:0] class_preds_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] bboxes_address0;
reg bboxes_ce0;
reg bboxes_we0;
reg[30:0] bboxes_d0;
reg[5:0] bboxes_address1;
reg bboxes_ce1;
reg bboxes_we1;
reg[30:0] bboxes_d1;
reg[3:0] class_preds_address0;
reg class_preds_ce0;
reg class_preds_we0;
reg[4:0] class_preds_d0;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] add_ln53_1_fu_223_p2;
reg   [3:0] add_ln53_1_reg_412;
wire    ap_CS_fsm_state2;
reg   [3:0] i_load_1_reg_417;
wire   [0:0] icmp_ln53_fu_217_p2;
wire   [2:0] trunc_ln53_fu_229_p1;
reg   [2:0] trunc_ln53_reg_422;
wire   [5:0] add_ln55_fu_245_p2;
reg   [5:0] add_ln55_reg_427;
reg   [30:0] bbox_V_reg_440;
wire    ap_CS_fsm_state3;
reg   [30:0] bbox_V_1_reg_456;
wire    ap_CS_fsm_state4;
reg   [30:0] bbox_V_2_reg_462;
reg   [30:0] bbox_V_3_reg_483;
wire    ap_CS_fsm_state5;
reg   [30:0] bbox_V_4_reg_489;
reg   [4:0] class_pred_reg_495;
wire   [0:0] grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_return;
reg   [0:0] targetBlock_reg_501;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln66_reload_cast_fu_319_p1;
reg   [63:0] zext_ln66_reload_cast_reg_505;
wire    ap_CS_fsm_state8;
wire   [63:0] zext_ln67_reload_cast_fu_326_p1;
reg   [63:0] zext_ln67_reload_cast_reg_510;
wire   [63:0] zext_ln68_reload_cast_fu_333_p1;
reg   [63:0] zext_ln68_reload_cast_reg_515;
wire   [63:0] zext_ln69_reload_cast_fu_340_p1;
reg   [63:0] zext_ln69_reload_cast_reg_520;
wire    grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_start;
wire    grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_done;
wire    grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_idle;
wire    grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_ready;
wire   [3:0] grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_class_preds_address0;
wire    grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_class_preds_ce0;
wire    grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_class_preds_we0;
wire   [4:0] grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_class_preds_d0;
wire   [5:0] grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_address0;
wire    grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_ce0;
wire    grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_we0;
wire   [30:0] grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_d0;
wire   [5:0] grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_address1;
wire    grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_ce1;
wire    grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_we1;
wire   [30:0] grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_d1;
wire   [3:0] grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln65_out;
wire    grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln65_out_ap_vld;
wire   [5:0] grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln65_1_out;
wire    grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln65_1_out_ap_vld;
wire   [5:0] grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln66_out;
wire    grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln66_out_ap_vld;
wire   [5:0] grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln67_out;
wire    grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln67_out_ap_vld;
wire   [5:0] grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln68_out;
wire    grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln68_out_ap_vld;
wire   [5:0] grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln69_out;
wire    grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln69_out_ap_vld;
reg    grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_start_reg;
wire    ap_CS_fsm_state6;
reg   [3:0] zext_ln65_loc_fu_66;
reg   [5:0] zext_ln65_1_loc_fu_62;
reg   [5:0] zext_ln66_loc_fu_58;
reg   [5:0] zext_ln67_loc_fu_54;
reg   [5:0] zext_ln68_loc_fu_50;
reg   [5:0] zext_ln69_loc_fu_46;
wire   [63:0] zext_ln55_fu_251_p1;
wire   [63:0] zext_ln56_fu_261_p1;
wire   [63:0] zext_ln57_fu_271_p1;
wire   [63:0] zext_ln58_fu_285_p1;
wire   [63:0] zext_ln59_fu_295_p1;
wire   [63:0] zext_ln53_fu_276_p1;
wire   [63:0] zext_ln65_reload_cast_fu_303_p1;
wire   [63:0] zext_ln65_1_reload_cast_fu_311_p1;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg   [3:0] indvars_iv_fu_38;
reg   [3:0] i_fu_42;
wire   [3:0] add_ln53_fu_344_p2;
wire   [5:0] shl_ln_fu_237_p3;
wire   [5:0] zext_ln53_1_fu_233_p1;
wire   [5:0] add_ln56_fu_256_p2;
wire   [5:0] add_ln57_fu_266_p2;
wire   [5:0] add_ln58_fu_280_p2;
wire   [5:0] add_ln59_fu_290_p2;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_start_reg = 1'b0;
end

nms_insertion_sort_Pipeline_LOOP_SORT_MAIN_J grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_start),
    .ap_done(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_done),
    .ap_idle(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_idle),
    .ap_ready(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_ready),
    .zext_ln53(trunc_ln53_reg_422),
    .class_preds_address0(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_class_preds_address0),
    .class_preds_ce0(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_class_preds_ce0),
    .class_preds_we0(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_class_preds_we0),
    .class_preds_d0(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_class_preds_d0),
    .class_preds_q0(class_preds_q0),
    .bboxes_address0(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_address0),
    .bboxes_ce0(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_ce0),
    .bboxes_we0(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_we0),
    .bboxes_d0(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_d0),
    .bboxes_q0(bboxes_q0),
    .bboxes_address1(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_address1),
    .bboxes_ce1(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_ce1),
    .bboxes_we1(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_we1),
    .bboxes_d1(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_d1),
    .bboxes_q1(bboxes_q1),
    .bbox_V(bbox_V_reg_440),
    .bbox_V_1(bbox_V_1_reg_456),
    .bbox_V_2(bbox_V_2_reg_462),
    .bbox_V_3(bbox_V_3_reg_483),
    .bbox_V_4(bbox_V_4_reg_489),
    .class_pred(class_pred_reg_495),
    .zext_ln65_out(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln65_out),
    .zext_ln65_out_ap_vld(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln65_out_ap_vld),
    .zext_ln65_1_out(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln65_1_out),
    .zext_ln65_1_out_ap_vld(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln65_1_out_ap_vld),
    .zext_ln66_out(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln66_out),
    .zext_ln66_out_ap_vld(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln66_out_ap_vld),
    .zext_ln67_out(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln67_out),
    .zext_ln67_out_ap_vld(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln67_out_ap_vld),
    .zext_ln68_out(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln68_out),
    .zext_ln68_out_ap_vld(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln68_out_ap_vld),
    .zext_ln69_out(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln69_out),
    .zext_ln69_out_ap_vld(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln69_out_ap_vld),
    .ap_return(grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_start_reg <= 1'b1;
        end else if ((grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_ready == 1'b1)) begin
            grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_42 <= 4'd1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        i_fu_42 <= add_ln53_fu_344_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvars_iv_fu_38 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        indvars_iv_fu_38 <= add_ln53_1_reg_412;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln53_1_reg_412 <= add_ln53_1_fu_223_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_217_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln55_reg_427 <= add_ln55_fu_245_p2;
        i_load_1_reg_417 <= i_fu_42;
        trunc_ln53_reg_422 <= trunc_ln53_fu_229_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        bbox_V_1_reg_456 <= bboxes_q1;
        bbox_V_2_reg_462 <= bboxes_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        bbox_V_3_reg_483 <= bboxes_q0;
        bbox_V_4_reg_489 <= bboxes_q1;
        class_pred_reg_495 <= class_preds_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        bbox_V_reg_440 <= bboxes_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        targetBlock_reg_501 <= grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln65_1_out_ap_vld == 1'b1))) begin
        zext_ln65_1_loc_fu_62 <= grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln65_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln65_out_ap_vld == 1'b1))) begin
        zext_ln65_loc_fu_66 <= grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln65_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln66_out_ap_vld == 1'b1))) begin
        zext_ln66_loc_fu_58 <= grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln66_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        zext_ln66_reload_cast_reg_505[5 : 0] <= zext_ln66_reload_cast_fu_319_p1[5 : 0];
        zext_ln67_reload_cast_reg_510[5 : 0] <= zext_ln67_reload_cast_fu_326_p1[5 : 0];
        zext_ln68_reload_cast_reg_515[5 : 0] <= zext_ln68_reload_cast_fu_333_p1[5 : 0];
        zext_ln69_reload_cast_reg_520[5 : 0] <= zext_ln69_reload_cast_fu_340_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln67_out_ap_vld == 1'b1))) begin
        zext_ln67_loc_fu_54 <= grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln67_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln68_out_ap_vld == 1'b1))) begin
        zext_ln68_loc_fu_50 <= grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln68_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln69_out_ap_vld == 1'b1))) begin
        zext_ln69_loc_fu_46 <= grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_zext_ln69_out;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((icmp_ln53_fu_217_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_217_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        bboxes_address0 = zext_ln68_reload_cast_reg_515;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        bboxes_address0 = zext_ln66_reload_cast_reg_505;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        bboxes_address0 = zext_ln58_fu_285_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bboxes_address0 = zext_ln57_fu_271_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        bboxes_address0 = zext_ln55_fu_251_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        bboxes_address0 = grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_address0;
    end else begin
        bboxes_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        bboxes_address1 = zext_ln69_reload_cast_reg_520;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        bboxes_address1 = zext_ln67_reload_cast_reg_510;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        bboxes_address1 = zext_ln65_1_reload_cast_fu_311_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        bboxes_address1 = zext_ln59_fu_295_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bboxes_address1 = zext_ln56_fu_261_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        bboxes_address1 = grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_address1;
    end else begin
        bboxes_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9))) begin
        bboxes_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        bboxes_ce0 = grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_ce0;
    end else begin
        bboxes_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8))) begin
        bboxes_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        bboxes_ce1 = grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_ce1;
    end else begin
        bboxes_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        bboxes_d0 = bbox_V_3_reg_483;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        bboxes_d0 = bbox_V_1_reg_456;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        bboxes_d0 = grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_d0;
    end else begin
        bboxes_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        bboxes_d1 = bbox_V_4_reg_489;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        bboxes_d1 = bbox_V_2_reg_462;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        bboxes_d1 = bbox_V_reg_440;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        bboxes_d1 = grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_d1;
    end else begin
        bboxes_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9))) begin
        bboxes_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        bboxes_we0 = grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_we0;
    end else begin
        bboxes_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state12) & (targetBlock_reg_501 == 1'd0)) | ((1'b1 == ap_CS_fsm_state8) & (targetBlock_reg_501 == 1'd0)))) begin
        bboxes_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        bboxes_we1 = grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_bboxes_we1;
    end else begin
        bboxes_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        class_preds_address0 = zext_ln65_reload_cast_fu_303_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        class_preds_address0 = zext_ln53_fu_276_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        class_preds_address0 = grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_class_preds_address0;
    end else begin
        class_preds_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8))) begin
        class_preds_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        class_preds_ce0 = grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_class_preds_ce0;
    end else begin
        class_preds_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        class_preds_d0 = class_pred_reg_495;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        class_preds_d0 = grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_class_preds_d0;
    end else begin
        class_preds_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (targetBlock_reg_501 == 1'd0))) begin
        class_preds_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        class_preds_we0 = grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_class_preds_we0;
    end else begin
        class_preds_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln53_fu_217_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (targetBlock_reg_501 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln53_1_fu_223_p2 = (indvars_iv_fu_38 + 4'd1);

assign add_ln53_fu_344_p2 = (i_fu_42 + 4'd1);

assign add_ln55_fu_245_p2 = (shl_ln_fu_237_p3 + zext_ln53_1_fu_233_p1);

assign add_ln56_fu_256_p2 = (add_ln55_reg_427 + 6'd1);

assign add_ln57_fu_266_p2 = (add_ln55_reg_427 + 6'd2);

assign add_ln58_fu_280_p2 = (add_ln55_reg_427 + 6'd3);

assign add_ln59_fu_290_p2 = (add_ln55_reg_427 + 6'd4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_start = grp_insertion_sort_Pipeline_LOOP_SORT_MAIN_J_fu_180_ap_start_reg;

assign icmp_ln53_fu_217_p2 = ((indvars_iv_fu_38 == 4'd8) ? 1'b1 : 1'b0);

assign shl_ln_fu_237_p3 = {{i_fu_42}, {2'd0}};

assign trunc_ln53_fu_229_p1 = indvars_iv_fu_38[2:0];

assign zext_ln53_1_fu_233_p1 = i_fu_42;

assign zext_ln53_fu_276_p1 = i_load_1_reg_417;

assign zext_ln55_fu_251_p1 = add_ln55_fu_245_p2;

assign zext_ln56_fu_261_p1 = add_ln56_fu_256_p2;

assign zext_ln57_fu_271_p1 = add_ln57_fu_266_p2;

assign zext_ln58_fu_285_p1 = add_ln58_fu_280_p2;

assign zext_ln59_fu_295_p1 = add_ln59_fu_290_p2;

assign zext_ln65_1_reload_cast_fu_311_p1 = zext_ln65_1_loc_fu_62;

assign zext_ln65_reload_cast_fu_303_p1 = zext_ln65_loc_fu_66;

assign zext_ln66_reload_cast_fu_319_p1 = zext_ln66_loc_fu_58;

assign zext_ln67_reload_cast_fu_326_p1 = zext_ln67_loc_fu_54;

assign zext_ln68_reload_cast_fu_333_p1 = zext_ln68_loc_fu_50;

assign zext_ln69_reload_cast_fu_340_p1 = zext_ln69_loc_fu_46;

always @ (posedge ap_clk) begin
    zext_ln66_reload_cast_reg_505[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln67_reload_cast_reg_510[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln68_reload_cast_reg_515[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln69_reload_cast_reg_520[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //nms_insertion_sort
