

================================================================
== Vivado HLS Report for 'COS_hw'
================================================================
* Date:           Mon Aug 26 17:15:35 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        met
* Solution:       cos_test
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2l-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.936|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    9|    9|    5|    5| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------+-------+-----+-----+-----+-----+----------+
        |               |       |  Latency  |  Interval | Pipeline |
        |    Instance   | Module| min | max | min | max |   Type   |
        +---------------+-------+-----+-----+-----+-----+----------+
        |grp_Cos_fu_24  |Cos    |    9|    9|    5|    5| function |
        +---------------+-------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|        4|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        1|     40|     1037|     4120|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|       42|    -|
|Register         |        -|      -|        7|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        1|     40|     1044|     4166|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------+-------+---------+-------+------+------+
    |    Instance   | Module| BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------+-------+---------+-------+------+------+
    |grp_Cos_fu_24  |Cos    |        1|     40|  1037|  4120|
    +---------------+-------+---------+-------+------+------+
    |Total          |       |        1|     40|  1037|  4120|
    +---------------+-------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   4|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  42|          8|    2|          8|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |  7|   0|    7|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    COS_hw    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    COS_hw    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    COS_hw    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    COS_hw    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    COS_hw    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    COS_hw    | return value |
|in_phi_V_address0   | out |    4|  ap_memory |   in_phi_V   |     array    |
|in_phi_V_ce0        | out |    1|  ap_memory |   in_phi_V   |     array    |
|in_phi_V_q0         |  in |   18|  ap_memory |   in_phi_V   |     array    |
|in_phi_V_address1   | out |    4|  ap_memory |   in_phi_V   |     array    |
|in_phi_V_ce1        | out |    1|  ap_memory |   in_phi_V   |     array    |
|in_phi_V_q1         |  in |   18|  ap_memory |   in_phi_V   |     array    |
|out_phi_V_address0  | out |    4|  ap_memory |   out_phi_V  |     array    |
|out_phi_V_ce0       | out |    1|  ap_memory |   out_phi_V  |     array    |
|out_phi_V_we0       | out |    1|  ap_memory |   out_phi_V  |     array    |
|out_phi_V_d0        | out |   10|  ap_memory |   out_phi_V  |     array    |
|out_phi_V_address1  | out |    4|  ap_memory |   out_phi_V  |     array    |
|out_phi_V_ce1       | out |    1|  ap_memory |   out_phi_V  |     array    |
|out_phi_V_we1       | out |    1|  ap_memory |   out_phi_V  |     array    |
|out_phi_V_d1        | out |   10|  ap_memory |   out_phi_V  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

