Implementation of a two pass assembler for the processor described in the attached file.
Implementation of a linker independent from architecture.
Implementation of an interpretive emulator for the computer system described in the attached file.
