###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 17:18:55 2024
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: scan_clk
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 14
Nr. of Sinks                   : 343
Nr. of Buffer                  : 67
Nr. of Level (including gates) : 18
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]/CK 1694.9(ps)
Min trig. edge delay at sink(R): U2_DATA_SYNC/sync_bus_reg[1]/CK 1615.9(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1615.9~1694.9(ps)      0~0(ps)             
Fall Phase Delay               : 1647.8~1949(ps)        0~0(ps)             
Trig. Edge Skew                : 79(ps)                 25(ps)              
Rise Skew                      : 79(ps)                 
Fall Skew                      : 301.2(ps)              
Max. Rise Buffer Tran          : 174.5(ps)              50(ps)              
Max. Fall Buffer Tran          : 161.7(ps)              50(ps)              
Max. Rise Sink Tran            : 67.5(ps)               50(ps)              
Max. Fall Sink Tran            : 62.6(ps)               50(ps)              
Min. Rise Buffer Tran          : 24.4(ps)               0(ps)               
Min. Fall Buffer Tran          : 22(ps)                 0(ps)               
Min. Rise Sink Tran            : 46.8(ps)               0(ps)               
Min. Fall Sink Tran            : 43.2(ps)               0(ps)               

view setup1_analysis_view : skew = 79ps (required = 25ps)
view setup2_analysis_view : skew = 79ps (required = 25ps)
view setup3_analysis_view : skew = 79ps (required = 25ps)
view hold1_analysis_view : skew = 70.2ps (required = 25ps)
view hold2_analysis_view : skew = 70.2ps (required = 25ps)
view hold3_analysis_view : skew = 70.2ps (required = 25ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
scan_clk__L3_I0/A                [53.9 52.7](ps)        50(ps)              
UART_CLK_MUX/U1/B                [53.9 52.7](ps)        50(ps)              
O_CLK2__L1_I0/A                  [174.5 150.1](ps)      50(ps)              
U6_CLK_DIV_TX/output_clk_reg/CK  [174.5 150.1](ps)      50(ps)              
U8_CLK_DIV_RX/output_clk_reg/CK  [174.5 150.1](ps)      50(ps)              
U6_CLK_DIV_TX/U22/B              [145.3 114.1](ps)      50(ps)              
U8_CLK_DIV_RX/U34/B              [144.1 113.4](ps)      50(ps)              
scan_clk__L6_I1/A                [51.6 51.1](ps)        50(ps)              
DIV_TX_MUX/U1/A                  [146.4 157.8](ps)      50(ps)              
DIV_RX_MUX/U1/A                  [151.9 161.7](ps)      50(ps)              
O_CLK3__L1_I0/A                  [95 99.7](ps)          50(ps)              
O_CLK4__L1_I0/A                  [113.8 109.8](ps)      50(ps)              
O_CLK3__L2_I0/A                  [97 62.3](ps)          50(ps)              
O_CLK4__L2_I0/A                  [87 57.1](ps)          50(ps)              
scan_clk__L9_I1/A                [50.3 49.8](ps)        50(ps)              
O_CLK2__L6_I1/A                  [124.2 120.9](ps)      50(ps)              
O_CLK2__L6_I0/A                  [124.2 120.9](ps)      50(ps)              
O_CLK3__L3_I3/A                  [87.4 82.2](ps)        50(ps)              
O_CLK3__L3_I2/A                  [87.4 82.2](ps)        50(ps)              
O_CLK3__L3_I1/A                  [87.4 82.2](ps)        50(ps)              
O_CLK3__L3_I0/A                  [87.4 82.2](ps)        50(ps)              
O_CLK4__L3_I1/A                  [58.9 56.6](ps)        50(ps)              
O_CLK4__L3_I0/A                  [58.9 56.6](ps)        50(ps)              
scan_clk__L10_I0/A               [50.3 46.7](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[1]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[7]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]/CK[55.2 50.9](ps)        50(ps)              
scan_clk__L11_I1/A               [54.3 53.8](ps)        50(ps)              
O_CLK2__L8_I0/A                  [51.8 48](ps)          50(ps)              
scan_clk__L12_I1/A               [70.1 69.6](ps)        50(ps)              
scan_clk__L12_I0/A               [53.2 49.2](ps)        50(ps)              
O_CLK2__L9_I0/A                  [57.2 52.8](ps)        50(ps)              
DIV_RX_MUX/U1/A                  [151 159.2](ps)        50(ps)              
DIV_TX_MUX/U1/A                  [145.6 155.4](ps)      50(ps)              
scan_clk__L13_I0/A               [51.4 49.2](ps)        50(ps)              
O_CLK4__L1_I0/A                  [113.8 109.8](ps)      50(ps)              
O_CLK3__L1_I0/A                  [95 99.7](ps)          50(ps)              
O_CLK1__L1_I0/A                  [166.6 146.5](ps)      50(ps)              
U13_CLK_GATE/U0_TLATNCAX12M/CK   [166.6 146.5](ps)      50(ps)              
O_CLK4__L2_I0/A                  [87 57.1](ps)          50(ps)              
O_CLK3__L2_I0/A                  [97 62.3](ps)          50(ps)              
O_CLK1__L2_I0/A                  [101 61.4](ps)         50(ps)              
ALU_CLK__L1_I0/A                 [100.4 77.4](ps)       50(ps)              
O_CLK2__L12_I0/A                 [81 80.1](ps)          50(ps)              
O_CLK4__L3_I1/A                  [58.9 56.6](ps)        50(ps)              
O_CLK4__L3_I0/A                  [58.9 56.6](ps)        50(ps)              
O_CLK3__L3_I3/A                  [87.4 82.2](ps)        50(ps)              
O_CLK3__L3_I2/A                  [87.4 82.2](ps)        50(ps)              
O_CLK3__L3_I1/A                  [87.4 82.2](ps)        50(ps)              
O_CLK3__L3_I0/A                  [87.4 82.2](ps)        50(ps)              
O_CLK4__L1_I0/A                  [113.4 119.3](ps)      50(ps)              
O_CLK3__L1_I0/A                  [94.5 108.9](ps)       50(ps)              
O_CLK1__L3_I1/A                  [68.6 65.8](ps)        50(ps)              
O_CLK1__L3_I0/A                  [68.6 65.8](ps)        50(ps)              
ALU_CLK__L2_I0/A                 [52.4 54.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[1]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[7]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]/CK[55.2 50.9](ps)        50(ps)              
O_CLK4__L2_I0/A                  [87 57.2](ps)          50(ps)              
O_CLK3__L2_I0/A                  [97 62.3](ps)          50(ps)              
O_CLK1__L4_I3/A                  [66.9 61.7](ps)        50(ps)              
O_CLK1__L4_I2/A                  [66.9 61.7](ps)        50(ps)              
O_CLK1__L4_I1/A                  [65.5 60.4](ps)        50(ps)              
O_CLK1__L4_I0/A                  [65.5 60.4](ps)        50(ps)              
ALU_CLK__L3_I0/A                 [83 54](ps)            50(ps)              
O_CLK4__L3_I1/A                  [58.9 56.6](ps)        50(ps)              
O_CLK4__L3_I0/A                  [58.9 56.6](ps)        50(ps)              
O_CLK3__L3_I3/A                  [87.4 82.2](ps)        50(ps)              
O_CLK3__L3_I2/A                  [87.4 82.2](ps)        50(ps)              
O_CLK3__L3_I1/A                  [87.4 82.2](ps)        50(ps)              
O_CLK3__L3_I0/A                  [87.4 82.2](ps)        50(ps)              
O_CLK1__L5_I7/A                  [69.9 64.7](ps)        50(ps)              
O_CLK1__L5_I6/A                  [69.9 64.8](ps)        50(ps)              
O_CLK1__L5_I5/A                  [70.6 65.3](ps)        50(ps)              
O_CLK1__L5_I4/A                  [70.6 65.3](ps)        50(ps)              
O_CLK1__L5_I3/A                  [71.3 66.3](ps)        50(ps)              
O_CLK1__L5_I2/A                  [71.4 66.3](ps)        50(ps)              
O_CLK1__L5_I1/A                  [69.2 64.1](ps)        50(ps)              
O_CLK1__L5_I0/A                  [69.2 64.1](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[5]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[1]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[4]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[6]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[3]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[0]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[2]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[7]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[9]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[12]/CK       [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[8]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[13]/CK       [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[10]/CK       [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[11]/CK       [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[14]/CK       [49.2 50.6](ps)        50(ps)              
U12_ALU/OUT_VALID_reg/CK         [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[15]/CK       [49.2 50.6](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[1]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[7]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]/CK[55.2 50.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[2][1]/CK[61.8 57.3](ps)        50(ps)              
U10_SYS_CTRL/Address_seq_reg[2]/CK[61.8 57.3](ps)        50(ps)              
U10_SYS_CTRL/Address_seq_reg[3]/CK[61.8 57.3](ps)        50(ps)              
U10_SYS_CTRL/Address_seq_reg[1]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[5][7]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[6][0]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[6][4]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[5][6]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[6][1]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[6][2]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[6][3]/CK[61.9 57.3](ps)        50(ps)              
U10_SYS_CTRL/Address_seq_reg[0]/CK[61.9 57.3](ps)        50(ps)              
U10_SYS_CTRL/current_state_reg[2]/CK[61.9 57.3](ps)        50(ps)              
U10_SYS_CTRL/current_state_reg[1]/CK[61.9 57.3](ps)        50(ps)              
U10_SYS_CTRL/current_state_reg[0]/CK[61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/sync_bus_reg[0]/CK  [61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/enable_flop_reg/CK  [61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[5][5]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[5][4]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[5][2]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[5][3]/CK[61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/sync_bus_reg[7]/CK  [61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/sync_flops_reg[0]/CK[61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/sync_bus_reg[6]/CK  [61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/sync_flops_reg[1]/CK[61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/sync_bus_reg[5]/CK  [61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/enable_pulse_reg/CK [61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/sync_bus_reg[4]/CK  [61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/sync_bus_reg[3]/CK  [61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/sync_bus_reg[2]/CK  [61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[7][5]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[7][4]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[2][1]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[1][7]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[1][6]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[2][0]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[2][3]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[4][0]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[3][7]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[4][1]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[2][2]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[3][6]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[3][4]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[3][5]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[2][4]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[3][3]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[2][7]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[3][2]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[2][5]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[2][6]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[3][1]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[4][3]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[4][4]/CK[65.8 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[3][0]/CK[65.8 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[4][2]/CK[65.8 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[5][0]/CK[65.8 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[4][5]/CK[65.8 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[4][6]/CK[65.8 60.9](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[5][1]/CK[65.8 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[4][7]/CK[65.8 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[7][2]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[7][1]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[7][3]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[7][0]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[7][6]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[6][7]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[7][7]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[0][0]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[6][6]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[1][0]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[6][5]/CK[63.9 59.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[2][3]/CK[63.9 59.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[2][2]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[0][1]/CK[63.9 59.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[3][0]/CK[63.9 59.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[2][6]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[1][1]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[1][2]/CK[63.9 59.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[2][5]/CK[63.9 59.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[1][2]/CK[63.9 59.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[1][3]/CK[63.9 59.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[2][4]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[0][7]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[1][3]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[0][6]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[0][5]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[1][5]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[0][4]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[0][3]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[0][2]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U3/wptr_reg_reg[0]/CK    [65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[3][5]/CK[65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[9][5]/CK[65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[3][3]/CK[65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[3][1]/CK[65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[3][2]/CK[65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[9][0]/CK[65.8 60.9](ps)        50(ps)              
U3_FIFO/U3/wptr_reg_reg[1]/CK    [65.8 60.9](ps)        50(ps)              
U3_FIFO/U3/waddr_reg[2]/CK       [65.8 60.9](ps)        50(ps)              
U3_FIFO/U3/wptr_reg_reg[2]/CK    [65.8 60.9](ps)        50(ps)              
U3_FIFO/U3/waddr_reg[0]/CK       [65.8 60.9](ps)        50(ps)              
U3_FIFO/U3/wptr_reg_reg[3]/CK    [65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[9][6]/CK[65.8 60.9](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[1][4]/CK[65.8 60.9](ps)        50(ps)              
U3_FIFO/U3/waddr_reg[1]/CK       [65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[9][2]/CK[65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[9][3]/CK[65.8 60.9](ps)        50(ps)              
U0_RST_SYNC1/RST_REG_reg[1]/CK   [65.8 60.9](ps)        50(ps)              
U3_FIFO/U2/SYNC_reg_reg[3][1]/CK [65.8 60.9](ps)        50(ps)              
U0_RST_SYNC1/RST_REG_reg[0]/CK   [65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[9][4]/CK[65.8 60.9](ps)        50(ps)              
U3_FIFO/U2/SYNC_reg_reg[2][0]/CK [65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[9][7]/CK[65.8 60.9](ps)        50(ps)              
U3_FIFO/U2/SYNC_reg_reg[2][1]/CK [65.8 60.9](ps)        50(ps)              
U3_FIFO/U2/SYNC_reg_reg[1][1]/CK [65.8 60.9](ps)        50(ps)              
U3_FIFO/U2/SYNC_reg_reg[3][0]/CK [65.8 60.9](ps)        50(ps)              
U3_FIFO/U2/SYNC_reg_reg[1][0]/CK [65.8 60.9](ps)        50(ps)              
U3_FIFO/U2/SYNC_reg_reg[0][0]/CK [65.8 60.9](ps)        50(ps)              
U3_FIFO/U2/SYNC_reg_reg[0][1]/CK [65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[11][6]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[8][7]/CK[67.4 62.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[3][7]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[11][7]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[12][0]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[4][0]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[4][1]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[11][4]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[8][5]/CK[67.4 62.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[8][4]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[11][5]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[10][6]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[9][1]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[10][5]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[10][7]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[11][0]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[11][1]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[11][3]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[10][3]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[11][2]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[6][1]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[5][5]/CK[67.4 62.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[8][2]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[8][1]/CK[67.5 62.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[10][2]/CK[67.5 62.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[8][3]/CK[67.5 62.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[7][0]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[8][0]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[10][4]/CK[67.4 62.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[10][0]/CK[67.4 62.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[10][1]/CK[67.4 62.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[4][7]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[12][1]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[5][0]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[5][1]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[5][2]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[4][3]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[6][2]/CK[63.6 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[6][3]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[5][3]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[4][2]/CK[63.6 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[6][4]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[5][4]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[4][4]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[6][0]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[4][6]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[4][5]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[12][5]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[6][7]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[5][6]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[5][7]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[7][2]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[7][1]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[7][7]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[7][6]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[7][3]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[7][5]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[7][4]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[6][5]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[6][6]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[2][0]/CK[66.9 62.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[2][7]/CK[66.8 62.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[1][0]/CK[66.7 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[8][6]/CK[66.5 61.7](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[3][6]/CK[66.6 61.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[3][4]/CK[66.3 61.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[1][1]/CK[66.9 62.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[1][6]/CK[67 62.2](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[1][5]/CK[67 62.2](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[1][7]/CK[67 62.2](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[1][4]/CK[67 62.2](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[0][7]/CK[67 62.1](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[14][0]/CK[66.9 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[14][1]/CK[66.9 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[13][7]/CK[66.9 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[13][1]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[14][2]/CK[66.9 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[13][0]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[12][2]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[14][3]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[12][7]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[12][3]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[12][4]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[12][6]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[13][2]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[13][3]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[13][6]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[13][5]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[14][4]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[13][4]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[0][0]/CK[64.7 60](ps)          50(ps)              
U10_SYS_CTRL/frame_flag_reg/CK   [64.6 59.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[0][1]/CK[64.8 60.1](ps)        50(ps)              
U10_SYS_CTRL/current_state_reg[3]/CK[64.5 59.8](ps)        50(ps)              
U2_DATA_SYNC/sync_bus_reg[1]/CK  [64.3 59.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[0][2]/CK[64.9 60.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[0][3]/CK[64.9 60.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[0][6]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[0][5]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[15][1]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[0][4]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[15][0]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/Rd_DATA_reg[2]/CK   [64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[15][2]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/Rd_DATA_reg[0]/CK   [64.9 60.3](ps)        50(ps)              
U11_REG_FILE/Rd_DATA_VLD_reg/CK  [64.9 60.3](ps)        50(ps)              
U11_REG_FILE/Rd_DATA_reg[1]/CK   [64.9 60.3](ps)        50(ps)              
U11_REG_FILE/Rd_DATA_reg[5]/CK   [64.9 60.2](ps)        50(ps)              
U11_REG_FILE/Rd_DATA_reg[3]/CK   [64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[14][7]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/Rd_DATA_reg[7]/CK   [64.8 60.1](ps)        50(ps)              
U11_REG_FILE/Rd_DATA_reg[6]/CK   [64.9 60.2](ps)        50(ps)              
U11_REG_FILE/Rd_DATA_reg[4]/CK   [64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[14][6]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[14][5]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[15][3]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[15][4]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[15][6]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[15][7]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[15][5]/CK[64.9 60.2](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: scan_clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 343
     Rise Delay	   : [1615.9(ps)  1694.9(ps)]
     Rise Skew	   : 79(ps)
     Fall Delay	   : [1647.8(ps)  1949(ps)]
     Fall Skew	   : 301.2(ps)


  Child Tree 1 from UART_CLK_MUX/U1/B: 
     nrSink : 87
     Rise Delay [1658.6(ps)  1694.9(ps)] Skew [36.3(ps)]
     Fall Delay[1821.9(ps)  1949(ps)] Skew=[127.1(ps)]


  Child Tree 2 from REF_CLK_MUX/U1/B: 
     nrSink : 256
     Rise Delay [1615.9(ps)  1638.3(ps)] Skew [22.4(ps)]
     Fall Delay[1734.2(ps)  1768.2(ps)] Skew=[34(ps)]


  Child Tree 3 from DIV_RX_MUX/U1/B: 
     nrSink : 28
     Rise Delay [1651.3(ps)  1653.8(ps)] Skew [2.5(ps)]
     Fall Delay[1647.8(ps)  1650.4(ps)] Skew=[2.6(ps)]


  Child Tree 4 from DIV_TX_MUX/U1/B: 
     nrSink : 43
     Rise Delay [1663.1(ps)  1671(ps)] Skew [7.9(ps)]
     Fall Delay[1661.1(ps)  1669.1(ps)] Skew=[8(ps)]


  Main Tree from scan_clk w/o tracing through gates: 
     nrSink : 0
     nrGate : 4


**** Sub Tree Report ****
INPUT_TERM: UART_CLK_MUX/U1/B [92.5(ps) 94.1(ps)]
OUTPUT_TERM: UART_CLK_MUX/U1/Y [322.5(ps) 383.1(ps)]

Main Tree: 
     nrSink         : 87
     Rise Delay	   : [1658.6(ps)  1694.9(ps)]
     Rise Skew	   : 36.3(ps)
     Fall Delay	   : [1821.9(ps)  1949(ps)]
     Fall Skew	   : 127.1(ps)


  Child Tree 1 from U6_CLK_DIV_TX/output_clk_reg/CK: 
     nrSink : 43
     Rise Delay [1687(ps)  1694.9(ps)] Skew [7.9(ps)]
     Fall Delay[1829.8(ps)  1837.8(ps)] Skew=[8(ps)]


  Child Tree 2 from U8_CLK_DIV_RX/output_clk_reg/CK: 
     nrSink : 28
     Rise Delay [1681(ps)  1683.5(ps)] Skew [2.5(ps)]
     Fall Delay[1821.9(ps)  1824.5(ps)] Skew=[2.6(ps)]


  Child Tree 3 from U8_CLK_DIV_RX/U34/A: 
     nrSink : 28
     Rise Delay [1658.6(ps)  1661.1(ps)] Skew [2.5(ps)]
     Fall Delay[1932.1(ps)  1934.7(ps)] Skew=[2.6(ps)]


  Child Tree 4 from U6_CLK_DIV_TX/U22/A: 
     nrSink : 43
     Rise Delay [1665.3(ps)  1673.2(ps)] Skew [7.9(ps)]
     Fall Delay[1941(ps)  1949(ps)] Skew=[8(ps)]


  Main Tree from UART_CLK_MUX/U1/Y w/o tracing through gates: 
     nrSink : 16
     nrGate : 4
     Rise Delay [1680.2(ps)  1682(ps)] Skew [1.8(ps)]
     Fall Delay [1840.3(ps)  1842.1(ps)] Skew=[1.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: U6_CLK_DIV_TX/output_clk_reg/CK [324.7(ps) 385.3(ps)]
OUTPUT_TERM: U6_CLK_DIV_TX/output_clk_reg/Q [968.4(ps) 943.7(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1687(ps)  1694.9(ps)]
     Rise Skew	   : 7.9(ps)
     Fall Delay	   : [1829.8(ps)  1837.8(ps)]
     Fall Skew	   : 8(ps)


  Child Tree 1 from U6_CLK_DIV_TX/U22/B: 
     nrSink : 43
     Rise Delay [1687(ps)  1694.9(ps)] Skew [7.9(ps)]
     Fall Delay[1829.8(ps)  1837.8(ps)] Skew=[8(ps)]


  Main Tree from U6_CLK_DIV_TX/output_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U8_CLK_DIV_RX/output_clk_reg/CK [326.4(ps) 387(ps)]
OUTPUT_TERM: U8_CLK_DIV_RX/output_clk_reg/Q [969.1(ps) 944.6(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1681(ps)  1683.5(ps)]
     Rise Skew	   : 2.5(ps)
     Fall Delay	   : [1821.9(ps)  1824.5(ps)]
     Fall Skew	   : 2.6(ps)


  Child Tree 1 from U8_CLK_DIV_RX/U34/B: 
     nrSink : 28
     Rise Delay [1681(ps)  1683.5(ps)] Skew [2.5(ps)]
     Fall Delay[1821.9(ps)  1824.5(ps)] Skew=[2.6(ps)]


  Main Tree from U8_CLK_DIV_RX/output_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U6_CLK_DIV_TX/U22/B [968.6(ps) 943.9(ps)]
OUTPUT_TERM: U6_CLK_DIV_TX/U22/Y [1213(ps) 1285.5(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1687(ps)  1694.9(ps)]
     Rise Skew	   : 7.9(ps)
     Fall Delay	   : [1829.8(ps)  1837.8(ps)]
     Fall Skew	   : 8(ps)


  Child Tree 1 from DIV_TX_MUX/U1/A: 
     nrSink : 43
     Rise Delay [1687(ps)  1694.9(ps)] Skew [7.9(ps)]
     Fall Delay[1829.8(ps)  1837.8(ps)] Skew=[8(ps)]


  Main Tree from U6_CLK_DIV_TX/U22/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U8_CLK_DIV_RX/U34/B [969.4(ps) 944.9(ps)]
OUTPUT_TERM: U8_CLK_DIV_RX/U34/Y [1217.2(ps) 1290.1(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1681(ps)  1683.5(ps)]
     Rise Skew	   : 2.5(ps)
     Fall Delay	   : [1821.9(ps)  1824.5(ps)]
     Fall Skew	   : 2.6(ps)


  Child Tree 1 from DIV_RX_MUX/U1/A: 
     nrSink : 28
     Rise Delay [1681(ps)  1683.5(ps)] Skew [2.5(ps)]
     Fall Delay[1821.9(ps)  1824.5(ps)] Skew=[2.6(ps)]


  Main Tree from U8_CLK_DIV_RX/U34/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: DIV_TX_MUX/U1/A [1213.1(ps) 1285.6(ps)]
OUTPUT_TERM: DIV_TX_MUX/U1/Y [1415.6(ps) 1547.3(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1687(ps)  1694.9(ps)]
     Rise Skew	   : 7.9(ps)
     Fall Delay	   : [1829.8(ps)  1837.8(ps)]
     Fall Skew	   : 8(ps)


  Main Tree from DIV_TX_MUX/U1/Y w/o tracing through gates: 
     nrSink : 43
     nrGate : 0
     Rise Delay [1687(ps)  1694.9(ps)] Skew [7.9(ps)]
     Fall Delay [1829.8(ps)  1837.8(ps)] Skew=[8(ps)]


**** Sub Tree Report ****
INPUT_TERM: DIV_RX_MUX/U1/A [1217.3(ps) 1290.2(ps)]
OUTPUT_TERM: DIV_RX_MUX/U1/Y [1434.1(ps) 1564.4(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1681(ps)  1683.5(ps)]
     Rise Skew	   : 2.5(ps)
     Fall Delay	   : [1821.9(ps)  1824.5(ps)]
     Fall Skew	   : 2.6(ps)


  Main Tree from DIV_RX_MUX/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [1681(ps)  1683.5(ps)] Skew [2.5(ps)]
     Fall Delay [1821.9(ps)  1824.5(ps)] Skew=[2.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U8_CLK_DIV_RX/U34/A [978.2(ps) 1092(ps)]
OUTPUT_TERM: U8_CLK_DIV_RX/U34/Y [1195(ps) 1401.1(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1658.6(ps)  1661.1(ps)]
     Rise Skew	   : 2.5(ps)
     Fall Delay	   : [1932.1(ps)  1934.7(ps)]
     Fall Skew	   : 2.6(ps)


  Child Tree 1 from DIV_RX_MUX/U1/A: 
     nrSink : 28
     Rise Delay [1658.6(ps)  1661.1(ps)] Skew [2.5(ps)]
     Fall Delay[1932.1(ps)  1934.7(ps)] Skew=[2.6(ps)]


  Main Tree from U8_CLK_DIV_RX/U34/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U6_CLK_DIV_TX/U22/A [978.3(ps) 1092.1(ps)]
OUTPUT_TERM: U6_CLK_DIV_TX/U22/Y [1191.5(ps) 1397.4(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1665.3(ps)  1673.2(ps)]
     Rise Skew	   : 7.9(ps)
     Fall Delay	   : [1941(ps)  1949(ps)]
     Fall Skew	   : 8(ps)


  Child Tree 1 from DIV_TX_MUX/U1/A: 
     nrSink : 43
     Rise Delay [1665.3(ps)  1673.2(ps)] Skew [7.9(ps)]
     Fall Delay[1941(ps)  1949(ps)] Skew=[8(ps)]


  Main Tree from U6_CLK_DIV_TX/U22/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: DIV_RX_MUX/U1/A [1195.1(ps) 1401.2(ps)]
OUTPUT_TERM: DIV_RX_MUX/U1/Y [1411.7(ps) 1674.6(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1658.6(ps)  1661.1(ps)]
     Rise Skew	   : 2.5(ps)
     Fall Delay	   : [1932.1(ps)  1934.7(ps)]
     Fall Skew	   : 2.6(ps)


  Main Tree from DIV_RX_MUX/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [1658.6(ps)  1661.1(ps)] Skew [2.5(ps)]
     Fall Delay [1932.1(ps)  1934.7(ps)] Skew=[2.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: DIV_TX_MUX/U1/A [1191.6(ps) 1397.5(ps)]
OUTPUT_TERM: DIV_TX_MUX/U1/Y [1393.9(ps) 1658.5(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1665.3(ps)  1673.2(ps)]
     Rise Skew	   : 7.9(ps)
     Fall Delay	   : [1941(ps)  1949(ps)]
     Fall Skew	   : 8(ps)


  Main Tree from DIV_TX_MUX/U1/Y w/o tracing through gates: 
     nrSink : 43
     nrGate : 0
     Rise Delay [1665.3(ps)  1673.2(ps)] Skew [7.9(ps)]
     Fall Delay [1941(ps)  1949(ps)] Skew=[8(ps)]


**** Sub Tree Report ****
INPUT_TERM: REF_CLK_MUX/U1/B [976(ps) 1044.7(ps)]
OUTPUT_TERM: REF_CLK_MUX/U1/Y [1196.5(ps) 1325(ps)]

Main Tree: 
     nrSink         : 256
     Rise Delay	   : [1615.9(ps)  1638.3(ps)]
     Rise Skew	   : 22.4(ps)
     Fall Delay	   : [1734.2(ps)  1768.2(ps)]
     Fall Skew	   : 34(ps)


  Child Tree 1 from U13_CLK_GATE/U0_TLATNCAX12M/CK: 
     nrSink : 17
     Rise Delay [1617.9(ps)  1619(ps)] Skew [1.1(ps)]
     Fall Delay[1734.2(ps)  1735.3(ps)] Skew=[1.1(ps)]


  Main Tree from REF_CLK_MUX/U1/Y w/o tracing through gates: 
     nrSink : 239
     nrGate : 1
     Rise Delay [1615.9(ps)  1638.3(ps)] Skew [22.4(ps)]
     Fall Delay [1745.9(ps)  1768.2(ps)] Skew=[22.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: U13_CLK_GATE/U0_TLATNCAX12M/CK [1202(ps) 1330.4(ps)]
OUTPUT_TERM: U13_CLK_GATE/U0_TLATNCAX12M/ECK [1382.7(ps) 1515.7(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [1617.9(ps)  1619(ps)]
     Rise Skew	   : 1.1(ps)
     Fall Delay	   : [1734.2(ps)  1735.3(ps)]
     Fall Skew	   : 1.1(ps)


  Main Tree from U13_CLK_GATE/U0_TLATNCAX12M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [1617.9(ps)  1619(ps)] Skew [1.1(ps)]
     Fall Delay [1734.2(ps)  1735.3(ps)] Skew=[1.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: DIV_RX_MUX/U1/B [1222.2(ps) 1140(ps)]
OUTPUT_TERM: DIV_RX_MUX/U1/Y [1404.5(ps) 1387.5(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1651.3(ps)  1653.8(ps)]
     Rise Skew	   : 2.5(ps)
     Fall Delay	   : [1647.8(ps)  1650.4(ps)]
     Fall Skew	   : 2.6(ps)


  Main Tree from DIV_RX_MUX/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [1651.3(ps)  1653.8(ps)] Skew [2.5(ps)]
     Fall Delay [1647.8(ps)  1650.4(ps)] Skew=[2.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: DIV_TX_MUX/U1/B [1222.6(ps) 1140.4(ps)]
OUTPUT_TERM: DIV_TX_MUX/U1/Y [1391.8(ps) 1375.9(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1663.1(ps)  1671(ps)]
     Rise Skew	   : 7.9(ps)
     Fall Delay	   : [1661.1(ps)  1669.1(ps)]
     Fall Skew	   : 8(ps)


  Main Tree from DIV_TX_MUX/U1/Y w/o tracing through gates: 
     nrSink : 43
     nrGate : 0
     Rise Delay [1663.1(ps)  1671(ps)] Skew [7.9(ps)]
     Fall Delay [1661.1(ps)  1669.1(ps)] Skew=[8(ps)]


scan_clk (0 0) load=0.0485321(pf) 

scan_clk__L1_I0/A (0.0021 0.0021) 
scan_clk__L1_I0/Y (0.0342 0.0358) load=0.049884(pf) 

scan_clk__L2_I0/A (0.0404 0.042) 
scan_clk__L2_I0/Y (0.0888 0.0904) load=0.0595632(pf) 

scan_clk__L3_I0/A (0.0927 0.0943) 
scan_clk__L3_I0/Y (0.141 0.1404) load=0.0555178(pf) 

UART_CLK_MUX/U1/B (0.0925 0.0941) 
UART_CLK_MUX/U1/Y (0.3225 0.3831) load=0.0410039(pf) 

scan_clk__L4_I1/A (0.1412 0.1406) 
scan_clk__L4_I1/Y (0.2449 0.2519) load=0.00903409(pf) 

scan_clk__L4_I0/A (0.143 0.1424) 
scan_clk__L4_I0/Y (0.1738 0.1765) load=0.0129705(pf) 

O_CLK2__L1_I0/A (0.3281 0.3887) 
O_CLK2__L1_I0/Y (0.4359 0.5207) load=0.0160646(pf) 

U6_CLK_DIV_TX/output_clk_reg/CK (0.3247 0.3853) 
U6_CLK_DIV_TX/output_clk_reg/Q (0.9684 0.9437) load=0.00981413(pf) 

U8_CLK_DIV_RX/output_clk_reg/CK (0.3264 0.387) 
U8_CLK_DIV_RX/output_clk_reg/Q (0.9691 0.9446) load=0.00965247(pf) 

scan_clk__L5_I1/A (0.2452 0.2522) 
scan_clk__L5_I1/Y (0.3522 0.3703) load=0.0184036(pf) 

scan_clk__L5_I0/A (0.1743 0.177) 
scan_clk__L5_I0/Y (0.2684 0.2788) load=0.0161439(pf) 

O_CLK2__L2_I0/A (0.437 0.5218) 
O_CLK2__L2_I0/Y (0.537 0.6267) load=0.00953888(pf) 

U6_CLK_DIV_TX/U22/B (0.9686 0.9439) 
U6_CLK_DIV_TX/U22/Y (1.213 1.2855) load=0.00407483(pf) 

U8_CLK_DIV_RX/U34/B (0.9694 0.9449) 
U8_CLK_DIV_RX/U34/Y (1.2172 1.2901) load=0.00432511(pf) 

scan_clk__L6_I1/A (0.3538 0.3719) 
scan_clk__L6_I1/Y (0.4556 0.4847) load=0.00981101(pf) 

scan_clk__L6_I0/A (0.2691 0.2795) 
scan_clk__L6_I0/Y (0.3705 0.3861) load=0.020757(pf) 

O_CLK2__L3_I0/A (0.537 0.6267) 
O_CLK2__L3_I0/Y (0.6375 0.733) load=0.00953888(pf) 

DIV_TX_MUX/U1/A (1.2131 1.2856) 
DIV_TX_MUX/U1/Y (1.4156 1.5473) load=0.0148907(pf) 

DIV_RX_MUX/U1/A (1.2173 1.2902) 
DIV_RX_MUX/U1/Y (1.4341 1.5644) load=0.0211604(pf) 

scan_clk__L7_I1/A (0.456 0.4851) 
scan_clk__L7_I1/Y (0.5569 0.5969) load=0.0113752(pf) 

scan_clk__L7_I0/A (0.3724 0.388) 
scan_clk__L7_I0/Y (0.4744 0.4956) load=0.0106888(pf) 

O_CLK2__L4_I0/A (0.6375 0.733) 
O_CLK2__L4_I0/Y (0.737 0.8384) load=0.00805974(pf) 

O_CLK3__L1_I0/A (1.4165 1.5482) 
O_CLK3__L1_I0/Y (1.5438 1.6938) load=0.0541842(pf) 

O_CLK4__L1_I0/A (1.4358 1.5661) 
O_CLK4__L1_I0/Y (1.5598 1.7064) load=0.0585642(pf) 

scan_clk__L8_I1/A (0.5575 0.5975) 
scan_clk__L8_I1/Y (0.6626 0.7137) load=0.0169489(pf) 

scan_clk__L8_I0/A (0.4748 0.496) 
scan_clk__L8_I0/Y (0.5769 0.6039) load=0.0116429(pf) 

O_CLK2__L5_I0/A (0.7374 0.8388) 
O_CLK2__L5_I0/Y (0.8919 1.0031) load=0.0575316(pf) 

O_CLK3__L2_I0/A (1.5486 1.6986) 
O_CLK3__L2_I0/Y (1.7714 1.6312) load=0.136973(pf) 

O_CLK4__L2_I0/A (1.5668 1.7134) 
O_CLK4__L2_I0/Y (1.7688 1.6306) load=0.0810807(pf) 

scan_clk__L9_I1/A (0.6639 0.715) 
scan_clk__L9_I1/Y (0.7701 0.8324) load=0.0165945(pf) 

scan_clk__L9_I0/A (0.5774 0.6044) 
scan_clk__L9_I0/Y (0.6831 0.7157) load=0.0169872(pf) 

O_CLK2__L6_I1/A (0.8936 1.0048) 
O_CLK2__L6_I1/Y (1.0178 1.1361) load=0.0126545(pf) 

O_CLK2__L6_I0/A (0.8945 1.0057) 
O_CLK2__L6_I0/Y (1.0571 0.9464) load=0.020379(pf) 

O_CLK3__L3_I3/A (1.7773 1.6371) 
O_CLK3__L3_I3/Y (1.6869 1.8297) load=0.0274459(pf) 

O_CLK3__L3_I2/A (1.7776 1.6374) 
O_CLK3__L3_I2/Y (1.6933 1.8361) load=0.0389709(pf) 

O_CLK3__L3_I1/A (1.778 1.6378) 
O_CLK3__L3_I1/Y (1.6937 1.8366) load=0.0389833(pf) 

O_CLK3__L3_I0/A (1.7775 1.6373) 
O_CLK3__L3_I0/Y (1.6874 1.8302) load=0.0279824(pf) 

O_CLK4__L3_I1/A (1.7707 1.6325) 
O_CLK4__L3_I1/Y (1.6815 1.8225) load=0.0512902(pf) 

O_CLK4__L3_I0/A (1.7711 1.6329) 
O_CLK4__L3_I0/Y (1.6802 1.8211) load=0.0464515(pf) 

scan_clk__L10_I1/A (0.7713 0.8336) 
scan_clk__L10_I1/Y (0.8808 0.9545) load=0.0214435(pf) 

scan_clk__L10_I0/A (0.6843 0.7169) 
scan_clk__L10_I0/Y (0.7889 0.8272) load=0.0133427(pf) 

O_CLK2__L7_I1/A (1.0184 1.1367) 
O_CLK2__L7_I1/Y (1.1256 1.2494) load=0.0187653(pf) 

O_CLK2__L7_I0/A (1.0579 0.9472) 
O_CLK2__L7_I0/Y (0.9781 1.0919) load=0.00792086(pf) 

U3_FIFO/U4/raddr_reg[0]/CK (1.6878 1.8306) 

U3_FIFO/U4/raddr_reg[2]/CK (1.6878 1.8306) 

U3_FIFO/U4/rptr_reg_reg[0]/CK (1.6877 1.8305) 

U3_FIFO/U4/rptr_reg_reg[1]/CK (1.6879 1.8307) 

U3_FIFO/U4/rptr_reg_reg[2]/CK (1.6879 1.8307) 

U3_FIFO/U4/raddr_reg[1]/CK (1.6878 1.8306) 

U3_FIFO/U1/SYNC_reg_reg[1][1]/CK (1.687 1.8298) 

U3_FIFO/U1/SYNC_reg_reg[0][0]/CK (1.6873 1.8301) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[0]/CK (1.694 1.8368) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[1]/CK (1.694 1.8368) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]/CK (1.6943 1.8371) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]/CK (1.6941 1.8369) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]/CK (1.6944 1.8372) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]/CK (1.6939 1.8367) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]/CK (1.6946 1.8374) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]/CK (1.6947 1.8375) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]/CK (1.6947 1.8375) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]/CK (1.6945 1.8373) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]/CK (1.6941 1.8369) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/CK (1.6939 1.8367) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/CK (1.6941 1.8369) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/CK (1.6946 1.8375) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[2]/CK (1.6947 1.8376) 

U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/CK (1.6947 1.8376) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]/CK (1.6949 1.8378) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]/CK (1.6948 1.8377) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]/CK (1.6947 1.8376) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]/CK (1.6945 1.8374) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]/CK (1.6944 1.8373) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]/CK (1.6947 1.8376) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[7]/CK (1.6947 1.8376) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/CK (1.6945 1.8374) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]/CK (1.6947 1.8376) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]/CK (1.6949 1.8378) 

U3_FIFO/U1/SYNC_reg_reg[0][1]/CK (1.6881 1.8309) 

U3_FIFO/U1/SYNC_reg_reg[1][0]/CK (1.6879 1.8307) 

U3_FIFO/U1/SYNC_reg_reg[2][0]/CK (1.6881 1.8309) 

U3_FIFO/U1/SYNC_reg_reg[2][1]/CK (1.688 1.8308) 

U3_FIFO/U1/SYNC_reg_reg[3][0]/CK (1.688 1.8308) 

U3_FIFO/U1/SYNC_reg_reg[3][1]/CK (1.6879 1.8307) 

U3_FIFO/U4/rptr_reg_reg[3]/CK (1.688 1.8308) 

U4_PLSE_GEN1/prev_flop_reg/CK (1.688 1.8308) 

U4_PLSE_GEN1/pulse_flop_reg/CK (1.6881 1.8309) 

U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/CK (1.6818 1.8228) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (1.6822 1.8232) 

U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (1.6823 1.8233) 

U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (1.6829 1.8239) 

U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (1.6825 1.8235) 

U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/CK (1.6831 1.8241) 

U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/CK (1.6832 1.8242) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (1.6824 1.8234) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (1.6822 1.8232) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (1.6823 1.8233) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/CK (1.6835 1.8245) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]/CK (1.6835 1.8245) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/CK (1.6835 1.8245) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/CK (1.6835 1.8245) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (1.6818 1.8228) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (1.6812 1.8221) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (1.6818 1.8227) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (1.6821 1.823) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (1.6827 1.8236) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (1.6828 1.8237) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (1.6828 1.8237) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (1.6829 1.8238) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (1.6829 1.8238) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (1.6825 1.8234) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (1.681 1.8219) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (1.6811 1.822) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (1.6811 1.822) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (1.6812 1.8221) 

scan_clk__L11_I1/A (0.8828 0.9565) 
scan_clk__L11_I1/Y (1.0057 1.0914) load=0.038971(pf) 

scan_clk__L11_I0/A (0.7896 0.8279) 
scan_clk__L11_I0/Y (0.8978 0.9417) load=0.0203613(pf) 

O_CLK2__L8_I0/A (1.1272 1.251) 
O_CLK2__L8_I0/Y (1.2397 1.3689) load=0.0251006(pf) 

U8_CLK_DIV_RX/U34/A (0.9782 1.092) 
U8_CLK_DIV_RX/U34/Y (1.195 1.4011) load=0.00432511(pf) 

U6_CLK_DIV_TX/U22/A (0.9783 1.0921) 
U6_CLK_DIV_TX/U22/Y (1.1915 1.3974) load=0.00407483(pf) 

scan_clk__L12_I1/A (1.0075 1.0932) 
scan_clk__L12_I1/Y (1.1457 1.0623) load=0.0513112(pf) 

scan_clk__L12_I0/A (0.899 0.9429) 
scan_clk__L12_I0/Y (0.9755 1.0442) load=0.00960755(pf) 

O_CLK2__L9_I0/A (1.2424 1.3716) 
O_CLK2__L9_I0/Y (1.3476 1.4824) load=0.0113596(pf) 

DIV_RX_MUX/U1/A (1.1951 1.4012) 
DIV_RX_MUX/U1/Y (1.4117 1.6746) load=0.0211604(pf) 

DIV_TX_MUX/U1/A (1.1916 1.3975) 
DIV_TX_MUX/U1/Y (1.3939 1.6585) load=0.0148907(pf) 

scan_clk__L13_I0/A (1.1493 1.0659) 
scan_clk__L13_I0/Y (1.1067 1.1915) load=0.0385591(pf) 

REF_CLK_MUX/U1/B (0.976 1.0447) 
REF_CLK_MUX/U1/Y (1.1965 1.325) load=0.0384955(pf) 

O_CLK2__L10_I0/A (1.3481 1.4829) 
O_CLK2__L10_I0/Y (1.4487 1.5936) load=0.01035(pf) 

O_CLK4__L1_I0/A (1.4134 1.6763) 
O_CLK4__L1_I0/Y (1.5374 1.8166) load=0.0585642(pf) 

O_CLK3__L1_I0/A (1.3948 1.6594) 
O_CLK3__L1_I0/Y (1.5221 1.805) load=0.0541842(pf) 

scan_clk__L14_I0/A (1.108 1.1928) 
scan_clk__L14_I0/Y (1.2219 1.1397) load=0.013099(pf) 

O_CLK1__L1_I0/A (1.2016 1.3301) 
O_CLK1__L1_I0/Y (1.3434 1.4835) load=0.0512226(pf) 

U13_CLK_GATE/U0_TLATNCAX12M/CK (1.202 1.3304) 
U13_CLK_GATE/U0_TLATNCAX12M/ECK (1.3827 1.5157) load=0.00938489(pf) 

O_CLK2__L11_I0/A (1.4491 1.594) 
O_CLK2__L11_I0/Y (1.5771 1.7341) load=0.0508107(pf) 

O_CLK4__L2_I0/A (1.5444 1.8236) 
O_CLK4__L2_I0/Y (1.879 1.6082) load=0.0810807(pf) 

O_CLK3__L2_I0/A (1.5269 1.8098) 
O_CLK3__L2_I0/Y (1.8826 1.6095) load=0.136973(pf) 

DIV_RX_MUX/U1/B (1.2222 1.14) 
DIV_RX_MUX/U1/Y (1.4045 1.3875) load=0.0211604(pf) 

DIV_TX_MUX/U1/B (1.2226 1.1404) 
DIV_TX_MUX/U1/Y (1.3918 1.3759) load=0.0148907(pf) 

O_CLK1__L2_I0/A (1.3474 1.4875) 
O_CLK1__L2_I0/Y (1.5496 1.4207) load=0.100255(pf) 

ALU_CLK__L1_I0/A (1.3831 1.5161) 
ALU_CLK__L1_I0/Y (1.569 1.4463) load=0.0100356(pf) 

O_CLK2__L12_I0/A (1.581 1.738) 
O_CLK2__L12_I0/Y (1.7875 1.631) load=0.041041(pf) 

O_CLK4__L3_I1/A (1.8809 1.6101) 
O_CLK4__L3_I1/Y (1.6591 1.9327) load=0.0512902(pf) 

O_CLK4__L3_I0/A (1.8813 1.6105) 
O_CLK4__L3_I0/Y (1.6578 1.9313) load=0.0464515(pf) 

O_CLK3__L3_I3/A (1.8885 1.6154) 
O_CLK3__L3_I3/Y (1.6652 1.9409) load=0.0274459(pf) 

O_CLK3__L3_I2/A (1.8888 1.6157) 
O_CLK3__L3_I2/Y (1.6716 1.9473) load=0.0389709(pf) 

O_CLK3__L3_I1/A (1.8892 1.6161) 
O_CLK3__L3_I1/Y (1.672 1.9478) load=0.0389833(pf) 

O_CLK3__L3_I0/A (1.8887 1.6156) 
O_CLK3__L3_I0/Y (1.6657 1.9414) load=0.0279824(pf) 

O_CLK4__L1_I0/A (1.4062 1.3892) 
O_CLK4__L1_I0/Y (1.5301 1.5323) load=0.0585642(pf) 

O_CLK3__L1_I0/A (1.3927 1.3768) 
O_CLK3__L1_I0/Y (1.5199 1.5251) load=0.0541842(pf) 

O_CLK1__L3_I1/A (1.5551 1.4262) 
O_CLK1__L3_I1/Y (1.4884 1.6184) load=0.0962561(pf) 

O_CLK1__L3_I0/A (1.5561 1.4272) 
O_CLK1__L3_I0/Y (1.4886 1.6186) load=0.0934248(pf) 

ALU_CLK__L2_I0/A (1.5691 1.4464) 
ALU_CLK__L2_I0/Y (1.6733 1.5669) load=0.0389971(pf) 

O_CLK2__L13_I0/A (1.79 1.6335) 
O_CLK2__L13_I0/Y (1.6782 1.8383) load=0.0522959(pf) 

U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/CK (1.6594 1.933) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (1.6598 1.9334) 

U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (1.6599 1.9335) 

U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (1.6605 1.9341) 

U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (1.6601 1.9337) 

U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/CK (1.6607 1.9343) 

U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/CK (1.6608 1.9344) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (1.66 1.9336) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (1.6598 1.9334) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (1.6599 1.9335) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/CK (1.6611 1.9347) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]/CK (1.6611 1.9347) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/CK (1.6611 1.9347) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/CK (1.6611 1.9347) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (1.6594 1.933) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (1.6588 1.9323) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (1.6594 1.9329) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (1.6597 1.9332) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (1.6603 1.9338) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (1.6604 1.9339) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (1.6604 1.9339) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (1.6605 1.934) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (1.6605 1.934) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (1.6601 1.9336) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (1.6586 1.9321) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (1.6587 1.9322) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (1.6587 1.9322) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (1.6588 1.9323) 

U3_FIFO/U4/raddr_reg[0]/CK (1.6661 1.9418) 

U3_FIFO/U4/raddr_reg[2]/CK (1.6661 1.9418) 

U3_FIFO/U4/rptr_reg_reg[0]/CK (1.666 1.9417) 

U3_FIFO/U4/rptr_reg_reg[1]/CK (1.6662 1.9419) 

U3_FIFO/U4/rptr_reg_reg[2]/CK (1.6662 1.9419) 

U3_FIFO/U4/raddr_reg[1]/CK (1.6661 1.9418) 

U3_FIFO/U1/SYNC_reg_reg[1][1]/CK (1.6653 1.941) 

U3_FIFO/U1/SYNC_reg_reg[0][0]/CK (1.6656 1.9413) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[0]/CK (1.6723 1.948) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[1]/CK (1.6723 1.948) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]/CK (1.6726 1.9483) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]/CK (1.6724 1.9481) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]/CK (1.6727 1.9484) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]/CK (1.6722 1.9479) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]/CK (1.6729 1.9486) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]/CK (1.673 1.9487) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]/CK (1.673 1.9487) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]/CK (1.6728 1.9485) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]/CK (1.6724 1.9481) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/CK (1.6722 1.9479) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/CK (1.6724 1.9481) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/CK (1.6729 1.9487) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[2]/CK (1.673 1.9488) 

U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/CK (1.673 1.9488) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]/CK (1.6732 1.949) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]/CK (1.6731 1.9489) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]/CK (1.673 1.9488) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]/CK (1.6728 1.9486) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]/CK (1.6727 1.9485) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]/CK (1.673 1.9488) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[7]/CK (1.673 1.9488) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/CK (1.6728 1.9486) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]/CK (1.673 1.9488) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]/CK (1.6732 1.949) 

U3_FIFO/U1/SYNC_reg_reg[0][1]/CK (1.6664 1.9421) 

U3_FIFO/U1/SYNC_reg_reg[1][0]/CK (1.6662 1.9419) 

U3_FIFO/U1/SYNC_reg_reg[2][0]/CK (1.6664 1.9421) 

U3_FIFO/U1/SYNC_reg_reg[2][1]/CK (1.6663 1.942) 

U3_FIFO/U1/SYNC_reg_reg[3][0]/CK (1.6663 1.942) 

U3_FIFO/U1/SYNC_reg_reg[3][1]/CK (1.6662 1.9419) 

U3_FIFO/U4/rptr_reg_reg[3]/CK (1.6663 1.942) 

U4_PLSE_GEN1/prev_flop_reg/CK (1.6663 1.942) 

U4_PLSE_GEN1/pulse_flop_reg/CK (1.6664 1.9421) 

O_CLK4__L2_I0/A (1.5371 1.5393) 
O_CLK4__L2_I0/Y (1.5947 1.6009) load=0.0810807(pf) 

O_CLK3__L2_I0/A (1.5247 1.5299) 
O_CLK3__L2_I0/Y (1.6027 1.6073) load=0.136973(pf) 

O_CLK1__L4_I3/A (1.4935 1.6235) 
O_CLK1__L4_I3/Y (1.6864 1.5582) load=0.102888(pf) 

O_CLK1__L4_I2/A (1.4919 1.6219) 
O_CLK1__L4_I2/Y (1.6851 1.5569) load=0.103931(pf) 

O_CLK1__L4_I1/A (1.4896 1.6196) 
O_CLK1__L4_I1/Y (1.6826 1.5544) load=0.104374(pf) 

O_CLK1__L4_I0/A (1.4892 1.6192) 
O_CLK1__L4_I0/Y (1.6814 1.5532) load=0.101741(pf) 

ALU_CLK__L3_I0/A (1.6751 1.5687) 
ALU_CLK__L3_I0/Y (1.6168 1.7331) load=0.0508437(pf) 

U8_CLK_DIV_RX/cyc_counter_reg[0]/CK (1.6802 1.8403) 

U8_CLK_DIV_RX/cyc_counter_reg[1]/CK (1.6802 1.8403) 

U8_CLK_DIV_RX/cyc_counter_reg[3]/CK (1.6804 1.8405) 

U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (1.6804 1.8405) 

U8_CLK_DIV_RX/x_flag_reg/CK (1.6804 1.8405) 

U6_CLK_DIV_TX/x_flag_reg/CK (1.6808 1.8409) 

U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (1.6814 1.8415) 

U6_CLK_DIV_TX/cyc_counter_reg[1]/CK (1.6816 1.8417) 

U6_CLK_DIV_TX/cyc_counter_reg[2]/CK (1.6818 1.8419) 

U6_CLK_DIV_TX/cyc_counter_reg[3]/CK (1.6818 1.8419) 

U6_CLK_DIV_TX/cyc_counter_reg[4]/CK (1.682 1.8421) 

U1_RST_SYNC2/RST_REG_reg[0]/CK (1.6819 1.842) 

U1_RST_SYNC2/RST_REG_reg[1]/CK (1.6819 1.842) 

U6_CLK_DIV_TX/cyc_counter_reg[6]/CK (1.6819 1.842) 

U6_CLK_DIV_TX/cyc_counter_reg[5]/CK (1.682 1.8421) 

U6_CLK_DIV_TX/cyc_counter_reg[7]/CK (1.682 1.8421) 

O_CLK4__L3_I1/A (1.5966 1.6028) 
O_CLK4__L3_I1/Y (1.6518 1.6484) load=0.0512902(pf) 

O_CLK4__L3_I0/A (1.597 1.6032) 
O_CLK4__L3_I0/Y (1.6505 1.647) load=0.0464515(pf) 

O_CLK3__L3_I3/A (1.6086 1.6132) 
O_CLK3__L3_I3/Y (1.663 1.661) load=0.0274459(pf) 

O_CLK3__L3_I2/A (1.6089 1.6135) 
O_CLK3__L3_I2/Y (1.6694 1.6674) load=0.0389709(pf) 

O_CLK3__L3_I1/A (1.6093 1.6139) 
O_CLK3__L3_I1/Y (1.6698 1.6679) load=0.0389833(pf) 

O_CLK3__L3_I0/A (1.6088 1.6134) 
O_CLK3__L3_I0/Y (1.6635 1.6615) load=0.0279824(pf) 

O_CLK1__L5_I7/A (1.6881 1.5599) 
O_CLK1__L5_I7/Y (1.6189 1.7489) load=0.08613(pf) 

O_CLK1__L5_I6/A (1.6931 1.5649) 
O_CLK1__L5_I6/Y (1.6262 1.7561) load=0.0939092(pf) 

O_CLK1__L5_I5/A (1.6905 1.5623) 
O_CLK1__L5_I5/Y (1.6227 1.7528) load=0.0904845(pf) 

O_CLK1__L5_I4/A (1.6926 1.5644) 
O_CLK1__L5_I4/Y (1.6259 1.7559) load=0.0942113(pf) 

O_CLK1__L5_I3/A (1.6938 1.5656) 
O_CLK1__L5_I3/Y (1.628 1.7579) load=0.0964142(pf) 

O_CLK1__L5_I2/A (1.6934 1.5651) 
O_CLK1__L5_I2/Y (1.6253 1.7554) load=0.0887567(pf) 

O_CLK1__L5_I1/A (1.6851 1.5569) 
O_CLK1__L5_I1/Y (1.6181 1.7481) load=0.0943495(pf) 

O_CLK1__L5_I0/A (1.6836 1.5554) 
O_CLK1__L5_I0/Y (1.6158 1.7458) load=0.0915526(pf) 

U12_ALU/ALU_OUT_reg[5]/CK (1.618 1.7343) 

U12_ALU/ALU_OUT_reg[1]/CK (1.618 1.7343) 

U12_ALU/ALU_OUT_reg[4]/CK (1.618 1.7343) 

U12_ALU/ALU_OUT_reg[6]/CK (1.6181 1.7344) 

U12_ALU/ALU_OUT_reg[3]/CK (1.6179 1.7342) 

U12_ALU/ALU_OUT_reg[0]/CK (1.6179 1.7342) 

U12_ALU/ALU_OUT_reg[2]/CK (1.618 1.7343) 

U12_ALU/ALU_OUT_reg[7]/CK (1.6179 1.7342) 

U12_ALU/ALU_OUT_reg[9]/CK (1.6187 1.735) 

U12_ALU/ALU_OUT_reg[12]/CK (1.6186 1.7349) 

U12_ALU/ALU_OUT_reg[8]/CK (1.6184 1.7347) 

U12_ALU/ALU_OUT_reg[13]/CK (1.6187 1.735) 

U12_ALU/ALU_OUT_reg[10]/CK (1.6185 1.7348) 

U12_ALU/ALU_OUT_reg[11]/CK (1.6188 1.7351) 

U12_ALU/ALU_OUT_reg[14]/CK (1.619 1.7353) 

U12_ALU/OUT_VALID_reg/CK (1.619 1.7353) 

U12_ALU/ALU_OUT_reg[15]/CK (1.619 1.7353) 

U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/CK (1.6521 1.6487) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (1.6525 1.6491) 

U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (1.6526 1.6492) 

U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (1.6532 1.6498) 

U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (1.6528 1.6494) 

U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/CK (1.6534 1.65) 

U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/CK (1.6535 1.6501) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (1.6527 1.6493) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (1.6525 1.6491) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (1.6526 1.6492) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/CK (1.6538 1.6504) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]/CK (1.6538 1.6504) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/CK (1.6538 1.6504) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/CK (1.6538 1.6504) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (1.6521 1.6487) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (1.6515 1.648) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (1.6521 1.6486) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (1.6524 1.6489) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (1.653 1.6495) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (1.6531 1.6496) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (1.6531 1.6496) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (1.6532 1.6497) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (1.6532 1.6497) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (1.6528 1.6493) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (1.6513 1.6478) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (1.6514 1.6479) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (1.6514 1.6479) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (1.6515 1.648) 

U3_FIFO/U4/raddr_reg[0]/CK (1.6639 1.6619) 

U3_FIFO/U4/raddr_reg[2]/CK (1.6639 1.6619) 

U3_FIFO/U4/rptr_reg_reg[0]/CK (1.6638 1.6618) 

U3_FIFO/U4/rptr_reg_reg[1]/CK (1.664 1.662) 

U3_FIFO/U4/rptr_reg_reg[2]/CK (1.664 1.662) 

U3_FIFO/U4/raddr_reg[1]/CK (1.6639 1.6619) 

U3_FIFO/U1/SYNC_reg_reg[1][1]/CK (1.6631 1.6611) 

U3_FIFO/U1/SYNC_reg_reg[0][0]/CK (1.6634 1.6614) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[0]/CK (1.6701 1.6681) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[1]/CK (1.6701 1.6681) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]/CK (1.6704 1.6684) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]/CK (1.6702 1.6682) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]/CK (1.6705 1.6685) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]/CK (1.67 1.668) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]/CK (1.6707 1.6687) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]/CK (1.6708 1.6688) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]/CK (1.6708 1.6688) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]/CK (1.6706 1.6686) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]/CK (1.6702 1.6682) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/CK (1.67 1.668) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/CK (1.6702 1.6682) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/CK (1.6707 1.6688) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[2]/CK (1.6708 1.6689) 

U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/CK (1.6708 1.6689) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]/CK (1.671 1.6691) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]/CK (1.6709 1.669) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]/CK (1.6708 1.6689) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]/CK (1.6706 1.6687) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]/CK (1.6705 1.6686) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]/CK (1.6708 1.6689) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[7]/CK (1.6708 1.6689) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/CK (1.6706 1.6687) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]/CK (1.6708 1.6689) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]/CK (1.671 1.6691) 

U3_FIFO/U1/SYNC_reg_reg[0][1]/CK (1.6642 1.6622) 

U3_FIFO/U1/SYNC_reg_reg[1][0]/CK (1.664 1.662) 

U3_FIFO/U1/SYNC_reg_reg[2][0]/CK (1.6642 1.6622) 

U3_FIFO/U1/SYNC_reg_reg[2][1]/CK (1.6641 1.6621) 

U3_FIFO/U1/SYNC_reg_reg[3][0]/CK (1.6641 1.6621) 

U3_FIFO/U1/SYNC_reg_reg[3][1]/CK (1.664 1.662) 

U3_FIFO/U4/rptr_reg_reg[3]/CK (1.6641 1.6621) 

U4_PLSE_GEN1/prev_flop_reg/CK (1.6641 1.6621) 

U4_PLSE_GEN1/pulse_flop_reg/CK (1.6642 1.6622) 

U11_REG_FILE/REG_FILE_reg[2][1]/CK (1.6212 1.7512) 

U10_SYS_CTRL/Address_seq_reg[2]/CK (1.6219 1.7519) 

U10_SYS_CTRL/Address_seq_reg[3]/CK (1.6219 1.7519) 

U10_SYS_CTRL/Address_seq_reg[1]/CK (1.6225 1.7525) 

U3_FIFO/U0/FIFO_Memory_reg[5][7]/CK (1.6236 1.7536) 

U3_FIFO/U0/FIFO_Memory_reg[6][0]/CK (1.6231 1.7531) 

U3_FIFO/U0/FIFO_Memory_reg[6][4]/CK (1.6231 1.7531) 

U3_FIFO/U0/FIFO_Memory_reg[5][6]/CK (1.6239 1.7539) 

U3_FIFO/U0/FIFO_Memory_reg[6][1]/CK (1.6231 1.7531) 

U3_FIFO/U0/FIFO_Memory_reg[6][2]/CK (1.6232 1.7531) 

U3_FIFO/U0/FIFO_Memory_reg[6][3]/CK (1.6232 1.7532) 

U10_SYS_CTRL/Address_seq_reg[0]/CK (1.6239 1.7539) 

U10_SYS_CTRL/current_state_reg[2]/CK (1.6245 1.7545) 

U10_SYS_CTRL/current_state_reg[1]/CK (1.6246 1.7546) 

U10_SYS_CTRL/current_state_reg[0]/CK (1.6246 1.7546) 

U2_DATA_SYNC/sync_bus_reg[0]/CK (1.6245 1.7545) 

U2_DATA_SYNC/enable_flop_reg/CK (1.6243 1.7543) 

U3_FIFO/U0/FIFO_Memory_reg[5][5]/CK (1.6246 1.7546) 

U3_FIFO/U0/FIFO_Memory_reg[5][4]/CK (1.6249 1.7549) 

U3_FIFO/U0/FIFO_Memory_reg[5][2]/CK (1.6249 1.7549) 

U3_FIFO/U0/FIFO_Memory_reg[5][3]/CK (1.6249 1.7548) 

U2_DATA_SYNC/sync_bus_reg[7]/CK (1.6254 1.7554) 

U2_DATA_SYNC/sync_flops_reg[0]/CK (1.6258 1.7558) 

U2_DATA_SYNC/sync_bus_reg[6]/CK (1.6258 1.7558) 

U2_DATA_SYNC/sync_flops_reg[1]/CK (1.6258 1.7558) 

U2_DATA_SYNC/sync_bus_reg[5]/CK (1.626 1.756) 

U2_DATA_SYNC/enable_pulse_reg/CK (1.6261 1.7561) 

U2_DATA_SYNC/sync_bus_reg[4]/CK (1.6262 1.7561) 

U2_DATA_SYNC/sync_bus_reg[3]/CK (1.6261 1.7561) 

U2_DATA_SYNC/sync_bus_reg[2]/CK (1.6261 1.7561) 

U3_FIFO/U0/FIFO_Memory_reg[7][5]/CK (1.6359 1.7658) 

U3_FIFO/U0/FIFO_Memory_reg[7][4]/CK (1.6358 1.7657) 

U3_FIFO/U0/FIFO_Memory_reg[2][1]/CK (1.6357 1.7656) 

U3_FIFO/U0/FIFO_Memory_reg[1][7]/CK (1.6358 1.7657) 

U3_FIFO/U0/FIFO_Memory_reg[1][6]/CK (1.6358 1.7657) 

U3_FIFO/U0/FIFO_Memory_reg[2][0]/CK (1.6356 1.7655) 

U3_FIFO/U0/FIFO_Memory_reg[2][3]/CK (1.6347 1.7646) 

U3_FIFO/U0/FIFO_Memory_reg[4][0]/CK (1.6354 1.7653) 

U3_FIFO/U0/FIFO_Memory_reg[3][7]/CK (1.6354 1.7653) 

U3_FIFO/U0/FIFO_Memory_reg[4][1]/CK (1.6354 1.7653) 

U3_FIFO/U0/FIFO_Memory_reg[2][2]/CK (1.6352 1.7651) 

U3_FIFO/U0/FIFO_Memory_reg[3][6]/CK (1.6347 1.7646) 

U3_FIFO/U0/FIFO_Memory_reg[3][4]/CK (1.6346 1.7645) 

U3_FIFO/U0/FIFO_Memory_reg[3][5]/CK (1.6347 1.7646) 

U3_FIFO/U0/FIFO_Memory_reg[2][4]/CK (1.6347 1.7646) 

U3_FIFO/U0/FIFO_Memory_reg[3][3]/CK (1.6341 1.764) 

U3_FIFO/U0/FIFO_Memory_reg[2][7]/CK (1.6339 1.7638) 

U3_FIFO/U0/FIFO_Memory_reg[3][2]/CK (1.6334 1.7633) 

U3_FIFO/U0/FIFO_Memory_reg[2][5]/CK (1.634 1.7639) 

U3_FIFO/U0/FIFO_Memory_reg[2][6]/CK (1.634 1.7639) 

U3_FIFO/U0/FIFO_Memory_reg[3][1]/CK (1.6328 1.7626) 

U3_FIFO/U0/FIFO_Memory_reg[4][3]/CK (1.6317 1.7616) 

U3_FIFO/U0/FIFO_Memory_reg[4][4]/CK (1.6304 1.7603) 

U3_FIFO/U0/FIFO_Memory_reg[3][0]/CK (1.6307 1.7606) 

U3_FIFO/U0/FIFO_Memory_reg[4][2]/CK (1.63 1.7599) 

U3_FIFO/U0/FIFO_Memory_reg[5][0]/CK (1.6299 1.7598) 

U3_FIFO/U0/FIFO_Memory_reg[4][5]/CK (1.63 1.7599) 

U3_FIFO/U0/FIFO_Memory_reg[4][6]/CK (1.6295 1.7594) 

U3_FIFO/U0/FIFO_Memory_reg[5][1]/CK (1.63 1.7599) 

U3_FIFO/U0/FIFO_Memory_reg[4][7]/CK (1.63 1.7599) 

U3_FIFO/U0/FIFO_Memory_reg[7][2]/CK (1.626 1.7561) 

U3_FIFO/U0/FIFO_Memory_reg[7][1]/CK (1.6259 1.756) 

U3_FIFO/U0/FIFO_Memory_reg[7][3]/CK (1.626 1.7561) 

U3_FIFO/U0/FIFO_Memory_reg[7][0]/CK (1.6254 1.7555) 

U3_FIFO/U0/FIFO_Memory_reg[7][6]/CK (1.6234 1.7535) 

U3_FIFO/U0/FIFO_Memory_reg[6][7]/CK (1.626 1.7561) 

U3_FIFO/U0/FIFO_Memory_reg[7][7]/CK (1.6248 1.7549) 

U3_FIFO/U0/FIFO_Memory_reg[0][0]/CK (1.6252 1.7553) 

U3_FIFO/U0/FIFO_Memory_reg[6][6]/CK (1.6263 1.7564) 

U3_FIFO/U0/FIFO_Memory_reg[1][0]/CK (1.6258 1.7559) 

U3_FIFO/U0/FIFO_Memory_reg[6][5]/CK (1.6269 1.757) 

U11_REG_FILE/REG_FILE_reg[2][3]/CK (1.6268 1.7569) 

U11_REG_FILE/REG_FILE_reg[2][2]/CK (1.6273 1.7574) 

U3_FIFO/U0/FIFO_Memory_reg[0][1]/CK (1.6261 1.7562) 

U11_REG_FILE/REG_FILE_reg[3][0]/CK (1.6274 1.7575) 

U11_REG_FILE/REG_FILE_reg[2][6]/CK (1.6276 1.7577) 

U3_FIFO/U0/FIFO_Memory_reg[1][1]/CK (1.6264 1.7565) 

U3_FIFO/U0/FIFO_Memory_reg[1][2]/CK (1.6266 1.7567) 

U11_REG_FILE/REG_FILE_reg[2][5]/CK (1.6278 1.7579) 

U11_REG_FILE/REG_FILE_reg[1][2]/CK (1.6279 1.758) 

U11_REG_FILE/REG_FILE_reg[1][3]/CK (1.628 1.7581) 

U11_REG_FILE/REG_FILE_reg[2][4]/CK (1.628 1.7581) 

U3_FIFO/U0/FIFO_Memory_reg[0][7]/CK (1.6269 1.757) 

U3_FIFO/U0/FIFO_Memory_reg[1][3]/CK (1.6269 1.757) 

U3_FIFO/U0/FIFO_Memory_reg[0][6]/CK (1.6268 1.7569) 

U3_FIFO/U0/FIFO_Memory_reg[0][5]/CK (1.627 1.7571) 

U3_FIFO/U0/FIFO_Memory_reg[1][5]/CK (1.6268 1.7569) 

U3_FIFO/U0/FIFO_Memory_reg[0][4]/CK (1.627 1.7571) 

U3_FIFO/U0/FIFO_Memory_reg[0][3]/CK (1.627 1.7571) 

U3_FIFO/U0/FIFO_Memory_reg[0][2]/CK (1.6264 1.7565) 

U3_FIFO/U3/wptr_reg_reg[0]/CK (1.6281 1.7581) 

U11_REG_FILE/REG_FILE_reg[3][5]/CK (1.6287 1.7587) 

U11_REG_FILE/REG_FILE_reg[9][5]/CK (1.629 1.759) 

U11_REG_FILE/REG_FILE_reg[3][3]/CK (1.6289 1.7589) 

U11_REG_FILE/REG_FILE_reg[3][1]/CK (1.6291 1.7591) 

U11_REG_FILE/REG_FILE_reg[3][2]/CK (1.629 1.759) 

U11_REG_FILE/REG_FILE_reg[9][0]/CK (1.6287 1.7587) 

U3_FIFO/U3/wptr_reg_reg[1]/CK (1.6291 1.7591) 

U3_FIFO/U3/waddr_reg[2]/CK (1.6291 1.7591) 

U3_FIFO/U3/wptr_reg_reg[2]/CK (1.6288 1.7588) 

U3_FIFO/U3/waddr_reg[0]/CK (1.6292 1.7592) 

U3_FIFO/U3/wptr_reg_reg[3]/CK (1.6288 1.7588) 

U11_REG_FILE/REG_FILE_reg[9][6]/CK (1.6291 1.7591) 

U3_FIFO/U0/FIFO_Memory_reg[1][4]/CK (1.6293 1.7593) 

U3_FIFO/U3/waddr_reg[1]/CK (1.6293 1.7593) 

U11_REG_FILE/REG_FILE_reg[9][2]/CK (1.6291 1.7591) 

U11_REG_FILE/REG_FILE_reg[9][3]/CK (1.6293 1.7593) 

U0_RST_SYNC1/RST_REG_reg[1]/CK (1.6295 1.7595) 

U3_FIFO/U2/SYNC_reg_reg[3][1]/CK (1.6296 1.7595) 

U0_RST_SYNC1/RST_REG_reg[0]/CK (1.6296 1.7596) 

U11_REG_FILE/REG_FILE_reg[9][4]/CK (1.6296 1.7596) 

U3_FIFO/U2/SYNC_reg_reg[2][0]/CK (1.6299 1.7599) 

U11_REG_FILE/REG_FILE_reg[9][7]/CK (1.6297 1.7597) 

U3_FIFO/U2/SYNC_reg_reg[2][1]/CK (1.6302 1.7602) 

U3_FIFO/U2/SYNC_reg_reg[1][1]/CK (1.6302 1.7602) 

U3_FIFO/U2/SYNC_reg_reg[3][0]/CK (1.6302 1.7602) 

U3_FIFO/U2/SYNC_reg_reg[1][0]/CK (1.6302 1.7602) 

U3_FIFO/U2/SYNC_reg_reg[0][0]/CK (1.6303 1.7603) 

U3_FIFO/U2/SYNC_reg_reg[0][1]/CK (1.6303 1.7603) 

U11_REG_FILE/REG_FILE_reg[11][6]/CK (1.6354 1.7653) 

U11_REG_FILE/REG_FILE_reg[8][7]/CK (1.6327 1.7626) 

U11_REG_FILE/REG_FILE_reg[3][7]/CK (1.6357 1.7655) 

U11_REG_FILE/REG_FILE_reg[11][7]/CK (1.6357 1.7656) 

U11_REG_FILE/REG_FILE_reg[12][0]/CK (1.6358 1.7657) 

U11_REG_FILE/REG_FILE_reg[4][0]/CK (1.6358 1.7657) 

U11_REG_FILE/REG_FILE_reg[4][1]/CK (1.6359 1.7657) 

U11_REG_FILE/REG_FILE_reg[11][4]/CK (1.6358 1.7657) 

U11_REG_FILE/REG_FILE_reg[8][5]/CK (1.634 1.7639) 

U11_REG_FILE/REG_FILE_reg[8][4]/CK (1.6356 1.7654) 

U11_REG_FILE/REG_FILE_reg[11][5]/CK (1.6358 1.7657) 

U11_REG_FILE/REG_FILE_reg[10][6]/CK (1.6379 1.7678) 

U11_REG_FILE/REG_FILE_reg[9][1]/CK (1.6379 1.7678) 

U11_REG_FILE/REG_FILE_reg[10][5]/CK (1.6378 1.7677) 

U11_REG_FILE/REG_FILE_reg[10][7]/CK (1.6377 1.7676) 

U11_REG_FILE/REG_FILE_reg[11][0]/CK (1.6377 1.7675) 

U11_REG_FILE/REG_FILE_reg[11][1]/CK (1.6369 1.7668) 

U11_REG_FILE/REG_FILE_reg[11][3]/CK (1.6378 1.7677) 

U11_REG_FILE/REG_FILE_reg[10][3]/CK (1.6379 1.7678) 

U11_REG_FILE/REG_FILE_reg[11][2]/CK (1.638 1.7679) 

U11_REG_FILE/REG_FILE_reg[6][1]/CK (1.6381 1.768) 

U11_REG_FILE/REG_FILE_reg[5][5]/CK (1.6383 1.7682) 

U11_REG_FILE/REG_FILE_reg[8][2]/CK (1.6381 1.768) 

U11_REG_FILE/REG_FILE_reg[8][1]/CK (1.6382 1.7681) 

U11_REG_FILE/REG_FILE_reg[10][2]/CK (1.6382 1.7681) 

U11_REG_FILE/REG_FILE_reg[8][3]/CK (1.6382 1.7681) 

U11_REG_FILE/REG_FILE_reg[7][0]/CK (1.6381 1.768) 

U11_REG_FILE/REG_FILE_reg[8][0]/CK (1.6381 1.768) 

U11_REG_FILE/REG_FILE_reg[10][4]/CK (1.6383 1.7681) 

U11_REG_FILE/REG_FILE_reg[10][0]/CK (1.6383 1.7682) 

U11_REG_FILE/REG_FILE_reg[10][1]/CK (1.6383 1.7682) 

U11_REG_FILE/REG_FILE_reg[4][7]/CK (1.6312 1.7613) 

U11_REG_FILE/REG_FILE_reg[12][1]/CK (1.6312 1.7613) 

U11_REG_FILE/REG_FILE_reg[5][0]/CK (1.6311 1.7612) 

U11_REG_FILE/REG_FILE_reg[5][1]/CK (1.6317 1.7618) 

U11_REG_FILE/REG_FILE_reg[5][2]/CK (1.6322 1.7623) 

U11_REG_FILE/REG_FILE_reg[4][3]/CK (1.6324 1.7625) 

U11_REG_FILE/REG_FILE_reg[6][2]/CK (1.6327 1.7628) 

U11_REG_FILE/REG_FILE_reg[6][3]/CK (1.6328 1.7629) 

U11_REG_FILE/REG_FILE_reg[5][3]/CK (1.6329 1.763) 

U11_REG_FILE/REG_FILE_reg[4][2]/CK (1.6334 1.7634) 

U11_REG_FILE/REG_FILE_reg[6][4]/CK (1.6331 1.7631) 

U11_REG_FILE/REG_FILE_reg[5][4]/CK (1.633 1.7631) 

U11_REG_FILE/REG_FILE_reg[4][4]/CK (1.6331 1.7631) 

U11_REG_FILE/REG_FILE_reg[6][0]/CK (1.6337 1.7638) 

U11_REG_FILE/REG_FILE_reg[4][6]/CK (1.6328 1.7628) 

U11_REG_FILE/REG_FILE_reg[4][5]/CK (1.6329 1.763) 

U11_REG_FILE/REG_FILE_reg[12][5]/CK (1.6329 1.763) 

U11_REG_FILE/REG_FILE_reg[6][7]/CK (1.6342 1.7643) 

U11_REG_FILE/REG_FILE_reg[5][6]/CK (1.6342 1.7643) 

U11_REG_FILE/REG_FILE_reg[5][7]/CK (1.6343 1.7644) 

U11_REG_FILE/REG_FILE_reg[7][2]/CK (1.6348 1.7648) 

U11_REG_FILE/REG_FILE_reg[7][1]/CK (1.6347 1.7648) 

U11_REG_FILE/REG_FILE_reg[7][7]/CK (1.6347 1.7648) 

U11_REG_FILE/REG_FILE_reg[7][6]/CK (1.6348 1.7649) 

U11_REG_FILE/REG_FILE_reg[7][3]/CK (1.6348 1.7649) 

U11_REG_FILE/REG_FILE_reg[7][5]/CK (1.635 1.7651) 

U11_REG_FILE/REG_FILE_reg[7][4]/CK (1.6349 1.765) 

U11_REG_FILE/REG_FILE_reg[6][5]/CK (1.635 1.7651) 

U11_REG_FILE/REG_FILE_reg[6][6]/CK (1.6349 1.765) 

U11_REG_FILE/REG_FILE_reg[2][0]/CK (1.6255 1.7555) 

U11_REG_FILE/REG_FILE_reg[2][7]/CK (1.6249 1.7549) 

U11_REG_FILE/REG_FILE_reg[1][0]/CK (1.6239 1.7538) 

U11_REG_FILE/REG_FILE_reg[8][6]/CK (1.6221 1.752) 

U11_REG_FILE/REG_FILE_reg[3][6]/CK (1.6229 1.7529) 

U11_REG_FILE/REG_FILE_reg[3][4]/CK (1.6209 1.7509) 

U11_REG_FILE/REG_FILE_reg[1][1]/CK (1.6262 1.7562) 

U11_REG_FILE/REG_FILE_reg[1][6]/CK (1.6276 1.7576) 

U11_REG_FILE/REG_FILE_reg[1][5]/CK (1.6276 1.7576) 

U11_REG_FILE/REG_FILE_reg[1][7]/CK (1.6276 1.7576) 

U11_REG_FILE/REG_FILE_reg[1][4]/CK (1.6284 1.7584) 

U11_REG_FILE/REG_FILE_reg[0][7]/CK (1.6292 1.7592) 

U11_REG_FILE/REG_FILE_reg[14][0]/CK (1.6305 1.7605) 

U11_REG_FILE/REG_FILE_reg[14][1]/CK (1.6306 1.7606) 

U11_REG_FILE/REG_FILE_reg[13][7]/CK (1.6307 1.7607) 

U11_REG_FILE/REG_FILE_reg[13][1]/CK (1.631 1.761) 

U11_REG_FILE/REG_FILE_reg[14][2]/CK (1.6308 1.7608) 

U11_REG_FILE/REG_FILE_reg[13][0]/CK (1.6314 1.7614) 

U11_REG_FILE/REG_FILE_reg[12][2]/CK (1.6316 1.7616) 

U11_REG_FILE/REG_FILE_reg[14][3]/CK (1.631 1.761) 

U11_REG_FILE/REG_FILE_reg[12][7]/CK (1.6317 1.7617) 

U11_REG_FILE/REG_FILE_reg[12][3]/CK (1.6319 1.7619) 

U11_REG_FILE/REG_FILE_reg[12][4]/CK (1.632 1.762) 

U11_REG_FILE/REG_FILE_reg[12][6]/CK (1.632 1.762) 

U11_REG_FILE/REG_FILE_reg[13][2]/CK (1.6314 1.7614) 

U11_REG_FILE/REG_FILE_reg[13][3]/CK (1.6314 1.7614) 

U11_REG_FILE/REG_FILE_reg[13][6]/CK (1.6312 1.7612) 

U11_REG_FILE/REG_FILE_reg[13][5]/CK (1.6313 1.7613) 

U11_REG_FILE/REG_FILE_reg[14][4]/CK (1.6313 1.7613) 

U11_REG_FILE/REG_FILE_reg[13][4]/CK (1.6313 1.7613) 

U11_REG_FILE/REG_FILE_reg[0][0]/CK (1.6195 1.7495) 

U10_SYS_CTRL/frame_flag_reg/CK (1.6184 1.7484) 

U11_REG_FILE/REG_FILE_reg[0][1]/CK (1.6269 1.7569) 

U10_SYS_CTRL/current_state_reg[3]/CK (1.6178 1.7478) 

U2_DATA_SYNC/sync_bus_reg[1]/CK (1.6159 1.7459) 

U11_REG_FILE/REG_FILE_reg[0][2]/CK (1.6269 1.7569) 

U11_REG_FILE/REG_FILE_reg[0][3]/CK (1.6268 1.7568) 

U11_REG_FILE/REG_FILE_reg[0][6]/CK (1.6268 1.7567) 

U11_REG_FILE/REG_FILE_reg[0][5]/CK (1.6267 1.7567) 

U11_REG_FILE/REG_FILE_reg[15][1]/CK (1.6265 1.7565) 

U11_REG_FILE/REG_FILE_reg[0][4]/CK (1.6265 1.7564) 

U11_REG_FILE/REG_FILE_reg[15][0]/CK (1.6263 1.7563) 

U11_REG_FILE/Rd_DATA_reg[2]/CK (1.6232 1.7532) 

U11_REG_FILE/REG_FILE_reg[15][2]/CK (1.6262 1.7562) 

U11_REG_FILE/Rd_DATA_reg[0]/CK (1.6246 1.7546) 

U11_REG_FILE/Rd_DATA_VLD_reg/CK (1.6248 1.7548) 

U11_REG_FILE/Rd_DATA_reg[1]/CK (1.624 1.7539) 

U11_REG_FILE/Rd_DATA_reg[5]/CK (1.6223 1.7523) 

U11_REG_FILE/Rd_DATA_reg[3]/CK (1.623 1.753) 

U11_REG_FILE/REG_FILE_reg[14][7]/CK (1.6258 1.7558) 

U11_REG_FILE/Rd_DATA_reg[7]/CK (1.6213 1.7513) 

U11_REG_FILE/Rd_DATA_reg[6]/CK (1.6221 1.752) 

U11_REG_FILE/Rd_DATA_reg[4]/CK (1.6231 1.7531) 

U11_REG_FILE/REG_FILE_reg[14][6]/CK (1.6262 1.7562) 

U11_REG_FILE/REG_FILE_reg[14][5]/CK (1.6263 1.7563) 

U11_REG_FILE/REG_FILE_reg[15][3]/CK (1.6256 1.7556) 

U11_REG_FILE/REG_FILE_reg[15][4]/CK (1.6264 1.7564) 

U11_REG_FILE/REG_FILE_reg[15][6]/CK (1.6266 1.7565) 

U11_REG_FILE/REG_FILE_reg[15][7]/CK (1.6266 1.7566) 

U11_REG_FILE/REG_FILE_reg[15][5]/CK (1.6266 1.7566) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: UART_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 10
Nr. of Sinks                   : 87
Nr. of Buffer                  : 27
Nr. of Level (including gates) : 16
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]/CK 1650.8(ps)
Min trig. edge delay at sink(R): U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK 1614.4(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1614.4~1650.8(ps)      0~0(ps)             
Fall Phase Delay               : 1776.1~1884.8(ps)      0~0(ps)             
Trig. Edge Skew                : 36.4(ps)               200(ps)             
Rise Skew                      : 36.4(ps)               
Fall Skew                      : 108.7(ps)              
Max. Rise Buffer Tran          : 174.8(ps)              50(ps)              
Max. Fall Buffer Tran          : 161.7(ps)              50(ps)              
Max. Rise Sink Tran            : 55.2(ps)               50(ps)              
Max. Fall Sink Tran            : 50.9(ps)               50(ps)              
Min. Rise Buffer Tran          : 19.8(ps)               0(ps)               
Min. Fall Buffer Tran          : 19(ps)                 0(ps)               
Min. Rise Sink Tran            : 46.8(ps)               0(ps)               
Min. Fall Sink Tran            : 43.2(ps)               0(ps)               

view setup1_analysis_view : skew = 36.4ps (required = 200ps)
view setup2_analysis_view : skew = 36.4ps (required = 200ps)
view setup3_analysis_view : skew = 36.4ps (required = 200ps)
view hold1_analysis_view : skew = 65.8ps (required = 200ps)
view hold2_analysis_view : skew = 65.8ps (required = 200ps)
view hold3_analysis_view : skew = 65.8ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
O_CLK2__L1_I0/A                  [174.8 139.9](ps)      50(ps)              
U6_CLK_DIV_TX/output_clk_reg/CK  [174.8 139.9](ps)      50(ps)              
U8_CLK_DIV_RX/output_clk_reg/CK  [174.8 139.9](ps)      50(ps)              
U6_CLK_DIV_TX/U22/B              [145.3 114.1](ps)      50(ps)              
U8_CLK_DIV_RX/U34/B              [144.1 113.4](ps)      50(ps)              
DIV_TX_MUX/U1/A                  [146.4 157.8](ps)      50(ps)              
DIV_RX_MUX/U1/A                  [151.9 161.7](ps)      50(ps)              
O_CLK3__L1_I0/A                  [95 99.7](ps)          50(ps)              
O_CLK4__L1_I0/A                  [113.8 109.8](ps)      50(ps)              
O_CLK3__L2_I0/A                  [97 62.3](ps)          50(ps)              
O_CLK4__L2_I0/A                  [87 57.1](ps)          50(ps)              
O_CLK2__L6_I1/A                  [124.2 120.9](ps)      50(ps)              
O_CLK2__L6_I0/A                  [124.2 120.9](ps)      50(ps)              
O_CLK3__L3_I3/A                  [87.4 82.2](ps)        50(ps)              
O_CLK3__L3_I2/A                  [87.4 82.2](ps)        50(ps)              
O_CLK3__L3_I1/A                  [87.4 82.2](ps)        50(ps)              
O_CLK3__L3_I0/A                  [87.4 82.2](ps)        50(ps)              
O_CLK4__L3_I1/A                  [58.9 56.6](ps)        50(ps)              
O_CLK4__L3_I0/A                  [58.9 56.6](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[1]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[7]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]/CK[55.2 50.9](ps)        50(ps)              
O_CLK2__L8_I0/A                  [51.8 48](ps)          50(ps)              
O_CLK2__L9_I0/A                  [57.2 52.8](ps)        50(ps)              
DIV_RX_MUX/U1/A                  [151 159.2](ps)        50(ps)              
DIV_TX_MUX/U1/A                  [145.6 155.4](ps)      50(ps)              
O_CLK4__L1_I0/A                  [113.8 109.8](ps)      50(ps)              
O_CLK3__L1_I0/A                  [95 99.7](ps)          50(ps)              
O_CLK4__L2_I0/A                  [87 57.1](ps)          50(ps)              
O_CLK3__L2_I0/A                  [97 62.3](ps)          50(ps)              
O_CLK2__L12_I0/A                 [81 80.1](ps)          50(ps)              
O_CLK4__L3_I1/A                  [58.9 56.6](ps)        50(ps)              
O_CLK4__L3_I0/A                  [58.9 56.6](ps)        50(ps)              
O_CLK3__L3_I3/A                  [87.4 82.2](ps)        50(ps)              
O_CLK3__L3_I2/A                  [87.4 82.2](ps)        50(ps)              
O_CLK3__L3_I1/A                  [87.4 82.2](ps)        50(ps)              
O_CLK3__L3_I0/A                  [87.4 82.2](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[1]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[7]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]/CK[55.2 50.9](ps)        50(ps)              
U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]/CK[55.2 50.9](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: UART_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 87
     Rise Delay	   : [1614.4(ps)  1650.8(ps)]
     Rise Skew	   : 36.4(ps)
     Fall Delay	   : [1776.1(ps)  1884.8(ps)]
     Fall Skew	   : 108.7(ps)


  Child Tree 1 from UART_CLK_MUX/U1/A: 
     nrSink : 87
     Rise Delay [1614.4(ps)  1650.8(ps)] Skew [36.4(ps)]
     Fall Delay[1776.1(ps)  1884.8(ps)] Skew=[108.7(ps)]


  Main Tree from UART_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: UART_CLK_MUX/U1/A [52.6(ps) 54.4(ps)]
OUTPUT_TERM: UART_CLK_MUX/U1/Y [278.3(ps) 321.9(ps)]

Main Tree: 
     nrSink         : 87
     Rise Delay	   : [1614.4(ps)  1650.8(ps)]
     Rise Skew	   : 36.4(ps)
     Fall Delay	   : [1776.1(ps)  1884.8(ps)]
     Fall Skew	   : 108.7(ps)


  Child Tree 1 from U6_CLK_DIV_TX/output_clk_reg/CK: 
     nrSink : 43
     Rise Delay [1642.9(ps)  1650.8(ps)] Skew [7.9(ps)]
     Fall Delay[1785.7(ps)  1793.7(ps)] Skew=[8(ps)]


  Child Tree 2 from U8_CLK_DIV_RX/output_clk_reg/CK: 
     nrSink : 28
     Rise Delay [1636.8(ps)  1639.3(ps)] Skew [2.5(ps)]
     Fall Delay[1777.8(ps)  1780.4(ps)] Skew=[2.6(ps)]


  Child Tree 3 from U8_CLK_DIV_RX/U34/A: 
     nrSink : 28
     Rise Delay [1614.4(ps)  1616.9(ps)] Skew [2.5(ps)]
     Fall Delay[1867.9(ps)  1870.5(ps)] Skew=[2.6(ps)]


  Child Tree 4 from U6_CLK_DIV_TX/U22/A: 
     nrSink : 43
     Rise Delay [1621.1(ps)  1629(ps)] Skew [7.9(ps)]
     Fall Delay[1876.8(ps)  1884.8(ps)] Skew=[8(ps)]


  Main Tree from UART_CLK_MUX/U1/Y w/o tracing through gates: 
     nrSink : 16
     nrGate : 4
     Rise Delay [1636(ps)  1637.8(ps)] Skew [1.8(ps)]
     Fall Delay [1776.1(ps)  1777.9(ps)] Skew=[1.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: U6_CLK_DIV_TX/output_clk_reg/CK [280.5(ps) 324.1(ps)]
OUTPUT_TERM: U6_CLK_DIV_TX/output_clk_reg/Q [924.3(ps) 899.6(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1642.9(ps)  1650.8(ps)]
     Rise Skew	   : 7.9(ps)
     Fall Delay	   : [1785.7(ps)  1793.7(ps)]
     Fall Skew	   : 8(ps)


  Child Tree 1 from U6_CLK_DIV_TX/U22/B: 
     nrSink : 43
     Rise Delay [1642.9(ps)  1650.8(ps)] Skew [7.9(ps)]
     Fall Delay[1785.7(ps)  1793.7(ps)] Skew=[8(ps)]


  Main Tree from U6_CLK_DIV_TX/output_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U8_CLK_DIV_RX/output_clk_reg/CK [282.2(ps) 325.8(ps)]
OUTPUT_TERM: U8_CLK_DIV_RX/output_clk_reg/Q [924.9(ps) 900.5(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1636.8(ps)  1639.3(ps)]
     Rise Skew	   : 2.5(ps)
     Fall Delay	   : [1777.8(ps)  1780.4(ps)]
     Fall Skew	   : 2.6(ps)


  Child Tree 1 from U8_CLK_DIV_RX/U34/B: 
     nrSink : 28
     Rise Delay [1636.8(ps)  1639.3(ps)] Skew [2.5(ps)]
     Fall Delay[1777.8(ps)  1780.4(ps)] Skew=[2.6(ps)]


  Main Tree from U8_CLK_DIV_RX/output_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U6_CLK_DIV_TX/U22/B [924.5(ps) 899.8(ps)]
OUTPUT_TERM: U6_CLK_DIV_TX/U22/Y [1168.9(ps) 1241.4(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1642.9(ps)  1650.8(ps)]
     Rise Skew	   : 7.9(ps)
     Fall Delay	   : [1785.7(ps)  1793.7(ps)]
     Fall Skew	   : 8(ps)


  Child Tree 1 from DIV_TX_MUX/U1/A: 
     nrSink : 43
     Rise Delay [1642.9(ps)  1650.8(ps)] Skew [7.9(ps)]
     Fall Delay[1785.7(ps)  1793.7(ps)] Skew=[8(ps)]


  Main Tree from U6_CLK_DIV_TX/U22/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U8_CLK_DIV_RX/U34/B [925.2(ps) 900.8(ps)]
OUTPUT_TERM: U8_CLK_DIV_RX/U34/Y [1173(ps) 1246(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1636.8(ps)  1639.3(ps)]
     Rise Skew	   : 2.5(ps)
     Fall Delay	   : [1777.8(ps)  1780.4(ps)]
     Fall Skew	   : 2.6(ps)


  Child Tree 1 from DIV_RX_MUX/U1/A: 
     nrSink : 28
     Rise Delay [1636.8(ps)  1639.3(ps)] Skew [2.5(ps)]
     Fall Delay[1777.8(ps)  1780.4(ps)] Skew=[2.6(ps)]


  Main Tree from U8_CLK_DIV_RX/U34/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: DIV_TX_MUX/U1/A [1169(ps) 1241.5(ps)]
OUTPUT_TERM: DIV_TX_MUX/U1/Y [1371.5(ps) 1503.2(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1642.9(ps)  1650.8(ps)]
     Rise Skew	   : 7.9(ps)
     Fall Delay	   : [1785.7(ps)  1793.7(ps)]
     Fall Skew	   : 8(ps)


  Main Tree from DIV_TX_MUX/U1/Y w/o tracing through gates: 
     nrSink : 43
     nrGate : 0
     Rise Delay [1642.9(ps)  1650.8(ps)] Skew [7.9(ps)]
     Fall Delay [1785.7(ps)  1793.7(ps)] Skew=[8(ps)]


**** Sub Tree Report ****
INPUT_TERM: DIV_RX_MUX/U1/A [1173.1(ps) 1246.1(ps)]
OUTPUT_TERM: DIV_RX_MUX/U1/Y [1389.9(ps) 1520.3(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1636.8(ps)  1639.3(ps)]
     Rise Skew	   : 2.5(ps)
     Fall Delay	   : [1777.8(ps)  1780.4(ps)]
     Fall Skew	   : 2.6(ps)


  Main Tree from DIV_RX_MUX/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [1636.8(ps)  1639.3(ps)] Skew [2.5(ps)]
     Fall Delay [1777.8(ps)  1780.4(ps)] Skew=[2.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U8_CLK_DIV_RX/U34/A [934(ps) 1027.8(ps)]
OUTPUT_TERM: U8_CLK_DIV_RX/U34/Y [1150.8(ps) 1336.9(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1614.4(ps)  1616.9(ps)]
     Rise Skew	   : 2.5(ps)
     Fall Delay	   : [1867.9(ps)  1870.5(ps)]
     Fall Skew	   : 2.6(ps)


  Child Tree 1 from DIV_RX_MUX/U1/A: 
     nrSink : 28
     Rise Delay [1614.4(ps)  1616.9(ps)] Skew [2.5(ps)]
     Fall Delay[1867.9(ps)  1870.5(ps)] Skew=[2.6(ps)]


  Main Tree from U8_CLK_DIV_RX/U34/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U6_CLK_DIV_TX/U22/A [934.1(ps) 1027.9(ps)]
OUTPUT_TERM: U6_CLK_DIV_TX/U22/Y [1147.3(ps) 1333.2(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1621.1(ps)  1629(ps)]
     Rise Skew	   : 7.9(ps)
     Fall Delay	   : [1876.8(ps)  1884.8(ps)]
     Fall Skew	   : 8(ps)


  Child Tree 1 from DIV_TX_MUX/U1/A: 
     nrSink : 43
     Rise Delay [1621.1(ps)  1629(ps)] Skew [7.9(ps)]
     Fall Delay[1876.8(ps)  1884.8(ps)] Skew=[8(ps)]


  Main Tree from U6_CLK_DIV_TX/U22/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: DIV_RX_MUX/U1/A [1150.9(ps) 1337(ps)]
OUTPUT_TERM: DIV_RX_MUX/U1/Y [1367.5(ps) 1610.4(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1614.4(ps)  1616.9(ps)]
     Rise Skew	   : 2.5(ps)
     Fall Delay	   : [1867.9(ps)  1870.5(ps)]
     Fall Skew	   : 2.6(ps)


  Main Tree from DIV_RX_MUX/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [1614.4(ps)  1616.9(ps)] Skew [2.5(ps)]
     Fall Delay [1867.9(ps)  1870.5(ps)] Skew=[2.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: DIV_TX_MUX/U1/A [1147.4(ps) 1333.3(ps)]
OUTPUT_TERM: DIV_TX_MUX/U1/Y [1349.7(ps) 1594.3(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1621.1(ps)  1629(ps)]
     Rise Skew	   : 7.9(ps)
     Fall Delay	   : [1876.8(ps)  1884.8(ps)]
     Fall Skew	   : 8(ps)


  Main Tree from DIV_TX_MUX/U1/Y w/o tracing through gates: 
     nrSink : 43
     nrGate : 0
     Rise Delay [1621.1(ps)  1629(ps)] Skew [7.9(ps)]
     Fall Delay [1876.8(ps)  1884.8(ps)] Skew=[8(ps)]


UART_CLK (0 0) load=0.0482503(pf) 

UART_CLK__L1_I0/A (0.002 0.002) 
UART_CLK__L1_I0/Y (0.0231 0.0248) load=0.0124553(pf) 

UART_CLK__L2_I0/A (0.0237 0.0254) 
UART_CLK__L2_I0/Y (0.0523 0.0541) load=0.00645245(pf) 

UART_CLK_MUX/U1/A (0.0526 0.0544) 
UART_CLK_MUX/U1/Y (0.2783 0.3219) load=0.0410039(pf) 

O_CLK2__L1_I0/A (0.2839 0.3275) 
O_CLK2__L1_I0/Y (0.3917 0.4565) load=0.0160646(pf) 

U6_CLK_DIV_TX/output_clk_reg/CK (0.2805 0.3241) 
U6_CLK_DIV_TX/output_clk_reg/Q (0.9243 0.8996) load=0.00981413(pf) 

U8_CLK_DIV_RX/output_clk_reg/CK (0.2822 0.3258) 
U8_CLK_DIV_RX/output_clk_reg/Q (0.9249 0.9005) load=0.00965247(pf) 

O_CLK2__L2_I0/A (0.3928 0.4576) 
O_CLK2__L2_I0/Y (0.4928 0.5625) load=0.00953888(pf) 

U6_CLK_DIV_TX/U22/B (0.9245 0.8998) 
U6_CLK_DIV_TX/U22/Y (1.1689 1.2414) load=0.00407483(pf) 

U8_CLK_DIV_RX/U34/B (0.9252 0.9008) 
U8_CLK_DIV_RX/U34/Y (1.173 1.246) load=0.00432511(pf) 

O_CLK2__L3_I0/A (0.4928 0.5625) 
O_CLK2__L3_I0/Y (0.5933 0.6688) load=0.00953888(pf) 

DIV_TX_MUX/U1/A (1.169 1.2415) 
DIV_TX_MUX/U1/Y (1.3715 1.5032) load=0.0148907(pf) 

DIV_RX_MUX/U1/A (1.1731 1.2461) 
DIV_RX_MUX/U1/Y (1.3899 1.5203) load=0.0211604(pf) 

O_CLK2__L4_I0/A (0.5933 0.6688) 
O_CLK2__L4_I0/Y (0.6928 0.7742) load=0.00805974(pf) 

O_CLK3__L1_I0/A (1.3724 1.5041) 
O_CLK3__L1_I0/Y (1.4997 1.6497) load=0.0541842(pf) 

O_CLK4__L1_I0/A (1.3916 1.522) 
O_CLK4__L1_I0/Y (1.5156 1.6623) load=0.0585642(pf) 

O_CLK2__L5_I0/A (0.6932 0.7746) 
O_CLK2__L5_I0/Y (0.8477 0.9389) load=0.0575316(pf) 

O_CLK3__L2_I0/A (1.5045 1.6545) 
O_CLK3__L2_I0/Y (1.7273 1.5871) load=0.136973(pf) 

O_CLK4__L2_I0/A (1.5226 1.6693) 
O_CLK4__L2_I0/Y (1.7247 1.5864) load=0.0810807(pf) 

O_CLK2__L6_I1/A (0.8494 0.9406) 
O_CLK2__L6_I1/Y (0.9736 1.0719) load=0.0126545(pf) 

O_CLK2__L6_I0/A (0.8503 0.9415) 
O_CLK2__L6_I0/Y (0.9929 0.9022) load=0.020379(pf) 

O_CLK3__L3_I3/A (1.7332 1.593) 
O_CLK3__L3_I3/Y (1.6428 1.7856) load=0.0274459(pf) 

O_CLK3__L3_I2/A (1.7335 1.5933) 
O_CLK3__L3_I2/Y (1.6492 1.792) load=0.0389709(pf) 

O_CLK3__L3_I1/A (1.7339 1.5937) 
O_CLK3__L3_I1/Y (1.6496 1.7925) load=0.0389833(pf) 

O_CLK3__L3_I0/A (1.7334 1.5932) 
O_CLK3__L3_I0/Y (1.6433 1.7861) load=0.0279824(pf) 

O_CLK4__L3_I1/A (1.7266 1.5883) 
O_CLK4__L3_I1/Y (1.6373 1.7784) load=0.0512902(pf) 

O_CLK4__L3_I0/A (1.727 1.5887) 
O_CLK4__L3_I0/Y (1.636 1.777) load=0.0464515(pf) 

O_CLK2__L7_I1/A (0.9742 1.0725) 
O_CLK2__L7_I1/Y (1.0814 1.1852) load=0.0187653(pf) 

O_CLK2__L7_I0/A (0.9937 0.903) 
O_CLK2__L7_I0/Y (0.9339 1.0277) load=0.00792086(pf) 

U3_FIFO/U4/raddr_reg[0]/CK (1.6437 1.7865) 

U3_FIFO/U4/raddr_reg[2]/CK (1.6437 1.7865) 

U3_FIFO/U4/rptr_reg_reg[0]/CK (1.6436 1.7864) 

U3_FIFO/U4/rptr_reg_reg[1]/CK (1.6438 1.7866) 

U3_FIFO/U4/rptr_reg_reg[2]/CK (1.6438 1.7866) 

U3_FIFO/U4/raddr_reg[1]/CK (1.6437 1.7865) 

U3_FIFO/U1/SYNC_reg_reg[1][1]/CK (1.6429 1.7857) 

U3_FIFO/U1/SYNC_reg_reg[0][0]/CK (1.6432 1.786) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[0]/CK (1.6499 1.7927) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[1]/CK (1.6499 1.7927) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]/CK (1.6502 1.793) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]/CK (1.65 1.7928) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]/CK (1.6503 1.7931) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]/CK (1.6498 1.7926) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]/CK (1.6505 1.7933) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]/CK (1.6506 1.7934) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]/CK (1.6506 1.7934) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]/CK (1.6504 1.7932) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]/CK (1.65 1.7928) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/CK (1.6498 1.7926) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/CK (1.65 1.7928) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/CK (1.6505 1.7934) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[2]/CK (1.6506 1.7935) 

U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/CK (1.6506 1.7935) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]/CK (1.6508 1.7937) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]/CK (1.6507 1.7936) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]/CK (1.6506 1.7935) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]/CK (1.6504 1.7933) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]/CK (1.6503 1.7932) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]/CK (1.6506 1.7935) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[7]/CK (1.6506 1.7935) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/CK (1.6504 1.7933) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]/CK (1.6506 1.7935) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]/CK (1.6508 1.7937) 

U3_FIFO/U1/SYNC_reg_reg[0][1]/CK (1.644 1.7868) 

U3_FIFO/U1/SYNC_reg_reg[1][0]/CK (1.6438 1.7866) 

U3_FIFO/U1/SYNC_reg_reg[2][0]/CK (1.644 1.7868) 

U3_FIFO/U1/SYNC_reg_reg[2][1]/CK (1.6439 1.7867) 

U3_FIFO/U1/SYNC_reg_reg[3][0]/CK (1.6439 1.7867) 

U3_FIFO/U1/SYNC_reg_reg[3][1]/CK (1.6438 1.7866) 

U3_FIFO/U4/rptr_reg_reg[3]/CK (1.6439 1.7867) 

U4_PLSE_GEN1/prev_flop_reg/CK (1.6439 1.7867) 

U4_PLSE_GEN1/pulse_flop_reg/CK (1.644 1.7868) 

U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/CK (1.6376 1.7787) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (1.638 1.7791) 

U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (1.6381 1.7792) 

U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (1.6387 1.7798) 

U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (1.6383 1.7794) 

U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/CK (1.6389 1.78) 

U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/CK (1.639 1.7801) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (1.6382 1.7793) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (1.638 1.7791) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (1.6381 1.7792) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/CK (1.6393 1.7804) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]/CK (1.6393 1.7804) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/CK (1.6393 1.7804) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/CK (1.6393 1.7804) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (1.6376 1.7787) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (1.637 1.778) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (1.6376 1.7786) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (1.6379 1.7789) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (1.6385 1.7795) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (1.6386 1.7796) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (1.6386 1.7796) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (1.6387 1.7797) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (1.6387 1.7797) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (1.6383 1.7793) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (1.6368 1.7778) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (1.6369 1.7779) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (1.6369 1.7779) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (1.637 1.778) 

O_CLK2__L8_I0/A (1.083 1.1868) 
O_CLK2__L8_I0/Y (1.1955 1.3047) load=0.0251006(pf) 

U8_CLK_DIV_RX/U34/A (0.934 1.0278) 
U8_CLK_DIV_RX/U34/Y (1.1508 1.3369) load=0.00432511(pf) 

U6_CLK_DIV_TX/U22/A (0.9341 1.0279) 
U6_CLK_DIV_TX/U22/Y (1.1473 1.3332) load=0.00407483(pf) 

O_CLK2__L9_I0/A (1.1982 1.3074) 
O_CLK2__L9_I0/Y (1.3034 1.4182) load=0.0113596(pf) 

DIV_RX_MUX/U1/A (1.1509 1.337) 
DIV_RX_MUX/U1/Y (1.3675 1.6104) load=0.0211604(pf) 

DIV_TX_MUX/U1/A (1.1474 1.3333) 
DIV_TX_MUX/U1/Y (1.3497 1.5943) load=0.0148907(pf) 

O_CLK2__L10_I0/A (1.3039 1.4187) 
O_CLK2__L10_I0/Y (1.4045 1.5294) load=0.01035(pf) 

O_CLK4__L1_I0/A (1.3692 1.6121) 
O_CLK4__L1_I0/Y (1.4932 1.7524) load=0.0585642(pf) 

O_CLK3__L1_I0/A (1.3506 1.5952) 
O_CLK3__L1_I0/Y (1.4779 1.7408) load=0.0541842(pf) 

O_CLK2__L11_I0/A (1.4049 1.5298) 
O_CLK2__L11_I0/Y (1.5329 1.6699) load=0.0508107(pf) 

O_CLK4__L2_I0/A (1.5002 1.7594) 
O_CLK4__L2_I0/Y (1.8148 1.564) load=0.0810807(pf) 

O_CLK3__L2_I0/A (1.4827 1.7456) 
O_CLK3__L2_I0/Y (1.8184 1.5653) load=0.136973(pf) 

O_CLK2__L12_I0/A (1.5368 1.6738) 
O_CLK2__L12_I0/Y (1.7233 1.5868) load=0.041041(pf) 

O_CLK4__L3_I1/A (1.8167 1.5659) 
O_CLK4__L3_I1/Y (1.6149 1.8685) load=0.0512902(pf) 

O_CLK4__L3_I0/A (1.8171 1.5663) 
O_CLK4__L3_I0/Y (1.6136 1.8671) load=0.0464515(pf) 

O_CLK3__L3_I3/A (1.8243 1.5712) 
O_CLK3__L3_I3/Y (1.621 1.8767) load=0.0274459(pf) 

O_CLK3__L3_I2/A (1.8246 1.5715) 
O_CLK3__L3_I2/Y (1.6274 1.8831) load=0.0389709(pf) 

O_CLK3__L3_I1/A (1.825 1.5719) 
O_CLK3__L3_I1/Y (1.6278 1.8836) load=0.0389833(pf) 

O_CLK3__L3_I0/A (1.8245 1.5714) 
O_CLK3__L3_I0/Y (1.6215 1.8772) load=0.0279824(pf) 

O_CLK2__L13_I0/A (1.7258 1.5893) 
O_CLK2__L13_I0/Y (1.634 1.7741) load=0.0522959(pf) 

U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/CK (1.6152 1.8688) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (1.6156 1.8692) 

U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (1.6157 1.8693) 

U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (1.6163 1.8699) 

U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (1.6159 1.8695) 

U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/CK (1.6165 1.8701) 

U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/CK (1.6166 1.8702) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (1.6158 1.8694) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (1.6156 1.8692) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (1.6157 1.8693) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/CK (1.6169 1.8705) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]/CK (1.6169 1.8705) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/CK (1.6169 1.8705) 

U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/CK (1.6169 1.8705) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (1.6152 1.8688) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (1.6146 1.8681) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (1.6152 1.8687) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (1.6155 1.869) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (1.6161 1.8696) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (1.6162 1.8697) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (1.6162 1.8697) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (1.6163 1.8698) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (1.6163 1.8698) 

U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (1.6159 1.8694) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (1.6144 1.8679) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (1.6145 1.868) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (1.6145 1.868) 

U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (1.6146 1.8681) 

U3_FIFO/U4/raddr_reg[0]/CK (1.6219 1.8776) 

U3_FIFO/U4/raddr_reg[2]/CK (1.6219 1.8776) 

U3_FIFO/U4/rptr_reg_reg[0]/CK (1.6218 1.8775) 

U3_FIFO/U4/rptr_reg_reg[1]/CK (1.622 1.8777) 

U3_FIFO/U4/rptr_reg_reg[2]/CK (1.622 1.8777) 

U3_FIFO/U4/raddr_reg[1]/CK (1.6219 1.8776) 

U3_FIFO/U1/SYNC_reg_reg[1][1]/CK (1.6211 1.8768) 

U3_FIFO/U1/SYNC_reg_reg[0][0]/CK (1.6214 1.8771) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[0]/CK (1.6281 1.8838) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[1]/CK (1.6281 1.8838) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]/CK (1.6284 1.8841) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]/CK (1.6282 1.8839) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]/CK (1.6285 1.8842) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]/CK (1.628 1.8837) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]/CK (1.6287 1.8844) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]/CK (1.6288 1.8845) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]/CK (1.6288 1.8845) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]/CK (1.6286 1.8843) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]/CK (1.6282 1.8839) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/CK (1.628 1.8837) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/CK (1.6282 1.8839) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/CK (1.6287 1.8845) 

U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[2]/CK (1.6288 1.8846) 

U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/CK (1.6288 1.8846) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]/CK (1.629 1.8848) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]/CK (1.6289 1.8847) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]/CK (1.6288 1.8846) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]/CK (1.6286 1.8844) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]/CK (1.6285 1.8843) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]/CK (1.6288 1.8846) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[7]/CK (1.6288 1.8846) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/CK (1.6286 1.8844) 

U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]/CK (1.6288 1.8846) 

U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]/CK (1.629 1.8848) 

U3_FIFO/U1/SYNC_reg_reg[0][1]/CK (1.6222 1.8779) 

U3_FIFO/U1/SYNC_reg_reg[1][0]/CK (1.622 1.8777) 

U3_FIFO/U1/SYNC_reg_reg[2][0]/CK (1.6222 1.8779) 

U3_FIFO/U1/SYNC_reg_reg[2][1]/CK (1.6221 1.8778) 

U3_FIFO/U1/SYNC_reg_reg[3][0]/CK (1.6221 1.8778) 

U3_FIFO/U1/SYNC_reg_reg[3][1]/CK (1.622 1.8777) 

U3_FIFO/U4/rptr_reg_reg[3]/CK (1.6221 1.8778) 

U4_PLSE_GEN1/prev_flop_reg/CK (1.6221 1.8778) 

U4_PLSE_GEN1/pulse_flop_reg/CK (1.6222 1.8779) 

U8_CLK_DIV_RX/cyc_counter_reg[0]/CK (1.636 1.7761) 

U8_CLK_DIV_RX/cyc_counter_reg[1]/CK (1.636 1.7761) 

U8_CLK_DIV_RX/cyc_counter_reg[3]/CK (1.6362 1.7763) 

U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (1.6362 1.7763) 

U8_CLK_DIV_RX/x_flag_reg/CK (1.6362 1.7763) 

U6_CLK_DIV_TX/x_flag_reg/CK (1.6366 1.7767) 

U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (1.6372 1.7773) 

U6_CLK_DIV_TX/cyc_counter_reg[1]/CK (1.6374 1.7775) 

U6_CLK_DIV_TX/cyc_counter_reg[2]/CK (1.6376 1.7777) 

U6_CLK_DIV_TX/cyc_counter_reg[3]/CK (1.6376 1.7777) 

U6_CLK_DIV_TX/cyc_counter_reg[4]/CK (1.6378 1.7779) 

U1_RST_SYNC2/RST_REG_reg[0]/CK (1.6377 1.7778) 

U1_RST_SYNC2/RST_REG_reg[1]/CK (1.6377 1.7778) 

U6_CLK_DIV_TX/cyc_counter_reg[6]/CK (1.6377 1.7778) 

U6_CLK_DIV_TX/cyc_counter_reg[5]/CK (1.6378 1.7779) 

U6_CLK_DIV_TX/cyc_counter_reg[7]/CK (1.6378 1.7779) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: REF_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 3
Nr. of Sinks                   : 256
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 8
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U11_REG_FILE/REG_FILE_reg[5][5]/CK 714.4(ps)
Min trig. edge delay at sink(R): U2_DATA_SYNC/sync_bus_reg[1]/CK 692(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 692~714.4(ps)          0~0(ps)             
Fall Phase Delay               : 722.5~756.4(ps)        0~0(ps)             
Trig. Edge Skew                : 22.4(ps)               200(ps)             
Rise Skew                      : 22.4(ps)               
Fall Skew                      : 33.9(ps)               
Max. Rise Buffer Tran          : 166.9(ps)              50(ps)              
Max. Fall Buffer Tran          : 136.3(ps)              50(ps)              
Max. Rise Sink Tran            : 67.5(ps)               50(ps)              
Max. Fall Sink Tran            : 62.6(ps)               50(ps)              
Min. Rise Buffer Tran          : 23.6(ps)               0(ps)               
Min. Fall Buffer Tran          : 23.2(ps)               0(ps)               
Min. Rise Sink Tran            : 49.2(ps)               0(ps)               
Min. Fall Sink Tran            : 50.6(ps)               0(ps)               

view setup1_analysis_view : skew = 22.4ps (required = 200ps)
view setup2_analysis_view : skew = 22.4ps (required = 200ps)
view setup3_analysis_view : skew = 22.4ps (required = 200ps)
view hold1_analysis_view : skew = 34.8ps (required = 200ps)
view hold2_analysis_view : skew = 34.8ps (required = 200ps)
view hold3_analysis_view : skew = 34.8ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
O_CLK1__L1_I0/A                  [166.9 136.3](ps)      50(ps)              
U13_CLK_GATE/U0_TLATNCAX12M/CK   [166.9 136.3](ps)      50(ps)              
O_CLK1__L2_I0/A                  [101 61.3](ps)         50(ps)              
ALU_CLK__L1_I0/A                 [100.4 77.4](ps)       50(ps)              
O_CLK1__L3_I1/A                  [68.6 65.8](ps)        50(ps)              
O_CLK1__L3_I0/A                  [68.6 65.8](ps)        50(ps)              
ALU_CLK__L2_I0/A                 [52.4 54.9](ps)        50(ps)              
O_CLK1__L4_I3/A                  [66.9 61.7](ps)        50(ps)              
O_CLK1__L4_I2/A                  [66.9 61.7](ps)        50(ps)              
O_CLK1__L4_I1/A                  [65.5 60.4](ps)        50(ps)              
O_CLK1__L4_I0/A                  [65.5 60.4](ps)        50(ps)              
ALU_CLK__L3_I0/A                 [83 54](ps)            50(ps)              
O_CLK1__L5_I7/A                  [69.9 64.7](ps)        50(ps)              
O_CLK1__L5_I6/A                  [69.9 64.8](ps)        50(ps)              
O_CLK1__L5_I5/A                  [70.6 65.3](ps)        50(ps)              
O_CLK1__L5_I4/A                  [70.6 65.3](ps)        50(ps)              
O_CLK1__L5_I3/A                  [71.3 66.3](ps)        50(ps)              
O_CLK1__L5_I2/A                  [71.4 66.3](ps)        50(ps)              
O_CLK1__L5_I1/A                  [69.2 64.1](ps)        50(ps)              
O_CLK1__L5_I0/A                  [69.2 64.1](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[5]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[1]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[4]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[6]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[3]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[0]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[2]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[7]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[9]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[12]/CK       [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[8]/CK        [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[13]/CK       [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[10]/CK       [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[11]/CK       [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[14]/CK       [49.2 50.6](ps)        50(ps)              
U12_ALU/OUT_VALID_reg/CK         [49.2 50.6](ps)        50(ps)              
U12_ALU/ALU_OUT_reg[15]/CK       [49.2 50.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[2][1]/CK[61.8 57.3](ps)        50(ps)              
U10_SYS_CTRL/Address_seq_reg[2]/CK[61.8 57.3](ps)        50(ps)              
U10_SYS_CTRL/Address_seq_reg[3]/CK[61.8 57.3](ps)        50(ps)              
U10_SYS_CTRL/Address_seq_reg[1]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[5][7]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[6][0]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[6][4]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[5][6]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[6][1]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[6][2]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[6][3]/CK[61.9 57.3](ps)        50(ps)              
U10_SYS_CTRL/Address_seq_reg[0]/CK[61.9 57.3](ps)        50(ps)              
U10_SYS_CTRL/current_state_reg[2]/CK[61.9 57.3](ps)        50(ps)              
U10_SYS_CTRL/current_state_reg[1]/CK[61.9 57.3](ps)        50(ps)              
U10_SYS_CTRL/current_state_reg[0]/CK[61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/sync_bus_reg[0]/CK  [61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/enable_flop_reg/CK  [61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[5][5]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[5][4]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[5][2]/CK[61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[5][3]/CK[61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/sync_bus_reg[7]/CK  [61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/sync_flops_reg[0]/CK[61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/sync_bus_reg[6]/CK  [61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/sync_flops_reg[1]/CK[61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/sync_bus_reg[5]/CK  [61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/enable_pulse_reg/CK [61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/sync_bus_reg[4]/CK  [61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/sync_bus_reg[3]/CK  [61.9 57.3](ps)        50(ps)              
U2_DATA_SYNC/sync_bus_reg[2]/CK  [61.9 57.3](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[7][5]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[7][4]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[2][1]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[1][7]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[1][6]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[2][0]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[2][3]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[4][0]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[3][7]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[4][1]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[2][2]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[3][6]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[3][4]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[3][5]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[2][4]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[3][3]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[2][7]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[3][2]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[2][5]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[2][6]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[3][1]/CK[65.9 61.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[4][3]/CK[65.9 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[4][4]/CK[65.8 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[3][0]/CK[65.8 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[4][2]/CK[65.8 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[5][0]/CK[65.8 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[4][5]/CK[65.8 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[4][6]/CK[65.8 60.9](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[5][1]/CK[65.8 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[4][7]/CK[65.8 61](ps)          50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[7][2]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[7][1]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[7][3]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[7][0]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[7][6]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[6][7]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[7][7]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[0][0]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[6][6]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[1][0]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[6][5]/CK[63.9 59.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[2][3]/CK[63.9 59.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[2][2]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[0][1]/CK[63.9 59.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[3][0]/CK[63.9 59.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[2][6]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[1][1]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[1][2]/CK[63.9 59.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[2][5]/CK[63.9 59.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[1][2]/CK[63.9 59.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[1][3]/CK[63.9 59.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[2][4]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[0][7]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[1][3]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[0][6]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[0][5]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[1][5]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[0][4]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[0][3]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[0][2]/CK[63.9 59.1](ps)        50(ps)              
U3_FIFO/U3/wptr_reg_reg[0]/CK    [65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[3][5]/CK[65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[9][5]/CK[65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[3][3]/CK[65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[3][1]/CK[65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[3][2]/CK[65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[9][0]/CK[65.8 60.9](ps)        50(ps)              
U3_FIFO/U3/wptr_reg_reg[1]/CK    [65.8 60.9](ps)        50(ps)              
U3_FIFO/U3/waddr_reg[2]/CK       [65.8 60.9](ps)        50(ps)              
U3_FIFO/U3/wptr_reg_reg[2]/CK    [65.8 60.9](ps)        50(ps)              
U3_FIFO/U3/waddr_reg[0]/CK       [65.8 60.9](ps)        50(ps)              
U3_FIFO/U3/wptr_reg_reg[3]/CK    [65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[9][6]/CK[65.8 60.9](ps)        50(ps)              
U3_FIFO/U0/FIFO_Memory_reg[1][4]/CK[65.8 60.9](ps)        50(ps)              
U3_FIFO/U3/waddr_reg[1]/CK       [65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[9][2]/CK[65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[9][3]/CK[65.8 60.9](ps)        50(ps)              
U0_RST_SYNC1/RST_REG_reg[1]/CK   [65.8 60.9](ps)        50(ps)              
U3_FIFO/U2/SYNC_reg_reg[3][1]/CK [65.8 60.9](ps)        50(ps)              
U0_RST_SYNC1/RST_REG_reg[0]/CK   [65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[9][4]/CK[65.8 60.9](ps)        50(ps)              
U3_FIFO/U2/SYNC_reg_reg[2][0]/CK [65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[9][7]/CK[65.8 60.9](ps)        50(ps)              
U3_FIFO/U2/SYNC_reg_reg[2][1]/CK [65.8 60.9](ps)        50(ps)              
U3_FIFO/U2/SYNC_reg_reg[1][1]/CK [65.8 60.9](ps)        50(ps)              
U3_FIFO/U2/SYNC_reg_reg[3][0]/CK [65.8 60.9](ps)        50(ps)              
U3_FIFO/U2/SYNC_reg_reg[1][0]/CK [65.8 60.9](ps)        50(ps)              
U3_FIFO/U2/SYNC_reg_reg[0][0]/CK [65.8 60.9](ps)        50(ps)              
U3_FIFO/U2/SYNC_reg_reg[0][1]/CK [65.8 60.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[11][6]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[8][7]/CK[67.4 62.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[3][7]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[11][7]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[12][0]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[4][0]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[4][1]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[11][4]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[8][5]/CK[67.4 62.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[8][4]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[11][5]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[10][6]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[9][1]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[10][5]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[10][7]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[11][0]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[11][1]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[11][3]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[10][3]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[11][2]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[6][1]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[5][5]/CK[67.4 62.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[8][2]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[8][1]/CK[67.5 62.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[10][2]/CK[67.5 62.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[8][3]/CK[67.5 62.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[7][0]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[8][0]/CK[67.5 62.6](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[10][4]/CK[67.4 62.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[10][0]/CK[67.4 62.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[10][1]/CK[67.4 62.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[4][7]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[12][1]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[5][0]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[5][1]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[5][2]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[4][3]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[6][2]/CK[63.6 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[6][3]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[5][3]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[4][2]/CK[63.6 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[6][4]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[5][4]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[4][4]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[6][0]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[4][6]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[4][5]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[12][5]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[6][7]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[5][6]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[5][7]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[7][2]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[7][1]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[7][7]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[7][6]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[7][3]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[7][5]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[7][4]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[6][5]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[6][6]/CK[63.5 58.8](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[2][0]/CK[66.9 62.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[2][7]/CK[66.8 62.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[1][0]/CK[66.7 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[8][6]/CK[66.5 61.7](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[3][6]/CK[66.6 61.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[3][4]/CK[66.3 61.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[1][1]/CK[66.9 62.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[1][6]/CK[67 62.2](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[1][5]/CK[67 62.2](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[1][7]/CK[67 62.2](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[1][4]/CK[67 62.2](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[0][7]/CK[67 62.1](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[14][0]/CK[66.9 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[14][1]/CK[66.9 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[13][7]/CK[66.9 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[13][1]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[14][2]/CK[66.9 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[13][0]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[12][2]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[14][3]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[12][7]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[12][3]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[12][4]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[12][6]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[13][2]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[13][3]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[13][6]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[13][5]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[14][4]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[13][4]/CK[66.8 62](ps)          50(ps)              
U11_REG_FILE/REG_FILE_reg[0][0]/CK[64.7 60](ps)          50(ps)              
U10_SYS_CTRL/frame_flag_reg/CK   [64.6 59.9](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[0][1]/CK[64.8 60.1](ps)        50(ps)              
U10_SYS_CTRL/current_state_reg[3]/CK[64.5 59.8](ps)        50(ps)              
U2_DATA_SYNC/sync_bus_reg[1]/CK  [64.3 59.5](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[0][2]/CK[64.9 60.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[0][3]/CK[64.9 60.1](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[0][6]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[0][5]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[15][1]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[0][4]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[15][0]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/Rd_DATA_reg[2]/CK   [64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[15][2]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/Rd_DATA_reg[0]/CK   [64.9 60.3](ps)        50(ps)              
U11_REG_FILE/Rd_DATA_VLD_reg/CK  [64.9 60.3](ps)        50(ps)              
U11_REG_FILE/Rd_DATA_reg[1]/CK   [64.9 60.3](ps)        50(ps)              
U11_REG_FILE/Rd_DATA_reg[5]/CK   [64.9 60.2](ps)        50(ps)              
U11_REG_FILE/Rd_DATA_reg[3]/CK   [64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[14][7]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/Rd_DATA_reg[7]/CK   [64.8 60.1](ps)        50(ps)              
U11_REG_FILE/Rd_DATA_reg[6]/CK   [64.9 60.2](ps)        50(ps)              
U11_REG_FILE/Rd_DATA_reg[4]/CK   [64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[14][6]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[14][5]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[15][3]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[15][4]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[15][6]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[15][7]/CK[64.9 60.2](ps)        50(ps)              
U11_REG_FILE/REG_FILE_reg[15][5]/CK[64.9 60.2](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: REF_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 256
     Rise Delay	   : [692(ps)  714.4(ps)]
     Rise Skew	   : 22.4(ps)
     Fall Delay	   : [722.5(ps)  756.4(ps)]
     Fall Skew	   : 33.9(ps)


  Child Tree 1 from REF_CLK_MUX/U1/A: 
     nrSink : 256
     Rise Delay [692(ps)  714.4(ps)] Skew [22.4(ps)]
     Fall Delay[722.5(ps)  756.4(ps)] Skew=[33.9(ps)]


  Main Tree from REF_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: REF_CLK_MUX/U1/A [53.1(ps) 54.1(ps)]
OUTPUT_TERM: REF_CLK_MUX/U1/Y [272.6(ps) 316.3(ps)]

Main Tree: 
     nrSink         : 256
     Rise Delay	   : [692(ps)  714.4(ps)]
     Rise Skew	   : 22.4(ps)
     Fall Delay	   : [722.5(ps)  756.4(ps)]
     Fall Skew	   : 33.9(ps)


  Child Tree 1 from U13_CLK_GATE/U0_TLATNCAX12M/CK: 
     nrSink : 17
     Rise Delay [694.1(ps)  695.2(ps)] Skew [1.1(ps)]
     Fall Delay[722.5(ps)  723.6(ps)] Skew=[1.1(ps)]


  Main Tree from REF_CLK_MUX/U1/Y w/o tracing through gates: 
     nrSink : 239
     nrGate : 1
     Rise Delay [692(ps)  714.4(ps)] Skew [22.4(ps)]
     Fall Delay [734.1(ps)  756.4(ps)] Skew=[22.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: U13_CLK_GATE/U0_TLATNCAX12M/CK [278.1(ps) 321.7(ps)]
OUTPUT_TERM: U13_CLK_GATE/U0_TLATNCAX12M/ECK [458.9(ps) 504(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [694.1(ps)  695.2(ps)]
     Rise Skew	   : 1.1(ps)
     Fall Delay	   : [722.5(ps)  723.6(ps)]
     Fall Skew	   : 1.1(ps)


  Main Tree from U13_CLK_GATE/U0_TLATNCAX12M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [694.1(ps)  695.2(ps)] Skew [1.1(ps)]
     Fall Delay [722.5(ps)  723.6(ps)] Skew=[1.1(ps)]


REF_CLK (0 0) load=0.048179(pf) 

REF_CLK__L1_I0/A (0.0016 0.0016) 
REF_CLK__L1_I0/Y (0.0252 0.0269) load=0.0210568(pf) 

REF_CLK__L2_I0/A (0.0261 0.0278) 
REF_CLK__L2_I0/Y (0.0528 0.0538) load=0.00723462(pf) 

REF_CLK_MUX/U1/A (0.0531 0.0541) 
REF_CLK_MUX/U1/Y (0.2726 0.3163) load=0.0384955(pf) 

O_CLK1__L1_I0/A (0.2777 0.3214) 
O_CLK1__L1_I0/Y (0.4195 0.4718) load=0.0512226(pf) 

U13_CLK_GATE/U0_TLATNCAX12M/CK (0.2781 0.3217) 
U13_CLK_GATE/U0_TLATNCAX12M/ECK (0.4589 0.504) load=0.00938489(pf) 

O_CLK1__L2_I0/A (0.4235 0.4758) 
O_CLK1__L2_I0/Y (0.5378 0.4968) load=0.100255(pf) 

ALU_CLK__L1_I0/A (0.4593 0.5044) 
ALU_CLK__L1_I0/Y (0.5573 0.5225) load=0.0100356(pf) 

O_CLK1__L3_I1/A (0.5433 0.5023) 
O_CLK1__L3_I1/Y (0.5645 0.6066) load=0.0962561(pf) 

O_CLK1__L3_I0/A (0.5443 0.5033) 
O_CLK1__L3_I0/Y (0.5647 0.6068) load=0.0934248(pf) 

ALU_CLK__L2_I0/A (0.5574 0.5226) 
ALU_CLK__L2_I0/Y (0.6616 0.6431) load=0.0389971(pf) 

O_CLK1__L4_I3/A (0.5696 0.6117) 
O_CLK1__L4_I3/Y (0.6746 0.6343) load=0.102888(pf) 

O_CLK1__L4_I2/A (0.568 0.6101) 
O_CLK1__L4_I2/Y (0.6733 0.633) load=0.103931(pf) 

O_CLK1__L4_I1/A (0.5657 0.6078) 
O_CLK1__L4_I1/Y (0.6708 0.6305) load=0.104374(pf) 

O_CLK1__L4_I0/A (0.5653 0.6074) 
O_CLK1__L4_I0/Y (0.6696 0.6293) load=0.101741(pf) 

ALU_CLK__L3_I0/A (0.6634 0.6449) 
ALU_CLK__L3_I0/Y (0.693 0.7214) load=0.0508437(pf) 

O_CLK1__L5_I7/A (0.6763 0.636) 
O_CLK1__L5_I7/Y (0.695 0.7371) load=0.08613(pf) 

O_CLK1__L5_I6/A (0.6813 0.641) 
O_CLK1__L5_I6/Y (0.7023 0.7443) load=0.0939092(pf) 

O_CLK1__L5_I5/A (0.6787 0.6384) 
O_CLK1__L5_I5/Y (0.6988 0.741) load=0.0904845(pf) 

O_CLK1__L5_I4/A (0.6808 0.6405) 
O_CLK1__L5_I4/Y (0.702 0.7441) load=0.0942113(pf) 

O_CLK1__L5_I3/A (0.682 0.6417) 
O_CLK1__L5_I3/Y (0.7041 0.7461) load=0.0964142(pf) 

O_CLK1__L5_I2/A (0.6816 0.6412) 
O_CLK1__L5_I2/Y (0.7014 0.7436) load=0.0887567(pf) 

O_CLK1__L5_I1/A (0.6733 0.633) 
O_CLK1__L5_I1/Y (0.6942 0.7363) load=0.0943495(pf) 

O_CLK1__L5_I0/A (0.6718 0.6315) 
O_CLK1__L5_I0/Y (0.6919 0.734) load=0.0915526(pf) 

U12_ALU/ALU_OUT_reg[5]/CK (0.6942 0.7226) 

U12_ALU/ALU_OUT_reg[1]/CK (0.6942 0.7226) 

U12_ALU/ALU_OUT_reg[4]/CK (0.6942 0.7226) 

U12_ALU/ALU_OUT_reg[6]/CK (0.6943 0.7227) 

U12_ALU/ALU_OUT_reg[3]/CK (0.6941 0.7225) 

U12_ALU/ALU_OUT_reg[0]/CK (0.6941 0.7225) 

U12_ALU/ALU_OUT_reg[2]/CK (0.6942 0.7226) 

U12_ALU/ALU_OUT_reg[7]/CK (0.6941 0.7225) 

U12_ALU/ALU_OUT_reg[9]/CK (0.6949 0.7233) 

U12_ALU/ALU_OUT_reg[12]/CK (0.6948 0.7232) 

U12_ALU/ALU_OUT_reg[8]/CK (0.6946 0.723) 

U12_ALU/ALU_OUT_reg[13]/CK (0.6949 0.7233) 

U12_ALU/ALU_OUT_reg[10]/CK (0.6947 0.7231) 

U12_ALU/ALU_OUT_reg[11]/CK (0.695 0.7234) 

U12_ALU/ALU_OUT_reg[14]/CK (0.6952 0.7236) 

U12_ALU/OUT_VALID_reg/CK (0.6952 0.7236) 

U12_ALU/ALU_OUT_reg[15]/CK (0.6952 0.7236) 

U11_REG_FILE/REG_FILE_reg[2][1]/CK (0.6973 0.7394) 

U10_SYS_CTRL/Address_seq_reg[2]/CK (0.698 0.7401) 

U10_SYS_CTRL/Address_seq_reg[3]/CK (0.698 0.7401) 

U10_SYS_CTRL/Address_seq_reg[1]/CK (0.6986 0.7407) 

U3_FIFO/U0/FIFO_Memory_reg[5][7]/CK (0.6997 0.7418) 

U3_FIFO/U0/FIFO_Memory_reg[6][0]/CK (0.6992 0.7413) 

U3_FIFO/U0/FIFO_Memory_reg[6][4]/CK (0.6992 0.7413) 

U3_FIFO/U0/FIFO_Memory_reg[5][6]/CK (0.7 0.7421) 

U3_FIFO/U0/FIFO_Memory_reg[6][1]/CK (0.6992 0.7413) 

U3_FIFO/U0/FIFO_Memory_reg[6][2]/CK (0.6993 0.7413) 

U3_FIFO/U0/FIFO_Memory_reg[6][3]/CK (0.6993 0.7414) 

U10_SYS_CTRL/Address_seq_reg[0]/CK (0.7 0.7421) 

U10_SYS_CTRL/current_state_reg[2]/CK (0.7006 0.7427) 

U10_SYS_CTRL/current_state_reg[1]/CK (0.7007 0.7428) 

U10_SYS_CTRL/current_state_reg[0]/CK (0.7007 0.7428) 

U2_DATA_SYNC/sync_bus_reg[0]/CK (0.7006 0.7427) 

U2_DATA_SYNC/enable_flop_reg/CK (0.7004 0.7425) 

U3_FIFO/U0/FIFO_Memory_reg[5][5]/CK (0.7007 0.7428) 

U3_FIFO/U0/FIFO_Memory_reg[5][4]/CK (0.701 0.7431) 

U3_FIFO/U0/FIFO_Memory_reg[5][2]/CK (0.701 0.7431) 

U3_FIFO/U0/FIFO_Memory_reg[5][3]/CK (0.701 0.743) 

U2_DATA_SYNC/sync_bus_reg[7]/CK (0.7015 0.7436) 

U2_DATA_SYNC/sync_flops_reg[0]/CK (0.7019 0.744) 

U2_DATA_SYNC/sync_bus_reg[6]/CK (0.7019 0.744) 

U2_DATA_SYNC/sync_flops_reg[1]/CK (0.7019 0.744) 

U2_DATA_SYNC/sync_bus_reg[5]/CK (0.7021 0.7442) 

U2_DATA_SYNC/enable_pulse_reg/CK (0.7022 0.7443) 

U2_DATA_SYNC/sync_bus_reg[4]/CK (0.7023 0.7443) 

U2_DATA_SYNC/sync_bus_reg[3]/CK (0.7022 0.7443) 

U2_DATA_SYNC/sync_bus_reg[2]/CK (0.7022 0.7443) 

U3_FIFO/U0/FIFO_Memory_reg[7][5]/CK (0.712 0.754) 

U3_FIFO/U0/FIFO_Memory_reg[7][4]/CK (0.7119 0.7539) 

U3_FIFO/U0/FIFO_Memory_reg[2][1]/CK (0.7118 0.7538) 

U3_FIFO/U0/FIFO_Memory_reg[1][7]/CK (0.7119 0.7539) 

U3_FIFO/U0/FIFO_Memory_reg[1][6]/CK (0.7119 0.7539) 

U3_FIFO/U0/FIFO_Memory_reg[2][0]/CK (0.7117 0.7537) 

U3_FIFO/U0/FIFO_Memory_reg[2][3]/CK (0.7108 0.7528) 

U3_FIFO/U0/FIFO_Memory_reg[4][0]/CK (0.7115 0.7535) 

U3_FIFO/U0/FIFO_Memory_reg[3][7]/CK (0.7115 0.7535) 

U3_FIFO/U0/FIFO_Memory_reg[4][1]/CK (0.7115 0.7535) 

U3_FIFO/U0/FIFO_Memory_reg[2][2]/CK (0.7113 0.7533) 

U3_FIFO/U0/FIFO_Memory_reg[3][6]/CK (0.7108 0.7528) 

U3_FIFO/U0/FIFO_Memory_reg[3][4]/CK (0.7107 0.7527) 

U3_FIFO/U0/FIFO_Memory_reg[3][5]/CK (0.7108 0.7528) 

U3_FIFO/U0/FIFO_Memory_reg[2][4]/CK (0.7108 0.7528) 

U3_FIFO/U0/FIFO_Memory_reg[3][3]/CK (0.7102 0.7522) 

U3_FIFO/U0/FIFO_Memory_reg[2][7]/CK (0.71 0.752) 

U3_FIFO/U0/FIFO_Memory_reg[3][2]/CK (0.7095 0.7515) 

U3_FIFO/U0/FIFO_Memory_reg[2][5]/CK (0.7101 0.7521) 

U3_FIFO/U0/FIFO_Memory_reg[2][6]/CK (0.7101 0.7521) 

U3_FIFO/U0/FIFO_Memory_reg[3][1]/CK (0.7089 0.7508) 

U3_FIFO/U0/FIFO_Memory_reg[4][3]/CK (0.7078 0.7498) 

U3_FIFO/U0/FIFO_Memory_reg[4][4]/CK (0.7065 0.7485) 

U3_FIFO/U0/FIFO_Memory_reg[3][0]/CK (0.7068 0.7488) 

U3_FIFO/U0/FIFO_Memory_reg[4][2]/CK (0.7061 0.7481) 

U3_FIFO/U0/FIFO_Memory_reg[5][0]/CK (0.706 0.748) 

U3_FIFO/U0/FIFO_Memory_reg[4][5]/CK (0.7061 0.7481) 

U3_FIFO/U0/FIFO_Memory_reg[4][6]/CK (0.7056 0.7476) 

U3_FIFO/U0/FIFO_Memory_reg[5][1]/CK (0.7061 0.7481) 

U3_FIFO/U0/FIFO_Memory_reg[4][7]/CK (0.7061 0.7481) 

U3_FIFO/U0/FIFO_Memory_reg[7][2]/CK (0.7021 0.7443) 

U3_FIFO/U0/FIFO_Memory_reg[7][1]/CK (0.702 0.7442) 

U3_FIFO/U0/FIFO_Memory_reg[7][3]/CK (0.7021 0.7443) 

U3_FIFO/U0/FIFO_Memory_reg[7][0]/CK (0.7015 0.7437) 

U3_FIFO/U0/FIFO_Memory_reg[7][6]/CK (0.6995 0.7417) 

U3_FIFO/U0/FIFO_Memory_reg[6][7]/CK (0.7021 0.7443) 

U3_FIFO/U0/FIFO_Memory_reg[7][7]/CK (0.7009 0.7431) 

U3_FIFO/U0/FIFO_Memory_reg[0][0]/CK (0.7013 0.7435) 

U3_FIFO/U0/FIFO_Memory_reg[6][6]/CK (0.7024 0.7446) 

U3_FIFO/U0/FIFO_Memory_reg[1][0]/CK (0.7019 0.7441) 

U3_FIFO/U0/FIFO_Memory_reg[6][5]/CK (0.703 0.7452) 

U11_REG_FILE/REG_FILE_reg[2][3]/CK (0.7029 0.7451) 

U11_REG_FILE/REG_FILE_reg[2][2]/CK (0.7034 0.7456) 

U3_FIFO/U0/FIFO_Memory_reg[0][1]/CK (0.7022 0.7444) 

U11_REG_FILE/REG_FILE_reg[3][0]/CK (0.7035 0.7457) 

U11_REG_FILE/REG_FILE_reg[2][6]/CK (0.7037 0.7459) 

U3_FIFO/U0/FIFO_Memory_reg[1][1]/CK (0.7025 0.7447) 

U3_FIFO/U0/FIFO_Memory_reg[1][2]/CK (0.7027 0.7449) 

U11_REG_FILE/REG_FILE_reg[2][5]/CK (0.7039 0.7461) 

U11_REG_FILE/REG_FILE_reg[1][2]/CK (0.704 0.7462) 

U11_REG_FILE/REG_FILE_reg[1][3]/CK (0.7041 0.7463) 

U11_REG_FILE/REG_FILE_reg[2][4]/CK (0.7041 0.7463) 

U3_FIFO/U0/FIFO_Memory_reg[0][7]/CK (0.703 0.7452) 

U3_FIFO/U0/FIFO_Memory_reg[1][3]/CK (0.703 0.7452) 

U3_FIFO/U0/FIFO_Memory_reg[0][6]/CK (0.7029 0.7451) 

U3_FIFO/U0/FIFO_Memory_reg[0][5]/CK (0.7031 0.7453) 

U3_FIFO/U0/FIFO_Memory_reg[1][5]/CK (0.7029 0.7451) 

U3_FIFO/U0/FIFO_Memory_reg[0][4]/CK (0.7031 0.7453) 

U3_FIFO/U0/FIFO_Memory_reg[0][3]/CK (0.7031 0.7453) 

U3_FIFO/U0/FIFO_Memory_reg[0][2]/CK (0.7025 0.7447) 

U3_FIFO/U3/wptr_reg_reg[0]/CK (0.7042 0.7463) 

U11_REG_FILE/REG_FILE_reg[3][5]/CK (0.7048 0.7469) 

U11_REG_FILE/REG_FILE_reg[9][5]/CK (0.7051 0.7472) 

U11_REG_FILE/REG_FILE_reg[3][3]/CK (0.705 0.7471) 

U11_REG_FILE/REG_FILE_reg[3][1]/CK (0.7052 0.7473) 

U11_REG_FILE/REG_FILE_reg[3][2]/CK (0.7051 0.7472) 

U11_REG_FILE/REG_FILE_reg[9][0]/CK (0.7048 0.7469) 

U3_FIFO/U3/wptr_reg_reg[1]/CK (0.7052 0.7473) 

U3_FIFO/U3/waddr_reg[2]/CK (0.7052 0.7473) 

U3_FIFO/U3/wptr_reg_reg[2]/CK (0.7049 0.747) 

U3_FIFO/U3/waddr_reg[0]/CK (0.7053 0.7474) 

U3_FIFO/U3/wptr_reg_reg[3]/CK (0.7049 0.747) 

U11_REG_FILE/REG_FILE_reg[9][6]/CK (0.7052 0.7473) 

U3_FIFO/U0/FIFO_Memory_reg[1][4]/CK (0.7054 0.7475) 

U3_FIFO/U3/waddr_reg[1]/CK (0.7054 0.7475) 

U11_REG_FILE/REG_FILE_reg[9][2]/CK (0.7052 0.7473) 

U11_REG_FILE/REG_FILE_reg[9][3]/CK (0.7054 0.7475) 

U0_RST_SYNC1/RST_REG_reg[1]/CK (0.7056 0.7477) 

U3_FIFO/U2/SYNC_reg_reg[3][1]/CK (0.7057 0.7477) 

U0_RST_SYNC1/RST_REG_reg[0]/CK (0.7057 0.7478) 

U11_REG_FILE/REG_FILE_reg[9][4]/CK (0.7057 0.7478) 

U3_FIFO/U2/SYNC_reg_reg[2][0]/CK (0.706 0.7481) 

U11_REG_FILE/REG_FILE_reg[9][7]/CK (0.7058 0.7479) 

U3_FIFO/U2/SYNC_reg_reg[2][1]/CK (0.7063 0.7484) 

U3_FIFO/U2/SYNC_reg_reg[1][1]/CK (0.7063 0.7484) 

U3_FIFO/U2/SYNC_reg_reg[3][0]/CK (0.7063 0.7484) 

U3_FIFO/U2/SYNC_reg_reg[1][0]/CK (0.7063 0.7484) 

U3_FIFO/U2/SYNC_reg_reg[0][0]/CK (0.7064 0.7485) 

U3_FIFO/U2/SYNC_reg_reg[0][1]/CK (0.7064 0.7485) 

U11_REG_FILE/REG_FILE_reg[11][6]/CK (0.7115 0.7535) 

U11_REG_FILE/REG_FILE_reg[8][7]/CK (0.7088 0.7508) 

U11_REG_FILE/REG_FILE_reg[3][7]/CK (0.7118 0.7537) 

U11_REG_FILE/REG_FILE_reg[11][7]/CK (0.7118 0.7538) 

U11_REG_FILE/REG_FILE_reg[12][0]/CK (0.7119 0.7539) 

U11_REG_FILE/REG_FILE_reg[4][0]/CK (0.7119 0.7539) 

U11_REG_FILE/REG_FILE_reg[4][1]/CK (0.712 0.7539) 

U11_REG_FILE/REG_FILE_reg[11][4]/CK (0.7119 0.7539) 

U11_REG_FILE/REG_FILE_reg[8][5]/CK (0.7101 0.7521) 

U11_REG_FILE/REG_FILE_reg[8][4]/CK (0.7117 0.7536) 

U11_REG_FILE/REG_FILE_reg[11][5]/CK (0.7119 0.7539) 

U11_REG_FILE/REG_FILE_reg[10][6]/CK (0.714 0.756) 

U11_REG_FILE/REG_FILE_reg[9][1]/CK (0.714 0.756) 

U11_REG_FILE/REG_FILE_reg[10][5]/CK (0.7139 0.7559) 

U11_REG_FILE/REG_FILE_reg[10][7]/CK (0.7138 0.7558) 

U11_REG_FILE/REG_FILE_reg[11][0]/CK (0.7138 0.7557) 

U11_REG_FILE/REG_FILE_reg[11][1]/CK (0.713 0.755) 

U11_REG_FILE/REG_FILE_reg[11][3]/CK (0.7139 0.7559) 

U11_REG_FILE/REG_FILE_reg[10][3]/CK (0.714 0.756) 

U11_REG_FILE/REG_FILE_reg[11][2]/CK (0.7141 0.7561) 

U11_REG_FILE/REG_FILE_reg[6][1]/CK (0.7142 0.7562) 

U11_REG_FILE/REG_FILE_reg[5][5]/CK (0.7144 0.7564) 

U11_REG_FILE/REG_FILE_reg[8][2]/CK (0.7142 0.7562) 

U11_REG_FILE/REG_FILE_reg[8][1]/CK (0.7143 0.7563) 

U11_REG_FILE/REG_FILE_reg[10][2]/CK (0.7143 0.7563) 

U11_REG_FILE/REG_FILE_reg[8][3]/CK (0.7143 0.7563) 

U11_REG_FILE/REG_FILE_reg[7][0]/CK (0.7142 0.7562) 

U11_REG_FILE/REG_FILE_reg[8][0]/CK (0.7142 0.7562) 

U11_REG_FILE/REG_FILE_reg[10][4]/CK (0.7144 0.7563) 

U11_REG_FILE/REG_FILE_reg[10][0]/CK (0.7144 0.7564) 

U11_REG_FILE/REG_FILE_reg[10][1]/CK (0.7144 0.7564) 

U11_REG_FILE/REG_FILE_reg[4][7]/CK (0.7073 0.7495) 

U11_REG_FILE/REG_FILE_reg[12][1]/CK (0.7073 0.7495) 

U11_REG_FILE/REG_FILE_reg[5][0]/CK (0.7072 0.7494) 

U11_REG_FILE/REG_FILE_reg[5][1]/CK (0.7078 0.75) 

U11_REG_FILE/REG_FILE_reg[5][2]/CK (0.7083 0.7505) 

U11_REG_FILE/REG_FILE_reg[4][3]/CK (0.7085 0.7507) 

U11_REG_FILE/REG_FILE_reg[6][2]/CK (0.7088 0.751) 

U11_REG_FILE/REG_FILE_reg[6][3]/CK (0.7089 0.7511) 

U11_REG_FILE/REG_FILE_reg[5][3]/CK (0.709 0.7512) 

U11_REG_FILE/REG_FILE_reg[4][2]/CK (0.7095 0.7516) 

U11_REG_FILE/REG_FILE_reg[6][4]/CK (0.7092 0.7513) 

U11_REG_FILE/REG_FILE_reg[5][4]/CK (0.7091 0.7513) 

U11_REG_FILE/REG_FILE_reg[4][4]/CK (0.7092 0.7513) 

U11_REG_FILE/REG_FILE_reg[6][0]/CK (0.7098 0.752) 

U11_REG_FILE/REG_FILE_reg[4][6]/CK (0.7089 0.751) 

U11_REG_FILE/REG_FILE_reg[4][5]/CK (0.709 0.7512) 

U11_REG_FILE/REG_FILE_reg[12][5]/CK (0.709 0.7512) 

U11_REG_FILE/REG_FILE_reg[6][7]/CK (0.7103 0.7525) 

U11_REG_FILE/REG_FILE_reg[5][6]/CK (0.7103 0.7525) 

U11_REG_FILE/REG_FILE_reg[5][7]/CK (0.7104 0.7526) 

U11_REG_FILE/REG_FILE_reg[7][2]/CK (0.7109 0.753) 

U11_REG_FILE/REG_FILE_reg[7][1]/CK (0.7108 0.753) 

U11_REG_FILE/REG_FILE_reg[7][7]/CK (0.7108 0.753) 

U11_REG_FILE/REG_FILE_reg[7][6]/CK (0.7109 0.7531) 

U11_REG_FILE/REG_FILE_reg[7][3]/CK (0.7109 0.7531) 

U11_REG_FILE/REG_FILE_reg[7][5]/CK (0.7111 0.7533) 

U11_REG_FILE/REG_FILE_reg[7][4]/CK (0.711 0.7532) 

U11_REG_FILE/REG_FILE_reg[6][5]/CK (0.7111 0.7533) 

U11_REG_FILE/REG_FILE_reg[6][6]/CK (0.711 0.7532) 

U11_REG_FILE/REG_FILE_reg[2][0]/CK (0.7016 0.7437) 

U11_REG_FILE/REG_FILE_reg[2][7]/CK (0.701 0.7431) 

U11_REG_FILE/REG_FILE_reg[1][0]/CK (0.7 0.742) 

U11_REG_FILE/REG_FILE_reg[8][6]/CK (0.6982 0.7402) 

U11_REG_FILE/REG_FILE_reg[3][6]/CK (0.699 0.7411) 

U11_REG_FILE/REG_FILE_reg[3][4]/CK (0.697 0.7391) 

U11_REG_FILE/REG_FILE_reg[1][1]/CK (0.7023 0.7444) 

U11_REG_FILE/REG_FILE_reg[1][6]/CK (0.7037 0.7458) 

U11_REG_FILE/REG_FILE_reg[1][5]/CK (0.7037 0.7458) 

U11_REG_FILE/REG_FILE_reg[1][7]/CK (0.7037 0.7458) 

U11_REG_FILE/REG_FILE_reg[1][4]/CK (0.7045 0.7466) 

U11_REG_FILE/REG_FILE_reg[0][7]/CK (0.7053 0.7474) 

U11_REG_FILE/REG_FILE_reg[14][0]/CK (0.7066 0.7487) 

U11_REG_FILE/REG_FILE_reg[14][1]/CK (0.7067 0.7488) 

U11_REG_FILE/REG_FILE_reg[13][7]/CK (0.7068 0.7489) 

U11_REG_FILE/REG_FILE_reg[13][1]/CK (0.7071 0.7492) 

U11_REG_FILE/REG_FILE_reg[14][2]/CK (0.7069 0.749) 

U11_REG_FILE/REG_FILE_reg[13][0]/CK (0.7075 0.7496) 

U11_REG_FILE/REG_FILE_reg[12][2]/CK (0.7077 0.7498) 

U11_REG_FILE/REG_FILE_reg[14][3]/CK (0.7071 0.7492) 

U11_REG_FILE/REG_FILE_reg[12][7]/CK (0.7078 0.7499) 

U11_REG_FILE/REG_FILE_reg[12][3]/CK (0.708 0.7501) 

U11_REG_FILE/REG_FILE_reg[12][4]/CK (0.7081 0.7502) 

U11_REG_FILE/REG_FILE_reg[12][6]/CK (0.7081 0.7502) 

U11_REG_FILE/REG_FILE_reg[13][2]/CK (0.7075 0.7496) 

U11_REG_FILE/REG_FILE_reg[13][3]/CK (0.7075 0.7496) 

U11_REG_FILE/REG_FILE_reg[13][6]/CK (0.7073 0.7494) 

U11_REG_FILE/REG_FILE_reg[13][5]/CK (0.7074 0.7495) 

U11_REG_FILE/REG_FILE_reg[14][4]/CK (0.7074 0.7495) 

U11_REG_FILE/REG_FILE_reg[13][4]/CK (0.7074 0.7495) 

U11_REG_FILE/REG_FILE_reg[0][0]/CK (0.6956 0.7377) 

U10_SYS_CTRL/frame_flag_reg/CK (0.6945 0.7366) 

U11_REG_FILE/REG_FILE_reg[0][1]/CK (0.703 0.7451) 

U10_SYS_CTRL/current_state_reg[3]/CK (0.6939 0.736) 

U2_DATA_SYNC/sync_bus_reg[1]/CK (0.692 0.7341) 

U11_REG_FILE/REG_FILE_reg[0][2]/CK (0.703 0.7451) 

U11_REG_FILE/REG_FILE_reg[0][3]/CK (0.7029 0.745) 

U11_REG_FILE/REG_FILE_reg[0][6]/CK (0.7029 0.7449) 

U11_REG_FILE/REG_FILE_reg[0][5]/CK (0.7028 0.7449) 

U11_REG_FILE/REG_FILE_reg[15][1]/CK (0.7026 0.7447) 

U11_REG_FILE/REG_FILE_reg[0][4]/CK (0.7026 0.7446) 

U11_REG_FILE/REG_FILE_reg[15][0]/CK (0.7024 0.7445) 

U11_REG_FILE/Rd_DATA_reg[2]/CK (0.6993 0.7414) 

U11_REG_FILE/REG_FILE_reg[15][2]/CK (0.7023 0.7444) 

U11_REG_FILE/Rd_DATA_reg[0]/CK (0.7007 0.7428) 

U11_REG_FILE/Rd_DATA_VLD_reg/CK (0.7009 0.743) 

U11_REG_FILE/Rd_DATA_reg[1]/CK (0.7001 0.7421) 

U11_REG_FILE/Rd_DATA_reg[5]/CK (0.6984 0.7405) 

U11_REG_FILE/Rd_DATA_reg[3]/CK (0.6991 0.7412) 

U11_REG_FILE/REG_FILE_reg[14][7]/CK (0.7019 0.744) 

U11_REG_FILE/Rd_DATA_reg[7]/CK (0.6974 0.7395) 

U11_REG_FILE/Rd_DATA_reg[6]/CK (0.6982 0.7402) 

U11_REG_FILE/Rd_DATA_reg[4]/CK (0.6992 0.7413) 

U11_REG_FILE/REG_FILE_reg[14][6]/CK (0.7023 0.7444) 

U11_REG_FILE/REG_FILE_reg[14][5]/CK (0.7024 0.7445) 

U11_REG_FILE/REG_FILE_reg[15][3]/CK (0.7017 0.7438) 

U11_REG_FILE/REG_FILE_reg[15][4]/CK (0.7025 0.7446) 

U11_REG_FILE/REG_FILE_reg[15][6]/CK (0.7027 0.7447) 

U11_REG_FILE/REG_FILE_reg[15][7]/CK (0.7027 0.7448) 

U11_REG_FILE/REG_FILE_reg[15][5]/CK (0.7027 0.7448) 

