FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/***************************************************************************/

/*
 *	m528x.c  -- platform support for ColdFire 528x based boards
 *
 *	Sub-architcture dependent initialization code for the Freescale
 *	5280, 5281 and 5282 CPUs.
 *
 *	Copyright (C) 1999-2003, Greg Ungerer (gerg@snapgear.com)
 *	Copyright (C) 2001-2003, SnapGear Inc. (www.snapgear.com)
 */

/***************************************************************************/

#include <linux/kernel.h>
#include <linux/param.h>
#include <linux/init.h>
#include <linux/platform_device.h>
#include <linux/io.h>
/* bench 5459.0.0 c825efd65f49 */
/* bench 5459.0.1 6c586244357b */
/* bench 5459.0.2 60e1a6bce5c0 */
/* bench 5459.0.3 caef76940a09 */
/* bench 5459.0.4 401e5970b486 */
/* bench 5459.0.5 245b7244a78a */
/* bench 5459.0.6 de018431519d */
/* bench 5459.0.7 8b58f9649464 */
/* bench 5459.0.8 c243e9b2e88d */
/* bench 5459.0.9 03edb4d3485d */
/* bench 5459.0.10 e26b1db3d1c6 */
#include <asm/mcfuart.h>
#include <asm/mcfclk.h>

/***************************************************************************/

/* bench 9651.2.0 a3c7f0d1d60c */
/* bench 9651.2.1 07fbff91e8db */
/* bench 9651.2.2 6aded4b573f0 */
/* bench 9651.2.3 cd639a316059 */
/* bench 9651.2.4 3377b88e7572 */
/* bench 9651.2.5 ed1e69689b1f */
/* bench 9651.2.6 a8073331e0a6 */
/* bench 9651.2.7 b6a282c31ac8 */
/* bench 9651.2.8 ce71f2ba4cfb */
/* bench 9651.2.9 cf7085a5af37 */
/* bench 9651.2.10 0259b6788ff9 */
/* bench 9651.2.11 aa2547727ed4 */
DEFINE_CLK(sys, "sys.0", MCF_BUSCLK);
DEFINE_CLK(mcfpit0, "mcfpit.0", MCF_CLK);
DEFINE_CLK(mcfpit1, "mcfpit.1", MCF_CLK);
DEFINE_CLK(mcfpit2, "mcfpit.2", MCF_CLK);
DEFINE_CLK(mcfpit3, "mcfpit.3", MCF_CLK);
DEFINE_CLK(mcfuart0, "mcfuart.0", MCF_BUSCLK);
DEFINE_CLK(mcfuart1, "mcfuart.1", MCF_BUSCLK);
DEFINE_CLK(mcfuart2, "mcfuart.2", MCF_BUSCLK);
DEFINE_CLK(mcfqspi0, "mcfqspi.0", MCF_BUSCLK);
DEFINE_CLK(fec0, "fec.0", MCF_BUSCLK);
DEFINE_CLK(mcfi2c0, "imx1-i2c.0", MCF_BUSCLK);

struct clk *mcf_clks[] = {
	&clk_pll,
	&clk_sys,
	&clk_mcfpit0,
	&clk_mcfpit1,
	&clk_mcfpit2,
	&clk_mcfpit3,
	&clk_mcfuart0,
	&clk_mcfuart1,
	&clk_mcfuart2,
	&clk_mcfqspi0,
	&clk_fec0,
	&clk_mcfi2c0,
	NULL
};

/***************************************************************************/

static void __init m528x_qspi_init(void)
{
#if IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI)
	/* setup Port QS for QSPI with gpio CS control */
	__raw_writeb(0x07, MCFGPIO_PQSPAR);
#endif /* IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI) */
}

/***************************************************************************/

static void __init m528x_i2c_init(void)
{
#if IS_ENABLED(CONFIG_I2C_IMX)
	u16 paspar;

	/* setup Port AS Pin Assignment Register for I2C */
	/*  set PASPA0 to SCL and PASPA1 to SDA */
	paspar = readw(MCFGPIO_PASPAR);
	paspar |= 0xF;
	writew(paspar, MCFGPIO_PASPAR);
#endif /* IS_ENABLED(CONFIG_I2C_IMX) */
}

/***************************************************************************/

static void __init m528x_uarts_init(void)
{
	u8 port;

	/* make sure PUAPAR is set for UART0 and UART1 */
	port = readb(MCFGPIO_PUAPAR);
/* bench 8044.1.0 6c6bdcbb43dc */
/* bench 8044.1.1 d0528e6ff1c5 */
/* bench 8044.1.2 3da3c8d0f575 */
/* bench 7012.0.0 856c94cd7efe */
/* bench 7012.0.1 b629cdfeddc3 */
/* bench 7012.0.2 b619bf8623cf */
/* bench 7012.0.3 93eff928128e */
/* bench 7012.0.4 18ab9b7ce7c6 */
/* bench 7012.0.5 61458fab2f2d */
/* bench 7012.0.6 8ff3032d1f16 */
/* bench 7012.0.7 1e69435efe9e */
/* bench 7012.0.8 4de1f7fac0ee */
/* bench 7012.0.9 f6aa77a7d3a4 */
/* bench 7012.0.10 2c6eba31c9b9 */
/* bench 7012.0.11 fbec3e5fbb11 */
}

/* bench 20554.1.0 2f387d31a71e */
/* bench 20554.1.1 7a04029f2839 */
/* bench 20554.1.2 10cee70d0cdb */
/* bench 20554.1.3 ccce41b8a526 */
/* bench 20554.1.4 358a03c72bab */
/* bench 20554.1.5 89292cff1875 */
/* bench 20554.1.6 8e72d467a6ad */
/* bench 20554.1.7 8259b7e1c042 */
/* bench 20554.1.8 7399d8148048 */
/* bench 20554.1.9 ed6d9d32f50e */
/* bench 20554.1.10 93e533f80b9a */
/* bench 20554.1.11 947bf955fdd5 */
/* bench 20554.1.12 06bf906c5a25 */
/* bench 20554.1.13 2b00ee77b36d */
/* bench 20554.1.14 532a9a9151ad */
/* bench 20554.1.15 4cf1d7b2539c */
/* bench 20554.1.16 77b4a3ae6b4b */
/* bench 20554.1.17 9e9255af6893 */
{
	u16 v16;

	/* Set multi-function pins to ethernet mode for fec0 */
	v16 = readw(MCFGPIO_PASPAR);
	writew(v16 | 0xf00, MCFGPIO_PASPAR);
	writeb(0xc0, MCFGPIO_PEHLPAR);
}

/***************************************************************************/

#ifdef CONFIG_WILDFIRE
void wildfire_halt(void)
{
	writeb(0, 0x30000007);
	writeb(0x2, 0x30000007);
}
#endif

#ifdef CONFIG_WILDFIREMOD
void wildfiremod_halt(void)
{
	printk(KERN_INFO "WildFireMod hibernating...\n");

	/* Set portE.5 to Digital IO */
	writew(readw(MCFGPIO_PEPAR) & ~(1 << (5 * 2)), MCFGPIO_PEPAR);

	/* Make portE.5 an output */
	writeb(readb(MCFGPIO_PDDR_E) | (1 << 5), MCFGPIO_PDDR_E);

	/* Now toggle portE.5 from low to high */
	writeb(readb(MCFGPIO_PODR_E) & ~(1 << 5), MCFGPIO_PODR_E);
	writeb(readb(MCFGPIO_PODR_E) | (1 << 5), MCFGPIO_PODR_E);

/* bench 2535.0.0 5eb0ec701365 */
/* bench 2535.0.1 8ff1fd7a2d62 */
/* bench 2535.0.2 404b4c3d35b9 */
/* bench 2535.0.3 da1b7cc84c9d */
/* bench 2535.0.4 19d5ad65a2ca */
/* bench 2535.0.5 dd7535605809 */
/* bench 2535.0.6 441b5e0c5d2d */
/* bench 2535.0.7 4eff99714313 */
	printk(KERN_EMERG "Failed to hibernate. Halting!\n");
}
#endif

void __init config_BSP(char *commandp, int size)
{
#ifdef CONFIG_WILDFIRE
	mach_halt = wildfire_halt;
#endif
#ifdef CONFIG_WILDFIREMOD
	mach_halt = wildfiremod_halt;
#endif
	mach_sched_init = hw_timer_init;
	m528x_uarts_init();
	m528x_fec_init();
	m528x_qspi_init();
	m528x_i2c_init();
}

/* bench 22315.1.0 c96e093b25e6 */
/* bench 22315.1.1 5f354fbf4255 */
/* bench 22315.1.2 cbb1b8171852 */
/* bench 22315.1.3 a15a35ccd904 */
/* bench 22315.1.4 0efd8443596c */
/* bench 22315.1.5 2c66d4718227 */
/* bench 22315.1.6 10803a9e4dd2 */
/* bench 22315.1.7 15a7fc3cbdb3 */
/* bench 22315.1.8 28a8a669a1cd */
/* bench 22315.1.9 23b73d9324b6 */
/* bench 22315.1.10 adb565b82309 */
/* bench 22315.1.11 b7345a3cb827 */
/* bench 22315.1.12 c95f740c7ea0 */
/* bench 22315.1.13 b4735477527c */
/* bench 22315.1.14 34d0048b6d9b */
