// Seed: 4039941552
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    output tri   id_2,
    input  uwire id_3,
    input  tri0  id_4
);
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input wor id_2
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_0,
      id_2
  );
  assign modCall_1.id_4 = 0;
  logic id_4 = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = -1;
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  buf primCall (id_2, id_1);
  input wire id_1;
  logic id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2,
      id_3
  );
endmodule
