
dwm1000-rx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a58  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000508  08008bf8  08008bf8  00018bf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009100  08009100  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  08009100  08009100  00019100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009108  08009108  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009108  08009108  00019108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800910c  0800910c  0001910c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08009110  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d4  200001f4  08009304  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004c8  08009304  000204c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dc8a  00000000  00000000  00020267  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002927  00000000  00000000  0002def1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000df0  00000000  00000000  00030818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a6d  00000000  00000000  00031608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a645  00000000  00000000  00032075  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011221  00000000  00000000  0004c6ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009112d  00000000  00000000  0005d8db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004b4c  00000000  00000000  000eea08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000f3554  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008be0 	.word	0x08008be0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	08008be0 	.word	0x08008be0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <dwt_initialise>:
#define VBAT_ADDRESS   (0x08)
#define VTEMP_ADDRESS  (0x09)
#define XTRIM_ADDRESS  (0x1E)

int dwt_initialise(int config)
{
 8001000:	b590      	push	{r4, r7, lr}
 8001002:	b087      	sub	sp, #28
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
    uint16 otp_xtaltrim_and_rev = 0;
 8001008:	2300      	movs	r3, #0
 800100a:	82fb      	strh	r3, [r7, #22]
    uint32 ldo_tune = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	613b      	str	r3, [r7, #16]

    pdw1000local->dblbuffon = 0; // - set to 0 - meaning double buffer mode is off by default
 8001010:	4b9f      	ldr	r3, [pc, #636]	; (8001290 <dwt_initialise+0x290>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	2200      	movs	r2, #0
 8001016:	751a      	strb	r2, [r3, #20]
    pdw1000local->wait4resp = 0; // - set to 0 - meaning wait for response not active
 8001018:	4b9d      	ldr	r3, [pc, #628]	; (8001290 <dwt_initialise+0x290>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	2200      	movs	r2, #0
 800101e:	755a      	strb	r2, [r3, #21]
    pdw1000local->sleep_mode = 0; // - set to 0 - meaning sleep mode has not been configured
 8001020:	4b9b      	ldr	r3, [pc, #620]	; (8001290 <dwt_initialise+0x290>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2200      	movs	r2, #0
 8001026:	82da      	strh	r2, [r3, #22]

    pdw1000local->cbTxDone = NULL;
 8001028:	4b99      	ldr	r3, [pc, #612]	; (8001290 <dwt_initialise+0x290>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2200      	movs	r2, #0
 800102e:	629a      	str	r2, [r3, #40]	; 0x28
    pdw1000local->cbRxOk = NULL;
 8001030:	4b97      	ldr	r3, [pc, #604]	; (8001290 <dwt_initialise+0x290>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2200      	movs	r2, #0
 8001036:	62da      	str	r2, [r3, #44]	; 0x2c
    pdw1000local->cbRxTo = NULL;
 8001038:	4b95      	ldr	r3, [pc, #596]	; (8001290 <dwt_initialise+0x290>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2200      	movs	r2, #0
 800103e:	631a      	str	r2, [r3, #48]	; 0x30
    pdw1000local->cbRxErr = NULL;
 8001040:	4b93      	ldr	r3, [pc, #588]	; (8001290 <dwt_initialise+0x290>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2200      	movs	r2, #0
 8001046:	635a      	str	r2, [r3, #52]	; 0x34
#if DWT_API_ERROR_CHECK
    pdw1000local->otp_mask = config ; // Save the READ_OTP config mask
#endif

    // Read and validate device ID, return -1 if not recognised
    if (DWT_DEVICE_ID != dwt_readdevid()) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
 8001048:	f000 f926 	bl	8001298 <dwt_readdevid>
 800104c:	4603      	mov	r3, r0
 800104e:	4a91      	ldr	r2, [pc, #580]	; (8001294 <dwt_initialise+0x294>)
 8001050:	4293      	cmp	r3, r2
 8001052:	d002      	beq.n	800105a <dwt_initialise+0x5a>
    {
        return DWT_ERROR ;
 8001054:	f04f 33ff 	mov.w	r3, #4294967295
 8001058:	e115      	b.n	8001286 <dwt_initialise+0x286>
    }

    if(!(DWT_DW_WAKE_UP & config)) // Don't reset the device if DWT_DW_WAKE_UP bit is set, e.g. when calling this API after wake up
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	f003 0302 	and.w	r3, r3, #2
 8001060:	2b00      	cmp	r3, #0
 8001062:	d101      	bne.n	8001068 <dwt_initialise+0x68>
    {
        dwt_softreset(); // Make sure the device is completely reset before starting initialisation
 8001064:	f000 fd88 	bl	8001b78 <dwt_softreset>
    }

    if(!((DWT_DW_WAKE_UP & config) && ((DWT_READ_OTP_TMP | DWT_READ_OTP_BAT | DWT_READ_OTP_LID | DWT_READ_OTP_PID | DWT_DW_WUP_RD_OTPREV)& config)))
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	f003 0302 	and.w	r3, r3, #2
 800106e:	2b00      	cmp	r3, #0
 8001070:	d004      	beq.n	800107c <dwt_initialise+0x7c>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8001078:	2b00      	cmp	r3, #0
 800107a:	d102      	bne.n	8001082 <dwt_initialise+0x82>
    {
        _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
 800107c:	2000      	movs	r0, #0
 800107e:	f000 fc49 	bl	8001914 <_dwt_enableclocks>
    }                                  // when not reading from OTP, clocks don't need to change.

    // Configure the CPLL lock detect
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
 8001082:	2204      	movs	r2, #4
 8001084:	2100      	movs	r1, #0
 8001086:	2024      	movs	r0, #36	; 0x24
 8001088:	f000 fb8e 	bl	80017a8 <dwt_write8bitoffsetreg>

    // When DW1000 IC is initialised from power up, then the LDO value should be kicked from OTP, otherwise if this API is called after
    // DW1000 IC has been woken up (DWT_DW_WAKE_UP bit is set) this can be skipped as LDO would have already been automatically
    // kicked/loaded on wake up
    if(!(DWT_DW_WAKE_UP & config))
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	f003 0302 	and.w	r3, r3, #2
 8001092:	2b00      	cmp	r3, #0
 8001094:	d116      	bne.n	80010c4 <dwt_initialise+0xc4>
    {
        // Load LDO tune from OTP and kick it if there is a value actually programmed.
        ldo_tune = _dwt_otpread(LDOTUNE_ADDRESS);
 8001096:	2004      	movs	r0, #4
 8001098:	f000 fbdc 	bl	8001854 <_dwt_otpread>
 800109c:	6138      	str	r0, [r7, #16]
        if((ldo_tune & 0xFF) != 0)
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d01f      	beq.n	80010e6 <dwt_initialise+0xe6>
        {
            // Kick LDO tune
            dwt_write8bitoffsetreg(OTP_IF_ID, OTP_SF, OTP_SF_LDO_KICK); // Set load LDO kick bit
 80010a6:	2202      	movs	r2, #2
 80010a8:	2112      	movs	r1, #18
 80010aa:	202d      	movs	r0, #45	; 0x2d
 80010ac:	f000 fb7c 	bl	80017a8 <dwt_write8bitoffsetreg>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO; // LDO tune must be kicked at wake-up
 80010b0:	4b77      	ldr	r3, [pc, #476]	; (8001290 <dwt_initialise+0x290>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	8ada      	ldrh	r2, [r3, #22]
 80010b6:	4b76      	ldr	r3, [pc, #472]	; (8001290 <dwt_initialise+0x290>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80010be:	b292      	uxth	r2, r2
 80010c0:	82da      	strh	r2, [r3, #22]
 80010c2:	e010      	b.n	80010e6 <dwt_initialise+0xe6>
        }
    }
    else
    {   //if LDOTUNE reg contains value different from default it means it was kicked from OTP and thus set AON_WCFG_ONW_LLDO.
        if(dwt_read32bitoffsetreg(RF_CONF_ID, LDOTUNE) != LDOTUNE_DEFAULT)
 80010c4:	2130      	movs	r1, #48	; 0x30
 80010c6:	2028      	movs	r0, #40	; 0x28
 80010c8:	f000 fb17 	bl	80016fa <dwt_read32bitoffsetreg>
 80010cc:	4603      	mov	r3, r0
 80010ce:	f1b3 3f88 	cmp.w	r3, #2290649224	; 0x88888888
 80010d2:	d008      	beq.n	80010e6 <dwt_initialise+0xe6>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO;
 80010d4:	4b6e      	ldr	r3, [pc, #440]	; (8001290 <dwt_initialise+0x290>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	8ada      	ldrh	r2, [r3, #22]
 80010da:	4b6d      	ldr	r3, [pc, #436]	; (8001290 <dwt_initialise+0x290>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80010e2:	b292      	uxth	r2, r2
 80010e4:	82da      	strh	r2, [r3, #22]
    }

    if((!(DWT_DW_WAKE_UP & config)) || ((DWT_DW_WAKE_UP & config) && (DWT_DW_WUP_RD_OTPREV & config)))
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f003 0302 	and.w	r3, r3, #2
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d009      	beq.n	8001104 <dwt_initialise+0x104>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f003 0302 	and.w	r3, r3, #2
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d011      	beq.n	800111e <dwt_initialise+0x11e>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	f003 0308 	and.w	r3, r3, #8
 8001100:	2b00      	cmp	r3, #0
 8001102:	d00c      	beq.n	800111e <dwt_initialise+0x11e>
    {
        // Read OTP revision number
        otp_xtaltrim_and_rev = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
 8001104:	201e      	movs	r0, #30
 8001106:	f000 fba5 	bl	8001854 <_dwt_otpread>
 800110a:	4603      	mov	r3, r0
 800110c:	82fb      	strh	r3, [r7, #22]
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
 800110e:	8afb      	ldrh	r3, [r7, #22]
 8001110:	0a1b      	lsrs	r3, r3, #8
 8001112:	b29a      	uxth	r2, r3
 8001114:	4b5e      	ldr	r3, [pc, #376]	; (8001290 <dwt_initialise+0x290>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	b2d2      	uxtb	r2, r2
 800111a:	72da      	strb	r2, [r3, #11]
 800111c:	e003      	b.n	8001126 <dwt_initialise+0x126>
    }
    else
        pdw1000local->otprev = 0; // If OTP valuse are not used, if this API is called after DW1000 IC has been woken up
 800111e:	4b5c      	ldr	r3, [pc, #368]	; (8001290 <dwt_initialise+0x290>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	2200      	movs	r2, #0
 8001124:	72da      	strb	r2, [r3, #11]
                                  // (DWT_DW_WAKE_UP bit is set), set otprev to 0

    if(!(DWT_DW_WAKE_UP & config))
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	f003 0302 	and.w	r3, r3, #2
 800112c:	2b00      	cmp	r3, #0
 800112e:	d10b      	bne.n	8001148 <dwt_initialise+0x148>
    {
        // XTAL trim value is set in OTP for DW1000 module and EVK/TREK boards but that might not be the case in a custom design
        if ((otp_xtaltrim_and_rev & 0x1F) == 0) // A value of 0 means that the crystal has not been trimmed
 8001130:	8afb      	ldrh	r3, [r7, #22]
 8001132:	f003 031f 	and.w	r3, r3, #31
 8001136:	2b00      	cmp	r3, #0
 8001138:	d101      	bne.n	800113e <dwt_initialise+0x13e>
        {
            otp_xtaltrim_and_rev = FS_XTALT_MIDRANGE ; // Set to mid-range if no calibration value inside
 800113a:	2310      	movs	r3, #16
 800113c:	82fb      	strh	r3, [r7, #22]
        }
        // Configure XTAL trim
        dwt_setxtaltrim((uint8)otp_xtaltrim_and_rev);
 800113e:	8afb      	ldrh	r3, [r7, #22]
 8001140:	b2db      	uxtb	r3, r3
 8001142:	4618      	mov	r0, r3
 8001144:	f000 fd3e 	bl	8001bc4 <dwt_setxtaltrim>
    }

    if(DWT_READ_OTP_PID & config)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f003 0310 	and.w	r3, r3, #16
 800114e:	2b00      	cmp	r3, #0
 8001150:	d007      	beq.n	8001162 <dwt_initialise+0x162>
    {
        // Load Part from OTP
        pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
 8001152:	4b4f      	ldr	r3, [pc, #316]	; (8001290 <dwt_initialise+0x290>)
 8001154:	681c      	ldr	r4, [r3, #0]
 8001156:	2006      	movs	r0, #6
 8001158:	f000 fb7c 	bl	8001854 <_dwt_otpread>
 800115c:	4603      	mov	r3, r0
 800115e:	6023      	str	r3, [r4, #0]
 8001160:	e003      	b.n	800116a <dwt_initialise+0x16a>
    }
    else
    {
        pdw1000local->partID = 0;
 8001162:	4b4b      	ldr	r3, [pc, #300]	; (8001290 <dwt_initialise+0x290>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
    }

    if(DWT_READ_OTP_LID & config)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f003 0320 	and.w	r3, r3, #32
 8001170:	2b00      	cmp	r3, #0
 8001172:	d007      	beq.n	8001184 <dwt_initialise+0x184>
    {
        // Load Lot ID from OTP
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 8001174:	4b46      	ldr	r3, [pc, #280]	; (8001290 <dwt_initialise+0x290>)
 8001176:	681c      	ldr	r4, [r3, #0]
 8001178:	2007      	movs	r0, #7
 800117a:	f000 fb6b 	bl	8001854 <_dwt_otpread>
 800117e:	4603      	mov	r3, r0
 8001180:	6063      	str	r3, [r4, #4]
 8001182:	e003      	b.n	800118c <dwt_initialise+0x18c>
    }
    else
    {
        pdw1000local->lotID = 0;
 8001184:	4b42      	ldr	r3, [pc, #264]	; (8001290 <dwt_initialise+0x290>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2200      	movs	r2, #0
 800118a:	605a      	str	r2, [r3, #4]
    }

    if(DWT_READ_OTP_BAT & config)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001192:	2b00      	cmp	r3, #0
 8001194:	d008      	beq.n	80011a8 <dwt_initialise+0x1a8>
    {
        // Load VBAT from OTP
        pdw1000local->vBatP = _dwt_otpread(VBAT_ADDRESS) & 0xff;
 8001196:	2008      	movs	r0, #8
 8001198:	f000 fb5c 	bl	8001854 <_dwt_otpread>
 800119c:	4602      	mov	r2, r0
 800119e:	4b3c      	ldr	r3, [pc, #240]	; (8001290 <dwt_initialise+0x290>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	b2d2      	uxtb	r2, r2
 80011a4:	721a      	strb	r2, [r3, #8]
 80011a6:	e003      	b.n	80011b0 <dwt_initialise+0x1b0>
    }
    else
    {
        pdw1000local->vBatP = 0;
 80011a8:	4b39      	ldr	r3, [pc, #228]	; (8001290 <dwt_initialise+0x290>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2200      	movs	r2, #0
 80011ae:	721a      	strb	r2, [r3, #8]
    }

    if(DWT_READ_OTP_TMP & config)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d008      	beq.n	80011cc <dwt_initialise+0x1cc>
    {
        // Load TEMP from OTP
        pdw1000local->tempP = _dwt_otpread(VTEMP_ADDRESS) & 0xff;
 80011ba:	2009      	movs	r0, #9
 80011bc:	f000 fb4a 	bl	8001854 <_dwt_otpread>
 80011c0:	4602      	mov	r2, r0
 80011c2:	4b33      	ldr	r3, [pc, #204]	; (8001290 <dwt_initialise+0x290>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	b2d2      	uxtb	r2, r2
 80011c8:	725a      	strb	r2, [r3, #9]
 80011ca:	e003      	b.n	80011d4 <dwt_initialise+0x1d4>
    }
    else
    {
        pdw1000local->tempP = 0;
 80011cc:	4b30      	ldr	r3, [pc, #192]	; (8001290 <dwt_initialise+0x290>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2200      	movs	r2, #0
 80011d2:	725a      	strb	r2, [r3, #9]
    }

    // Load leading edge detect code (LDE/microcode)
    if(!(DWT_DW_WAKE_UP & config))
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d121      	bne.n	8001222 <dwt_initialise+0x222>
    {
        if(DWT_LOADUCODE & config)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	f003 0301 	and.w	r3, r3, #1
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d00b      	beq.n	8001200 <dwt_initialise+0x200>
        {
            _dwt_loaducodefromrom();
 80011e8:	f000 fb81 	bl	80018ee <_dwt_loaducodefromrom>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE; // microcode must be loaded at wake-up if loaded on initialisation
 80011ec:	4b28      	ldr	r3, [pc, #160]	; (8001290 <dwt_initialise+0x290>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	8ada      	ldrh	r2, [r3, #22]
 80011f2:	4b27      	ldr	r3, [pc, #156]	; (8001290 <dwt_initialise+0x290>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80011fa:	b292      	uxth	r2, r2
 80011fc:	82da      	strh	r2, [r3, #22]
 80011fe:	e01e      	b.n	800123e <dwt_initialise+0x23e>
        }
        else // Should disable the LDERUN bit enable if LDE has not been loaded
        {
            uint16 rega = dwt_read16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1) ;
 8001200:	2105      	movs	r1, #5
 8001202:	2036      	movs	r0, #54	; 0x36
 8001204:	f000 faa0 	bl	8001748 <dwt_read16bitoffsetreg>
 8001208:	4603      	mov	r3, r0
 800120a:	81fb      	strh	r3, [r7, #14]
            rega &= 0xFDFF ; // Clear LDERUN bit
 800120c:	89fb      	ldrh	r3, [r7, #14]
 800120e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001212:	81fb      	strh	r3, [r7, #14]
            dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1, rega) ;
 8001214:	89fb      	ldrh	r3, [r7, #14]
 8001216:	461a      	mov	r2, r3
 8001218:	2105      	movs	r1, #5
 800121a:	2036      	movs	r0, #54	; 0x36
 800121c:	f000 fad7 	bl	80017ce <dwt_write16bitoffsetreg>
 8001220:	e00d      	b.n	800123e <dwt_initialise+0x23e>
        }
    }
    else //if DWT_DW_WUP_NO_UCODE is set then assume that the UCODE was loaded from ROM (i.e. DWT_LOADUCODE was set on power up),
    {     //thus set AON_WCFG_ONW_LLDE, otherwise don't set the AON_WCFG_ONW_LLDE bit in the sleep_mode configuration
        if((DWT_DW_WUP_NO_UCODE & config) == 0)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	f003 0304 	and.w	r3, r3, #4
 8001228:	2b00      	cmp	r3, #0
 800122a:	d108      	bne.n	800123e <dwt_initialise+0x23e>
        {
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE;
 800122c:	4b18      	ldr	r3, [pc, #96]	; (8001290 <dwt_initialise+0x290>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	8ada      	ldrh	r2, [r3, #22]
 8001232:	4b17      	ldr	r3, [pc, #92]	; (8001290 <dwt_initialise+0x290>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800123a:	b292      	uxth	r2, r2
 800123c:	82da      	strh	r2, [r3, #22]
        }
    }

    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 800123e:	2001      	movs	r0, #1
 8001240:	f000 fb68 	bl	8001914 <_dwt_enableclocks>

    // The 3 bits in AON CFG1 register must be cleared to ensure proper operation of the DW1000 in DEEPSLEEP mode.
    dwt_write8bitoffsetreg(AON_ID, AON_CFG1_OFFSET, 0x00);
 8001244:	2200      	movs	r2, #0
 8001246:	210a      	movs	r1, #10
 8001248:	202c      	movs	r0, #44	; 0x2c
 800124a:	f000 faad 	bl	80017a8 <dwt_write8bitoffsetreg>

    // Read system register / store local copy
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
 800124e:	4b10      	ldr	r3, [pc, #64]	; (8001290 <dwt_initialise+0x290>)
 8001250:	681c      	ldr	r4, [r3, #0]
 8001252:	2100      	movs	r1, #0
 8001254:	2004      	movs	r0, #4
 8001256:	f000 fa50 	bl	80016fa <dwt_read32bitoffsetreg>
 800125a:	4603      	mov	r3, r0
 800125c:	6123      	str	r3, [r4, #16]
    pdw1000local->longFrames = (pdw1000local->sysCFGreg & SYS_CFG_PHR_MODE_11) >> SYS_CFG_PHR_MODE_SHFT ; //configure longFrames
 800125e:	4b0c      	ldr	r3, [pc, #48]	; (8001290 <dwt_initialise+0x290>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	691b      	ldr	r3, [r3, #16]
 8001264:	0c1b      	lsrs	r3, r3, #16
 8001266:	b2da      	uxtb	r2, r3
 8001268:	4b09      	ldr	r3, [pc, #36]	; (8001290 <dwt_initialise+0x290>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f002 0203 	and.w	r2, r2, #3
 8001270:	b2d2      	uxtb	r2, r2
 8001272:	729a      	strb	r2, [r3, #10]

    pdw1000local->txFCTRL = dwt_read32bitreg(TX_FCTRL_ID) ;
 8001274:	4b06      	ldr	r3, [pc, #24]	; (8001290 <dwt_initialise+0x290>)
 8001276:	681c      	ldr	r4, [r3, #0]
 8001278:	2100      	movs	r1, #0
 800127a:	2008      	movs	r0, #8
 800127c:	f000 fa3d 	bl	80016fa <dwt_read32bitoffsetreg>
 8001280:	4603      	mov	r3, r0
 8001282:	60e3      	str	r3, [r4, #12]

    return DWT_SUCCESS ;
 8001284:	2300      	movs	r3, #0

} // end dwt_initialise()
 8001286:	4618      	mov	r0, r3
 8001288:	371c      	adds	r7, #28
 800128a:	46bd      	mov	sp, r7
 800128c:	bd90      	pop	{r4, r7, pc}
 800128e:	bf00      	nop
 8001290:	20000000 	.word	0x20000000
 8001294:	deca0130 	.word	0xdeca0130

08001298 <dwt_readdevid>:
 * output parameters
 *
 * returns the read value which for DW1000 is 0xDECA0130
 */
uint32 dwt_readdevid(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
    return dwt_read32bitoffsetreg(DEV_ID_ID,0);
 800129c:	2100      	movs	r1, #0
 800129e:	2000      	movs	r0, #0
 80012a0:	f000 fa2b 	bl	80016fa <dwt_read32bitoffsetreg>
 80012a4:	4603      	mov	r3, r0
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <dwt_configure>:
 * output parameters
 *
 * no return value
 */
void dwt_configure(dwt_config_t *config)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b086      	sub	sp, #24
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
    uint8 nsSfd_result  = 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	75fb      	strb	r3, [r7, #23]
    uint8 useDWnsSFD = 0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	75bb      	strb	r3, [r7, #22]
    uint8 chan = config->chan ;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	74fb      	strb	r3, [r7, #19]
    uint32 regval ;
    uint16 reg16 = lde_replicaCoeff[config->rxCode];
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	795b      	ldrb	r3, [r3, #5]
 80012c6:	461a      	mov	r2, r3
 80012c8:	4ba1      	ldr	r3, [pc, #644]	; (8001550 <dwt_configure+0x2a4>)
 80012ca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80012ce:	82bb      	strh	r3, [r7, #20]
    uint8 prfIndex = config->prf - DWT_PRF_16M;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	785b      	ldrb	r3, [r3, #1]
 80012d4:	3b01      	subs	r3, #1
 80012d6:	74bb      	strb	r3, [r7, #18]
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
 80012d8:	7cfb      	ldrb	r3, [r7, #19]
 80012da:	2b04      	cmp	r3, #4
 80012dc:	d002      	beq.n	80012e4 <dwt_configure+0x38>
 80012de:	7cfb      	ldrb	r3, [r7, #19]
 80012e0:	2b07      	cmp	r3, #7
 80012e2:	d101      	bne.n	80012e8 <dwt_configure+0x3c>
 80012e4:	2301      	movs	r3, #1
 80012e6:	e000      	b.n	80012ea <dwt_configure+0x3e>
 80012e8:	2300      	movs	r3, #0
 80012ea:	747b      	strb	r3, [r7, #17]
           || (config->txPreambLength == DWT_PLEN_2048) || (config->txPreambLength == DWT_PLEN_4096));
    assert((config->phrMode == DWT_PHRMODE_STD) || (config->phrMode == DWT_PHRMODE_EXT));
#endif

    // For 110 kbps we need a special setup
    if(DWT_BR_110K == config->dataRate)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	79db      	ldrb	r3, [r3, #7]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d10b      	bne.n	800130c <dwt_configure+0x60>
    {
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
 80012f4:	4b97      	ldr	r3, [pc, #604]	; (8001554 <dwt_configure+0x2a8>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	691a      	ldr	r2, [r3, #16]
 80012fa:	4b96      	ldr	r3, [pc, #600]	; (8001554 <dwt_configure+0x2a8>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001302:	611a      	str	r2, [r3, #16]
        reg16 >>= 3; // lde_replicaCoeff must be divided by 8
 8001304:	8abb      	ldrh	r3, [r7, #20]
 8001306:	08db      	lsrs	r3, r3, #3
 8001308:	82bb      	strh	r3, [r7, #20]
 800130a:	e007      	b.n	800131c <dwt_configure+0x70>
    }
    else
    {
        pdw1000local->sysCFGreg &= (~SYS_CFG_RXM110K) ;
 800130c:	4b91      	ldr	r3, [pc, #580]	; (8001554 <dwt_configure+0x2a8>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	691a      	ldr	r2, [r3, #16]
 8001312:	4b90      	ldr	r3, [pc, #576]	; (8001554 <dwt_configure+0x2a8>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 800131a:	611a      	str	r2, [r3, #16]
    }

    pdw1000local->longFrames = config->phrMode ;
 800131c:	4b8d      	ldr	r3, [pc, #564]	; (8001554 <dwt_configure+0x2a8>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	7a12      	ldrb	r2, [r2, #8]
 8001324:	729a      	strb	r2, [r3, #10]

    pdw1000local->sysCFGreg &= ~SYS_CFG_PHR_MODE_11;
 8001326:	4b8b      	ldr	r3, [pc, #556]	; (8001554 <dwt_configure+0x2a8>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	691a      	ldr	r2, [r3, #16]
 800132c:	4b89      	ldr	r3, [pc, #548]	; (8001554 <dwt_configure+0x2a8>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001334:	611a      	str	r2, [r3, #16]
    pdw1000local->sysCFGreg |= (SYS_CFG_PHR_MODE_11 & ((uint32)config->phrMode << SYS_CFG_PHR_MODE_SHFT));
 8001336:	4b87      	ldr	r3, [pc, #540]	; (8001554 <dwt_configure+0x2a8>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	6919      	ldr	r1, [r3, #16]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	7a1b      	ldrb	r3, [r3, #8]
 8001340:	041b      	lsls	r3, r3, #16
 8001342:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001346:	4b83      	ldr	r3, [pc, #524]	; (8001554 <dwt_configure+0x2a8>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	430a      	orrs	r2, r1
 800134c:	611a      	str	r2, [r3, #16]

    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
 800134e:	4b81      	ldr	r3, [pc, #516]	; (8001554 <dwt_configure+0x2a8>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	691b      	ldr	r3, [r3, #16]
 8001354:	461a      	mov	r2, r3
 8001356:	2100      	movs	r1, #0
 8001358:	2004      	movs	r0, #4
 800135a:	f000 fa54 	bl	8001806 <dwt_write32bitoffsetreg>
    // Set the lde_replicaCoeff
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_REPC_OFFSET, reg16) ;
 800135e:	8abb      	ldrh	r3, [r7, #20]
 8001360:	461a      	mov	r2, r3
 8001362:	f642 0104 	movw	r1, #10244	; 0x2804
 8001366:	202e      	movs	r0, #46	; 0x2e
 8001368:	f000 fa31 	bl	80017ce <dwt_write16bitoffsetreg>

    _dwt_configlde(prfIndex);
 800136c:	7cbb      	ldrb	r3, [r7, #18]
 800136e:	4618      	mov	r0, r3
 8001370:	f000 fa9d 	bl	80018ae <_dwt_configlde>

    // Configure PLL2/RF PLL block CFG/TUNE (for a given channel)
    dwt_write32bitoffsetreg(FS_CTRL_ID, FS_PLLCFG_OFFSET, fs_pll_cfg[chan_idx[chan]]);
 8001374:	7cfb      	ldrb	r3, [r7, #19]
 8001376:	4a78      	ldr	r2, [pc, #480]	; (8001558 <dwt_configure+0x2ac>)
 8001378:	5cd3      	ldrb	r3, [r2, r3]
 800137a:	461a      	mov	r2, r3
 800137c:	4b77      	ldr	r3, [pc, #476]	; (800155c <dwt_configure+0x2b0>)
 800137e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001382:	461a      	mov	r2, r3
 8001384:	2107      	movs	r1, #7
 8001386:	202b      	movs	r0, #43	; 0x2b
 8001388:	f000 fa3d 	bl	8001806 <dwt_write32bitoffsetreg>
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_PLLTUNE_OFFSET, fs_pll_tune[chan_idx[chan]]);
 800138c:	7cfb      	ldrb	r3, [r7, #19]
 800138e:	4a72      	ldr	r2, [pc, #456]	; (8001558 <dwt_configure+0x2ac>)
 8001390:	5cd3      	ldrb	r3, [r2, r3]
 8001392:	461a      	mov	r2, r3
 8001394:	4b72      	ldr	r3, [pc, #456]	; (8001560 <dwt_configure+0x2b4>)
 8001396:	5c9b      	ldrb	r3, [r3, r2]
 8001398:	461a      	mov	r2, r3
 800139a:	210b      	movs	r1, #11
 800139c:	202b      	movs	r0, #43	; 0x2b
 800139e:	f000 fa03 	bl	80017a8 <dwt_write8bitoffsetreg>

    // Configure RF RX blocks (for specified channel/bandwidth)
    dwt_write8bitoffsetreg(RF_CONF_ID, RF_RXCTRLH_OFFSET, rx_config[bw]);
 80013a2:	7c7b      	ldrb	r3, [r7, #17]
 80013a4:	4a6f      	ldr	r2, [pc, #444]	; (8001564 <dwt_configure+0x2b8>)
 80013a6:	5cd3      	ldrb	r3, [r2, r3]
 80013a8:	461a      	mov	r2, r3
 80013aa:	210b      	movs	r1, #11
 80013ac:	2028      	movs	r0, #40	; 0x28
 80013ae:	f000 f9fb 	bl	80017a8 <dwt_write8bitoffsetreg>

    // Configure RF TX blocks (for specified channel and PRF)
    // Configure RF TX control
    dwt_write32bitoffsetreg(RF_CONF_ID, RF_TXCTRL_OFFSET, tx_config[chan_idx[chan]]);
 80013b2:	7cfb      	ldrb	r3, [r7, #19]
 80013b4:	4a68      	ldr	r2, [pc, #416]	; (8001558 <dwt_configure+0x2ac>)
 80013b6:	5cd3      	ldrb	r3, [r2, r3]
 80013b8:	461a      	mov	r2, r3
 80013ba:	4b6b      	ldr	r3, [pc, #428]	; (8001568 <dwt_configure+0x2bc>)
 80013bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013c0:	461a      	mov	r2, r3
 80013c2:	210c      	movs	r1, #12
 80013c4:	2028      	movs	r0, #40	; 0x28
 80013c6:	f000 fa1e 	bl	8001806 <dwt_write32bitoffsetreg>

    // Configure the baseband parameters (for specified PRF, bit rate, PAC, and SFD settings)
    // DTUNE0
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE0b_OFFSET, sftsh[config->dataRate][config->nsSFD]);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	79db      	ldrb	r3, [r3, #7]
 80013ce:	4618      	mov	r0, r3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	799b      	ldrb	r3, [r3, #6]
 80013d4:	4619      	mov	r1, r3
 80013d6:	4a65      	ldr	r2, [pc, #404]	; (800156c <dwt_configure+0x2c0>)
 80013d8:	0043      	lsls	r3, r0, #1
 80013da:	440b      	add	r3, r1
 80013dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013e0:	461a      	mov	r2, r3
 80013e2:	2102      	movs	r1, #2
 80013e4:	2027      	movs	r0, #39	; 0x27
 80013e6:	f000 f9f2 	bl	80017ce <dwt_write16bitoffsetreg>

    // DTUNE1
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1a_OFFSET, dtune1[prfIndex]);
 80013ea:	7cbb      	ldrb	r3, [r7, #18]
 80013ec:	4a60      	ldr	r2, [pc, #384]	; (8001570 <dwt_configure+0x2c4>)
 80013ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013f2:	461a      	mov	r2, r3
 80013f4:	2104      	movs	r1, #4
 80013f6:	2027      	movs	r0, #39	; 0x27
 80013f8:	f000 f9e9 	bl	80017ce <dwt_write16bitoffsetreg>

    if(config->dataRate == DWT_BR_110K)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	79db      	ldrb	r3, [r3, #7]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d105      	bne.n	8001410 <dwt_configure+0x164>
    {
        dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_110K);
 8001404:	2264      	movs	r2, #100	; 0x64
 8001406:	2106      	movs	r1, #6
 8001408:	2027      	movs	r0, #39	; 0x27
 800140a:	f000 f9e0 	bl	80017ce <dwt_write16bitoffsetreg>
 800140e:	e018      	b.n	8001442 <dwt_configure+0x196>
    }
    else
    {
        if(config->txPreambLength == DWT_PLEN_64)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	789b      	ldrb	r3, [r3, #2]
 8001414:	2b04      	cmp	r3, #4
 8001416:	d10a      	bne.n	800142e <dwt_configure+0x182>
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_6M8_PRE64);
 8001418:	2210      	movs	r2, #16
 800141a:	2106      	movs	r1, #6
 800141c:	2027      	movs	r0, #39	; 0x27
 800141e:	f000 f9d6 	bl	80017ce <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE64);
 8001422:	2210      	movs	r2, #16
 8001424:	2126      	movs	r1, #38	; 0x26
 8001426:	2027      	movs	r0, #39	; 0x27
 8001428:	f000 f9be 	bl	80017a8 <dwt_write8bitoffsetreg>
 800142c:	e009      	b.n	8001442 <dwt_configure+0x196>
        }
        else
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_850K_6M8);
 800142e:	2220      	movs	r2, #32
 8001430:	2106      	movs	r1, #6
 8001432:	2027      	movs	r0, #39	; 0x27
 8001434:	f000 f9cb 	bl	80017ce <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE128PLUS);
 8001438:	2228      	movs	r2, #40	; 0x28
 800143a:	2126      	movs	r1, #38	; 0x26
 800143c:	2027      	movs	r0, #39	; 0x27
 800143e:	f000 f9b3 	bl	80017a8 <dwt_write8bitoffsetreg>
        }
    }

    // DTUNE2
    dwt_write32bitoffsetreg(DRX_CONF_ID, DRX_TUNE2_OFFSET, digital_bb_config[prfIndex][config->rxPAC]);
 8001442:	7cbb      	ldrb	r3, [r7, #18]
 8001444:	687a      	ldr	r2, [r7, #4]
 8001446:	78d2      	ldrb	r2, [r2, #3]
 8001448:	4611      	mov	r1, r2
 800144a:	4a4a      	ldr	r2, [pc, #296]	; (8001574 <dwt_configure+0x2c8>)
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	440b      	add	r3, r1
 8001450:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001454:	461a      	mov	r2, r3
 8001456:	2108      	movs	r1, #8
 8001458:	2027      	movs	r0, #39	; 0x27
 800145a:	f000 f9d4 	bl	8001806 <dwt_write32bitoffsetreg>

    // DTUNE3 (SFD timeout)
    // Don't allow 0 - SFD timeout will always be enabled
    if(config->sfdTO == 0)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	895b      	ldrh	r3, [r3, #10]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d103      	bne.n	800146e <dwt_configure+0x1c2>
    {
        config->sfdTO = DWT_SFDTOC_DEF;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f241 0241 	movw	r2, #4161	; 0x1041
 800146c:	815a      	strh	r2, [r3, #10]
    }
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_SFDTOC_OFFSET, config->sfdTO);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	895b      	ldrh	r3, [r3, #10]
 8001472:	461a      	mov	r2, r3
 8001474:	2120      	movs	r1, #32
 8001476:	2027      	movs	r0, #39	; 0x27
 8001478:	f000 f9a9 	bl	80017ce <dwt_write16bitoffsetreg>

    // Configure AGC parameters
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
 800147c:	4b3e      	ldr	r3, [pc, #248]	; (8001578 <dwt_configure+0x2cc>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	461a      	mov	r2, r3
 8001482:	210c      	movs	r1, #12
 8001484:	2023      	movs	r0, #35	; 0x23
 8001486:	f000 f9be 	bl	8001806 <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg( AGC_CFG_STS_ID, 0x4, agc_config.target[prfIndex]);
 800148a:	7cbb      	ldrb	r3, [r7, #18]
 800148c:	4a3a      	ldr	r2, [pc, #232]	; (8001578 <dwt_configure+0x2cc>)
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	4413      	add	r3, r2
 8001492:	889b      	ldrh	r3, [r3, #4]
 8001494:	461a      	mov	r2, r3
 8001496:	2104      	movs	r1, #4
 8001498:	2023      	movs	r0, #35	; 0x23
 800149a:	f000 f998 	bl	80017ce <dwt_write16bitoffsetreg>

    // Set (non-standard) user SFD for improved performance,
    if(config->nsSFD)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	799b      	ldrb	r3, [r3, #6]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d00d      	beq.n	80014c2 <dwt_configure+0x216>
    {
        // Write non standard (DW) SFD length
        dwt_write8bitoffsetreg(USR_SFD_ID, 0x00, dwnsSFDlen[config->dataRate]);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	79db      	ldrb	r3, [r3, #7]
 80014aa:	461a      	mov	r2, r3
 80014ac:	4b33      	ldr	r3, [pc, #204]	; (800157c <dwt_configure+0x2d0>)
 80014ae:	5c9b      	ldrb	r3, [r3, r2]
 80014b0:	461a      	mov	r2, r3
 80014b2:	2100      	movs	r1, #0
 80014b4:	2021      	movs	r0, #33	; 0x21
 80014b6:	f000 f977 	bl	80017a8 <dwt_write8bitoffsetreg>
        nsSfd_result = 3 ;
 80014ba:	2303      	movs	r3, #3
 80014bc:	75fb      	strb	r3, [r7, #23]
        useDWnsSFD = 1 ;
 80014be:	2301      	movs	r3, #1
 80014c0:	75bb      	strb	r3, [r7, #22]
    }
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 80014c2:	7cfb      	ldrb	r3, [r7, #19]
 80014c4:	f003 020f 	and.w	r2, r3, #15
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 80014c8:	7cfb      	ldrb	r3, [r7, #19]
 80014ca:	011b      	lsls	r3, r3, #4
 80014cc:	b2db      	uxtb	r3, r3
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 80014ce:	431a      	orrs	r2, r3
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	785b      	ldrb	r3, [r3, #1]
 80014d4:	049b      	lsls	r3, r3, #18
 80014d6:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 80014da:	431a      	orrs	r2, r3
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 80014dc:	7dfb      	ldrb	r3, [r7, #23]
 80014de:	051b      	lsls	r3, r3, #20
 80014e0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 80014e4:	431a      	orrs	r2, r3
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 80014e6:	7dbb      	ldrb	r3, [r7, #22]
 80014e8:	045b      	lsls	r3, r3, #17
 80014ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 80014ee:	431a      	orrs	r2, r3
              (CHAN_CTRL_TX_PCOD_MASK & ((uint32)config->txCode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	791b      	ldrb	r3, [r3, #4]
 80014f4:	059b      	lsls	r3, r3, #22
 80014f6:	f003 63f8 	and.w	r3, r3, #130023424	; 0x7c00000
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 80014fa:	431a      	orrs	r2, r3
              (CHAN_CTRL_RX_PCOD_MASK & ((uint32)config->rxCode << CHAN_CTRL_RX_PCOD_SHIFT)) ; // RX Preamble Code
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	795b      	ldrb	r3, [r3, #5]
 8001500:	06db      	lsls	r3, r3, #27
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8001502:	4313      	orrs	r3, r2
 8001504:	60fb      	str	r3, [r7, #12]

    dwt_write32bitreg(CHAN_CTRL_ID,regval) ;
 8001506:	68fa      	ldr	r2, [r7, #12]
 8001508:	2100      	movs	r1, #0
 800150a:	201f      	movs	r0, #31
 800150c:	f000 f97b 	bl	8001806 <dwt_write32bitoffsetreg>

    // Set up TX Preamble Size, PRF and Data Rate
    pdw1000local->txFCTRL = ((uint32)(config->txPreambLength | config->prf) << TX_FCTRL_TXPRF_SHFT) | ((uint32)config->dataRate << TX_FCTRL_TXBR_SHFT);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	789a      	ldrb	r2, [r3, #2]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	785b      	ldrb	r3, [r3, #1]
 8001518:	4313      	orrs	r3, r2
 800151a:	b2db      	uxtb	r3, r3
 800151c:	0419      	lsls	r1, r3, #16
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	79db      	ldrb	r3, [r3, #7]
 8001522:	035a      	lsls	r2, r3, #13
 8001524:	4b0b      	ldr	r3, [pc, #44]	; (8001554 <dwt_configure+0x2a8>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	430a      	orrs	r2, r1
 800152a:	60da      	str	r2, [r3, #12]
    dwt_write32bitreg(TX_FCTRL_ID, pdw1000local->txFCTRL);
 800152c:	4b09      	ldr	r3, [pc, #36]	; (8001554 <dwt_configure+0x2a8>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	68db      	ldr	r3, [r3, #12]
 8001532:	461a      	mov	r2, r3
 8001534:	2100      	movs	r1, #0
 8001536:	2008      	movs	r0, #8
 8001538:	f000 f965 	bl	8001806 <dwt_write32bitoffsetreg>

    // The SFD transmit pattern is initialised by the DW1000 upon a user TX request, but (due to an IC issue) it is not done for an auto-ACK TX. The
    // SYS_CTRL write below works around this issue, by simultaneously initiating and aborting a transmission, which correctly initialises the SFD
    // after its configuration or reconfiguration.
    // This issue is not documented at the time of writing this code. It should be in next release of DW1000 User Manual (v2.09, from July 2016).
    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_TXSTRT | SYS_CTRL_TRXOFF); // Request TX start and TRX off at the same time
 800153c:	2242      	movs	r2, #66	; 0x42
 800153e:	2100      	movs	r1, #0
 8001540:	200d      	movs	r0, #13
 8001542:	f000 f931 	bl	80017a8 <dwt_write8bitoffsetreg>
} // end dwt_configure()
 8001546:	bf00      	nop
 8001548:	3718      	adds	r7, #24
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	08008c88 	.word	0x08008c88
 8001554:	20000000 	.word	0x20000000
 8001558:	08008c08 	.word	0x08008c08
 800155c:	08008c28 	.word	0x08008c28
 8001560:	08008c40 	.word	0x08008c40
 8001564:	08008c48 	.word	0x08008c48
 8001568:	08008c10 	.word	0x08008c10
 800156c:	08008c58 	.word	0x08008c58
 8001570:	08008c64 	.word	0x08008c64
 8001574:	08008c68 	.word	0x08008c68
 8001578:	08008c4c 	.word	0x08008c4c
 800157c:	08008c54 	.word	0x08008c54

08001580 <dwt_readrxdata>:
 * output parameters
 *
 * no return value
 */
void dwt_readrxdata(uint8 *buffer, uint16 length, uint16 rxBufferOffset)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	460b      	mov	r3, r1
 800158a:	807b      	strh	r3, [r7, #2]
 800158c:	4613      	mov	r3, r2
 800158e:	803b      	strh	r3, [r7, #0]
    dwt_readfromdevice(RX_BUFFER_ID,rxBufferOffset,length,buffer) ;
 8001590:	887a      	ldrh	r2, [r7, #2]
 8001592:	8839      	ldrh	r1, [r7, #0]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2011      	movs	r0, #17
 8001598:	f000 f85b 	bl	8001652 <dwt_readfromdevice>
}
 800159c:	bf00      	nop
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <dwt_writetodevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    const uint8   *buffer
)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60ba      	str	r2, [r7, #8]
 80015ac:	607b      	str	r3, [r7, #4]
 80015ae:	4603      	mov	r3, r0
 80015b0:	81fb      	strh	r3, [r7, #14]
 80015b2:	460b      	mov	r3, r1
 80015b4:	81bb      	strh	r3, [r7, #12]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 80015b6:	2300      	movs	r3, #0
 80015b8:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting WRITE operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 80015ba:	89bb      	ldrh	r3, [r7, #12]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d10c      	bne.n	80015da <dwt_writetodevice+0x36>
    {
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 80015c0:	89fb      	ldrh	r3, [r7, #14]
 80015c2:	b2da      	uxtb	r2, r3
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	1c59      	adds	r1, r3, #1
 80015c8:	6179      	str	r1, [r7, #20]
 80015ca:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80015ce:	b2d2      	uxtb	r2, r2
 80015d0:	3318      	adds	r3, #24
 80015d2:	443b      	add	r3, r7
 80015d4:	f803 2c08 	strb.w	r2, [r3, #-8]
 80015d8:	e02f      	b.n	800163a <dwt_writetodevice+0x96>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 80015da:	89fb      	ldrh	r3, [r7, #14]
 80015dc:	b2da      	uxtb	r2, r3
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	1c59      	adds	r1, r3, #1
 80015e2:	6179      	str	r1, [r7, #20]
 80015e4:	f062 023f 	orn	r2, r2, #63	; 0x3f
 80015e8:	b2d2      	uxtb	r2, r2
 80015ea:	3318      	adds	r3, #24
 80015ec:	443b      	add	r3, r7
 80015ee:	f803 2c08 	strb.w	r2, [r3, #-8]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 80015f2:	89bb      	ldrh	r3, [r7, #12]
 80015f4:	2b7f      	cmp	r3, #127	; 0x7f
 80015f6:	d809      	bhi.n	800160c <dwt_writetodevice+0x68>
        {
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	1c5a      	adds	r2, r3, #1
 80015fc:	617a      	str	r2, [r7, #20]
 80015fe:	89ba      	ldrh	r2, [r7, #12]
 8001600:	b2d2      	uxtb	r2, r2
 8001602:	3318      	adds	r3, #24
 8001604:	443b      	add	r3, r7
 8001606:	f803 2c08 	strb.w	r2, [r3, #-8]
 800160a:	e016      	b.n	800163a <dwt_writetodevice+0x96>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 800160c:	89bb      	ldrh	r3, [r7, #12]
 800160e:	b2da      	uxtb	r2, r3
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	1c59      	adds	r1, r3, #1
 8001614:	6179      	str	r1, [r7, #20]
 8001616:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800161a:	b2d2      	uxtb	r2, r2
 800161c:	3318      	adds	r3, #24
 800161e:	443b      	add	r3, r7
 8001620:	f803 2c08 	strb.w	r2, [r3, #-8]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8001624:	89bb      	ldrh	r3, [r7, #12]
 8001626:	09db      	lsrs	r3, r3, #7
 8001628:	b299      	uxth	r1, r3
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	1c5a      	adds	r2, r3, #1
 800162e:	617a      	str	r2, [r7, #20]
 8001630:	b2ca      	uxtb	r2, r1
 8001632:	3318      	adds	r3, #24
 8001634:	443b      	add	r3, r7
 8001636:	f803 2c08 	strb.w	r2, [r3, #-8]
        }
    }

    // Write it to the SPI
    writetospi(cnt,header,length,buffer);
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	b298      	uxth	r0, r3
 800163e:	f107 0110 	add.w	r1, r7, #16
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	68ba      	ldr	r2, [r7, #8]
 8001646:	f000 faff 	bl	8001c48 <writetospi>
} // end dwt_writetodevice()
 800164a:	bf00      	nop
 800164c:	3718      	adds	r7, #24
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}

08001652 <dwt_readfromdevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    uint8         *buffer
)
{
 8001652:	b580      	push	{r7, lr}
 8001654:	b086      	sub	sp, #24
 8001656:	af00      	add	r7, sp, #0
 8001658:	60ba      	str	r2, [r7, #8]
 800165a:	607b      	str	r3, [r7, #4]
 800165c:	4603      	mov	r3, r0
 800165e:	81fb      	strh	r3, [r7, #14]
 8001660:	460b      	mov	r3, r1
 8001662:	81bb      	strh	r3, [r7, #12]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 8001664:	2300      	movs	r3, #0
 8001666:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting READ operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 8001668:	89bb      	ldrh	r3, [r7, #12]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d109      	bne.n	8001682 <dwt_readfromdevice+0x30>
    {
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	1c5a      	adds	r2, r3, #1
 8001672:	617a      	str	r2, [r7, #20]
 8001674:	89fa      	ldrh	r2, [r7, #14]
 8001676:	b2d2      	uxtb	r2, r2
 8001678:	3318      	adds	r3, #24
 800167a:	443b      	add	r3, r7
 800167c:	f803 2c08 	strb.w	r2, [r3, #-8]
 8001680:	e02f      	b.n	80016e2 <dwt_readfromdevice+0x90>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8001682:	89fb      	ldrh	r3, [r7, #14]
 8001684:	b2da      	uxtb	r2, r3
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	1c59      	adds	r1, r3, #1
 800168a:	6179      	str	r1, [r7, #20]
 800168c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001690:	b2d2      	uxtb	r2, r2
 8001692:	3318      	adds	r3, #24
 8001694:	443b      	add	r3, r7
 8001696:	f803 2c08 	strb.w	r2, [r3, #-8]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 800169a:	89bb      	ldrh	r3, [r7, #12]
 800169c:	2b7f      	cmp	r3, #127	; 0x7f
 800169e:	d809      	bhi.n	80016b4 <dwt_readfromdevice+0x62>
        {
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	1c5a      	adds	r2, r3, #1
 80016a4:	617a      	str	r2, [r7, #20]
 80016a6:	89ba      	ldrh	r2, [r7, #12]
 80016a8:	b2d2      	uxtb	r2, r2
 80016aa:	3318      	adds	r3, #24
 80016ac:	443b      	add	r3, r7
 80016ae:	f803 2c08 	strb.w	r2, [r3, #-8]
 80016b2:	e016      	b.n	80016e2 <dwt_readfromdevice+0x90>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 80016b4:	89bb      	ldrh	r3, [r7, #12]
 80016b6:	b2da      	uxtb	r2, r3
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	1c59      	adds	r1, r3, #1
 80016bc:	6179      	str	r1, [r7, #20]
 80016be:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80016c2:	b2d2      	uxtb	r2, r2
 80016c4:	3318      	adds	r3, #24
 80016c6:	443b      	add	r3, r7
 80016c8:	f803 2c08 	strb.w	r2, [r3, #-8]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 80016cc:	89bb      	ldrh	r3, [r7, #12]
 80016ce:	09db      	lsrs	r3, r3, #7
 80016d0:	b299      	uxth	r1, r3
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	1c5a      	adds	r2, r3, #1
 80016d6:	617a      	str	r2, [r7, #20]
 80016d8:	b2ca      	uxtb	r2, r1
 80016da:	3318      	adds	r3, #24
 80016dc:	443b      	add	r3, r7
 80016de:	f803 2c08 	strb.w	r2, [r3, #-8]
        }
    }

    // Do the read from the SPI
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	b298      	uxth	r0, r3
 80016e6:	f107 0110 	add.w	r1, r7, #16
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	68ba      	ldr	r2, [r7, #8]
 80016ee:	f000 fadf 	bl	8001cb0 <readfromspi>
} // end dwt_readfromdevice()
 80016f2:	bf00      	nop
 80016f4:	3718      	adds	r7, #24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <dwt_read32bitoffsetreg>:
 * output parameters
 *
 * returns 32 bit register value
 */
uint32 dwt_read32bitoffsetreg(int regFileID, int regOffset)
{
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b086      	sub	sp, #24
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]
 8001702:	6039      	str	r1, [r7, #0]
    uint32  regval = 0 ;
 8001704:	2300      	movs	r3, #0
 8001706:	617b      	str	r3, [r7, #20]
    int     j ;
    uint8   buffer[4] ;

    dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	b298      	uxth	r0, r3
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	b299      	uxth	r1, r3
 8001710:	f107 030c 	add.w	r3, r7, #12
 8001714:	2204      	movs	r2, #4
 8001716:	f7ff ff9c 	bl	8001652 <dwt_readfromdevice>

    for (j = 3 ; j >= 0 ; j --)
 800171a:	2303      	movs	r3, #3
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	e00b      	b.n	8001738 <dwt_read32bitoffsetreg+0x3e>
    {
        regval = (regval << 8) + buffer[j] ;
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	021b      	lsls	r3, r3, #8
 8001724:	f107 010c 	add.w	r1, r7, #12
 8001728:	693a      	ldr	r2, [r7, #16]
 800172a:	440a      	add	r2, r1
 800172c:	7812      	ldrb	r2, [r2, #0]
 800172e:	4413      	add	r3, r2
 8001730:	617b      	str	r3, [r7, #20]
    for (j = 3 ; j >= 0 ; j --)
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	3b01      	subs	r3, #1
 8001736:	613b      	str	r3, [r7, #16]
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	2b00      	cmp	r3, #0
 800173c:	daf0      	bge.n	8001720 <dwt_read32bitoffsetreg+0x26>
    }
    return regval ;
 800173e:	697b      	ldr	r3, [r7, #20]

} // end dwt_read32bitoffsetreg()
 8001740:	4618      	mov	r0, r3
 8001742:	3718      	adds	r7, #24
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}

08001748 <dwt_read16bitoffsetreg>:
 * output parameters
 *
 * returns 16 bit register value
 */
uint16 dwt_read16bitoffsetreg(int regFileID, int regOffset)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6039      	str	r1, [r7, #0]
    uint16  regval = 0 ;
 8001752:	2300      	movs	r3, #0
 8001754:	81fb      	strh	r3, [r7, #14]
    uint8   buffer[2] ;

    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	b298      	uxth	r0, r3
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	b299      	uxth	r1, r3
 800175e:	f107 030c 	add.w	r3, r7, #12
 8001762:	2202      	movs	r2, #2
 8001764:	f7ff ff75 	bl	8001652 <dwt_readfromdevice>

    regval = ((uint16)buffer[1] << 8) + buffer[0] ;
 8001768:	7b7b      	ldrb	r3, [r7, #13]
 800176a:	b29b      	uxth	r3, r3
 800176c:	021b      	lsls	r3, r3, #8
 800176e:	b29a      	uxth	r2, r3
 8001770:	7b3b      	ldrb	r3, [r7, #12]
 8001772:	b29b      	uxth	r3, r3
 8001774:	4413      	add	r3, r2
 8001776:	81fb      	strh	r3, [r7, #14]
    return regval ;
 8001778:	89fb      	ldrh	r3, [r7, #14]

} // end dwt_read16bitoffsetreg()
 800177a:	4618      	mov	r0, r3
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <dwt_read8bitoffsetreg>:
 * output parameters
 *
 * returns 8-bit register value
 */
uint8 dwt_read8bitoffsetreg(int regFileID, int regOffset)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	b084      	sub	sp, #16
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
 800178a:	6039      	str	r1, [r7, #0]
    uint8 regval;

    dwt_readfromdevice(regFileID, regOffset, 1, &regval);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	b298      	uxth	r0, r3
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	b299      	uxth	r1, r3
 8001794:	f107 030f 	add.w	r3, r7, #15
 8001798:	2201      	movs	r2, #1
 800179a:	f7ff ff5a 	bl	8001652 <dwt_readfromdevice>

    return regval ;
 800179e:	7bfb      	ldrb	r3, [r7, #15]
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3710      	adds	r7, #16
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(int regFileID, int regOffset, uint8 regval)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	4613      	mov	r3, r2
 80017b4:	71fb      	strb	r3, [r7, #7]
    dwt_writetodevice(regFileID, regOffset, 1, &regval);
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	b298      	uxth	r0, r3
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	b299      	uxth	r1, r3
 80017be:	1dfb      	adds	r3, r7, #7
 80017c0:	2201      	movs	r2, #1
 80017c2:	f7ff feef 	bl	80015a4 <dwt_writetodevice>
}
 80017c6:	bf00      	nop
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}

080017ce <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(int regFileID, int regOffset, uint16 regval)
{
 80017ce:	b580      	push	{r7, lr}
 80017d0:	b086      	sub	sp, #24
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	60f8      	str	r0, [r7, #12]
 80017d6:	60b9      	str	r1, [r7, #8]
 80017d8:	4613      	mov	r3, r2
 80017da:	80fb      	strh	r3, [r7, #6]
    uint8   buffer[2] ;

    buffer[0] = regval & 0xFF;
 80017dc:	88fb      	ldrh	r3, [r7, #6]
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	753b      	strb	r3, [r7, #20]
    buffer[1] = regval >> 8 ;
 80017e2:	88fb      	ldrh	r3, [r7, #6]
 80017e4:	0a1b      	lsrs	r3, r3, #8
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	757b      	strb	r3, [r7, #21]

    dwt_writetodevice(regFileID,regOffset,2,buffer);
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	b298      	uxth	r0, r3
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	b299      	uxth	r1, r3
 80017f4:	f107 0314 	add.w	r3, r7, #20
 80017f8:	2202      	movs	r2, #2
 80017fa:	f7ff fed3 	bl	80015a4 <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 80017fe:	bf00      	nop
 8001800:	3718      	adds	r7, #24
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(int regFileID, int regOffset, uint32 regval)
{
 8001806:	b580      	push	{r7, lr}
 8001808:	b086      	sub	sp, #24
 800180a:	af00      	add	r7, sp, #0
 800180c:	60f8      	str	r0, [r7, #12]
 800180e:	60b9      	str	r1, [r7, #8]
 8001810:	607a      	str	r2, [r7, #4]
    int     j ;
    uint8   buffer[4] ;

    for ( j = 0 ; j < 4 ; j++ )
 8001812:	2300      	movs	r3, #0
 8001814:	617b      	str	r3, [r7, #20]
 8001816:	e00d      	b.n	8001834 <dwt_write32bitoffsetreg+0x2e>
    {
        buffer[j] = regval & 0xff ;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	b2d9      	uxtb	r1, r3
 800181c:	f107 0210 	add.w	r2, r7, #16
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	4413      	add	r3, r2
 8001824:	460a      	mov	r2, r1
 8001826:	701a      	strb	r2, [r3, #0]
        regval >>= 8 ;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	0a1b      	lsrs	r3, r3, #8
 800182c:	607b      	str	r3, [r7, #4]
    for ( j = 0 ; j < 4 ; j++ )
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	3301      	adds	r3, #1
 8001832:	617b      	str	r3, [r7, #20]
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	2b03      	cmp	r3, #3
 8001838:	ddee      	ble.n	8001818 <dwt_write32bitoffsetreg+0x12>
    }

    dwt_writetodevice(regFileID,regOffset,4,buffer);
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	b298      	uxth	r0, r3
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	b299      	uxth	r1, r3
 8001842:	f107 0310 	add.w	r3, r7, #16
 8001846:	2204      	movs	r2, #4
 8001848:	f7ff feac 	bl	80015a4 <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 800184c:	bf00      	nop
 800184e:	3718      	adds	r7, #24
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <_dwt_otpread>:
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32 _dwt_otpread(uint16 address)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	4603      	mov	r3, r0
 800185c:	80fb      	strh	r3, [r7, #6]
    uint32 ret_data;

    // Write the address
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_ADDR, address);
 800185e:	88fb      	ldrh	r3, [r7, #6]
 8001860:	461a      	mov	r2, r3
 8001862:	2104      	movs	r1, #4
 8001864:	202d      	movs	r0, #45	; 0x2d
 8001866:	f7ff ffb2 	bl	80017ce <dwt_write16bitoffsetreg>

    // Perform OTP Read - Manual read mode has to be set
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_OTPREAD | OTP_CTRL_OTPRDEN);
 800186a:	2203      	movs	r2, #3
 800186c:	2106      	movs	r1, #6
 800186e:	202d      	movs	r0, #45	; 0x2d
 8001870:	f7ff ff9a 	bl	80017a8 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, 0x00); // OTPREAD is self clearing but OTPRDEN is not
 8001874:	2200      	movs	r2, #0
 8001876:	2106      	movs	r1, #6
 8001878:	202d      	movs	r0, #45	; 0x2d
 800187a:	f7ff ff95 	bl	80017a8 <dwt_write8bitoffsetreg>

    // Read read data, available 40ns after rising edge of OTP_READ
    ret_data = dwt_read32bitoffsetreg(OTP_IF_ID, OTP_RDAT);
 800187e:	210a      	movs	r1, #10
 8001880:	202d      	movs	r0, #45	; 0x2d
 8001882:	f7ff ff3a 	bl	80016fa <dwt_read32bitoffsetreg>
 8001886:	60f8      	str	r0, [r7, #12]

    // Return the 32bit of read data
    return ret_data;
 8001888:	68fb      	ldr	r3, [r7, #12]
}
 800188a:	4618      	mov	r0, r3
 800188c:	3710      	adds	r7, #16
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}

08001892 <_dwt_aonarrayupload>:
 * output parameters
 *
 * no return value
 */
void _dwt_aonarrayupload(void)
{
 8001892:	b580      	push	{r7, lr}
 8001894:	af00      	add	r7, sp, #0
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, 0x00); // Clear the register
 8001896:	2200      	movs	r2, #0
 8001898:	2102      	movs	r1, #2
 800189a:	202c      	movs	r0, #44	; 0x2c
 800189c:	f7ff ff84 	bl	80017a8 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, AON_CTRL_SAVE);
 80018a0:	2202      	movs	r2, #2
 80018a2:	2102      	movs	r1, #2
 80018a4:	202c      	movs	r0, #44	; 0x2c
 80018a6:	f7ff ff7f 	bl	80017a8 <dwt_write8bitoffsetreg>
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}

080018ae <_dwt_configlde>:
 * output parameters
 *
 * no return value
 */
void _dwt_configlde(int prfIndex)
{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	b082      	sub	sp, #8
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
    dwt_write8bitoffsetreg(LDE_IF_ID, LDE_CFG1_OFFSET, LDE_PARAM1); // 8-bit configuration register
 80018b6:	226d      	movs	r2, #109	; 0x6d
 80018b8:	f640 0106 	movw	r1, #2054	; 0x806
 80018bc:	202e      	movs	r0, #46	; 0x2e
 80018be:	f7ff ff73 	bl	80017a8 <dwt_write8bitoffsetreg>

    if(prfIndex)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d007      	beq.n	80018d8 <_dwt_configlde+0x2a>
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_64); // 16-bit LDE configuration tuning register
 80018c8:	f240 6207 	movw	r2, #1543	; 0x607
 80018cc:	f641 0106 	movw	r1, #6150	; 0x1806
 80018d0:	202e      	movs	r0, #46	; 0x2e
 80018d2:	f7ff ff7c 	bl	80017ce <dwt_write16bitoffsetreg>
    }
    else
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
    }
}
 80018d6:	e006      	b.n	80018e6 <_dwt_configlde+0x38>
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
 80018d8:	f241 6207 	movw	r2, #5639	; 0x1607
 80018dc:	f641 0106 	movw	r1, #6150	; 0x1806
 80018e0:	202e      	movs	r0, #46	; 0x2e
 80018e2:	f7ff ff74 	bl	80017ce <dwt_write16bitoffsetreg>
}
 80018e6:	bf00      	nop
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}

080018ee <_dwt_loaducodefromrom>:
 * output parameters
 *
 * no return value
 */
void _dwt_loaducodefromrom(void)
{
 80018ee:	b580      	push	{r7, lr}
 80018f0:	af00      	add	r7, sp, #0
    // Set up clocks
    _dwt_enableclocks(FORCE_LDE);
 80018f2:	200e      	movs	r0, #14
 80018f4:	f000 f80e 	bl	8001914 <_dwt_enableclocks>

    // Kick off the LDE load
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_LDELOAD); // Set load LDE kick bit
 80018f8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80018fc:	2106      	movs	r1, #6
 80018fe:	202d      	movs	r0, #45	; 0x2d
 8001900:	f7ff ff65 	bl	80017ce <dwt_write16bitoffsetreg>

    deca_sleep(1); // Allow time for code to upload (should take up to 120 us)
 8001904:	2001      	movs	r0, #1
 8001906:	f000 f993 	bl	8001c30 <deca_sleep>

    // Default clocks (ENABLE_ALL_SEQ)
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 800190a:	2001      	movs	r0, #1
 800190c:	f000 f802 	bl	8001914 <_dwt_enableclocks>
}
 8001910:	bf00      	nop
 8001912:	bd80      	pop	{r7, pc}

08001914 <_dwt_enableclocks>:
 * output parameters none
 *
 * no return value
 */
void _dwt_enableclocks(int clocks)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
    uint8 reg[2];

    dwt_readfromdevice(PMSC_ID, PMSC_CTRL0_OFFSET, 2, reg);
 800191c:	f107 030c 	add.w	r3, r7, #12
 8001920:	2202      	movs	r2, #2
 8001922:	2100      	movs	r1, #0
 8001924:	2036      	movs	r0, #54	; 0x36
 8001926:	f7ff fe94 	bl	8001652 <dwt_readfromdevice>
    switch(clocks)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2b0e      	cmp	r3, #14
 800192e:	d876      	bhi.n	8001a1e <_dwt_enableclocks+0x10a>
 8001930:	a201      	add	r2, pc, #4	; (adr r2, 8001938 <_dwt_enableclocks+0x24>)
 8001932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001936:	bf00      	nop
 8001938:	08001985 	.word	0x08001985
 800193c:	08001975 	.word	0x08001975
 8001940:	0800199b 	.word	0x0800199b
 8001944:	08001a1f 	.word	0x08001a1f
 8001948:	08001a1f 	.word	0x08001a1f
 800194c:	08001a1f 	.word	0x08001a1f
 8001950:	08001a1f 	.word	0x08001a1f
 8001954:	080019b1 	.word	0x080019b1
 8001958:	080019d1 	.word	0x080019d1
 800195c:	08001a1f 	.word	0x08001a1f
 8001960:	08001a1f 	.word	0x08001a1f
 8001964:	080019e7 	.word	0x080019e7
 8001968:	080019f3 	.word	0x080019f3
 800196c:	080019ff 	.word	0x080019ff
 8001970:	08001a15 	.word	0x08001a15
    {
        case ENABLE_ALL_SEQ:
        {
            reg[0] = 0x00 ;
 8001974:	2300      	movs	r3, #0
 8001976:	733b      	strb	r3, [r7, #12]
            reg[1] = reg[1] & 0xfe;
 8001978:	7b7b      	ldrb	r3, [r7, #13]
 800197a:	f023 0301 	bic.w	r3, r3, #1
 800197e:	b2db      	uxtb	r3, r3
 8001980:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001982:	e04d      	b.n	8001a20 <_dwt_enableclocks+0x10c>
        case FORCE_SYS_XTI:
        {
            // System and RX
            reg[0] = 0x01 | (reg[0] & 0xfc);
 8001984:	7b3b      	ldrb	r3, [r7, #12]
 8001986:	b25b      	sxtb	r3, r3
 8001988:	f023 0303 	bic.w	r3, r3, #3
 800198c:	b25b      	sxtb	r3, r3
 800198e:	f043 0301 	orr.w	r3, r3, #1
 8001992:	b25b      	sxtb	r3, r3
 8001994:	b2db      	uxtb	r3, r3
 8001996:	733b      	strb	r3, [r7, #12]
        }
        break;
 8001998:	e042      	b.n	8001a20 <_dwt_enableclocks+0x10c>
        case FORCE_SYS_PLL:
        {
            // System
            reg[0] = 0x02 | (reg[0] & 0xfc);
 800199a:	7b3b      	ldrb	r3, [r7, #12]
 800199c:	b25b      	sxtb	r3, r3
 800199e:	f023 0303 	bic.w	r3, r3, #3
 80019a2:	b25b      	sxtb	r3, r3
 80019a4:	f043 0302 	orr.w	r3, r3, #2
 80019a8:	b25b      	sxtb	r3, r3
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	733b      	strb	r3, [r7, #12]
        }
        break;
 80019ae:	e037      	b.n	8001a20 <_dwt_enableclocks+0x10c>
        case READ_ACC_ON:
        {
            reg[0] = 0x48 | (reg[0] & 0xb3);
 80019b0:	7b3b      	ldrb	r3, [r7, #12]
 80019b2:	b25b      	sxtb	r3, r3
 80019b4:	f023 034c 	bic.w	r3, r3, #76	; 0x4c
 80019b8:	b25b      	sxtb	r3, r3
 80019ba:	f043 0348 	orr.w	r3, r3, #72	; 0x48
 80019be:	b25b      	sxtb	r3, r3
 80019c0:	b2db      	uxtb	r3, r3
 80019c2:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x80 | reg[1];
 80019c4:	7b7b      	ldrb	r3, [r7, #13]
 80019c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	737b      	strb	r3, [r7, #13]
        }
        break;
 80019ce:	e027      	b.n	8001a20 <_dwt_enableclocks+0x10c>
        case READ_ACC_OFF:
        {
            reg[0] = reg[0] & 0xb3;
 80019d0:	7b3b      	ldrb	r3, [r7, #12]
 80019d2:	f023 034c 	bic.w	r3, r3, #76	; 0x4c
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x7f & reg[1];
 80019da:	7b7b      	ldrb	r3, [r7, #13]
 80019dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	737b      	strb	r3, [r7, #13]
        }
        break;
 80019e4:	e01c      	b.n	8001a20 <_dwt_enableclocks+0x10c>
        case FORCE_OTP_ON:
        {
            reg[1] = 0x02 | reg[1];
 80019e6:	7b7b      	ldrb	r3, [r7, #13]
 80019e8:	f043 0302 	orr.w	r3, r3, #2
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	737b      	strb	r3, [r7, #13]
        }
        break;
 80019f0:	e016      	b.n	8001a20 <_dwt_enableclocks+0x10c>
        case FORCE_OTP_OFF:
        {
            reg[1] = reg[1] & 0xfd;
 80019f2:	7b7b      	ldrb	r3, [r7, #13]
 80019f4:	f023 0302 	bic.w	r3, r3, #2
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	737b      	strb	r3, [r7, #13]
        }
        break;
 80019fc:	e010      	b.n	8001a20 <_dwt_enableclocks+0x10c>
        case FORCE_TX_PLL:
        {
            reg[0] = 0x20 | (reg[0] & 0xcf);
 80019fe:	7b3b      	ldrb	r3, [r7, #12]
 8001a00:	b25b      	sxtb	r3, r3
 8001a02:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001a06:	b25b      	sxtb	r3, r3
 8001a08:	f043 0320 	orr.w	r3, r3, #32
 8001a0c:	b25b      	sxtb	r3, r3
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	733b      	strb	r3, [r7, #12]
        }
        break;
 8001a12:	e005      	b.n	8001a20 <_dwt_enableclocks+0x10c>
        case FORCE_LDE:
        {
            reg[0] = 0x01;
 8001a14:	2301      	movs	r3, #1
 8001a16:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x03;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001a1c:	e000      	b.n	8001a20 <_dwt_enableclocks+0x10c>
        default:
        break;
 8001a1e:	bf00      	nop
    }


    // Need to write lower byte separately before setting the higher byte(s)
    dwt_writetodevice(PMSC_ID, PMSC_CTRL0_OFFSET, 1, &reg[0]);
 8001a20:	f107 030c 	add.w	r3, r7, #12
 8001a24:	2201      	movs	r2, #1
 8001a26:	2100      	movs	r1, #0
 8001a28:	2036      	movs	r0, #54	; 0x36
 8001a2a:	f7ff fdbb 	bl	80015a4 <dwt_writetodevice>
    dwt_writetodevice(PMSC_ID, 0x1, 1, &reg[1]);
 8001a2e:	f107 030c 	add.w	r3, r7, #12
 8001a32:	3301      	adds	r3, #1
 8001a34:	2201      	movs	r2, #1
 8001a36:	2101      	movs	r1, #1
 8001a38:	2036      	movs	r0, #54	; 0x36
 8001a3a:	f7ff fdb3 	bl	80015a4 <dwt_writetodevice>

} // end _dwt_enableclocks()
 8001a3e:	bf00      	nop
 8001a40:	3710      	adds	r7, #16
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop

08001a48 <_dwt_disablesequencing>:
 * output parameters none
 *
 * no return value
 */
void _dwt_disablesequencing(void) // Disable sequencing and go to state "INIT"
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
    _dwt_enableclocks(FORCE_SYS_XTI); // Set system clock to XTI
 8001a4c:	2000      	movs	r0, #0
 8001a4e:	f7ff ff61 	bl	8001914 <_dwt_enableclocks>

    dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET, PMSC_CTRL1_PKTSEQ_DISABLE); // Disable PMSC ctrl of RF and RX clk blocks
 8001a52:	2200      	movs	r2, #0
 8001a54:	2104      	movs	r1, #4
 8001a56:	2036      	movs	r0, #54	; 0x36
 8001a58:	f7ff feb9 	bl	80017ce <dwt_write16bitoffsetreg>
}
 8001a5c:	bf00      	nop
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <dwt_forcetrxoff>:
 * output parameters
 *
 * no return value
 */
void dwt_forcetrxoff(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
    decaIrqStatus_t stat ;
    uint32 mask;

    mask = dwt_read32bitreg(SYS_MASK_ID) ; // Read set interrupt mask
 8001a66:	2100      	movs	r1, #0
 8001a68:	200e      	movs	r0, #14
 8001a6a:	f7ff fe46 	bl	80016fa <dwt_read32bitoffsetreg>
 8001a6e:	6078      	str	r0, [r7, #4]

    // Need to beware of interrupts occurring in the middle of following read modify write cycle
    // We can disable the radio, but before the status is cleared an interrupt can be set (e.g. the
    // event has just happened before the radio was disabled)
    // thus we need to disable interrupt during this operation
    stat = decamutexon() ;
 8001a70:	f000 f8c0 	bl	8001bf4 <decamutexon>
 8001a74:	6038      	str	r0, [r7, #0]

    dwt_write32bitreg(SYS_MASK_ID, 0) ; // Clear interrupt mask - so we don't get any unwanted events
 8001a76:	2200      	movs	r2, #0
 8001a78:	2100      	movs	r1, #0
 8001a7a:	200e      	movs	r0, #14
 8001a7c:	f7ff fec3 	bl	8001806 <dwt_write32bitoffsetreg>

    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF) ; // Disable the radio
 8001a80:	2240      	movs	r2, #64	; 0x40
 8001a82:	2100      	movs	r1, #0
 8001a84:	200d      	movs	r0, #13
 8001a86:	f7ff fe8f 	bl	80017a8 <dwt_write8bitoffsetreg>

    // Forcing Transceiver off - so we do not want to see any new events that may have happened
    dwt_write32bitreg(SYS_STATUS_ID, (SYS_STATUS_ALL_TX | SYS_STATUS_ALL_RX_ERR | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_GOOD));
 8001a8a:	4a0b      	ldr	r2, [pc, #44]	; (8001ab8 <dwt_forcetrxoff+0x58>)
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	200f      	movs	r0, #15
 8001a90:	f7ff feb9 	bl	8001806 <dwt_write32bitoffsetreg>

    dwt_syncrxbufptrs();
 8001a94:	f000 f814 	bl	8001ac0 <dwt_syncrxbufptrs>

    dwt_write32bitreg(SYS_MASK_ID, mask) ; // Set interrupt mask to what it was
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	200e      	movs	r0, #14
 8001a9e:	f7ff feb2 	bl	8001806 <dwt_write32bitoffsetreg>

    // Enable/restore interrupts again...
    decamutexoff(stat) ;
 8001aa2:	6838      	ldr	r0, [r7, #0]
 8001aa4:	f000 f8b7 	bl	8001c16 <decamutexoff>
    pdw1000local->wait4resp = 0;
 8001aa8:	4b04      	ldr	r3, [pc, #16]	; (8001abc <dwt_forcetrxoff+0x5c>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2200      	movs	r2, #0
 8001aae:	755a      	strb	r2, [r3, #21]

} // end deviceforcetrxoff()
 8001ab0:	bf00      	nop
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	2427fff8 	.word	0x2427fff8
 8001abc:	20000000 	.word	0x20000000

08001ac0 <dwt_syncrxbufptrs>:
 * output parameters
 *
 * no return value
 */
void dwt_syncrxbufptrs(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
    uint8  buff ;
    // Need to make sure that the host/IC buffer pointers are aligned before starting RX
    buff = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 8001ac6:	2103      	movs	r1, #3
 8001ac8:	200f      	movs	r0, #15
 8001aca:	f7ff fe5a 	bl	8001782 <dwt_read8bitoffsetreg>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	71fb      	strb	r3, [r7, #7]

    if((buff & (SYS_STATUS_ICRBP >> 24)) !=     // IC side Receive Buffer Pointer
 8001ad2:	79fa      	ldrb	r2, [r7, #7]
       ((buff & (SYS_STATUS_HSRBP>>24)) << 1) ) // Host Side Receive Buffer Pointer
 8001ad4:	79fb      	ldrb	r3, [r7, #7]
 8001ad6:	005b      	lsls	r3, r3, #1
    if((buff & (SYS_STATUS_ICRBP >> 24)) !=     // IC side Receive Buffer Pointer
 8001ad8:	4053      	eors	r3, r2
 8001ada:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d004      	beq.n	8001aec <dwt_syncrxbufptrs+0x2c>
    {
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_HRBT_OFFSET , 0x01) ; // We need to swap RX buffer status reg (write one to toggle internally)
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	2103      	movs	r1, #3
 8001ae6:	200d      	movs	r0, #13
 8001ae8:	f7ff fe5e 	bl	80017a8 <dwt_write8bitoffsetreg>
    }
}
 8001aec:	bf00      	nop
 8001aee:	3708      	adds	r7, #8
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <dwt_rxenable>:
 *                                               performing manual RX re-enabling in double buffering mode
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed receive enable will be too far in the future if delayed time has passed)
 */
int dwt_rxenable(int mode)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
    uint16 temp ;
    uint8 temp1 ;

    if ((mode & DWT_NO_SYNC_PTRS) == 0)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f003 0304 	and.w	r3, r3, #4
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d101      	bne.n	8001b0a <dwt_rxenable+0x16>
    {
        dwt_syncrxbufptrs();
 8001b06:	f7ff ffdb 	bl	8001ac0 <dwt_syncrxbufptrs>
    }

    temp = (uint16)SYS_CTRL_RXENAB ;
 8001b0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b0e:	81fb      	strh	r3, [r7, #14]

    if (mode & DWT_START_RX_DELAYED)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d003      	beq.n	8001b22 <dwt_rxenable+0x2e>
    {
        temp |= (uint16)SYS_CTRL_RXDLYE ;
 8001b1a:	89fb      	ldrh	r3, [r7, #14]
 8001b1c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b20:	81fb      	strh	r3, [r7, #14]
    }

    dwt_write16bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8001b22:	89fb      	ldrh	r3, [r7, #14]
 8001b24:	461a      	mov	r2, r3
 8001b26:	2100      	movs	r1, #0
 8001b28:	200d      	movs	r0, #13
 8001b2a:	f7ff fe50 	bl	80017ce <dwt_write16bitoffsetreg>

    if (mode & DWT_START_RX_DELAYED) // check for errors
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	f003 0301 	and.w	r3, r3, #1
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d01a      	beq.n	8001b6e <dwt_rxenable+0x7a>
    {
        temp1 = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 8001b38:	2103      	movs	r1, #3
 8001b3a:	200f      	movs	r0, #15
 8001b3c:	f7ff fe21 	bl	8001782 <dwt_read8bitoffsetreg>
 8001b40:	4603      	mov	r3, r0
 8001b42:	737b      	strb	r3, [r7, #13]
        if ((temp1 & (SYS_STATUS_HPDWARN >> 24)) != 0) // if delay has passed do immediate RX on unless DWT_IDLE_ON_DLY_ERR is true
 8001b44:	7b7b      	ldrb	r3, [r7, #13]
 8001b46:	f003 0308 	and.w	r3, r3, #8
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d00f      	beq.n	8001b6e <dwt_rxenable+0x7a>
        {
            dwt_forcetrxoff(); // turn the delayed receive off
 8001b4e:	f7ff ff87 	bl	8001a60 <dwt_forcetrxoff>

            if((mode & DWT_IDLE_ON_DLY_ERR) == 0) // if DWT_IDLE_ON_DLY_ERR not set then re-enable receiver
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	f003 0302 	and.w	r3, r3, #2
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d105      	bne.n	8001b68 <dwt_rxenable+0x74>
            {
                dwt_write16bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_RXENAB);
 8001b5c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b60:	2100      	movs	r1, #0
 8001b62:	200d      	movs	r0, #13
 8001b64:	f7ff fe33 	bl	80017ce <dwt_write16bitoffsetreg>
            }
            return DWT_ERROR; // return warning indication
 8001b68:	f04f 33ff 	mov.w	r3, #4294967295
 8001b6c:	e000      	b.n	8001b70 <dwt_rxenable+0x7c>
        }
    }

    return DWT_SUCCESS;
 8001b6e:	2300      	movs	r3, #0
} // end dwt_rxenable()
 8001b70:	4618      	mov	r0, r3
 8001b72:	3710      	adds	r7, #16
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <dwt_softreset>:
 * output parameters
 *
 * no return value
 */
void dwt_softreset(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
    _dwt_disablesequencing();
 8001b7c:	f7ff ff64 	bl	8001a48 <_dwt_disablesequencing>

    // Clear any AON auto download bits (as reset will trigger AON download)
    dwt_write16bitoffsetreg(AON_ID, AON_WCFG_OFFSET, 0x00);
 8001b80:	2200      	movs	r2, #0
 8001b82:	2100      	movs	r1, #0
 8001b84:	202c      	movs	r0, #44	; 0x2c
 8001b86:	f7ff fe22 	bl	80017ce <dwt_write16bitoffsetreg>
    // Clear the wake-up configuration
    dwt_write8bitoffsetreg(AON_ID, AON_CFG0_OFFSET, 0x00);
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	2106      	movs	r1, #6
 8001b8e:	202c      	movs	r0, #44	; 0x2c
 8001b90:	f7ff fe0a 	bl	80017a8 <dwt_write8bitoffsetreg>
    // Upload the new configuration
    _dwt_aonarrayupload();
 8001b94:	f7ff fe7d 	bl	8001892 <_dwt_aonarrayupload>

    // Reset HIF, TX, RX and PMSC (set the reset bits)
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_ALL);
 8001b98:	2200      	movs	r2, #0
 8001b9a:	2103      	movs	r1, #3
 8001b9c:	2036      	movs	r0, #54	; 0x36
 8001b9e:	f7ff fe03 	bl	80017a8 <dwt_write8bitoffsetreg>

    // DW1000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
    // Could also have polled the PLL lock flag, but then the SPI needs to be < 3MHz !! So a simple delay is easier
    deca_sleep(1);
 8001ba2:	2001      	movs	r0, #1
 8001ba4:	f000 f844 	bl	8001c30 <deca_sleep>

    // Clear the reset bits
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 8001ba8:	22f0      	movs	r2, #240	; 0xf0
 8001baa:	2103      	movs	r1, #3
 8001bac:	2036      	movs	r0, #54	; 0x36
 8001bae:	f7ff fdfb 	bl	80017a8 <dwt_write8bitoffsetreg>

    pdw1000local->wait4resp = 0;
 8001bb2:	4b03      	ldr	r3, [pc, #12]	; (8001bc0 <dwt_softreset+0x48>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	755a      	strb	r2, [r3, #21]
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	20000000 	.word	0x20000000

08001bc4 <dwt_setxtaltrim>:
 * output parameters
 *
 * no return value
 */
void dwt_setxtaltrim(uint8 value)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	71fb      	strb	r3, [r7, #7]
    // The 3 MSb in this 8-bit register must be kept to 0b011 to avoid any malfunction.
    uint8 reg_val = (3 << 5) | (value & FS_XTALT_MASK);
 8001bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd2:	f003 031f 	and.w	r3, r3, #31
 8001bd6:	b25b      	sxtb	r3, r3
 8001bd8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001bdc:	b25b      	sxtb	r3, r3
 8001bde:	73fb      	strb	r3, [r7, #15]
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_XTALT_OFFSET, reg_val);
 8001be0:	7bfb      	ldrb	r3, [r7, #15]
 8001be2:	461a      	mov	r2, r3
 8001be4:	210e      	movs	r1, #14
 8001be6:	202b      	movs	r0, #43	; 0x2b
 8001be8:	f7ff fdde 	bl	80017a8 <dwt_write8bitoffsetreg>
}
 8001bec:	bf00      	nop
 8001bee:	3710      	adds	r7, #16
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <decamutexon>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
decaIrqStatus_t decamutexon(void)           
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
	decaIrqStatus_t s = port_GetEXT_IRQStatus();
 8001bfa:	f000 f9b9 	bl	8001f70 <port_GetEXT_IRQStatus>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	607b      	str	r3, [r7, #4]

	if(s) {
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <decamutexon+0x18>
		port_DisableEXT_IRQ(); //disable the external interrupt line
 8001c08:	f000 f9a4 	bl	8001f54 <port_DisableEXT_IRQ>
	}
	return s ;   // return state before disable, value is used to re-enable in decamutexoff call
 8001c0c:	687b      	ldr	r3, [r7, #4]
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <decamutexoff>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
void decamutexoff(decaIrqStatus_t s)        // put a function here that re-enables the interrupt at the end of the critical section
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b082      	sub	sp, #8
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	6078      	str	r0, [r7, #4]
	if(s) { //need to check the port state as we can't use level sensitive interrupt on the STM ARM
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <decamutexoff+0x12>
		port_EnableEXT_IRQ();
 8001c24:	f000 f99d 	bl	8001f62 <port_EnableEXT_IRQ>
	}
}
 8001c28:	bf00      	nop
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <deca_sleep>:
#include "sleep.h"
#include "port.h"

/* Wrapper function to be used by decadriver. Declared in deca_device_api.h */
__INLINE void deca_sleep(unsigned int time_ms)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
	Sleep(time_ms);
 8001c38:	6878      	ldr	r0, [r7, #4]
 8001c3a:	f000 f8c5 	bl	8001dc8 <Sleep>
}
 8001c3e:	bf00      	nop
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
	...

08001c48 <writetospi>:
#pragma GCC optimize ("O3")
int writetospi(uint16_t headerLength,
               const    uint8_t *headerBuffer,
               uint32_t bodyLength,
               const    uint8_t *bodyBuffer)
{
 8001c48:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 8001c4c:	4683      	mov	fp, r0
 8001c4e:	468a      	mov	sl, r1
 8001c50:	4690      	mov	r8, r2
 8001c52:	4699      	mov	r9, r3
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
 8001c54:	f7ff ffce 	bl	8001bf4 <decamutexon>

    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001c58:	4d13      	ldr	r5, [pc, #76]	; (8001ca8 <writetospi+0x60>)
    stat = decamutexon() ;
 8001c5a:	4606      	mov	r6, r0
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001c5c:	4628      	mov	r0, r5
 8001c5e:	f001 ff60 	bl	8003b22 <HAL_SPI_GetState>
 8001c62:	2801      	cmp	r0, #1
 8001c64:	4604      	mov	r4, r0
 8001c66:	d1f9      	bne.n	8001c5c <writetospi+0x14>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 8001c68:	4810      	ldr	r0, [pc, #64]	; (8001cac <writetospi+0x64>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	2110      	movs	r1, #16
 8001c6e:	f001 f909 	bl	8002e84 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&headerBuffer[0], headerLength, HAL_MAX_DELAY);    /* Send header in polling mode */
 8001c72:	465a      	mov	r2, fp
 8001c74:	4651      	mov	r1, sl
 8001c76:	f04f 33ff 	mov.w	r3, #4294967295
 8001c7a:	480b      	ldr	r0, [pc, #44]	; (8001ca8 <writetospi+0x60>)
 8001c7c:	f001 fe15 	bl	80038aa <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)&bodyBuffer[0], bodyLength, HAL_MAX_DELAY);        /* Send data in polling mode */
 8001c80:	f04f 33ff 	mov.w	r3, #4294967295
 8001c84:	4649      	mov	r1, r9
 8001c86:	fa1f f288 	uxth.w	r2, r8
 8001c8a:	4807      	ldr	r0, [pc, #28]	; (8001ca8 <writetospi+0x60>)
 8001c8c:	f001 fe0d 	bl	80038aa <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 8001c90:	4622      	mov	r2, r4
 8001c92:	2110      	movs	r1, #16
 8001c94:	4805      	ldr	r0, [pc, #20]	; (8001cac <writetospi+0x64>)
 8001c96:	f001 f8f5 	bl	8002e84 <HAL_GPIO_WritePin>

    decamutexoff(stat);
 8001c9a:	4630      	mov	r0, r6
 8001c9c:	f7ff ffbb 	bl	8001c16 <decamutexoff>

    return 0;
} // end writetospi()
 8001ca0:	2000      	movs	r0, #0
 8001ca2:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
 8001ca6:	bf00      	nop
 8001ca8:	20000428 	.word	0x20000428
 8001cac:	40020000 	.word	0x40020000

08001cb0 <readfromspi>:
#pragma GCC optimize ("O3")
int readfromspi(uint16_t headerLength,
                const uint8_t *headerBuffer,
                uint32_t readlength,
                uint8_t *readBuffer)
{
 8001cb0:	e92d 4778 	stmdb	sp!, {r3, r4, r5, r6, r8, r9, sl, lr}
 8001cb4:	4681      	mov	r9, r0
 8001cb6:	460c      	mov	r4, r1
 8001cb8:	4690      	mov	r8, r2
 8001cba:	461d      	mov	r5, r3
    int i;
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
 8001cbc:	f7ff ff9a 	bl	8001bf4 <decamutexon>

    /* Blocking: Check whether previous transfer has been finished */
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001cc0:	f8df a07c 	ldr.w	sl, [pc, #124]	; 8001d40 <readfromspi+0x90>
    stat = decamutexon() ;
 8001cc4:	4606      	mov	r6, r0
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001cc6:	4650      	mov	r0, sl
 8001cc8:	f001 ff2b 	bl	8003b22 <HAL_SPI_GetState>
 8001ccc:	2801      	cmp	r0, #1
 8001cce:	d1fa      	bne.n	8001cc6 <readfromspi+0x16>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 8001cd0:	481a      	ldr	r0, [pc, #104]	; (8001d3c <readfromspi+0x8c>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	2110      	movs	r1, #16
 8001cd6:	f001 f8d5 	bl	8002e84 <HAL_GPIO_WritePin>

    /* Send header */
    for(i=0; i<headerLength; i++)
 8001cda:	f1b9 0f00 	cmp.w	r9, #0
 8001cde:	d00c      	beq.n	8001cfa <readfromspi+0x4a>
    {
        HAL_SPI_Transmit(&hspi1, &headerBuffer[i], 1, HAL_MAX_DELAY); //No timeout
 8001ce0:	f8df a05c 	ldr.w	sl, [pc, #92]	; 8001d40 <readfromspi+0x90>
 8001ce4:	44a1      	add	r9, r4
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	4621      	mov	r1, r4
 8001cea:	f04f 33ff 	mov.w	r3, #4294967295
    for(i=0; i<headerLength; i++)
 8001cee:	4414      	add	r4, r2
        HAL_SPI_Transmit(&hspi1, &headerBuffer[i], 1, HAL_MAX_DELAY); //No timeout
 8001cf0:	4650      	mov	r0, sl
 8001cf2:	f001 fdda 	bl	80038aa <HAL_SPI_Transmit>
    for(i=0; i<headerLength; i++)
 8001cf6:	45a1      	cmp	r9, r4
 8001cf8:	d1f5      	bne.n	8001ce6 <readfromspi+0x36>
    }

    /* for the data buffer use LL functions directly as the HAL SPI read function
     * has issue reading single bytes */
    while(readlength-- > 0)
 8001cfa:	f1b8 0f00 	cmp.w	r8, #0
 8001cfe:	d012      	beq.n	8001d26 <readfromspi+0x76>
 8001d00:	f8df c03c 	ldr.w	ip, [pc, #60]	; 8001d40 <readfromspi+0x90>
 8001d04:	eb05 0008 	add.w	r0, r5, r8
        /* Wait until TXE flag is set to send data */
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) == RESET)
        {
        }

        hspi1.Instance->DR = 0; /* set output to 0 (MOSI), this is necessary for
 8001d08:	2400      	movs	r4, #0
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) == RESET)
 8001d0a:	f8dc 1000 	ldr.w	r1, [ip]
 8001d0e:	688a      	ldr	r2, [r1, #8]
 8001d10:	0792      	lsls	r2, r2, #30
 8001d12:	d5fc      	bpl.n	8001d0e <readfromspi+0x5e>
        hspi1.Instance->DR = 0; /* set output to 0 (MOSI), this is necessary for
 8001d14:	60cc      	str	r4, [r1, #12]
        e.g. when waking up DW1000 from DEEPSLEEP via dwt_spicswakeup() function.
        */

        /* Wait until RXNE flag is set to read data */
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 8001d16:	688a      	ldr	r2, [r1, #8]
 8001d18:	07d3      	lsls	r3, r2, #31
 8001d1a:	d5fc      	bpl.n	8001d16 <readfromspi+0x66>
        {
        }

        (*readBuffer++) = hspi1.Instance->DR;  //copy data read form (MISO)
 8001d1c:	68cb      	ldr	r3, [r1, #12]
 8001d1e:	f805 3b01 	strb.w	r3, [r5], #1
    while(readlength-- > 0)
 8001d22:	4285      	cmp	r5, r0
 8001d24:	d1f1      	bne.n	8001d0a <readfromspi+0x5a>
    }

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 8001d26:	2201      	movs	r2, #1
 8001d28:	2110      	movs	r1, #16
 8001d2a:	4804      	ldr	r0, [pc, #16]	; (8001d3c <readfromspi+0x8c>)
 8001d2c:	f001 f8aa 	bl	8002e84 <HAL_GPIO_WritePin>

    decamutexoff(stat);
 8001d30:	4630      	mov	r0, r6
 8001d32:	f7ff ff70 	bl	8001c16 <decamutexoff>

    return 0;
} // end readfromspi()
 8001d36:	2000      	movs	r0, #0
 8001d38:	e8bd 8778 	ldmia.w	sp!, {r3, r4, r5, r6, r8, r9, sl, pc}
 8001d3c:	40020000 	.word	0x40020000
 8001d40:	20000428 	.word	0x20000428

08001d44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	db0b      	blt.n	8001d6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d56:	79fb      	ldrb	r3, [r7, #7]
 8001d58:	f003 021f 	and.w	r2, r3, #31
 8001d5c:	4907      	ldr	r1, [pc, #28]	; (8001d7c <__NVIC_EnableIRQ+0x38>)
 8001d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d62:	095b      	lsrs	r3, r3, #5
 8001d64:	2001      	movs	r0, #1
 8001d66:	fa00 f202 	lsl.w	r2, r0, r2
 8001d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d6e:	bf00      	nop
 8001d70:	370c      	adds	r7, #12
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	e000e100 	.word	0xe000e100

08001d80 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	4603      	mov	r3, r0
 8001d88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	db12      	blt.n	8001db8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d92:	79fb      	ldrb	r3, [r7, #7]
 8001d94:	f003 021f 	and.w	r2, r3, #31
 8001d98:	490a      	ldr	r1, [pc, #40]	; (8001dc4 <__NVIC_DisableIRQ+0x44>)
 8001d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d9e:	095b      	lsrs	r3, r3, #5
 8001da0:	2001      	movs	r0, #1
 8001da2:	fa00 f202 	lsl.w	r2, r0, r2
 8001da6:	3320      	adds	r3, #32
 8001da8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001dac:	f3bf 8f4f 	dsb	sy
}
 8001db0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001db2:	f3bf 8f6f 	isb	sy
}
 8001db6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001db8:	bf00      	nop
 8001dba:	370c      	adds	r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr
 8001dc4:	e000e100 	.word	0xe000e100

08001dc8 <Sleep>:

/* @fn    Sleep
 * @brief Sleep delay in ms using SysTick timer
 * */
__INLINE void Sleep(uint32_t x)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
    HAL_Delay(x);
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f000 fd53 	bl	800287c <HAL_Delay>
}
 8001dd6:	bf00      	nop
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
	...

08001de0 <EXTI_GetITEnStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The "enable" state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITEnStatus(uint32_t x)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
    return ((NVIC->ISER[(((uint32_t)x) >> 5UL)] &\
 8001de8:	4a0b      	ldr	r2, [pc, #44]	; (8001e18 <EXTI_GetITEnStatus+0x38>)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	095b      	lsrs	r3, r3, #5
 8001dee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
            (uint32_t)(1UL << (((uint32_t)x) & 0x1FUL)) ) == (uint32_t)RESET)?(RESET):(SET);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	f003 031f 	and.w	r3, r3, #31
 8001df8:	fa22 f303 	lsr.w	r3, r2, r3
 8001dfc:	f003 0301 	and.w	r3, r3, #1
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	bf14      	ite	ne
 8001e04:	2301      	movne	r3, #1
 8001e06:	2300      	moveq	r3, #0
 8001e08:	b2db      	uxtb	r3, r3
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	e000e100 	.word	0xe000e100

08001e1c <reset_DW1000>:
 *          In general it is output, but it also can be used to reset the digital
 *          part of DW1000 by driving this pin low.
 *          Note, the DW_RESET pin should not be driven high externally.
 * */
void reset_DW1000(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b086      	sub	sp, #24
 8001e20:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef    GPIO_InitStruct;

    // Enable GPIO used for DW1000 reset as open collector output
    GPIO_InitStruct.Pin = DW_RESET_Pin;
 8001e22:	2301      	movs	r3, #1
 8001e24:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001e26:	2311      	movs	r3, #17
 8001e28:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 8001e2e:	1d3b      	adds	r3, r7, #4
 8001e30:	4619      	mov	r1, r3
 8001e32:	480a      	ldr	r0, [pc, #40]	; (8001e5c <reset_DW1000+0x40>)
 8001e34:	f000 fe8a 	bl	8002b4c <HAL_GPIO_Init>

    //drive the RSTn pin low
    HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_RESET);
 8001e38:	2200      	movs	r2, #0
 8001e3a:	2101      	movs	r1, #1
 8001e3c:	4807      	ldr	r0, [pc, #28]	; (8001e5c <reset_DW1000+0x40>)
 8001e3e:	f001 f821 	bl	8002e84 <HAL_GPIO_WritePin>

    Sleep(1);
 8001e42:	2001      	movs	r0, #1
 8001e44:	f7ff ffc0 	bl	8001dc8 <Sleep>

    //put the pin back to output open-drain (not active)
    setup_DW1000RSTnIRQ(0);
 8001e48:	2000      	movs	r0, #0
 8001e4a:	f000 f809 	bl	8001e60 <setup_DW1000RSTnIRQ>



    Sleep(2);
 8001e4e:	2002      	movs	r0, #2
 8001e50:	f7ff ffba 	bl	8001dc8 <Sleep>
}
 8001e54:	bf00      	nop
 8001e56:	3718      	adds	r7, #24
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	40020000 	.word	0x40020000

08001e60 <setup_DW1000RSTnIRQ>:
 * @brief   setup the DW_RESET pin mode
 *          0 - output Open collector mode
 *          !0 - input mode with connected EXTI0 IRQ
 * */
void setup_DW1000RSTnIRQ(int enable)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b088      	sub	sp, #32
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct;

    if(enable)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d015      	beq.n	8001e9a <setup_DW1000RSTnIRQ+0x3a>
    {
        // Enable GPIO used as DECA RESET for interrupt
        GPIO_InitStruct.Pin = DW_RESET_Pin;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	60fb      	str	r3, [r7, #12]
        GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e72:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001e76:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	617b      	str	r3, [r7, #20]
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 8001e7c:	f107 030c 	add.w	r3, r7, #12
 8001e80:	4619      	mov	r1, r3
 8001e82:	4813      	ldr	r0, [pc, #76]	; (8001ed0 <setup_DW1000RSTnIRQ+0x70>)
 8001e84:	f000 fe62 	bl	8002b4c <HAL_GPIO_Init>

        HAL_NVIC_EnableIRQ(EXTI0_IRQn);     //pin #0 -> EXTI #0
 8001e88:	2006      	movs	r0, #6
 8001e8a:	f000 fe36 	bl	8002afa <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001e8e:	2200      	movs	r2, #0
 8001e90:	2105      	movs	r1, #5
 8001e92:	2006      	movs	r0, #6
 8001e94:	f000 fe15 	bl	8002ac2 <HAL_NVIC_SetPriority>
        GPIO_InitStruct.Pull = GPIO_NOPULL;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
        HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_SET);
    }
}
 8001e98:	e015      	b.n	8001ec6 <setup_DW1000RSTnIRQ+0x66>
        HAL_NVIC_DisableIRQ(EXTI0_IRQn);    //pin #0 -> EXTI #0
 8001e9a:	2006      	movs	r0, #6
 8001e9c:	f000 fe3b 	bl	8002b16 <HAL_NVIC_DisableIRQ>
        GPIO_InitStruct.Pin = DW_RESET_Pin;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	60fb      	str	r3, [r7, #12]
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001ea4:	2311      	movs	r3, #17
 8001ea6:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001eac:	2302      	movs	r3, #2
 8001eae:	61bb      	str	r3, [r7, #24]
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 8001eb0:	f107 030c 	add.w	r3, r7, #12
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	4806      	ldr	r0, [pc, #24]	; (8001ed0 <setup_DW1000RSTnIRQ+0x70>)
 8001eb8:	f000 fe48 	bl	8002b4c <HAL_GPIO_Init>
        HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_SET);
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	2101      	movs	r1, #1
 8001ec0:	4803      	ldr	r0, [pc, #12]	; (8001ed0 <setup_DW1000RSTnIRQ+0x70>)
 8001ec2:	f000 ffdf 	bl	8002e84 <HAL_GPIO_WritePin>
}
 8001ec6:	bf00      	nop
 8001ec8:	3720      	adds	r7, #32
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	40020000 	.word	0x40020000

08001ed4 <port_set_dw1000_slowrate>:
/* @fn      port_set_dw1000_slowrate
 * @brief   set 2.25MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw1000_slowrate(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001ed8:	4b03      	ldr	r3, [pc, #12]	; (8001ee8 <port_set_dw1000_slowrate+0x14>)
 8001eda:	2220      	movs	r2, #32
 8001edc:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 8001ede:	4802      	ldr	r0, [pc, #8]	; (8001ee8 <port_set_dw1000_slowrate+0x14>)
 8001ee0:	f001 fc5a 	bl	8003798 <HAL_SPI_Init>
}
 8001ee4:	bf00      	nop
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	20000428 	.word	0x20000428

08001eec <port_set_dw1000_fastrate>:
/* @fn      port_set_dw1000_fastrate
 * @brief   set 18MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw1000_fastrate(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001ef0:	4b03      	ldr	r3, [pc, #12]	; (8001f00 <port_set_dw1000_fastrate+0x14>)
 8001ef2:	2208      	movs	r2, #8
 8001ef4:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 8001ef6:	4802      	ldr	r0, [pc, #8]	; (8001f00 <port_set_dw1000_fastrate+0x14>)
 8001ef8:	f001 fc4e 	bl	8003798 <HAL_SPI_Init>
}
 8001efc:	bf00      	nop
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	20000428 	.word	0x20000428

08001f04 <HAL_GPIO_EXTI_Callback>:
/* @fn      HAL_GPIO_EXTI_Callback
 * @brief   IRQ HAL call-back for all EXTI configured lines
 *          i.e. DW_RESET_Pin and DW_IRQn_Pin
 * */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == DW_RESET_Pin)
 8001f0e:	88fb      	ldrh	r3, [r7, #6]
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d103      	bne.n	8001f1c <HAL_GPIO_EXTI_Callback+0x18>
    {
        signalResetDone = 1;
 8001f14:	4b06      	ldr	r3, [pc, #24]	; (8001f30 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001f16:	2201      	movs	r2, #1
 8001f18:	601a      	str	r2, [r3, #0]
        process_deca_irq();
    }
    else
    {
    }
}
 8001f1a:	e004      	b.n	8001f26 <HAL_GPIO_EXTI_Callback+0x22>
    else if (GPIO_Pin == DW_IRQ_Pin)
 8001f1c:	88fb      	ldrh	r3, [r7, #6]
 8001f1e:	2b20      	cmp	r3, #32
 8001f20:	d101      	bne.n	8001f26 <HAL_GPIO_EXTI_Callback+0x22>
        process_deca_irq();
 8001f22:	f000 f807 	bl	8001f34 <process_deca_irq>
}
 8001f26:	bf00      	nop
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	20000248 	.word	0x20000248

08001f34 <process_deca_irq>:
 * @brief   main call-back for processing of DW1000 IRQ
 *          it re-enters the IRQ routing and processes all events.
 *          After processing of all events, DW1000 will clear the IRQ line.
 * */
__INLINE void process_deca_irq(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
    while(port_CheckEXT_IRQ() != 0)
 8001f38:	e002      	b.n	8001f40 <process_deca_irq+0xc>
    {

        port_deca_isr();
 8001f3a:	4b05      	ldr	r3, [pc, #20]	; (8001f50 <process_deca_irq+0x1c>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4798      	blx	r3
    while(port_CheckEXT_IRQ() != 0)
 8001f40:	f000 f81e 	bl	8001f80 <port_CheckEXT_IRQ>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d1f7      	bne.n	8001f3a <process_deca_irq+0x6>

    } //while DW1000 IRQ line active
}
 8001f4a:	bf00      	nop
 8001f4c:	bf00      	nop
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	20000424 	.word	0x20000424

08001f54 <port_DisableEXT_IRQ>:
/* @fn      port_DisableEXT_IRQ
 * @brief   wrapper to disable DW_IRQ pin IRQ
 *          in current implementation it disables all IRQ from lines 5:9
 * */
__INLINE void port_DisableEXT_IRQ(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
    NVIC_DisableIRQ(DECAIRQ_EXTI_IRQn);
 8001f58:	2017      	movs	r0, #23
 8001f5a:	f7ff ff11 	bl	8001d80 <__NVIC_DisableIRQ>
}
 8001f5e:	bf00      	nop
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <port_EnableEXT_IRQ>:
/* @fn      port_EnableEXT_IRQ
 * @brief   wrapper to enable DW_IRQ pin IRQ
 *          in current implementation it enables all IRQ from lines 5:9
 * */
__INLINE void port_EnableEXT_IRQ(void)
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	af00      	add	r7, sp, #0
    NVIC_EnableIRQ(DECAIRQ_EXTI_IRQn);
 8001f66:	2017      	movs	r0, #23
 8001f68:	f7ff feec 	bl	8001d44 <__NVIC_EnableIRQ>
}
 8001f6c:	bf00      	nop
 8001f6e:	bd80      	pop	{r7, pc}

08001f70 <port_GetEXT_IRQStatus>:

/* @fn      port_GetEXT_IRQStatus
 * @brief   wrapper to read a DW_IRQ pin IRQ status
 * */
__INLINE uint32_t port_GetEXT_IRQStatus(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
    return EXTI_GetITEnStatus(DECAIRQ_EXTI_IRQn);
 8001f74:	2017      	movs	r0, #23
 8001f76:	f7ff ff33 	bl	8001de0 <EXTI_GetITEnStatus>
 8001f7a:	4603      	mov	r3, r0
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <port_CheckEXT_IRQ>:

/* @fn      port_CheckEXT_IRQ
 * @brief   wrapper to read DW_IRQ input pin state
 * */
__INLINE uint32_t port_CheckEXT_IRQ(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(DW_IRQ_GPIO_Port, DW_IRQ_Pin);
 8001f84:	2120      	movs	r1, #32
 8001f86:	4803      	ldr	r0, [pc, #12]	; (8001f94 <port_CheckEXT_IRQ+0x14>)
 8001f88:	f000 ff64 	bl	8002e54 <HAL_GPIO_ReadPin>
 8001f8c:	4603      	mov	r3, r0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	40020400 	.word	0x40020400

08001f98 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b08a      	sub	sp, #40	; 0x28
 8001f9c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9e:	f107 0314 	add.w	r3, r7, #20
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	601a      	str	r2, [r3, #0]
 8001fa6:	605a      	str	r2, [r3, #4]
 8001fa8:	609a      	str	r2, [r3, #8]
 8001faa:	60da      	str	r2, [r3, #12]
 8001fac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fae:	2300      	movs	r3, #0
 8001fb0:	613b      	str	r3, [r7, #16]
 8001fb2:	4b45      	ldr	r3, [pc, #276]	; (80020c8 <MX_GPIO_Init+0x130>)
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb6:	4a44      	ldr	r2, [pc, #272]	; (80020c8 <MX_GPIO_Init+0x130>)
 8001fb8:	f043 0304 	orr.w	r3, r3, #4
 8001fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fbe:	4b42      	ldr	r3, [pc, #264]	; (80020c8 <MX_GPIO_Init+0x130>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc2:	f003 0304 	and.w	r3, r3, #4
 8001fc6:	613b      	str	r3, [r7, #16]
 8001fc8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	60fb      	str	r3, [r7, #12]
 8001fce:	4b3e      	ldr	r3, [pc, #248]	; (80020c8 <MX_GPIO_Init+0x130>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd2:	4a3d      	ldr	r2, [pc, #244]	; (80020c8 <MX_GPIO_Init+0x130>)
 8001fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fda:	4b3b      	ldr	r3, [pc, #236]	; (80020c8 <MX_GPIO_Init+0x130>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fe2:	60fb      	str	r3, [r7, #12]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	60bb      	str	r3, [r7, #8]
 8001fea:	4b37      	ldr	r3, [pc, #220]	; (80020c8 <MX_GPIO_Init+0x130>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fee:	4a36      	ldr	r2, [pc, #216]	; (80020c8 <MX_GPIO_Init+0x130>)
 8001ff0:	f043 0301 	orr.w	r3, r3, #1
 8001ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ff6:	4b34      	ldr	r3, [pc, #208]	; (80020c8 <MX_GPIO_Init+0x130>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	60bb      	str	r3, [r7, #8]
 8002000:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002002:	2300      	movs	r3, #0
 8002004:	607b      	str	r3, [r7, #4]
 8002006:	4b30      	ldr	r3, [pc, #192]	; (80020c8 <MX_GPIO_Init+0x130>)
 8002008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200a:	4a2f      	ldr	r2, [pc, #188]	; (80020c8 <MX_GPIO_Init+0x130>)
 800200c:	f043 0302 	orr.w	r3, r3, #2
 8002010:	6313      	str	r3, [r2, #48]	; 0x30
 8002012:	4b2d      	ldr	r3, [pc, #180]	; (80020c8 <MX_GPIO_Init+0x130>)
 8002014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	607b      	str	r3, [r7, #4]
 800201c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET);
 800201e:	2201      	movs	r2, #1
 8002020:	2110      	movs	r1, #16
 8002022:	482a      	ldr	r0, [pc, #168]	; (80020cc <MX_GPIO_Init+0x134>)
 8002024:	f000 ff2e 	bl	8002e84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DW_WKUP_GPIO_Port, DW_WKUP_Pin, GPIO_PIN_SET);
 8002028:	2201      	movs	r2, #1
 800202a:	2101      	movs	r1, #1
 800202c:	4828      	ldr	r0, [pc, #160]	; (80020d0 <MX_GPIO_Init+0x138>)
 800202e:	f000 ff29 	bl	8002e84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DW_RESET_Pin;
 8002032:	2301      	movs	r3, #1
 8002034:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002036:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800203a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203c:	2300      	movs	r3, #0
 800203e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 8002040:	f107 0314 	add.w	r3, r7, #20
 8002044:	4619      	mov	r1, r3
 8002046:	4821      	ldr	r0, [pc, #132]	; (80020cc <MX_GPIO_Init+0x134>)
 8002048:	f000 fd80 	bl	8002b4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DW_NSS_Pin;
 800204c:	2310      	movs	r3, #16
 800204e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002050:	2301      	movs	r3, #1
 8002052:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002054:	2300      	movs	r3, #0
 8002056:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002058:	2300      	movs	r3, #0
 800205a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DW_NSS_GPIO_Port, &GPIO_InitStruct);
 800205c:	f107 0314 	add.w	r3, r7, #20
 8002060:	4619      	mov	r1, r3
 8002062:	481a      	ldr	r0, [pc, #104]	; (80020cc <MX_GPIO_Init+0x134>)
 8002064:	f000 fd72 	bl	8002b4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DW_WKUP_Pin;
 8002068:	2301      	movs	r3, #1
 800206a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800206c:	2311      	movs	r3, #17
 800206e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002070:	2300      	movs	r3, #0
 8002072:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002074:	2300      	movs	r3, #0
 8002076:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DW_WKUP_GPIO_Port, &GPIO_InitStruct);
 8002078:	f107 0314 	add.w	r3, r7, #20
 800207c:	4619      	mov	r1, r3
 800207e:	4814      	ldr	r0, [pc, #80]	; (80020d0 <MX_GPIO_Init+0x138>)
 8002080:	f000 fd64 	bl	8002b4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DW_IRQ_Pin;
 8002084:	2320      	movs	r3, #32
 8002086:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002088:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800208c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208e:	2300      	movs	r3, #0
 8002090:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DW_IRQ_GPIO_Port, &GPIO_InitStruct);
 8002092:	f107 0314 	add.w	r3, r7, #20
 8002096:	4619      	mov	r1, r3
 8002098:	480d      	ldr	r0, [pc, #52]	; (80020d0 <MX_GPIO_Init+0x138>)
 800209a:	f000 fd57 	bl	8002b4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 3, 0);
 800209e:	2200      	movs	r2, #0
 80020a0:	2103      	movs	r1, #3
 80020a2:	2006      	movs	r0, #6
 80020a4:	f000 fd0d 	bl	8002ac2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80020a8:	2006      	movs	r0, #6
 80020aa:	f000 fd26 	bl	8002afa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 4, 0);
 80020ae:	2200      	movs	r2, #0
 80020b0:	2104      	movs	r1, #4
 80020b2:	2017      	movs	r0, #23
 80020b4:	f000 fd05 	bl	8002ac2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80020b8:	2017      	movs	r0, #23
 80020ba:	f000 fd1e 	bl	8002afa <HAL_NVIC_EnableIRQ>

}
 80020be:	bf00      	nop
 80020c0:	3728      	adds	r7, #40	; 0x28
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40023800 	.word	0x40023800
 80020cc:	40020000 	.word	0x40020000
 80020d0:	40020400 	.word	0x40020400

080020d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020d8:	f000 fb5e 	bl	8002798 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020dc:	f000 f80e 	bl	80020fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020e0:	f7ff ff5a 	bl	8001f98 <MX_GPIO_Init>
  MX_SPI1_Init();
 80020e4:	f000 f906 	bl	80022f4 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80020e8:	f000 faba 	bl	8002660 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_NVIC_Init();
 80020ec:	f000 f864 	bl	80021b8 <MX_NVIC_Init>
  setup_DW1000RSTnIRQ(0);
 80020f0:	2000      	movs	r0, #0
 80020f2:	f7ff feb5 	bl	8001e60 <setup_DW1000RSTnIRQ>
  dw_main();
 80020f6:	f000 f879 	bl	80021ec <dw_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80020fa:	e7fe      	b.n	80020fa <main+0x26>

080020fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b094      	sub	sp, #80	; 0x50
 8002100:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002102:	f107 0320 	add.w	r3, r7, #32
 8002106:	2230      	movs	r2, #48	; 0x30
 8002108:	2100      	movs	r1, #0
 800210a:	4618      	mov	r0, r3
 800210c:	f003 f92d 	bl	800536a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002110:	f107 030c 	add.w	r3, r7, #12
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	609a      	str	r2, [r3, #8]
 800211c:	60da      	str	r2, [r3, #12]
 800211e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002120:	2300      	movs	r3, #0
 8002122:	60bb      	str	r3, [r7, #8]
 8002124:	4b22      	ldr	r3, [pc, #136]	; (80021b0 <SystemClock_Config+0xb4>)
 8002126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002128:	4a21      	ldr	r2, [pc, #132]	; (80021b0 <SystemClock_Config+0xb4>)
 800212a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800212e:	6413      	str	r3, [r2, #64]	; 0x40
 8002130:	4b1f      	ldr	r3, [pc, #124]	; (80021b0 <SystemClock_Config+0xb4>)
 8002132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002134:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002138:	60bb      	str	r3, [r7, #8]
 800213a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800213c:	2300      	movs	r3, #0
 800213e:	607b      	str	r3, [r7, #4]
 8002140:	4b1c      	ldr	r3, [pc, #112]	; (80021b4 <SystemClock_Config+0xb8>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a1b      	ldr	r2, [pc, #108]	; (80021b4 <SystemClock_Config+0xb8>)
 8002146:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800214a:	6013      	str	r3, [r2, #0]
 800214c:	4b19      	ldr	r3, [pc, #100]	; (80021b4 <SystemClock_Config+0xb8>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002154:	607b      	str	r3, [r7, #4]
 8002156:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002158:	2302      	movs	r3, #2
 800215a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800215c:	2301      	movs	r3, #1
 800215e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002160:	2310      	movs	r3, #16
 8002162:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002164:	2300      	movs	r3, #0
 8002166:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002168:	f107 0320 	add.w	r3, r7, #32
 800216c:	4618      	mov	r0, r3
 800216e:	f000 febb 	bl	8002ee8 <HAL_RCC_OscConfig>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8002178:	f000 f832 	bl	80021e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800217c:	230f      	movs	r3, #15
 800217e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002180:	2300      	movs	r3, #0
 8002182:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002184:	2300      	movs	r3, #0
 8002186:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002188:	2300      	movs	r3, #0
 800218a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800218c:	2300      	movs	r3, #0
 800218e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002190:	f107 030c 	add.w	r3, r7, #12
 8002194:	2100      	movs	r1, #0
 8002196:	4618      	mov	r0, r3
 8002198:	f001 f91e 	bl	80033d8 <HAL_RCC_ClockConfig>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80021a2:	f000 f81d 	bl	80021e0 <Error_Handler>
  }
}
 80021a6:	bf00      	nop
 80021a8:	3750      	adds	r7, #80	; 0x50
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	40023800 	.word	0x40023800
 80021b4:	40007000 	.word	0x40007000

080021b8 <MX_NVIC_Init>:

/* USER CODE BEGIN 4 */
/** NVIC Configuration
*/
static void MX_NVIC_Init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* EXTI0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI0_IRQn, 3, 0);
 80021bc:	2200      	movs	r2, #0
 80021be:	2103      	movs	r1, #3
 80021c0:	2006      	movs	r0, #6
 80021c2:	f000 fc7e 	bl	8002ac2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80021c6:	2006      	movs	r0, #6
 80021c8:	f000 fc97 	bl	8002afa <HAL_NVIC_EnableIRQ>
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 4, 0);
 80021cc:	2200      	movs	r2, #0
 80021ce:	2104      	movs	r1, #4
 80021d0:	2017      	movs	r0, #23
 80021d2:	f000 fc76 	bl	8002ac2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80021d6:	2017      	movs	r0, #23
 80021d8:	f000 fc8f 	bl	8002afa <HAL_NVIC_EnableIRQ>
  /* OTG_FS_IRQn interrupt configuration */
//  HAL_NVIC_SetPriority(OTG_FS_IRQn, 7, 0);
//  HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
}
 80021dc:	bf00      	nop
 80021de:	bd80      	pop	{r7, pc}

080021e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80021e4:	b672      	cpsid	i
}
 80021e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021e8:	e7fe      	b.n	80021e8 <Error_Handler+0x8>
	...

080021ec <dw_main>:

/**
 * Application entry point.
 */
int dw_main(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
    /* Display application name on LCD. */
	HAL_UART_Transmit(&huart2, app_name, sizeof(app_name), HAL_MAX_DELAY);
 80021f2:	f04f 33ff 	mov.w	r3, #4294967295
 80021f6:	2210      	movs	r2, #16
 80021f8:	4935      	ldr	r1, [pc, #212]	; (80022d0 <dw_main+0xe4>)
 80021fa:	4836      	ldr	r0, [pc, #216]	; (80022d4 <dw_main+0xe8>)
 80021fc:	f001 fdb7 	bl	8003d6e <HAL_UART_Transmit>

    /* Reset and initialise DW1000. See NOTE 2 below.
     * For initialisation, DW1000 clocks must be temporarily set to crystal speed. After initialisation SPI rate can be increased for optimum
     * performance. */
    reset_DW1000(); /* Target specific drive of RSTn line into DW1000 low for a period. */
 8002200:	f7ff fe0c 	bl	8001e1c <reset_DW1000>
    port_set_dw1000_slowrate();
 8002204:	f7ff fe66 	bl	8001ed4 <port_set_dw1000_slowrate>
    if (dwt_initialise(DWT_LOADNONE) == DWT_ERROR)
 8002208:	2000      	movs	r0, #0
 800220a:	f7fe fef9 	bl	8001000 <dwt_initialise>
 800220e:	4603      	mov	r3, r0
 8002210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002214:	d107      	bne.n	8002226 <dw_main+0x3a>
    {
    	HAL_UART_Transmit(&huart2, "INIT FAILED!!!\n", 15, HAL_MAX_DELAY);
 8002216:	f04f 33ff 	mov.w	r3, #4294967295
 800221a:	220f      	movs	r2, #15
 800221c:	492e      	ldr	r1, [pc, #184]	; (80022d8 <dw_main+0xec>)
 800221e:	482d      	ldr	r0, [pc, #180]	; (80022d4 <dw_main+0xe8>)
 8002220:	f001 fda5 	bl	8003d6e <HAL_UART_Transmit>
        while (1)
 8002224:	e7fe      	b.n	8002224 <dw_main+0x38>
        { };
    }
    port_set_dw1000_fastrate();
 8002226:	f7ff fe61 	bl	8001eec <port_set_dw1000_fastrate>

    /* Configure DW1000. */
    dwt_configure(&config);
 800222a:	482c      	ldr	r0, [pc, #176]	; (80022dc <dw_main+0xf0>)
 800222c:	f7ff f83e 	bl	80012ac <dwt_configure>

        /* Clear local RX buffer to avoid having leftovers from previous receptions  This is not necessary but is included here to aid reading
         * the RX buffer.
         * This is a good place to put a breakpoint. Here (after first time through the loop) the local status register will be set for last event
         * and if a good receive has happened the data buffer will have the data in it, and frame_len will be set to the length of the RX frame. */
        for (i = 0 ; i < FRAME_LEN_MAX; i++ )
 8002230:	2300      	movs	r3, #0
 8002232:	607b      	str	r3, [r7, #4]
 8002234:	e007      	b.n	8002246 <dw_main+0x5a>
        {
            rx_buffer[i] = 0;
 8002236:	4a2a      	ldr	r2, [pc, #168]	; (80022e0 <dw_main+0xf4>)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	4413      	add	r3, r2
 800223c:	2200      	movs	r2, #0
 800223e:	701a      	strb	r2, [r3, #0]
        for (i = 0 ; i < FRAME_LEN_MAX; i++ )
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	3301      	adds	r3, #1
 8002244:	607b      	str	r3, [r7, #4]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2b7e      	cmp	r3, #126	; 0x7e
 800224a:	ddf4      	ble.n	8002236 <dw_main+0x4a>
        }

        /* Activate reception immediately. See NOTE 3 below. */
        dwt_rxenable(DWT_START_RX_IMMEDIATE);
 800224c:	2000      	movs	r0, #0
 800224e:	f7ff fc51 	bl	8001af4 <dwt_rxenable>

        /* Poll until a frame is properly received or an error/timeout occurs. See NOTE 4 below.
         * STATUS register is 5 bytes long but, as the event we are looking at is in the first byte of the register, we can use this simplest API
         * function to access it. */
        while (!((status_reg = dwt_read32bitreg(SYS_STATUS_ID)) & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_ERR)))
 8002252:	bf00      	nop
 8002254:	2100      	movs	r1, #0
 8002256:	200f      	movs	r0, #15
 8002258:	f7ff fa4f 	bl	80016fa <dwt_read32bitoffsetreg>
 800225c:	4603      	mov	r3, r0
 800225e:	4a21      	ldr	r2, [pc, #132]	; (80022e4 <dw_main+0xf8>)
 8002260:	6013      	str	r3, [r2, #0]
 8002262:	4b20      	ldr	r3, [pc, #128]	; (80022e4 <dw_main+0xf8>)
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	4b20      	ldr	r3, [pc, #128]	; (80022e8 <dw_main+0xfc>)
 8002268:	4013      	ands	r3, r2
 800226a:	2b00      	cmp	r3, #0
 800226c:	d0f2      	beq.n	8002254 <dw_main+0x68>
        { };

        if (status_reg & SYS_STATUS_RXFCG)
 800226e:	4b1d      	ldr	r3, [pc, #116]	; (80022e4 <dw_main+0xf8>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d023      	beq.n	80022c2 <dw_main+0xd6>
        {
            /* A frame has been received, copy it to our local buffer. */
            frame_len = dwt_read32bitreg(RX_FINFO_ID) & RX_FINFO_RXFL_MASK_1023;
 800227a:	2100      	movs	r1, #0
 800227c:	2010      	movs	r0, #16
 800227e:	f7ff fa3c 	bl	80016fa <dwt_read32bitoffsetreg>
 8002282:	4603      	mov	r3, r0
 8002284:	b29b      	uxth	r3, r3
 8002286:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800228a:	b29a      	uxth	r2, r3
 800228c:	4b17      	ldr	r3, [pc, #92]	; (80022ec <dw_main+0x100>)
 800228e:	801a      	strh	r2, [r3, #0]
            if (frame_len <= FRAME_LEN_MAX)
 8002290:	4b16      	ldr	r3, [pc, #88]	; (80022ec <dw_main+0x100>)
 8002292:	881b      	ldrh	r3, [r3, #0]
 8002294:	2b7f      	cmp	r3, #127	; 0x7f
 8002296:	d806      	bhi.n	80022a6 <dw_main+0xba>
            {
                dwt_readrxdata(rx_buffer, frame_len, 0);
 8002298:	4b14      	ldr	r3, [pc, #80]	; (80022ec <dw_main+0x100>)
 800229a:	881b      	ldrh	r3, [r3, #0]
 800229c:	2200      	movs	r2, #0
 800229e:	4619      	mov	r1, r3
 80022a0:	480f      	ldr	r0, [pc, #60]	; (80022e0 <dw_main+0xf4>)
 80022a2:	f7ff f96d 	bl	8001580 <dwt_readrxdata>
            }
            HAL_UART_Transmit(&huart2, rx_buffer, sizeof(rx_buffer), HAL_MAX_DELAY);
 80022a6:	f04f 33ff 	mov.w	r3, #4294967295
 80022aa:	227f      	movs	r2, #127	; 0x7f
 80022ac:	490c      	ldr	r1, [pc, #48]	; (80022e0 <dw_main+0xf4>)
 80022ae:	4809      	ldr	r0, [pc, #36]	; (80022d4 <dw_main+0xe8>)
 80022b0:	f001 fd5d 	bl	8003d6e <HAL_UART_Transmit>

            /* Clear good RX frame event in the DW1000 status register. */
            dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG);
 80022b4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80022b8:	2100      	movs	r1, #0
 80022ba:	200f      	movs	r0, #15
 80022bc:	f7ff faa3 	bl	8001806 <dwt_write32bitoffsetreg>
 80022c0:	e7b6      	b.n	8002230 <dw_main+0x44>
        }
        else
        {
            /* Clear RX error events in the DW1000 status register. */
            dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_ERR);
 80022c2:	4a0b      	ldr	r2, [pc, #44]	; (80022f0 <dw_main+0x104>)
 80022c4:	2100      	movs	r1, #0
 80022c6:	200f      	movs	r0, #15
 80022c8:	f7ff fa9d 	bl	8001806 <dwt_write32bitoffsetreg>
    {
 80022cc:	e7b0      	b.n	8002230 <dw_main+0x44>
 80022ce:	bf00      	nop
 80022d0:	20000004 	.word	0x20000004
 80022d4:	20000480 	.word	0x20000480
 80022d8:	08008bf8 	.word	0x08008bf8
 80022dc:	20000014 	.word	0x20000014
 80022e0:	2000024c 	.word	0x2000024c
 80022e4:	200002cc 	.word	0x200002cc
 80022e8:	2405d000 	.word	0x2405d000
 80022ec:	200002d0 	.word	0x200002d0
 80022f0:	24059000 	.word	0x24059000

080022f4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80022f8:	4b17      	ldr	r3, [pc, #92]	; (8002358 <MX_SPI1_Init+0x64>)
 80022fa:	4a18      	ldr	r2, [pc, #96]	; (800235c <MX_SPI1_Init+0x68>)
 80022fc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80022fe:	4b16      	ldr	r3, [pc, #88]	; (8002358 <MX_SPI1_Init+0x64>)
 8002300:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002304:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002306:	4b14      	ldr	r3, [pc, #80]	; (8002358 <MX_SPI1_Init+0x64>)
 8002308:	2200      	movs	r2, #0
 800230a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800230c:	4b12      	ldr	r3, [pc, #72]	; (8002358 <MX_SPI1_Init+0x64>)
 800230e:	2200      	movs	r2, #0
 8002310:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002312:	4b11      	ldr	r3, [pc, #68]	; (8002358 <MX_SPI1_Init+0x64>)
 8002314:	2200      	movs	r2, #0
 8002316:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002318:	4b0f      	ldr	r3, [pc, #60]	; (8002358 <MX_SPI1_Init+0x64>)
 800231a:	2200      	movs	r2, #0
 800231c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800231e:	4b0e      	ldr	r3, [pc, #56]	; (8002358 <MX_SPI1_Init+0x64>)
 8002320:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002324:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002326:	4b0c      	ldr	r3, [pc, #48]	; (8002358 <MX_SPI1_Init+0x64>)
 8002328:	2200      	movs	r2, #0
 800232a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800232c:	4b0a      	ldr	r3, [pc, #40]	; (8002358 <MX_SPI1_Init+0x64>)
 800232e:	2200      	movs	r2, #0
 8002330:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002332:	4b09      	ldr	r3, [pc, #36]	; (8002358 <MX_SPI1_Init+0x64>)
 8002334:	2200      	movs	r2, #0
 8002336:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002338:	4b07      	ldr	r3, [pc, #28]	; (8002358 <MX_SPI1_Init+0x64>)
 800233a:	2200      	movs	r2, #0
 800233c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800233e:	4b06      	ldr	r3, [pc, #24]	; (8002358 <MX_SPI1_Init+0x64>)
 8002340:	220a      	movs	r2, #10
 8002342:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002344:	4804      	ldr	r0, [pc, #16]	; (8002358 <MX_SPI1_Init+0x64>)
 8002346:	f001 fa27 	bl	8003798 <HAL_SPI_Init>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d001      	beq.n	8002354 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002350:	f7ff ff46 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002354:	bf00      	nop
 8002356:	bd80      	pop	{r7, pc}
 8002358:	20000428 	.word	0x20000428
 800235c:	40013000 	.word	0x40013000

08002360 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b08a      	sub	sp, #40	; 0x28
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002368:	f107 0314 	add.w	r3, r7, #20
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	609a      	str	r2, [r3, #8]
 8002374:	60da      	str	r2, [r3, #12]
 8002376:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a19      	ldr	r2, [pc, #100]	; (80023e4 <HAL_SPI_MspInit+0x84>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d12b      	bne.n	80023da <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002382:	2300      	movs	r3, #0
 8002384:	613b      	str	r3, [r7, #16]
 8002386:	4b18      	ldr	r3, [pc, #96]	; (80023e8 <HAL_SPI_MspInit+0x88>)
 8002388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800238a:	4a17      	ldr	r2, [pc, #92]	; (80023e8 <HAL_SPI_MspInit+0x88>)
 800238c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002390:	6453      	str	r3, [r2, #68]	; 0x44
 8002392:	4b15      	ldr	r3, [pc, #84]	; (80023e8 <HAL_SPI_MspInit+0x88>)
 8002394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002396:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800239a:	613b      	str	r3, [r7, #16]
 800239c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800239e:	2300      	movs	r3, #0
 80023a0:	60fb      	str	r3, [r7, #12]
 80023a2:	4b11      	ldr	r3, [pc, #68]	; (80023e8 <HAL_SPI_MspInit+0x88>)
 80023a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a6:	4a10      	ldr	r2, [pc, #64]	; (80023e8 <HAL_SPI_MspInit+0x88>)
 80023a8:	f043 0301 	orr.w	r3, r3, #1
 80023ac:	6313      	str	r3, [r2, #48]	; 0x30
 80023ae:	4b0e      	ldr	r3, [pc, #56]	; (80023e8 <HAL_SPI_MspInit+0x88>)
 80023b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	60fb      	str	r3, [r7, #12]
 80023b8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80023ba:	23e0      	movs	r3, #224	; 0xe0
 80023bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023be:	2302      	movs	r3, #2
 80023c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023c6:	2303      	movs	r3, #3
 80023c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80023ca:	2305      	movs	r3, #5
 80023cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ce:	f107 0314 	add.w	r3, r7, #20
 80023d2:	4619      	mov	r1, r3
 80023d4:	4805      	ldr	r0, [pc, #20]	; (80023ec <HAL_SPI_MspInit+0x8c>)
 80023d6:	f000 fbb9 	bl	8002b4c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80023da:	bf00      	nop
 80023dc:	3728      	adds	r7, #40	; 0x28
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	40013000 	.word	0x40013000
 80023e8:	40023800 	.word	0x40023800
 80023ec:	40020000 	.word	0x40020000

080023f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023f6:	2300      	movs	r3, #0
 80023f8:	607b      	str	r3, [r7, #4]
 80023fa:	4b10      	ldr	r3, [pc, #64]	; (800243c <HAL_MspInit+0x4c>)
 80023fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023fe:	4a0f      	ldr	r2, [pc, #60]	; (800243c <HAL_MspInit+0x4c>)
 8002400:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002404:	6453      	str	r3, [r2, #68]	; 0x44
 8002406:	4b0d      	ldr	r3, [pc, #52]	; (800243c <HAL_MspInit+0x4c>)
 8002408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800240a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800240e:	607b      	str	r3, [r7, #4]
 8002410:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002412:	2300      	movs	r3, #0
 8002414:	603b      	str	r3, [r7, #0]
 8002416:	4b09      	ldr	r3, [pc, #36]	; (800243c <HAL_MspInit+0x4c>)
 8002418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241a:	4a08      	ldr	r2, [pc, #32]	; (800243c <HAL_MspInit+0x4c>)
 800241c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002420:	6413      	str	r3, [r2, #64]	; 0x40
 8002422:	4b06      	ldr	r3, [pc, #24]	; (800243c <HAL_MspInit+0x4c>)
 8002424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002426:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800242a:	603b      	str	r3, [r7, #0]
 800242c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800242e:	bf00      	nop
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	40023800 	.word	0x40023800

08002440 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002444:	e7fe      	b.n	8002444 <NMI_Handler+0x4>

08002446 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002446:	b480      	push	{r7}
 8002448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800244a:	e7fe      	b.n	800244a <HardFault_Handler+0x4>

0800244c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002450:	e7fe      	b.n	8002450 <MemManage_Handler+0x4>

08002452 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002452:	b480      	push	{r7}
 8002454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002456:	e7fe      	b.n	8002456 <BusFault_Handler+0x4>

08002458 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800245c:	e7fe      	b.n	800245c <UsageFault_Handler+0x4>

0800245e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800245e:	b480      	push	{r7}
 8002460:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002462:	bf00      	nop
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr

0800246c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002470:	bf00      	nop
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr

0800247a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800247a:	b480      	push	{r7}
 800247c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800247e:	bf00      	nop
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800248c:	f000 f9d6 	bl	800283c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002490:	bf00      	nop
 8002492:	bd80      	pop	{r7, pc}

08002494 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DW_RESET_Pin);
 8002498:	2001      	movs	r0, #1
 800249a:	f000 fd0d 	bl	8002eb8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800249e:	bf00      	nop
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DW_IRQ_Pin);
 80024a6:	2020      	movs	r0, #32
 80024a8:	f000 fd06 	bl	8002eb8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80024ac:	bf00      	nop
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  return 1;
 80024b4:	2301      	movs	r3, #1
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr

080024c0 <_kill>:

int _kill(int pid, int sig)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024ca:	f002 ffa1 	bl	8005410 <__errno>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2216      	movs	r2, #22
 80024d2:	601a      	str	r2, [r3, #0]
  return -1;
 80024d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3708      	adds	r7, #8
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <_exit>:

void _exit (int status)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024e8:	f04f 31ff 	mov.w	r1, #4294967295
 80024ec:	6878      	ldr	r0, [r7, #4]
 80024ee:	f7ff ffe7 	bl	80024c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80024f2:	e7fe      	b.n	80024f2 <_exit+0x12>

080024f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b086      	sub	sp, #24
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002500:	2300      	movs	r3, #0
 8002502:	617b      	str	r3, [r7, #20]
 8002504:	e00a      	b.n	800251c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002506:	f3af 8000 	nop.w
 800250a:	4601      	mov	r1, r0
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	1c5a      	adds	r2, r3, #1
 8002510:	60ba      	str	r2, [r7, #8]
 8002512:	b2ca      	uxtb	r2, r1
 8002514:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	3301      	adds	r3, #1
 800251a:	617b      	str	r3, [r7, #20]
 800251c:	697a      	ldr	r2, [r7, #20]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	429a      	cmp	r2, r3
 8002522:	dbf0      	blt.n	8002506 <_read+0x12>
  }

  return len;
 8002524:	687b      	ldr	r3, [r7, #4]
}
 8002526:	4618      	mov	r0, r3
 8002528:	3718      	adds	r7, #24
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b086      	sub	sp, #24
 8002532:	af00      	add	r7, sp, #0
 8002534:	60f8      	str	r0, [r7, #12]
 8002536:	60b9      	str	r1, [r7, #8]
 8002538:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800253a:	2300      	movs	r3, #0
 800253c:	617b      	str	r3, [r7, #20]
 800253e:	e009      	b.n	8002554 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	1c5a      	adds	r2, r3, #1
 8002544:	60ba      	str	r2, [r7, #8]
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	4618      	mov	r0, r3
 800254a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	3301      	adds	r3, #1
 8002552:	617b      	str	r3, [r7, #20]
 8002554:	697a      	ldr	r2, [r7, #20]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	429a      	cmp	r2, r3
 800255a:	dbf1      	blt.n	8002540 <_write+0x12>
  }
  return len;
 800255c:	687b      	ldr	r3, [r7, #4]
}
 800255e:	4618      	mov	r0, r3
 8002560:	3718      	adds	r7, #24
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}

08002566 <_close>:

int _close(int file)
{
 8002566:	b480      	push	{r7}
 8002568:	b083      	sub	sp, #12
 800256a:	af00      	add	r7, sp, #0
 800256c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800256e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002572:	4618      	mov	r0, r3
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr

0800257e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800257e:	b480      	push	{r7}
 8002580:	b083      	sub	sp, #12
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
 8002586:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800258e:	605a      	str	r2, [r3, #4]
  return 0;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr

0800259e <_isatty>:

int _isatty(int file)
{
 800259e:	b480      	push	{r7}
 80025a0:	b083      	sub	sp, #12
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025a6:	2301      	movs	r3, #1
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr

080025b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025c0:	2300      	movs	r3, #0
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3714      	adds	r7, #20
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
	...

080025d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b086      	sub	sp, #24
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025d8:	4a14      	ldr	r2, [pc, #80]	; (800262c <_sbrk+0x5c>)
 80025da:	4b15      	ldr	r3, [pc, #84]	; (8002630 <_sbrk+0x60>)
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025e4:	4b13      	ldr	r3, [pc, #76]	; (8002634 <_sbrk+0x64>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d102      	bne.n	80025f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025ec:	4b11      	ldr	r3, [pc, #68]	; (8002634 <_sbrk+0x64>)
 80025ee:	4a12      	ldr	r2, [pc, #72]	; (8002638 <_sbrk+0x68>)
 80025f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025f2:	4b10      	ldr	r3, [pc, #64]	; (8002634 <_sbrk+0x64>)
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4413      	add	r3, r2
 80025fa:	693a      	ldr	r2, [r7, #16]
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d207      	bcs.n	8002610 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002600:	f002 ff06 	bl	8005410 <__errno>
 8002604:	4603      	mov	r3, r0
 8002606:	220c      	movs	r2, #12
 8002608:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800260a:	f04f 33ff 	mov.w	r3, #4294967295
 800260e:	e009      	b.n	8002624 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002610:	4b08      	ldr	r3, [pc, #32]	; (8002634 <_sbrk+0x64>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002616:	4b07      	ldr	r3, [pc, #28]	; (8002634 <_sbrk+0x64>)
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4413      	add	r3, r2
 800261e:	4a05      	ldr	r2, [pc, #20]	; (8002634 <_sbrk+0x64>)
 8002620:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002622:	68fb      	ldr	r3, [r7, #12]
}
 8002624:	4618      	mov	r0, r3
 8002626:	3718      	adds	r7, #24
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	20020000 	.word	0x20020000
 8002630:	00000400 	.word	0x00000400
 8002634:	200002d4 	.word	0x200002d4
 8002638:	200004c8 	.word	0x200004c8

0800263c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002640:	4b06      	ldr	r3, [pc, #24]	; (800265c <SystemInit+0x20>)
 8002642:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002646:	4a05      	ldr	r2, [pc, #20]	; (800265c <SystemInit+0x20>)
 8002648:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800264c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002650:	bf00      	nop
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	e000ed00 	.word	0xe000ed00

08002660 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002664:	4b11      	ldr	r3, [pc, #68]	; (80026ac <MX_USART2_UART_Init+0x4c>)
 8002666:	4a12      	ldr	r2, [pc, #72]	; (80026b0 <MX_USART2_UART_Init+0x50>)
 8002668:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800266a:	4b10      	ldr	r3, [pc, #64]	; (80026ac <MX_USART2_UART_Init+0x4c>)
 800266c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002670:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002672:	4b0e      	ldr	r3, [pc, #56]	; (80026ac <MX_USART2_UART_Init+0x4c>)
 8002674:	2200      	movs	r2, #0
 8002676:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002678:	4b0c      	ldr	r3, [pc, #48]	; (80026ac <MX_USART2_UART_Init+0x4c>)
 800267a:	2200      	movs	r2, #0
 800267c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800267e:	4b0b      	ldr	r3, [pc, #44]	; (80026ac <MX_USART2_UART_Init+0x4c>)
 8002680:	2200      	movs	r2, #0
 8002682:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002684:	4b09      	ldr	r3, [pc, #36]	; (80026ac <MX_USART2_UART_Init+0x4c>)
 8002686:	220c      	movs	r2, #12
 8002688:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800268a:	4b08      	ldr	r3, [pc, #32]	; (80026ac <MX_USART2_UART_Init+0x4c>)
 800268c:	2200      	movs	r2, #0
 800268e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002690:	4b06      	ldr	r3, [pc, #24]	; (80026ac <MX_USART2_UART_Init+0x4c>)
 8002692:	2200      	movs	r2, #0
 8002694:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002696:	4805      	ldr	r0, [pc, #20]	; (80026ac <MX_USART2_UART_Init+0x4c>)
 8002698:	f001 fb1c 	bl	8003cd4 <HAL_UART_Init>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80026a2:	f7ff fd9d 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80026a6:	bf00      	nop
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	20000480 	.word	0x20000480
 80026b0:	40004400 	.word	0x40004400

080026b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b08a      	sub	sp, #40	; 0x28
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026bc:	f107 0314 	add.w	r3, r7, #20
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]
 80026c4:	605a      	str	r2, [r3, #4]
 80026c6:	609a      	str	r2, [r3, #8]
 80026c8:	60da      	str	r2, [r3, #12]
 80026ca:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a19      	ldr	r2, [pc, #100]	; (8002738 <HAL_UART_MspInit+0x84>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d12b      	bne.n	800272e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80026d6:	2300      	movs	r3, #0
 80026d8:	613b      	str	r3, [r7, #16]
 80026da:	4b18      	ldr	r3, [pc, #96]	; (800273c <HAL_UART_MspInit+0x88>)
 80026dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026de:	4a17      	ldr	r2, [pc, #92]	; (800273c <HAL_UART_MspInit+0x88>)
 80026e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026e4:	6413      	str	r3, [r2, #64]	; 0x40
 80026e6:	4b15      	ldr	r3, [pc, #84]	; (800273c <HAL_UART_MspInit+0x88>)
 80026e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ee:	613b      	str	r3, [r7, #16]
 80026f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026f2:	2300      	movs	r3, #0
 80026f4:	60fb      	str	r3, [r7, #12]
 80026f6:	4b11      	ldr	r3, [pc, #68]	; (800273c <HAL_UART_MspInit+0x88>)
 80026f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fa:	4a10      	ldr	r2, [pc, #64]	; (800273c <HAL_UART_MspInit+0x88>)
 80026fc:	f043 0301 	orr.w	r3, r3, #1
 8002700:	6313      	str	r3, [r2, #48]	; 0x30
 8002702:	4b0e      	ldr	r3, [pc, #56]	; (800273c <HAL_UART_MspInit+0x88>)
 8002704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002706:	f003 0301 	and.w	r3, r3, #1
 800270a:	60fb      	str	r3, [r7, #12]
 800270c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800270e:	230c      	movs	r3, #12
 8002710:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002712:	2302      	movs	r3, #2
 8002714:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002716:	2300      	movs	r3, #0
 8002718:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800271a:	2303      	movs	r3, #3
 800271c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800271e:	2307      	movs	r3, #7
 8002720:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002722:	f107 0314 	add.w	r3, r7, #20
 8002726:	4619      	mov	r1, r3
 8002728:	4805      	ldr	r0, [pc, #20]	; (8002740 <HAL_UART_MspInit+0x8c>)
 800272a:	f000 fa0f 	bl	8002b4c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800272e:	bf00      	nop
 8002730:	3728      	adds	r7, #40	; 0x28
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	40004400 	.word	0x40004400
 800273c:	40023800 	.word	0x40023800
 8002740:	40020000 	.word	0x40020000

08002744 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002744:	f8df d034 	ldr.w	sp, [pc, #52]	; 800277c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002748:	480d      	ldr	r0, [pc, #52]	; (8002780 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800274a:	490e      	ldr	r1, [pc, #56]	; (8002784 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800274c:	4a0e      	ldr	r2, [pc, #56]	; (8002788 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800274e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002750:	e002      	b.n	8002758 <LoopCopyDataInit>

08002752 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002752:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002754:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002756:	3304      	adds	r3, #4

08002758 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002758:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800275a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800275c:	d3f9      	bcc.n	8002752 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800275e:	4a0b      	ldr	r2, [pc, #44]	; (800278c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002760:	4c0b      	ldr	r4, [pc, #44]	; (8002790 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002762:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002764:	e001      	b.n	800276a <LoopFillZerobss>

08002766 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002766:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002768:	3204      	adds	r2, #4

0800276a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800276a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800276c:	d3fb      	bcc.n	8002766 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800276e:	f7ff ff65 	bl	800263c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002772:	f002 fe53 	bl	800541c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002776:	f7ff fcad 	bl	80020d4 <main>
  bx  lr    
 800277a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800277c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002780:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002784:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8002788:	08009110 	.word	0x08009110
  ldr r2, =_sbss
 800278c:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8002790:	200004c8 	.word	0x200004c8

08002794 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002794:	e7fe      	b.n	8002794 <ADC_IRQHandler>
	...

08002798 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800279c:	4b0e      	ldr	r3, [pc, #56]	; (80027d8 <HAL_Init+0x40>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a0d      	ldr	r2, [pc, #52]	; (80027d8 <HAL_Init+0x40>)
 80027a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027a8:	4b0b      	ldr	r3, [pc, #44]	; (80027d8 <HAL_Init+0x40>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a0a      	ldr	r2, [pc, #40]	; (80027d8 <HAL_Init+0x40>)
 80027ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027b4:	4b08      	ldr	r3, [pc, #32]	; (80027d8 <HAL_Init+0x40>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a07      	ldr	r2, [pc, #28]	; (80027d8 <HAL_Init+0x40>)
 80027ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027c0:	2003      	movs	r0, #3
 80027c2:	f000 f973 	bl	8002aac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027c6:	200f      	movs	r0, #15
 80027c8:	f000 f808 	bl	80027dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027cc:	f7ff fe10 	bl	80023f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	40023c00 	.word	0x40023c00

080027dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027e4:	4b12      	ldr	r3, [pc, #72]	; (8002830 <HAL_InitTick+0x54>)
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	4b12      	ldr	r3, [pc, #72]	; (8002834 <HAL_InitTick+0x58>)
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	4619      	mov	r1, r3
 80027ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80027f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027fa:	4618      	mov	r0, r3
 80027fc:	f000 f999 	bl	8002b32 <HAL_SYSTICK_Config>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e00e      	b.n	8002828 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2b0f      	cmp	r3, #15
 800280e:	d80a      	bhi.n	8002826 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002810:	2200      	movs	r2, #0
 8002812:	6879      	ldr	r1, [r7, #4]
 8002814:	f04f 30ff 	mov.w	r0, #4294967295
 8002818:	f000 f953 	bl	8002ac2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800281c:	4a06      	ldr	r2, [pc, #24]	; (8002838 <HAL_InitTick+0x5c>)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002822:	2300      	movs	r3, #0
 8002824:	e000      	b.n	8002828 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
}
 8002828:	4618      	mov	r0, r3
 800282a:	3708      	adds	r7, #8
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	20000020 	.word	0x20000020
 8002834:	20000028 	.word	0x20000028
 8002838:	20000024 	.word	0x20000024

0800283c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002840:	4b06      	ldr	r3, [pc, #24]	; (800285c <HAL_IncTick+0x20>)
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	461a      	mov	r2, r3
 8002846:	4b06      	ldr	r3, [pc, #24]	; (8002860 <HAL_IncTick+0x24>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4413      	add	r3, r2
 800284c:	4a04      	ldr	r2, [pc, #16]	; (8002860 <HAL_IncTick+0x24>)
 800284e:	6013      	str	r3, [r2, #0]
}
 8002850:	bf00      	nop
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	20000028 	.word	0x20000028
 8002860:	200004c4 	.word	0x200004c4

08002864 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
  return uwTick;
 8002868:	4b03      	ldr	r3, [pc, #12]	; (8002878 <HAL_GetTick+0x14>)
 800286a:	681b      	ldr	r3, [r3, #0]
}
 800286c:	4618      	mov	r0, r3
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	200004c4 	.word	0x200004c4

0800287c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002884:	f7ff ffee 	bl	8002864 <HAL_GetTick>
 8002888:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002894:	d005      	beq.n	80028a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002896:	4b0a      	ldr	r3, [pc, #40]	; (80028c0 <HAL_Delay+0x44>)
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	461a      	mov	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	4413      	add	r3, r2
 80028a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028a2:	bf00      	nop
 80028a4:	f7ff ffde 	bl	8002864 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	68fa      	ldr	r2, [r7, #12]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d8f7      	bhi.n	80028a4 <HAL_Delay+0x28>
  {
  }
}
 80028b4:	bf00      	nop
 80028b6:	bf00      	nop
 80028b8:	3710      	adds	r7, #16
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	20000028 	.word	0x20000028

080028c4 <__NVIC_SetPriorityGrouping>:
{
 80028c4:	b480      	push	{r7}
 80028c6:	b085      	sub	sp, #20
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f003 0307 	and.w	r3, r3, #7
 80028d2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028d4:	4b0c      	ldr	r3, [pc, #48]	; (8002908 <__NVIC_SetPriorityGrouping+0x44>)
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028da:	68ba      	ldr	r2, [r7, #8]
 80028dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028e0:	4013      	ands	r3, r2
 80028e2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028f6:	4a04      	ldr	r2, [pc, #16]	; (8002908 <__NVIC_SetPriorityGrouping+0x44>)
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	60d3      	str	r3, [r2, #12]
}
 80028fc:	bf00      	nop
 80028fe:	3714      	adds	r7, #20
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr
 8002908:	e000ed00 	.word	0xe000ed00

0800290c <__NVIC_GetPriorityGrouping>:
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002910:	4b04      	ldr	r3, [pc, #16]	; (8002924 <__NVIC_GetPriorityGrouping+0x18>)
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	0a1b      	lsrs	r3, r3, #8
 8002916:	f003 0307 	and.w	r3, r3, #7
}
 800291a:	4618      	mov	r0, r3
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr
 8002924:	e000ed00 	.word	0xe000ed00

08002928 <__NVIC_EnableIRQ>:
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	4603      	mov	r3, r0
 8002930:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002936:	2b00      	cmp	r3, #0
 8002938:	db0b      	blt.n	8002952 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800293a:	79fb      	ldrb	r3, [r7, #7]
 800293c:	f003 021f 	and.w	r2, r3, #31
 8002940:	4907      	ldr	r1, [pc, #28]	; (8002960 <__NVIC_EnableIRQ+0x38>)
 8002942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002946:	095b      	lsrs	r3, r3, #5
 8002948:	2001      	movs	r0, #1
 800294a:	fa00 f202 	lsl.w	r2, r0, r2
 800294e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002952:	bf00      	nop
 8002954:	370c      	adds	r7, #12
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop
 8002960:	e000e100 	.word	0xe000e100

08002964 <__NVIC_DisableIRQ>:
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	4603      	mov	r3, r0
 800296c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800296e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002972:	2b00      	cmp	r3, #0
 8002974:	db12      	blt.n	800299c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002976:	79fb      	ldrb	r3, [r7, #7]
 8002978:	f003 021f 	and.w	r2, r3, #31
 800297c:	490a      	ldr	r1, [pc, #40]	; (80029a8 <__NVIC_DisableIRQ+0x44>)
 800297e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002982:	095b      	lsrs	r3, r3, #5
 8002984:	2001      	movs	r0, #1
 8002986:	fa00 f202 	lsl.w	r2, r0, r2
 800298a:	3320      	adds	r3, #32
 800298c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002990:	f3bf 8f4f 	dsb	sy
}
 8002994:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002996:	f3bf 8f6f 	isb	sy
}
 800299a:	bf00      	nop
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr
 80029a8:	e000e100 	.word	0xe000e100

080029ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	6039      	str	r1, [r7, #0]
 80029b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	db0a      	blt.n	80029d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	b2da      	uxtb	r2, r3
 80029c4:	490c      	ldr	r1, [pc, #48]	; (80029f8 <__NVIC_SetPriority+0x4c>)
 80029c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ca:	0112      	lsls	r2, r2, #4
 80029cc:	b2d2      	uxtb	r2, r2
 80029ce:	440b      	add	r3, r1
 80029d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029d4:	e00a      	b.n	80029ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	b2da      	uxtb	r2, r3
 80029da:	4908      	ldr	r1, [pc, #32]	; (80029fc <__NVIC_SetPriority+0x50>)
 80029dc:	79fb      	ldrb	r3, [r7, #7]
 80029de:	f003 030f 	and.w	r3, r3, #15
 80029e2:	3b04      	subs	r3, #4
 80029e4:	0112      	lsls	r2, r2, #4
 80029e6:	b2d2      	uxtb	r2, r2
 80029e8:	440b      	add	r3, r1
 80029ea:	761a      	strb	r2, [r3, #24]
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr
 80029f8:	e000e100 	.word	0xe000e100
 80029fc:	e000ed00 	.word	0xe000ed00

08002a00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b089      	sub	sp, #36	; 0x24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f003 0307 	and.w	r3, r3, #7
 8002a12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	f1c3 0307 	rsb	r3, r3, #7
 8002a1a:	2b04      	cmp	r3, #4
 8002a1c:	bf28      	it	cs
 8002a1e:	2304      	movcs	r3, #4
 8002a20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	3304      	adds	r3, #4
 8002a26:	2b06      	cmp	r3, #6
 8002a28:	d902      	bls.n	8002a30 <NVIC_EncodePriority+0x30>
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	3b03      	subs	r3, #3
 8002a2e:	e000      	b.n	8002a32 <NVIC_EncodePriority+0x32>
 8002a30:	2300      	movs	r3, #0
 8002a32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a34:	f04f 32ff 	mov.w	r2, #4294967295
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3e:	43da      	mvns	r2, r3
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	401a      	ands	r2, r3
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a48:	f04f 31ff 	mov.w	r1, #4294967295
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a52:	43d9      	mvns	r1, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a58:	4313      	orrs	r3, r2
         );
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3724      	adds	r7, #36	; 0x24
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
	...

08002a68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	3b01      	subs	r3, #1
 8002a74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a78:	d301      	bcc.n	8002a7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e00f      	b.n	8002a9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a7e:	4a0a      	ldr	r2, [pc, #40]	; (8002aa8 <SysTick_Config+0x40>)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	3b01      	subs	r3, #1
 8002a84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a86:	210f      	movs	r1, #15
 8002a88:	f04f 30ff 	mov.w	r0, #4294967295
 8002a8c:	f7ff ff8e 	bl	80029ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a90:	4b05      	ldr	r3, [pc, #20]	; (8002aa8 <SysTick_Config+0x40>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a96:	4b04      	ldr	r3, [pc, #16]	; (8002aa8 <SysTick_Config+0x40>)
 8002a98:	2207      	movs	r2, #7
 8002a9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3708      	adds	r7, #8
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	e000e010 	.word	0xe000e010

08002aac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f7ff ff05 	bl	80028c4 <__NVIC_SetPriorityGrouping>
}
 8002aba:	bf00      	nop
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b086      	sub	sp, #24
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	4603      	mov	r3, r0
 8002aca:	60b9      	str	r1, [r7, #8]
 8002acc:	607a      	str	r2, [r7, #4]
 8002ace:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ad4:	f7ff ff1a 	bl	800290c <__NVIC_GetPriorityGrouping>
 8002ad8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	68b9      	ldr	r1, [r7, #8]
 8002ade:	6978      	ldr	r0, [r7, #20]
 8002ae0:	f7ff ff8e 	bl	8002a00 <NVIC_EncodePriority>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aea:	4611      	mov	r1, r2
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7ff ff5d 	bl	80029ac <__NVIC_SetPriority>
}
 8002af2:	bf00      	nop
 8002af4:	3718      	adds	r7, #24
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b082      	sub	sp, #8
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	4603      	mov	r3, r0
 8002b02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7ff ff0d 	bl	8002928 <__NVIC_EnableIRQ>
}
 8002b0e:	bf00      	nop
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002b16:	b580      	push	{r7, lr}
 8002b18:	b082      	sub	sp, #8
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7ff ff1d 	bl	8002964 <__NVIC_DisableIRQ>
}
 8002b2a:	bf00      	nop
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b082      	sub	sp, #8
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f7ff ff94 	bl	8002a68 <SysTick_Config>
 8002b40:	4603      	mov	r3, r0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3708      	adds	r7, #8
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
	...

08002b4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b089      	sub	sp, #36	; 0x24
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b56:	2300      	movs	r3, #0
 8002b58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b62:	2300      	movs	r3, #0
 8002b64:	61fb      	str	r3, [r7, #28]
 8002b66:	e159      	b.n	8002e1c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b68:	2201      	movs	r2, #1
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	697a      	ldr	r2, [r7, #20]
 8002b78:	4013      	ands	r3, r2
 8002b7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b7c:	693a      	ldr	r2, [r7, #16]
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	429a      	cmp	r2, r3
 8002b82:	f040 8148 	bne.w	8002e16 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f003 0303 	and.w	r3, r3, #3
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d005      	beq.n	8002b9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d130      	bne.n	8002c00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ba4:	69fb      	ldr	r3, [r7, #28]
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	2203      	movs	r2, #3
 8002baa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bae:	43db      	mvns	r3, r3
 8002bb0:	69ba      	ldr	r2, [r7, #24]
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	68da      	ldr	r2, [r3, #12]
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	005b      	lsls	r3, r3, #1
 8002bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc2:	69ba      	ldr	r2, [r7, #24]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	69ba      	ldr	r2, [r7, #24]
 8002bcc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	43db      	mvns	r3, r3
 8002bde:	69ba      	ldr	r2, [r7, #24]
 8002be0:	4013      	ands	r3, r2
 8002be2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	091b      	lsrs	r3, r3, #4
 8002bea:	f003 0201 	and.w	r2, r3, #1
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf4:	69ba      	ldr	r2, [r7, #24]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	69ba      	ldr	r2, [r7, #24]
 8002bfe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f003 0303 	and.w	r3, r3, #3
 8002c08:	2b03      	cmp	r3, #3
 8002c0a:	d017      	beq.n	8002c3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	2203      	movs	r2, #3
 8002c18:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1c:	43db      	mvns	r3, r3
 8002c1e:	69ba      	ldr	r2, [r7, #24]
 8002c20:	4013      	ands	r3, r2
 8002c22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	689a      	ldr	r2, [r3, #8]
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	005b      	lsls	r3, r3, #1
 8002c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c30:	69ba      	ldr	r2, [r7, #24]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	69ba      	ldr	r2, [r7, #24]
 8002c3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f003 0303 	and.w	r3, r3, #3
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d123      	bne.n	8002c90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	08da      	lsrs	r2, r3, #3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	3208      	adds	r2, #8
 8002c50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	f003 0307 	and.w	r3, r3, #7
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	220f      	movs	r2, #15
 8002c60:	fa02 f303 	lsl.w	r3, r2, r3
 8002c64:	43db      	mvns	r3, r3
 8002c66:	69ba      	ldr	r2, [r7, #24]
 8002c68:	4013      	ands	r3, r2
 8002c6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	691a      	ldr	r2, [r3, #16]
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	f003 0307 	and.w	r3, r3, #7
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7c:	69ba      	ldr	r2, [r7, #24]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	08da      	lsrs	r2, r3, #3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	3208      	adds	r2, #8
 8002c8a:	69b9      	ldr	r1, [r7, #24]
 8002c8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	2203      	movs	r2, #3
 8002c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca0:	43db      	mvns	r3, r3
 8002ca2:	69ba      	ldr	r2, [r7, #24]
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f003 0203 	and.w	r2, r3, #3
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb8:	69ba      	ldr	r2, [r7, #24]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f000 80a2 	beq.w	8002e16 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	60fb      	str	r3, [r7, #12]
 8002cd6:	4b57      	ldr	r3, [pc, #348]	; (8002e34 <HAL_GPIO_Init+0x2e8>)
 8002cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cda:	4a56      	ldr	r2, [pc, #344]	; (8002e34 <HAL_GPIO_Init+0x2e8>)
 8002cdc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ce0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ce2:	4b54      	ldr	r3, [pc, #336]	; (8002e34 <HAL_GPIO_Init+0x2e8>)
 8002ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ce6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cea:	60fb      	str	r3, [r7, #12]
 8002cec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cee:	4a52      	ldr	r2, [pc, #328]	; (8002e38 <HAL_GPIO_Init+0x2ec>)
 8002cf0:	69fb      	ldr	r3, [r7, #28]
 8002cf2:	089b      	lsrs	r3, r3, #2
 8002cf4:	3302      	adds	r3, #2
 8002cf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cfc:	69fb      	ldr	r3, [r7, #28]
 8002cfe:	f003 0303 	and.w	r3, r3, #3
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	220f      	movs	r2, #15
 8002d06:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0a:	43db      	mvns	r3, r3
 8002d0c:	69ba      	ldr	r2, [r7, #24]
 8002d0e:	4013      	ands	r3, r2
 8002d10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a49      	ldr	r2, [pc, #292]	; (8002e3c <HAL_GPIO_Init+0x2f0>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d019      	beq.n	8002d4e <HAL_GPIO_Init+0x202>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a48      	ldr	r2, [pc, #288]	; (8002e40 <HAL_GPIO_Init+0x2f4>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d013      	beq.n	8002d4a <HAL_GPIO_Init+0x1fe>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a47      	ldr	r2, [pc, #284]	; (8002e44 <HAL_GPIO_Init+0x2f8>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d00d      	beq.n	8002d46 <HAL_GPIO_Init+0x1fa>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4a46      	ldr	r2, [pc, #280]	; (8002e48 <HAL_GPIO_Init+0x2fc>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d007      	beq.n	8002d42 <HAL_GPIO_Init+0x1f6>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a45      	ldr	r2, [pc, #276]	; (8002e4c <HAL_GPIO_Init+0x300>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d101      	bne.n	8002d3e <HAL_GPIO_Init+0x1f2>
 8002d3a:	2304      	movs	r3, #4
 8002d3c:	e008      	b.n	8002d50 <HAL_GPIO_Init+0x204>
 8002d3e:	2307      	movs	r3, #7
 8002d40:	e006      	b.n	8002d50 <HAL_GPIO_Init+0x204>
 8002d42:	2303      	movs	r3, #3
 8002d44:	e004      	b.n	8002d50 <HAL_GPIO_Init+0x204>
 8002d46:	2302      	movs	r3, #2
 8002d48:	e002      	b.n	8002d50 <HAL_GPIO_Init+0x204>
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e000      	b.n	8002d50 <HAL_GPIO_Init+0x204>
 8002d4e:	2300      	movs	r3, #0
 8002d50:	69fa      	ldr	r2, [r7, #28]
 8002d52:	f002 0203 	and.w	r2, r2, #3
 8002d56:	0092      	lsls	r2, r2, #2
 8002d58:	4093      	lsls	r3, r2
 8002d5a:	69ba      	ldr	r2, [r7, #24]
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d60:	4935      	ldr	r1, [pc, #212]	; (8002e38 <HAL_GPIO_Init+0x2ec>)
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	089b      	lsrs	r3, r3, #2
 8002d66:	3302      	adds	r3, #2
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d6e:	4b38      	ldr	r3, [pc, #224]	; (8002e50 <HAL_GPIO_Init+0x304>)
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	43db      	mvns	r3, r3
 8002d78:	69ba      	ldr	r2, [r7, #24]
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d003      	beq.n	8002d92 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002d8a:	69ba      	ldr	r2, [r7, #24]
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d92:	4a2f      	ldr	r2, [pc, #188]	; (8002e50 <HAL_GPIO_Init+0x304>)
 8002d94:	69bb      	ldr	r3, [r7, #24]
 8002d96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d98:	4b2d      	ldr	r3, [pc, #180]	; (8002e50 <HAL_GPIO_Init+0x304>)
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	43db      	mvns	r3, r3
 8002da2:	69ba      	ldr	r2, [r7, #24]
 8002da4:	4013      	ands	r3, r2
 8002da6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d003      	beq.n	8002dbc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002db4:	69ba      	ldr	r2, [r7, #24]
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002dbc:	4a24      	ldr	r2, [pc, #144]	; (8002e50 <HAL_GPIO_Init+0x304>)
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002dc2:	4b23      	ldr	r3, [pc, #140]	; (8002e50 <HAL_GPIO_Init+0x304>)
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	43db      	mvns	r3, r3
 8002dcc:	69ba      	ldr	r2, [r7, #24]
 8002dce:	4013      	ands	r3, r2
 8002dd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d003      	beq.n	8002de6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002dde:	69ba      	ldr	r2, [r7, #24]
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002de6:	4a1a      	ldr	r2, [pc, #104]	; (8002e50 <HAL_GPIO_Init+0x304>)
 8002de8:	69bb      	ldr	r3, [r7, #24]
 8002dea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002dec:	4b18      	ldr	r3, [pc, #96]	; (8002e50 <HAL_GPIO_Init+0x304>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	43db      	mvns	r3, r3
 8002df6:	69ba      	ldr	r2, [r7, #24]
 8002df8:	4013      	ands	r3, r2
 8002dfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d003      	beq.n	8002e10 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002e08:	69ba      	ldr	r2, [r7, #24]
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e10:	4a0f      	ldr	r2, [pc, #60]	; (8002e50 <HAL_GPIO_Init+0x304>)
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	61fb      	str	r3, [r7, #28]
 8002e1c:	69fb      	ldr	r3, [r7, #28]
 8002e1e:	2b0f      	cmp	r3, #15
 8002e20:	f67f aea2 	bls.w	8002b68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e24:	bf00      	nop
 8002e26:	bf00      	nop
 8002e28:	3724      	adds	r7, #36	; 0x24
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	40023800 	.word	0x40023800
 8002e38:	40013800 	.word	0x40013800
 8002e3c:	40020000 	.word	0x40020000
 8002e40:	40020400 	.word	0x40020400
 8002e44:	40020800 	.word	0x40020800
 8002e48:	40020c00 	.word	0x40020c00
 8002e4c:	40021000 	.word	0x40021000
 8002e50:	40013c00 	.word	0x40013c00

08002e54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	691a      	ldr	r2, [r3, #16]
 8002e64:	887b      	ldrh	r3, [r7, #2]
 8002e66:	4013      	ands	r3, r2
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d002      	beq.n	8002e72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	73fb      	strb	r3, [r7, #15]
 8002e70:	e001      	b.n	8002e76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e72:	2300      	movs	r3, #0
 8002e74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3714      	adds	r7, #20
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	807b      	strh	r3, [r7, #2]
 8002e90:	4613      	mov	r3, r2
 8002e92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e94:	787b      	ldrb	r3, [r7, #1]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d003      	beq.n	8002ea2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e9a:	887a      	ldrh	r2, [r7, #2]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ea0:	e003      	b.n	8002eaa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ea2:	887b      	ldrh	r3, [r7, #2]
 8002ea4:	041a      	lsls	r2, r3, #16
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	619a      	str	r2, [r3, #24]
}
 8002eaa:	bf00      	nop
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
	...

08002eb8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002ec2:	4b08      	ldr	r3, [pc, #32]	; (8002ee4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ec4:	695a      	ldr	r2, [r3, #20]
 8002ec6:	88fb      	ldrh	r3, [r7, #6]
 8002ec8:	4013      	ands	r3, r2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d006      	beq.n	8002edc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ece:	4a05      	ldr	r2, [pc, #20]	; (8002ee4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ed0:	88fb      	ldrh	r3, [r7, #6]
 8002ed2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ed4:	88fb      	ldrh	r3, [r7, #6]
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7ff f814 	bl	8001f04 <HAL_GPIO_EXTI_Callback>
  }
}
 8002edc:	bf00      	nop
 8002ede:	3708      	adds	r7, #8
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	40013c00 	.word	0x40013c00

08002ee8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d101      	bne.n	8002efa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e267      	b.n	80033ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d075      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002f06:	4b88      	ldr	r3, [pc, #544]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	f003 030c 	and.w	r3, r3, #12
 8002f0e:	2b04      	cmp	r3, #4
 8002f10:	d00c      	beq.n	8002f2c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f12:	4b85      	ldr	r3, [pc, #532]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002f1a:	2b08      	cmp	r3, #8
 8002f1c:	d112      	bne.n	8002f44 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f1e:	4b82      	ldr	r3, [pc, #520]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f2a:	d10b      	bne.n	8002f44 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f2c:	4b7e      	ldr	r3, [pc, #504]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d05b      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x108>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d157      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e242      	b.n	80033ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f4c:	d106      	bne.n	8002f5c <HAL_RCC_OscConfig+0x74>
 8002f4e:	4b76      	ldr	r3, [pc, #472]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a75      	ldr	r2, [pc, #468]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8002f54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f58:	6013      	str	r3, [r2, #0]
 8002f5a:	e01d      	b.n	8002f98 <HAL_RCC_OscConfig+0xb0>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f64:	d10c      	bne.n	8002f80 <HAL_RCC_OscConfig+0x98>
 8002f66:	4b70      	ldr	r3, [pc, #448]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a6f      	ldr	r2, [pc, #444]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8002f6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f70:	6013      	str	r3, [r2, #0]
 8002f72:	4b6d      	ldr	r3, [pc, #436]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a6c      	ldr	r2, [pc, #432]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8002f78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f7c:	6013      	str	r3, [r2, #0]
 8002f7e:	e00b      	b.n	8002f98 <HAL_RCC_OscConfig+0xb0>
 8002f80:	4b69      	ldr	r3, [pc, #420]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a68      	ldr	r2, [pc, #416]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8002f86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f8a:	6013      	str	r3, [r2, #0]
 8002f8c:	4b66      	ldr	r3, [pc, #408]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a65      	ldr	r2, [pc, #404]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8002f92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d013      	beq.n	8002fc8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa0:	f7ff fc60 	bl	8002864 <HAL_GetTick>
 8002fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fa6:	e008      	b.n	8002fba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fa8:	f7ff fc5c 	bl	8002864 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	2b64      	cmp	r3, #100	; 0x64
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e207      	b.n	80033ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fba:	4b5b      	ldr	r3, [pc, #364]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d0f0      	beq.n	8002fa8 <HAL_RCC_OscConfig+0xc0>
 8002fc6:	e014      	b.n	8002ff2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc8:	f7ff fc4c 	bl	8002864 <HAL_GetTick>
 8002fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fce:	e008      	b.n	8002fe2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fd0:	f7ff fc48 	bl	8002864 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b64      	cmp	r3, #100	; 0x64
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e1f3      	b.n	80033ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fe2:	4b51      	ldr	r3, [pc, #324]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1f0      	bne.n	8002fd0 <HAL_RCC_OscConfig+0xe8>
 8002fee:	e000      	b.n	8002ff2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ff0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0302 	and.w	r3, r3, #2
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d063      	beq.n	80030c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002ffe:	4b4a      	ldr	r3, [pc, #296]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	f003 030c 	and.w	r3, r3, #12
 8003006:	2b00      	cmp	r3, #0
 8003008:	d00b      	beq.n	8003022 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800300a:	4b47      	ldr	r3, [pc, #284]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003012:	2b08      	cmp	r3, #8
 8003014:	d11c      	bne.n	8003050 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003016:	4b44      	ldr	r3, [pc, #272]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d116      	bne.n	8003050 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003022:	4b41      	ldr	r3, [pc, #260]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0302 	and.w	r3, r3, #2
 800302a:	2b00      	cmp	r3, #0
 800302c:	d005      	beq.n	800303a <HAL_RCC_OscConfig+0x152>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	68db      	ldr	r3, [r3, #12]
 8003032:	2b01      	cmp	r3, #1
 8003034:	d001      	beq.n	800303a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e1c7      	b.n	80033ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800303a:	4b3b      	ldr	r3, [pc, #236]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	691b      	ldr	r3, [r3, #16]
 8003046:	00db      	lsls	r3, r3, #3
 8003048:	4937      	ldr	r1, [pc, #220]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 800304a:	4313      	orrs	r3, r2
 800304c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800304e:	e03a      	b.n	80030c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d020      	beq.n	800309a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003058:	4b34      	ldr	r3, [pc, #208]	; (800312c <HAL_RCC_OscConfig+0x244>)
 800305a:	2201      	movs	r2, #1
 800305c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800305e:	f7ff fc01 	bl	8002864 <HAL_GetTick>
 8003062:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003064:	e008      	b.n	8003078 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003066:	f7ff fbfd 	bl	8002864 <HAL_GetTick>
 800306a:	4602      	mov	r2, r0
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	2b02      	cmp	r3, #2
 8003072:	d901      	bls.n	8003078 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	e1a8      	b.n	80033ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003078:	4b2b      	ldr	r3, [pc, #172]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0302 	and.w	r3, r3, #2
 8003080:	2b00      	cmp	r3, #0
 8003082:	d0f0      	beq.n	8003066 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003084:	4b28      	ldr	r3, [pc, #160]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	691b      	ldr	r3, [r3, #16]
 8003090:	00db      	lsls	r3, r3, #3
 8003092:	4925      	ldr	r1, [pc, #148]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 8003094:	4313      	orrs	r3, r2
 8003096:	600b      	str	r3, [r1, #0]
 8003098:	e015      	b.n	80030c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800309a:	4b24      	ldr	r3, [pc, #144]	; (800312c <HAL_RCC_OscConfig+0x244>)
 800309c:	2200      	movs	r2, #0
 800309e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030a0:	f7ff fbe0 	bl	8002864 <HAL_GetTick>
 80030a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030a6:	e008      	b.n	80030ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030a8:	f7ff fbdc 	bl	8002864 <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d901      	bls.n	80030ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e187      	b.n	80033ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ba:	4b1b      	ldr	r3, [pc, #108]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d1f0      	bne.n	80030a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0308 	and.w	r3, r3, #8
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d036      	beq.n	8003140 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	695b      	ldr	r3, [r3, #20]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d016      	beq.n	8003108 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030da:	4b15      	ldr	r3, [pc, #84]	; (8003130 <HAL_RCC_OscConfig+0x248>)
 80030dc:	2201      	movs	r2, #1
 80030de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030e0:	f7ff fbc0 	bl	8002864 <HAL_GetTick>
 80030e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030e6:	e008      	b.n	80030fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030e8:	f7ff fbbc 	bl	8002864 <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d901      	bls.n	80030fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e167      	b.n	80033ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030fa:	4b0b      	ldr	r3, [pc, #44]	; (8003128 <HAL_RCC_OscConfig+0x240>)
 80030fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030fe:	f003 0302 	and.w	r3, r3, #2
 8003102:	2b00      	cmp	r3, #0
 8003104:	d0f0      	beq.n	80030e8 <HAL_RCC_OscConfig+0x200>
 8003106:	e01b      	b.n	8003140 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003108:	4b09      	ldr	r3, [pc, #36]	; (8003130 <HAL_RCC_OscConfig+0x248>)
 800310a:	2200      	movs	r2, #0
 800310c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800310e:	f7ff fba9 	bl	8002864 <HAL_GetTick>
 8003112:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003114:	e00e      	b.n	8003134 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003116:	f7ff fba5 	bl	8002864 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	2b02      	cmp	r3, #2
 8003122:	d907      	bls.n	8003134 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	e150      	b.n	80033ca <HAL_RCC_OscConfig+0x4e2>
 8003128:	40023800 	.word	0x40023800
 800312c:	42470000 	.word	0x42470000
 8003130:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003134:	4b88      	ldr	r3, [pc, #544]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 8003136:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003138:	f003 0302 	and.w	r3, r3, #2
 800313c:	2b00      	cmp	r3, #0
 800313e:	d1ea      	bne.n	8003116 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0304 	and.w	r3, r3, #4
 8003148:	2b00      	cmp	r3, #0
 800314a:	f000 8097 	beq.w	800327c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800314e:	2300      	movs	r3, #0
 8003150:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003152:	4b81      	ldr	r3, [pc, #516]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 8003154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003156:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d10f      	bne.n	800317e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800315e:	2300      	movs	r3, #0
 8003160:	60bb      	str	r3, [r7, #8]
 8003162:	4b7d      	ldr	r3, [pc, #500]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 8003164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003166:	4a7c      	ldr	r2, [pc, #496]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 8003168:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800316c:	6413      	str	r3, [r2, #64]	; 0x40
 800316e:	4b7a      	ldr	r3, [pc, #488]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 8003170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003176:	60bb      	str	r3, [r7, #8]
 8003178:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800317a:	2301      	movs	r3, #1
 800317c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800317e:	4b77      	ldr	r3, [pc, #476]	; (800335c <HAL_RCC_OscConfig+0x474>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003186:	2b00      	cmp	r3, #0
 8003188:	d118      	bne.n	80031bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800318a:	4b74      	ldr	r3, [pc, #464]	; (800335c <HAL_RCC_OscConfig+0x474>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a73      	ldr	r2, [pc, #460]	; (800335c <HAL_RCC_OscConfig+0x474>)
 8003190:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003194:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003196:	f7ff fb65 	bl	8002864 <HAL_GetTick>
 800319a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800319c:	e008      	b.n	80031b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800319e:	f7ff fb61 	bl	8002864 <HAL_GetTick>
 80031a2:	4602      	mov	r2, r0
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d901      	bls.n	80031b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80031ac:	2303      	movs	r3, #3
 80031ae:	e10c      	b.n	80033ca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b0:	4b6a      	ldr	r3, [pc, #424]	; (800335c <HAL_RCC_OscConfig+0x474>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d0f0      	beq.n	800319e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d106      	bne.n	80031d2 <HAL_RCC_OscConfig+0x2ea>
 80031c4:	4b64      	ldr	r3, [pc, #400]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 80031c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031c8:	4a63      	ldr	r2, [pc, #396]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 80031ca:	f043 0301 	orr.w	r3, r3, #1
 80031ce:	6713      	str	r3, [r2, #112]	; 0x70
 80031d0:	e01c      	b.n	800320c <HAL_RCC_OscConfig+0x324>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	2b05      	cmp	r3, #5
 80031d8:	d10c      	bne.n	80031f4 <HAL_RCC_OscConfig+0x30c>
 80031da:	4b5f      	ldr	r3, [pc, #380]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 80031dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031de:	4a5e      	ldr	r2, [pc, #376]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 80031e0:	f043 0304 	orr.w	r3, r3, #4
 80031e4:	6713      	str	r3, [r2, #112]	; 0x70
 80031e6:	4b5c      	ldr	r3, [pc, #368]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 80031e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ea:	4a5b      	ldr	r2, [pc, #364]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 80031ec:	f043 0301 	orr.w	r3, r3, #1
 80031f0:	6713      	str	r3, [r2, #112]	; 0x70
 80031f2:	e00b      	b.n	800320c <HAL_RCC_OscConfig+0x324>
 80031f4:	4b58      	ldr	r3, [pc, #352]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 80031f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031f8:	4a57      	ldr	r2, [pc, #348]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 80031fa:	f023 0301 	bic.w	r3, r3, #1
 80031fe:	6713      	str	r3, [r2, #112]	; 0x70
 8003200:	4b55      	ldr	r3, [pc, #340]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 8003202:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003204:	4a54      	ldr	r2, [pc, #336]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 8003206:	f023 0304 	bic.w	r3, r3, #4
 800320a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d015      	beq.n	8003240 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003214:	f7ff fb26 	bl	8002864 <HAL_GetTick>
 8003218:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800321a:	e00a      	b.n	8003232 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800321c:	f7ff fb22 	bl	8002864 <HAL_GetTick>
 8003220:	4602      	mov	r2, r0
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	f241 3288 	movw	r2, #5000	; 0x1388
 800322a:	4293      	cmp	r3, r2
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e0cb      	b.n	80033ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003232:	4b49      	ldr	r3, [pc, #292]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 8003234:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003236:	f003 0302 	and.w	r3, r3, #2
 800323a:	2b00      	cmp	r3, #0
 800323c:	d0ee      	beq.n	800321c <HAL_RCC_OscConfig+0x334>
 800323e:	e014      	b.n	800326a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003240:	f7ff fb10 	bl	8002864 <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003246:	e00a      	b.n	800325e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003248:	f7ff fb0c 	bl	8002864 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	f241 3288 	movw	r2, #5000	; 0x1388
 8003256:	4293      	cmp	r3, r2
 8003258:	d901      	bls.n	800325e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e0b5      	b.n	80033ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800325e:	4b3e      	ldr	r3, [pc, #248]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 8003260:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003262:	f003 0302 	and.w	r3, r3, #2
 8003266:	2b00      	cmp	r3, #0
 8003268:	d1ee      	bne.n	8003248 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800326a:	7dfb      	ldrb	r3, [r7, #23]
 800326c:	2b01      	cmp	r3, #1
 800326e:	d105      	bne.n	800327c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003270:	4b39      	ldr	r3, [pc, #228]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 8003272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003274:	4a38      	ldr	r2, [pc, #224]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 8003276:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800327a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	2b00      	cmp	r3, #0
 8003282:	f000 80a1 	beq.w	80033c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003286:	4b34      	ldr	r3, [pc, #208]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f003 030c 	and.w	r3, r3, #12
 800328e:	2b08      	cmp	r3, #8
 8003290:	d05c      	beq.n	800334c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	699b      	ldr	r3, [r3, #24]
 8003296:	2b02      	cmp	r3, #2
 8003298:	d141      	bne.n	800331e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800329a:	4b31      	ldr	r3, [pc, #196]	; (8003360 <HAL_RCC_OscConfig+0x478>)
 800329c:	2200      	movs	r2, #0
 800329e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a0:	f7ff fae0 	bl	8002864 <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032a8:	f7ff fadc 	bl	8002864 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e087      	b.n	80033ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ba:	4b27      	ldr	r3, [pc, #156]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d1f0      	bne.n	80032a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	69da      	ldr	r2, [r3, #28]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6a1b      	ldr	r3, [r3, #32]
 80032ce:	431a      	orrs	r2, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d4:	019b      	lsls	r3, r3, #6
 80032d6:	431a      	orrs	r2, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032dc:	085b      	lsrs	r3, r3, #1
 80032de:	3b01      	subs	r3, #1
 80032e0:	041b      	lsls	r3, r3, #16
 80032e2:	431a      	orrs	r2, r3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e8:	061b      	lsls	r3, r3, #24
 80032ea:	491b      	ldr	r1, [pc, #108]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 80032ec:	4313      	orrs	r3, r2
 80032ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032f0:	4b1b      	ldr	r3, [pc, #108]	; (8003360 <HAL_RCC_OscConfig+0x478>)
 80032f2:	2201      	movs	r2, #1
 80032f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032f6:	f7ff fab5 	bl	8002864 <HAL_GetTick>
 80032fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032fc:	e008      	b.n	8003310 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032fe:	f7ff fab1 	bl	8002864 <HAL_GetTick>
 8003302:	4602      	mov	r2, r0
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	2b02      	cmp	r3, #2
 800330a:	d901      	bls.n	8003310 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800330c:	2303      	movs	r3, #3
 800330e:	e05c      	b.n	80033ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003310:	4b11      	ldr	r3, [pc, #68]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003318:	2b00      	cmp	r3, #0
 800331a:	d0f0      	beq.n	80032fe <HAL_RCC_OscConfig+0x416>
 800331c:	e054      	b.n	80033c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800331e:	4b10      	ldr	r3, [pc, #64]	; (8003360 <HAL_RCC_OscConfig+0x478>)
 8003320:	2200      	movs	r2, #0
 8003322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003324:	f7ff fa9e 	bl	8002864 <HAL_GetTick>
 8003328:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800332a:	e008      	b.n	800333e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800332c:	f7ff fa9a 	bl	8002864 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	2b02      	cmp	r3, #2
 8003338:	d901      	bls.n	800333e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e045      	b.n	80033ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800333e:	4b06      	ldr	r3, [pc, #24]	; (8003358 <HAL_RCC_OscConfig+0x470>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1f0      	bne.n	800332c <HAL_RCC_OscConfig+0x444>
 800334a:	e03d      	b.n	80033c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	699b      	ldr	r3, [r3, #24]
 8003350:	2b01      	cmp	r3, #1
 8003352:	d107      	bne.n	8003364 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e038      	b.n	80033ca <HAL_RCC_OscConfig+0x4e2>
 8003358:	40023800 	.word	0x40023800
 800335c:	40007000 	.word	0x40007000
 8003360:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003364:	4b1b      	ldr	r3, [pc, #108]	; (80033d4 <HAL_RCC_OscConfig+0x4ec>)
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	2b01      	cmp	r3, #1
 8003370:	d028      	beq.n	80033c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800337c:	429a      	cmp	r2, r3
 800337e:	d121      	bne.n	80033c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800338a:	429a      	cmp	r2, r3
 800338c:	d11a      	bne.n	80033c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800338e:	68fa      	ldr	r2, [r7, #12]
 8003390:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003394:	4013      	ands	r3, r2
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800339a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800339c:	4293      	cmp	r3, r2
 800339e:	d111      	bne.n	80033c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033aa:	085b      	lsrs	r3, r3, #1
 80033ac:	3b01      	subs	r3, #1
 80033ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d107      	bne.n	80033c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d001      	beq.n	80033c8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e000      	b.n	80033ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3718      	adds	r7, #24
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	40023800 	.word	0x40023800

080033d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d101      	bne.n	80033ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e0cc      	b.n	8003586 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033ec:	4b68      	ldr	r3, [pc, #416]	; (8003590 <HAL_RCC_ClockConfig+0x1b8>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0307 	and.w	r3, r3, #7
 80033f4:	683a      	ldr	r2, [r7, #0]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d90c      	bls.n	8003414 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033fa:	4b65      	ldr	r3, [pc, #404]	; (8003590 <HAL_RCC_ClockConfig+0x1b8>)
 80033fc:	683a      	ldr	r2, [r7, #0]
 80033fe:	b2d2      	uxtb	r2, r2
 8003400:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003402:	4b63      	ldr	r3, [pc, #396]	; (8003590 <HAL_RCC_ClockConfig+0x1b8>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0307 	and.w	r3, r3, #7
 800340a:	683a      	ldr	r2, [r7, #0]
 800340c:	429a      	cmp	r2, r3
 800340e:	d001      	beq.n	8003414 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e0b8      	b.n	8003586 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d020      	beq.n	8003462 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0304 	and.w	r3, r3, #4
 8003428:	2b00      	cmp	r3, #0
 800342a:	d005      	beq.n	8003438 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800342c:	4b59      	ldr	r3, [pc, #356]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	4a58      	ldr	r2, [pc, #352]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 8003432:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003436:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 0308 	and.w	r3, r3, #8
 8003440:	2b00      	cmp	r3, #0
 8003442:	d005      	beq.n	8003450 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003444:	4b53      	ldr	r3, [pc, #332]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	4a52      	ldr	r2, [pc, #328]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 800344a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800344e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003450:	4b50      	ldr	r3, [pc, #320]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	494d      	ldr	r1, [pc, #308]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 800345e:	4313      	orrs	r3, r2
 8003460:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	2b00      	cmp	r3, #0
 800346c:	d044      	beq.n	80034f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	2b01      	cmp	r3, #1
 8003474:	d107      	bne.n	8003486 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003476:	4b47      	ldr	r3, [pc, #284]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d119      	bne.n	80034b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e07f      	b.n	8003586 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	2b02      	cmp	r3, #2
 800348c:	d003      	beq.n	8003496 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003492:	2b03      	cmp	r3, #3
 8003494:	d107      	bne.n	80034a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003496:	4b3f      	ldr	r3, [pc, #252]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d109      	bne.n	80034b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e06f      	b.n	8003586 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034a6:	4b3b      	ldr	r3, [pc, #236]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0302 	and.w	r3, r3, #2
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d101      	bne.n	80034b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e067      	b.n	8003586 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034b6:	4b37      	ldr	r3, [pc, #220]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f023 0203 	bic.w	r2, r3, #3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	4934      	ldr	r1, [pc, #208]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 80034c4:	4313      	orrs	r3, r2
 80034c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034c8:	f7ff f9cc 	bl	8002864 <HAL_GetTick>
 80034cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ce:	e00a      	b.n	80034e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034d0:	f7ff f9c8 	bl	8002864 <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	f241 3288 	movw	r2, #5000	; 0x1388
 80034de:	4293      	cmp	r3, r2
 80034e0:	d901      	bls.n	80034e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e04f      	b.n	8003586 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034e6:	4b2b      	ldr	r3, [pc, #172]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f003 020c 	and.w	r2, r3, #12
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d1eb      	bne.n	80034d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034f8:	4b25      	ldr	r3, [pc, #148]	; (8003590 <HAL_RCC_ClockConfig+0x1b8>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0307 	and.w	r3, r3, #7
 8003500:	683a      	ldr	r2, [r7, #0]
 8003502:	429a      	cmp	r2, r3
 8003504:	d20c      	bcs.n	8003520 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003506:	4b22      	ldr	r3, [pc, #136]	; (8003590 <HAL_RCC_ClockConfig+0x1b8>)
 8003508:	683a      	ldr	r2, [r7, #0]
 800350a:	b2d2      	uxtb	r2, r2
 800350c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800350e:	4b20      	ldr	r3, [pc, #128]	; (8003590 <HAL_RCC_ClockConfig+0x1b8>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0307 	and.w	r3, r3, #7
 8003516:	683a      	ldr	r2, [r7, #0]
 8003518:	429a      	cmp	r2, r3
 800351a:	d001      	beq.n	8003520 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	e032      	b.n	8003586 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0304 	and.w	r3, r3, #4
 8003528:	2b00      	cmp	r3, #0
 800352a:	d008      	beq.n	800353e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800352c:	4b19      	ldr	r3, [pc, #100]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	4916      	ldr	r1, [pc, #88]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 800353a:	4313      	orrs	r3, r2
 800353c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0308 	and.w	r3, r3, #8
 8003546:	2b00      	cmp	r3, #0
 8003548:	d009      	beq.n	800355e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800354a:	4b12      	ldr	r3, [pc, #72]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	691b      	ldr	r3, [r3, #16]
 8003556:	00db      	lsls	r3, r3, #3
 8003558:	490e      	ldr	r1, [pc, #56]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 800355a:	4313      	orrs	r3, r2
 800355c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800355e:	f000 f821 	bl	80035a4 <HAL_RCC_GetSysClockFreq>
 8003562:	4602      	mov	r2, r0
 8003564:	4b0b      	ldr	r3, [pc, #44]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	091b      	lsrs	r3, r3, #4
 800356a:	f003 030f 	and.w	r3, r3, #15
 800356e:	490a      	ldr	r1, [pc, #40]	; (8003598 <HAL_RCC_ClockConfig+0x1c0>)
 8003570:	5ccb      	ldrb	r3, [r1, r3]
 8003572:	fa22 f303 	lsr.w	r3, r2, r3
 8003576:	4a09      	ldr	r2, [pc, #36]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 8003578:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800357a:	4b09      	ldr	r3, [pc, #36]	; (80035a0 <HAL_RCC_ClockConfig+0x1c8>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4618      	mov	r0, r3
 8003580:	f7ff f92c 	bl	80027dc <HAL_InitTick>

  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3710      	adds	r7, #16
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	40023c00 	.word	0x40023c00
 8003594:	40023800 	.word	0x40023800
 8003598:	08008cbc 	.word	0x08008cbc
 800359c:	20000020 	.word	0x20000020
 80035a0:	20000024 	.word	0x20000024

080035a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035a8:	b090      	sub	sp, #64	; 0x40
 80035aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80035ac:	2300      	movs	r3, #0
 80035ae:	637b      	str	r3, [r7, #52]	; 0x34
 80035b0:	2300      	movs	r3, #0
 80035b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035b4:	2300      	movs	r3, #0
 80035b6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80035b8:	2300      	movs	r3, #0
 80035ba:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80035bc:	4b59      	ldr	r3, [pc, #356]	; (8003724 <HAL_RCC_GetSysClockFreq+0x180>)
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	f003 030c 	and.w	r3, r3, #12
 80035c4:	2b08      	cmp	r3, #8
 80035c6:	d00d      	beq.n	80035e4 <HAL_RCC_GetSysClockFreq+0x40>
 80035c8:	2b08      	cmp	r3, #8
 80035ca:	f200 80a1 	bhi.w	8003710 <HAL_RCC_GetSysClockFreq+0x16c>
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d002      	beq.n	80035d8 <HAL_RCC_GetSysClockFreq+0x34>
 80035d2:	2b04      	cmp	r3, #4
 80035d4:	d003      	beq.n	80035de <HAL_RCC_GetSysClockFreq+0x3a>
 80035d6:	e09b      	b.n	8003710 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80035d8:	4b53      	ldr	r3, [pc, #332]	; (8003728 <HAL_RCC_GetSysClockFreq+0x184>)
 80035da:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80035dc:	e09b      	b.n	8003716 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80035de:	4b53      	ldr	r3, [pc, #332]	; (800372c <HAL_RCC_GetSysClockFreq+0x188>)
 80035e0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80035e2:	e098      	b.n	8003716 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80035e4:	4b4f      	ldr	r3, [pc, #316]	; (8003724 <HAL_RCC_GetSysClockFreq+0x180>)
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80035ec:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80035ee:	4b4d      	ldr	r3, [pc, #308]	; (8003724 <HAL_RCC_GetSysClockFreq+0x180>)
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d028      	beq.n	800364c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035fa:	4b4a      	ldr	r3, [pc, #296]	; (8003724 <HAL_RCC_GetSysClockFreq+0x180>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	099b      	lsrs	r3, r3, #6
 8003600:	2200      	movs	r2, #0
 8003602:	623b      	str	r3, [r7, #32]
 8003604:	627a      	str	r2, [r7, #36]	; 0x24
 8003606:	6a3b      	ldr	r3, [r7, #32]
 8003608:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800360c:	2100      	movs	r1, #0
 800360e:	4b47      	ldr	r3, [pc, #284]	; (800372c <HAL_RCC_GetSysClockFreq+0x188>)
 8003610:	fb03 f201 	mul.w	r2, r3, r1
 8003614:	2300      	movs	r3, #0
 8003616:	fb00 f303 	mul.w	r3, r0, r3
 800361a:	4413      	add	r3, r2
 800361c:	4a43      	ldr	r2, [pc, #268]	; (800372c <HAL_RCC_GetSysClockFreq+0x188>)
 800361e:	fba0 1202 	umull	r1, r2, r0, r2
 8003622:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003624:	460a      	mov	r2, r1
 8003626:	62ba      	str	r2, [r7, #40]	; 0x28
 8003628:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800362a:	4413      	add	r3, r2
 800362c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800362e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003630:	2200      	movs	r2, #0
 8003632:	61bb      	str	r3, [r7, #24]
 8003634:	61fa      	str	r2, [r7, #28]
 8003636:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800363a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800363e:	f7fd fb2b 	bl	8000c98 <__aeabi_uldivmod>
 8003642:	4602      	mov	r2, r0
 8003644:	460b      	mov	r3, r1
 8003646:	4613      	mov	r3, r2
 8003648:	63fb      	str	r3, [r7, #60]	; 0x3c
 800364a:	e053      	b.n	80036f4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800364c:	4b35      	ldr	r3, [pc, #212]	; (8003724 <HAL_RCC_GetSysClockFreq+0x180>)
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	099b      	lsrs	r3, r3, #6
 8003652:	2200      	movs	r2, #0
 8003654:	613b      	str	r3, [r7, #16]
 8003656:	617a      	str	r2, [r7, #20]
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800365e:	f04f 0b00 	mov.w	fp, #0
 8003662:	4652      	mov	r2, sl
 8003664:	465b      	mov	r3, fp
 8003666:	f04f 0000 	mov.w	r0, #0
 800366a:	f04f 0100 	mov.w	r1, #0
 800366e:	0159      	lsls	r1, r3, #5
 8003670:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003674:	0150      	lsls	r0, r2, #5
 8003676:	4602      	mov	r2, r0
 8003678:	460b      	mov	r3, r1
 800367a:	ebb2 080a 	subs.w	r8, r2, sl
 800367e:	eb63 090b 	sbc.w	r9, r3, fp
 8003682:	f04f 0200 	mov.w	r2, #0
 8003686:	f04f 0300 	mov.w	r3, #0
 800368a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800368e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003692:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003696:	ebb2 0408 	subs.w	r4, r2, r8
 800369a:	eb63 0509 	sbc.w	r5, r3, r9
 800369e:	f04f 0200 	mov.w	r2, #0
 80036a2:	f04f 0300 	mov.w	r3, #0
 80036a6:	00eb      	lsls	r3, r5, #3
 80036a8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036ac:	00e2      	lsls	r2, r4, #3
 80036ae:	4614      	mov	r4, r2
 80036b0:	461d      	mov	r5, r3
 80036b2:	eb14 030a 	adds.w	r3, r4, sl
 80036b6:	603b      	str	r3, [r7, #0]
 80036b8:	eb45 030b 	adc.w	r3, r5, fp
 80036bc:	607b      	str	r3, [r7, #4]
 80036be:	f04f 0200 	mov.w	r2, #0
 80036c2:	f04f 0300 	mov.w	r3, #0
 80036c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80036ca:	4629      	mov	r1, r5
 80036cc:	028b      	lsls	r3, r1, #10
 80036ce:	4621      	mov	r1, r4
 80036d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80036d4:	4621      	mov	r1, r4
 80036d6:	028a      	lsls	r2, r1, #10
 80036d8:	4610      	mov	r0, r2
 80036da:	4619      	mov	r1, r3
 80036dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036de:	2200      	movs	r2, #0
 80036e0:	60bb      	str	r3, [r7, #8]
 80036e2:	60fa      	str	r2, [r7, #12]
 80036e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80036e8:	f7fd fad6 	bl	8000c98 <__aeabi_uldivmod>
 80036ec:	4602      	mov	r2, r0
 80036ee:	460b      	mov	r3, r1
 80036f0:	4613      	mov	r3, r2
 80036f2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80036f4:	4b0b      	ldr	r3, [pc, #44]	; (8003724 <HAL_RCC_GetSysClockFreq+0x180>)
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	0c1b      	lsrs	r3, r3, #16
 80036fa:	f003 0303 	and.w	r3, r3, #3
 80036fe:	3301      	adds	r3, #1
 8003700:	005b      	lsls	r3, r3, #1
 8003702:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003704:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003708:	fbb2 f3f3 	udiv	r3, r2, r3
 800370c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800370e:	e002      	b.n	8003716 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003710:	4b05      	ldr	r3, [pc, #20]	; (8003728 <HAL_RCC_GetSysClockFreq+0x184>)
 8003712:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003714:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003718:	4618      	mov	r0, r3
 800371a:	3740      	adds	r7, #64	; 0x40
 800371c:	46bd      	mov	sp, r7
 800371e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003722:	bf00      	nop
 8003724:	40023800 	.word	0x40023800
 8003728:	00f42400 	.word	0x00f42400
 800372c:	017d7840 	.word	0x017d7840

08003730 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003730:	b480      	push	{r7}
 8003732:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003734:	4b03      	ldr	r3, [pc, #12]	; (8003744 <HAL_RCC_GetHCLKFreq+0x14>)
 8003736:	681b      	ldr	r3, [r3, #0]
}
 8003738:	4618      	mov	r0, r3
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	20000020 	.word	0x20000020

08003748 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800374c:	f7ff fff0 	bl	8003730 <HAL_RCC_GetHCLKFreq>
 8003750:	4602      	mov	r2, r0
 8003752:	4b05      	ldr	r3, [pc, #20]	; (8003768 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	0a9b      	lsrs	r3, r3, #10
 8003758:	f003 0307 	and.w	r3, r3, #7
 800375c:	4903      	ldr	r1, [pc, #12]	; (800376c <HAL_RCC_GetPCLK1Freq+0x24>)
 800375e:	5ccb      	ldrb	r3, [r1, r3]
 8003760:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003764:	4618      	mov	r0, r3
 8003766:	bd80      	pop	{r7, pc}
 8003768:	40023800 	.word	0x40023800
 800376c:	08008ccc 	.word	0x08008ccc

08003770 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003774:	f7ff ffdc 	bl	8003730 <HAL_RCC_GetHCLKFreq>
 8003778:	4602      	mov	r2, r0
 800377a:	4b05      	ldr	r3, [pc, #20]	; (8003790 <HAL_RCC_GetPCLK2Freq+0x20>)
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	0b5b      	lsrs	r3, r3, #13
 8003780:	f003 0307 	and.w	r3, r3, #7
 8003784:	4903      	ldr	r1, [pc, #12]	; (8003794 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003786:	5ccb      	ldrb	r3, [r1, r3]
 8003788:	fa22 f303 	lsr.w	r3, r2, r3
}
 800378c:	4618      	mov	r0, r3
 800378e:	bd80      	pop	{r7, pc}
 8003790:	40023800 	.word	0x40023800
 8003794:	08008ccc 	.word	0x08008ccc

08003798 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b082      	sub	sp, #8
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d101      	bne.n	80037aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e07b      	b.n	80038a2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d108      	bne.n	80037c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037ba:	d009      	beq.n	80037d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2200      	movs	r2, #0
 80037c0:	61da      	str	r2, [r3, #28]
 80037c2:	e005      	b.n	80037d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d106      	bne.n	80037f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f7fe fdb8 	bl	8002360 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2202      	movs	r2, #2
 80037f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003806:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003818:	431a      	orrs	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003822:	431a      	orrs	r2, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	691b      	ldr	r3, [r3, #16]
 8003828:	f003 0302 	and.w	r3, r3, #2
 800382c:	431a      	orrs	r2, r3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	f003 0301 	and.w	r3, r3, #1
 8003836:	431a      	orrs	r2, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	699b      	ldr	r3, [r3, #24]
 800383c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003840:	431a      	orrs	r2, r3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	69db      	ldr	r3, [r3, #28]
 8003846:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800384a:	431a      	orrs	r2, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a1b      	ldr	r3, [r3, #32]
 8003850:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003854:	ea42 0103 	orr.w	r1, r2, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800385c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	430a      	orrs	r2, r1
 8003866:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	699b      	ldr	r3, [r3, #24]
 800386c:	0c1b      	lsrs	r3, r3, #16
 800386e:	f003 0104 	and.w	r1, r3, #4
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003876:	f003 0210 	and.w	r2, r3, #16
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	430a      	orrs	r2, r1
 8003880:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	69da      	ldr	r2, [r3, #28]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003890:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2200      	movs	r2, #0
 8003896:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80038a0:	2300      	movs	r3, #0
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3708      	adds	r7, #8
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}

080038aa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038aa:	b580      	push	{r7, lr}
 80038ac:	b088      	sub	sp, #32
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	60f8      	str	r0, [r7, #12]
 80038b2:	60b9      	str	r1, [r7, #8]
 80038b4:	603b      	str	r3, [r7, #0]
 80038b6:	4613      	mov	r3, r2
 80038b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80038ba:	2300      	movs	r3, #0
 80038bc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d101      	bne.n	80038cc <HAL_SPI_Transmit+0x22>
 80038c8:	2302      	movs	r3, #2
 80038ca:	e126      	b.n	8003b1a <HAL_SPI_Transmit+0x270>
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80038d4:	f7fe ffc6 	bl	8002864 <HAL_GetTick>
 80038d8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80038da:	88fb      	ldrh	r3, [r7, #6]
 80038dc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d002      	beq.n	80038f0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80038ea:	2302      	movs	r3, #2
 80038ec:	77fb      	strb	r3, [r7, #31]
    goto error;
 80038ee:	e10b      	b.n	8003b08 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d002      	beq.n	80038fc <HAL_SPI_Transmit+0x52>
 80038f6:	88fb      	ldrh	r3, [r7, #6]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d102      	bne.n	8003902 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003900:	e102      	b.n	8003b08 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2203      	movs	r2, #3
 8003906:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2200      	movs	r2, #0
 800390e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	68ba      	ldr	r2, [r7, #8]
 8003914:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	88fa      	ldrh	r2, [r7, #6]
 800391a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	88fa      	ldrh	r2, [r7, #6]
 8003920:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2200      	movs	r2, #0
 8003926:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2200      	movs	r2, #0
 800392c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2200      	movs	r2, #0
 8003932:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2200      	movs	r2, #0
 8003938:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2200      	movs	r2, #0
 800393e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003948:	d10f      	bne.n	800396a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003958:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003968:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003974:	2b40      	cmp	r3, #64	; 0x40
 8003976:	d007      	beq.n	8003988 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003986:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003990:	d14b      	bne.n	8003a2a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d002      	beq.n	80039a0 <HAL_SPI_Transmit+0xf6>
 800399a:	8afb      	ldrh	r3, [r7, #22]
 800399c:	2b01      	cmp	r3, #1
 800399e:	d13e      	bne.n	8003a1e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a4:	881a      	ldrh	r2, [r3, #0]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b0:	1c9a      	adds	r2, r3, #2
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	3b01      	subs	r3, #1
 80039be:	b29a      	uxth	r2, r3
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80039c4:	e02b      	b.n	8003a1e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f003 0302 	and.w	r3, r3, #2
 80039d0:	2b02      	cmp	r3, #2
 80039d2:	d112      	bne.n	80039fa <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d8:	881a      	ldrh	r2, [r3, #0]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e4:	1c9a      	adds	r2, r3, #2
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	3b01      	subs	r3, #1
 80039f2:	b29a      	uxth	r2, r3
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	86da      	strh	r2, [r3, #54]	; 0x36
 80039f8:	e011      	b.n	8003a1e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80039fa:	f7fe ff33 	bl	8002864 <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	683a      	ldr	r2, [r7, #0]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d803      	bhi.n	8003a12 <HAL_SPI_Transmit+0x168>
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a10:	d102      	bne.n	8003a18 <HAL_SPI_Transmit+0x16e>
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d102      	bne.n	8003a1e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003a1c:	e074      	b.n	8003b08 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d1ce      	bne.n	80039c6 <HAL_SPI_Transmit+0x11c>
 8003a28:	e04c      	b.n	8003ac4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d002      	beq.n	8003a38 <HAL_SPI_Transmit+0x18e>
 8003a32:	8afb      	ldrh	r3, [r7, #22]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d140      	bne.n	8003aba <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	330c      	adds	r3, #12
 8003a42:	7812      	ldrb	r2, [r2, #0]
 8003a44:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a4a:	1c5a      	adds	r2, r3, #1
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a54:	b29b      	uxth	r3, r3
 8003a56:	3b01      	subs	r3, #1
 8003a58:	b29a      	uxth	r2, r3
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003a5e:	e02c      	b.n	8003aba <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b02      	cmp	r3, #2
 8003a6c:	d113      	bne.n	8003a96 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	330c      	adds	r3, #12
 8003a78:	7812      	ldrb	r2, [r2, #0]
 8003a7a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a80:	1c5a      	adds	r2, r3, #1
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a8a:	b29b      	uxth	r3, r3
 8003a8c:	3b01      	subs	r3, #1
 8003a8e:	b29a      	uxth	r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	86da      	strh	r2, [r3, #54]	; 0x36
 8003a94:	e011      	b.n	8003aba <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a96:	f7fe fee5 	bl	8002864 <HAL_GetTick>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	69bb      	ldr	r3, [r7, #24]
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	683a      	ldr	r2, [r7, #0]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d803      	bhi.n	8003aae <HAL_SPI_Transmit+0x204>
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aac:	d102      	bne.n	8003ab4 <HAL_SPI_Transmit+0x20a>
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d102      	bne.n	8003aba <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003ab8:	e026      	b.n	8003b08 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d1cd      	bne.n	8003a60 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	6839      	ldr	r1, [r7, #0]
 8003ac8:	68f8      	ldr	r0, [r7, #12]
 8003aca:	f000 f8c1 	bl	8003c50 <SPI_EndRxTxTransaction>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d002      	beq.n	8003ada <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2220      	movs	r2, #32
 8003ad8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d10a      	bne.n	8003af8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	613b      	str	r3, [r7, #16]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	613b      	str	r3, [r7, #16]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	613b      	str	r3, [r7, #16]
 8003af6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d002      	beq.n	8003b06 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	77fb      	strb	r3, [r7, #31]
 8003b04:	e000      	b.n	8003b08 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003b06:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003b18:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3720      	adds	r7, #32
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}

08003b22 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8003b22:	b480      	push	{r7}
 8003b24:	b083      	sub	sp, #12
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b30:	b2db      	uxtb	r3, r3
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	370c      	adds	r7, #12
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr
	...

08003b40 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b088      	sub	sp, #32
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	603b      	str	r3, [r7, #0]
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003b50:	f7fe fe88 	bl	8002864 <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b58:	1a9b      	subs	r3, r3, r2
 8003b5a:	683a      	ldr	r2, [r7, #0]
 8003b5c:	4413      	add	r3, r2
 8003b5e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003b60:	f7fe fe80 	bl	8002864 <HAL_GetTick>
 8003b64:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003b66:	4b39      	ldr	r3, [pc, #228]	; (8003c4c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	015b      	lsls	r3, r3, #5
 8003b6c:	0d1b      	lsrs	r3, r3, #20
 8003b6e:	69fa      	ldr	r2, [r7, #28]
 8003b70:	fb02 f303 	mul.w	r3, r2, r3
 8003b74:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b76:	e054      	b.n	8003c22 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b7e:	d050      	beq.n	8003c22 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003b80:	f7fe fe70 	bl	8002864 <HAL_GetTick>
 8003b84:	4602      	mov	r2, r0
 8003b86:	69bb      	ldr	r3, [r7, #24]
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	69fa      	ldr	r2, [r7, #28]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d902      	bls.n	8003b96 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d13d      	bne.n	8003c12 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	685a      	ldr	r2, [r3, #4]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003ba4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003bae:	d111      	bne.n	8003bd4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bb8:	d004      	beq.n	8003bc4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bc2:	d107      	bne.n	8003bd4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bd2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bdc:	d10f      	bne.n	8003bfe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003bec:	601a      	str	r2, [r3, #0]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003bfc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e017      	b.n	8003c42 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d101      	bne.n	8003c1c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	689a      	ldr	r2, [r3, #8]
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	68ba      	ldr	r2, [r7, #8]
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	bf0c      	ite	eq
 8003c32:	2301      	moveq	r3, #1
 8003c34:	2300      	movne	r3, #0
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	461a      	mov	r2, r3
 8003c3a:	79fb      	ldrb	r3, [r7, #7]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d19b      	bne.n	8003b78 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003c40:	2300      	movs	r3, #0
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3720      	adds	r7, #32
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	20000020 	.word	0x20000020

08003c50 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b088      	sub	sp, #32
 8003c54:	af02      	add	r7, sp, #8
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003c5c:	4b1b      	ldr	r3, [pc, #108]	; (8003ccc <SPI_EndRxTxTransaction+0x7c>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a1b      	ldr	r2, [pc, #108]	; (8003cd0 <SPI_EndRxTxTransaction+0x80>)
 8003c62:	fba2 2303 	umull	r2, r3, r2, r3
 8003c66:	0d5b      	lsrs	r3, r3, #21
 8003c68:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003c6c:	fb02 f303 	mul.w	r3, r2, r3
 8003c70:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c7a:	d112      	bne.n	8003ca2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	9300      	str	r3, [sp, #0]
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	2200      	movs	r2, #0
 8003c84:	2180      	movs	r1, #128	; 0x80
 8003c86:	68f8      	ldr	r0, [r7, #12]
 8003c88:	f7ff ff5a 	bl	8003b40 <SPI_WaitFlagStateUntilTimeout>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d016      	beq.n	8003cc0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c96:	f043 0220 	orr.w	r2, r3, #32
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e00f      	b.n	8003cc2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d00a      	beq.n	8003cbe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	3b01      	subs	r3, #1
 8003cac:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cb8:	2b80      	cmp	r3, #128	; 0x80
 8003cba:	d0f2      	beq.n	8003ca2 <SPI_EndRxTxTransaction+0x52>
 8003cbc:	e000      	b.n	8003cc0 <SPI_EndRxTxTransaction+0x70>
        break;
 8003cbe:	bf00      	nop
  }

  return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3718      	adds	r7, #24
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	20000020 	.word	0x20000020
 8003cd0:	165e9f81 	.word	0x165e9f81

08003cd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b082      	sub	sp, #8
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d101      	bne.n	8003ce6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e03f      	b.n	8003d66 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d106      	bne.n	8003d00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f7fe fcda 	bl	80026b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2224      	movs	r2, #36	; 0x24
 8003d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	68da      	ldr	r2, [r3, #12]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d18:	6878      	ldr	r0, [r7, #4]
 8003d1a:	f000 f929 	bl	8003f70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	691a      	ldr	r2, [r3, #16]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	695a      	ldr	r2, [r3, #20]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	68da      	ldr	r2, [r3, #12]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2220      	movs	r2, #32
 8003d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2220      	movs	r2, #32
 8003d60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3708      	adds	r7, #8
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}

08003d6e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d6e:	b580      	push	{r7, lr}
 8003d70:	b08a      	sub	sp, #40	; 0x28
 8003d72:	af02      	add	r7, sp, #8
 8003d74:	60f8      	str	r0, [r7, #12]
 8003d76:	60b9      	str	r1, [r7, #8]
 8003d78:	603b      	str	r3, [r7, #0]
 8003d7a:	4613      	mov	r3, r2
 8003d7c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b20      	cmp	r3, #32
 8003d8c:	d17c      	bne.n	8003e88 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d002      	beq.n	8003d9a <HAL_UART_Transmit+0x2c>
 8003d94:	88fb      	ldrh	r3, [r7, #6]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d101      	bne.n	8003d9e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e075      	b.n	8003e8a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d101      	bne.n	8003dac <HAL_UART_Transmit+0x3e>
 8003da8:	2302      	movs	r3, #2
 8003daa:	e06e      	b.n	8003e8a <HAL_UART_Transmit+0x11c>
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2200      	movs	r2, #0
 8003db8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2221      	movs	r2, #33	; 0x21
 8003dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003dc2:	f7fe fd4f 	bl	8002864 <HAL_GetTick>
 8003dc6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	88fa      	ldrh	r2, [r7, #6]
 8003dcc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	88fa      	ldrh	r2, [r7, #6]
 8003dd2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ddc:	d108      	bne.n	8003df0 <HAL_UART_Transmit+0x82>
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	691b      	ldr	r3, [r3, #16]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d104      	bne.n	8003df0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003de6:	2300      	movs	r3, #0
 8003de8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	61bb      	str	r3, [r7, #24]
 8003dee:	e003      	b.n	8003df8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003df4:	2300      	movs	r3, #0
 8003df6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003e00:	e02a      	b.n	8003e58 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	9300      	str	r3, [sp, #0]
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	2180      	movs	r1, #128	; 0x80
 8003e0c:	68f8      	ldr	r0, [r7, #12]
 8003e0e:	f000 f840 	bl	8003e92 <UART_WaitOnFlagUntilTimeout>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d001      	beq.n	8003e1c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	e036      	b.n	8003e8a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d10b      	bne.n	8003e3a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	881b      	ldrh	r3, [r3, #0]
 8003e26:	461a      	mov	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e30:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	3302      	adds	r3, #2
 8003e36:	61bb      	str	r3, [r7, #24]
 8003e38:	e007      	b.n	8003e4a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	781a      	ldrb	r2, [r3, #0]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	3301      	adds	r3, #1
 8003e48:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	3b01      	subs	r3, #1
 8003e52:	b29a      	uxth	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d1cf      	bne.n	8003e02 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	9300      	str	r3, [sp, #0]
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	2140      	movs	r1, #64	; 0x40
 8003e6c:	68f8      	ldr	r0, [r7, #12]
 8003e6e:	f000 f810 	bl	8003e92 <UART_WaitOnFlagUntilTimeout>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d001      	beq.n	8003e7c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e006      	b.n	8003e8a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2220      	movs	r2, #32
 8003e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003e84:	2300      	movs	r3, #0
 8003e86:	e000      	b.n	8003e8a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003e88:	2302      	movs	r3, #2
  }
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3720      	adds	r7, #32
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003e92:	b580      	push	{r7, lr}
 8003e94:	b090      	sub	sp, #64	; 0x40
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	60f8      	str	r0, [r7, #12]
 8003e9a:	60b9      	str	r1, [r7, #8]
 8003e9c:	603b      	str	r3, [r7, #0]
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ea2:	e050      	b.n	8003f46 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ea4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eaa:	d04c      	beq.n	8003f46 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003eac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d007      	beq.n	8003ec2 <UART_WaitOnFlagUntilTimeout+0x30>
 8003eb2:	f7fe fcd7 	bl	8002864 <HAL_GetTick>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d241      	bcs.n	8003f46 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	330c      	adds	r3, #12
 8003ec8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ecc:	e853 3f00 	ldrex	r3, [r3]
 8003ed0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003ed8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	330c      	adds	r3, #12
 8003ee0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003ee2:	637a      	str	r2, [r7, #52]	; 0x34
 8003ee4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ee6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003ee8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003eea:	e841 2300 	strex	r3, r2, [r1]
 8003eee:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d1e5      	bne.n	8003ec2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	3314      	adds	r3, #20
 8003efc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	e853 3f00 	ldrex	r3, [r3]
 8003f04:	613b      	str	r3, [r7, #16]
   return(result);
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	f023 0301 	bic.w	r3, r3, #1
 8003f0c:	63bb      	str	r3, [r7, #56]	; 0x38
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	3314      	adds	r3, #20
 8003f14:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003f16:	623a      	str	r2, [r7, #32]
 8003f18:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f1a:	69f9      	ldr	r1, [r7, #28]
 8003f1c:	6a3a      	ldr	r2, [r7, #32]
 8003f1e:	e841 2300 	strex	r3, r2, [r1]
 8003f22:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f24:	69bb      	ldr	r3, [r7, #24]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d1e5      	bne.n	8003ef6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2220      	movs	r2, #32
 8003f2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2220      	movs	r2, #32
 8003f36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e00f      	b.n	8003f66 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	4013      	ands	r3, r2
 8003f50:	68ba      	ldr	r2, [r7, #8]
 8003f52:	429a      	cmp	r2, r3
 8003f54:	bf0c      	ite	eq
 8003f56:	2301      	moveq	r3, #1
 8003f58:	2300      	movne	r3, #0
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	79fb      	ldrb	r3, [r7, #7]
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d09f      	beq.n	8003ea4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003f64:	2300      	movs	r3, #0
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3740      	adds	r7, #64	; 0x40
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
	...

08003f70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f74:	b0c0      	sub	sp, #256	; 0x100
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	691b      	ldr	r3, [r3, #16]
 8003f84:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f8c:	68d9      	ldr	r1, [r3, #12]
 8003f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	ea40 0301 	orr.w	r3, r0, r1
 8003f98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f9e:	689a      	ldr	r2, [r3, #8]
 8003fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	431a      	orrs	r2, r3
 8003fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	431a      	orrs	r2, r3
 8003fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fb4:	69db      	ldr	r3, [r3, #28]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003fc8:	f021 010c 	bic.w	r1, r1, #12
 8003fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003fd6:	430b      	orrs	r3, r1
 8003fd8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fea:	6999      	ldr	r1, [r3, #24]
 8003fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	ea40 0301 	orr.w	r3, r0, r1
 8003ff6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	4b8f      	ldr	r3, [pc, #572]	; (800423c <UART_SetConfig+0x2cc>)
 8004000:	429a      	cmp	r2, r3
 8004002:	d005      	beq.n	8004010 <UART_SetConfig+0xa0>
 8004004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	4b8d      	ldr	r3, [pc, #564]	; (8004240 <UART_SetConfig+0x2d0>)
 800400c:	429a      	cmp	r2, r3
 800400e:	d104      	bne.n	800401a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004010:	f7ff fbae 	bl	8003770 <HAL_RCC_GetPCLK2Freq>
 8004014:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004018:	e003      	b.n	8004022 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800401a:	f7ff fb95 	bl	8003748 <HAL_RCC_GetPCLK1Freq>
 800401e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004022:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004026:	69db      	ldr	r3, [r3, #28]
 8004028:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800402c:	f040 810c 	bne.w	8004248 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004030:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004034:	2200      	movs	r2, #0
 8004036:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800403a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800403e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004042:	4622      	mov	r2, r4
 8004044:	462b      	mov	r3, r5
 8004046:	1891      	adds	r1, r2, r2
 8004048:	65b9      	str	r1, [r7, #88]	; 0x58
 800404a:	415b      	adcs	r3, r3
 800404c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800404e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004052:	4621      	mov	r1, r4
 8004054:	eb12 0801 	adds.w	r8, r2, r1
 8004058:	4629      	mov	r1, r5
 800405a:	eb43 0901 	adc.w	r9, r3, r1
 800405e:	f04f 0200 	mov.w	r2, #0
 8004062:	f04f 0300 	mov.w	r3, #0
 8004066:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800406a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800406e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004072:	4690      	mov	r8, r2
 8004074:	4699      	mov	r9, r3
 8004076:	4623      	mov	r3, r4
 8004078:	eb18 0303 	adds.w	r3, r8, r3
 800407c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004080:	462b      	mov	r3, r5
 8004082:	eb49 0303 	adc.w	r3, r9, r3
 8004086:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800408a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004096:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800409a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800409e:	460b      	mov	r3, r1
 80040a0:	18db      	adds	r3, r3, r3
 80040a2:	653b      	str	r3, [r7, #80]	; 0x50
 80040a4:	4613      	mov	r3, r2
 80040a6:	eb42 0303 	adc.w	r3, r2, r3
 80040aa:	657b      	str	r3, [r7, #84]	; 0x54
 80040ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80040b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80040b4:	f7fc fdf0 	bl	8000c98 <__aeabi_uldivmod>
 80040b8:	4602      	mov	r2, r0
 80040ba:	460b      	mov	r3, r1
 80040bc:	4b61      	ldr	r3, [pc, #388]	; (8004244 <UART_SetConfig+0x2d4>)
 80040be:	fba3 2302 	umull	r2, r3, r3, r2
 80040c2:	095b      	lsrs	r3, r3, #5
 80040c4:	011c      	lsls	r4, r3, #4
 80040c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040ca:	2200      	movs	r2, #0
 80040cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80040d0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80040d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80040d8:	4642      	mov	r2, r8
 80040da:	464b      	mov	r3, r9
 80040dc:	1891      	adds	r1, r2, r2
 80040de:	64b9      	str	r1, [r7, #72]	; 0x48
 80040e0:	415b      	adcs	r3, r3
 80040e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80040e8:	4641      	mov	r1, r8
 80040ea:	eb12 0a01 	adds.w	sl, r2, r1
 80040ee:	4649      	mov	r1, r9
 80040f0:	eb43 0b01 	adc.w	fp, r3, r1
 80040f4:	f04f 0200 	mov.w	r2, #0
 80040f8:	f04f 0300 	mov.w	r3, #0
 80040fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004100:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004104:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004108:	4692      	mov	sl, r2
 800410a:	469b      	mov	fp, r3
 800410c:	4643      	mov	r3, r8
 800410e:	eb1a 0303 	adds.w	r3, sl, r3
 8004112:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004116:	464b      	mov	r3, r9
 8004118:	eb4b 0303 	adc.w	r3, fp, r3
 800411c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	2200      	movs	r2, #0
 8004128:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800412c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004130:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004134:	460b      	mov	r3, r1
 8004136:	18db      	adds	r3, r3, r3
 8004138:	643b      	str	r3, [r7, #64]	; 0x40
 800413a:	4613      	mov	r3, r2
 800413c:	eb42 0303 	adc.w	r3, r2, r3
 8004140:	647b      	str	r3, [r7, #68]	; 0x44
 8004142:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004146:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800414a:	f7fc fda5 	bl	8000c98 <__aeabi_uldivmod>
 800414e:	4602      	mov	r2, r0
 8004150:	460b      	mov	r3, r1
 8004152:	4611      	mov	r1, r2
 8004154:	4b3b      	ldr	r3, [pc, #236]	; (8004244 <UART_SetConfig+0x2d4>)
 8004156:	fba3 2301 	umull	r2, r3, r3, r1
 800415a:	095b      	lsrs	r3, r3, #5
 800415c:	2264      	movs	r2, #100	; 0x64
 800415e:	fb02 f303 	mul.w	r3, r2, r3
 8004162:	1acb      	subs	r3, r1, r3
 8004164:	00db      	lsls	r3, r3, #3
 8004166:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800416a:	4b36      	ldr	r3, [pc, #216]	; (8004244 <UART_SetConfig+0x2d4>)
 800416c:	fba3 2302 	umull	r2, r3, r3, r2
 8004170:	095b      	lsrs	r3, r3, #5
 8004172:	005b      	lsls	r3, r3, #1
 8004174:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004178:	441c      	add	r4, r3
 800417a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800417e:	2200      	movs	r2, #0
 8004180:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004184:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004188:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800418c:	4642      	mov	r2, r8
 800418e:	464b      	mov	r3, r9
 8004190:	1891      	adds	r1, r2, r2
 8004192:	63b9      	str	r1, [r7, #56]	; 0x38
 8004194:	415b      	adcs	r3, r3
 8004196:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004198:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800419c:	4641      	mov	r1, r8
 800419e:	1851      	adds	r1, r2, r1
 80041a0:	6339      	str	r1, [r7, #48]	; 0x30
 80041a2:	4649      	mov	r1, r9
 80041a4:	414b      	adcs	r3, r1
 80041a6:	637b      	str	r3, [r7, #52]	; 0x34
 80041a8:	f04f 0200 	mov.w	r2, #0
 80041ac:	f04f 0300 	mov.w	r3, #0
 80041b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80041b4:	4659      	mov	r1, fp
 80041b6:	00cb      	lsls	r3, r1, #3
 80041b8:	4651      	mov	r1, sl
 80041ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041be:	4651      	mov	r1, sl
 80041c0:	00ca      	lsls	r2, r1, #3
 80041c2:	4610      	mov	r0, r2
 80041c4:	4619      	mov	r1, r3
 80041c6:	4603      	mov	r3, r0
 80041c8:	4642      	mov	r2, r8
 80041ca:	189b      	adds	r3, r3, r2
 80041cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80041d0:	464b      	mov	r3, r9
 80041d2:	460a      	mov	r2, r1
 80041d4:	eb42 0303 	adc.w	r3, r2, r3
 80041d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80041dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80041e8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80041ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80041f0:	460b      	mov	r3, r1
 80041f2:	18db      	adds	r3, r3, r3
 80041f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80041f6:	4613      	mov	r3, r2
 80041f8:	eb42 0303 	adc.w	r3, r2, r3
 80041fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80041fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004202:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004206:	f7fc fd47 	bl	8000c98 <__aeabi_uldivmod>
 800420a:	4602      	mov	r2, r0
 800420c:	460b      	mov	r3, r1
 800420e:	4b0d      	ldr	r3, [pc, #52]	; (8004244 <UART_SetConfig+0x2d4>)
 8004210:	fba3 1302 	umull	r1, r3, r3, r2
 8004214:	095b      	lsrs	r3, r3, #5
 8004216:	2164      	movs	r1, #100	; 0x64
 8004218:	fb01 f303 	mul.w	r3, r1, r3
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	00db      	lsls	r3, r3, #3
 8004220:	3332      	adds	r3, #50	; 0x32
 8004222:	4a08      	ldr	r2, [pc, #32]	; (8004244 <UART_SetConfig+0x2d4>)
 8004224:	fba2 2303 	umull	r2, r3, r2, r3
 8004228:	095b      	lsrs	r3, r3, #5
 800422a:	f003 0207 	and.w	r2, r3, #7
 800422e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4422      	add	r2, r4
 8004236:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004238:	e106      	b.n	8004448 <UART_SetConfig+0x4d8>
 800423a:	bf00      	nop
 800423c:	40011000 	.word	0x40011000
 8004240:	40011400 	.word	0x40011400
 8004244:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004248:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800424c:	2200      	movs	r2, #0
 800424e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004252:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004256:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800425a:	4642      	mov	r2, r8
 800425c:	464b      	mov	r3, r9
 800425e:	1891      	adds	r1, r2, r2
 8004260:	6239      	str	r1, [r7, #32]
 8004262:	415b      	adcs	r3, r3
 8004264:	627b      	str	r3, [r7, #36]	; 0x24
 8004266:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800426a:	4641      	mov	r1, r8
 800426c:	1854      	adds	r4, r2, r1
 800426e:	4649      	mov	r1, r9
 8004270:	eb43 0501 	adc.w	r5, r3, r1
 8004274:	f04f 0200 	mov.w	r2, #0
 8004278:	f04f 0300 	mov.w	r3, #0
 800427c:	00eb      	lsls	r3, r5, #3
 800427e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004282:	00e2      	lsls	r2, r4, #3
 8004284:	4614      	mov	r4, r2
 8004286:	461d      	mov	r5, r3
 8004288:	4643      	mov	r3, r8
 800428a:	18e3      	adds	r3, r4, r3
 800428c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004290:	464b      	mov	r3, r9
 8004292:	eb45 0303 	adc.w	r3, r5, r3
 8004296:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800429a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80042a6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80042aa:	f04f 0200 	mov.w	r2, #0
 80042ae:	f04f 0300 	mov.w	r3, #0
 80042b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80042b6:	4629      	mov	r1, r5
 80042b8:	008b      	lsls	r3, r1, #2
 80042ba:	4621      	mov	r1, r4
 80042bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042c0:	4621      	mov	r1, r4
 80042c2:	008a      	lsls	r2, r1, #2
 80042c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80042c8:	f7fc fce6 	bl	8000c98 <__aeabi_uldivmod>
 80042cc:	4602      	mov	r2, r0
 80042ce:	460b      	mov	r3, r1
 80042d0:	4b60      	ldr	r3, [pc, #384]	; (8004454 <UART_SetConfig+0x4e4>)
 80042d2:	fba3 2302 	umull	r2, r3, r3, r2
 80042d6:	095b      	lsrs	r3, r3, #5
 80042d8:	011c      	lsls	r4, r3, #4
 80042da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80042de:	2200      	movs	r2, #0
 80042e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80042e4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80042e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80042ec:	4642      	mov	r2, r8
 80042ee:	464b      	mov	r3, r9
 80042f0:	1891      	adds	r1, r2, r2
 80042f2:	61b9      	str	r1, [r7, #24]
 80042f4:	415b      	adcs	r3, r3
 80042f6:	61fb      	str	r3, [r7, #28]
 80042f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80042fc:	4641      	mov	r1, r8
 80042fe:	1851      	adds	r1, r2, r1
 8004300:	6139      	str	r1, [r7, #16]
 8004302:	4649      	mov	r1, r9
 8004304:	414b      	adcs	r3, r1
 8004306:	617b      	str	r3, [r7, #20]
 8004308:	f04f 0200 	mov.w	r2, #0
 800430c:	f04f 0300 	mov.w	r3, #0
 8004310:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004314:	4659      	mov	r1, fp
 8004316:	00cb      	lsls	r3, r1, #3
 8004318:	4651      	mov	r1, sl
 800431a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800431e:	4651      	mov	r1, sl
 8004320:	00ca      	lsls	r2, r1, #3
 8004322:	4610      	mov	r0, r2
 8004324:	4619      	mov	r1, r3
 8004326:	4603      	mov	r3, r0
 8004328:	4642      	mov	r2, r8
 800432a:	189b      	adds	r3, r3, r2
 800432c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004330:	464b      	mov	r3, r9
 8004332:	460a      	mov	r2, r1
 8004334:	eb42 0303 	adc.w	r3, r2, r3
 8004338:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800433c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	67bb      	str	r3, [r7, #120]	; 0x78
 8004346:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004348:	f04f 0200 	mov.w	r2, #0
 800434c:	f04f 0300 	mov.w	r3, #0
 8004350:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004354:	4649      	mov	r1, r9
 8004356:	008b      	lsls	r3, r1, #2
 8004358:	4641      	mov	r1, r8
 800435a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800435e:	4641      	mov	r1, r8
 8004360:	008a      	lsls	r2, r1, #2
 8004362:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004366:	f7fc fc97 	bl	8000c98 <__aeabi_uldivmod>
 800436a:	4602      	mov	r2, r0
 800436c:	460b      	mov	r3, r1
 800436e:	4611      	mov	r1, r2
 8004370:	4b38      	ldr	r3, [pc, #224]	; (8004454 <UART_SetConfig+0x4e4>)
 8004372:	fba3 2301 	umull	r2, r3, r3, r1
 8004376:	095b      	lsrs	r3, r3, #5
 8004378:	2264      	movs	r2, #100	; 0x64
 800437a:	fb02 f303 	mul.w	r3, r2, r3
 800437e:	1acb      	subs	r3, r1, r3
 8004380:	011b      	lsls	r3, r3, #4
 8004382:	3332      	adds	r3, #50	; 0x32
 8004384:	4a33      	ldr	r2, [pc, #204]	; (8004454 <UART_SetConfig+0x4e4>)
 8004386:	fba2 2303 	umull	r2, r3, r2, r3
 800438a:	095b      	lsrs	r3, r3, #5
 800438c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004390:	441c      	add	r4, r3
 8004392:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004396:	2200      	movs	r2, #0
 8004398:	673b      	str	r3, [r7, #112]	; 0x70
 800439a:	677a      	str	r2, [r7, #116]	; 0x74
 800439c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80043a0:	4642      	mov	r2, r8
 80043a2:	464b      	mov	r3, r9
 80043a4:	1891      	adds	r1, r2, r2
 80043a6:	60b9      	str	r1, [r7, #8]
 80043a8:	415b      	adcs	r3, r3
 80043aa:	60fb      	str	r3, [r7, #12]
 80043ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80043b0:	4641      	mov	r1, r8
 80043b2:	1851      	adds	r1, r2, r1
 80043b4:	6039      	str	r1, [r7, #0]
 80043b6:	4649      	mov	r1, r9
 80043b8:	414b      	adcs	r3, r1
 80043ba:	607b      	str	r3, [r7, #4]
 80043bc:	f04f 0200 	mov.w	r2, #0
 80043c0:	f04f 0300 	mov.w	r3, #0
 80043c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80043c8:	4659      	mov	r1, fp
 80043ca:	00cb      	lsls	r3, r1, #3
 80043cc:	4651      	mov	r1, sl
 80043ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043d2:	4651      	mov	r1, sl
 80043d4:	00ca      	lsls	r2, r1, #3
 80043d6:	4610      	mov	r0, r2
 80043d8:	4619      	mov	r1, r3
 80043da:	4603      	mov	r3, r0
 80043dc:	4642      	mov	r2, r8
 80043de:	189b      	adds	r3, r3, r2
 80043e0:	66bb      	str	r3, [r7, #104]	; 0x68
 80043e2:	464b      	mov	r3, r9
 80043e4:	460a      	mov	r2, r1
 80043e6:	eb42 0303 	adc.w	r3, r2, r3
 80043ea:	66fb      	str	r3, [r7, #108]	; 0x6c
 80043ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	2200      	movs	r2, #0
 80043f4:	663b      	str	r3, [r7, #96]	; 0x60
 80043f6:	667a      	str	r2, [r7, #100]	; 0x64
 80043f8:	f04f 0200 	mov.w	r2, #0
 80043fc:	f04f 0300 	mov.w	r3, #0
 8004400:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004404:	4649      	mov	r1, r9
 8004406:	008b      	lsls	r3, r1, #2
 8004408:	4641      	mov	r1, r8
 800440a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800440e:	4641      	mov	r1, r8
 8004410:	008a      	lsls	r2, r1, #2
 8004412:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004416:	f7fc fc3f 	bl	8000c98 <__aeabi_uldivmod>
 800441a:	4602      	mov	r2, r0
 800441c:	460b      	mov	r3, r1
 800441e:	4b0d      	ldr	r3, [pc, #52]	; (8004454 <UART_SetConfig+0x4e4>)
 8004420:	fba3 1302 	umull	r1, r3, r3, r2
 8004424:	095b      	lsrs	r3, r3, #5
 8004426:	2164      	movs	r1, #100	; 0x64
 8004428:	fb01 f303 	mul.w	r3, r1, r3
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	011b      	lsls	r3, r3, #4
 8004430:	3332      	adds	r3, #50	; 0x32
 8004432:	4a08      	ldr	r2, [pc, #32]	; (8004454 <UART_SetConfig+0x4e4>)
 8004434:	fba2 2303 	umull	r2, r3, r2, r3
 8004438:	095b      	lsrs	r3, r3, #5
 800443a:	f003 020f 	and.w	r2, r3, #15
 800443e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4422      	add	r2, r4
 8004446:	609a      	str	r2, [r3, #8]
}
 8004448:	bf00      	nop
 800444a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800444e:	46bd      	mov	sp, r7
 8004450:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004454:	51eb851f 	.word	0x51eb851f

08004458 <__cvt>:
 8004458:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800445c:	ec55 4b10 	vmov	r4, r5, d0
 8004460:	2d00      	cmp	r5, #0
 8004462:	460e      	mov	r6, r1
 8004464:	4619      	mov	r1, r3
 8004466:	462b      	mov	r3, r5
 8004468:	bfbb      	ittet	lt
 800446a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800446e:	461d      	movlt	r5, r3
 8004470:	2300      	movge	r3, #0
 8004472:	232d      	movlt	r3, #45	; 0x2d
 8004474:	700b      	strb	r3, [r1, #0]
 8004476:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004478:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800447c:	4691      	mov	r9, r2
 800447e:	f023 0820 	bic.w	r8, r3, #32
 8004482:	bfbc      	itt	lt
 8004484:	4622      	movlt	r2, r4
 8004486:	4614      	movlt	r4, r2
 8004488:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800448c:	d005      	beq.n	800449a <__cvt+0x42>
 800448e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004492:	d100      	bne.n	8004496 <__cvt+0x3e>
 8004494:	3601      	adds	r6, #1
 8004496:	2102      	movs	r1, #2
 8004498:	e000      	b.n	800449c <__cvt+0x44>
 800449a:	2103      	movs	r1, #3
 800449c:	ab03      	add	r3, sp, #12
 800449e:	9301      	str	r3, [sp, #4]
 80044a0:	ab02      	add	r3, sp, #8
 80044a2:	9300      	str	r3, [sp, #0]
 80044a4:	ec45 4b10 	vmov	d0, r4, r5
 80044a8:	4653      	mov	r3, sl
 80044aa:	4632      	mov	r2, r6
 80044ac:	f001 f86c 	bl	8005588 <_dtoa_r>
 80044b0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80044b4:	4607      	mov	r7, r0
 80044b6:	d102      	bne.n	80044be <__cvt+0x66>
 80044b8:	f019 0f01 	tst.w	r9, #1
 80044bc:	d022      	beq.n	8004504 <__cvt+0xac>
 80044be:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80044c2:	eb07 0906 	add.w	r9, r7, r6
 80044c6:	d110      	bne.n	80044ea <__cvt+0x92>
 80044c8:	783b      	ldrb	r3, [r7, #0]
 80044ca:	2b30      	cmp	r3, #48	; 0x30
 80044cc:	d10a      	bne.n	80044e4 <__cvt+0x8c>
 80044ce:	2200      	movs	r2, #0
 80044d0:	2300      	movs	r3, #0
 80044d2:	4620      	mov	r0, r4
 80044d4:	4629      	mov	r1, r5
 80044d6:	f7fc faff 	bl	8000ad8 <__aeabi_dcmpeq>
 80044da:	b918      	cbnz	r0, 80044e4 <__cvt+0x8c>
 80044dc:	f1c6 0601 	rsb	r6, r6, #1
 80044e0:	f8ca 6000 	str.w	r6, [sl]
 80044e4:	f8da 3000 	ldr.w	r3, [sl]
 80044e8:	4499      	add	r9, r3
 80044ea:	2200      	movs	r2, #0
 80044ec:	2300      	movs	r3, #0
 80044ee:	4620      	mov	r0, r4
 80044f0:	4629      	mov	r1, r5
 80044f2:	f7fc faf1 	bl	8000ad8 <__aeabi_dcmpeq>
 80044f6:	b108      	cbz	r0, 80044fc <__cvt+0xa4>
 80044f8:	f8cd 900c 	str.w	r9, [sp, #12]
 80044fc:	2230      	movs	r2, #48	; 0x30
 80044fe:	9b03      	ldr	r3, [sp, #12]
 8004500:	454b      	cmp	r3, r9
 8004502:	d307      	bcc.n	8004514 <__cvt+0xbc>
 8004504:	9b03      	ldr	r3, [sp, #12]
 8004506:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004508:	1bdb      	subs	r3, r3, r7
 800450a:	4638      	mov	r0, r7
 800450c:	6013      	str	r3, [r2, #0]
 800450e:	b004      	add	sp, #16
 8004510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004514:	1c59      	adds	r1, r3, #1
 8004516:	9103      	str	r1, [sp, #12]
 8004518:	701a      	strb	r2, [r3, #0]
 800451a:	e7f0      	b.n	80044fe <__cvt+0xa6>

0800451c <__exponent>:
 800451c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800451e:	4603      	mov	r3, r0
 8004520:	2900      	cmp	r1, #0
 8004522:	bfb8      	it	lt
 8004524:	4249      	neglt	r1, r1
 8004526:	f803 2b02 	strb.w	r2, [r3], #2
 800452a:	bfb4      	ite	lt
 800452c:	222d      	movlt	r2, #45	; 0x2d
 800452e:	222b      	movge	r2, #43	; 0x2b
 8004530:	2909      	cmp	r1, #9
 8004532:	7042      	strb	r2, [r0, #1]
 8004534:	dd2a      	ble.n	800458c <__exponent+0x70>
 8004536:	f10d 0207 	add.w	r2, sp, #7
 800453a:	4617      	mov	r7, r2
 800453c:	260a      	movs	r6, #10
 800453e:	4694      	mov	ip, r2
 8004540:	fb91 f5f6 	sdiv	r5, r1, r6
 8004544:	fb06 1415 	mls	r4, r6, r5, r1
 8004548:	3430      	adds	r4, #48	; 0x30
 800454a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800454e:	460c      	mov	r4, r1
 8004550:	2c63      	cmp	r4, #99	; 0x63
 8004552:	f102 32ff 	add.w	r2, r2, #4294967295
 8004556:	4629      	mov	r1, r5
 8004558:	dcf1      	bgt.n	800453e <__exponent+0x22>
 800455a:	3130      	adds	r1, #48	; 0x30
 800455c:	f1ac 0402 	sub.w	r4, ip, #2
 8004560:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004564:	1c41      	adds	r1, r0, #1
 8004566:	4622      	mov	r2, r4
 8004568:	42ba      	cmp	r2, r7
 800456a:	d30a      	bcc.n	8004582 <__exponent+0x66>
 800456c:	f10d 0209 	add.w	r2, sp, #9
 8004570:	eba2 020c 	sub.w	r2, r2, ip
 8004574:	42bc      	cmp	r4, r7
 8004576:	bf88      	it	hi
 8004578:	2200      	movhi	r2, #0
 800457a:	4413      	add	r3, r2
 800457c:	1a18      	subs	r0, r3, r0
 800457e:	b003      	add	sp, #12
 8004580:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004582:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004586:	f801 5f01 	strb.w	r5, [r1, #1]!
 800458a:	e7ed      	b.n	8004568 <__exponent+0x4c>
 800458c:	2330      	movs	r3, #48	; 0x30
 800458e:	3130      	adds	r1, #48	; 0x30
 8004590:	7083      	strb	r3, [r0, #2]
 8004592:	70c1      	strb	r1, [r0, #3]
 8004594:	1d03      	adds	r3, r0, #4
 8004596:	e7f1      	b.n	800457c <__exponent+0x60>

08004598 <_printf_float>:
 8004598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800459c:	ed2d 8b02 	vpush	{d8}
 80045a0:	b08d      	sub	sp, #52	; 0x34
 80045a2:	460c      	mov	r4, r1
 80045a4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80045a8:	4616      	mov	r6, r2
 80045aa:	461f      	mov	r7, r3
 80045ac:	4605      	mov	r5, r0
 80045ae:	f000 fee5 	bl	800537c <_localeconv_r>
 80045b2:	f8d0 a000 	ldr.w	sl, [r0]
 80045b6:	4650      	mov	r0, sl
 80045b8:	f7fb fe62 	bl	8000280 <strlen>
 80045bc:	2300      	movs	r3, #0
 80045be:	930a      	str	r3, [sp, #40]	; 0x28
 80045c0:	6823      	ldr	r3, [r4, #0]
 80045c2:	9305      	str	r3, [sp, #20]
 80045c4:	f8d8 3000 	ldr.w	r3, [r8]
 80045c8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80045cc:	3307      	adds	r3, #7
 80045ce:	f023 0307 	bic.w	r3, r3, #7
 80045d2:	f103 0208 	add.w	r2, r3, #8
 80045d6:	f8c8 2000 	str.w	r2, [r8]
 80045da:	e9d3 8900 	ldrd	r8, r9, [r3]
 80045de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80045e2:	9307      	str	r3, [sp, #28]
 80045e4:	f8cd 8018 	str.w	r8, [sp, #24]
 80045e8:	ee08 0a10 	vmov	s16, r0
 80045ec:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80045f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80045f4:	4b9e      	ldr	r3, [pc, #632]	; (8004870 <_printf_float+0x2d8>)
 80045f6:	f04f 32ff 	mov.w	r2, #4294967295
 80045fa:	f7fc fa9f 	bl	8000b3c <__aeabi_dcmpun>
 80045fe:	bb88      	cbnz	r0, 8004664 <_printf_float+0xcc>
 8004600:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004604:	4b9a      	ldr	r3, [pc, #616]	; (8004870 <_printf_float+0x2d8>)
 8004606:	f04f 32ff 	mov.w	r2, #4294967295
 800460a:	f7fc fa79 	bl	8000b00 <__aeabi_dcmple>
 800460e:	bb48      	cbnz	r0, 8004664 <_printf_float+0xcc>
 8004610:	2200      	movs	r2, #0
 8004612:	2300      	movs	r3, #0
 8004614:	4640      	mov	r0, r8
 8004616:	4649      	mov	r1, r9
 8004618:	f7fc fa68 	bl	8000aec <__aeabi_dcmplt>
 800461c:	b110      	cbz	r0, 8004624 <_printf_float+0x8c>
 800461e:	232d      	movs	r3, #45	; 0x2d
 8004620:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004624:	4a93      	ldr	r2, [pc, #588]	; (8004874 <_printf_float+0x2dc>)
 8004626:	4b94      	ldr	r3, [pc, #592]	; (8004878 <_printf_float+0x2e0>)
 8004628:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800462c:	bf94      	ite	ls
 800462e:	4690      	movls	r8, r2
 8004630:	4698      	movhi	r8, r3
 8004632:	2303      	movs	r3, #3
 8004634:	6123      	str	r3, [r4, #16]
 8004636:	9b05      	ldr	r3, [sp, #20]
 8004638:	f023 0304 	bic.w	r3, r3, #4
 800463c:	6023      	str	r3, [r4, #0]
 800463e:	f04f 0900 	mov.w	r9, #0
 8004642:	9700      	str	r7, [sp, #0]
 8004644:	4633      	mov	r3, r6
 8004646:	aa0b      	add	r2, sp, #44	; 0x2c
 8004648:	4621      	mov	r1, r4
 800464a:	4628      	mov	r0, r5
 800464c:	f000 f9da 	bl	8004a04 <_printf_common>
 8004650:	3001      	adds	r0, #1
 8004652:	f040 8090 	bne.w	8004776 <_printf_float+0x1de>
 8004656:	f04f 30ff 	mov.w	r0, #4294967295
 800465a:	b00d      	add	sp, #52	; 0x34
 800465c:	ecbd 8b02 	vpop	{d8}
 8004660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004664:	4642      	mov	r2, r8
 8004666:	464b      	mov	r3, r9
 8004668:	4640      	mov	r0, r8
 800466a:	4649      	mov	r1, r9
 800466c:	f7fc fa66 	bl	8000b3c <__aeabi_dcmpun>
 8004670:	b140      	cbz	r0, 8004684 <_printf_float+0xec>
 8004672:	464b      	mov	r3, r9
 8004674:	2b00      	cmp	r3, #0
 8004676:	bfbc      	itt	lt
 8004678:	232d      	movlt	r3, #45	; 0x2d
 800467a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800467e:	4a7f      	ldr	r2, [pc, #508]	; (800487c <_printf_float+0x2e4>)
 8004680:	4b7f      	ldr	r3, [pc, #508]	; (8004880 <_printf_float+0x2e8>)
 8004682:	e7d1      	b.n	8004628 <_printf_float+0x90>
 8004684:	6863      	ldr	r3, [r4, #4]
 8004686:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800468a:	9206      	str	r2, [sp, #24]
 800468c:	1c5a      	adds	r2, r3, #1
 800468e:	d13f      	bne.n	8004710 <_printf_float+0x178>
 8004690:	2306      	movs	r3, #6
 8004692:	6063      	str	r3, [r4, #4]
 8004694:	9b05      	ldr	r3, [sp, #20]
 8004696:	6861      	ldr	r1, [r4, #4]
 8004698:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800469c:	2300      	movs	r3, #0
 800469e:	9303      	str	r3, [sp, #12]
 80046a0:	ab0a      	add	r3, sp, #40	; 0x28
 80046a2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80046a6:	ab09      	add	r3, sp, #36	; 0x24
 80046a8:	ec49 8b10 	vmov	d0, r8, r9
 80046ac:	9300      	str	r3, [sp, #0]
 80046ae:	6022      	str	r2, [r4, #0]
 80046b0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80046b4:	4628      	mov	r0, r5
 80046b6:	f7ff fecf 	bl	8004458 <__cvt>
 80046ba:	9b06      	ldr	r3, [sp, #24]
 80046bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80046be:	2b47      	cmp	r3, #71	; 0x47
 80046c0:	4680      	mov	r8, r0
 80046c2:	d108      	bne.n	80046d6 <_printf_float+0x13e>
 80046c4:	1cc8      	adds	r0, r1, #3
 80046c6:	db02      	blt.n	80046ce <_printf_float+0x136>
 80046c8:	6863      	ldr	r3, [r4, #4]
 80046ca:	4299      	cmp	r1, r3
 80046cc:	dd41      	ble.n	8004752 <_printf_float+0x1ba>
 80046ce:	f1ab 0302 	sub.w	r3, fp, #2
 80046d2:	fa5f fb83 	uxtb.w	fp, r3
 80046d6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80046da:	d820      	bhi.n	800471e <_printf_float+0x186>
 80046dc:	3901      	subs	r1, #1
 80046de:	465a      	mov	r2, fp
 80046e0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80046e4:	9109      	str	r1, [sp, #36]	; 0x24
 80046e6:	f7ff ff19 	bl	800451c <__exponent>
 80046ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80046ec:	1813      	adds	r3, r2, r0
 80046ee:	2a01      	cmp	r2, #1
 80046f0:	4681      	mov	r9, r0
 80046f2:	6123      	str	r3, [r4, #16]
 80046f4:	dc02      	bgt.n	80046fc <_printf_float+0x164>
 80046f6:	6822      	ldr	r2, [r4, #0]
 80046f8:	07d2      	lsls	r2, r2, #31
 80046fa:	d501      	bpl.n	8004700 <_printf_float+0x168>
 80046fc:	3301      	adds	r3, #1
 80046fe:	6123      	str	r3, [r4, #16]
 8004700:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004704:	2b00      	cmp	r3, #0
 8004706:	d09c      	beq.n	8004642 <_printf_float+0xaa>
 8004708:	232d      	movs	r3, #45	; 0x2d
 800470a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800470e:	e798      	b.n	8004642 <_printf_float+0xaa>
 8004710:	9a06      	ldr	r2, [sp, #24]
 8004712:	2a47      	cmp	r2, #71	; 0x47
 8004714:	d1be      	bne.n	8004694 <_printf_float+0xfc>
 8004716:	2b00      	cmp	r3, #0
 8004718:	d1bc      	bne.n	8004694 <_printf_float+0xfc>
 800471a:	2301      	movs	r3, #1
 800471c:	e7b9      	b.n	8004692 <_printf_float+0xfa>
 800471e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004722:	d118      	bne.n	8004756 <_printf_float+0x1be>
 8004724:	2900      	cmp	r1, #0
 8004726:	6863      	ldr	r3, [r4, #4]
 8004728:	dd0b      	ble.n	8004742 <_printf_float+0x1aa>
 800472a:	6121      	str	r1, [r4, #16]
 800472c:	b913      	cbnz	r3, 8004734 <_printf_float+0x19c>
 800472e:	6822      	ldr	r2, [r4, #0]
 8004730:	07d0      	lsls	r0, r2, #31
 8004732:	d502      	bpl.n	800473a <_printf_float+0x1a2>
 8004734:	3301      	adds	r3, #1
 8004736:	440b      	add	r3, r1
 8004738:	6123      	str	r3, [r4, #16]
 800473a:	65a1      	str	r1, [r4, #88]	; 0x58
 800473c:	f04f 0900 	mov.w	r9, #0
 8004740:	e7de      	b.n	8004700 <_printf_float+0x168>
 8004742:	b913      	cbnz	r3, 800474a <_printf_float+0x1b2>
 8004744:	6822      	ldr	r2, [r4, #0]
 8004746:	07d2      	lsls	r2, r2, #31
 8004748:	d501      	bpl.n	800474e <_printf_float+0x1b6>
 800474a:	3302      	adds	r3, #2
 800474c:	e7f4      	b.n	8004738 <_printf_float+0x1a0>
 800474e:	2301      	movs	r3, #1
 8004750:	e7f2      	b.n	8004738 <_printf_float+0x1a0>
 8004752:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004756:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004758:	4299      	cmp	r1, r3
 800475a:	db05      	blt.n	8004768 <_printf_float+0x1d0>
 800475c:	6823      	ldr	r3, [r4, #0]
 800475e:	6121      	str	r1, [r4, #16]
 8004760:	07d8      	lsls	r0, r3, #31
 8004762:	d5ea      	bpl.n	800473a <_printf_float+0x1a2>
 8004764:	1c4b      	adds	r3, r1, #1
 8004766:	e7e7      	b.n	8004738 <_printf_float+0x1a0>
 8004768:	2900      	cmp	r1, #0
 800476a:	bfd4      	ite	le
 800476c:	f1c1 0202 	rsble	r2, r1, #2
 8004770:	2201      	movgt	r2, #1
 8004772:	4413      	add	r3, r2
 8004774:	e7e0      	b.n	8004738 <_printf_float+0x1a0>
 8004776:	6823      	ldr	r3, [r4, #0]
 8004778:	055a      	lsls	r2, r3, #21
 800477a:	d407      	bmi.n	800478c <_printf_float+0x1f4>
 800477c:	6923      	ldr	r3, [r4, #16]
 800477e:	4642      	mov	r2, r8
 8004780:	4631      	mov	r1, r6
 8004782:	4628      	mov	r0, r5
 8004784:	47b8      	blx	r7
 8004786:	3001      	adds	r0, #1
 8004788:	d12c      	bne.n	80047e4 <_printf_float+0x24c>
 800478a:	e764      	b.n	8004656 <_printf_float+0xbe>
 800478c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004790:	f240 80e0 	bls.w	8004954 <_printf_float+0x3bc>
 8004794:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004798:	2200      	movs	r2, #0
 800479a:	2300      	movs	r3, #0
 800479c:	f7fc f99c 	bl	8000ad8 <__aeabi_dcmpeq>
 80047a0:	2800      	cmp	r0, #0
 80047a2:	d034      	beq.n	800480e <_printf_float+0x276>
 80047a4:	4a37      	ldr	r2, [pc, #220]	; (8004884 <_printf_float+0x2ec>)
 80047a6:	2301      	movs	r3, #1
 80047a8:	4631      	mov	r1, r6
 80047aa:	4628      	mov	r0, r5
 80047ac:	47b8      	blx	r7
 80047ae:	3001      	adds	r0, #1
 80047b0:	f43f af51 	beq.w	8004656 <_printf_float+0xbe>
 80047b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80047b8:	429a      	cmp	r2, r3
 80047ba:	db02      	blt.n	80047c2 <_printf_float+0x22a>
 80047bc:	6823      	ldr	r3, [r4, #0]
 80047be:	07d8      	lsls	r0, r3, #31
 80047c0:	d510      	bpl.n	80047e4 <_printf_float+0x24c>
 80047c2:	ee18 3a10 	vmov	r3, s16
 80047c6:	4652      	mov	r2, sl
 80047c8:	4631      	mov	r1, r6
 80047ca:	4628      	mov	r0, r5
 80047cc:	47b8      	blx	r7
 80047ce:	3001      	adds	r0, #1
 80047d0:	f43f af41 	beq.w	8004656 <_printf_float+0xbe>
 80047d4:	f04f 0800 	mov.w	r8, #0
 80047d8:	f104 091a 	add.w	r9, r4, #26
 80047dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047de:	3b01      	subs	r3, #1
 80047e0:	4543      	cmp	r3, r8
 80047e2:	dc09      	bgt.n	80047f8 <_printf_float+0x260>
 80047e4:	6823      	ldr	r3, [r4, #0]
 80047e6:	079b      	lsls	r3, r3, #30
 80047e8:	f100 8107 	bmi.w	80049fa <_printf_float+0x462>
 80047ec:	68e0      	ldr	r0, [r4, #12]
 80047ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80047f0:	4298      	cmp	r0, r3
 80047f2:	bfb8      	it	lt
 80047f4:	4618      	movlt	r0, r3
 80047f6:	e730      	b.n	800465a <_printf_float+0xc2>
 80047f8:	2301      	movs	r3, #1
 80047fa:	464a      	mov	r2, r9
 80047fc:	4631      	mov	r1, r6
 80047fe:	4628      	mov	r0, r5
 8004800:	47b8      	blx	r7
 8004802:	3001      	adds	r0, #1
 8004804:	f43f af27 	beq.w	8004656 <_printf_float+0xbe>
 8004808:	f108 0801 	add.w	r8, r8, #1
 800480c:	e7e6      	b.n	80047dc <_printf_float+0x244>
 800480e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004810:	2b00      	cmp	r3, #0
 8004812:	dc39      	bgt.n	8004888 <_printf_float+0x2f0>
 8004814:	4a1b      	ldr	r2, [pc, #108]	; (8004884 <_printf_float+0x2ec>)
 8004816:	2301      	movs	r3, #1
 8004818:	4631      	mov	r1, r6
 800481a:	4628      	mov	r0, r5
 800481c:	47b8      	blx	r7
 800481e:	3001      	adds	r0, #1
 8004820:	f43f af19 	beq.w	8004656 <_printf_float+0xbe>
 8004824:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004828:	4313      	orrs	r3, r2
 800482a:	d102      	bne.n	8004832 <_printf_float+0x29a>
 800482c:	6823      	ldr	r3, [r4, #0]
 800482e:	07d9      	lsls	r1, r3, #31
 8004830:	d5d8      	bpl.n	80047e4 <_printf_float+0x24c>
 8004832:	ee18 3a10 	vmov	r3, s16
 8004836:	4652      	mov	r2, sl
 8004838:	4631      	mov	r1, r6
 800483a:	4628      	mov	r0, r5
 800483c:	47b8      	blx	r7
 800483e:	3001      	adds	r0, #1
 8004840:	f43f af09 	beq.w	8004656 <_printf_float+0xbe>
 8004844:	f04f 0900 	mov.w	r9, #0
 8004848:	f104 0a1a 	add.w	sl, r4, #26
 800484c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800484e:	425b      	negs	r3, r3
 8004850:	454b      	cmp	r3, r9
 8004852:	dc01      	bgt.n	8004858 <_printf_float+0x2c0>
 8004854:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004856:	e792      	b.n	800477e <_printf_float+0x1e6>
 8004858:	2301      	movs	r3, #1
 800485a:	4652      	mov	r2, sl
 800485c:	4631      	mov	r1, r6
 800485e:	4628      	mov	r0, r5
 8004860:	47b8      	blx	r7
 8004862:	3001      	adds	r0, #1
 8004864:	f43f aef7 	beq.w	8004656 <_printf_float+0xbe>
 8004868:	f109 0901 	add.w	r9, r9, #1
 800486c:	e7ee      	b.n	800484c <_printf_float+0x2b4>
 800486e:	bf00      	nop
 8004870:	7fefffff 	.word	0x7fefffff
 8004874:	08008cd4 	.word	0x08008cd4
 8004878:	08008cd8 	.word	0x08008cd8
 800487c:	08008cdc 	.word	0x08008cdc
 8004880:	08008ce0 	.word	0x08008ce0
 8004884:	08008ce4 	.word	0x08008ce4
 8004888:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800488a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800488c:	429a      	cmp	r2, r3
 800488e:	bfa8      	it	ge
 8004890:	461a      	movge	r2, r3
 8004892:	2a00      	cmp	r2, #0
 8004894:	4691      	mov	r9, r2
 8004896:	dc37      	bgt.n	8004908 <_printf_float+0x370>
 8004898:	f04f 0b00 	mov.w	fp, #0
 800489c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80048a0:	f104 021a 	add.w	r2, r4, #26
 80048a4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80048a6:	9305      	str	r3, [sp, #20]
 80048a8:	eba3 0309 	sub.w	r3, r3, r9
 80048ac:	455b      	cmp	r3, fp
 80048ae:	dc33      	bgt.n	8004918 <_printf_float+0x380>
 80048b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80048b4:	429a      	cmp	r2, r3
 80048b6:	db3b      	blt.n	8004930 <_printf_float+0x398>
 80048b8:	6823      	ldr	r3, [r4, #0]
 80048ba:	07da      	lsls	r2, r3, #31
 80048bc:	d438      	bmi.n	8004930 <_printf_float+0x398>
 80048be:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80048c2:	eba2 0903 	sub.w	r9, r2, r3
 80048c6:	9b05      	ldr	r3, [sp, #20]
 80048c8:	1ad2      	subs	r2, r2, r3
 80048ca:	4591      	cmp	r9, r2
 80048cc:	bfa8      	it	ge
 80048ce:	4691      	movge	r9, r2
 80048d0:	f1b9 0f00 	cmp.w	r9, #0
 80048d4:	dc35      	bgt.n	8004942 <_printf_float+0x3aa>
 80048d6:	f04f 0800 	mov.w	r8, #0
 80048da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80048de:	f104 0a1a 	add.w	sl, r4, #26
 80048e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80048e6:	1a9b      	subs	r3, r3, r2
 80048e8:	eba3 0309 	sub.w	r3, r3, r9
 80048ec:	4543      	cmp	r3, r8
 80048ee:	f77f af79 	ble.w	80047e4 <_printf_float+0x24c>
 80048f2:	2301      	movs	r3, #1
 80048f4:	4652      	mov	r2, sl
 80048f6:	4631      	mov	r1, r6
 80048f8:	4628      	mov	r0, r5
 80048fa:	47b8      	blx	r7
 80048fc:	3001      	adds	r0, #1
 80048fe:	f43f aeaa 	beq.w	8004656 <_printf_float+0xbe>
 8004902:	f108 0801 	add.w	r8, r8, #1
 8004906:	e7ec      	b.n	80048e2 <_printf_float+0x34a>
 8004908:	4613      	mov	r3, r2
 800490a:	4631      	mov	r1, r6
 800490c:	4642      	mov	r2, r8
 800490e:	4628      	mov	r0, r5
 8004910:	47b8      	blx	r7
 8004912:	3001      	adds	r0, #1
 8004914:	d1c0      	bne.n	8004898 <_printf_float+0x300>
 8004916:	e69e      	b.n	8004656 <_printf_float+0xbe>
 8004918:	2301      	movs	r3, #1
 800491a:	4631      	mov	r1, r6
 800491c:	4628      	mov	r0, r5
 800491e:	9205      	str	r2, [sp, #20]
 8004920:	47b8      	blx	r7
 8004922:	3001      	adds	r0, #1
 8004924:	f43f ae97 	beq.w	8004656 <_printf_float+0xbe>
 8004928:	9a05      	ldr	r2, [sp, #20]
 800492a:	f10b 0b01 	add.w	fp, fp, #1
 800492e:	e7b9      	b.n	80048a4 <_printf_float+0x30c>
 8004930:	ee18 3a10 	vmov	r3, s16
 8004934:	4652      	mov	r2, sl
 8004936:	4631      	mov	r1, r6
 8004938:	4628      	mov	r0, r5
 800493a:	47b8      	blx	r7
 800493c:	3001      	adds	r0, #1
 800493e:	d1be      	bne.n	80048be <_printf_float+0x326>
 8004940:	e689      	b.n	8004656 <_printf_float+0xbe>
 8004942:	9a05      	ldr	r2, [sp, #20]
 8004944:	464b      	mov	r3, r9
 8004946:	4442      	add	r2, r8
 8004948:	4631      	mov	r1, r6
 800494a:	4628      	mov	r0, r5
 800494c:	47b8      	blx	r7
 800494e:	3001      	adds	r0, #1
 8004950:	d1c1      	bne.n	80048d6 <_printf_float+0x33e>
 8004952:	e680      	b.n	8004656 <_printf_float+0xbe>
 8004954:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004956:	2a01      	cmp	r2, #1
 8004958:	dc01      	bgt.n	800495e <_printf_float+0x3c6>
 800495a:	07db      	lsls	r3, r3, #31
 800495c:	d53a      	bpl.n	80049d4 <_printf_float+0x43c>
 800495e:	2301      	movs	r3, #1
 8004960:	4642      	mov	r2, r8
 8004962:	4631      	mov	r1, r6
 8004964:	4628      	mov	r0, r5
 8004966:	47b8      	blx	r7
 8004968:	3001      	adds	r0, #1
 800496a:	f43f ae74 	beq.w	8004656 <_printf_float+0xbe>
 800496e:	ee18 3a10 	vmov	r3, s16
 8004972:	4652      	mov	r2, sl
 8004974:	4631      	mov	r1, r6
 8004976:	4628      	mov	r0, r5
 8004978:	47b8      	blx	r7
 800497a:	3001      	adds	r0, #1
 800497c:	f43f ae6b 	beq.w	8004656 <_printf_float+0xbe>
 8004980:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004984:	2200      	movs	r2, #0
 8004986:	2300      	movs	r3, #0
 8004988:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800498c:	f7fc f8a4 	bl	8000ad8 <__aeabi_dcmpeq>
 8004990:	b9d8      	cbnz	r0, 80049ca <_printf_float+0x432>
 8004992:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004996:	f108 0201 	add.w	r2, r8, #1
 800499a:	4631      	mov	r1, r6
 800499c:	4628      	mov	r0, r5
 800499e:	47b8      	blx	r7
 80049a0:	3001      	adds	r0, #1
 80049a2:	d10e      	bne.n	80049c2 <_printf_float+0x42a>
 80049a4:	e657      	b.n	8004656 <_printf_float+0xbe>
 80049a6:	2301      	movs	r3, #1
 80049a8:	4652      	mov	r2, sl
 80049aa:	4631      	mov	r1, r6
 80049ac:	4628      	mov	r0, r5
 80049ae:	47b8      	blx	r7
 80049b0:	3001      	adds	r0, #1
 80049b2:	f43f ae50 	beq.w	8004656 <_printf_float+0xbe>
 80049b6:	f108 0801 	add.w	r8, r8, #1
 80049ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049bc:	3b01      	subs	r3, #1
 80049be:	4543      	cmp	r3, r8
 80049c0:	dcf1      	bgt.n	80049a6 <_printf_float+0x40e>
 80049c2:	464b      	mov	r3, r9
 80049c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80049c8:	e6da      	b.n	8004780 <_printf_float+0x1e8>
 80049ca:	f04f 0800 	mov.w	r8, #0
 80049ce:	f104 0a1a 	add.w	sl, r4, #26
 80049d2:	e7f2      	b.n	80049ba <_printf_float+0x422>
 80049d4:	2301      	movs	r3, #1
 80049d6:	4642      	mov	r2, r8
 80049d8:	e7df      	b.n	800499a <_printf_float+0x402>
 80049da:	2301      	movs	r3, #1
 80049dc:	464a      	mov	r2, r9
 80049de:	4631      	mov	r1, r6
 80049e0:	4628      	mov	r0, r5
 80049e2:	47b8      	blx	r7
 80049e4:	3001      	adds	r0, #1
 80049e6:	f43f ae36 	beq.w	8004656 <_printf_float+0xbe>
 80049ea:	f108 0801 	add.w	r8, r8, #1
 80049ee:	68e3      	ldr	r3, [r4, #12]
 80049f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80049f2:	1a5b      	subs	r3, r3, r1
 80049f4:	4543      	cmp	r3, r8
 80049f6:	dcf0      	bgt.n	80049da <_printf_float+0x442>
 80049f8:	e6f8      	b.n	80047ec <_printf_float+0x254>
 80049fa:	f04f 0800 	mov.w	r8, #0
 80049fe:	f104 0919 	add.w	r9, r4, #25
 8004a02:	e7f4      	b.n	80049ee <_printf_float+0x456>

08004a04 <_printf_common>:
 8004a04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a08:	4616      	mov	r6, r2
 8004a0a:	4699      	mov	r9, r3
 8004a0c:	688a      	ldr	r2, [r1, #8]
 8004a0e:	690b      	ldr	r3, [r1, #16]
 8004a10:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004a14:	4293      	cmp	r3, r2
 8004a16:	bfb8      	it	lt
 8004a18:	4613      	movlt	r3, r2
 8004a1a:	6033      	str	r3, [r6, #0]
 8004a1c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004a20:	4607      	mov	r7, r0
 8004a22:	460c      	mov	r4, r1
 8004a24:	b10a      	cbz	r2, 8004a2a <_printf_common+0x26>
 8004a26:	3301      	adds	r3, #1
 8004a28:	6033      	str	r3, [r6, #0]
 8004a2a:	6823      	ldr	r3, [r4, #0]
 8004a2c:	0699      	lsls	r1, r3, #26
 8004a2e:	bf42      	ittt	mi
 8004a30:	6833      	ldrmi	r3, [r6, #0]
 8004a32:	3302      	addmi	r3, #2
 8004a34:	6033      	strmi	r3, [r6, #0]
 8004a36:	6825      	ldr	r5, [r4, #0]
 8004a38:	f015 0506 	ands.w	r5, r5, #6
 8004a3c:	d106      	bne.n	8004a4c <_printf_common+0x48>
 8004a3e:	f104 0a19 	add.w	sl, r4, #25
 8004a42:	68e3      	ldr	r3, [r4, #12]
 8004a44:	6832      	ldr	r2, [r6, #0]
 8004a46:	1a9b      	subs	r3, r3, r2
 8004a48:	42ab      	cmp	r3, r5
 8004a4a:	dc26      	bgt.n	8004a9a <_printf_common+0x96>
 8004a4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004a50:	1e13      	subs	r3, r2, #0
 8004a52:	6822      	ldr	r2, [r4, #0]
 8004a54:	bf18      	it	ne
 8004a56:	2301      	movne	r3, #1
 8004a58:	0692      	lsls	r2, r2, #26
 8004a5a:	d42b      	bmi.n	8004ab4 <_printf_common+0xb0>
 8004a5c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a60:	4649      	mov	r1, r9
 8004a62:	4638      	mov	r0, r7
 8004a64:	47c0      	blx	r8
 8004a66:	3001      	adds	r0, #1
 8004a68:	d01e      	beq.n	8004aa8 <_printf_common+0xa4>
 8004a6a:	6823      	ldr	r3, [r4, #0]
 8004a6c:	6922      	ldr	r2, [r4, #16]
 8004a6e:	f003 0306 	and.w	r3, r3, #6
 8004a72:	2b04      	cmp	r3, #4
 8004a74:	bf02      	ittt	eq
 8004a76:	68e5      	ldreq	r5, [r4, #12]
 8004a78:	6833      	ldreq	r3, [r6, #0]
 8004a7a:	1aed      	subeq	r5, r5, r3
 8004a7c:	68a3      	ldr	r3, [r4, #8]
 8004a7e:	bf0c      	ite	eq
 8004a80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a84:	2500      	movne	r5, #0
 8004a86:	4293      	cmp	r3, r2
 8004a88:	bfc4      	itt	gt
 8004a8a:	1a9b      	subgt	r3, r3, r2
 8004a8c:	18ed      	addgt	r5, r5, r3
 8004a8e:	2600      	movs	r6, #0
 8004a90:	341a      	adds	r4, #26
 8004a92:	42b5      	cmp	r5, r6
 8004a94:	d11a      	bne.n	8004acc <_printf_common+0xc8>
 8004a96:	2000      	movs	r0, #0
 8004a98:	e008      	b.n	8004aac <_printf_common+0xa8>
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	4652      	mov	r2, sl
 8004a9e:	4649      	mov	r1, r9
 8004aa0:	4638      	mov	r0, r7
 8004aa2:	47c0      	blx	r8
 8004aa4:	3001      	adds	r0, #1
 8004aa6:	d103      	bne.n	8004ab0 <_printf_common+0xac>
 8004aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8004aac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ab0:	3501      	adds	r5, #1
 8004ab2:	e7c6      	b.n	8004a42 <_printf_common+0x3e>
 8004ab4:	18e1      	adds	r1, r4, r3
 8004ab6:	1c5a      	adds	r2, r3, #1
 8004ab8:	2030      	movs	r0, #48	; 0x30
 8004aba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004abe:	4422      	add	r2, r4
 8004ac0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004ac4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004ac8:	3302      	adds	r3, #2
 8004aca:	e7c7      	b.n	8004a5c <_printf_common+0x58>
 8004acc:	2301      	movs	r3, #1
 8004ace:	4622      	mov	r2, r4
 8004ad0:	4649      	mov	r1, r9
 8004ad2:	4638      	mov	r0, r7
 8004ad4:	47c0      	blx	r8
 8004ad6:	3001      	adds	r0, #1
 8004ad8:	d0e6      	beq.n	8004aa8 <_printf_common+0xa4>
 8004ada:	3601      	adds	r6, #1
 8004adc:	e7d9      	b.n	8004a92 <_printf_common+0x8e>
	...

08004ae0 <_printf_i>:
 8004ae0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ae4:	7e0f      	ldrb	r7, [r1, #24]
 8004ae6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004ae8:	2f78      	cmp	r7, #120	; 0x78
 8004aea:	4691      	mov	r9, r2
 8004aec:	4680      	mov	r8, r0
 8004aee:	460c      	mov	r4, r1
 8004af0:	469a      	mov	sl, r3
 8004af2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004af6:	d807      	bhi.n	8004b08 <_printf_i+0x28>
 8004af8:	2f62      	cmp	r7, #98	; 0x62
 8004afa:	d80a      	bhi.n	8004b12 <_printf_i+0x32>
 8004afc:	2f00      	cmp	r7, #0
 8004afe:	f000 80d4 	beq.w	8004caa <_printf_i+0x1ca>
 8004b02:	2f58      	cmp	r7, #88	; 0x58
 8004b04:	f000 80c0 	beq.w	8004c88 <_printf_i+0x1a8>
 8004b08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b0c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004b10:	e03a      	b.n	8004b88 <_printf_i+0xa8>
 8004b12:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004b16:	2b15      	cmp	r3, #21
 8004b18:	d8f6      	bhi.n	8004b08 <_printf_i+0x28>
 8004b1a:	a101      	add	r1, pc, #4	; (adr r1, 8004b20 <_printf_i+0x40>)
 8004b1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b20:	08004b79 	.word	0x08004b79
 8004b24:	08004b8d 	.word	0x08004b8d
 8004b28:	08004b09 	.word	0x08004b09
 8004b2c:	08004b09 	.word	0x08004b09
 8004b30:	08004b09 	.word	0x08004b09
 8004b34:	08004b09 	.word	0x08004b09
 8004b38:	08004b8d 	.word	0x08004b8d
 8004b3c:	08004b09 	.word	0x08004b09
 8004b40:	08004b09 	.word	0x08004b09
 8004b44:	08004b09 	.word	0x08004b09
 8004b48:	08004b09 	.word	0x08004b09
 8004b4c:	08004c91 	.word	0x08004c91
 8004b50:	08004bb9 	.word	0x08004bb9
 8004b54:	08004c4b 	.word	0x08004c4b
 8004b58:	08004b09 	.word	0x08004b09
 8004b5c:	08004b09 	.word	0x08004b09
 8004b60:	08004cb3 	.word	0x08004cb3
 8004b64:	08004b09 	.word	0x08004b09
 8004b68:	08004bb9 	.word	0x08004bb9
 8004b6c:	08004b09 	.word	0x08004b09
 8004b70:	08004b09 	.word	0x08004b09
 8004b74:	08004c53 	.word	0x08004c53
 8004b78:	682b      	ldr	r3, [r5, #0]
 8004b7a:	1d1a      	adds	r2, r3, #4
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	602a      	str	r2, [r5, #0]
 8004b80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e09f      	b.n	8004ccc <_printf_i+0x1ec>
 8004b8c:	6820      	ldr	r0, [r4, #0]
 8004b8e:	682b      	ldr	r3, [r5, #0]
 8004b90:	0607      	lsls	r7, r0, #24
 8004b92:	f103 0104 	add.w	r1, r3, #4
 8004b96:	6029      	str	r1, [r5, #0]
 8004b98:	d501      	bpl.n	8004b9e <_printf_i+0xbe>
 8004b9a:	681e      	ldr	r6, [r3, #0]
 8004b9c:	e003      	b.n	8004ba6 <_printf_i+0xc6>
 8004b9e:	0646      	lsls	r6, r0, #25
 8004ba0:	d5fb      	bpl.n	8004b9a <_printf_i+0xba>
 8004ba2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004ba6:	2e00      	cmp	r6, #0
 8004ba8:	da03      	bge.n	8004bb2 <_printf_i+0xd2>
 8004baa:	232d      	movs	r3, #45	; 0x2d
 8004bac:	4276      	negs	r6, r6
 8004bae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004bb2:	485a      	ldr	r0, [pc, #360]	; (8004d1c <_printf_i+0x23c>)
 8004bb4:	230a      	movs	r3, #10
 8004bb6:	e012      	b.n	8004bde <_printf_i+0xfe>
 8004bb8:	682b      	ldr	r3, [r5, #0]
 8004bba:	6820      	ldr	r0, [r4, #0]
 8004bbc:	1d19      	adds	r1, r3, #4
 8004bbe:	6029      	str	r1, [r5, #0]
 8004bc0:	0605      	lsls	r5, r0, #24
 8004bc2:	d501      	bpl.n	8004bc8 <_printf_i+0xe8>
 8004bc4:	681e      	ldr	r6, [r3, #0]
 8004bc6:	e002      	b.n	8004bce <_printf_i+0xee>
 8004bc8:	0641      	lsls	r1, r0, #25
 8004bca:	d5fb      	bpl.n	8004bc4 <_printf_i+0xe4>
 8004bcc:	881e      	ldrh	r6, [r3, #0]
 8004bce:	4853      	ldr	r0, [pc, #332]	; (8004d1c <_printf_i+0x23c>)
 8004bd0:	2f6f      	cmp	r7, #111	; 0x6f
 8004bd2:	bf0c      	ite	eq
 8004bd4:	2308      	moveq	r3, #8
 8004bd6:	230a      	movne	r3, #10
 8004bd8:	2100      	movs	r1, #0
 8004bda:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004bde:	6865      	ldr	r5, [r4, #4]
 8004be0:	60a5      	str	r5, [r4, #8]
 8004be2:	2d00      	cmp	r5, #0
 8004be4:	bfa2      	ittt	ge
 8004be6:	6821      	ldrge	r1, [r4, #0]
 8004be8:	f021 0104 	bicge.w	r1, r1, #4
 8004bec:	6021      	strge	r1, [r4, #0]
 8004bee:	b90e      	cbnz	r6, 8004bf4 <_printf_i+0x114>
 8004bf0:	2d00      	cmp	r5, #0
 8004bf2:	d04b      	beq.n	8004c8c <_printf_i+0x1ac>
 8004bf4:	4615      	mov	r5, r2
 8004bf6:	fbb6 f1f3 	udiv	r1, r6, r3
 8004bfa:	fb03 6711 	mls	r7, r3, r1, r6
 8004bfe:	5dc7      	ldrb	r7, [r0, r7]
 8004c00:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004c04:	4637      	mov	r7, r6
 8004c06:	42bb      	cmp	r3, r7
 8004c08:	460e      	mov	r6, r1
 8004c0a:	d9f4      	bls.n	8004bf6 <_printf_i+0x116>
 8004c0c:	2b08      	cmp	r3, #8
 8004c0e:	d10b      	bne.n	8004c28 <_printf_i+0x148>
 8004c10:	6823      	ldr	r3, [r4, #0]
 8004c12:	07de      	lsls	r6, r3, #31
 8004c14:	d508      	bpl.n	8004c28 <_printf_i+0x148>
 8004c16:	6923      	ldr	r3, [r4, #16]
 8004c18:	6861      	ldr	r1, [r4, #4]
 8004c1a:	4299      	cmp	r1, r3
 8004c1c:	bfde      	ittt	le
 8004c1e:	2330      	movle	r3, #48	; 0x30
 8004c20:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004c24:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004c28:	1b52      	subs	r2, r2, r5
 8004c2a:	6122      	str	r2, [r4, #16]
 8004c2c:	f8cd a000 	str.w	sl, [sp]
 8004c30:	464b      	mov	r3, r9
 8004c32:	aa03      	add	r2, sp, #12
 8004c34:	4621      	mov	r1, r4
 8004c36:	4640      	mov	r0, r8
 8004c38:	f7ff fee4 	bl	8004a04 <_printf_common>
 8004c3c:	3001      	adds	r0, #1
 8004c3e:	d14a      	bne.n	8004cd6 <_printf_i+0x1f6>
 8004c40:	f04f 30ff 	mov.w	r0, #4294967295
 8004c44:	b004      	add	sp, #16
 8004c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c4a:	6823      	ldr	r3, [r4, #0]
 8004c4c:	f043 0320 	orr.w	r3, r3, #32
 8004c50:	6023      	str	r3, [r4, #0]
 8004c52:	4833      	ldr	r0, [pc, #204]	; (8004d20 <_printf_i+0x240>)
 8004c54:	2778      	movs	r7, #120	; 0x78
 8004c56:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004c5a:	6823      	ldr	r3, [r4, #0]
 8004c5c:	6829      	ldr	r1, [r5, #0]
 8004c5e:	061f      	lsls	r7, r3, #24
 8004c60:	f851 6b04 	ldr.w	r6, [r1], #4
 8004c64:	d402      	bmi.n	8004c6c <_printf_i+0x18c>
 8004c66:	065f      	lsls	r7, r3, #25
 8004c68:	bf48      	it	mi
 8004c6a:	b2b6      	uxthmi	r6, r6
 8004c6c:	07df      	lsls	r7, r3, #31
 8004c6e:	bf48      	it	mi
 8004c70:	f043 0320 	orrmi.w	r3, r3, #32
 8004c74:	6029      	str	r1, [r5, #0]
 8004c76:	bf48      	it	mi
 8004c78:	6023      	strmi	r3, [r4, #0]
 8004c7a:	b91e      	cbnz	r6, 8004c84 <_printf_i+0x1a4>
 8004c7c:	6823      	ldr	r3, [r4, #0]
 8004c7e:	f023 0320 	bic.w	r3, r3, #32
 8004c82:	6023      	str	r3, [r4, #0]
 8004c84:	2310      	movs	r3, #16
 8004c86:	e7a7      	b.n	8004bd8 <_printf_i+0xf8>
 8004c88:	4824      	ldr	r0, [pc, #144]	; (8004d1c <_printf_i+0x23c>)
 8004c8a:	e7e4      	b.n	8004c56 <_printf_i+0x176>
 8004c8c:	4615      	mov	r5, r2
 8004c8e:	e7bd      	b.n	8004c0c <_printf_i+0x12c>
 8004c90:	682b      	ldr	r3, [r5, #0]
 8004c92:	6826      	ldr	r6, [r4, #0]
 8004c94:	6961      	ldr	r1, [r4, #20]
 8004c96:	1d18      	adds	r0, r3, #4
 8004c98:	6028      	str	r0, [r5, #0]
 8004c9a:	0635      	lsls	r5, r6, #24
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	d501      	bpl.n	8004ca4 <_printf_i+0x1c4>
 8004ca0:	6019      	str	r1, [r3, #0]
 8004ca2:	e002      	b.n	8004caa <_printf_i+0x1ca>
 8004ca4:	0670      	lsls	r0, r6, #25
 8004ca6:	d5fb      	bpl.n	8004ca0 <_printf_i+0x1c0>
 8004ca8:	8019      	strh	r1, [r3, #0]
 8004caa:	2300      	movs	r3, #0
 8004cac:	6123      	str	r3, [r4, #16]
 8004cae:	4615      	mov	r5, r2
 8004cb0:	e7bc      	b.n	8004c2c <_printf_i+0x14c>
 8004cb2:	682b      	ldr	r3, [r5, #0]
 8004cb4:	1d1a      	adds	r2, r3, #4
 8004cb6:	602a      	str	r2, [r5, #0]
 8004cb8:	681d      	ldr	r5, [r3, #0]
 8004cba:	6862      	ldr	r2, [r4, #4]
 8004cbc:	2100      	movs	r1, #0
 8004cbe:	4628      	mov	r0, r5
 8004cc0:	f7fb fa8e 	bl	80001e0 <memchr>
 8004cc4:	b108      	cbz	r0, 8004cca <_printf_i+0x1ea>
 8004cc6:	1b40      	subs	r0, r0, r5
 8004cc8:	6060      	str	r0, [r4, #4]
 8004cca:	6863      	ldr	r3, [r4, #4]
 8004ccc:	6123      	str	r3, [r4, #16]
 8004cce:	2300      	movs	r3, #0
 8004cd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004cd4:	e7aa      	b.n	8004c2c <_printf_i+0x14c>
 8004cd6:	6923      	ldr	r3, [r4, #16]
 8004cd8:	462a      	mov	r2, r5
 8004cda:	4649      	mov	r1, r9
 8004cdc:	4640      	mov	r0, r8
 8004cde:	47d0      	blx	sl
 8004ce0:	3001      	adds	r0, #1
 8004ce2:	d0ad      	beq.n	8004c40 <_printf_i+0x160>
 8004ce4:	6823      	ldr	r3, [r4, #0]
 8004ce6:	079b      	lsls	r3, r3, #30
 8004ce8:	d413      	bmi.n	8004d12 <_printf_i+0x232>
 8004cea:	68e0      	ldr	r0, [r4, #12]
 8004cec:	9b03      	ldr	r3, [sp, #12]
 8004cee:	4298      	cmp	r0, r3
 8004cf0:	bfb8      	it	lt
 8004cf2:	4618      	movlt	r0, r3
 8004cf4:	e7a6      	b.n	8004c44 <_printf_i+0x164>
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	4632      	mov	r2, r6
 8004cfa:	4649      	mov	r1, r9
 8004cfc:	4640      	mov	r0, r8
 8004cfe:	47d0      	blx	sl
 8004d00:	3001      	adds	r0, #1
 8004d02:	d09d      	beq.n	8004c40 <_printf_i+0x160>
 8004d04:	3501      	adds	r5, #1
 8004d06:	68e3      	ldr	r3, [r4, #12]
 8004d08:	9903      	ldr	r1, [sp, #12]
 8004d0a:	1a5b      	subs	r3, r3, r1
 8004d0c:	42ab      	cmp	r3, r5
 8004d0e:	dcf2      	bgt.n	8004cf6 <_printf_i+0x216>
 8004d10:	e7eb      	b.n	8004cea <_printf_i+0x20a>
 8004d12:	2500      	movs	r5, #0
 8004d14:	f104 0619 	add.w	r6, r4, #25
 8004d18:	e7f5      	b.n	8004d06 <_printf_i+0x226>
 8004d1a:	bf00      	nop
 8004d1c:	08008ce6 	.word	0x08008ce6
 8004d20:	08008cf7 	.word	0x08008cf7

08004d24 <_scanf_float>:
 8004d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d28:	b087      	sub	sp, #28
 8004d2a:	4617      	mov	r7, r2
 8004d2c:	9303      	str	r3, [sp, #12]
 8004d2e:	688b      	ldr	r3, [r1, #8]
 8004d30:	1e5a      	subs	r2, r3, #1
 8004d32:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004d36:	bf83      	ittte	hi
 8004d38:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004d3c:	195b      	addhi	r3, r3, r5
 8004d3e:	9302      	strhi	r3, [sp, #8]
 8004d40:	2300      	movls	r3, #0
 8004d42:	bf86      	itte	hi
 8004d44:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004d48:	608b      	strhi	r3, [r1, #8]
 8004d4a:	9302      	strls	r3, [sp, #8]
 8004d4c:	680b      	ldr	r3, [r1, #0]
 8004d4e:	468b      	mov	fp, r1
 8004d50:	2500      	movs	r5, #0
 8004d52:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004d56:	f84b 3b1c 	str.w	r3, [fp], #28
 8004d5a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004d5e:	4680      	mov	r8, r0
 8004d60:	460c      	mov	r4, r1
 8004d62:	465e      	mov	r6, fp
 8004d64:	46aa      	mov	sl, r5
 8004d66:	46a9      	mov	r9, r5
 8004d68:	9501      	str	r5, [sp, #4]
 8004d6a:	68a2      	ldr	r2, [r4, #8]
 8004d6c:	b152      	cbz	r2, 8004d84 <_scanf_float+0x60>
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	781b      	ldrb	r3, [r3, #0]
 8004d72:	2b4e      	cmp	r3, #78	; 0x4e
 8004d74:	d864      	bhi.n	8004e40 <_scanf_float+0x11c>
 8004d76:	2b40      	cmp	r3, #64	; 0x40
 8004d78:	d83c      	bhi.n	8004df4 <_scanf_float+0xd0>
 8004d7a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004d7e:	b2c8      	uxtb	r0, r1
 8004d80:	280e      	cmp	r0, #14
 8004d82:	d93a      	bls.n	8004dfa <_scanf_float+0xd6>
 8004d84:	f1b9 0f00 	cmp.w	r9, #0
 8004d88:	d003      	beq.n	8004d92 <_scanf_float+0x6e>
 8004d8a:	6823      	ldr	r3, [r4, #0]
 8004d8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d90:	6023      	str	r3, [r4, #0]
 8004d92:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004d96:	f1ba 0f01 	cmp.w	sl, #1
 8004d9a:	f200 8113 	bhi.w	8004fc4 <_scanf_float+0x2a0>
 8004d9e:	455e      	cmp	r6, fp
 8004da0:	f200 8105 	bhi.w	8004fae <_scanf_float+0x28a>
 8004da4:	2501      	movs	r5, #1
 8004da6:	4628      	mov	r0, r5
 8004da8:	b007      	add	sp, #28
 8004daa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dae:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004db2:	2a0d      	cmp	r2, #13
 8004db4:	d8e6      	bhi.n	8004d84 <_scanf_float+0x60>
 8004db6:	a101      	add	r1, pc, #4	; (adr r1, 8004dbc <_scanf_float+0x98>)
 8004db8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004dbc:	08004efb 	.word	0x08004efb
 8004dc0:	08004d85 	.word	0x08004d85
 8004dc4:	08004d85 	.word	0x08004d85
 8004dc8:	08004d85 	.word	0x08004d85
 8004dcc:	08004f5b 	.word	0x08004f5b
 8004dd0:	08004f33 	.word	0x08004f33
 8004dd4:	08004d85 	.word	0x08004d85
 8004dd8:	08004d85 	.word	0x08004d85
 8004ddc:	08004f09 	.word	0x08004f09
 8004de0:	08004d85 	.word	0x08004d85
 8004de4:	08004d85 	.word	0x08004d85
 8004de8:	08004d85 	.word	0x08004d85
 8004dec:	08004d85 	.word	0x08004d85
 8004df0:	08004ec1 	.word	0x08004ec1
 8004df4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004df8:	e7db      	b.n	8004db2 <_scanf_float+0x8e>
 8004dfa:	290e      	cmp	r1, #14
 8004dfc:	d8c2      	bhi.n	8004d84 <_scanf_float+0x60>
 8004dfe:	a001      	add	r0, pc, #4	; (adr r0, 8004e04 <_scanf_float+0xe0>)
 8004e00:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004e04:	08004eb3 	.word	0x08004eb3
 8004e08:	08004d85 	.word	0x08004d85
 8004e0c:	08004eb3 	.word	0x08004eb3
 8004e10:	08004f47 	.word	0x08004f47
 8004e14:	08004d85 	.word	0x08004d85
 8004e18:	08004e61 	.word	0x08004e61
 8004e1c:	08004e9d 	.word	0x08004e9d
 8004e20:	08004e9d 	.word	0x08004e9d
 8004e24:	08004e9d 	.word	0x08004e9d
 8004e28:	08004e9d 	.word	0x08004e9d
 8004e2c:	08004e9d 	.word	0x08004e9d
 8004e30:	08004e9d 	.word	0x08004e9d
 8004e34:	08004e9d 	.word	0x08004e9d
 8004e38:	08004e9d 	.word	0x08004e9d
 8004e3c:	08004e9d 	.word	0x08004e9d
 8004e40:	2b6e      	cmp	r3, #110	; 0x6e
 8004e42:	d809      	bhi.n	8004e58 <_scanf_float+0x134>
 8004e44:	2b60      	cmp	r3, #96	; 0x60
 8004e46:	d8b2      	bhi.n	8004dae <_scanf_float+0x8a>
 8004e48:	2b54      	cmp	r3, #84	; 0x54
 8004e4a:	d077      	beq.n	8004f3c <_scanf_float+0x218>
 8004e4c:	2b59      	cmp	r3, #89	; 0x59
 8004e4e:	d199      	bne.n	8004d84 <_scanf_float+0x60>
 8004e50:	2d07      	cmp	r5, #7
 8004e52:	d197      	bne.n	8004d84 <_scanf_float+0x60>
 8004e54:	2508      	movs	r5, #8
 8004e56:	e029      	b.n	8004eac <_scanf_float+0x188>
 8004e58:	2b74      	cmp	r3, #116	; 0x74
 8004e5a:	d06f      	beq.n	8004f3c <_scanf_float+0x218>
 8004e5c:	2b79      	cmp	r3, #121	; 0x79
 8004e5e:	e7f6      	b.n	8004e4e <_scanf_float+0x12a>
 8004e60:	6821      	ldr	r1, [r4, #0]
 8004e62:	05c8      	lsls	r0, r1, #23
 8004e64:	d51a      	bpl.n	8004e9c <_scanf_float+0x178>
 8004e66:	9b02      	ldr	r3, [sp, #8]
 8004e68:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004e6c:	6021      	str	r1, [r4, #0]
 8004e6e:	f109 0901 	add.w	r9, r9, #1
 8004e72:	b11b      	cbz	r3, 8004e7c <_scanf_float+0x158>
 8004e74:	3b01      	subs	r3, #1
 8004e76:	3201      	adds	r2, #1
 8004e78:	9302      	str	r3, [sp, #8]
 8004e7a:	60a2      	str	r2, [r4, #8]
 8004e7c:	68a3      	ldr	r3, [r4, #8]
 8004e7e:	3b01      	subs	r3, #1
 8004e80:	60a3      	str	r3, [r4, #8]
 8004e82:	6923      	ldr	r3, [r4, #16]
 8004e84:	3301      	adds	r3, #1
 8004e86:	6123      	str	r3, [r4, #16]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	3b01      	subs	r3, #1
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	607b      	str	r3, [r7, #4]
 8004e90:	f340 8084 	ble.w	8004f9c <_scanf_float+0x278>
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	3301      	adds	r3, #1
 8004e98:	603b      	str	r3, [r7, #0]
 8004e9a:	e766      	b.n	8004d6a <_scanf_float+0x46>
 8004e9c:	eb1a 0f05 	cmn.w	sl, r5
 8004ea0:	f47f af70 	bne.w	8004d84 <_scanf_float+0x60>
 8004ea4:	6822      	ldr	r2, [r4, #0]
 8004ea6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004eaa:	6022      	str	r2, [r4, #0]
 8004eac:	f806 3b01 	strb.w	r3, [r6], #1
 8004eb0:	e7e4      	b.n	8004e7c <_scanf_float+0x158>
 8004eb2:	6822      	ldr	r2, [r4, #0]
 8004eb4:	0610      	lsls	r0, r2, #24
 8004eb6:	f57f af65 	bpl.w	8004d84 <_scanf_float+0x60>
 8004eba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ebe:	e7f4      	b.n	8004eaa <_scanf_float+0x186>
 8004ec0:	f1ba 0f00 	cmp.w	sl, #0
 8004ec4:	d10e      	bne.n	8004ee4 <_scanf_float+0x1c0>
 8004ec6:	f1b9 0f00 	cmp.w	r9, #0
 8004eca:	d10e      	bne.n	8004eea <_scanf_float+0x1c6>
 8004ecc:	6822      	ldr	r2, [r4, #0]
 8004ece:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004ed2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004ed6:	d108      	bne.n	8004eea <_scanf_float+0x1c6>
 8004ed8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004edc:	6022      	str	r2, [r4, #0]
 8004ede:	f04f 0a01 	mov.w	sl, #1
 8004ee2:	e7e3      	b.n	8004eac <_scanf_float+0x188>
 8004ee4:	f1ba 0f02 	cmp.w	sl, #2
 8004ee8:	d055      	beq.n	8004f96 <_scanf_float+0x272>
 8004eea:	2d01      	cmp	r5, #1
 8004eec:	d002      	beq.n	8004ef4 <_scanf_float+0x1d0>
 8004eee:	2d04      	cmp	r5, #4
 8004ef0:	f47f af48 	bne.w	8004d84 <_scanf_float+0x60>
 8004ef4:	3501      	adds	r5, #1
 8004ef6:	b2ed      	uxtb	r5, r5
 8004ef8:	e7d8      	b.n	8004eac <_scanf_float+0x188>
 8004efa:	f1ba 0f01 	cmp.w	sl, #1
 8004efe:	f47f af41 	bne.w	8004d84 <_scanf_float+0x60>
 8004f02:	f04f 0a02 	mov.w	sl, #2
 8004f06:	e7d1      	b.n	8004eac <_scanf_float+0x188>
 8004f08:	b97d      	cbnz	r5, 8004f2a <_scanf_float+0x206>
 8004f0a:	f1b9 0f00 	cmp.w	r9, #0
 8004f0e:	f47f af3c 	bne.w	8004d8a <_scanf_float+0x66>
 8004f12:	6822      	ldr	r2, [r4, #0]
 8004f14:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004f18:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004f1c:	f47f af39 	bne.w	8004d92 <_scanf_float+0x6e>
 8004f20:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004f24:	6022      	str	r2, [r4, #0]
 8004f26:	2501      	movs	r5, #1
 8004f28:	e7c0      	b.n	8004eac <_scanf_float+0x188>
 8004f2a:	2d03      	cmp	r5, #3
 8004f2c:	d0e2      	beq.n	8004ef4 <_scanf_float+0x1d0>
 8004f2e:	2d05      	cmp	r5, #5
 8004f30:	e7de      	b.n	8004ef0 <_scanf_float+0x1cc>
 8004f32:	2d02      	cmp	r5, #2
 8004f34:	f47f af26 	bne.w	8004d84 <_scanf_float+0x60>
 8004f38:	2503      	movs	r5, #3
 8004f3a:	e7b7      	b.n	8004eac <_scanf_float+0x188>
 8004f3c:	2d06      	cmp	r5, #6
 8004f3e:	f47f af21 	bne.w	8004d84 <_scanf_float+0x60>
 8004f42:	2507      	movs	r5, #7
 8004f44:	e7b2      	b.n	8004eac <_scanf_float+0x188>
 8004f46:	6822      	ldr	r2, [r4, #0]
 8004f48:	0591      	lsls	r1, r2, #22
 8004f4a:	f57f af1b 	bpl.w	8004d84 <_scanf_float+0x60>
 8004f4e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004f52:	6022      	str	r2, [r4, #0]
 8004f54:	f8cd 9004 	str.w	r9, [sp, #4]
 8004f58:	e7a8      	b.n	8004eac <_scanf_float+0x188>
 8004f5a:	6822      	ldr	r2, [r4, #0]
 8004f5c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004f60:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004f64:	d006      	beq.n	8004f74 <_scanf_float+0x250>
 8004f66:	0550      	lsls	r0, r2, #21
 8004f68:	f57f af0c 	bpl.w	8004d84 <_scanf_float+0x60>
 8004f6c:	f1b9 0f00 	cmp.w	r9, #0
 8004f70:	f43f af0f 	beq.w	8004d92 <_scanf_float+0x6e>
 8004f74:	0591      	lsls	r1, r2, #22
 8004f76:	bf58      	it	pl
 8004f78:	9901      	ldrpl	r1, [sp, #4]
 8004f7a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004f7e:	bf58      	it	pl
 8004f80:	eba9 0101 	subpl.w	r1, r9, r1
 8004f84:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004f88:	bf58      	it	pl
 8004f8a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004f8e:	6022      	str	r2, [r4, #0]
 8004f90:	f04f 0900 	mov.w	r9, #0
 8004f94:	e78a      	b.n	8004eac <_scanf_float+0x188>
 8004f96:	f04f 0a03 	mov.w	sl, #3
 8004f9a:	e787      	b.n	8004eac <_scanf_float+0x188>
 8004f9c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004fa0:	4639      	mov	r1, r7
 8004fa2:	4640      	mov	r0, r8
 8004fa4:	4798      	blx	r3
 8004fa6:	2800      	cmp	r0, #0
 8004fa8:	f43f aedf 	beq.w	8004d6a <_scanf_float+0x46>
 8004fac:	e6ea      	b.n	8004d84 <_scanf_float+0x60>
 8004fae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004fb2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004fb6:	463a      	mov	r2, r7
 8004fb8:	4640      	mov	r0, r8
 8004fba:	4798      	blx	r3
 8004fbc:	6923      	ldr	r3, [r4, #16]
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	6123      	str	r3, [r4, #16]
 8004fc2:	e6ec      	b.n	8004d9e <_scanf_float+0x7a>
 8004fc4:	1e6b      	subs	r3, r5, #1
 8004fc6:	2b06      	cmp	r3, #6
 8004fc8:	d825      	bhi.n	8005016 <_scanf_float+0x2f2>
 8004fca:	2d02      	cmp	r5, #2
 8004fcc:	d836      	bhi.n	800503c <_scanf_float+0x318>
 8004fce:	455e      	cmp	r6, fp
 8004fd0:	f67f aee8 	bls.w	8004da4 <_scanf_float+0x80>
 8004fd4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004fd8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004fdc:	463a      	mov	r2, r7
 8004fde:	4640      	mov	r0, r8
 8004fe0:	4798      	blx	r3
 8004fe2:	6923      	ldr	r3, [r4, #16]
 8004fe4:	3b01      	subs	r3, #1
 8004fe6:	6123      	str	r3, [r4, #16]
 8004fe8:	e7f1      	b.n	8004fce <_scanf_float+0x2aa>
 8004fea:	9802      	ldr	r0, [sp, #8]
 8004fec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004ff0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004ff4:	9002      	str	r0, [sp, #8]
 8004ff6:	463a      	mov	r2, r7
 8004ff8:	4640      	mov	r0, r8
 8004ffa:	4798      	blx	r3
 8004ffc:	6923      	ldr	r3, [r4, #16]
 8004ffe:	3b01      	subs	r3, #1
 8005000:	6123      	str	r3, [r4, #16]
 8005002:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005006:	fa5f fa8a 	uxtb.w	sl, sl
 800500a:	f1ba 0f02 	cmp.w	sl, #2
 800500e:	d1ec      	bne.n	8004fea <_scanf_float+0x2c6>
 8005010:	3d03      	subs	r5, #3
 8005012:	b2ed      	uxtb	r5, r5
 8005014:	1b76      	subs	r6, r6, r5
 8005016:	6823      	ldr	r3, [r4, #0]
 8005018:	05da      	lsls	r2, r3, #23
 800501a:	d52f      	bpl.n	800507c <_scanf_float+0x358>
 800501c:	055b      	lsls	r3, r3, #21
 800501e:	d510      	bpl.n	8005042 <_scanf_float+0x31e>
 8005020:	455e      	cmp	r6, fp
 8005022:	f67f aebf 	bls.w	8004da4 <_scanf_float+0x80>
 8005026:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800502a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800502e:	463a      	mov	r2, r7
 8005030:	4640      	mov	r0, r8
 8005032:	4798      	blx	r3
 8005034:	6923      	ldr	r3, [r4, #16]
 8005036:	3b01      	subs	r3, #1
 8005038:	6123      	str	r3, [r4, #16]
 800503a:	e7f1      	b.n	8005020 <_scanf_float+0x2fc>
 800503c:	46aa      	mov	sl, r5
 800503e:	9602      	str	r6, [sp, #8]
 8005040:	e7df      	b.n	8005002 <_scanf_float+0x2de>
 8005042:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005046:	6923      	ldr	r3, [r4, #16]
 8005048:	2965      	cmp	r1, #101	; 0x65
 800504a:	f103 33ff 	add.w	r3, r3, #4294967295
 800504e:	f106 35ff 	add.w	r5, r6, #4294967295
 8005052:	6123      	str	r3, [r4, #16]
 8005054:	d00c      	beq.n	8005070 <_scanf_float+0x34c>
 8005056:	2945      	cmp	r1, #69	; 0x45
 8005058:	d00a      	beq.n	8005070 <_scanf_float+0x34c>
 800505a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800505e:	463a      	mov	r2, r7
 8005060:	4640      	mov	r0, r8
 8005062:	4798      	blx	r3
 8005064:	6923      	ldr	r3, [r4, #16]
 8005066:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800506a:	3b01      	subs	r3, #1
 800506c:	1eb5      	subs	r5, r6, #2
 800506e:	6123      	str	r3, [r4, #16]
 8005070:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005074:	463a      	mov	r2, r7
 8005076:	4640      	mov	r0, r8
 8005078:	4798      	blx	r3
 800507a:	462e      	mov	r6, r5
 800507c:	6825      	ldr	r5, [r4, #0]
 800507e:	f015 0510 	ands.w	r5, r5, #16
 8005082:	d158      	bne.n	8005136 <_scanf_float+0x412>
 8005084:	7035      	strb	r5, [r6, #0]
 8005086:	6823      	ldr	r3, [r4, #0]
 8005088:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800508c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005090:	d11c      	bne.n	80050cc <_scanf_float+0x3a8>
 8005092:	9b01      	ldr	r3, [sp, #4]
 8005094:	454b      	cmp	r3, r9
 8005096:	eba3 0209 	sub.w	r2, r3, r9
 800509a:	d124      	bne.n	80050e6 <_scanf_float+0x3c2>
 800509c:	2200      	movs	r2, #0
 800509e:	4659      	mov	r1, fp
 80050a0:	4640      	mov	r0, r8
 80050a2:	f002 fc1d 	bl	80078e0 <_strtod_r>
 80050a6:	9b03      	ldr	r3, [sp, #12]
 80050a8:	6821      	ldr	r1, [r4, #0]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f011 0f02 	tst.w	r1, #2
 80050b0:	ec57 6b10 	vmov	r6, r7, d0
 80050b4:	f103 0204 	add.w	r2, r3, #4
 80050b8:	d020      	beq.n	80050fc <_scanf_float+0x3d8>
 80050ba:	9903      	ldr	r1, [sp, #12]
 80050bc:	600a      	str	r2, [r1, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	e9c3 6700 	strd	r6, r7, [r3]
 80050c4:	68e3      	ldr	r3, [r4, #12]
 80050c6:	3301      	adds	r3, #1
 80050c8:	60e3      	str	r3, [r4, #12]
 80050ca:	e66c      	b.n	8004da6 <_scanf_float+0x82>
 80050cc:	9b04      	ldr	r3, [sp, #16]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d0e4      	beq.n	800509c <_scanf_float+0x378>
 80050d2:	9905      	ldr	r1, [sp, #20]
 80050d4:	230a      	movs	r3, #10
 80050d6:	462a      	mov	r2, r5
 80050d8:	3101      	adds	r1, #1
 80050da:	4640      	mov	r0, r8
 80050dc:	f002 fc88 	bl	80079f0 <_strtol_r>
 80050e0:	9b04      	ldr	r3, [sp, #16]
 80050e2:	9e05      	ldr	r6, [sp, #20]
 80050e4:	1ac2      	subs	r2, r0, r3
 80050e6:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80050ea:	429e      	cmp	r6, r3
 80050ec:	bf28      	it	cs
 80050ee:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80050f2:	4912      	ldr	r1, [pc, #72]	; (800513c <_scanf_float+0x418>)
 80050f4:	4630      	mov	r0, r6
 80050f6:	f000 f8d5 	bl	80052a4 <siprintf>
 80050fa:	e7cf      	b.n	800509c <_scanf_float+0x378>
 80050fc:	f011 0f04 	tst.w	r1, #4
 8005100:	9903      	ldr	r1, [sp, #12]
 8005102:	600a      	str	r2, [r1, #0]
 8005104:	d1db      	bne.n	80050be <_scanf_float+0x39a>
 8005106:	f8d3 8000 	ldr.w	r8, [r3]
 800510a:	ee10 2a10 	vmov	r2, s0
 800510e:	ee10 0a10 	vmov	r0, s0
 8005112:	463b      	mov	r3, r7
 8005114:	4639      	mov	r1, r7
 8005116:	f7fb fd11 	bl	8000b3c <__aeabi_dcmpun>
 800511a:	b128      	cbz	r0, 8005128 <_scanf_float+0x404>
 800511c:	4808      	ldr	r0, [pc, #32]	; (8005140 <_scanf_float+0x41c>)
 800511e:	f000 f9a3 	bl	8005468 <nanf>
 8005122:	ed88 0a00 	vstr	s0, [r8]
 8005126:	e7cd      	b.n	80050c4 <_scanf_float+0x3a0>
 8005128:	4630      	mov	r0, r6
 800512a:	4639      	mov	r1, r7
 800512c:	f7fb fd64 	bl	8000bf8 <__aeabi_d2f>
 8005130:	f8c8 0000 	str.w	r0, [r8]
 8005134:	e7c6      	b.n	80050c4 <_scanf_float+0x3a0>
 8005136:	2500      	movs	r5, #0
 8005138:	e635      	b.n	8004da6 <_scanf_float+0x82>
 800513a:	bf00      	nop
 800513c:	08008d08 	.word	0x08008d08
 8005140:	0800909d 	.word	0x0800909d

08005144 <std>:
 8005144:	2300      	movs	r3, #0
 8005146:	b510      	push	{r4, lr}
 8005148:	4604      	mov	r4, r0
 800514a:	e9c0 3300 	strd	r3, r3, [r0]
 800514e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005152:	6083      	str	r3, [r0, #8]
 8005154:	8181      	strh	r1, [r0, #12]
 8005156:	6643      	str	r3, [r0, #100]	; 0x64
 8005158:	81c2      	strh	r2, [r0, #14]
 800515a:	6183      	str	r3, [r0, #24]
 800515c:	4619      	mov	r1, r3
 800515e:	2208      	movs	r2, #8
 8005160:	305c      	adds	r0, #92	; 0x5c
 8005162:	f000 f902 	bl	800536a <memset>
 8005166:	4b05      	ldr	r3, [pc, #20]	; (800517c <std+0x38>)
 8005168:	6263      	str	r3, [r4, #36]	; 0x24
 800516a:	4b05      	ldr	r3, [pc, #20]	; (8005180 <std+0x3c>)
 800516c:	62a3      	str	r3, [r4, #40]	; 0x28
 800516e:	4b05      	ldr	r3, [pc, #20]	; (8005184 <std+0x40>)
 8005170:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005172:	4b05      	ldr	r3, [pc, #20]	; (8005188 <std+0x44>)
 8005174:	6224      	str	r4, [r4, #32]
 8005176:	6323      	str	r3, [r4, #48]	; 0x30
 8005178:	bd10      	pop	{r4, pc}
 800517a:	bf00      	nop
 800517c:	080052e5 	.word	0x080052e5
 8005180:	08005307 	.word	0x08005307
 8005184:	0800533f 	.word	0x0800533f
 8005188:	08005363 	.word	0x08005363

0800518c <stdio_exit_handler>:
 800518c:	4a02      	ldr	r2, [pc, #8]	; (8005198 <stdio_exit_handler+0xc>)
 800518e:	4903      	ldr	r1, [pc, #12]	; (800519c <stdio_exit_handler+0x10>)
 8005190:	4803      	ldr	r0, [pc, #12]	; (80051a0 <stdio_exit_handler+0x14>)
 8005192:	f000 b869 	b.w	8005268 <_fwalk_sglue>
 8005196:	bf00      	nop
 8005198:	2000002c 	.word	0x2000002c
 800519c:	08007db1 	.word	0x08007db1
 80051a0:	20000038 	.word	0x20000038

080051a4 <cleanup_stdio>:
 80051a4:	6841      	ldr	r1, [r0, #4]
 80051a6:	4b0c      	ldr	r3, [pc, #48]	; (80051d8 <cleanup_stdio+0x34>)
 80051a8:	4299      	cmp	r1, r3
 80051aa:	b510      	push	{r4, lr}
 80051ac:	4604      	mov	r4, r0
 80051ae:	d001      	beq.n	80051b4 <cleanup_stdio+0x10>
 80051b0:	f002 fdfe 	bl	8007db0 <_fflush_r>
 80051b4:	68a1      	ldr	r1, [r4, #8]
 80051b6:	4b09      	ldr	r3, [pc, #36]	; (80051dc <cleanup_stdio+0x38>)
 80051b8:	4299      	cmp	r1, r3
 80051ba:	d002      	beq.n	80051c2 <cleanup_stdio+0x1e>
 80051bc:	4620      	mov	r0, r4
 80051be:	f002 fdf7 	bl	8007db0 <_fflush_r>
 80051c2:	68e1      	ldr	r1, [r4, #12]
 80051c4:	4b06      	ldr	r3, [pc, #24]	; (80051e0 <cleanup_stdio+0x3c>)
 80051c6:	4299      	cmp	r1, r3
 80051c8:	d004      	beq.n	80051d4 <cleanup_stdio+0x30>
 80051ca:	4620      	mov	r0, r4
 80051cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051d0:	f002 bdee 	b.w	8007db0 <_fflush_r>
 80051d4:	bd10      	pop	{r4, pc}
 80051d6:	bf00      	nop
 80051d8:	200002d8 	.word	0x200002d8
 80051dc:	20000340 	.word	0x20000340
 80051e0:	200003a8 	.word	0x200003a8

080051e4 <global_stdio_init.part.0>:
 80051e4:	b510      	push	{r4, lr}
 80051e6:	4b0b      	ldr	r3, [pc, #44]	; (8005214 <global_stdio_init.part.0+0x30>)
 80051e8:	4c0b      	ldr	r4, [pc, #44]	; (8005218 <global_stdio_init.part.0+0x34>)
 80051ea:	4a0c      	ldr	r2, [pc, #48]	; (800521c <global_stdio_init.part.0+0x38>)
 80051ec:	601a      	str	r2, [r3, #0]
 80051ee:	4620      	mov	r0, r4
 80051f0:	2200      	movs	r2, #0
 80051f2:	2104      	movs	r1, #4
 80051f4:	f7ff ffa6 	bl	8005144 <std>
 80051f8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80051fc:	2201      	movs	r2, #1
 80051fe:	2109      	movs	r1, #9
 8005200:	f7ff ffa0 	bl	8005144 <std>
 8005204:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005208:	2202      	movs	r2, #2
 800520a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800520e:	2112      	movs	r1, #18
 8005210:	f7ff bf98 	b.w	8005144 <std>
 8005214:	20000410 	.word	0x20000410
 8005218:	200002d8 	.word	0x200002d8
 800521c:	0800518d 	.word	0x0800518d

08005220 <__sfp_lock_acquire>:
 8005220:	4801      	ldr	r0, [pc, #4]	; (8005228 <__sfp_lock_acquire+0x8>)
 8005222:	f000 b91f 	b.w	8005464 <__retarget_lock_acquire_recursive>
 8005226:	bf00      	nop
 8005228:	20000419 	.word	0x20000419

0800522c <__sfp_lock_release>:
 800522c:	4801      	ldr	r0, [pc, #4]	; (8005234 <__sfp_lock_release+0x8>)
 800522e:	f000 b91a 	b.w	8005466 <__retarget_lock_release_recursive>
 8005232:	bf00      	nop
 8005234:	20000419 	.word	0x20000419

08005238 <__sinit>:
 8005238:	b510      	push	{r4, lr}
 800523a:	4604      	mov	r4, r0
 800523c:	f7ff fff0 	bl	8005220 <__sfp_lock_acquire>
 8005240:	6a23      	ldr	r3, [r4, #32]
 8005242:	b11b      	cbz	r3, 800524c <__sinit+0x14>
 8005244:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005248:	f7ff bff0 	b.w	800522c <__sfp_lock_release>
 800524c:	4b04      	ldr	r3, [pc, #16]	; (8005260 <__sinit+0x28>)
 800524e:	6223      	str	r3, [r4, #32]
 8005250:	4b04      	ldr	r3, [pc, #16]	; (8005264 <__sinit+0x2c>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d1f5      	bne.n	8005244 <__sinit+0xc>
 8005258:	f7ff ffc4 	bl	80051e4 <global_stdio_init.part.0>
 800525c:	e7f2      	b.n	8005244 <__sinit+0xc>
 800525e:	bf00      	nop
 8005260:	080051a5 	.word	0x080051a5
 8005264:	20000410 	.word	0x20000410

08005268 <_fwalk_sglue>:
 8005268:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800526c:	4607      	mov	r7, r0
 800526e:	4688      	mov	r8, r1
 8005270:	4614      	mov	r4, r2
 8005272:	2600      	movs	r6, #0
 8005274:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005278:	f1b9 0901 	subs.w	r9, r9, #1
 800527c:	d505      	bpl.n	800528a <_fwalk_sglue+0x22>
 800527e:	6824      	ldr	r4, [r4, #0]
 8005280:	2c00      	cmp	r4, #0
 8005282:	d1f7      	bne.n	8005274 <_fwalk_sglue+0xc>
 8005284:	4630      	mov	r0, r6
 8005286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800528a:	89ab      	ldrh	r3, [r5, #12]
 800528c:	2b01      	cmp	r3, #1
 800528e:	d907      	bls.n	80052a0 <_fwalk_sglue+0x38>
 8005290:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005294:	3301      	adds	r3, #1
 8005296:	d003      	beq.n	80052a0 <_fwalk_sglue+0x38>
 8005298:	4629      	mov	r1, r5
 800529a:	4638      	mov	r0, r7
 800529c:	47c0      	blx	r8
 800529e:	4306      	orrs	r6, r0
 80052a0:	3568      	adds	r5, #104	; 0x68
 80052a2:	e7e9      	b.n	8005278 <_fwalk_sglue+0x10>

080052a4 <siprintf>:
 80052a4:	b40e      	push	{r1, r2, r3}
 80052a6:	b500      	push	{lr}
 80052a8:	b09c      	sub	sp, #112	; 0x70
 80052aa:	ab1d      	add	r3, sp, #116	; 0x74
 80052ac:	9002      	str	r0, [sp, #8]
 80052ae:	9006      	str	r0, [sp, #24]
 80052b0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80052b4:	4809      	ldr	r0, [pc, #36]	; (80052dc <siprintf+0x38>)
 80052b6:	9107      	str	r1, [sp, #28]
 80052b8:	9104      	str	r1, [sp, #16]
 80052ba:	4909      	ldr	r1, [pc, #36]	; (80052e0 <siprintf+0x3c>)
 80052bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80052c0:	9105      	str	r1, [sp, #20]
 80052c2:	6800      	ldr	r0, [r0, #0]
 80052c4:	9301      	str	r3, [sp, #4]
 80052c6:	a902      	add	r1, sp, #8
 80052c8:	f002 fbee 	bl	8007aa8 <_svfiprintf_r>
 80052cc:	9b02      	ldr	r3, [sp, #8]
 80052ce:	2200      	movs	r2, #0
 80052d0:	701a      	strb	r2, [r3, #0]
 80052d2:	b01c      	add	sp, #112	; 0x70
 80052d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80052d8:	b003      	add	sp, #12
 80052da:	4770      	bx	lr
 80052dc:	20000084 	.word	0x20000084
 80052e0:	ffff0208 	.word	0xffff0208

080052e4 <__sread>:
 80052e4:	b510      	push	{r4, lr}
 80052e6:	460c      	mov	r4, r1
 80052e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052ec:	f000 f86c 	bl	80053c8 <_read_r>
 80052f0:	2800      	cmp	r0, #0
 80052f2:	bfab      	itete	ge
 80052f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80052f6:	89a3      	ldrhlt	r3, [r4, #12]
 80052f8:	181b      	addge	r3, r3, r0
 80052fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80052fe:	bfac      	ite	ge
 8005300:	6563      	strge	r3, [r4, #84]	; 0x54
 8005302:	81a3      	strhlt	r3, [r4, #12]
 8005304:	bd10      	pop	{r4, pc}

08005306 <__swrite>:
 8005306:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800530a:	461f      	mov	r7, r3
 800530c:	898b      	ldrh	r3, [r1, #12]
 800530e:	05db      	lsls	r3, r3, #23
 8005310:	4605      	mov	r5, r0
 8005312:	460c      	mov	r4, r1
 8005314:	4616      	mov	r6, r2
 8005316:	d505      	bpl.n	8005324 <__swrite+0x1e>
 8005318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800531c:	2302      	movs	r3, #2
 800531e:	2200      	movs	r2, #0
 8005320:	f000 f840 	bl	80053a4 <_lseek_r>
 8005324:	89a3      	ldrh	r3, [r4, #12]
 8005326:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800532a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800532e:	81a3      	strh	r3, [r4, #12]
 8005330:	4632      	mov	r2, r6
 8005332:	463b      	mov	r3, r7
 8005334:	4628      	mov	r0, r5
 8005336:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800533a:	f000 b857 	b.w	80053ec <_write_r>

0800533e <__sseek>:
 800533e:	b510      	push	{r4, lr}
 8005340:	460c      	mov	r4, r1
 8005342:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005346:	f000 f82d 	bl	80053a4 <_lseek_r>
 800534a:	1c43      	adds	r3, r0, #1
 800534c:	89a3      	ldrh	r3, [r4, #12]
 800534e:	bf15      	itete	ne
 8005350:	6560      	strne	r0, [r4, #84]	; 0x54
 8005352:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005356:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800535a:	81a3      	strheq	r3, [r4, #12]
 800535c:	bf18      	it	ne
 800535e:	81a3      	strhne	r3, [r4, #12]
 8005360:	bd10      	pop	{r4, pc}

08005362 <__sclose>:
 8005362:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005366:	f000 b80d 	b.w	8005384 <_close_r>

0800536a <memset>:
 800536a:	4402      	add	r2, r0
 800536c:	4603      	mov	r3, r0
 800536e:	4293      	cmp	r3, r2
 8005370:	d100      	bne.n	8005374 <memset+0xa>
 8005372:	4770      	bx	lr
 8005374:	f803 1b01 	strb.w	r1, [r3], #1
 8005378:	e7f9      	b.n	800536e <memset+0x4>
	...

0800537c <_localeconv_r>:
 800537c:	4800      	ldr	r0, [pc, #0]	; (8005380 <_localeconv_r+0x4>)
 800537e:	4770      	bx	lr
 8005380:	20000178 	.word	0x20000178

08005384 <_close_r>:
 8005384:	b538      	push	{r3, r4, r5, lr}
 8005386:	4d06      	ldr	r5, [pc, #24]	; (80053a0 <_close_r+0x1c>)
 8005388:	2300      	movs	r3, #0
 800538a:	4604      	mov	r4, r0
 800538c:	4608      	mov	r0, r1
 800538e:	602b      	str	r3, [r5, #0]
 8005390:	f7fd f8e9 	bl	8002566 <_close>
 8005394:	1c43      	adds	r3, r0, #1
 8005396:	d102      	bne.n	800539e <_close_r+0x1a>
 8005398:	682b      	ldr	r3, [r5, #0]
 800539a:	b103      	cbz	r3, 800539e <_close_r+0x1a>
 800539c:	6023      	str	r3, [r4, #0]
 800539e:	bd38      	pop	{r3, r4, r5, pc}
 80053a0:	20000414 	.word	0x20000414

080053a4 <_lseek_r>:
 80053a4:	b538      	push	{r3, r4, r5, lr}
 80053a6:	4d07      	ldr	r5, [pc, #28]	; (80053c4 <_lseek_r+0x20>)
 80053a8:	4604      	mov	r4, r0
 80053aa:	4608      	mov	r0, r1
 80053ac:	4611      	mov	r1, r2
 80053ae:	2200      	movs	r2, #0
 80053b0:	602a      	str	r2, [r5, #0]
 80053b2:	461a      	mov	r2, r3
 80053b4:	f7fd f8fe 	bl	80025b4 <_lseek>
 80053b8:	1c43      	adds	r3, r0, #1
 80053ba:	d102      	bne.n	80053c2 <_lseek_r+0x1e>
 80053bc:	682b      	ldr	r3, [r5, #0]
 80053be:	b103      	cbz	r3, 80053c2 <_lseek_r+0x1e>
 80053c0:	6023      	str	r3, [r4, #0]
 80053c2:	bd38      	pop	{r3, r4, r5, pc}
 80053c4:	20000414 	.word	0x20000414

080053c8 <_read_r>:
 80053c8:	b538      	push	{r3, r4, r5, lr}
 80053ca:	4d07      	ldr	r5, [pc, #28]	; (80053e8 <_read_r+0x20>)
 80053cc:	4604      	mov	r4, r0
 80053ce:	4608      	mov	r0, r1
 80053d0:	4611      	mov	r1, r2
 80053d2:	2200      	movs	r2, #0
 80053d4:	602a      	str	r2, [r5, #0]
 80053d6:	461a      	mov	r2, r3
 80053d8:	f7fd f88c 	bl	80024f4 <_read>
 80053dc:	1c43      	adds	r3, r0, #1
 80053de:	d102      	bne.n	80053e6 <_read_r+0x1e>
 80053e0:	682b      	ldr	r3, [r5, #0]
 80053e2:	b103      	cbz	r3, 80053e6 <_read_r+0x1e>
 80053e4:	6023      	str	r3, [r4, #0]
 80053e6:	bd38      	pop	{r3, r4, r5, pc}
 80053e8:	20000414 	.word	0x20000414

080053ec <_write_r>:
 80053ec:	b538      	push	{r3, r4, r5, lr}
 80053ee:	4d07      	ldr	r5, [pc, #28]	; (800540c <_write_r+0x20>)
 80053f0:	4604      	mov	r4, r0
 80053f2:	4608      	mov	r0, r1
 80053f4:	4611      	mov	r1, r2
 80053f6:	2200      	movs	r2, #0
 80053f8:	602a      	str	r2, [r5, #0]
 80053fa:	461a      	mov	r2, r3
 80053fc:	f7fd f897 	bl	800252e <_write>
 8005400:	1c43      	adds	r3, r0, #1
 8005402:	d102      	bne.n	800540a <_write_r+0x1e>
 8005404:	682b      	ldr	r3, [r5, #0]
 8005406:	b103      	cbz	r3, 800540a <_write_r+0x1e>
 8005408:	6023      	str	r3, [r4, #0]
 800540a:	bd38      	pop	{r3, r4, r5, pc}
 800540c:	20000414 	.word	0x20000414

08005410 <__errno>:
 8005410:	4b01      	ldr	r3, [pc, #4]	; (8005418 <__errno+0x8>)
 8005412:	6818      	ldr	r0, [r3, #0]
 8005414:	4770      	bx	lr
 8005416:	bf00      	nop
 8005418:	20000084 	.word	0x20000084

0800541c <__libc_init_array>:
 800541c:	b570      	push	{r4, r5, r6, lr}
 800541e:	4d0d      	ldr	r5, [pc, #52]	; (8005454 <__libc_init_array+0x38>)
 8005420:	4c0d      	ldr	r4, [pc, #52]	; (8005458 <__libc_init_array+0x3c>)
 8005422:	1b64      	subs	r4, r4, r5
 8005424:	10a4      	asrs	r4, r4, #2
 8005426:	2600      	movs	r6, #0
 8005428:	42a6      	cmp	r6, r4
 800542a:	d109      	bne.n	8005440 <__libc_init_array+0x24>
 800542c:	4d0b      	ldr	r5, [pc, #44]	; (800545c <__libc_init_array+0x40>)
 800542e:	4c0c      	ldr	r4, [pc, #48]	; (8005460 <__libc_init_array+0x44>)
 8005430:	f003 fbd6 	bl	8008be0 <_init>
 8005434:	1b64      	subs	r4, r4, r5
 8005436:	10a4      	asrs	r4, r4, #2
 8005438:	2600      	movs	r6, #0
 800543a:	42a6      	cmp	r6, r4
 800543c:	d105      	bne.n	800544a <__libc_init_array+0x2e>
 800543e:	bd70      	pop	{r4, r5, r6, pc}
 8005440:	f855 3b04 	ldr.w	r3, [r5], #4
 8005444:	4798      	blx	r3
 8005446:	3601      	adds	r6, #1
 8005448:	e7ee      	b.n	8005428 <__libc_init_array+0xc>
 800544a:	f855 3b04 	ldr.w	r3, [r5], #4
 800544e:	4798      	blx	r3
 8005450:	3601      	adds	r6, #1
 8005452:	e7f2      	b.n	800543a <__libc_init_array+0x1e>
 8005454:	08009108 	.word	0x08009108
 8005458:	08009108 	.word	0x08009108
 800545c:	08009108 	.word	0x08009108
 8005460:	0800910c 	.word	0x0800910c

08005464 <__retarget_lock_acquire_recursive>:
 8005464:	4770      	bx	lr

08005466 <__retarget_lock_release_recursive>:
 8005466:	4770      	bx	lr

08005468 <nanf>:
 8005468:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005470 <nanf+0x8>
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop
 8005470:	7fc00000 	.word	0x7fc00000

08005474 <quorem>:
 8005474:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005478:	6903      	ldr	r3, [r0, #16]
 800547a:	690c      	ldr	r4, [r1, #16]
 800547c:	42a3      	cmp	r3, r4
 800547e:	4607      	mov	r7, r0
 8005480:	db7e      	blt.n	8005580 <quorem+0x10c>
 8005482:	3c01      	subs	r4, #1
 8005484:	f101 0814 	add.w	r8, r1, #20
 8005488:	f100 0514 	add.w	r5, r0, #20
 800548c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005490:	9301      	str	r3, [sp, #4]
 8005492:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005496:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800549a:	3301      	adds	r3, #1
 800549c:	429a      	cmp	r2, r3
 800549e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80054a2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80054a6:	fbb2 f6f3 	udiv	r6, r2, r3
 80054aa:	d331      	bcc.n	8005510 <quorem+0x9c>
 80054ac:	f04f 0e00 	mov.w	lr, #0
 80054b0:	4640      	mov	r0, r8
 80054b2:	46ac      	mov	ip, r5
 80054b4:	46f2      	mov	sl, lr
 80054b6:	f850 2b04 	ldr.w	r2, [r0], #4
 80054ba:	b293      	uxth	r3, r2
 80054bc:	fb06 e303 	mla	r3, r6, r3, lr
 80054c0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80054c4:	0c1a      	lsrs	r2, r3, #16
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	ebaa 0303 	sub.w	r3, sl, r3
 80054cc:	f8dc a000 	ldr.w	sl, [ip]
 80054d0:	fa13 f38a 	uxtah	r3, r3, sl
 80054d4:	fb06 220e 	mla	r2, r6, lr, r2
 80054d8:	9300      	str	r3, [sp, #0]
 80054da:	9b00      	ldr	r3, [sp, #0]
 80054dc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80054e0:	b292      	uxth	r2, r2
 80054e2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80054e6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80054ea:	f8bd 3000 	ldrh.w	r3, [sp]
 80054ee:	4581      	cmp	r9, r0
 80054f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80054f4:	f84c 3b04 	str.w	r3, [ip], #4
 80054f8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80054fc:	d2db      	bcs.n	80054b6 <quorem+0x42>
 80054fe:	f855 300b 	ldr.w	r3, [r5, fp]
 8005502:	b92b      	cbnz	r3, 8005510 <quorem+0x9c>
 8005504:	9b01      	ldr	r3, [sp, #4]
 8005506:	3b04      	subs	r3, #4
 8005508:	429d      	cmp	r5, r3
 800550a:	461a      	mov	r2, r3
 800550c:	d32c      	bcc.n	8005568 <quorem+0xf4>
 800550e:	613c      	str	r4, [r7, #16]
 8005510:	4638      	mov	r0, r7
 8005512:	f001 f9f1 	bl	80068f8 <__mcmp>
 8005516:	2800      	cmp	r0, #0
 8005518:	db22      	blt.n	8005560 <quorem+0xec>
 800551a:	3601      	adds	r6, #1
 800551c:	4629      	mov	r1, r5
 800551e:	2000      	movs	r0, #0
 8005520:	f858 2b04 	ldr.w	r2, [r8], #4
 8005524:	f8d1 c000 	ldr.w	ip, [r1]
 8005528:	b293      	uxth	r3, r2
 800552a:	1ac3      	subs	r3, r0, r3
 800552c:	0c12      	lsrs	r2, r2, #16
 800552e:	fa13 f38c 	uxtah	r3, r3, ip
 8005532:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005536:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800553a:	b29b      	uxth	r3, r3
 800553c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005540:	45c1      	cmp	r9, r8
 8005542:	f841 3b04 	str.w	r3, [r1], #4
 8005546:	ea4f 4022 	mov.w	r0, r2, asr #16
 800554a:	d2e9      	bcs.n	8005520 <quorem+0xac>
 800554c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005550:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005554:	b922      	cbnz	r2, 8005560 <quorem+0xec>
 8005556:	3b04      	subs	r3, #4
 8005558:	429d      	cmp	r5, r3
 800555a:	461a      	mov	r2, r3
 800555c:	d30a      	bcc.n	8005574 <quorem+0x100>
 800555e:	613c      	str	r4, [r7, #16]
 8005560:	4630      	mov	r0, r6
 8005562:	b003      	add	sp, #12
 8005564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005568:	6812      	ldr	r2, [r2, #0]
 800556a:	3b04      	subs	r3, #4
 800556c:	2a00      	cmp	r2, #0
 800556e:	d1ce      	bne.n	800550e <quorem+0x9a>
 8005570:	3c01      	subs	r4, #1
 8005572:	e7c9      	b.n	8005508 <quorem+0x94>
 8005574:	6812      	ldr	r2, [r2, #0]
 8005576:	3b04      	subs	r3, #4
 8005578:	2a00      	cmp	r2, #0
 800557a:	d1f0      	bne.n	800555e <quorem+0xea>
 800557c:	3c01      	subs	r4, #1
 800557e:	e7eb      	b.n	8005558 <quorem+0xe4>
 8005580:	2000      	movs	r0, #0
 8005582:	e7ee      	b.n	8005562 <quorem+0xee>
 8005584:	0000      	movs	r0, r0
	...

08005588 <_dtoa_r>:
 8005588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800558c:	ed2d 8b04 	vpush	{d8-d9}
 8005590:	69c5      	ldr	r5, [r0, #28]
 8005592:	b093      	sub	sp, #76	; 0x4c
 8005594:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005598:	ec57 6b10 	vmov	r6, r7, d0
 800559c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80055a0:	9107      	str	r1, [sp, #28]
 80055a2:	4604      	mov	r4, r0
 80055a4:	920a      	str	r2, [sp, #40]	; 0x28
 80055a6:	930d      	str	r3, [sp, #52]	; 0x34
 80055a8:	b975      	cbnz	r5, 80055c8 <_dtoa_r+0x40>
 80055aa:	2010      	movs	r0, #16
 80055ac:	f000 fe2a 	bl	8006204 <malloc>
 80055b0:	4602      	mov	r2, r0
 80055b2:	61e0      	str	r0, [r4, #28]
 80055b4:	b920      	cbnz	r0, 80055c0 <_dtoa_r+0x38>
 80055b6:	4bae      	ldr	r3, [pc, #696]	; (8005870 <_dtoa_r+0x2e8>)
 80055b8:	21ef      	movs	r1, #239	; 0xef
 80055ba:	48ae      	ldr	r0, [pc, #696]	; (8005874 <_dtoa_r+0x2ec>)
 80055bc:	f002 fc74 	bl	8007ea8 <__assert_func>
 80055c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80055c4:	6005      	str	r5, [r0, #0]
 80055c6:	60c5      	str	r5, [r0, #12]
 80055c8:	69e3      	ldr	r3, [r4, #28]
 80055ca:	6819      	ldr	r1, [r3, #0]
 80055cc:	b151      	cbz	r1, 80055e4 <_dtoa_r+0x5c>
 80055ce:	685a      	ldr	r2, [r3, #4]
 80055d0:	604a      	str	r2, [r1, #4]
 80055d2:	2301      	movs	r3, #1
 80055d4:	4093      	lsls	r3, r2
 80055d6:	608b      	str	r3, [r1, #8]
 80055d8:	4620      	mov	r0, r4
 80055da:	f000 ff07 	bl	80063ec <_Bfree>
 80055de:	69e3      	ldr	r3, [r4, #28]
 80055e0:	2200      	movs	r2, #0
 80055e2:	601a      	str	r2, [r3, #0]
 80055e4:	1e3b      	subs	r3, r7, #0
 80055e6:	bfbb      	ittet	lt
 80055e8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80055ec:	9303      	strlt	r3, [sp, #12]
 80055ee:	2300      	movge	r3, #0
 80055f0:	2201      	movlt	r2, #1
 80055f2:	bfac      	ite	ge
 80055f4:	f8c8 3000 	strge.w	r3, [r8]
 80055f8:	f8c8 2000 	strlt.w	r2, [r8]
 80055fc:	4b9e      	ldr	r3, [pc, #632]	; (8005878 <_dtoa_r+0x2f0>)
 80055fe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005602:	ea33 0308 	bics.w	r3, r3, r8
 8005606:	d11b      	bne.n	8005640 <_dtoa_r+0xb8>
 8005608:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800560a:	f242 730f 	movw	r3, #9999	; 0x270f
 800560e:	6013      	str	r3, [r2, #0]
 8005610:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005614:	4333      	orrs	r3, r6
 8005616:	f000 8593 	beq.w	8006140 <_dtoa_r+0xbb8>
 800561a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800561c:	b963      	cbnz	r3, 8005638 <_dtoa_r+0xb0>
 800561e:	4b97      	ldr	r3, [pc, #604]	; (800587c <_dtoa_r+0x2f4>)
 8005620:	e027      	b.n	8005672 <_dtoa_r+0xea>
 8005622:	4b97      	ldr	r3, [pc, #604]	; (8005880 <_dtoa_r+0x2f8>)
 8005624:	9300      	str	r3, [sp, #0]
 8005626:	3308      	adds	r3, #8
 8005628:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800562a:	6013      	str	r3, [r2, #0]
 800562c:	9800      	ldr	r0, [sp, #0]
 800562e:	b013      	add	sp, #76	; 0x4c
 8005630:	ecbd 8b04 	vpop	{d8-d9}
 8005634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005638:	4b90      	ldr	r3, [pc, #576]	; (800587c <_dtoa_r+0x2f4>)
 800563a:	9300      	str	r3, [sp, #0]
 800563c:	3303      	adds	r3, #3
 800563e:	e7f3      	b.n	8005628 <_dtoa_r+0xa0>
 8005640:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005644:	2200      	movs	r2, #0
 8005646:	ec51 0b17 	vmov	r0, r1, d7
 800564a:	eeb0 8a47 	vmov.f32	s16, s14
 800564e:	eef0 8a67 	vmov.f32	s17, s15
 8005652:	2300      	movs	r3, #0
 8005654:	f7fb fa40 	bl	8000ad8 <__aeabi_dcmpeq>
 8005658:	4681      	mov	r9, r0
 800565a:	b160      	cbz	r0, 8005676 <_dtoa_r+0xee>
 800565c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800565e:	2301      	movs	r3, #1
 8005660:	6013      	str	r3, [r2, #0]
 8005662:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 8568 	beq.w	800613a <_dtoa_r+0xbb2>
 800566a:	4b86      	ldr	r3, [pc, #536]	; (8005884 <_dtoa_r+0x2fc>)
 800566c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800566e:	6013      	str	r3, [r2, #0]
 8005670:	3b01      	subs	r3, #1
 8005672:	9300      	str	r3, [sp, #0]
 8005674:	e7da      	b.n	800562c <_dtoa_r+0xa4>
 8005676:	aa10      	add	r2, sp, #64	; 0x40
 8005678:	a911      	add	r1, sp, #68	; 0x44
 800567a:	4620      	mov	r0, r4
 800567c:	eeb0 0a48 	vmov.f32	s0, s16
 8005680:	eef0 0a68 	vmov.f32	s1, s17
 8005684:	f001 fa4e 	bl	8006b24 <__d2b>
 8005688:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800568c:	4682      	mov	sl, r0
 800568e:	2d00      	cmp	r5, #0
 8005690:	d07f      	beq.n	8005792 <_dtoa_r+0x20a>
 8005692:	ee18 3a90 	vmov	r3, s17
 8005696:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800569a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800569e:	ec51 0b18 	vmov	r0, r1, d8
 80056a2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80056a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80056aa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80056ae:	4619      	mov	r1, r3
 80056b0:	2200      	movs	r2, #0
 80056b2:	4b75      	ldr	r3, [pc, #468]	; (8005888 <_dtoa_r+0x300>)
 80056b4:	f7fa fdf0 	bl	8000298 <__aeabi_dsub>
 80056b8:	a367      	add	r3, pc, #412	; (adr r3, 8005858 <_dtoa_r+0x2d0>)
 80056ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056be:	f7fa ffa3 	bl	8000608 <__aeabi_dmul>
 80056c2:	a367      	add	r3, pc, #412	; (adr r3, 8005860 <_dtoa_r+0x2d8>)
 80056c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c8:	f7fa fde8 	bl	800029c <__adddf3>
 80056cc:	4606      	mov	r6, r0
 80056ce:	4628      	mov	r0, r5
 80056d0:	460f      	mov	r7, r1
 80056d2:	f7fa ff2f 	bl	8000534 <__aeabi_i2d>
 80056d6:	a364      	add	r3, pc, #400	; (adr r3, 8005868 <_dtoa_r+0x2e0>)
 80056d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056dc:	f7fa ff94 	bl	8000608 <__aeabi_dmul>
 80056e0:	4602      	mov	r2, r0
 80056e2:	460b      	mov	r3, r1
 80056e4:	4630      	mov	r0, r6
 80056e6:	4639      	mov	r1, r7
 80056e8:	f7fa fdd8 	bl	800029c <__adddf3>
 80056ec:	4606      	mov	r6, r0
 80056ee:	460f      	mov	r7, r1
 80056f0:	f7fb fa3a 	bl	8000b68 <__aeabi_d2iz>
 80056f4:	2200      	movs	r2, #0
 80056f6:	4683      	mov	fp, r0
 80056f8:	2300      	movs	r3, #0
 80056fa:	4630      	mov	r0, r6
 80056fc:	4639      	mov	r1, r7
 80056fe:	f7fb f9f5 	bl	8000aec <__aeabi_dcmplt>
 8005702:	b148      	cbz	r0, 8005718 <_dtoa_r+0x190>
 8005704:	4658      	mov	r0, fp
 8005706:	f7fa ff15 	bl	8000534 <__aeabi_i2d>
 800570a:	4632      	mov	r2, r6
 800570c:	463b      	mov	r3, r7
 800570e:	f7fb f9e3 	bl	8000ad8 <__aeabi_dcmpeq>
 8005712:	b908      	cbnz	r0, 8005718 <_dtoa_r+0x190>
 8005714:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005718:	f1bb 0f16 	cmp.w	fp, #22
 800571c:	d857      	bhi.n	80057ce <_dtoa_r+0x246>
 800571e:	4b5b      	ldr	r3, [pc, #364]	; (800588c <_dtoa_r+0x304>)
 8005720:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005728:	ec51 0b18 	vmov	r0, r1, d8
 800572c:	f7fb f9de 	bl	8000aec <__aeabi_dcmplt>
 8005730:	2800      	cmp	r0, #0
 8005732:	d04e      	beq.n	80057d2 <_dtoa_r+0x24a>
 8005734:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005738:	2300      	movs	r3, #0
 800573a:	930c      	str	r3, [sp, #48]	; 0x30
 800573c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800573e:	1b5b      	subs	r3, r3, r5
 8005740:	1e5a      	subs	r2, r3, #1
 8005742:	bf45      	ittet	mi
 8005744:	f1c3 0301 	rsbmi	r3, r3, #1
 8005748:	9305      	strmi	r3, [sp, #20]
 800574a:	2300      	movpl	r3, #0
 800574c:	2300      	movmi	r3, #0
 800574e:	9206      	str	r2, [sp, #24]
 8005750:	bf54      	ite	pl
 8005752:	9305      	strpl	r3, [sp, #20]
 8005754:	9306      	strmi	r3, [sp, #24]
 8005756:	f1bb 0f00 	cmp.w	fp, #0
 800575a:	db3c      	blt.n	80057d6 <_dtoa_r+0x24e>
 800575c:	9b06      	ldr	r3, [sp, #24]
 800575e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005762:	445b      	add	r3, fp
 8005764:	9306      	str	r3, [sp, #24]
 8005766:	2300      	movs	r3, #0
 8005768:	9308      	str	r3, [sp, #32]
 800576a:	9b07      	ldr	r3, [sp, #28]
 800576c:	2b09      	cmp	r3, #9
 800576e:	d868      	bhi.n	8005842 <_dtoa_r+0x2ba>
 8005770:	2b05      	cmp	r3, #5
 8005772:	bfc4      	itt	gt
 8005774:	3b04      	subgt	r3, #4
 8005776:	9307      	strgt	r3, [sp, #28]
 8005778:	9b07      	ldr	r3, [sp, #28]
 800577a:	f1a3 0302 	sub.w	r3, r3, #2
 800577e:	bfcc      	ite	gt
 8005780:	2500      	movgt	r5, #0
 8005782:	2501      	movle	r5, #1
 8005784:	2b03      	cmp	r3, #3
 8005786:	f200 8085 	bhi.w	8005894 <_dtoa_r+0x30c>
 800578a:	e8df f003 	tbb	[pc, r3]
 800578e:	3b2e      	.short	0x3b2e
 8005790:	5839      	.short	0x5839
 8005792:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005796:	441d      	add	r5, r3
 8005798:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800579c:	2b20      	cmp	r3, #32
 800579e:	bfc1      	itttt	gt
 80057a0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80057a4:	fa08 f803 	lslgt.w	r8, r8, r3
 80057a8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80057ac:	fa26 f303 	lsrgt.w	r3, r6, r3
 80057b0:	bfd6      	itet	le
 80057b2:	f1c3 0320 	rsble	r3, r3, #32
 80057b6:	ea48 0003 	orrgt.w	r0, r8, r3
 80057ba:	fa06 f003 	lslle.w	r0, r6, r3
 80057be:	f7fa fea9 	bl	8000514 <__aeabi_ui2d>
 80057c2:	2201      	movs	r2, #1
 80057c4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80057c8:	3d01      	subs	r5, #1
 80057ca:	920e      	str	r2, [sp, #56]	; 0x38
 80057cc:	e76f      	b.n	80056ae <_dtoa_r+0x126>
 80057ce:	2301      	movs	r3, #1
 80057d0:	e7b3      	b.n	800573a <_dtoa_r+0x1b2>
 80057d2:	900c      	str	r0, [sp, #48]	; 0x30
 80057d4:	e7b2      	b.n	800573c <_dtoa_r+0x1b4>
 80057d6:	9b05      	ldr	r3, [sp, #20]
 80057d8:	eba3 030b 	sub.w	r3, r3, fp
 80057dc:	9305      	str	r3, [sp, #20]
 80057de:	f1cb 0300 	rsb	r3, fp, #0
 80057e2:	9308      	str	r3, [sp, #32]
 80057e4:	2300      	movs	r3, #0
 80057e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80057e8:	e7bf      	b.n	800576a <_dtoa_r+0x1e2>
 80057ea:	2300      	movs	r3, #0
 80057ec:	9309      	str	r3, [sp, #36]	; 0x24
 80057ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	dc52      	bgt.n	800589a <_dtoa_r+0x312>
 80057f4:	2301      	movs	r3, #1
 80057f6:	9301      	str	r3, [sp, #4]
 80057f8:	9304      	str	r3, [sp, #16]
 80057fa:	461a      	mov	r2, r3
 80057fc:	920a      	str	r2, [sp, #40]	; 0x28
 80057fe:	e00b      	b.n	8005818 <_dtoa_r+0x290>
 8005800:	2301      	movs	r3, #1
 8005802:	e7f3      	b.n	80057ec <_dtoa_r+0x264>
 8005804:	2300      	movs	r3, #0
 8005806:	9309      	str	r3, [sp, #36]	; 0x24
 8005808:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800580a:	445b      	add	r3, fp
 800580c:	9301      	str	r3, [sp, #4]
 800580e:	3301      	adds	r3, #1
 8005810:	2b01      	cmp	r3, #1
 8005812:	9304      	str	r3, [sp, #16]
 8005814:	bfb8      	it	lt
 8005816:	2301      	movlt	r3, #1
 8005818:	69e0      	ldr	r0, [r4, #28]
 800581a:	2100      	movs	r1, #0
 800581c:	2204      	movs	r2, #4
 800581e:	f102 0614 	add.w	r6, r2, #20
 8005822:	429e      	cmp	r6, r3
 8005824:	d93d      	bls.n	80058a2 <_dtoa_r+0x31a>
 8005826:	6041      	str	r1, [r0, #4]
 8005828:	4620      	mov	r0, r4
 800582a:	f000 fd9f 	bl	800636c <_Balloc>
 800582e:	9000      	str	r0, [sp, #0]
 8005830:	2800      	cmp	r0, #0
 8005832:	d139      	bne.n	80058a8 <_dtoa_r+0x320>
 8005834:	4b16      	ldr	r3, [pc, #88]	; (8005890 <_dtoa_r+0x308>)
 8005836:	4602      	mov	r2, r0
 8005838:	f240 11af 	movw	r1, #431	; 0x1af
 800583c:	e6bd      	b.n	80055ba <_dtoa_r+0x32>
 800583e:	2301      	movs	r3, #1
 8005840:	e7e1      	b.n	8005806 <_dtoa_r+0x27e>
 8005842:	2501      	movs	r5, #1
 8005844:	2300      	movs	r3, #0
 8005846:	9307      	str	r3, [sp, #28]
 8005848:	9509      	str	r5, [sp, #36]	; 0x24
 800584a:	f04f 33ff 	mov.w	r3, #4294967295
 800584e:	9301      	str	r3, [sp, #4]
 8005850:	9304      	str	r3, [sp, #16]
 8005852:	2200      	movs	r2, #0
 8005854:	2312      	movs	r3, #18
 8005856:	e7d1      	b.n	80057fc <_dtoa_r+0x274>
 8005858:	636f4361 	.word	0x636f4361
 800585c:	3fd287a7 	.word	0x3fd287a7
 8005860:	8b60c8b3 	.word	0x8b60c8b3
 8005864:	3fc68a28 	.word	0x3fc68a28
 8005868:	509f79fb 	.word	0x509f79fb
 800586c:	3fd34413 	.word	0x3fd34413
 8005870:	08008d1a 	.word	0x08008d1a
 8005874:	08008d31 	.word	0x08008d31
 8005878:	7ff00000 	.word	0x7ff00000
 800587c:	08008d16 	.word	0x08008d16
 8005880:	08008d0d 	.word	0x08008d0d
 8005884:	08008ce5 	.word	0x08008ce5
 8005888:	3ff80000 	.word	0x3ff80000
 800588c:	08008e20 	.word	0x08008e20
 8005890:	08008d89 	.word	0x08008d89
 8005894:	2301      	movs	r3, #1
 8005896:	9309      	str	r3, [sp, #36]	; 0x24
 8005898:	e7d7      	b.n	800584a <_dtoa_r+0x2c2>
 800589a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800589c:	9301      	str	r3, [sp, #4]
 800589e:	9304      	str	r3, [sp, #16]
 80058a0:	e7ba      	b.n	8005818 <_dtoa_r+0x290>
 80058a2:	3101      	adds	r1, #1
 80058a4:	0052      	lsls	r2, r2, #1
 80058a6:	e7ba      	b.n	800581e <_dtoa_r+0x296>
 80058a8:	69e3      	ldr	r3, [r4, #28]
 80058aa:	9a00      	ldr	r2, [sp, #0]
 80058ac:	601a      	str	r2, [r3, #0]
 80058ae:	9b04      	ldr	r3, [sp, #16]
 80058b0:	2b0e      	cmp	r3, #14
 80058b2:	f200 80a8 	bhi.w	8005a06 <_dtoa_r+0x47e>
 80058b6:	2d00      	cmp	r5, #0
 80058b8:	f000 80a5 	beq.w	8005a06 <_dtoa_r+0x47e>
 80058bc:	f1bb 0f00 	cmp.w	fp, #0
 80058c0:	dd38      	ble.n	8005934 <_dtoa_r+0x3ac>
 80058c2:	4bc0      	ldr	r3, [pc, #768]	; (8005bc4 <_dtoa_r+0x63c>)
 80058c4:	f00b 020f 	and.w	r2, fp, #15
 80058c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80058cc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80058d0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80058d4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80058d8:	d019      	beq.n	800590e <_dtoa_r+0x386>
 80058da:	4bbb      	ldr	r3, [pc, #748]	; (8005bc8 <_dtoa_r+0x640>)
 80058dc:	ec51 0b18 	vmov	r0, r1, d8
 80058e0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80058e4:	f7fa ffba 	bl	800085c <__aeabi_ddiv>
 80058e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058ec:	f008 080f 	and.w	r8, r8, #15
 80058f0:	2503      	movs	r5, #3
 80058f2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005bc8 <_dtoa_r+0x640>
 80058f6:	f1b8 0f00 	cmp.w	r8, #0
 80058fa:	d10a      	bne.n	8005912 <_dtoa_r+0x38a>
 80058fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005900:	4632      	mov	r2, r6
 8005902:	463b      	mov	r3, r7
 8005904:	f7fa ffaa 	bl	800085c <__aeabi_ddiv>
 8005908:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800590c:	e02b      	b.n	8005966 <_dtoa_r+0x3de>
 800590e:	2502      	movs	r5, #2
 8005910:	e7ef      	b.n	80058f2 <_dtoa_r+0x36a>
 8005912:	f018 0f01 	tst.w	r8, #1
 8005916:	d008      	beq.n	800592a <_dtoa_r+0x3a2>
 8005918:	4630      	mov	r0, r6
 800591a:	4639      	mov	r1, r7
 800591c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005920:	f7fa fe72 	bl	8000608 <__aeabi_dmul>
 8005924:	3501      	adds	r5, #1
 8005926:	4606      	mov	r6, r0
 8005928:	460f      	mov	r7, r1
 800592a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800592e:	f109 0908 	add.w	r9, r9, #8
 8005932:	e7e0      	b.n	80058f6 <_dtoa_r+0x36e>
 8005934:	f000 809f 	beq.w	8005a76 <_dtoa_r+0x4ee>
 8005938:	f1cb 0600 	rsb	r6, fp, #0
 800593c:	4ba1      	ldr	r3, [pc, #644]	; (8005bc4 <_dtoa_r+0x63c>)
 800593e:	4fa2      	ldr	r7, [pc, #648]	; (8005bc8 <_dtoa_r+0x640>)
 8005940:	f006 020f 	and.w	r2, r6, #15
 8005944:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800594c:	ec51 0b18 	vmov	r0, r1, d8
 8005950:	f7fa fe5a 	bl	8000608 <__aeabi_dmul>
 8005954:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005958:	1136      	asrs	r6, r6, #4
 800595a:	2300      	movs	r3, #0
 800595c:	2502      	movs	r5, #2
 800595e:	2e00      	cmp	r6, #0
 8005960:	d17e      	bne.n	8005a60 <_dtoa_r+0x4d8>
 8005962:	2b00      	cmp	r3, #0
 8005964:	d1d0      	bne.n	8005908 <_dtoa_r+0x380>
 8005966:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005968:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800596c:	2b00      	cmp	r3, #0
 800596e:	f000 8084 	beq.w	8005a7a <_dtoa_r+0x4f2>
 8005972:	4b96      	ldr	r3, [pc, #600]	; (8005bcc <_dtoa_r+0x644>)
 8005974:	2200      	movs	r2, #0
 8005976:	4640      	mov	r0, r8
 8005978:	4649      	mov	r1, r9
 800597a:	f7fb f8b7 	bl	8000aec <__aeabi_dcmplt>
 800597e:	2800      	cmp	r0, #0
 8005980:	d07b      	beq.n	8005a7a <_dtoa_r+0x4f2>
 8005982:	9b04      	ldr	r3, [sp, #16]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d078      	beq.n	8005a7a <_dtoa_r+0x4f2>
 8005988:	9b01      	ldr	r3, [sp, #4]
 800598a:	2b00      	cmp	r3, #0
 800598c:	dd39      	ble.n	8005a02 <_dtoa_r+0x47a>
 800598e:	4b90      	ldr	r3, [pc, #576]	; (8005bd0 <_dtoa_r+0x648>)
 8005990:	2200      	movs	r2, #0
 8005992:	4640      	mov	r0, r8
 8005994:	4649      	mov	r1, r9
 8005996:	f7fa fe37 	bl	8000608 <__aeabi_dmul>
 800599a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800599e:	9e01      	ldr	r6, [sp, #4]
 80059a0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80059a4:	3501      	adds	r5, #1
 80059a6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80059aa:	4628      	mov	r0, r5
 80059ac:	f7fa fdc2 	bl	8000534 <__aeabi_i2d>
 80059b0:	4642      	mov	r2, r8
 80059b2:	464b      	mov	r3, r9
 80059b4:	f7fa fe28 	bl	8000608 <__aeabi_dmul>
 80059b8:	4b86      	ldr	r3, [pc, #536]	; (8005bd4 <_dtoa_r+0x64c>)
 80059ba:	2200      	movs	r2, #0
 80059bc:	f7fa fc6e 	bl	800029c <__adddf3>
 80059c0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80059c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059c8:	9303      	str	r3, [sp, #12]
 80059ca:	2e00      	cmp	r6, #0
 80059cc:	d158      	bne.n	8005a80 <_dtoa_r+0x4f8>
 80059ce:	4b82      	ldr	r3, [pc, #520]	; (8005bd8 <_dtoa_r+0x650>)
 80059d0:	2200      	movs	r2, #0
 80059d2:	4640      	mov	r0, r8
 80059d4:	4649      	mov	r1, r9
 80059d6:	f7fa fc5f 	bl	8000298 <__aeabi_dsub>
 80059da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059de:	4680      	mov	r8, r0
 80059e0:	4689      	mov	r9, r1
 80059e2:	f7fb f8a1 	bl	8000b28 <__aeabi_dcmpgt>
 80059e6:	2800      	cmp	r0, #0
 80059e8:	f040 8296 	bne.w	8005f18 <_dtoa_r+0x990>
 80059ec:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80059f0:	4640      	mov	r0, r8
 80059f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80059f6:	4649      	mov	r1, r9
 80059f8:	f7fb f878 	bl	8000aec <__aeabi_dcmplt>
 80059fc:	2800      	cmp	r0, #0
 80059fe:	f040 8289 	bne.w	8005f14 <_dtoa_r+0x98c>
 8005a02:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005a06:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	f2c0 814e 	blt.w	8005caa <_dtoa_r+0x722>
 8005a0e:	f1bb 0f0e 	cmp.w	fp, #14
 8005a12:	f300 814a 	bgt.w	8005caa <_dtoa_r+0x722>
 8005a16:	4b6b      	ldr	r3, [pc, #428]	; (8005bc4 <_dtoa_r+0x63c>)
 8005a18:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005a1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	f280 80dc 	bge.w	8005be0 <_dtoa_r+0x658>
 8005a28:	9b04      	ldr	r3, [sp, #16]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	f300 80d8 	bgt.w	8005be0 <_dtoa_r+0x658>
 8005a30:	f040 826f 	bne.w	8005f12 <_dtoa_r+0x98a>
 8005a34:	4b68      	ldr	r3, [pc, #416]	; (8005bd8 <_dtoa_r+0x650>)
 8005a36:	2200      	movs	r2, #0
 8005a38:	4640      	mov	r0, r8
 8005a3a:	4649      	mov	r1, r9
 8005a3c:	f7fa fde4 	bl	8000608 <__aeabi_dmul>
 8005a40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a44:	f7fb f866 	bl	8000b14 <__aeabi_dcmpge>
 8005a48:	9e04      	ldr	r6, [sp, #16]
 8005a4a:	4637      	mov	r7, r6
 8005a4c:	2800      	cmp	r0, #0
 8005a4e:	f040 8245 	bne.w	8005edc <_dtoa_r+0x954>
 8005a52:	9d00      	ldr	r5, [sp, #0]
 8005a54:	2331      	movs	r3, #49	; 0x31
 8005a56:	f805 3b01 	strb.w	r3, [r5], #1
 8005a5a:	f10b 0b01 	add.w	fp, fp, #1
 8005a5e:	e241      	b.n	8005ee4 <_dtoa_r+0x95c>
 8005a60:	07f2      	lsls	r2, r6, #31
 8005a62:	d505      	bpl.n	8005a70 <_dtoa_r+0x4e8>
 8005a64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a68:	f7fa fdce 	bl	8000608 <__aeabi_dmul>
 8005a6c:	3501      	adds	r5, #1
 8005a6e:	2301      	movs	r3, #1
 8005a70:	1076      	asrs	r6, r6, #1
 8005a72:	3708      	adds	r7, #8
 8005a74:	e773      	b.n	800595e <_dtoa_r+0x3d6>
 8005a76:	2502      	movs	r5, #2
 8005a78:	e775      	b.n	8005966 <_dtoa_r+0x3de>
 8005a7a:	9e04      	ldr	r6, [sp, #16]
 8005a7c:	465f      	mov	r7, fp
 8005a7e:	e792      	b.n	80059a6 <_dtoa_r+0x41e>
 8005a80:	9900      	ldr	r1, [sp, #0]
 8005a82:	4b50      	ldr	r3, [pc, #320]	; (8005bc4 <_dtoa_r+0x63c>)
 8005a84:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005a88:	4431      	add	r1, r6
 8005a8a:	9102      	str	r1, [sp, #8]
 8005a8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a8e:	eeb0 9a47 	vmov.f32	s18, s14
 8005a92:	eef0 9a67 	vmov.f32	s19, s15
 8005a96:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005a9a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005a9e:	2900      	cmp	r1, #0
 8005aa0:	d044      	beq.n	8005b2c <_dtoa_r+0x5a4>
 8005aa2:	494e      	ldr	r1, [pc, #312]	; (8005bdc <_dtoa_r+0x654>)
 8005aa4:	2000      	movs	r0, #0
 8005aa6:	f7fa fed9 	bl	800085c <__aeabi_ddiv>
 8005aaa:	ec53 2b19 	vmov	r2, r3, d9
 8005aae:	f7fa fbf3 	bl	8000298 <__aeabi_dsub>
 8005ab2:	9d00      	ldr	r5, [sp, #0]
 8005ab4:	ec41 0b19 	vmov	d9, r0, r1
 8005ab8:	4649      	mov	r1, r9
 8005aba:	4640      	mov	r0, r8
 8005abc:	f7fb f854 	bl	8000b68 <__aeabi_d2iz>
 8005ac0:	4606      	mov	r6, r0
 8005ac2:	f7fa fd37 	bl	8000534 <__aeabi_i2d>
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	460b      	mov	r3, r1
 8005aca:	4640      	mov	r0, r8
 8005acc:	4649      	mov	r1, r9
 8005ace:	f7fa fbe3 	bl	8000298 <__aeabi_dsub>
 8005ad2:	3630      	adds	r6, #48	; 0x30
 8005ad4:	f805 6b01 	strb.w	r6, [r5], #1
 8005ad8:	ec53 2b19 	vmov	r2, r3, d9
 8005adc:	4680      	mov	r8, r0
 8005ade:	4689      	mov	r9, r1
 8005ae0:	f7fb f804 	bl	8000aec <__aeabi_dcmplt>
 8005ae4:	2800      	cmp	r0, #0
 8005ae6:	d164      	bne.n	8005bb2 <_dtoa_r+0x62a>
 8005ae8:	4642      	mov	r2, r8
 8005aea:	464b      	mov	r3, r9
 8005aec:	4937      	ldr	r1, [pc, #220]	; (8005bcc <_dtoa_r+0x644>)
 8005aee:	2000      	movs	r0, #0
 8005af0:	f7fa fbd2 	bl	8000298 <__aeabi_dsub>
 8005af4:	ec53 2b19 	vmov	r2, r3, d9
 8005af8:	f7fa fff8 	bl	8000aec <__aeabi_dcmplt>
 8005afc:	2800      	cmp	r0, #0
 8005afe:	f040 80b6 	bne.w	8005c6e <_dtoa_r+0x6e6>
 8005b02:	9b02      	ldr	r3, [sp, #8]
 8005b04:	429d      	cmp	r5, r3
 8005b06:	f43f af7c 	beq.w	8005a02 <_dtoa_r+0x47a>
 8005b0a:	4b31      	ldr	r3, [pc, #196]	; (8005bd0 <_dtoa_r+0x648>)
 8005b0c:	ec51 0b19 	vmov	r0, r1, d9
 8005b10:	2200      	movs	r2, #0
 8005b12:	f7fa fd79 	bl	8000608 <__aeabi_dmul>
 8005b16:	4b2e      	ldr	r3, [pc, #184]	; (8005bd0 <_dtoa_r+0x648>)
 8005b18:	ec41 0b19 	vmov	d9, r0, r1
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	4640      	mov	r0, r8
 8005b20:	4649      	mov	r1, r9
 8005b22:	f7fa fd71 	bl	8000608 <__aeabi_dmul>
 8005b26:	4680      	mov	r8, r0
 8005b28:	4689      	mov	r9, r1
 8005b2a:	e7c5      	b.n	8005ab8 <_dtoa_r+0x530>
 8005b2c:	ec51 0b17 	vmov	r0, r1, d7
 8005b30:	f7fa fd6a 	bl	8000608 <__aeabi_dmul>
 8005b34:	9b02      	ldr	r3, [sp, #8]
 8005b36:	9d00      	ldr	r5, [sp, #0]
 8005b38:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b3a:	ec41 0b19 	vmov	d9, r0, r1
 8005b3e:	4649      	mov	r1, r9
 8005b40:	4640      	mov	r0, r8
 8005b42:	f7fb f811 	bl	8000b68 <__aeabi_d2iz>
 8005b46:	4606      	mov	r6, r0
 8005b48:	f7fa fcf4 	bl	8000534 <__aeabi_i2d>
 8005b4c:	3630      	adds	r6, #48	; 0x30
 8005b4e:	4602      	mov	r2, r0
 8005b50:	460b      	mov	r3, r1
 8005b52:	4640      	mov	r0, r8
 8005b54:	4649      	mov	r1, r9
 8005b56:	f7fa fb9f 	bl	8000298 <__aeabi_dsub>
 8005b5a:	f805 6b01 	strb.w	r6, [r5], #1
 8005b5e:	9b02      	ldr	r3, [sp, #8]
 8005b60:	429d      	cmp	r5, r3
 8005b62:	4680      	mov	r8, r0
 8005b64:	4689      	mov	r9, r1
 8005b66:	f04f 0200 	mov.w	r2, #0
 8005b6a:	d124      	bne.n	8005bb6 <_dtoa_r+0x62e>
 8005b6c:	4b1b      	ldr	r3, [pc, #108]	; (8005bdc <_dtoa_r+0x654>)
 8005b6e:	ec51 0b19 	vmov	r0, r1, d9
 8005b72:	f7fa fb93 	bl	800029c <__adddf3>
 8005b76:	4602      	mov	r2, r0
 8005b78:	460b      	mov	r3, r1
 8005b7a:	4640      	mov	r0, r8
 8005b7c:	4649      	mov	r1, r9
 8005b7e:	f7fa ffd3 	bl	8000b28 <__aeabi_dcmpgt>
 8005b82:	2800      	cmp	r0, #0
 8005b84:	d173      	bne.n	8005c6e <_dtoa_r+0x6e6>
 8005b86:	ec53 2b19 	vmov	r2, r3, d9
 8005b8a:	4914      	ldr	r1, [pc, #80]	; (8005bdc <_dtoa_r+0x654>)
 8005b8c:	2000      	movs	r0, #0
 8005b8e:	f7fa fb83 	bl	8000298 <__aeabi_dsub>
 8005b92:	4602      	mov	r2, r0
 8005b94:	460b      	mov	r3, r1
 8005b96:	4640      	mov	r0, r8
 8005b98:	4649      	mov	r1, r9
 8005b9a:	f7fa ffa7 	bl	8000aec <__aeabi_dcmplt>
 8005b9e:	2800      	cmp	r0, #0
 8005ba0:	f43f af2f 	beq.w	8005a02 <_dtoa_r+0x47a>
 8005ba4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005ba6:	1e6b      	subs	r3, r5, #1
 8005ba8:	930f      	str	r3, [sp, #60]	; 0x3c
 8005baa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005bae:	2b30      	cmp	r3, #48	; 0x30
 8005bb0:	d0f8      	beq.n	8005ba4 <_dtoa_r+0x61c>
 8005bb2:	46bb      	mov	fp, r7
 8005bb4:	e04a      	b.n	8005c4c <_dtoa_r+0x6c4>
 8005bb6:	4b06      	ldr	r3, [pc, #24]	; (8005bd0 <_dtoa_r+0x648>)
 8005bb8:	f7fa fd26 	bl	8000608 <__aeabi_dmul>
 8005bbc:	4680      	mov	r8, r0
 8005bbe:	4689      	mov	r9, r1
 8005bc0:	e7bd      	b.n	8005b3e <_dtoa_r+0x5b6>
 8005bc2:	bf00      	nop
 8005bc4:	08008e20 	.word	0x08008e20
 8005bc8:	08008df8 	.word	0x08008df8
 8005bcc:	3ff00000 	.word	0x3ff00000
 8005bd0:	40240000 	.word	0x40240000
 8005bd4:	401c0000 	.word	0x401c0000
 8005bd8:	40140000 	.word	0x40140000
 8005bdc:	3fe00000 	.word	0x3fe00000
 8005be0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005be4:	9d00      	ldr	r5, [sp, #0]
 8005be6:	4642      	mov	r2, r8
 8005be8:	464b      	mov	r3, r9
 8005bea:	4630      	mov	r0, r6
 8005bec:	4639      	mov	r1, r7
 8005bee:	f7fa fe35 	bl	800085c <__aeabi_ddiv>
 8005bf2:	f7fa ffb9 	bl	8000b68 <__aeabi_d2iz>
 8005bf6:	9001      	str	r0, [sp, #4]
 8005bf8:	f7fa fc9c 	bl	8000534 <__aeabi_i2d>
 8005bfc:	4642      	mov	r2, r8
 8005bfe:	464b      	mov	r3, r9
 8005c00:	f7fa fd02 	bl	8000608 <__aeabi_dmul>
 8005c04:	4602      	mov	r2, r0
 8005c06:	460b      	mov	r3, r1
 8005c08:	4630      	mov	r0, r6
 8005c0a:	4639      	mov	r1, r7
 8005c0c:	f7fa fb44 	bl	8000298 <__aeabi_dsub>
 8005c10:	9e01      	ldr	r6, [sp, #4]
 8005c12:	9f04      	ldr	r7, [sp, #16]
 8005c14:	3630      	adds	r6, #48	; 0x30
 8005c16:	f805 6b01 	strb.w	r6, [r5], #1
 8005c1a:	9e00      	ldr	r6, [sp, #0]
 8005c1c:	1bae      	subs	r6, r5, r6
 8005c1e:	42b7      	cmp	r7, r6
 8005c20:	4602      	mov	r2, r0
 8005c22:	460b      	mov	r3, r1
 8005c24:	d134      	bne.n	8005c90 <_dtoa_r+0x708>
 8005c26:	f7fa fb39 	bl	800029c <__adddf3>
 8005c2a:	4642      	mov	r2, r8
 8005c2c:	464b      	mov	r3, r9
 8005c2e:	4606      	mov	r6, r0
 8005c30:	460f      	mov	r7, r1
 8005c32:	f7fa ff79 	bl	8000b28 <__aeabi_dcmpgt>
 8005c36:	b9c8      	cbnz	r0, 8005c6c <_dtoa_r+0x6e4>
 8005c38:	4642      	mov	r2, r8
 8005c3a:	464b      	mov	r3, r9
 8005c3c:	4630      	mov	r0, r6
 8005c3e:	4639      	mov	r1, r7
 8005c40:	f7fa ff4a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c44:	b110      	cbz	r0, 8005c4c <_dtoa_r+0x6c4>
 8005c46:	9b01      	ldr	r3, [sp, #4]
 8005c48:	07db      	lsls	r3, r3, #31
 8005c4a:	d40f      	bmi.n	8005c6c <_dtoa_r+0x6e4>
 8005c4c:	4651      	mov	r1, sl
 8005c4e:	4620      	mov	r0, r4
 8005c50:	f000 fbcc 	bl	80063ec <_Bfree>
 8005c54:	2300      	movs	r3, #0
 8005c56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005c58:	702b      	strb	r3, [r5, #0]
 8005c5a:	f10b 0301 	add.w	r3, fp, #1
 8005c5e:	6013      	str	r3, [r2, #0]
 8005c60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	f43f ace2 	beq.w	800562c <_dtoa_r+0xa4>
 8005c68:	601d      	str	r5, [r3, #0]
 8005c6a:	e4df      	b.n	800562c <_dtoa_r+0xa4>
 8005c6c:	465f      	mov	r7, fp
 8005c6e:	462b      	mov	r3, r5
 8005c70:	461d      	mov	r5, r3
 8005c72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c76:	2a39      	cmp	r2, #57	; 0x39
 8005c78:	d106      	bne.n	8005c88 <_dtoa_r+0x700>
 8005c7a:	9a00      	ldr	r2, [sp, #0]
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d1f7      	bne.n	8005c70 <_dtoa_r+0x6e8>
 8005c80:	9900      	ldr	r1, [sp, #0]
 8005c82:	2230      	movs	r2, #48	; 0x30
 8005c84:	3701      	adds	r7, #1
 8005c86:	700a      	strb	r2, [r1, #0]
 8005c88:	781a      	ldrb	r2, [r3, #0]
 8005c8a:	3201      	adds	r2, #1
 8005c8c:	701a      	strb	r2, [r3, #0]
 8005c8e:	e790      	b.n	8005bb2 <_dtoa_r+0x62a>
 8005c90:	4ba3      	ldr	r3, [pc, #652]	; (8005f20 <_dtoa_r+0x998>)
 8005c92:	2200      	movs	r2, #0
 8005c94:	f7fa fcb8 	bl	8000608 <__aeabi_dmul>
 8005c98:	2200      	movs	r2, #0
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	4606      	mov	r6, r0
 8005c9e:	460f      	mov	r7, r1
 8005ca0:	f7fa ff1a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ca4:	2800      	cmp	r0, #0
 8005ca6:	d09e      	beq.n	8005be6 <_dtoa_r+0x65e>
 8005ca8:	e7d0      	b.n	8005c4c <_dtoa_r+0x6c4>
 8005caa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005cac:	2a00      	cmp	r2, #0
 8005cae:	f000 80ca 	beq.w	8005e46 <_dtoa_r+0x8be>
 8005cb2:	9a07      	ldr	r2, [sp, #28]
 8005cb4:	2a01      	cmp	r2, #1
 8005cb6:	f300 80ad 	bgt.w	8005e14 <_dtoa_r+0x88c>
 8005cba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005cbc:	2a00      	cmp	r2, #0
 8005cbe:	f000 80a5 	beq.w	8005e0c <_dtoa_r+0x884>
 8005cc2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005cc6:	9e08      	ldr	r6, [sp, #32]
 8005cc8:	9d05      	ldr	r5, [sp, #20]
 8005cca:	9a05      	ldr	r2, [sp, #20]
 8005ccc:	441a      	add	r2, r3
 8005cce:	9205      	str	r2, [sp, #20]
 8005cd0:	9a06      	ldr	r2, [sp, #24]
 8005cd2:	2101      	movs	r1, #1
 8005cd4:	441a      	add	r2, r3
 8005cd6:	4620      	mov	r0, r4
 8005cd8:	9206      	str	r2, [sp, #24]
 8005cda:	f000 fc87 	bl	80065ec <__i2b>
 8005cde:	4607      	mov	r7, r0
 8005ce0:	b165      	cbz	r5, 8005cfc <_dtoa_r+0x774>
 8005ce2:	9b06      	ldr	r3, [sp, #24]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	dd09      	ble.n	8005cfc <_dtoa_r+0x774>
 8005ce8:	42ab      	cmp	r3, r5
 8005cea:	9a05      	ldr	r2, [sp, #20]
 8005cec:	bfa8      	it	ge
 8005cee:	462b      	movge	r3, r5
 8005cf0:	1ad2      	subs	r2, r2, r3
 8005cf2:	9205      	str	r2, [sp, #20]
 8005cf4:	9a06      	ldr	r2, [sp, #24]
 8005cf6:	1aed      	subs	r5, r5, r3
 8005cf8:	1ad3      	subs	r3, r2, r3
 8005cfa:	9306      	str	r3, [sp, #24]
 8005cfc:	9b08      	ldr	r3, [sp, #32]
 8005cfe:	b1f3      	cbz	r3, 8005d3e <_dtoa_r+0x7b6>
 8005d00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	f000 80a3 	beq.w	8005e4e <_dtoa_r+0x8c6>
 8005d08:	2e00      	cmp	r6, #0
 8005d0a:	dd10      	ble.n	8005d2e <_dtoa_r+0x7a6>
 8005d0c:	4639      	mov	r1, r7
 8005d0e:	4632      	mov	r2, r6
 8005d10:	4620      	mov	r0, r4
 8005d12:	f000 fd2b 	bl	800676c <__pow5mult>
 8005d16:	4652      	mov	r2, sl
 8005d18:	4601      	mov	r1, r0
 8005d1a:	4607      	mov	r7, r0
 8005d1c:	4620      	mov	r0, r4
 8005d1e:	f000 fc7b 	bl	8006618 <__multiply>
 8005d22:	4651      	mov	r1, sl
 8005d24:	4680      	mov	r8, r0
 8005d26:	4620      	mov	r0, r4
 8005d28:	f000 fb60 	bl	80063ec <_Bfree>
 8005d2c:	46c2      	mov	sl, r8
 8005d2e:	9b08      	ldr	r3, [sp, #32]
 8005d30:	1b9a      	subs	r2, r3, r6
 8005d32:	d004      	beq.n	8005d3e <_dtoa_r+0x7b6>
 8005d34:	4651      	mov	r1, sl
 8005d36:	4620      	mov	r0, r4
 8005d38:	f000 fd18 	bl	800676c <__pow5mult>
 8005d3c:	4682      	mov	sl, r0
 8005d3e:	2101      	movs	r1, #1
 8005d40:	4620      	mov	r0, r4
 8005d42:	f000 fc53 	bl	80065ec <__i2b>
 8005d46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	4606      	mov	r6, r0
 8005d4c:	f340 8081 	ble.w	8005e52 <_dtoa_r+0x8ca>
 8005d50:	461a      	mov	r2, r3
 8005d52:	4601      	mov	r1, r0
 8005d54:	4620      	mov	r0, r4
 8005d56:	f000 fd09 	bl	800676c <__pow5mult>
 8005d5a:	9b07      	ldr	r3, [sp, #28]
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	4606      	mov	r6, r0
 8005d60:	dd7a      	ble.n	8005e58 <_dtoa_r+0x8d0>
 8005d62:	f04f 0800 	mov.w	r8, #0
 8005d66:	6933      	ldr	r3, [r6, #16]
 8005d68:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005d6c:	6918      	ldr	r0, [r3, #16]
 8005d6e:	f000 fbef 	bl	8006550 <__hi0bits>
 8005d72:	f1c0 0020 	rsb	r0, r0, #32
 8005d76:	9b06      	ldr	r3, [sp, #24]
 8005d78:	4418      	add	r0, r3
 8005d7a:	f010 001f 	ands.w	r0, r0, #31
 8005d7e:	f000 8094 	beq.w	8005eaa <_dtoa_r+0x922>
 8005d82:	f1c0 0320 	rsb	r3, r0, #32
 8005d86:	2b04      	cmp	r3, #4
 8005d88:	f340 8085 	ble.w	8005e96 <_dtoa_r+0x90e>
 8005d8c:	9b05      	ldr	r3, [sp, #20]
 8005d8e:	f1c0 001c 	rsb	r0, r0, #28
 8005d92:	4403      	add	r3, r0
 8005d94:	9305      	str	r3, [sp, #20]
 8005d96:	9b06      	ldr	r3, [sp, #24]
 8005d98:	4403      	add	r3, r0
 8005d9a:	4405      	add	r5, r0
 8005d9c:	9306      	str	r3, [sp, #24]
 8005d9e:	9b05      	ldr	r3, [sp, #20]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	dd05      	ble.n	8005db0 <_dtoa_r+0x828>
 8005da4:	4651      	mov	r1, sl
 8005da6:	461a      	mov	r2, r3
 8005da8:	4620      	mov	r0, r4
 8005daa:	f000 fd39 	bl	8006820 <__lshift>
 8005dae:	4682      	mov	sl, r0
 8005db0:	9b06      	ldr	r3, [sp, #24]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	dd05      	ble.n	8005dc2 <_dtoa_r+0x83a>
 8005db6:	4631      	mov	r1, r6
 8005db8:	461a      	mov	r2, r3
 8005dba:	4620      	mov	r0, r4
 8005dbc:	f000 fd30 	bl	8006820 <__lshift>
 8005dc0:	4606      	mov	r6, r0
 8005dc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d072      	beq.n	8005eae <_dtoa_r+0x926>
 8005dc8:	4631      	mov	r1, r6
 8005dca:	4650      	mov	r0, sl
 8005dcc:	f000 fd94 	bl	80068f8 <__mcmp>
 8005dd0:	2800      	cmp	r0, #0
 8005dd2:	da6c      	bge.n	8005eae <_dtoa_r+0x926>
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	4651      	mov	r1, sl
 8005dd8:	220a      	movs	r2, #10
 8005dda:	4620      	mov	r0, r4
 8005ddc:	f000 fb28 	bl	8006430 <__multadd>
 8005de0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005de2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005de6:	4682      	mov	sl, r0
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	f000 81b0 	beq.w	800614e <_dtoa_r+0xbc6>
 8005dee:	2300      	movs	r3, #0
 8005df0:	4639      	mov	r1, r7
 8005df2:	220a      	movs	r2, #10
 8005df4:	4620      	mov	r0, r4
 8005df6:	f000 fb1b 	bl	8006430 <__multadd>
 8005dfa:	9b01      	ldr	r3, [sp, #4]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	4607      	mov	r7, r0
 8005e00:	f300 8096 	bgt.w	8005f30 <_dtoa_r+0x9a8>
 8005e04:	9b07      	ldr	r3, [sp, #28]
 8005e06:	2b02      	cmp	r3, #2
 8005e08:	dc59      	bgt.n	8005ebe <_dtoa_r+0x936>
 8005e0a:	e091      	b.n	8005f30 <_dtoa_r+0x9a8>
 8005e0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005e0e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005e12:	e758      	b.n	8005cc6 <_dtoa_r+0x73e>
 8005e14:	9b04      	ldr	r3, [sp, #16]
 8005e16:	1e5e      	subs	r6, r3, #1
 8005e18:	9b08      	ldr	r3, [sp, #32]
 8005e1a:	42b3      	cmp	r3, r6
 8005e1c:	bfbf      	itttt	lt
 8005e1e:	9b08      	ldrlt	r3, [sp, #32]
 8005e20:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8005e22:	9608      	strlt	r6, [sp, #32]
 8005e24:	1af3      	sublt	r3, r6, r3
 8005e26:	bfb4      	ite	lt
 8005e28:	18d2      	addlt	r2, r2, r3
 8005e2a:	1b9e      	subge	r6, r3, r6
 8005e2c:	9b04      	ldr	r3, [sp, #16]
 8005e2e:	bfbc      	itt	lt
 8005e30:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8005e32:	2600      	movlt	r6, #0
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	bfb7      	itett	lt
 8005e38:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8005e3c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8005e40:	1a9d      	sublt	r5, r3, r2
 8005e42:	2300      	movlt	r3, #0
 8005e44:	e741      	b.n	8005cca <_dtoa_r+0x742>
 8005e46:	9e08      	ldr	r6, [sp, #32]
 8005e48:	9d05      	ldr	r5, [sp, #20]
 8005e4a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005e4c:	e748      	b.n	8005ce0 <_dtoa_r+0x758>
 8005e4e:	9a08      	ldr	r2, [sp, #32]
 8005e50:	e770      	b.n	8005d34 <_dtoa_r+0x7ac>
 8005e52:	9b07      	ldr	r3, [sp, #28]
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	dc19      	bgt.n	8005e8c <_dtoa_r+0x904>
 8005e58:	9b02      	ldr	r3, [sp, #8]
 8005e5a:	b9bb      	cbnz	r3, 8005e8c <_dtoa_r+0x904>
 8005e5c:	9b03      	ldr	r3, [sp, #12]
 8005e5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e62:	b99b      	cbnz	r3, 8005e8c <_dtoa_r+0x904>
 8005e64:	9b03      	ldr	r3, [sp, #12]
 8005e66:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e6a:	0d1b      	lsrs	r3, r3, #20
 8005e6c:	051b      	lsls	r3, r3, #20
 8005e6e:	b183      	cbz	r3, 8005e92 <_dtoa_r+0x90a>
 8005e70:	9b05      	ldr	r3, [sp, #20]
 8005e72:	3301      	adds	r3, #1
 8005e74:	9305      	str	r3, [sp, #20]
 8005e76:	9b06      	ldr	r3, [sp, #24]
 8005e78:	3301      	adds	r3, #1
 8005e7a:	9306      	str	r3, [sp, #24]
 8005e7c:	f04f 0801 	mov.w	r8, #1
 8005e80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	f47f af6f 	bne.w	8005d66 <_dtoa_r+0x7de>
 8005e88:	2001      	movs	r0, #1
 8005e8a:	e774      	b.n	8005d76 <_dtoa_r+0x7ee>
 8005e8c:	f04f 0800 	mov.w	r8, #0
 8005e90:	e7f6      	b.n	8005e80 <_dtoa_r+0x8f8>
 8005e92:	4698      	mov	r8, r3
 8005e94:	e7f4      	b.n	8005e80 <_dtoa_r+0x8f8>
 8005e96:	d082      	beq.n	8005d9e <_dtoa_r+0x816>
 8005e98:	9a05      	ldr	r2, [sp, #20]
 8005e9a:	331c      	adds	r3, #28
 8005e9c:	441a      	add	r2, r3
 8005e9e:	9205      	str	r2, [sp, #20]
 8005ea0:	9a06      	ldr	r2, [sp, #24]
 8005ea2:	441a      	add	r2, r3
 8005ea4:	441d      	add	r5, r3
 8005ea6:	9206      	str	r2, [sp, #24]
 8005ea8:	e779      	b.n	8005d9e <_dtoa_r+0x816>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	e7f4      	b.n	8005e98 <_dtoa_r+0x910>
 8005eae:	9b04      	ldr	r3, [sp, #16]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	dc37      	bgt.n	8005f24 <_dtoa_r+0x99c>
 8005eb4:	9b07      	ldr	r3, [sp, #28]
 8005eb6:	2b02      	cmp	r3, #2
 8005eb8:	dd34      	ble.n	8005f24 <_dtoa_r+0x99c>
 8005eba:	9b04      	ldr	r3, [sp, #16]
 8005ebc:	9301      	str	r3, [sp, #4]
 8005ebe:	9b01      	ldr	r3, [sp, #4]
 8005ec0:	b963      	cbnz	r3, 8005edc <_dtoa_r+0x954>
 8005ec2:	4631      	mov	r1, r6
 8005ec4:	2205      	movs	r2, #5
 8005ec6:	4620      	mov	r0, r4
 8005ec8:	f000 fab2 	bl	8006430 <__multadd>
 8005ecc:	4601      	mov	r1, r0
 8005ece:	4606      	mov	r6, r0
 8005ed0:	4650      	mov	r0, sl
 8005ed2:	f000 fd11 	bl	80068f8 <__mcmp>
 8005ed6:	2800      	cmp	r0, #0
 8005ed8:	f73f adbb 	bgt.w	8005a52 <_dtoa_r+0x4ca>
 8005edc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ede:	9d00      	ldr	r5, [sp, #0]
 8005ee0:	ea6f 0b03 	mvn.w	fp, r3
 8005ee4:	f04f 0800 	mov.w	r8, #0
 8005ee8:	4631      	mov	r1, r6
 8005eea:	4620      	mov	r0, r4
 8005eec:	f000 fa7e 	bl	80063ec <_Bfree>
 8005ef0:	2f00      	cmp	r7, #0
 8005ef2:	f43f aeab 	beq.w	8005c4c <_dtoa_r+0x6c4>
 8005ef6:	f1b8 0f00 	cmp.w	r8, #0
 8005efa:	d005      	beq.n	8005f08 <_dtoa_r+0x980>
 8005efc:	45b8      	cmp	r8, r7
 8005efe:	d003      	beq.n	8005f08 <_dtoa_r+0x980>
 8005f00:	4641      	mov	r1, r8
 8005f02:	4620      	mov	r0, r4
 8005f04:	f000 fa72 	bl	80063ec <_Bfree>
 8005f08:	4639      	mov	r1, r7
 8005f0a:	4620      	mov	r0, r4
 8005f0c:	f000 fa6e 	bl	80063ec <_Bfree>
 8005f10:	e69c      	b.n	8005c4c <_dtoa_r+0x6c4>
 8005f12:	2600      	movs	r6, #0
 8005f14:	4637      	mov	r7, r6
 8005f16:	e7e1      	b.n	8005edc <_dtoa_r+0x954>
 8005f18:	46bb      	mov	fp, r7
 8005f1a:	4637      	mov	r7, r6
 8005f1c:	e599      	b.n	8005a52 <_dtoa_r+0x4ca>
 8005f1e:	bf00      	nop
 8005f20:	40240000 	.word	0x40240000
 8005f24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	f000 80c8 	beq.w	80060bc <_dtoa_r+0xb34>
 8005f2c:	9b04      	ldr	r3, [sp, #16]
 8005f2e:	9301      	str	r3, [sp, #4]
 8005f30:	2d00      	cmp	r5, #0
 8005f32:	dd05      	ble.n	8005f40 <_dtoa_r+0x9b8>
 8005f34:	4639      	mov	r1, r7
 8005f36:	462a      	mov	r2, r5
 8005f38:	4620      	mov	r0, r4
 8005f3a:	f000 fc71 	bl	8006820 <__lshift>
 8005f3e:	4607      	mov	r7, r0
 8005f40:	f1b8 0f00 	cmp.w	r8, #0
 8005f44:	d05b      	beq.n	8005ffe <_dtoa_r+0xa76>
 8005f46:	6879      	ldr	r1, [r7, #4]
 8005f48:	4620      	mov	r0, r4
 8005f4a:	f000 fa0f 	bl	800636c <_Balloc>
 8005f4e:	4605      	mov	r5, r0
 8005f50:	b928      	cbnz	r0, 8005f5e <_dtoa_r+0x9d6>
 8005f52:	4b83      	ldr	r3, [pc, #524]	; (8006160 <_dtoa_r+0xbd8>)
 8005f54:	4602      	mov	r2, r0
 8005f56:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005f5a:	f7ff bb2e 	b.w	80055ba <_dtoa_r+0x32>
 8005f5e:	693a      	ldr	r2, [r7, #16]
 8005f60:	3202      	adds	r2, #2
 8005f62:	0092      	lsls	r2, r2, #2
 8005f64:	f107 010c 	add.w	r1, r7, #12
 8005f68:	300c      	adds	r0, #12
 8005f6a:	f001 ff85 	bl	8007e78 <memcpy>
 8005f6e:	2201      	movs	r2, #1
 8005f70:	4629      	mov	r1, r5
 8005f72:	4620      	mov	r0, r4
 8005f74:	f000 fc54 	bl	8006820 <__lshift>
 8005f78:	9b00      	ldr	r3, [sp, #0]
 8005f7a:	3301      	adds	r3, #1
 8005f7c:	9304      	str	r3, [sp, #16]
 8005f7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005f82:	4413      	add	r3, r2
 8005f84:	9308      	str	r3, [sp, #32]
 8005f86:	9b02      	ldr	r3, [sp, #8]
 8005f88:	f003 0301 	and.w	r3, r3, #1
 8005f8c:	46b8      	mov	r8, r7
 8005f8e:	9306      	str	r3, [sp, #24]
 8005f90:	4607      	mov	r7, r0
 8005f92:	9b04      	ldr	r3, [sp, #16]
 8005f94:	4631      	mov	r1, r6
 8005f96:	3b01      	subs	r3, #1
 8005f98:	4650      	mov	r0, sl
 8005f9a:	9301      	str	r3, [sp, #4]
 8005f9c:	f7ff fa6a 	bl	8005474 <quorem>
 8005fa0:	4641      	mov	r1, r8
 8005fa2:	9002      	str	r0, [sp, #8]
 8005fa4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005fa8:	4650      	mov	r0, sl
 8005faa:	f000 fca5 	bl	80068f8 <__mcmp>
 8005fae:	463a      	mov	r2, r7
 8005fb0:	9005      	str	r0, [sp, #20]
 8005fb2:	4631      	mov	r1, r6
 8005fb4:	4620      	mov	r0, r4
 8005fb6:	f000 fcbb 	bl	8006930 <__mdiff>
 8005fba:	68c2      	ldr	r2, [r0, #12]
 8005fbc:	4605      	mov	r5, r0
 8005fbe:	bb02      	cbnz	r2, 8006002 <_dtoa_r+0xa7a>
 8005fc0:	4601      	mov	r1, r0
 8005fc2:	4650      	mov	r0, sl
 8005fc4:	f000 fc98 	bl	80068f8 <__mcmp>
 8005fc8:	4602      	mov	r2, r0
 8005fca:	4629      	mov	r1, r5
 8005fcc:	4620      	mov	r0, r4
 8005fce:	9209      	str	r2, [sp, #36]	; 0x24
 8005fd0:	f000 fa0c 	bl	80063ec <_Bfree>
 8005fd4:	9b07      	ldr	r3, [sp, #28]
 8005fd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005fd8:	9d04      	ldr	r5, [sp, #16]
 8005fda:	ea43 0102 	orr.w	r1, r3, r2
 8005fde:	9b06      	ldr	r3, [sp, #24]
 8005fe0:	4319      	orrs	r1, r3
 8005fe2:	d110      	bne.n	8006006 <_dtoa_r+0xa7e>
 8005fe4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005fe8:	d029      	beq.n	800603e <_dtoa_r+0xab6>
 8005fea:	9b05      	ldr	r3, [sp, #20]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	dd02      	ble.n	8005ff6 <_dtoa_r+0xa6e>
 8005ff0:	9b02      	ldr	r3, [sp, #8]
 8005ff2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8005ff6:	9b01      	ldr	r3, [sp, #4]
 8005ff8:	f883 9000 	strb.w	r9, [r3]
 8005ffc:	e774      	b.n	8005ee8 <_dtoa_r+0x960>
 8005ffe:	4638      	mov	r0, r7
 8006000:	e7ba      	b.n	8005f78 <_dtoa_r+0x9f0>
 8006002:	2201      	movs	r2, #1
 8006004:	e7e1      	b.n	8005fca <_dtoa_r+0xa42>
 8006006:	9b05      	ldr	r3, [sp, #20]
 8006008:	2b00      	cmp	r3, #0
 800600a:	db04      	blt.n	8006016 <_dtoa_r+0xa8e>
 800600c:	9907      	ldr	r1, [sp, #28]
 800600e:	430b      	orrs	r3, r1
 8006010:	9906      	ldr	r1, [sp, #24]
 8006012:	430b      	orrs	r3, r1
 8006014:	d120      	bne.n	8006058 <_dtoa_r+0xad0>
 8006016:	2a00      	cmp	r2, #0
 8006018:	dded      	ble.n	8005ff6 <_dtoa_r+0xa6e>
 800601a:	4651      	mov	r1, sl
 800601c:	2201      	movs	r2, #1
 800601e:	4620      	mov	r0, r4
 8006020:	f000 fbfe 	bl	8006820 <__lshift>
 8006024:	4631      	mov	r1, r6
 8006026:	4682      	mov	sl, r0
 8006028:	f000 fc66 	bl	80068f8 <__mcmp>
 800602c:	2800      	cmp	r0, #0
 800602e:	dc03      	bgt.n	8006038 <_dtoa_r+0xab0>
 8006030:	d1e1      	bne.n	8005ff6 <_dtoa_r+0xa6e>
 8006032:	f019 0f01 	tst.w	r9, #1
 8006036:	d0de      	beq.n	8005ff6 <_dtoa_r+0xa6e>
 8006038:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800603c:	d1d8      	bne.n	8005ff0 <_dtoa_r+0xa68>
 800603e:	9a01      	ldr	r2, [sp, #4]
 8006040:	2339      	movs	r3, #57	; 0x39
 8006042:	7013      	strb	r3, [r2, #0]
 8006044:	462b      	mov	r3, r5
 8006046:	461d      	mov	r5, r3
 8006048:	3b01      	subs	r3, #1
 800604a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800604e:	2a39      	cmp	r2, #57	; 0x39
 8006050:	d06c      	beq.n	800612c <_dtoa_r+0xba4>
 8006052:	3201      	adds	r2, #1
 8006054:	701a      	strb	r2, [r3, #0]
 8006056:	e747      	b.n	8005ee8 <_dtoa_r+0x960>
 8006058:	2a00      	cmp	r2, #0
 800605a:	dd07      	ble.n	800606c <_dtoa_r+0xae4>
 800605c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006060:	d0ed      	beq.n	800603e <_dtoa_r+0xab6>
 8006062:	9a01      	ldr	r2, [sp, #4]
 8006064:	f109 0301 	add.w	r3, r9, #1
 8006068:	7013      	strb	r3, [r2, #0]
 800606a:	e73d      	b.n	8005ee8 <_dtoa_r+0x960>
 800606c:	9b04      	ldr	r3, [sp, #16]
 800606e:	9a08      	ldr	r2, [sp, #32]
 8006070:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006074:	4293      	cmp	r3, r2
 8006076:	d043      	beq.n	8006100 <_dtoa_r+0xb78>
 8006078:	4651      	mov	r1, sl
 800607a:	2300      	movs	r3, #0
 800607c:	220a      	movs	r2, #10
 800607e:	4620      	mov	r0, r4
 8006080:	f000 f9d6 	bl	8006430 <__multadd>
 8006084:	45b8      	cmp	r8, r7
 8006086:	4682      	mov	sl, r0
 8006088:	f04f 0300 	mov.w	r3, #0
 800608c:	f04f 020a 	mov.w	r2, #10
 8006090:	4641      	mov	r1, r8
 8006092:	4620      	mov	r0, r4
 8006094:	d107      	bne.n	80060a6 <_dtoa_r+0xb1e>
 8006096:	f000 f9cb 	bl	8006430 <__multadd>
 800609a:	4680      	mov	r8, r0
 800609c:	4607      	mov	r7, r0
 800609e:	9b04      	ldr	r3, [sp, #16]
 80060a0:	3301      	adds	r3, #1
 80060a2:	9304      	str	r3, [sp, #16]
 80060a4:	e775      	b.n	8005f92 <_dtoa_r+0xa0a>
 80060a6:	f000 f9c3 	bl	8006430 <__multadd>
 80060aa:	4639      	mov	r1, r7
 80060ac:	4680      	mov	r8, r0
 80060ae:	2300      	movs	r3, #0
 80060b0:	220a      	movs	r2, #10
 80060b2:	4620      	mov	r0, r4
 80060b4:	f000 f9bc 	bl	8006430 <__multadd>
 80060b8:	4607      	mov	r7, r0
 80060ba:	e7f0      	b.n	800609e <_dtoa_r+0xb16>
 80060bc:	9b04      	ldr	r3, [sp, #16]
 80060be:	9301      	str	r3, [sp, #4]
 80060c0:	9d00      	ldr	r5, [sp, #0]
 80060c2:	4631      	mov	r1, r6
 80060c4:	4650      	mov	r0, sl
 80060c6:	f7ff f9d5 	bl	8005474 <quorem>
 80060ca:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80060ce:	9b00      	ldr	r3, [sp, #0]
 80060d0:	f805 9b01 	strb.w	r9, [r5], #1
 80060d4:	1aea      	subs	r2, r5, r3
 80060d6:	9b01      	ldr	r3, [sp, #4]
 80060d8:	4293      	cmp	r3, r2
 80060da:	dd07      	ble.n	80060ec <_dtoa_r+0xb64>
 80060dc:	4651      	mov	r1, sl
 80060de:	2300      	movs	r3, #0
 80060e0:	220a      	movs	r2, #10
 80060e2:	4620      	mov	r0, r4
 80060e4:	f000 f9a4 	bl	8006430 <__multadd>
 80060e8:	4682      	mov	sl, r0
 80060ea:	e7ea      	b.n	80060c2 <_dtoa_r+0xb3a>
 80060ec:	9b01      	ldr	r3, [sp, #4]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	bfc8      	it	gt
 80060f2:	461d      	movgt	r5, r3
 80060f4:	9b00      	ldr	r3, [sp, #0]
 80060f6:	bfd8      	it	le
 80060f8:	2501      	movle	r5, #1
 80060fa:	441d      	add	r5, r3
 80060fc:	f04f 0800 	mov.w	r8, #0
 8006100:	4651      	mov	r1, sl
 8006102:	2201      	movs	r2, #1
 8006104:	4620      	mov	r0, r4
 8006106:	f000 fb8b 	bl	8006820 <__lshift>
 800610a:	4631      	mov	r1, r6
 800610c:	4682      	mov	sl, r0
 800610e:	f000 fbf3 	bl	80068f8 <__mcmp>
 8006112:	2800      	cmp	r0, #0
 8006114:	dc96      	bgt.n	8006044 <_dtoa_r+0xabc>
 8006116:	d102      	bne.n	800611e <_dtoa_r+0xb96>
 8006118:	f019 0f01 	tst.w	r9, #1
 800611c:	d192      	bne.n	8006044 <_dtoa_r+0xabc>
 800611e:	462b      	mov	r3, r5
 8006120:	461d      	mov	r5, r3
 8006122:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006126:	2a30      	cmp	r2, #48	; 0x30
 8006128:	d0fa      	beq.n	8006120 <_dtoa_r+0xb98>
 800612a:	e6dd      	b.n	8005ee8 <_dtoa_r+0x960>
 800612c:	9a00      	ldr	r2, [sp, #0]
 800612e:	429a      	cmp	r2, r3
 8006130:	d189      	bne.n	8006046 <_dtoa_r+0xabe>
 8006132:	f10b 0b01 	add.w	fp, fp, #1
 8006136:	2331      	movs	r3, #49	; 0x31
 8006138:	e796      	b.n	8006068 <_dtoa_r+0xae0>
 800613a:	4b0a      	ldr	r3, [pc, #40]	; (8006164 <_dtoa_r+0xbdc>)
 800613c:	f7ff ba99 	b.w	8005672 <_dtoa_r+0xea>
 8006140:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006142:	2b00      	cmp	r3, #0
 8006144:	f47f aa6d 	bne.w	8005622 <_dtoa_r+0x9a>
 8006148:	4b07      	ldr	r3, [pc, #28]	; (8006168 <_dtoa_r+0xbe0>)
 800614a:	f7ff ba92 	b.w	8005672 <_dtoa_r+0xea>
 800614e:	9b01      	ldr	r3, [sp, #4]
 8006150:	2b00      	cmp	r3, #0
 8006152:	dcb5      	bgt.n	80060c0 <_dtoa_r+0xb38>
 8006154:	9b07      	ldr	r3, [sp, #28]
 8006156:	2b02      	cmp	r3, #2
 8006158:	f73f aeb1 	bgt.w	8005ebe <_dtoa_r+0x936>
 800615c:	e7b0      	b.n	80060c0 <_dtoa_r+0xb38>
 800615e:	bf00      	nop
 8006160:	08008d89 	.word	0x08008d89
 8006164:	08008ce4 	.word	0x08008ce4
 8006168:	08008d0d 	.word	0x08008d0d

0800616c <_free_r>:
 800616c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800616e:	2900      	cmp	r1, #0
 8006170:	d044      	beq.n	80061fc <_free_r+0x90>
 8006172:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006176:	9001      	str	r0, [sp, #4]
 8006178:	2b00      	cmp	r3, #0
 800617a:	f1a1 0404 	sub.w	r4, r1, #4
 800617e:	bfb8      	it	lt
 8006180:	18e4      	addlt	r4, r4, r3
 8006182:	f000 f8e7 	bl	8006354 <__malloc_lock>
 8006186:	4a1e      	ldr	r2, [pc, #120]	; (8006200 <_free_r+0x94>)
 8006188:	9801      	ldr	r0, [sp, #4]
 800618a:	6813      	ldr	r3, [r2, #0]
 800618c:	b933      	cbnz	r3, 800619c <_free_r+0x30>
 800618e:	6063      	str	r3, [r4, #4]
 8006190:	6014      	str	r4, [r2, #0]
 8006192:	b003      	add	sp, #12
 8006194:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006198:	f000 b8e2 	b.w	8006360 <__malloc_unlock>
 800619c:	42a3      	cmp	r3, r4
 800619e:	d908      	bls.n	80061b2 <_free_r+0x46>
 80061a0:	6825      	ldr	r5, [r4, #0]
 80061a2:	1961      	adds	r1, r4, r5
 80061a4:	428b      	cmp	r3, r1
 80061a6:	bf01      	itttt	eq
 80061a8:	6819      	ldreq	r1, [r3, #0]
 80061aa:	685b      	ldreq	r3, [r3, #4]
 80061ac:	1949      	addeq	r1, r1, r5
 80061ae:	6021      	streq	r1, [r4, #0]
 80061b0:	e7ed      	b.n	800618e <_free_r+0x22>
 80061b2:	461a      	mov	r2, r3
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	b10b      	cbz	r3, 80061bc <_free_r+0x50>
 80061b8:	42a3      	cmp	r3, r4
 80061ba:	d9fa      	bls.n	80061b2 <_free_r+0x46>
 80061bc:	6811      	ldr	r1, [r2, #0]
 80061be:	1855      	adds	r5, r2, r1
 80061c0:	42a5      	cmp	r5, r4
 80061c2:	d10b      	bne.n	80061dc <_free_r+0x70>
 80061c4:	6824      	ldr	r4, [r4, #0]
 80061c6:	4421      	add	r1, r4
 80061c8:	1854      	adds	r4, r2, r1
 80061ca:	42a3      	cmp	r3, r4
 80061cc:	6011      	str	r1, [r2, #0]
 80061ce:	d1e0      	bne.n	8006192 <_free_r+0x26>
 80061d0:	681c      	ldr	r4, [r3, #0]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	6053      	str	r3, [r2, #4]
 80061d6:	440c      	add	r4, r1
 80061d8:	6014      	str	r4, [r2, #0]
 80061da:	e7da      	b.n	8006192 <_free_r+0x26>
 80061dc:	d902      	bls.n	80061e4 <_free_r+0x78>
 80061de:	230c      	movs	r3, #12
 80061e0:	6003      	str	r3, [r0, #0]
 80061e2:	e7d6      	b.n	8006192 <_free_r+0x26>
 80061e4:	6825      	ldr	r5, [r4, #0]
 80061e6:	1961      	adds	r1, r4, r5
 80061e8:	428b      	cmp	r3, r1
 80061ea:	bf04      	itt	eq
 80061ec:	6819      	ldreq	r1, [r3, #0]
 80061ee:	685b      	ldreq	r3, [r3, #4]
 80061f0:	6063      	str	r3, [r4, #4]
 80061f2:	bf04      	itt	eq
 80061f4:	1949      	addeq	r1, r1, r5
 80061f6:	6021      	streq	r1, [r4, #0]
 80061f8:	6054      	str	r4, [r2, #4]
 80061fa:	e7ca      	b.n	8006192 <_free_r+0x26>
 80061fc:	b003      	add	sp, #12
 80061fe:	bd30      	pop	{r4, r5, pc}
 8006200:	2000041c 	.word	0x2000041c

08006204 <malloc>:
 8006204:	4b02      	ldr	r3, [pc, #8]	; (8006210 <malloc+0xc>)
 8006206:	4601      	mov	r1, r0
 8006208:	6818      	ldr	r0, [r3, #0]
 800620a:	f000 b823 	b.w	8006254 <_malloc_r>
 800620e:	bf00      	nop
 8006210:	20000084 	.word	0x20000084

08006214 <sbrk_aligned>:
 8006214:	b570      	push	{r4, r5, r6, lr}
 8006216:	4e0e      	ldr	r6, [pc, #56]	; (8006250 <sbrk_aligned+0x3c>)
 8006218:	460c      	mov	r4, r1
 800621a:	6831      	ldr	r1, [r6, #0]
 800621c:	4605      	mov	r5, r0
 800621e:	b911      	cbnz	r1, 8006226 <sbrk_aligned+0x12>
 8006220:	f001 fe1a 	bl	8007e58 <_sbrk_r>
 8006224:	6030      	str	r0, [r6, #0]
 8006226:	4621      	mov	r1, r4
 8006228:	4628      	mov	r0, r5
 800622a:	f001 fe15 	bl	8007e58 <_sbrk_r>
 800622e:	1c43      	adds	r3, r0, #1
 8006230:	d00a      	beq.n	8006248 <sbrk_aligned+0x34>
 8006232:	1cc4      	adds	r4, r0, #3
 8006234:	f024 0403 	bic.w	r4, r4, #3
 8006238:	42a0      	cmp	r0, r4
 800623a:	d007      	beq.n	800624c <sbrk_aligned+0x38>
 800623c:	1a21      	subs	r1, r4, r0
 800623e:	4628      	mov	r0, r5
 8006240:	f001 fe0a 	bl	8007e58 <_sbrk_r>
 8006244:	3001      	adds	r0, #1
 8006246:	d101      	bne.n	800624c <sbrk_aligned+0x38>
 8006248:	f04f 34ff 	mov.w	r4, #4294967295
 800624c:	4620      	mov	r0, r4
 800624e:	bd70      	pop	{r4, r5, r6, pc}
 8006250:	20000420 	.word	0x20000420

08006254 <_malloc_r>:
 8006254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006258:	1ccd      	adds	r5, r1, #3
 800625a:	f025 0503 	bic.w	r5, r5, #3
 800625e:	3508      	adds	r5, #8
 8006260:	2d0c      	cmp	r5, #12
 8006262:	bf38      	it	cc
 8006264:	250c      	movcc	r5, #12
 8006266:	2d00      	cmp	r5, #0
 8006268:	4607      	mov	r7, r0
 800626a:	db01      	blt.n	8006270 <_malloc_r+0x1c>
 800626c:	42a9      	cmp	r1, r5
 800626e:	d905      	bls.n	800627c <_malloc_r+0x28>
 8006270:	230c      	movs	r3, #12
 8006272:	603b      	str	r3, [r7, #0]
 8006274:	2600      	movs	r6, #0
 8006276:	4630      	mov	r0, r6
 8006278:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800627c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006350 <_malloc_r+0xfc>
 8006280:	f000 f868 	bl	8006354 <__malloc_lock>
 8006284:	f8d8 3000 	ldr.w	r3, [r8]
 8006288:	461c      	mov	r4, r3
 800628a:	bb5c      	cbnz	r4, 80062e4 <_malloc_r+0x90>
 800628c:	4629      	mov	r1, r5
 800628e:	4638      	mov	r0, r7
 8006290:	f7ff ffc0 	bl	8006214 <sbrk_aligned>
 8006294:	1c43      	adds	r3, r0, #1
 8006296:	4604      	mov	r4, r0
 8006298:	d155      	bne.n	8006346 <_malloc_r+0xf2>
 800629a:	f8d8 4000 	ldr.w	r4, [r8]
 800629e:	4626      	mov	r6, r4
 80062a0:	2e00      	cmp	r6, #0
 80062a2:	d145      	bne.n	8006330 <_malloc_r+0xdc>
 80062a4:	2c00      	cmp	r4, #0
 80062a6:	d048      	beq.n	800633a <_malloc_r+0xe6>
 80062a8:	6823      	ldr	r3, [r4, #0]
 80062aa:	4631      	mov	r1, r6
 80062ac:	4638      	mov	r0, r7
 80062ae:	eb04 0903 	add.w	r9, r4, r3
 80062b2:	f001 fdd1 	bl	8007e58 <_sbrk_r>
 80062b6:	4581      	cmp	r9, r0
 80062b8:	d13f      	bne.n	800633a <_malloc_r+0xe6>
 80062ba:	6821      	ldr	r1, [r4, #0]
 80062bc:	1a6d      	subs	r5, r5, r1
 80062be:	4629      	mov	r1, r5
 80062c0:	4638      	mov	r0, r7
 80062c2:	f7ff ffa7 	bl	8006214 <sbrk_aligned>
 80062c6:	3001      	adds	r0, #1
 80062c8:	d037      	beq.n	800633a <_malloc_r+0xe6>
 80062ca:	6823      	ldr	r3, [r4, #0]
 80062cc:	442b      	add	r3, r5
 80062ce:	6023      	str	r3, [r4, #0]
 80062d0:	f8d8 3000 	ldr.w	r3, [r8]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d038      	beq.n	800634a <_malloc_r+0xf6>
 80062d8:	685a      	ldr	r2, [r3, #4]
 80062da:	42a2      	cmp	r2, r4
 80062dc:	d12b      	bne.n	8006336 <_malloc_r+0xe2>
 80062de:	2200      	movs	r2, #0
 80062e0:	605a      	str	r2, [r3, #4]
 80062e2:	e00f      	b.n	8006304 <_malloc_r+0xb0>
 80062e4:	6822      	ldr	r2, [r4, #0]
 80062e6:	1b52      	subs	r2, r2, r5
 80062e8:	d41f      	bmi.n	800632a <_malloc_r+0xd6>
 80062ea:	2a0b      	cmp	r2, #11
 80062ec:	d917      	bls.n	800631e <_malloc_r+0xca>
 80062ee:	1961      	adds	r1, r4, r5
 80062f0:	42a3      	cmp	r3, r4
 80062f2:	6025      	str	r5, [r4, #0]
 80062f4:	bf18      	it	ne
 80062f6:	6059      	strne	r1, [r3, #4]
 80062f8:	6863      	ldr	r3, [r4, #4]
 80062fa:	bf08      	it	eq
 80062fc:	f8c8 1000 	streq.w	r1, [r8]
 8006300:	5162      	str	r2, [r4, r5]
 8006302:	604b      	str	r3, [r1, #4]
 8006304:	4638      	mov	r0, r7
 8006306:	f104 060b 	add.w	r6, r4, #11
 800630a:	f000 f829 	bl	8006360 <__malloc_unlock>
 800630e:	f026 0607 	bic.w	r6, r6, #7
 8006312:	1d23      	adds	r3, r4, #4
 8006314:	1af2      	subs	r2, r6, r3
 8006316:	d0ae      	beq.n	8006276 <_malloc_r+0x22>
 8006318:	1b9b      	subs	r3, r3, r6
 800631a:	50a3      	str	r3, [r4, r2]
 800631c:	e7ab      	b.n	8006276 <_malloc_r+0x22>
 800631e:	42a3      	cmp	r3, r4
 8006320:	6862      	ldr	r2, [r4, #4]
 8006322:	d1dd      	bne.n	80062e0 <_malloc_r+0x8c>
 8006324:	f8c8 2000 	str.w	r2, [r8]
 8006328:	e7ec      	b.n	8006304 <_malloc_r+0xb0>
 800632a:	4623      	mov	r3, r4
 800632c:	6864      	ldr	r4, [r4, #4]
 800632e:	e7ac      	b.n	800628a <_malloc_r+0x36>
 8006330:	4634      	mov	r4, r6
 8006332:	6876      	ldr	r6, [r6, #4]
 8006334:	e7b4      	b.n	80062a0 <_malloc_r+0x4c>
 8006336:	4613      	mov	r3, r2
 8006338:	e7cc      	b.n	80062d4 <_malloc_r+0x80>
 800633a:	230c      	movs	r3, #12
 800633c:	603b      	str	r3, [r7, #0]
 800633e:	4638      	mov	r0, r7
 8006340:	f000 f80e 	bl	8006360 <__malloc_unlock>
 8006344:	e797      	b.n	8006276 <_malloc_r+0x22>
 8006346:	6025      	str	r5, [r4, #0]
 8006348:	e7dc      	b.n	8006304 <_malloc_r+0xb0>
 800634a:	605b      	str	r3, [r3, #4]
 800634c:	deff      	udf	#255	; 0xff
 800634e:	bf00      	nop
 8006350:	2000041c 	.word	0x2000041c

08006354 <__malloc_lock>:
 8006354:	4801      	ldr	r0, [pc, #4]	; (800635c <__malloc_lock+0x8>)
 8006356:	f7ff b885 	b.w	8005464 <__retarget_lock_acquire_recursive>
 800635a:	bf00      	nop
 800635c:	20000418 	.word	0x20000418

08006360 <__malloc_unlock>:
 8006360:	4801      	ldr	r0, [pc, #4]	; (8006368 <__malloc_unlock+0x8>)
 8006362:	f7ff b880 	b.w	8005466 <__retarget_lock_release_recursive>
 8006366:	bf00      	nop
 8006368:	20000418 	.word	0x20000418

0800636c <_Balloc>:
 800636c:	b570      	push	{r4, r5, r6, lr}
 800636e:	69c6      	ldr	r6, [r0, #28]
 8006370:	4604      	mov	r4, r0
 8006372:	460d      	mov	r5, r1
 8006374:	b976      	cbnz	r6, 8006394 <_Balloc+0x28>
 8006376:	2010      	movs	r0, #16
 8006378:	f7ff ff44 	bl	8006204 <malloc>
 800637c:	4602      	mov	r2, r0
 800637e:	61e0      	str	r0, [r4, #28]
 8006380:	b920      	cbnz	r0, 800638c <_Balloc+0x20>
 8006382:	4b18      	ldr	r3, [pc, #96]	; (80063e4 <_Balloc+0x78>)
 8006384:	4818      	ldr	r0, [pc, #96]	; (80063e8 <_Balloc+0x7c>)
 8006386:	216b      	movs	r1, #107	; 0x6b
 8006388:	f001 fd8e 	bl	8007ea8 <__assert_func>
 800638c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006390:	6006      	str	r6, [r0, #0]
 8006392:	60c6      	str	r6, [r0, #12]
 8006394:	69e6      	ldr	r6, [r4, #28]
 8006396:	68f3      	ldr	r3, [r6, #12]
 8006398:	b183      	cbz	r3, 80063bc <_Balloc+0x50>
 800639a:	69e3      	ldr	r3, [r4, #28]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80063a2:	b9b8      	cbnz	r0, 80063d4 <_Balloc+0x68>
 80063a4:	2101      	movs	r1, #1
 80063a6:	fa01 f605 	lsl.w	r6, r1, r5
 80063aa:	1d72      	adds	r2, r6, #5
 80063ac:	0092      	lsls	r2, r2, #2
 80063ae:	4620      	mov	r0, r4
 80063b0:	f001 fd98 	bl	8007ee4 <_calloc_r>
 80063b4:	b160      	cbz	r0, 80063d0 <_Balloc+0x64>
 80063b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80063ba:	e00e      	b.n	80063da <_Balloc+0x6e>
 80063bc:	2221      	movs	r2, #33	; 0x21
 80063be:	2104      	movs	r1, #4
 80063c0:	4620      	mov	r0, r4
 80063c2:	f001 fd8f 	bl	8007ee4 <_calloc_r>
 80063c6:	69e3      	ldr	r3, [r4, #28]
 80063c8:	60f0      	str	r0, [r6, #12]
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d1e4      	bne.n	800639a <_Balloc+0x2e>
 80063d0:	2000      	movs	r0, #0
 80063d2:	bd70      	pop	{r4, r5, r6, pc}
 80063d4:	6802      	ldr	r2, [r0, #0]
 80063d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80063da:	2300      	movs	r3, #0
 80063dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80063e0:	e7f7      	b.n	80063d2 <_Balloc+0x66>
 80063e2:	bf00      	nop
 80063e4:	08008d1a 	.word	0x08008d1a
 80063e8:	08008d9a 	.word	0x08008d9a

080063ec <_Bfree>:
 80063ec:	b570      	push	{r4, r5, r6, lr}
 80063ee:	69c6      	ldr	r6, [r0, #28]
 80063f0:	4605      	mov	r5, r0
 80063f2:	460c      	mov	r4, r1
 80063f4:	b976      	cbnz	r6, 8006414 <_Bfree+0x28>
 80063f6:	2010      	movs	r0, #16
 80063f8:	f7ff ff04 	bl	8006204 <malloc>
 80063fc:	4602      	mov	r2, r0
 80063fe:	61e8      	str	r0, [r5, #28]
 8006400:	b920      	cbnz	r0, 800640c <_Bfree+0x20>
 8006402:	4b09      	ldr	r3, [pc, #36]	; (8006428 <_Bfree+0x3c>)
 8006404:	4809      	ldr	r0, [pc, #36]	; (800642c <_Bfree+0x40>)
 8006406:	218f      	movs	r1, #143	; 0x8f
 8006408:	f001 fd4e 	bl	8007ea8 <__assert_func>
 800640c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006410:	6006      	str	r6, [r0, #0]
 8006412:	60c6      	str	r6, [r0, #12]
 8006414:	b13c      	cbz	r4, 8006426 <_Bfree+0x3a>
 8006416:	69eb      	ldr	r3, [r5, #28]
 8006418:	6862      	ldr	r2, [r4, #4]
 800641a:	68db      	ldr	r3, [r3, #12]
 800641c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006420:	6021      	str	r1, [r4, #0]
 8006422:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006426:	bd70      	pop	{r4, r5, r6, pc}
 8006428:	08008d1a 	.word	0x08008d1a
 800642c:	08008d9a 	.word	0x08008d9a

08006430 <__multadd>:
 8006430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006434:	690d      	ldr	r5, [r1, #16]
 8006436:	4607      	mov	r7, r0
 8006438:	460c      	mov	r4, r1
 800643a:	461e      	mov	r6, r3
 800643c:	f101 0c14 	add.w	ip, r1, #20
 8006440:	2000      	movs	r0, #0
 8006442:	f8dc 3000 	ldr.w	r3, [ip]
 8006446:	b299      	uxth	r1, r3
 8006448:	fb02 6101 	mla	r1, r2, r1, r6
 800644c:	0c1e      	lsrs	r6, r3, #16
 800644e:	0c0b      	lsrs	r3, r1, #16
 8006450:	fb02 3306 	mla	r3, r2, r6, r3
 8006454:	b289      	uxth	r1, r1
 8006456:	3001      	adds	r0, #1
 8006458:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800645c:	4285      	cmp	r5, r0
 800645e:	f84c 1b04 	str.w	r1, [ip], #4
 8006462:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006466:	dcec      	bgt.n	8006442 <__multadd+0x12>
 8006468:	b30e      	cbz	r6, 80064ae <__multadd+0x7e>
 800646a:	68a3      	ldr	r3, [r4, #8]
 800646c:	42ab      	cmp	r3, r5
 800646e:	dc19      	bgt.n	80064a4 <__multadd+0x74>
 8006470:	6861      	ldr	r1, [r4, #4]
 8006472:	4638      	mov	r0, r7
 8006474:	3101      	adds	r1, #1
 8006476:	f7ff ff79 	bl	800636c <_Balloc>
 800647a:	4680      	mov	r8, r0
 800647c:	b928      	cbnz	r0, 800648a <__multadd+0x5a>
 800647e:	4602      	mov	r2, r0
 8006480:	4b0c      	ldr	r3, [pc, #48]	; (80064b4 <__multadd+0x84>)
 8006482:	480d      	ldr	r0, [pc, #52]	; (80064b8 <__multadd+0x88>)
 8006484:	21ba      	movs	r1, #186	; 0xba
 8006486:	f001 fd0f 	bl	8007ea8 <__assert_func>
 800648a:	6922      	ldr	r2, [r4, #16]
 800648c:	3202      	adds	r2, #2
 800648e:	f104 010c 	add.w	r1, r4, #12
 8006492:	0092      	lsls	r2, r2, #2
 8006494:	300c      	adds	r0, #12
 8006496:	f001 fcef 	bl	8007e78 <memcpy>
 800649a:	4621      	mov	r1, r4
 800649c:	4638      	mov	r0, r7
 800649e:	f7ff ffa5 	bl	80063ec <_Bfree>
 80064a2:	4644      	mov	r4, r8
 80064a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80064a8:	3501      	adds	r5, #1
 80064aa:	615e      	str	r6, [r3, #20]
 80064ac:	6125      	str	r5, [r4, #16]
 80064ae:	4620      	mov	r0, r4
 80064b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064b4:	08008d89 	.word	0x08008d89
 80064b8:	08008d9a 	.word	0x08008d9a

080064bc <__s2b>:
 80064bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064c0:	460c      	mov	r4, r1
 80064c2:	4615      	mov	r5, r2
 80064c4:	461f      	mov	r7, r3
 80064c6:	2209      	movs	r2, #9
 80064c8:	3308      	adds	r3, #8
 80064ca:	4606      	mov	r6, r0
 80064cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80064d0:	2100      	movs	r1, #0
 80064d2:	2201      	movs	r2, #1
 80064d4:	429a      	cmp	r2, r3
 80064d6:	db09      	blt.n	80064ec <__s2b+0x30>
 80064d8:	4630      	mov	r0, r6
 80064da:	f7ff ff47 	bl	800636c <_Balloc>
 80064de:	b940      	cbnz	r0, 80064f2 <__s2b+0x36>
 80064e0:	4602      	mov	r2, r0
 80064e2:	4b19      	ldr	r3, [pc, #100]	; (8006548 <__s2b+0x8c>)
 80064e4:	4819      	ldr	r0, [pc, #100]	; (800654c <__s2b+0x90>)
 80064e6:	21d3      	movs	r1, #211	; 0xd3
 80064e8:	f001 fcde 	bl	8007ea8 <__assert_func>
 80064ec:	0052      	lsls	r2, r2, #1
 80064ee:	3101      	adds	r1, #1
 80064f0:	e7f0      	b.n	80064d4 <__s2b+0x18>
 80064f2:	9b08      	ldr	r3, [sp, #32]
 80064f4:	6143      	str	r3, [r0, #20]
 80064f6:	2d09      	cmp	r5, #9
 80064f8:	f04f 0301 	mov.w	r3, #1
 80064fc:	6103      	str	r3, [r0, #16]
 80064fe:	dd16      	ble.n	800652e <__s2b+0x72>
 8006500:	f104 0909 	add.w	r9, r4, #9
 8006504:	46c8      	mov	r8, r9
 8006506:	442c      	add	r4, r5
 8006508:	f818 3b01 	ldrb.w	r3, [r8], #1
 800650c:	4601      	mov	r1, r0
 800650e:	3b30      	subs	r3, #48	; 0x30
 8006510:	220a      	movs	r2, #10
 8006512:	4630      	mov	r0, r6
 8006514:	f7ff ff8c 	bl	8006430 <__multadd>
 8006518:	45a0      	cmp	r8, r4
 800651a:	d1f5      	bne.n	8006508 <__s2b+0x4c>
 800651c:	f1a5 0408 	sub.w	r4, r5, #8
 8006520:	444c      	add	r4, r9
 8006522:	1b2d      	subs	r5, r5, r4
 8006524:	1963      	adds	r3, r4, r5
 8006526:	42bb      	cmp	r3, r7
 8006528:	db04      	blt.n	8006534 <__s2b+0x78>
 800652a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800652e:	340a      	adds	r4, #10
 8006530:	2509      	movs	r5, #9
 8006532:	e7f6      	b.n	8006522 <__s2b+0x66>
 8006534:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006538:	4601      	mov	r1, r0
 800653a:	3b30      	subs	r3, #48	; 0x30
 800653c:	220a      	movs	r2, #10
 800653e:	4630      	mov	r0, r6
 8006540:	f7ff ff76 	bl	8006430 <__multadd>
 8006544:	e7ee      	b.n	8006524 <__s2b+0x68>
 8006546:	bf00      	nop
 8006548:	08008d89 	.word	0x08008d89
 800654c:	08008d9a 	.word	0x08008d9a

08006550 <__hi0bits>:
 8006550:	0c03      	lsrs	r3, r0, #16
 8006552:	041b      	lsls	r3, r3, #16
 8006554:	b9d3      	cbnz	r3, 800658c <__hi0bits+0x3c>
 8006556:	0400      	lsls	r0, r0, #16
 8006558:	2310      	movs	r3, #16
 800655a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800655e:	bf04      	itt	eq
 8006560:	0200      	lsleq	r0, r0, #8
 8006562:	3308      	addeq	r3, #8
 8006564:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006568:	bf04      	itt	eq
 800656a:	0100      	lsleq	r0, r0, #4
 800656c:	3304      	addeq	r3, #4
 800656e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006572:	bf04      	itt	eq
 8006574:	0080      	lsleq	r0, r0, #2
 8006576:	3302      	addeq	r3, #2
 8006578:	2800      	cmp	r0, #0
 800657a:	db05      	blt.n	8006588 <__hi0bits+0x38>
 800657c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006580:	f103 0301 	add.w	r3, r3, #1
 8006584:	bf08      	it	eq
 8006586:	2320      	moveq	r3, #32
 8006588:	4618      	mov	r0, r3
 800658a:	4770      	bx	lr
 800658c:	2300      	movs	r3, #0
 800658e:	e7e4      	b.n	800655a <__hi0bits+0xa>

08006590 <__lo0bits>:
 8006590:	6803      	ldr	r3, [r0, #0]
 8006592:	f013 0207 	ands.w	r2, r3, #7
 8006596:	d00c      	beq.n	80065b2 <__lo0bits+0x22>
 8006598:	07d9      	lsls	r1, r3, #31
 800659a:	d422      	bmi.n	80065e2 <__lo0bits+0x52>
 800659c:	079a      	lsls	r2, r3, #30
 800659e:	bf49      	itett	mi
 80065a0:	085b      	lsrmi	r3, r3, #1
 80065a2:	089b      	lsrpl	r3, r3, #2
 80065a4:	6003      	strmi	r3, [r0, #0]
 80065a6:	2201      	movmi	r2, #1
 80065a8:	bf5c      	itt	pl
 80065aa:	6003      	strpl	r3, [r0, #0]
 80065ac:	2202      	movpl	r2, #2
 80065ae:	4610      	mov	r0, r2
 80065b0:	4770      	bx	lr
 80065b2:	b299      	uxth	r1, r3
 80065b4:	b909      	cbnz	r1, 80065ba <__lo0bits+0x2a>
 80065b6:	0c1b      	lsrs	r3, r3, #16
 80065b8:	2210      	movs	r2, #16
 80065ba:	b2d9      	uxtb	r1, r3
 80065bc:	b909      	cbnz	r1, 80065c2 <__lo0bits+0x32>
 80065be:	3208      	adds	r2, #8
 80065c0:	0a1b      	lsrs	r3, r3, #8
 80065c2:	0719      	lsls	r1, r3, #28
 80065c4:	bf04      	itt	eq
 80065c6:	091b      	lsreq	r3, r3, #4
 80065c8:	3204      	addeq	r2, #4
 80065ca:	0799      	lsls	r1, r3, #30
 80065cc:	bf04      	itt	eq
 80065ce:	089b      	lsreq	r3, r3, #2
 80065d0:	3202      	addeq	r2, #2
 80065d2:	07d9      	lsls	r1, r3, #31
 80065d4:	d403      	bmi.n	80065de <__lo0bits+0x4e>
 80065d6:	085b      	lsrs	r3, r3, #1
 80065d8:	f102 0201 	add.w	r2, r2, #1
 80065dc:	d003      	beq.n	80065e6 <__lo0bits+0x56>
 80065de:	6003      	str	r3, [r0, #0]
 80065e0:	e7e5      	b.n	80065ae <__lo0bits+0x1e>
 80065e2:	2200      	movs	r2, #0
 80065e4:	e7e3      	b.n	80065ae <__lo0bits+0x1e>
 80065e6:	2220      	movs	r2, #32
 80065e8:	e7e1      	b.n	80065ae <__lo0bits+0x1e>
	...

080065ec <__i2b>:
 80065ec:	b510      	push	{r4, lr}
 80065ee:	460c      	mov	r4, r1
 80065f0:	2101      	movs	r1, #1
 80065f2:	f7ff febb 	bl	800636c <_Balloc>
 80065f6:	4602      	mov	r2, r0
 80065f8:	b928      	cbnz	r0, 8006606 <__i2b+0x1a>
 80065fa:	4b05      	ldr	r3, [pc, #20]	; (8006610 <__i2b+0x24>)
 80065fc:	4805      	ldr	r0, [pc, #20]	; (8006614 <__i2b+0x28>)
 80065fe:	f240 1145 	movw	r1, #325	; 0x145
 8006602:	f001 fc51 	bl	8007ea8 <__assert_func>
 8006606:	2301      	movs	r3, #1
 8006608:	6144      	str	r4, [r0, #20]
 800660a:	6103      	str	r3, [r0, #16]
 800660c:	bd10      	pop	{r4, pc}
 800660e:	bf00      	nop
 8006610:	08008d89 	.word	0x08008d89
 8006614:	08008d9a 	.word	0x08008d9a

08006618 <__multiply>:
 8006618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800661c:	4691      	mov	r9, r2
 800661e:	690a      	ldr	r2, [r1, #16]
 8006620:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006624:	429a      	cmp	r2, r3
 8006626:	bfb8      	it	lt
 8006628:	460b      	movlt	r3, r1
 800662a:	460c      	mov	r4, r1
 800662c:	bfbc      	itt	lt
 800662e:	464c      	movlt	r4, r9
 8006630:	4699      	movlt	r9, r3
 8006632:	6927      	ldr	r7, [r4, #16]
 8006634:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006638:	68a3      	ldr	r3, [r4, #8]
 800663a:	6861      	ldr	r1, [r4, #4]
 800663c:	eb07 060a 	add.w	r6, r7, sl
 8006640:	42b3      	cmp	r3, r6
 8006642:	b085      	sub	sp, #20
 8006644:	bfb8      	it	lt
 8006646:	3101      	addlt	r1, #1
 8006648:	f7ff fe90 	bl	800636c <_Balloc>
 800664c:	b930      	cbnz	r0, 800665c <__multiply+0x44>
 800664e:	4602      	mov	r2, r0
 8006650:	4b44      	ldr	r3, [pc, #272]	; (8006764 <__multiply+0x14c>)
 8006652:	4845      	ldr	r0, [pc, #276]	; (8006768 <__multiply+0x150>)
 8006654:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006658:	f001 fc26 	bl	8007ea8 <__assert_func>
 800665c:	f100 0514 	add.w	r5, r0, #20
 8006660:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006664:	462b      	mov	r3, r5
 8006666:	2200      	movs	r2, #0
 8006668:	4543      	cmp	r3, r8
 800666a:	d321      	bcc.n	80066b0 <__multiply+0x98>
 800666c:	f104 0314 	add.w	r3, r4, #20
 8006670:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006674:	f109 0314 	add.w	r3, r9, #20
 8006678:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800667c:	9202      	str	r2, [sp, #8]
 800667e:	1b3a      	subs	r2, r7, r4
 8006680:	3a15      	subs	r2, #21
 8006682:	f022 0203 	bic.w	r2, r2, #3
 8006686:	3204      	adds	r2, #4
 8006688:	f104 0115 	add.w	r1, r4, #21
 800668c:	428f      	cmp	r7, r1
 800668e:	bf38      	it	cc
 8006690:	2204      	movcc	r2, #4
 8006692:	9201      	str	r2, [sp, #4]
 8006694:	9a02      	ldr	r2, [sp, #8]
 8006696:	9303      	str	r3, [sp, #12]
 8006698:	429a      	cmp	r2, r3
 800669a:	d80c      	bhi.n	80066b6 <__multiply+0x9e>
 800669c:	2e00      	cmp	r6, #0
 800669e:	dd03      	ble.n	80066a8 <__multiply+0x90>
 80066a0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d05b      	beq.n	8006760 <__multiply+0x148>
 80066a8:	6106      	str	r6, [r0, #16]
 80066aa:	b005      	add	sp, #20
 80066ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066b0:	f843 2b04 	str.w	r2, [r3], #4
 80066b4:	e7d8      	b.n	8006668 <__multiply+0x50>
 80066b6:	f8b3 a000 	ldrh.w	sl, [r3]
 80066ba:	f1ba 0f00 	cmp.w	sl, #0
 80066be:	d024      	beq.n	800670a <__multiply+0xf2>
 80066c0:	f104 0e14 	add.w	lr, r4, #20
 80066c4:	46a9      	mov	r9, r5
 80066c6:	f04f 0c00 	mov.w	ip, #0
 80066ca:	f85e 2b04 	ldr.w	r2, [lr], #4
 80066ce:	f8d9 1000 	ldr.w	r1, [r9]
 80066d2:	fa1f fb82 	uxth.w	fp, r2
 80066d6:	b289      	uxth	r1, r1
 80066d8:	fb0a 110b 	mla	r1, sl, fp, r1
 80066dc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80066e0:	f8d9 2000 	ldr.w	r2, [r9]
 80066e4:	4461      	add	r1, ip
 80066e6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80066ea:	fb0a c20b 	mla	r2, sl, fp, ip
 80066ee:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80066f2:	b289      	uxth	r1, r1
 80066f4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80066f8:	4577      	cmp	r7, lr
 80066fa:	f849 1b04 	str.w	r1, [r9], #4
 80066fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006702:	d8e2      	bhi.n	80066ca <__multiply+0xb2>
 8006704:	9a01      	ldr	r2, [sp, #4]
 8006706:	f845 c002 	str.w	ip, [r5, r2]
 800670a:	9a03      	ldr	r2, [sp, #12]
 800670c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006710:	3304      	adds	r3, #4
 8006712:	f1b9 0f00 	cmp.w	r9, #0
 8006716:	d021      	beq.n	800675c <__multiply+0x144>
 8006718:	6829      	ldr	r1, [r5, #0]
 800671a:	f104 0c14 	add.w	ip, r4, #20
 800671e:	46ae      	mov	lr, r5
 8006720:	f04f 0a00 	mov.w	sl, #0
 8006724:	f8bc b000 	ldrh.w	fp, [ip]
 8006728:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800672c:	fb09 220b 	mla	r2, r9, fp, r2
 8006730:	4452      	add	r2, sl
 8006732:	b289      	uxth	r1, r1
 8006734:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006738:	f84e 1b04 	str.w	r1, [lr], #4
 800673c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006740:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006744:	f8be 1000 	ldrh.w	r1, [lr]
 8006748:	fb09 110a 	mla	r1, r9, sl, r1
 800674c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006750:	4567      	cmp	r7, ip
 8006752:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006756:	d8e5      	bhi.n	8006724 <__multiply+0x10c>
 8006758:	9a01      	ldr	r2, [sp, #4]
 800675a:	50a9      	str	r1, [r5, r2]
 800675c:	3504      	adds	r5, #4
 800675e:	e799      	b.n	8006694 <__multiply+0x7c>
 8006760:	3e01      	subs	r6, #1
 8006762:	e79b      	b.n	800669c <__multiply+0x84>
 8006764:	08008d89 	.word	0x08008d89
 8006768:	08008d9a 	.word	0x08008d9a

0800676c <__pow5mult>:
 800676c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006770:	4615      	mov	r5, r2
 8006772:	f012 0203 	ands.w	r2, r2, #3
 8006776:	4606      	mov	r6, r0
 8006778:	460f      	mov	r7, r1
 800677a:	d007      	beq.n	800678c <__pow5mult+0x20>
 800677c:	4c25      	ldr	r4, [pc, #148]	; (8006814 <__pow5mult+0xa8>)
 800677e:	3a01      	subs	r2, #1
 8006780:	2300      	movs	r3, #0
 8006782:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006786:	f7ff fe53 	bl	8006430 <__multadd>
 800678a:	4607      	mov	r7, r0
 800678c:	10ad      	asrs	r5, r5, #2
 800678e:	d03d      	beq.n	800680c <__pow5mult+0xa0>
 8006790:	69f4      	ldr	r4, [r6, #28]
 8006792:	b97c      	cbnz	r4, 80067b4 <__pow5mult+0x48>
 8006794:	2010      	movs	r0, #16
 8006796:	f7ff fd35 	bl	8006204 <malloc>
 800679a:	4602      	mov	r2, r0
 800679c:	61f0      	str	r0, [r6, #28]
 800679e:	b928      	cbnz	r0, 80067ac <__pow5mult+0x40>
 80067a0:	4b1d      	ldr	r3, [pc, #116]	; (8006818 <__pow5mult+0xac>)
 80067a2:	481e      	ldr	r0, [pc, #120]	; (800681c <__pow5mult+0xb0>)
 80067a4:	f240 11b3 	movw	r1, #435	; 0x1b3
 80067a8:	f001 fb7e 	bl	8007ea8 <__assert_func>
 80067ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80067b0:	6004      	str	r4, [r0, #0]
 80067b2:	60c4      	str	r4, [r0, #12]
 80067b4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80067b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80067bc:	b94c      	cbnz	r4, 80067d2 <__pow5mult+0x66>
 80067be:	f240 2171 	movw	r1, #625	; 0x271
 80067c2:	4630      	mov	r0, r6
 80067c4:	f7ff ff12 	bl	80065ec <__i2b>
 80067c8:	2300      	movs	r3, #0
 80067ca:	f8c8 0008 	str.w	r0, [r8, #8]
 80067ce:	4604      	mov	r4, r0
 80067d0:	6003      	str	r3, [r0, #0]
 80067d2:	f04f 0900 	mov.w	r9, #0
 80067d6:	07eb      	lsls	r3, r5, #31
 80067d8:	d50a      	bpl.n	80067f0 <__pow5mult+0x84>
 80067da:	4639      	mov	r1, r7
 80067dc:	4622      	mov	r2, r4
 80067de:	4630      	mov	r0, r6
 80067e0:	f7ff ff1a 	bl	8006618 <__multiply>
 80067e4:	4639      	mov	r1, r7
 80067e6:	4680      	mov	r8, r0
 80067e8:	4630      	mov	r0, r6
 80067ea:	f7ff fdff 	bl	80063ec <_Bfree>
 80067ee:	4647      	mov	r7, r8
 80067f0:	106d      	asrs	r5, r5, #1
 80067f2:	d00b      	beq.n	800680c <__pow5mult+0xa0>
 80067f4:	6820      	ldr	r0, [r4, #0]
 80067f6:	b938      	cbnz	r0, 8006808 <__pow5mult+0x9c>
 80067f8:	4622      	mov	r2, r4
 80067fa:	4621      	mov	r1, r4
 80067fc:	4630      	mov	r0, r6
 80067fe:	f7ff ff0b 	bl	8006618 <__multiply>
 8006802:	6020      	str	r0, [r4, #0]
 8006804:	f8c0 9000 	str.w	r9, [r0]
 8006808:	4604      	mov	r4, r0
 800680a:	e7e4      	b.n	80067d6 <__pow5mult+0x6a>
 800680c:	4638      	mov	r0, r7
 800680e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006812:	bf00      	nop
 8006814:	08008ee8 	.word	0x08008ee8
 8006818:	08008d1a 	.word	0x08008d1a
 800681c:	08008d9a 	.word	0x08008d9a

08006820 <__lshift>:
 8006820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006824:	460c      	mov	r4, r1
 8006826:	6849      	ldr	r1, [r1, #4]
 8006828:	6923      	ldr	r3, [r4, #16]
 800682a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800682e:	68a3      	ldr	r3, [r4, #8]
 8006830:	4607      	mov	r7, r0
 8006832:	4691      	mov	r9, r2
 8006834:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006838:	f108 0601 	add.w	r6, r8, #1
 800683c:	42b3      	cmp	r3, r6
 800683e:	db0b      	blt.n	8006858 <__lshift+0x38>
 8006840:	4638      	mov	r0, r7
 8006842:	f7ff fd93 	bl	800636c <_Balloc>
 8006846:	4605      	mov	r5, r0
 8006848:	b948      	cbnz	r0, 800685e <__lshift+0x3e>
 800684a:	4602      	mov	r2, r0
 800684c:	4b28      	ldr	r3, [pc, #160]	; (80068f0 <__lshift+0xd0>)
 800684e:	4829      	ldr	r0, [pc, #164]	; (80068f4 <__lshift+0xd4>)
 8006850:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006854:	f001 fb28 	bl	8007ea8 <__assert_func>
 8006858:	3101      	adds	r1, #1
 800685a:	005b      	lsls	r3, r3, #1
 800685c:	e7ee      	b.n	800683c <__lshift+0x1c>
 800685e:	2300      	movs	r3, #0
 8006860:	f100 0114 	add.w	r1, r0, #20
 8006864:	f100 0210 	add.w	r2, r0, #16
 8006868:	4618      	mov	r0, r3
 800686a:	4553      	cmp	r3, sl
 800686c:	db33      	blt.n	80068d6 <__lshift+0xb6>
 800686e:	6920      	ldr	r0, [r4, #16]
 8006870:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006874:	f104 0314 	add.w	r3, r4, #20
 8006878:	f019 091f 	ands.w	r9, r9, #31
 800687c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006880:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006884:	d02b      	beq.n	80068de <__lshift+0xbe>
 8006886:	f1c9 0e20 	rsb	lr, r9, #32
 800688a:	468a      	mov	sl, r1
 800688c:	2200      	movs	r2, #0
 800688e:	6818      	ldr	r0, [r3, #0]
 8006890:	fa00 f009 	lsl.w	r0, r0, r9
 8006894:	4310      	orrs	r0, r2
 8006896:	f84a 0b04 	str.w	r0, [sl], #4
 800689a:	f853 2b04 	ldr.w	r2, [r3], #4
 800689e:	459c      	cmp	ip, r3
 80068a0:	fa22 f20e 	lsr.w	r2, r2, lr
 80068a4:	d8f3      	bhi.n	800688e <__lshift+0x6e>
 80068a6:	ebac 0304 	sub.w	r3, ip, r4
 80068aa:	3b15      	subs	r3, #21
 80068ac:	f023 0303 	bic.w	r3, r3, #3
 80068b0:	3304      	adds	r3, #4
 80068b2:	f104 0015 	add.w	r0, r4, #21
 80068b6:	4584      	cmp	ip, r0
 80068b8:	bf38      	it	cc
 80068ba:	2304      	movcc	r3, #4
 80068bc:	50ca      	str	r2, [r1, r3]
 80068be:	b10a      	cbz	r2, 80068c4 <__lshift+0xa4>
 80068c0:	f108 0602 	add.w	r6, r8, #2
 80068c4:	3e01      	subs	r6, #1
 80068c6:	4638      	mov	r0, r7
 80068c8:	612e      	str	r6, [r5, #16]
 80068ca:	4621      	mov	r1, r4
 80068cc:	f7ff fd8e 	bl	80063ec <_Bfree>
 80068d0:	4628      	mov	r0, r5
 80068d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068d6:	f842 0f04 	str.w	r0, [r2, #4]!
 80068da:	3301      	adds	r3, #1
 80068dc:	e7c5      	b.n	800686a <__lshift+0x4a>
 80068de:	3904      	subs	r1, #4
 80068e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80068e4:	f841 2f04 	str.w	r2, [r1, #4]!
 80068e8:	459c      	cmp	ip, r3
 80068ea:	d8f9      	bhi.n	80068e0 <__lshift+0xc0>
 80068ec:	e7ea      	b.n	80068c4 <__lshift+0xa4>
 80068ee:	bf00      	nop
 80068f0:	08008d89 	.word	0x08008d89
 80068f4:	08008d9a 	.word	0x08008d9a

080068f8 <__mcmp>:
 80068f8:	b530      	push	{r4, r5, lr}
 80068fa:	6902      	ldr	r2, [r0, #16]
 80068fc:	690c      	ldr	r4, [r1, #16]
 80068fe:	1b12      	subs	r2, r2, r4
 8006900:	d10e      	bne.n	8006920 <__mcmp+0x28>
 8006902:	f100 0314 	add.w	r3, r0, #20
 8006906:	3114      	adds	r1, #20
 8006908:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800690c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006910:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006914:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006918:	42a5      	cmp	r5, r4
 800691a:	d003      	beq.n	8006924 <__mcmp+0x2c>
 800691c:	d305      	bcc.n	800692a <__mcmp+0x32>
 800691e:	2201      	movs	r2, #1
 8006920:	4610      	mov	r0, r2
 8006922:	bd30      	pop	{r4, r5, pc}
 8006924:	4283      	cmp	r3, r0
 8006926:	d3f3      	bcc.n	8006910 <__mcmp+0x18>
 8006928:	e7fa      	b.n	8006920 <__mcmp+0x28>
 800692a:	f04f 32ff 	mov.w	r2, #4294967295
 800692e:	e7f7      	b.n	8006920 <__mcmp+0x28>

08006930 <__mdiff>:
 8006930:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006934:	460c      	mov	r4, r1
 8006936:	4606      	mov	r6, r0
 8006938:	4611      	mov	r1, r2
 800693a:	4620      	mov	r0, r4
 800693c:	4690      	mov	r8, r2
 800693e:	f7ff ffdb 	bl	80068f8 <__mcmp>
 8006942:	1e05      	subs	r5, r0, #0
 8006944:	d110      	bne.n	8006968 <__mdiff+0x38>
 8006946:	4629      	mov	r1, r5
 8006948:	4630      	mov	r0, r6
 800694a:	f7ff fd0f 	bl	800636c <_Balloc>
 800694e:	b930      	cbnz	r0, 800695e <__mdiff+0x2e>
 8006950:	4b3a      	ldr	r3, [pc, #232]	; (8006a3c <__mdiff+0x10c>)
 8006952:	4602      	mov	r2, r0
 8006954:	f240 2137 	movw	r1, #567	; 0x237
 8006958:	4839      	ldr	r0, [pc, #228]	; (8006a40 <__mdiff+0x110>)
 800695a:	f001 faa5 	bl	8007ea8 <__assert_func>
 800695e:	2301      	movs	r3, #1
 8006960:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006964:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006968:	bfa4      	itt	ge
 800696a:	4643      	movge	r3, r8
 800696c:	46a0      	movge	r8, r4
 800696e:	4630      	mov	r0, r6
 8006970:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006974:	bfa6      	itte	ge
 8006976:	461c      	movge	r4, r3
 8006978:	2500      	movge	r5, #0
 800697a:	2501      	movlt	r5, #1
 800697c:	f7ff fcf6 	bl	800636c <_Balloc>
 8006980:	b920      	cbnz	r0, 800698c <__mdiff+0x5c>
 8006982:	4b2e      	ldr	r3, [pc, #184]	; (8006a3c <__mdiff+0x10c>)
 8006984:	4602      	mov	r2, r0
 8006986:	f240 2145 	movw	r1, #581	; 0x245
 800698a:	e7e5      	b.n	8006958 <__mdiff+0x28>
 800698c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006990:	6926      	ldr	r6, [r4, #16]
 8006992:	60c5      	str	r5, [r0, #12]
 8006994:	f104 0914 	add.w	r9, r4, #20
 8006998:	f108 0514 	add.w	r5, r8, #20
 800699c:	f100 0e14 	add.w	lr, r0, #20
 80069a0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80069a4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80069a8:	f108 0210 	add.w	r2, r8, #16
 80069ac:	46f2      	mov	sl, lr
 80069ae:	2100      	movs	r1, #0
 80069b0:	f859 3b04 	ldr.w	r3, [r9], #4
 80069b4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80069b8:	fa11 f88b 	uxtah	r8, r1, fp
 80069bc:	b299      	uxth	r1, r3
 80069be:	0c1b      	lsrs	r3, r3, #16
 80069c0:	eba8 0801 	sub.w	r8, r8, r1
 80069c4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80069c8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80069cc:	fa1f f888 	uxth.w	r8, r8
 80069d0:	1419      	asrs	r1, r3, #16
 80069d2:	454e      	cmp	r6, r9
 80069d4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80069d8:	f84a 3b04 	str.w	r3, [sl], #4
 80069dc:	d8e8      	bhi.n	80069b0 <__mdiff+0x80>
 80069de:	1b33      	subs	r3, r6, r4
 80069e0:	3b15      	subs	r3, #21
 80069e2:	f023 0303 	bic.w	r3, r3, #3
 80069e6:	3304      	adds	r3, #4
 80069e8:	3415      	adds	r4, #21
 80069ea:	42a6      	cmp	r6, r4
 80069ec:	bf38      	it	cc
 80069ee:	2304      	movcc	r3, #4
 80069f0:	441d      	add	r5, r3
 80069f2:	4473      	add	r3, lr
 80069f4:	469e      	mov	lr, r3
 80069f6:	462e      	mov	r6, r5
 80069f8:	4566      	cmp	r6, ip
 80069fa:	d30e      	bcc.n	8006a1a <__mdiff+0xea>
 80069fc:	f10c 0203 	add.w	r2, ip, #3
 8006a00:	1b52      	subs	r2, r2, r5
 8006a02:	f022 0203 	bic.w	r2, r2, #3
 8006a06:	3d03      	subs	r5, #3
 8006a08:	45ac      	cmp	ip, r5
 8006a0a:	bf38      	it	cc
 8006a0c:	2200      	movcc	r2, #0
 8006a0e:	4413      	add	r3, r2
 8006a10:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006a14:	b17a      	cbz	r2, 8006a36 <__mdiff+0x106>
 8006a16:	6107      	str	r7, [r0, #16]
 8006a18:	e7a4      	b.n	8006964 <__mdiff+0x34>
 8006a1a:	f856 8b04 	ldr.w	r8, [r6], #4
 8006a1e:	fa11 f288 	uxtah	r2, r1, r8
 8006a22:	1414      	asrs	r4, r2, #16
 8006a24:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006a28:	b292      	uxth	r2, r2
 8006a2a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006a2e:	f84e 2b04 	str.w	r2, [lr], #4
 8006a32:	1421      	asrs	r1, r4, #16
 8006a34:	e7e0      	b.n	80069f8 <__mdiff+0xc8>
 8006a36:	3f01      	subs	r7, #1
 8006a38:	e7ea      	b.n	8006a10 <__mdiff+0xe0>
 8006a3a:	bf00      	nop
 8006a3c:	08008d89 	.word	0x08008d89
 8006a40:	08008d9a 	.word	0x08008d9a

08006a44 <__ulp>:
 8006a44:	b082      	sub	sp, #8
 8006a46:	ed8d 0b00 	vstr	d0, [sp]
 8006a4a:	9a01      	ldr	r2, [sp, #4]
 8006a4c:	4b0f      	ldr	r3, [pc, #60]	; (8006a8c <__ulp+0x48>)
 8006a4e:	4013      	ands	r3, r2
 8006a50:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	dc08      	bgt.n	8006a6a <__ulp+0x26>
 8006a58:	425b      	negs	r3, r3
 8006a5a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006a5e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006a62:	da04      	bge.n	8006a6e <__ulp+0x2a>
 8006a64:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006a68:	4113      	asrs	r3, r2
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	e008      	b.n	8006a80 <__ulp+0x3c>
 8006a6e:	f1a2 0314 	sub.w	r3, r2, #20
 8006a72:	2b1e      	cmp	r3, #30
 8006a74:	bfda      	itte	le
 8006a76:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8006a7a:	40da      	lsrle	r2, r3
 8006a7c:	2201      	movgt	r2, #1
 8006a7e:	2300      	movs	r3, #0
 8006a80:	4619      	mov	r1, r3
 8006a82:	4610      	mov	r0, r2
 8006a84:	ec41 0b10 	vmov	d0, r0, r1
 8006a88:	b002      	add	sp, #8
 8006a8a:	4770      	bx	lr
 8006a8c:	7ff00000 	.word	0x7ff00000

08006a90 <__b2d>:
 8006a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a94:	6906      	ldr	r6, [r0, #16]
 8006a96:	f100 0814 	add.w	r8, r0, #20
 8006a9a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006a9e:	1f37      	subs	r7, r6, #4
 8006aa0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006aa4:	4610      	mov	r0, r2
 8006aa6:	f7ff fd53 	bl	8006550 <__hi0bits>
 8006aaa:	f1c0 0320 	rsb	r3, r0, #32
 8006aae:	280a      	cmp	r0, #10
 8006ab0:	600b      	str	r3, [r1, #0]
 8006ab2:	491b      	ldr	r1, [pc, #108]	; (8006b20 <__b2d+0x90>)
 8006ab4:	dc15      	bgt.n	8006ae2 <__b2d+0x52>
 8006ab6:	f1c0 0c0b 	rsb	ip, r0, #11
 8006aba:	fa22 f30c 	lsr.w	r3, r2, ip
 8006abe:	45b8      	cmp	r8, r7
 8006ac0:	ea43 0501 	orr.w	r5, r3, r1
 8006ac4:	bf34      	ite	cc
 8006ac6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006aca:	2300      	movcs	r3, #0
 8006acc:	3015      	adds	r0, #21
 8006ace:	fa02 f000 	lsl.w	r0, r2, r0
 8006ad2:	fa23 f30c 	lsr.w	r3, r3, ip
 8006ad6:	4303      	orrs	r3, r0
 8006ad8:	461c      	mov	r4, r3
 8006ada:	ec45 4b10 	vmov	d0, r4, r5
 8006ade:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ae2:	45b8      	cmp	r8, r7
 8006ae4:	bf3a      	itte	cc
 8006ae6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006aea:	f1a6 0708 	subcc.w	r7, r6, #8
 8006aee:	2300      	movcs	r3, #0
 8006af0:	380b      	subs	r0, #11
 8006af2:	d012      	beq.n	8006b1a <__b2d+0x8a>
 8006af4:	f1c0 0120 	rsb	r1, r0, #32
 8006af8:	fa23 f401 	lsr.w	r4, r3, r1
 8006afc:	4082      	lsls	r2, r0
 8006afe:	4322      	orrs	r2, r4
 8006b00:	4547      	cmp	r7, r8
 8006b02:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8006b06:	bf8c      	ite	hi
 8006b08:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006b0c:	2200      	movls	r2, #0
 8006b0e:	4083      	lsls	r3, r0
 8006b10:	40ca      	lsrs	r2, r1
 8006b12:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006b16:	4313      	orrs	r3, r2
 8006b18:	e7de      	b.n	8006ad8 <__b2d+0x48>
 8006b1a:	ea42 0501 	orr.w	r5, r2, r1
 8006b1e:	e7db      	b.n	8006ad8 <__b2d+0x48>
 8006b20:	3ff00000 	.word	0x3ff00000

08006b24 <__d2b>:
 8006b24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006b28:	460f      	mov	r7, r1
 8006b2a:	2101      	movs	r1, #1
 8006b2c:	ec59 8b10 	vmov	r8, r9, d0
 8006b30:	4616      	mov	r6, r2
 8006b32:	f7ff fc1b 	bl	800636c <_Balloc>
 8006b36:	4604      	mov	r4, r0
 8006b38:	b930      	cbnz	r0, 8006b48 <__d2b+0x24>
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	4b24      	ldr	r3, [pc, #144]	; (8006bd0 <__d2b+0xac>)
 8006b3e:	4825      	ldr	r0, [pc, #148]	; (8006bd4 <__d2b+0xb0>)
 8006b40:	f240 310f 	movw	r1, #783	; 0x30f
 8006b44:	f001 f9b0 	bl	8007ea8 <__assert_func>
 8006b48:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006b4c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006b50:	bb2d      	cbnz	r5, 8006b9e <__d2b+0x7a>
 8006b52:	9301      	str	r3, [sp, #4]
 8006b54:	f1b8 0300 	subs.w	r3, r8, #0
 8006b58:	d026      	beq.n	8006ba8 <__d2b+0x84>
 8006b5a:	4668      	mov	r0, sp
 8006b5c:	9300      	str	r3, [sp, #0]
 8006b5e:	f7ff fd17 	bl	8006590 <__lo0bits>
 8006b62:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006b66:	b1e8      	cbz	r0, 8006ba4 <__d2b+0x80>
 8006b68:	f1c0 0320 	rsb	r3, r0, #32
 8006b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b70:	430b      	orrs	r3, r1
 8006b72:	40c2      	lsrs	r2, r0
 8006b74:	6163      	str	r3, [r4, #20]
 8006b76:	9201      	str	r2, [sp, #4]
 8006b78:	9b01      	ldr	r3, [sp, #4]
 8006b7a:	61a3      	str	r3, [r4, #24]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	bf14      	ite	ne
 8006b80:	2202      	movne	r2, #2
 8006b82:	2201      	moveq	r2, #1
 8006b84:	6122      	str	r2, [r4, #16]
 8006b86:	b1bd      	cbz	r5, 8006bb8 <__d2b+0x94>
 8006b88:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006b8c:	4405      	add	r5, r0
 8006b8e:	603d      	str	r5, [r7, #0]
 8006b90:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006b94:	6030      	str	r0, [r6, #0]
 8006b96:	4620      	mov	r0, r4
 8006b98:	b003      	add	sp, #12
 8006b9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ba2:	e7d6      	b.n	8006b52 <__d2b+0x2e>
 8006ba4:	6161      	str	r1, [r4, #20]
 8006ba6:	e7e7      	b.n	8006b78 <__d2b+0x54>
 8006ba8:	a801      	add	r0, sp, #4
 8006baa:	f7ff fcf1 	bl	8006590 <__lo0bits>
 8006bae:	9b01      	ldr	r3, [sp, #4]
 8006bb0:	6163      	str	r3, [r4, #20]
 8006bb2:	3020      	adds	r0, #32
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	e7e5      	b.n	8006b84 <__d2b+0x60>
 8006bb8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006bbc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006bc0:	6038      	str	r0, [r7, #0]
 8006bc2:	6918      	ldr	r0, [r3, #16]
 8006bc4:	f7ff fcc4 	bl	8006550 <__hi0bits>
 8006bc8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006bcc:	e7e2      	b.n	8006b94 <__d2b+0x70>
 8006bce:	bf00      	nop
 8006bd0:	08008d89 	.word	0x08008d89
 8006bd4:	08008d9a 	.word	0x08008d9a

08006bd8 <__ratio>:
 8006bd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bdc:	4688      	mov	r8, r1
 8006bde:	4669      	mov	r1, sp
 8006be0:	4681      	mov	r9, r0
 8006be2:	f7ff ff55 	bl	8006a90 <__b2d>
 8006be6:	a901      	add	r1, sp, #4
 8006be8:	4640      	mov	r0, r8
 8006bea:	ec55 4b10 	vmov	r4, r5, d0
 8006bee:	f7ff ff4f 	bl	8006a90 <__b2d>
 8006bf2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006bf6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006bfa:	eba3 0c02 	sub.w	ip, r3, r2
 8006bfe:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006c02:	1a9b      	subs	r3, r3, r2
 8006c04:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006c08:	ec51 0b10 	vmov	r0, r1, d0
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	bfd6      	itet	le
 8006c10:	460a      	movle	r2, r1
 8006c12:	462a      	movgt	r2, r5
 8006c14:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006c18:	468b      	mov	fp, r1
 8006c1a:	462f      	mov	r7, r5
 8006c1c:	bfd4      	ite	le
 8006c1e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006c22:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006c26:	4620      	mov	r0, r4
 8006c28:	ee10 2a10 	vmov	r2, s0
 8006c2c:	465b      	mov	r3, fp
 8006c2e:	4639      	mov	r1, r7
 8006c30:	f7f9 fe14 	bl	800085c <__aeabi_ddiv>
 8006c34:	ec41 0b10 	vmov	d0, r0, r1
 8006c38:	b003      	add	sp, #12
 8006c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006c3e <__copybits>:
 8006c3e:	3901      	subs	r1, #1
 8006c40:	b570      	push	{r4, r5, r6, lr}
 8006c42:	1149      	asrs	r1, r1, #5
 8006c44:	6914      	ldr	r4, [r2, #16]
 8006c46:	3101      	adds	r1, #1
 8006c48:	f102 0314 	add.w	r3, r2, #20
 8006c4c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006c50:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006c54:	1f05      	subs	r5, r0, #4
 8006c56:	42a3      	cmp	r3, r4
 8006c58:	d30c      	bcc.n	8006c74 <__copybits+0x36>
 8006c5a:	1aa3      	subs	r3, r4, r2
 8006c5c:	3b11      	subs	r3, #17
 8006c5e:	f023 0303 	bic.w	r3, r3, #3
 8006c62:	3211      	adds	r2, #17
 8006c64:	42a2      	cmp	r2, r4
 8006c66:	bf88      	it	hi
 8006c68:	2300      	movhi	r3, #0
 8006c6a:	4418      	add	r0, r3
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	4288      	cmp	r0, r1
 8006c70:	d305      	bcc.n	8006c7e <__copybits+0x40>
 8006c72:	bd70      	pop	{r4, r5, r6, pc}
 8006c74:	f853 6b04 	ldr.w	r6, [r3], #4
 8006c78:	f845 6f04 	str.w	r6, [r5, #4]!
 8006c7c:	e7eb      	b.n	8006c56 <__copybits+0x18>
 8006c7e:	f840 3b04 	str.w	r3, [r0], #4
 8006c82:	e7f4      	b.n	8006c6e <__copybits+0x30>

08006c84 <__any_on>:
 8006c84:	f100 0214 	add.w	r2, r0, #20
 8006c88:	6900      	ldr	r0, [r0, #16]
 8006c8a:	114b      	asrs	r3, r1, #5
 8006c8c:	4298      	cmp	r0, r3
 8006c8e:	b510      	push	{r4, lr}
 8006c90:	db11      	blt.n	8006cb6 <__any_on+0x32>
 8006c92:	dd0a      	ble.n	8006caa <__any_on+0x26>
 8006c94:	f011 011f 	ands.w	r1, r1, #31
 8006c98:	d007      	beq.n	8006caa <__any_on+0x26>
 8006c9a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006c9e:	fa24 f001 	lsr.w	r0, r4, r1
 8006ca2:	fa00 f101 	lsl.w	r1, r0, r1
 8006ca6:	428c      	cmp	r4, r1
 8006ca8:	d10b      	bne.n	8006cc2 <__any_on+0x3e>
 8006caa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d803      	bhi.n	8006cba <__any_on+0x36>
 8006cb2:	2000      	movs	r0, #0
 8006cb4:	bd10      	pop	{r4, pc}
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	e7f7      	b.n	8006caa <__any_on+0x26>
 8006cba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006cbe:	2900      	cmp	r1, #0
 8006cc0:	d0f5      	beq.n	8006cae <__any_on+0x2a>
 8006cc2:	2001      	movs	r0, #1
 8006cc4:	e7f6      	b.n	8006cb4 <__any_on+0x30>

08006cc6 <sulp>:
 8006cc6:	b570      	push	{r4, r5, r6, lr}
 8006cc8:	4604      	mov	r4, r0
 8006cca:	460d      	mov	r5, r1
 8006ccc:	ec45 4b10 	vmov	d0, r4, r5
 8006cd0:	4616      	mov	r6, r2
 8006cd2:	f7ff feb7 	bl	8006a44 <__ulp>
 8006cd6:	ec51 0b10 	vmov	r0, r1, d0
 8006cda:	b17e      	cbz	r6, 8006cfc <sulp+0x36>
 8006cdc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006ce0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	dd09      	ble.n	8006cfc <sulp+0x36>
 8006ce8:	051b      	lsls	r3, r3, #20
 8006cea:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006cee:	2400      	movs	r4, #0
 8006cf0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006cf4:	4622      	mov	r2, r4
 8006cf6:	462b      	mov	r3, r5
 8006cf8:	f7f9 fc86 	bl	8000608 <__aeabi_dmul>
 8006cfc:	bd70      	pop	{r4, r5, r6, pc}
	...

08006d00 <_strtod_l>:
 8006d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d04:	ed2d 8b02 	vpush	{d8}
 8006d08:	b09b      	sub	sp, #108	; 0x6c
 8006d0a:	4604      	mov	r4, r0
 8006d0c:	9213      	str	r2, [sp, #76]	; 0x4c
 8006d0e:	2200      	movs	r2, #0
 8006d10:	9216      	str	r2, [sp, #88]	; 0x58
 8006d12:	460d      	mov	r5, r1
 8006d14:	f04f 0800 	mov.w	r8, #0
 8006d18:	f04f 0900 	mov.w	r9, #0
 8006d1c:	460a      	mov	r2, r1
 8006d1e:	9215      	str	r2, [sp, #84]	; 0x54
 8006d20:	7811      	ldrb	r1, [r2, #0]
 8006d22:	292b      	cmp	r1, #43	; 0x2b
 8006d24:	d04c      	beq.n	8006dc0 <_strtod_l+0xc0>
 8006d26:	d83a      	bhi.n	8006d9e <_strtod_l+0x9e>
 8006d28:	290d      	cmp	r1, #13
 8006d2a:	d834      	bhi.n	8006d96 <_strtod_l+0x96>
 8006d2c:	2908      	cmp	r1, #8
 8006d2e:	d834      	bhi.n	8006d9a <_strtod_l+0x9a>
 8006d30:	2900      	cmp	r1, #0
 8006d32:	d03d      	beq.n	8006db0 <_strtod_l+0xb0>
 8006d34:	2200      	movs	r2, #0
 8006d36:	920a      	str	r2, [sp, #40]	; 0x28
 8006d38:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8006d3a:	7832      	ldrb	r2, [r6, #0]
 8006d3c:	2a30      	cmp	r2, #48	; 0x30
 8006d3e:	f040 80b4 	bne.w	8006eaa <_strtod_l+0x1aa>
 8006d42:	7872      	ldrb	r2, [r6, #1]
 8006d44:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8006d48:	2a58      	cmp	r2, #88	; 0x58
 8006d4a:	d170      	bne.n	8006e2e <_strtod_l+0x12e>
 8006d4c:	9302      	str	r3, [sp, #8]
 8006d4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d50:	9301      	str	r3, [sp, #4]
 8006d52:	ab16      	add	r3, sp, #88	; 0x58
 8006d54:	9300      	str	r3, [sp, #0]
 8006d56:	4a8e      	ldr	r2, [pc, #568]	; (8006f90 <_strtod_l+0x290>)
 8006d58:	ab17      	add	r3, sp, #92	; 0x5c
 8006d5a:	a915      	add	r1, sp, #84	; 0x54
 8006d5c:	4620      	mov	r0, r4
 8006d5e:	f001 f93f 	bl	8007fe0 <__gethex>
 8006d62:	f010 070f 	ands.w	r7, r0, #15
 8006d66:	4605      	mov	r5, r0
 8006d68:	d005      	beq.n	8006d76 <_strtod_l+0x76>
 8006d6a:	2f06      	cmp	r7, #6
 8006d6c:	d12a      	bne.n	8006dc4 <_strtod_l+0xc4>
 8006d6e:	3601      	adds	r6, #1
 8006d70:	2300      	movs	r3, #0
 8006d72:	9615      	str	r6, [sp, #84]	; 0x54
 8006d74:	930a      	str	r3, [sp, #40]	; 0x28
 8006d76:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	f040 857f 	bne.w	800787c <_strtod_l+0xb7c>
 8006d7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d80:	b1db      	cbz	r3, 8006dba <_strtod_l+0xba>
 8006d82:	4642      	mov	r2, r8
 8006d84:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006d88:	ec43 2b10 	vmov	d0, r2, r3
 8006d8c:	b01b      	add	sp, #108	; 0x6c
 8006d8e:	ecbd 8b02 	vpop	{d8}
 8006d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d96:	2920      	cmp	r1, #32
 8006d98:	d1cc      	bne.n	8006d34 <_strtod_l+0x34>
 8006d9a:	3201      	adds	r2, #1
 8006d9c:	e7bf      	b.n	8006d1e <_strtod_l+0x1e>
 8006d9e:	292d      	cmp	r1, #45	; 0x2d
 8006da0:	d1c8      	bne.n	8006d34 <_strtod_l+0x34>
 8006da2:	2101      	movs	r1, #1
 8006da4:	910a      	str	r1, [sp, #40]	; 0x28
 8006da6:	1c51      	adds	r1, r2, #1
 8006da8:	9115      	str	r1, [sp, #84]	; 0x54
 8006daa:	7852      	ldrb	r2, [r2, #1]
 8006dac:	2a00      	cmp	r2, #0
 8006dae:	d1c3      	bne.n	8006d38 <_strtod_l+0x38>
 8006db0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006db2:	9515      	str	r5, [sp, #84]	; 0x54
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	f040 855f 	bne.w	8007878 <_strtod_l+0xb78>
 8006dba:	4642      	mov	r2, r8
 8006dbc:	464b      	mov	r3, r9
 8006dbe:	e7e3      	b.n	8006d88 <_strtod_l+0x88>
 8006dc0:	2100      	movs	r1, #0
 8006dc2:	e7ef      	b.n	8006da4 <_strtod_l+0xa4>
 8006dc4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006dc6:	b13a      	cbz	r2, 8006dd8 <_strtod_l+0xd8>
 8006dc8:	2135      	movs	r1, #53	; 0x35
 8006dca:	a818      	add	r0, sp, #96	; 0x60
 8006dcc:	f7ff ff37 	bl	8006c3e <__copybits>
 8006dd0:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006dd2:	4620      	mov	r0, r4
 8006dd4:	f7ff fb0a 	bl	80063ec <_Bfree>
 8006dd8:	3f01      	subs	r7, #1
 8006dda:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006ddc:	2f04      	cmp	r7, #4
 8006dde:	d806      	bhi.n	8006dee <_strtod_l+0xee>
 8006de0:	e8df f007 	tbb	[pc, r7]
 8006de4:	201d0314 	.word	0x201d0314
 8006de8:	14          	.byte	0x14
 8006de9:	00          	.byte	0x00
 8006dea:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8006dee:	05e9      	lsls	r1, r5, #23
 8006df0:	bf48      	it	mi
 8006df2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8006df6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006dfa:	0d1b      	lsrs	r3, r3, #20
 8006dfc:	051b      	lsls	r3, r3, #20
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d1b9      	bne.n	8006d76 <_strtod_l+0x76>
 8006e02:	f7fe fb05 	bl	8005410 <__errno>
 8006e06:	2322      	movs	r3, #34	; 0x22
 8006e08:	6003      	str	r3, [r0, #0]
 8006e0a:	e7b4      	b.n	8006d76 <_strtod_l+0x76>
 8006e0c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8006e10:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006e14:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006e18:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006e1c:	e7e7      	b.n	8006dee <_strtod_l+0xee>
 8006e1e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006f98 <_strtod_l+0x298>
 8006e22:	e7e4      	b.n	8006dee <_strtod_l+0xee>
 8006e24:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006e28:	f04f 38ff 	mov.w	r8, #4294967295
 8006e2c:	e7df      	b.n	8006dee <_strtod_l+0xee>
 8006e2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e30:	1c5a      	adds	r2, r3, #1
 8006e32:	9215      	str	r2, [sp, #84]	; 0x54
 8006e34:	785b      	ldrb	r3, [r3, #1]
 8006e36:	2b30      	cmp	r3, #48	; 0x30
 8006e38:	d0f9      	beq.n	8006e2e <_strtod_l+0x12e>
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d09b      	beq.n	8006d76 <_strtod_l+0x76>
 8006e3e:	2301      	movs	r3, #1
 8006e40:	f04f 0a00 	mov.w	sl, #0
 8006e44:	9304      	str	r3, [sp, #16]
 8006e46:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e48:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e4a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8006e4e:	46d3      	mov	fp, sl
 8006e50:	220a      	movs	r2, #10
 8006e52:	9815      	ldr	r0, [sp, #84]	; 0x54
 8006e54:	7806      	ldrb	r6, [r0, #0]
 8006e56:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006e5a:	b2d9      	uxtb	r1, r3
 8006e5c:	2909      	cmp	r1, #9
 8006e5e:	d926      	bls.n	8006eae <_strtod_l+0x1ae>
 8006e60:	494c      	ldr	r1, [pc, #304]	; (8006f94 <_strtod_l+0x294>)
 8006e62:	2201      	movs	r2, #1
 8006e64:	f000 ffe6 	bl	8007e34 <strncmp>
 8006e68:	2800      	cmp	r0, #0
 8006e6a:	d030      	beq.n	8006ece <_strtod_l+0x1ce>
 8006e6c:	2000      	movs	r0, #0
 8006e6e:	4632      	mov	r2, r6
 8006e70:	9005      	str	r0, [sp, #20]
 8006e72:	465e      	mov	r6, fp
 8006e74:	4603      	mov	r3, r0
 8006e76:	2a65      	cmp	r2, #101	; 0x65
 8006e78:	d001      	beq.n	8006e7e <_strtod_l+0x17e>
 8006e7a:	2a45      	cmp	r2, #69	; 0x45
 8006e7c:	d113      	bne.n	8006ea6 <_strtod_l+0x1a6>
 8006e7e:	b91e      	cbnz	r6, 8006e88 <_strtod_l+0x188>
 8006e80:	9a04      	ldr	r2, [sp, #16]
 8006e82:	4302      	orrs	r2, r0
 8006e84:	d094      	beq.n	8006db0 <_strtod_l+0xb0>
 8006e86:	2600      	movs	r6, #0
 8006e88:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8006e8a:	1c6a      	adds	r2, r5, #1
 8006e8c:	9215      	str	r2, [sp, #84]	; 0x54
 8006e8e:	786a      	ldrb	r2, [r5, #1]
 8006e90:	2a2b      	cmp	r2, #43	; 0x2b
 8006e92:	d074      	beq.n	8006f7e <_strtod_l+0x27e>
 8006e94:	2a2d      	cmp	r2, #45	; 0x2d
 8006e96:	d078      	beq.n	8006f8a <_strtod_l+0x28a>
 8006e98:	f04f 0c00 	mov.w	ip, #0
 8006e9c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006ea0:	2909      	cmp	r1, #9
 8006ea2:	d97f      	bls.n	8006fa4 <_strtod_l+0x2a4>
 8006ea4:	9515      	str	r5, [sp, #84]	; 0x54
 8006ea6:	2700      	movs	r7, #0
 8006ea8:	e09e      	b.n	8006fe8 <_strtod_l+0x2e8>
 8006eaa:	2300      	movs	r3, #0
 8006eac:	e7c8      	b.n	8006e40 <_strtod_l+0x140>
 8006eae:	f1bb 0f08 	cmp.w	fp, #8
 8006eb2:	bfd8      	it	le
 8006eb4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006eb6:	f100 0001 	add.w	r0, r0, #1
 8006eba:	bfda      	itte	le
 8006ebc:	fb02 3301 	mlale	r3, r2, r1, r3
 8006ec0:	9309      	strle	r3, [sp, #36]	; 0x24
 8006ec2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8006ec6:	f10b 0b01 	add.w	fp, fp, #1
 8006eca:	9015      	str	r0, [sp, #84]	; 0x54
 8006ecc:	e7c1      	b.n	8006e52 <_strtod_l+0x152>
 8006ece:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ed0:	1c5a      	adds	r2, r3, #1
 8006ed2:	9215      	str	r2, [sp, #84]	; 0x54
 8006ed4:	785a      	ldrb	r2, [r3, #1]
 8006ed6:	f1bb 0f00 	cmp.w	fp, #0
 8006eda:	d037      	beq.n	8006f4c <_strtod_l+0x24c>
 8006edc:	9005      	str	r0, [sp, #20]
 8006ede:	465e      	mov	r6, fp
 8006ee0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006ee4:	2b09      	cmp	r3, #9
 8006ee6:	d912      	bls.n	8006f0e <_strtod_l+0x20e>
 8006ee8:	2301      	movs	r3, #1
 8006eea:	e7c4      	b.n	8006e76 <_strtod_l+0x176>
 8006eec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006eee:	1c5a      	adds	r2, r3, #1
 8006ef0:	9215      	str	r2, [sp, #84]	; 0x54
 8006ef2:	785a      	ldrb	r2, [r3, #1]
 8006ef4:	3001      	adds	r0, #1
 8006ef6:	2a30      	cmp	r2, #48	; 0x30
 8006ef8:	d0f8      	beq.n	8006eec <_strtod_l+0x1ec>
 8006efa:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006efe:	2b08      	cmp	r3, #8
 8006f00:	f200 84c1 	bhi.w	8007886 <_strtod_l+0xb86>
 8006f04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f06:	9005      	str	r0, [sp, #20]
 8006f08:	2000      	movs	r0, #0
 8006f0a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f0c:	4606      	mov	r6, r0
 8006f0e:	3a30      	subs	r2, #48	; 0x30
 8006f10:	f100 0301 	add.w	r3, r0, #1
 8006f14:	d014      	beq.n	8006f40 <_strtod_l+0x240>
 8006f16:	9905      	ldr	r1, [sp, #20]
 8006f18:	4419      	add	r1, r3
 8006f1a:	9105      	str	r1, [sp, #20]
 8006f1c:	4633      	mov	r3, r6
 8006f1e:	eb00 0c06 	add.w	ip, r0, r6
 8006f22:	210a      	movs	r1, #10
 8006f24:	4563      	cmp	r3, ip
 8006f26:	d113      	bne.n	8006f50 <_strtod_l+0x250>
 8006f28:	1833      	adds	r3, r6, r0
 8006f2a:	2b08      	cmp	r3, #8
 8006f2c:	f106 0601 	add.w	r6, r6, #1
 8006f30:	4406      	add	r6, r0
 8006f32:	dc1a      	bgt.n	8006f6a <_strtod_l+0x26a>
 8006f34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f36:	230a      	movs	r3, #10
 8006f38:	fb03 2301 	mla	r3, r3, r1, r2
 8006f3c:	9309      	str	r3, [sp, #36]	; 0x24
 8006f3e:	2300      	movs	r3, #0
 8006f40:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006f42:	1c51      	adds	r1, r2, #1
 8006f44:	9115      	str	r1, [sp, #84]	; 0x54
 8006f46:	7852      	ldrb	r2, [r2, #1]
 8006f48:	4618      	mov	r0, r3
 8006f4a:	e7c9      	b.n	8006ee0 <_strtod_l+0x1e0>
 8006f4c:	4658      	mov	r0, fp
 8006f4e:	e7d2      	b.n	8006ef6 <_strtod_l+0x1f6>
 8006f50:	2b08      	cmp	r3, #8
 8006f52:	f103 0301 	add.w	r3, r3, #1
 8006f56:	dc03      	bgt.n	8006f60 <_strtod_l+0x260>
 8006f58:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006f5a:	434f      	muls	r7, r1
 8006f5c:	9709      	str	r7, [sp, #36]	; 0x24
 8006f5e:	e7e1      	b.n	8006f24 <_strtod_l+0x224>
 8006f60:	2b10      	cmp	r3, #16
 8006f62:	bfd8      	it	le
 8006f64:	fb01 fa0a 	mulle.w	sl, r1, sl
 8006f68:	e7dc      	b.n	8006f24 <_strtod_l+0x224>
 8006f6a:	2e10      	cmp	r6, #16
 8006f6c:	bfdc      	itt	le
 8006f6e:	230a      	movle	r3, #10
 8006f70:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8006f74:	e7e3      	b.n	8006f3e <_strtod_l+0x23e>
 8006f76:	2300      	movs	r3, #0
 8006f78:	9305      	str	r3, [sp, #20]
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e780      	b.n	8006e80 <_strtod_l+0x180>
 8006f7e:	f04f 0c00 	mov.w	ip, #0
 8006f82:	1caa      	adds	r2, r5, #2
 8006f84:	9215      	str	r2, [sp, #84]	; 0x54
 8006f86:	78aa      	ldrb	r2, [r5, #2]
 8006f88:	e788      	b.n	8006e9c <_strtod_l+0x19c>
 8006f8a:	f04f 0c01 	mov.w	ip, #1
 8006f8e:	e7f8      	b.n	8006f82 <_strtod_l+0x282>
 8006f90:	08008ef8 	.word	0x08008ef8
 8006f94:	08008ef4 	.word	0x08008ef4
 8006f98:	7ff00000 	.word	0x7ff00000
 8006f9c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006f9e:	1c51      	adds	r1, r2, #1
 8006fa0:	9115      	str	r1, [sp, #84]	; 0x54
 8006fa2:	7852      	ldrb	r2, [r2, #1]
 8006fa4:	2a30      	cmp	r2, #48	; 0x30
 8006fa6:	d0f9      	beq.n	8006f9c <_strtod_l+0x29c>
 8006fa8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006fac:	2908      	cmp	r1, #8
 8006fae:	f63f af7a 	bhi.w	8006ea6 <_strtod_l+0x1a6>
 8006fb2:	3a30      	subs	r2, #48	; 0x30
 8006fb4:	9208      	str	r2, [sp, #32]
 8006fb6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006fb8:	920c      	str	r2, [sp, #48]	; 0x30
 8006fba:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006fbc:	1c57      	adds	r7, r2, #1
 8006fbe:	9715      	str	r7, [sp, #84]	; 0x54
 8006fc0:	7852      	ldrb	r2, [r2, #1]
 8006fc2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006fc6:	f1be 0f09 	cmp.w	lr, #9
 8006fca:	d938      	bls.n	800703e <_strtod_l+0x33e>
 8006fcc:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006fce:	1a7f      	subs	r7, r7, r1
 8006fd0:	2f08      	cmp	r7, #8
 8006fd2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8006fd6:	dc03      	bgt.n	8006fe0 <_strtod_l+0x2e0>
 8006fd8:	9908      	ldr	r1, [sp, #32]
 8006fda:	428f      	cmp	r7, r1
 8006fdc:	bfa8      	it	ge
 8006fde:	460f      	movge	r7, r1
 8006fe0:	f1bc 0f00 	cmp.w	ip, #0
 8006fe4:	d000      	beq.n	8006fe8 <_strtod_l+0x2e8>
 8006fe6:	427f      	negs	r7, r7
 8006fe8:	2e00      	cmp	r6, #0
 8006fea:	d14f      	bne.n	800708c <_strtod_l+0x38c>
 8006fec:	9904      	ldr	r1, [sp, #16]
 8006fee:	4301      	orrs	r1, r0
 8006ff0:	f47f aec1 	bne.w	8006d76 <_strtod_l+0x76>
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	f47f aedb 	bne.w	8006db0 <_strtod_l+0xb0>
 8006ffa:	2a69      	cmp	r2, #105	; 0x69
 8006ffc:	d029      	beq.n	8007052 <_strtod_l+0x352>
 8006ffe:	dc26      	bgt.n	800704e <_strtod_l+0x34e>
 8007000:	2a49      	cmp	r2, #73	; 0x49
 8007002:	d026      	beq.n	8007052 <_strtod_l+0x352>
 8007004:	2a4e      	cmp	r2, #78	; 0x4e
 8007006:	f47f aed3 	bne.w	8006db0 <_strtod_l+0xb0>
 800700a:	499b      	ldr	r1, [pc, #620]	; (8007278 <_strtod_l+0x578>)
 800700c:	a815      	add	r0, sp, #84	; 0x54
 800700e:	f001 fa27 	bl	8008460 <__match>
 8007012:	2800      	cmp	r0, #0
 8007014:	f43f aecc 	beq.w	8006db0 <_strtod_l+0xb0>
 8007018:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800701a:	781b      	ldrb	r3, [r3, #0]
 800701c:	2b28      	cmp	r3, #40	; 0x28
 800701e:	d12f      	bne.n	8007080 <_strtod_l+0x380>
 8007020:	4996      	ldr	r1, [pc, #600]	; (800727c <_strtod_l+0x57c>)
 8007022:	aa18      	add	r2, sp, #96	; 0x60
 8007024:	a815      	add	r0, sp, #84	; 0x54
 8007026:	f001 fa2f 	bl	8008488 <__hexnan>
 800702a:	2805      	cmp	r0, #5
 800702c:	d128      	bne.n	8007080 <_strtod_l+0x380>
 800702e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007030:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007034:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007038:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800703c:	e69b      	b.n	8006d76 <_strtod_l+0x76>
 800703e:	9f08      	ldr	r7, [sp, #32]
 8007040:	210a      	movs	r1, #10
 8007042:	fb01 2107 	mla	r1, r1, r7, r2
 8007046:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800704a:	9208      	str	r2, [sp, #32]
 800704c:	e7b5      	b.n	8006fba <_strtod_l+0x2ba>
 800704e:	2a6e      	cmp	r2, #110	; 0x6e
 8007050:	e7d9      	b.n	8007006 <_strtod_l+0x306>
 8007052:	498b      	ldr	r1, [pc, #556]	; (8007280 <_strtod_l+0x580>)
 8007054:	a815      	add	r0, sp, #84	; 0x54
 8007056:	f001 fa03 	bl	8008460 <__match>
 800705a:	2800      	cmp	r0, #0
 800705c:	f43f aea8 	beq.w	8006db0 <_strtod_l+0xb0>
 8007060:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007062:	4988      	ldr	r1, [pc, #544]	; (8007284 <_strtod_l+0x584>)
 8007064:	3b01      	subs	r3, #1
 8007066:	a815      	add	r0, sp, #84	; 0x54
 8007068:	9315      	str	r3, [sp, #84]	; 0x54
 800706a:	f001 f9f9 	bl	8008460 <__match>
 800706e:	b910      	cbnz	r0, 8007076 <_strtod_l+0x376>
 8007070:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007072:	3301      	adds	r3, #1
 8007074:	9315      	str	r3, [sp, #84]	; 0x54
 8007076:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8007294 <_strtod_l+0x594>
 800707a:	f04f 0800 	mov.w	r8, #0
 800707e:	e67a      	b.n	8006d76 <_strtod_l+0x76>
 8007080:	4881      	ldr	r0, [pc, #516]	; (8007288 <_strtod_l+0x588>)
 8007082:	f000 ff09 	bl	8007e98 <nan>
 8007086:	ec59 8b10 	vmov	r8, r9, d0
 800708a:	e674      	b.n	8006d76 <_strtod_l+0x76>
 800708c:	9b05      	ldr	r3, [sp, #20]
 800708e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007090:	1afb      	subs	r3, r7, r3
 8007092:	f1bb 0f00 	cmp.w	fp, #0
 8007096:	bf08      	it	eq
 8007098:	46b3      	moveq	fp, r6
 800709a:	2e10      	cmp	r6, #16
 800709c:	9308      	str	r3, [sp, #32]
 800709e:	4635      	mov	r5, r6
 80070a0:	bfa8      	it	ge
 80070a2:	2510      	movge	r5, #16
 80070a4:	f7f9 fa36 	bl	8000514 <__aeabi_ui2d>
 80070a8:	2e09      	cmp	r6, #9
 80070aa:	4680      	mov	r8, r0
 80070ac:	4689      	mov	r9, r1
 80070ae:	dd13      	ble.n	80070d8 <_strtod_l+0x3d8>
 80070b0:	4b76      	ldr	r3, [pc, #472]	; (800728c <_strtod_l+0x58c>)
 80070b2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80070b6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80070ba:	f7f9 faa5 	bl	8000608 <__aeabi_dmul>
 80070be:	4680      	mov	r8, r0
 80070c0:	4650      	mov	r0, sl
 80070c2:	4689      	mov	r9, r1
 80070c4:	f7f9 fa26 	bl	8000514 <__aeabi_ui2d>
 80070c8:	4602      	mov	r2, r0
 80070ca:	460b      	mov	r3, r1
 80070cc:	4640      	mov	r0, r8
 80070ce:	4649      	mov	r1, r9
 80070d0:	f7f9 f8e4 	bl	800029c <__adddf3>
 80070d4:	4680      	mov	r8, r0
 80070d6:	4689      	mov	r9, r1
 80070d8:	2e0f      	cmp	r6, #15
 80070da:	dc38      	bgt.n	800714e <_strtod_l+0x44e>
 80070dc:	9b08      	ldr	r3, [sp, #32]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	f43f ae49 	beq.w	8006d76 <_strtod_l+0x76>
 80070e4:	dd24      	ble.n	8007130 <_strtod_l+0x430>
 80070e6:	2b16      	cmp	r3, #22
 80070e8:	dc0b      	bgt.n	8007102 <_strtod_l+0x402>
 80070ea:	4968      	ldr	r1, [pc, #416]	; (800728c <_strtod_l+0x58c>)
 80070ec:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80070f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80070f4:	4642      	mov	r2, r8
 80070f6:	464b      	mov	r3, r9
 80070f8:	f7f9 fa86 	bl	8000608 <__aeabi_dmul>
 80070fc:	4680      	mov	r8, r0
 80070fe:	4689      	mov	r9, r1
 8007100:	e639      	b.n	8006d76 <_strtod_l+0x76>
 8007102:	9a08      	ldr	r2, [sp, #32]
 8007104:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8007108:	4293      	cmp	r3, r2
 800710a:	db20      	blt.n	800714e <_strtod_l+0x44e>
 800710c:	4c5f      	ldr	r4, [pc, #380]	; (800728c <_strtod_l+0x58c>)
 800710e:	f1c6 060f 	rsb	r6, r6, #15
 8007112:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8007116:	4642      	mov	r2, r8
 8007118:	464b      	mov	r3, r9
 800711a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800711e:	f7f9 fa73 	bl	8000608 <__aeabi_dmul>
 8007122:	9b08      	ldr	r3, [sp, #32]
 8007124:	1b9e      	subs	r6, r3, r6
 8007126:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800712a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800712e:	e7e3      	b.n	80070f8 <_strtod_l+0x3f8>
 8007130:	9b08      	ldr	r3, [sp, #32]
 8007132:	3316      	adds	r3, #22
 8007134:	db0b      	blt.n	800714e <_strtod_l+0x44e>
 8007136:	9b05      	ldr	r3, [sp, #20]
 8007138:	1bdf      	subs	r7, r3, r7
 800713a:	4b54      	ldr	r3, [pc, #336]	; (800728c <_strtod_l+0x58c>)
 800713c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007140:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007144:	4640      	mov	r0, r8
 8007146:	4649      	mov	r1, r9
 8007148:	f7f9 fb88 	bl	800085c <__aeabi_ddiv>
 800714c:	e7d6      	b.n	80070fc <_strtod_l+0x3fc>
 800714e:	9b08      	ldr	r3, [sp, #32]
 8007150:	1b75      	subs	r5, r6, r5
 8007152:	441d      	add	r5, r3
 8007154:	2d00      	cmp	r5, #0
 8007156:	dd70      	ble.n	800723a <_strtod_l+0x53a>
 8007158:	f015 030f 	ands.w	r3, r5, #15
 800715c:	d00a      	beq.n	8007174 <_strtod_l+0x474>
 800715e:	494b      	ldr	r1, [pc, #300]	; (800728c <_strtod_l+0x58c>)
 8007160:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007164:	4642      	mov	r2, r8
 8007166:	464b      	mov	r3, r9
 8007168:	e9d1 0100 	ldrd	r0, r1, [r1]
 800716c:	f7f9 fa4c 	bl	8000608 <__aeabi_dmul>
 8007170:	4680      	mov	r8, r0
 8007172:	4689      	mov	r9, r1
 8007174:	f035 050f 	bics.w	r5, r5, #15
 8007178:	d04d      	beq.n	8007216 <_strtod_l+0x516>
 800717a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800717e:	dd22      	ble.n	80071c6 <_strtod_l+0x4c6>
 8007180:	2500      	movs	r5, #0
 8007182:	46ab      	mov	fp, r5
 8007184:	9509      	str	r5, [sp, #36]	; 0x24
 8007186:	9505      	str	r5, [sp, #20]
 8007188:	2322      	movs	r3, #34	; 0x22
 800718a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8007294 <_strtod_l+0x594>
 800718e:	6023      	str	r3, [r4, #0]
 8007190:	f04f 0800 	mov.w	r8, #0
 8007194:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007196:	2b00      	cmp	r3, #0
 8007198:	f43f aded 	beq.w	8006d76 <_strtod_l+0x76>
 800719c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800719e:	4620      	mov	r0, r4
 80071a0:	f7ff f924 	bl	80063ec <_Bfree>
 80071a4:	9905      	ldr	r1, [sp, #20]
 80071a6:	4620      	mov	r0, r4
 80071a8:	f7ff f920 	bl	80063ec <_Bfree>
 80071ac:	4659      	mov	r1, fp
 80071ae:	4620      	mov	r0, r4
 80071b0:	f7ff f91c 	bl	80063ec <_Bfree>
 80071b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071b6:	4620      	mov	r0, r4
 80071b8:	f7ff f918 	bl	80063ec <_Bfree>
 80071bc:	4629      	mov	r1, r5
 80071be:	4620      	mov	r0, r4
 80071c0:	f7ff f914 	bl	80063ec <_Bfree>
 80071c4:	e5d7      	b.n	8006d76 <_strtod_l+0x76>
 80071c6:	4b32      	ldr	r3, [pc, #200]	; (8007290 <_strtod_l+0x590>)
 80071c8:	9304      	str	r3, [sp, #16]
 80071ca:	2300      	movs	r3, #0
 80071cc:	112d      	asrs	r5, r5, #4
 80071ce:	4640      	mov	r0, r8
 80071d0:	4649      	mov	r1, r9
 80071d2:	469a      	mov	sl, r3
 80071d4:	2d01      	cmp	r5, #1
 80071d6:	dc21      	bgt.n	800721c <_strtod_l+0x51c>
 80071d8:	b10b      	cbz	r3, 80071de <_strtod_l+0x4de>
 80071da:	4680      	mov	r8, r0
 80071dc:	4689      	mov	r9, r1
 80071de:	492c      	ldr	r1, [pc, #176]	; (8007290 <_strtod_l+0x590>)
 80071e0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80071e4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80071e8:	4642      	mov	r2, r8
 80071ea:	464b      	mov	r3, r9
 80071ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071f0:	f7f9 fa0a 	bl	8000608 <__aeabi_dmul>
 80071f4:	4b27      	ldr	r3, [pc, #156]	; (8007294 <_strtod_l+0x594>)
 80071f6:	460a      	mov	r2, r1
 80071f8:	400b      	ands	r3, r1
 80071fa:	4927      	ldr	r1, [pc, #156]	; (8007298 <_strtod_l+0x598>)
 80071fc:	428b      	cmp	r3, r1
 80071fe:	4680      	mov	r8, r0
 8007200:	d8be      	bhi.n	8007180 <_strtod_l+0x480>
 8007202:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007206:	428b      	cmp	r3, r1
 8007208:	bf86      	itte	hi
 800720a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800729c <_strtod_l+0x59c>
 800720e:	f04f 38ff 	movhi.w	r8, #4294967295
 8007212:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007216:	2300      	movs	r3, #0
 8007218:	9304      	str	r3, [sp, #16]
 800721a:	e07b      	b.n	8007314 <_strtod_l+0x614>
 800721c:	07ea      	lsls	r2, r5, #31
 800721e:	d505      	bpl.n	800722c <_strtod_l+0x52c>
 8007220:	9b04      	ldr	r3, [sp, #16]
 8007222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007226:	f7f9 f9ef 	bl	8000608 <__aeabi_dmul>
 800722a:	2301      	movs	r3, #1
 800722c:	9a04      	ldr	r2, [sp, #16]
 800722e:	3208      	adds	r2, #8
 8007230:	f10a 0a01 	add.w	sl, sl, #1
 8007234:	106d      	asrs	r5, r5, #1
 8007236:	9204      	str	r2, [sp, #16]
 8007238:	e7cc      	b.n	80071d4 <_strtod_l+0x4d4>
 800723a:	d0ec      	beq.n	8007216 <_strtod_l+0x516>
 800723c:	426d      	negs	r5, r5
 800723e:	f015 020f 	ands.w	r2, r5, #15
 8007242:	d00a      	beq.n	800725a <_strtod_l+0x55a>
 8007244:	4b11      	ldr	r3, [pc, #68]	; (800728c <_strtod_l+0x58c>)
 8007246:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800724a:	4640      	mov	r0, r8
 800724c:	4649      	mov	r1, r9
 800724e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007252:	f7f9 fb03 	bl	800085c <__aeabi_ddiv>
 8007256:	4680      	mov	r8, r0
 8007258:	4689      	mov	r9, r1
 800725a:	112d      	asrs	r5, r5, #4
 800725c:	d0db      	beq.n	8007216 <_strtod_l+0x516>
 800725e:	2d1f      	cmp	r5, #31
 8007260:	dd1e      	ble.n	80072a0 <_strtod_l+0x5a0>
 8007262:	2500      	movs	r5, #0
 8007264:	46ab      	mov	fp, r5
 8007266:	9509      	str	r5, [sp, #36]	; 0x24
 8007268:	9505      	str	r5, [sp, #20]
 800726a:	2322      	movs	r3, #34	; 0x22
 800726c:	f04f 0800 	mov.w	r8, #0
 8007270:	f04f 0900 	mov.w	r9, #0
 8007274:	6023      	str	r3, [r4, #0]
 8007276:	e78d      	b.n	8007194 <_strtod_l+0x494>
 8007278:	08008ce1 	.word	0x08008ce1
 800727c:	08008f0c 	.word	0x08008f0c
 8007280:	08008cd9 	.word	0x08008cd9
 8007284:	08008d10 	.word	0x08008d10
 8007288:	0800909d 	.word	0x0800909d
 800728c:	08008e20 	.word	0x08008e20
 8007290:	08008df8 	.word	0x08008df8
 8007294:	7ff00000 	.word	0x7ff00000
 8007298:	7ca00000 	.word	0x7ca00000
 800729c:	7fefffff 	.word	0x7fefffff
 80072a0:	f015 0310 	ands.w	r3, r5, #16
 80072a4:	bf18      	it	ne
 80072a6:	236a      	movne	r3, #106	; 0x6a
 80072a8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800764c <_strtod_l+0x94c>
 80072ac:	9304      	str	r3, [sp, #16]
 80072ae:	4640      	mov	r0, r8
 80072b0:	4649      	mov	r1, r9
 80072b2:	2300      	movs	r3, #0
 80072b4:	07ea      	lsls	r2, r5, #31
 80072b6:	d504      	bpl.n	80072c2 <_strtod_l+0x5c2>
 80072b8:	e9da 2300 	ldrd	r2, r3, [sl]
 80072bc:	f7f9 f9a4 	bl	8000608 <__aeabi_dmul>
 80072c0:	2301      	movs	r3, #1
 80072c2:	106d      	asrs	r5, r5, #1
 80072c4:	f10a 0a08 	add.w	sl, sl, #8
 80072c8:	d1f4      	bne.n	80072b4 <_strtod_l+0x5b4>
 80072ca:	b10b      	cbz	r3, 80072d0 <_strtod_l+0x5d0>
 80072cc:	4680      	mov	r8, r0
 80072ce:	4689      	mov	r9, r1
 80072d0:	9b04      	ldr	r3, [sp, #16]
 80072d2:	b1bb      	cbz	r3, 8007304 <_strtod_l+0x604>
 80072d4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80072d8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80072dc:	2b00      	cmp	r3, #0
 80072de:	4649      	mov	r1, r9
 80072e0:	dd10      	ble.n	8007304 <_strtod_l+0x604>
 80072e2:	2b1f      	cmp	r3, #31
 80072e4:	f340 811e 	ble.w	8007524 <_strtod_l+0x824>
 80072e8:	2b34      	cmp	r3, #52	; 0x34
 80072ea:	bfde      	ittt	le
 80072ec:	f04f 33ff 	movle.w	r3, #4294967295
 80072f0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80072f4:	4093      	lslle	r3, r2
 80072f6:	f04f 0800 	mov.w	r8, #0
 80072fa:	bfcc      	ite	gt
 80072fc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007300:	ea03 0901 	andle.w	r9, r3, r1
 8007304:	2200      	movs	r2, #0
 8007306:	2300      	movs	r3, #0
 8007308:	4640      	mov	r0, r8
 800730a:	4649      	mov	r1, r9
 800730c:	f7f9 fbe4 	bl	8000ad8 <__aeabi_dcmpeq>
 8007310:	2800      	cmp	r0, #0
 8007312:	d1a6      	bne.n	8007262 <_strtod_l+0x562>
 8007314:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007316:	9300      	str	r3, [sp, #0]
 8007318:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800731a:	4633      	mov	r3, r6
 800731c:	465a      	mov	r2, fp
 800731e:	4620      	mov	r0, r4
 8007320:	f7ff f8cc 	bl	80064bc <__s2b>
 8007324:	9009      	str	r0, [sp, #36]	; 0x24
 8007326:	2800      	cmp	r0, #0
 8007328:	f43f af2a 	beq.w	8007180 <_strtod_l+0x480>
 800732c:	9a08      	ldr	r2, [sp, #32]
 800732e:	9b05      	ldr	r3, [sp, #20]
 8007330:	2a00      	cmp	r2, #0
 8007332:	eba3 0307 	sub.w	r3, r3, r7
 8007336:	bfa8      	it	ge
 8007338:	2300      	movge	r3, #0
 800733a:	930c      	str	r3, [sp, #48]	; 0x30
 800733c:	2500      	movs	r5, #0
 800733e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007342:	9312      	str	r3, [sp, #72]	; 0x48
 8007344:	46ab      	mov	fp, r5
 8007346:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007348:	4620      	mov	r0, r4
 800734a:	6859      	ldr	r1, [r3, #4]
 800734c:	f7ff f80e 	bl	800636c <_Balloc>
 8007350:	9005      	str	r0, [sp, #20]
 8007352:	2800      	cmp	r0, #0
 8007354:	f43f af18 	beq.w	8007188 <_strtod_l+0x488>
 8007358:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800735a:	691a      	ldr	r2, [r3, #16]
 800735c:	3202      	adds	r2, #2
 800735e:	f103 010c 	add.w	r1, r3, #12
 8007362:	0092      	lsls	r2, r2, #2
 8007364:	300c      	adds	r0, #12
 8007366:	f000 fd87 	bl	8007e78 <memcpy>
 800736a:	ec49 8b10 	vmov	d0, r8, r9
 800736e:	aa18      	add	r2, sp, #96	; 0x60
 8007370:	a917      	add	r1, sp, #92	; 0x5c
 8007372:	4620      	mov	r0, r4
 8007374:	f7ff fbd6 	bl	8006b24 <__d2b>
 8007378:	ec49 8b18 	vmov	d8, r8, r9
 800737c:	9016      	str	r0, [sp, #88]	; 0x58
 800737e:	2800      	cmp	r0, #0
 8007380:	f43f af02 	beq.w	8007188 <_strtod_l+0x488>
 8007384:	2101      	movs	r1, #1
 8007386:	4620      	mov	r0, r4
 8007388:	f7ff f930 	bl	80065ec <__i2b>
 800738c:	4683      	mov	fp, r0
 800738e:	2800      	cmp	r0, #0
 8007390:	f43f aefa 	beq.w	8007188 <_strtod_l+0x488>
 8007394:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007396:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007398:	2e00      	cmp	r6, #0
 800739a:	bfab      	itete	ge
 800739c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800739e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80073a0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80073a2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80073a6:	bfac      	ite	ge
 80073a8:	eb06 0a03 	addge.w	sl, r6, r3
 80073ac:	1b9f      	sublt	r7, r3, r6
 80073ae:	9b04      	ldr	r3, [sp, #16]
 80073b0:	1af6      	subs	r6, r6, r3
 80073b2:	4416      	add	r6, r2
 80073b4:	4ba0      	ldr	r3, [pc, #640]	; (8007638 <_strtod_l+0x938>)
 80073b6:	3e01      	subs	r6, #1
 80073b8:	429e      	cmp	r6, r3
 80073ba:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80073be:	f280 80c4 	bge.w	800754a <_strtod_l+0x84a>
 80073c2:	1b9b      	subs	r3, r3, r6
 80073c4:	2b1f      	cmp	r3, #31
 80073c6:	eba2 0203 	sub.w	r2, r2, r3
 80073ca:	f04f 0101 	mov.w	r1, #1
 80073ce:	f300 80b0 	bgt.w	8007532 <_strtod_l+0x832>
 80073d2:	fa01 f303 	lsl.w	r3, r1, r3
 80073d6:	930e      	str	r3, [sp, #56]	; 0x38
 80073d8:	2300      	movs	r3, #0
 80073da:	930d      	str	r3, [sp, #52]	; 0x34
 80073dc:	eb0a 0602 	add.w	r6, sl, r2
 80073e0:	9b04      	ldr	r3, [sp, #16]
 80073e2:	45b2      	cmp	sl, r6
 80073e4:	4417      	add	r7, r2
 80073e6:	441f      	add	r7, r3
 80073e8:	4653      	mov	r3, sl
 80073ea:	bfa8      	it	ge
 80073ec:	4633      	movge	r3, r6
 80073ee:	42bb      	cmp	r3, r7
 80073f0:	bfa8      	it	ge
 80073f2:	463b      	movge	r3, r7
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	bfc2      	ittt	gt
 80073f8:	1af6      	subgt	r6, r6, r3
 80073fa:	1aff      	subgt	r7, r7, r3
 80073fc:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007400:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007402:	2b00      	cmp	r3, #0
 8007404:	dd17      	ble.n	8007436 <_strtod_l+0x736>
 8007406:	4659      	mov	r1, fp
 8007408:	461a      	mov	r2, r3
 800740a:	4620      	mov	r0, r4
 800740c:	f7ff f9ae 	bl	800676c <__pow5mult>
 8007410:	4683      	mov	fp, r0
 8007412:	2800      	cmp	r0, #0
 8007414:	f43f aeb8 	beq.w	8007188 <_strtod_l+0x488>
 8007418:	4601      	mov	r1, r0
 800741a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800741c:	4620      	mov	r0, r4
 800741e:	f7ff f8fb 	bl	8006618 <__multiply>
 8007422:	900b      	str	r0, [sp, #44]	; 0x2c
 8007424:	2800      	cmp	r0, #0
 8007426:	f43f aeaf 	beq.w	8007188 <_strtod_l+0x488>
 800742a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800742c:	4620      	mov	r0, r4
 800742e:	f7fe ffdd 	bl	80063ec <_Bfree>
 8007432:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007434:	9316      	str	r3, [sp, #88]	; 0x58
 8007436:	2e00      	cmp	r6, #0
 8007438:	f300 808c 	bgt.w	8007554 <_strtod_l+0x854>
 800743c:	9b08      	ldr	r3, [sp, #32]
 800743e:	2b00      	cmp	r3, #0
 8007440:	dd08      	ble.n	8007454 <_strtod_l+0x754>
 8007442:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007444:	9905      	ldr	r1, [sp, #20]
 8007446:	4620      	mov	r0, r4
 8007448:	f7ff f990 	bl	800676c <__pow5mult>
 800744c:	9005      	str	r0, [sp, #20]
 800744e:	2800      	cmp	r0, #0
 8007450:	f43f ae9a 	beq.w	8007188 <_strtod_l+0x488>
 8007454:	2f00      	cmp	r7, #0
 8007456:	dd08      	ble.n	800746a <_strtod_l+0x76a>
 8007458:	9905      	ldr	r1, [sp, #20]
 800745a:	463a      	mov	r2, r7
 800745c:	4620      	mov	r0, r4
 800745e:	f7ff f9df 	bl	8006820 <__lshift>
 8007462:	9005      	str	r0, [sp, #20]
 8007464:	2800      	cmp	r0, #0
 8007466:	f43f ae8f 	beq.w	8007188 <_strtod_l+0x488>
 800746a:	f1ba 0f00 	cmp.w	sl, #0
 800746e:	dd08      	ble.n	8007482 <_strtod_l+0x782>
 8007470:	4659      	mov	r1, fp
 8007472:	4652      	mov	r2, sl
 8007474:	4620      	mov	r0, r4
 8007476:	f7ff f9d3 	bl	8006820 <__lshift>
 800747a:	4683      	mov	fp, r0
 800747c:	2800      	cmp	r0, #0
 800747e:	f43f ae83 	beq.w	8007188 <_strtod_l+0x488>
 8007482:	9a05      	ldr	r2, [sp, #20]
 8007484:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007486:	4620      	mov	r0, r4
 8007488:	f7ff fa52 	bl	8006930 <__mdiff>
 800748c:	4605      	mov	r5, r0
 800748e:	2800      	cmp	r0, #0
 8007490:	f43f ae7a 	beq.w	8007188 <_strtod_l+0x488>
 8007494:	68c3      	ldr	r3, [r0, #12]
 8007496:	930b      	str	r3, [sp, #44]	; 0x2c
 8007498:	2300      	movs	r3, #0
 800749a:	60c3      	str	r3, [r0, #12]
 800749c:	4659      	mov	r1, fp
 800749e:	f7ff fa2b 	bl	80068f8 <__mcmp>
 80074a2:	2800      	cmp	r0, #0
 80074a4:	da60      	bge.n	8007568 <_strtod_l+0x868>
 80074a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074a8:	ea53 0308 	orrs.w	r3, r3, r8
 80074ac:	f040 8084 	bne.w	80075b8 <_strtod_l+0x8b8>
 80074b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d17f      	bne.n	80075b8 <_strtod_l+0x8b8>
 80074b8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80074bc:	0d1b      	lsrs	r3, r3, #20
 80074be:	051b      	lsls	r3, r3, #20
 80074c0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80074c4:	d978      	bls.n	80075b8 <_strtod_l+0x8b8>
 80074c6:	696b      	ldr	r3, [r5, #20]
 80074c8:	b913      	cbnz	r3, 80074d0 <_strtod_l+0x7d0>
 80074ca:	692b      	ldr	r3, [r5, #16]
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	dd73      	ble.n	80075b8 <_strtod_l+0x8b8>
 80074d0:	4629      	mov	r1, r5
 80074d2:	2201      	movs	r2, #1
 80074d4:	4620      	mov	r0, r4
 80074d6:	f7ff f9a3 	bl	8006820 <__lshift>
 80074da:	4659      	mov	r1, fp
 80074dc:	4605      	mov	r5, r0
 80074de:	f7ff fa0b 	bl	80068f8 <__mcmp>
 80074e2:	2800      	cmp	r0, #0
 80074e4:	dd68      	ble.n	80075b8 <_strtod_l+0x8b8>
 80074e6:	9904      	ldr	r1, [sp, #16]
 80074e8:	4a54      	ldr	r2, [pc, #336]	; (800763c <_strtod_l+0x93c>)
 80074ea:	464b      	mov	r3, r9
 80074ec:	2900      	cmp	r1, #0
 80074ee:	f000 8084 	beq.w	80075fa <_strtod_l+0x8fa>
 80074f2:	ea02 0109 	and.w	r1, r2, r9
 80074f6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80074fa:	dc7e      	bgt.n	80075fa <_strtod_l+0x8fa>
 80074fc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007500:	f77f aeb3 	ble.w	800726a <_strtod_l+0x56a>
 8007504:	4b4e      	ldr	r3, [pc, #312]	; (8007640 <_strtod_l+0x940>)
 8007506:	4640      	mov	r0, r8
 8007508:	4649      	mov	r1, r9
 800750a:	2200      	movs	r2, #0
 800750c:	f7f9 f87c 	bl	8000608 <__aeabi_dmul>
 8007510:	4b4a      	ldr	r3, [pc, #296]	; (800763c <_strtod_l+0x93c>)
 8007512:	400b      	ands	r3, r1
 8007514:	4680      	mov	r8, r0
 8007516:	4689      	mov	r9, r1
 8007518:	2b00      	cmp	r3, #0
 800751a:	f47f ae3f 	bne.w	800719c <_strtod_l+0x49c>
 800751e:	2322      	movs	r3, #34	; 0x22
 8007520:	6023      	str	r3, [r4, #0]
 8007522:	e63b      	b.n	800719c <_strtod_l+0x49c>
 8007524:	f04f 32ff 	mov.w	r2, #4294967295
 8007528:	fa02 f303 	lsl.w	r3, r2, r3
 800752c:	ea03 0808 	and.w	r8, r3, r8
 8007530:	e6e8      	b.n	8007304 <_strtod_l+0x604>
 8007532:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007536:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800753a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800753e:	36e2      	adds	r6, #226	; 0xe2
 8007540:	fa01 f306 	lsl.w	r3, r1, r6
 8007544:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8007548:	e748      	b.n	80073dc <_strtod_l+0x6dc>
 800754a:	2100      	movs	r1, #0
 800754c:	2301      	movs	r3, #1
 800754e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8007552:	e743      	b.n	80073dc <_strtod_l+0x6dc>
 8007554:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007556:	4632      	mov	r2, r6
 8007558:	4620      	mov	r0, r4
 800755a:	f7ff f961 	bl	8006820 <__lshift>
 800755e:	9016      	str	r0, [sp, #88]	; 0x58
 8007560:	2800      	cmp	r0, #0
 8007562:	f47f af6b 	bne.w	800743c <_strtod_l+0x73c>
 8007566:	e60f      	b.n	8007188 <_strtod_l+0x488>
 8007568:	46ca      	mov	sl, r9
 800756a:	d171      	bne.n	8007650 <_strtod_l+0x950>
 800756c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800756e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007572:	b352      	cbz	r2, 80075ca <_strtod_l+0x8ca>
 8007574:	4a33      	ldr	r2, [pc, #204]	; (8007644 <_strtod_l+0x944>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d12a      	bne.n	80075d0 <_strtod_l+0x8d0>
 800757a:	9b04      	ldr	r3, [sp, #16]
 800757c:	4641      	mov	r1, r8
 800757e:	b1fb      	cbz	r3, 80075c0 <_strtod_l+0x8c0>
 8007580:	4b2e      	ldr	r3, [pc, #184]	; (800763c <_strtod_l+0x93c>)
 8007582:	ea09 0303 	and.w	r3, r9, r3
 8007586:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800758a:	f04f 32ff 	mov.w	r2, #4294967295
 800758e:	d81a      	bhi.n	80075c6 <_strtod_l+0x8c6>
 8007590:	0d1b      	lsrs	r3, r3, #20
 8007592:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007596:	fa02 f303 	lsl.w	r3, r2, r3
 800759a:	4299      	cmp	r1, r3
 800759c:	d118      	bne.n	80075d0 <_strtod_l+0x8d0>
 800759e:	4b2a      	ldr	r3, [pc, #168]	; (8007648 <_strtod_l+0x948>)
 80075a0:	459a      	cmp	sl, r3
 80075a2:	d102      	bne.n	80075aa <_strtod_l+0x8aa>
 80075a4:	3101      	adds	r1, #1
 80075a6:	f43f adef 	beq.w	8007188 <_strtod_l+0x488>
 80075aa:	4b24      	ldr	r3, [pc, #144]	; (800763c <_strtod_l+0x93c>)
 80075ac:	ea0a 0303 	and.w	r3, sl, r3
 80075b0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80075b4:	f04f 0800 	mov.w	r8, #0
 80075b8:	9b04      	ldr	r3, [sp, #16]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d1a2      	bne.n	8007504 <_strtod_l+0x804>
 80075be:	e5ed      	b.n	800719c <_strtod_l+0x49c>
 80075c0:	f04f 33ff 	mov.w	r3, #4294967295
 80075c4:	e7e9      	b.n	800759a <_strtod_l+0x89a>
 80075c6:	4613      	mov	r3, r2
 80075c8:	e7e7      	b.n	800759a <_strtod_l+0x89a>
 80075ca:	ea53 0308 	orrs.w	r3, r3, r8
 80075ce:	d08a      	beq.n	80074e6 <_strtod_l+0x7e6>
 80075d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075d2:	b1e3      	cbz	r3, 800760e <_strtod_l+0x90e>
 80075d4:	ea13 0f0a 	tst.w	r3, sl
 80075d8:	d0ee      	beq.n	80075b8 <_strtod_l+0x8b8>
 80075da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075dc:	9a04      	ldr	r2, [sp, #16]
 80075de:	4640      	mov	r0, r8
 80075e0:	4649      	mov	r1, r9
 80075e2:	b1c3      	cbz	r3, 8007616 <_strtod_l+0x916>
 80075e4:	f7ff fb6f 	bl	8006cc6 <sulp>
 80075e8:	4602      	mov	r2, r0
 80075ea:	460b      	mov	r3, r1
 80075ec:	ec51 0b18 	vmov	r0, r1, d8
 80075f0:	f7f8 fe54 	bl	800029c <__adddf3>
 80075f4:	4680      	mov	r8, r0
 80075f6:	4689      	mov	r9, r1
 80075f8:	e7de      	b.n	80075b8 <_strtod_l+0x8b8>
 80075fa:	4013      	ands	r3, r2
 80075fc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007600:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007604:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007608:	f04f 38ff 	mov.w	r8, #4294967295
 800760c:	e7d4      	b.n	80075b8 <_strtod_l+0x8b8>
 800760e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007610:	ea13 0f08 	tst.w	r3, r8
 8007614:	e7e0      	b.n	80075d8 <_strtod_l+0x8d8>
 8007616:	f7ff fb56 	bl	8006cc6 <sulp>
 800761a:	4602      	mov	r2, r0
 800761c:	460b      	mov	r3, r1
 800761e:	ec51 0b18 	vmov	r0, r1, d8
 8007622:	f7f8 fe39 	bl	8000298 <__aeabi_dsub>
 8007626:	2200      	movs	r2, #0
 8007628:	2300      	movs	r3, #0
 800762a:	4680      	mov	r8, r0
 800762c:	4689      	mov	r9, r1
 800762e:	f7f9 fa53 	bl	8000ad8 <__aeabi_dcmpeq>
 8007632:	2800      	cmp	r0, #0
 8007634:	d0c0      	beq.n	80075b8 <_strtod_l+0x8b8>
 8007636:	e618      	b.n	800726a <_strtod_l+0x56a>
 8007638:	fffffc02 	.word	0xfffffc02
 800763c:	7ff00000 	.word	0x7ff00000
 8007640:	39500000 	.word	0x39500000
 8007644:	000fffff 	.word	0x000fffff
 8007648:	7fefffff 	.word	0x7fefffff
 800764c:	08008f20 	.word	0x08008f20
 8007650:	4659      	mov	r1, fp
 8007652:	4628      	mov	r0, r5
 8007654:	f7ff fac0 	bl	8006bd8 <__ratio>
 8007658:	ec57 6b10 	vmov	r6, r7, d0
 800765c:	ee10 0a10 	vmov	r0, s0
 8007660:	2200      	movs	r2, #0
 8007662:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007666:	4639      	mov	r1, r7
 8007668:	f7f9 fa4a 	bl	8000b00 <__aeabi_dcmple>
 800766c:	2800      	cmp	r0, #0
 800766e:	d071      	beq.n	8007754 <_strtod_l+0xa54>
 8007670:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007672:	2b00      	cmp	r3, #0
 8007674:	d17c      	bne.n	8007770 <_strtod_l+0xa70>
 8007676:	f1b8 0f00 	cmp.w	r8, #0
 800767a:	d15a      	bne.n	8007732 <_strtod_l+0xa32>
 800767c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007680:	2b00      	cmp	r3, #0
 8007682:	d15d      	bne.n	8007740 <_strtod_l+0xa40>
 8007684:	4b90      	ldr	r3, [pc, #576]	; (80078c8 <_strtod_l+0xbc8>)
 8007686:	2200      	movs	r2, #0
 8007688:	4630      	mov	r0, r6
 800768a:	4639      	mov	r1, r7
 800768c:	f7f9 fa2e 	bl	8000aec <__aeabi_dcmplt>
 8007690:	2800      	cmp	r0, #0
 8007692:	d15c      	bne.n	800774e <_strtod_l+0xa4e>
 8007694:	4630      	mov	r0, r6
 8007696:	4639      	mov	r1, r7
 8007698:	4b8c      	ldr	r3, [pc, #560]	; (80078cc <_strtod_l+0xbcc>)
 800769a:	2200      	movs	r2, #0
 800769c:	f7f8 ffb4 	bl	8000608 <__aeabi_dmul>
 80076a0:	4606      	mov	r6, r0
 80076a2:	460f      	mov	r7, r1
 80076a4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80076a8:	9606      	str	r6, [sp, #24]
 80076aa:	9307      	str	r3, [sp, #28]
 80076ac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80076b0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80076b4:	4b86      	ldr	r3, [pc, #536]	; (80078d0 <_strtod_l+0xbd0>)
 80076b6:	ea0a 0303 	and.w	r3, sl, r3
 80076ba:	930d      	str	r3, [sp, #52]	; 0x34
 80076bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80076be:	4b85      	ldr	r3, [pc, #532]	; (80078d4 <_strtod_l+0xbd4>)
 80076c0:	429a      	cmp	r2, r3
 80076c2:	f040 8090 	bne.w	80077e6 <_strtod_l+0xae6>
 80076c6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80076ca:	ec49 8b10 	vmov	d0, r8, r9
 80076ce:	f7ff f9b9 	bl	8006a44 <__ulp>
 80076d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80076d6:	ec51 0b10 	vmov	r0, r1, d0
 80076da:	f7f8 ff95 	bl	8000608 <__aeabi_dmul>
 80076de:	4642      	mov	r2, r8
 80076e0:	464b      	mov	r3, r9
 80076e2:	f7f8 fddb 	bl	800029c <__adddf3>
 80076e6:	460b      	mov	r3, r1
 80076e8:	4979      	ldr	r1, [pc, #484]	; (80078d0 <_strtod_l+0xbd0>)
 80076ea:	4a7b      	ldr	r2, [pc, #492]	; (80078d8 <_strtod_l+0xbd8>)
 80076ec:	4019      	ands	r1, r3
 80076ee:	4291      	cmp	r1, r2
 80076f0:	4680      	mov	r8, r0
 80076f2:	d944      	bls.n	800777e <_strtod_l+0xa7e>
 80076f4:	ee18 2a90 	vmov	r2, s17
 80076f8:	4b78      	ldr	r3, [pc, #480]	; (80078dc <_strtod_l+0xbdc>)
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d104      	bne.n	8007708 <_strtod_l+0xa08>
 80076fe:	ee18 3a10 	vmov	r3, s16
 8007702:	3301      	adds	r3, #1
 8007704:	f43f ad40 	beq.w	8007188 <_strtod_l+0x488>
 8007708:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80078dc <_strtod_l+0xbdc>
 800770c:	f04f 38ff 	mov.w	r8, #4294967295
 8007710:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007712:	4620      	mov	r0, r4
 8007714:	f7fe fe6a 	bl	80063ec <_Bfree>
 8007718:	9905      	ldr	r1, [sp, #20]
 800771a:	4620      	mov	r0, r4
 800771c:	f7fe fe66 	bl	80063ec <_Bfree>
 8007720:	4659      	mov	r1, fp
 8007722:	4620      	mov	r0, r4
 8007724:	f7fe fe62 	bl	80063ec <_Bfree>
 8007728:	4629      	mov	r1, r5
 800772a:	4620      	mov	r0, r4
 800772c:	f7fe fe5e 	bl	80063ec <_Bfree>
 8007730:	e609      	b.n	8007346 <_strtod_l+0x646>
 8007732:	f1b8 0f01 	cmp.w	r8, #1
 8007736:	d103      	bne.n	8007740 <_strtod_l+0xa40>
 8007738:	f1b9 0f00 	cmp.w	r9, #0
 800773c:	f43f ad95 	beq.w	800726a <_strtod_l+0x56a>
 8007740:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8007898 <_strtod_l+0xb98>
 8007744:	4f60      	ldr	r7, [pc, #384]	; (80078c8 <_strtod_l+0xbc8>)
 8007746:	ed8d 7b06 	vstr	d7, [sp, #24]
 800774a:	2600      	movs	r6, #0
 800774c:	e7ae      	b.n	80076ac <_strtod_l+0x9ac>
 800774e:	4f5f      	ldr	r7, [pc, #380]	; (80078cc <_strtod_l+0xbcc>)
 8007750:	2600      	movs	r6, #0
 8007752:	e7a7      	b.n	80076a4 <_strtod_l+0x9a4>
 8007754:	4b5d      	ldr	r3, [pc, #372]	; (80078cc <_strtod_l+0xbcc>)
 8007756:	4630      	mov	r0, r6
 8007758:	4639      	mov	r1, r7
 800775a:	2200      	movs	r2, #0
 800775c:	f7f8 ff54 	bl	8000608 <__aeabi_dmul>
 8007760:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007762:	4606      	mov	r6, r0
 8007764:	460f      	mov	r7, r1
 8007766:	2b00      	cmp	r3, #0
 8007768:	d09c      	beq.n	80076a4 <_strtod_l+0x9a4>
 800776a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800776e:	e79d      	b.n	80076ac <_strtod_l+0x9ac>
 8007770:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80078a0 <_strtod_l+0xba0>
 8007774:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007778:	ec57 6b17 	vmov	r6, r7, d7
 800777c:	e796      	b.n	80076ac <_strtod_l+0x9ac>
 800777e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8007782:	9b04      	ldr	r3, [sp, #16]
 8007784:	46ca      	mov	sl, r9
 8007786:	2b00      	cmp	r3, #0
 8007788:	d1c2      	bne.n	8007710 <_strtod_l+0xa10>
 800778a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800778e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007790:	0d1b      	lsrs	r3, r3, #20
 8007792:	051b      	lsls	r3, r3, #20
 8007794:	429a      	cmp	r2, r3
 8007796:	d1bb      	bne.n	8007710 <_strtod_l+0xa10>
 8007798:	4630      	mov	r0, r6
 800779a:	4639      	mov	r1, r7
 800779c:	f7f9 fa94 	bl	8000cc8 <__aeabi_d2lz>
 80077a0:	f7f8 ff04 	bl	80005ac <__aeabi_l2d>
 80077a4:	4602      	mov	r2, r0
 80077a6:	460b      	mov	r3, r1
 80077a8:	4630      	mov	r0, r6
 80077aa:	4639      	mov	r1, r7
 80077ac:	f7f8 fd74 	bl	8000298 <__aeabi_dsub>
 80077b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80077b2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80077b6:	ea43 0308 	orr.w	r3, r3, r8
 80077ba:	4313      	orrs	r3, r2
 80077bc:	4606      	mov	r6, r0
 80077be:	460f      	mov	r7, r1
 80077c0:	d054      	beq.n	800786c <_strtod_l+0xb6c>
 80077c2:	a339      	add	r3, pc, #228	; (adr r3, 80078a8 <_strtod_l+0xba8>)
 80077c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077c8:	f7f9 f990 	bl	8000aec <__aeabi_dcmplt>
 80077cc:	2800      	cmp	r0, #0
 80077ce:	f47f ace5 	bne.w	800719c <_strtod_l+0x49c>
 80077d2:	a337      	add	r3, pc, #220	; (adr r3, 80078b0 <_strtod_l+0xbb0>)
 80077d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d8:	4630      	mov	r0, r6
 80077da:	4639      	mov	r1, r7
 80077dc:	f7f9 f9a4 	bl	8000b28 <__aeabi_dcmpgt>
 80077e0:	2800      	cmp	r0, #0
 80077e2:	d095      	beq.n	8007710 <_strtod_l+0xa10>
 80077e4:	e4da      	b.n	800719c <_strtod_l+0x49c>
 80077e6:	9b04      	ldr	r3, [sp, #16]
 80077e8:	b333      	cbz	r3, 8007838 <_strtod_l+0xb38>
 80077ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80077ec:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80077f0:	d822      	bhi.n	8007838 <_strtod_l+0xb38>
 80077f2:	a331      	add	r3, pc, #196	; (adr r3, 80078b8 <_strtod_l+0xbb8>)
 80077f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f8:	4630      	mov	r0, r6
 80077fa:	4639      	mov	r1, r7
 80077fc:	f7f9 f980 	bl	8000b00 <__aeabi_dcmple>
 8007800:	b1a0      	cbz	r0, 800782c <_strtod_l+0xb2c>
 8007802:	4639      	mov	r1, r7
 8007804:	4630      	mov	r0, r6
 8007806:	f7f9 f9d7 	bl	8000bb8 <__aeabi_d2uiz>
 800780a:	2801      	cmp	r0, #1
 800780c:	bf38      	it	cc
 800780e:	2001      	movcc	r0, #1
 8007810:	f7f8 fe80 	bl	8000514 <__aeabi_ui2d>
 8007814:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007816:	4606      	mov	r6, r0
 8007818:	460f      	mov	r7, r1
 800781a:	bb23      	cbnz	r3, 8007866 <_strtod_l+0xb66>
 800781c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007820:	9010      	str	r0, [sp, #64]	; 0x40
 8007822:	9311      	str	r3, [sp, #68]	; 0x44
 8007824:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007828:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800782c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800782e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007830:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007834:	1a9b      	subs	r3, r3, r2
 8007836:	930f      	str	r3, [sp, #60]	; 0x3c
 8007838:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800783c:	eeb0 0a48 	vmov.f32	s0, s16
 8007840:	eef0 0a68 	vmov.f32	s1, s17
 8007844:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8007848:	f7ff f8fc 	bl	8006a44 <__ulp>
 800784c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007850:	ec53 2b10 	vmov	r2, r3, d0
 8007854:	f7f8 fed8 	bl	8000608 <__aeabi_dmul>
 8007858:	ec53 2b18 	vmov	r2, r3, d8
 800785c:	f7f8 fd1e 	bl	800029c <__adddf3>
 8007860:	4680      	mov	r8, r0
 8007862:	4689      	mov	r9, r1
 8007864:	e78d      	b.n	8007782 <_strtod_l+0xa82>
 8007866:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800786a:	e7db      	b.n	8007824 <_strtod_l+0xb24>
 800786c:	a314      	add	r3, pc, #80	; (adr r3, 80078c0 <_strtod_l+0xbc0>)
 800786e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007872:	f7f9 f93b 	bl	8000aec <__aeabi_dcmplt>
 8007876:	e7b3      	b.n	80077e0 <_strtod_l+0xae0>
 8007878:	2300      	movs	r3, #0
 800787a:	930a      	str	r3, [sp, #40]	; 0x28
 800787c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800787e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007880:	6013      	str	r3, [r2, #0]
 8007882:	f7ff ba7c 	b.w	8006d7e <_strtod_l+0x7e>
 8007886:	2a65      	cmp	r2, #101	; 0x65
 8007888:	f43f ab75 	beq.w	8006f76 <_strtod_l+0x276>
 800788c:	2a45      	cmp	r2, #69	; 0x45
 800788e:	f43f ab72 	beq.w	8006f76 <_strtod_l+0x276>
 8007892:	2301      	movs	r3, #1
 8007894:	f7ff bbaa 	b.w	8006fec <_strtod_l+0x2ec>
 8007898:	00000000 	.word	0x00000000
 800789c:	bff00000 	.word	0xbff00000
 80078a0:	00000000 	.word	0x00000000
 80078a4:	3ff00000 	.word	0x3ff00000
 80078a8:	94a03595 	.word	0x94a03595
 80078ac:	3fdfffff 	.word	0x3fdfffff
 80078b0:	35afe535 	.word	0x35afe535
 80078b4:	3fe00000 	.word	0x3fe00000
 80078b8:	ffc00000 	.word	0xffc00000
 80078bc:	41dfffff 	.word	0x41dfffff
 80078c0:	94a03595 	.word	0x94a03595
 80078c4:	3fcfffff 	.word	0x3fcfffff
 80078c8:	3ff00000 	.word	0x3ff00000
 80078cc:	3fe00000 	.word	0x3fe00000
 80078d0:	7ff00000 	.word	0x7ff00000
 80078d4:	7fe00000 	.word	0x7fe00000
 80078d8:	7c9fffff 	.word	0x7c9fffff
 80078dc:	7fefffff 	.word	0x7fefffff

080078e0 <_strtod_r>:
 80078e0:	4b01      	ldr	r3, [pc, #4]	; (80078e8 <_strtod_r+0x8>)
 80078e2:	f7ff ba0d 	b.w	8006d00 <_strtod_l>
 80078e6:	bf00      	nop
 80078e8:	20000088 	.word	0x20000088

080078ec <_strtol_l.constprop.0>:
 80078ec:	2b01      	cmp	r3, #1
 80078ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078f2:	d001      	beq.n	80078f8 <_strtol_l.constprop.0+0xc>
 80078f4:	2b24      	cmp	r3, #36	; 0x24
 80078f6:	d906      	bls.n	8007906 <_strtol_l.constprop.0+0x1a>
 80078f8:	f7fd fd8a 	bl	8005410 <__errno>
 80078fc:	2316      	movs	r3, #22
 80078fe:	6003      	str	r3, [r0, #0]
 8007900:	2000      	movs	r0, #0
 8007902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007906:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80079ec <_strtol_l.constprop.0+0x100>
 800790a:	460d      	mov	r5, r1
 800790c:	462e      	mov	r6, r5
 800790e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007912:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8007916:	f017 0708 	ands.w	r7, r7, #8
 800791a:	d1f7      	bne.n	800790c <_strtol_l.constprop.0+0x20>
 800791c:	2c2d      	cmp	r4, #45	; 0x2d
 800791e:	d132      	bne.n	8007986 <_strtol_l.constprop.0+0x9a>
 8007920:	782c      	ldrb	r4, [r5, #0]
 8007922:	2701      	movs	r7, #1
 8007924:	1cb5      	adds	r5, r6, #2
 8007926:	2b00      	cmp	r3, #0
 8007928:	d05b      	beq.n	80079e2 <_strtol_l.constprop.0+0xf6>
 800792a:	2b10      	cmp	r3, #16
 800792c:	d109      	bne.n	8007942 <_strtol_l.constprop.0+0x56>
 800792e:	2c30      	cmp	r4, #48	; 0x30
 8007930:	d107      	bne.n	8007942 <_strtol_l.constprop.0+0x56>
 8007932:	782c      	ldrb	r4, [r5, #0]
 8007934:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007938:	2c58      	cmp	r4, #88	; 0x58
 800793a:	d14d      	bne.n	80079d8 <_strtol_l.constprop.0+0xec>
 800793c:	786c      	ldrb	r4, [r5, #1]
 800793e:	2310      	movs	r3, #16
 8007940:	3502      	adds	r5, #2
 8007942:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007946:	f108 38ff 	add.w	r8, r8, #4294967295
 800794a:	f04f 0e00 	mov.w	lr, #0
 800794e:	fbb8 f9f3 	udiv	r9, r8, r3
 8007952:	4676      	mov	r6, lr
 8007954:	fb03 8a19 	mls	sl, r3, r9, r8
 8007958:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800795c:	f1bc 0f09 	cmp.w	ip, #9
 8007960:	d816      	bhi.n	8007990 <_strtol_l.constprop.0+0xa4>
 8007962:	4664      	mov	r4, ip
 8007964:	42a3      	cmp	r3, r4
 8007966:	dd24      	ble.n	80079b2 <_strtol_l.constprop.0+0xc6>
 8007968:	f1be 3fff 	cmp.w	lr, #4294967295
 800796c:	d008      	beq.n	8007980 <_strtol_l.constprop.0+0x94>
 800796e:	45b1      	cmp	r9, r6
 8007970:	d31c      	bcc.n	80079ac <_strtol_l.constprop.0+0xc0>
 8007972:	d101      	bne.n	8007978 <_strtol_l.constprop.0+0x8c>
 8007974:	45a2      	cmp	sl, r4
 8007976:	db19      	blt.n	80079ac <_strtol_l.constprop.0+0xc0>
 8007978:	fb06 4603 	mla	r6, r6, r3, r4
 800797c:	f04f 0e01 	mov.w	lr, #1
 8007980:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007984:	e7e8      	b.n	8007958 <_strtol_l.constprop.0+0x6c>
 8007986:	2c2b      	cmp	r4, #43	; 0x2b
 8007988:	bf04      	itt	eq
 800798a:	782c      	ldrbeq	r4, [r5, #0]
 800798c:	1cb5      	addeq	r5, r6, #2
 800798e:	e7ca      	b.n	8007926 <_strtol_l.constprop.0+0x3a>
 8007990:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007994:	f1bc 0f19 	cmp.w	ip, #25
 8007998:	d801      	bhi.n	800799e <_strtol_l.constprop.0+0xb2>
 800799a:	3c37      	subs	r4, #55	; 0x37
 800799c:	e7e2      	b.n	8007964 <_strtol_l.constprop.0+0x78>
 800799e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80079a2:	f1bc 0f19 	cmp.w	ip, #25
 80079a6:	d804      	bhi.n	80079b2 <_strtol_l.constprop.0+0xc6>
 80079a8:	3c57      	subs	r4, #87	; 0x57
 80079aa:	e7db      	b.n	8007964 <_strtol_l.constprop.0+0x78>
 80079ac:	f04f 3eff 	mov.w	lr, #4294967295
 80079b0:	e7e6      	b.n	8007980 <_strtol_l.constprop.0+0x94>
 80079b2:	f1be 3fff 	cmp.w	lr, #4294967295
 80079b6:	d105      	bne.n	80079c4 <_strtol_l.constprop.0+0xd8>
 80079b8:	2322      	movs	r3, #34	; 0x22
 80079ba:	6003      	str	r3, [r0, #0]
 80079bc:	4646      	mov	r6, r8
 80079be:	b942      	cbnz	r2, 80079d2 <_strtol_l.constprop.0+0xe6>
 80079c0:	4630      	mov	r0, r6
 80079c2:	e79e      	b.n	8007902 <_strtol_l.constprop.0+0x16>
 80079c4:	b107      	cbz	r7, 80079c8 <_strtol_l.constprop.0+0xdc>
 80079c6:	4276      	negs	r6, r6
 80079c8:	2a00      	cmp	r2, #0
 80079ca:	d0f9      	beq.n	80079c0 <_strtol_l.constprop.0+0xd4>
 80079cc:	f1be 0f00 	cmp.w	lr, #0
 80079d0:	d000      	beq.n	80079d4 <_strtol_l.constprop.0+0xe8>
 80079d2:	1e69      	subs	r1, r5, #1
 80079d4:	6011      	str	r1, [r2, #0]
 80079d6:	e7f3      	b.n	80079c0 <_strtol_l.constprop.0+0xd4>
 80079d8:	2430      	movs	r4, #48	; 0x30
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d1b1      	bne.n	8007942 <_strtol_l.constprop.0+0x56>
 80079de:	2308      	movs	r3, #8
 80079e0:	e7af      	b.n	8007942 <_strtol_l.constprop.0+0x56>
 80079e2:	2c30      	cmp	r4, #48	; 0x30
 80079e4:	d0a5      	beq.n	8007932 <_strtol_l.constprop.0+0x46>
 80079e6:	230a      	movs	r3, #10
 80079e8:	e7ab      	b.n	8007942 <_strtol_l.constprop.0+0x56>
 80079ea:	bf00      	nop
 80079ec:	08008f49 	.word	0x08008f49

080079f0 <_strtol_r>:
 80079f0:	f7ff bf7c 	b.w	80078ec <_strtol_l.constprop.0>

080079f4 <__ssputs_r>:
 80079f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079f8:	688e      	ldr	r6, [r1, #8]
 80079fa:	461f      	mov	r7, r3
 80079fc:	42be      	cmp	r6, r7
 80079fe:	680b      	ldr	r3, [r1, #0]
 8007a00:	4682      	mov	sl, r0
 8007a02:	460c      	mov	r4, r1
 8007a04:	4690      	mov	r8, r2
 8007a06:	d82c      	bhi.n	8007a62 <__ssputs_r+0x6e>
 8007a08:	898a      	ldrh	r2, [r1, #12]
 8007a0a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007a0e:	d026      	beq.n	8007a5e <__ssputs_r+0x6a>
 8007a10:	6965      	ldr	r5, [r4, #20]
 8007a12:	6909      	ldr	r1, [r1, #16]
 8007a14:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007a18:	eba3 0901 	sub.w	r9, r3, r1
 8007a1c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007a20:	1c7b      	adds	r3, r7, #1
 8007a22:	444b      	add	r3, r9
 8007a24:	106d      	asrs	r5, r5, #1
 8007a26:	429d      	cmp	r5, r3
 8007a28:	bf38      	it	cc
 8007a2a:	461d      	movcc	r5, r3
 8007a2c:	0553      	lsls	r3, r2, #21
 8007a2e:	d527      	bpl.n	8007a80 <__ssputs_r+0x8c>
 8007a30:	4629      	mov	r1, r5
 8007a32:	f7fe fc0f 	bl	8006254 <_malloc_r>
 8007a36:	4606      	mov	r6, r0
 8007a38:	b360      	cbz	r0, 8007a94 <__ssputs_r+0xa0>
 8007a3a:	6921      	ldr	r1, [r4, #16]
 8007a3c:	464a      	mov	r2, r9
 8007a3e:	f000 fa1b 	bl	8007e78 <memcpy>
 8007a42:	89a3      	ldrh	r3, [r4, #12]
 8007a44:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007a48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a4c:	81a3      	strh	r3, [r4, #12]
 8007a4e:	6126      	str	r6, [r4, #16]
 8007a50:	6165      	str	r5, [r4, #20]
 8007a52:	444e      	add	r6, r9
 8007a54:	eba5 0509 	sub.w	r5, r5, r9
 8007a58:	6026      	str	r6, [r4, #0]
 8007a5a:	60a5      	str	r5, [r4, #8]
 8007a5c:	463e      	mov	r6, r7
 8007a5e:	42be      	cmp	r6, r7
 8007a60:	d900      	bls.n	8007a64 <__ssputs_r+0x70>
 8007a62:	463e      	mov	r6, r7
 8007a64:	6820      	ldr	r0, [r4, #0]
 8007a66:	4632      	mov	r2, r6
 8007a68:	4641      	mov	r1, r8
 8007a6a:	f000 f9c9 	bl	8007e00 <memmove>
 8007a6e:	68a3      	ldr	r3, [r4, #8]
 8007a70:	1b9b      	subs	r3, r3, r6
 8007a72:	60a3      	str	r3, [r4, #8]
 8007a74:	6823      	ldr	r3, [r4, #0]
 8007a76:	4433      	add	r3, r6
 8007a78:	6023      	str	r3, [r4, #0]
 8007a7a:	2000      	movs	r0, #0
 8007a7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a80:	462a      	mov	r2, r5
 8007a82:	f000 fdae 	bl	80085e2 <_realloc_r>
 8007a86:	4606      	mov	r6, r0
 8007a88:	2800      	cmp	r0, #0
 8007a8a:	d1e0      	bne.n	8007a4e <__ssputs_r+0x5a>
 8007a8c:	6921      	ldr	r1, [r4, #16]
 8007a8e:	4650      	mov	r0, sl
 8007a90:	f7fe fb6c 	bl	800616c <_free_r>
 8007a94:	230c      	movs	r3, #12
 8007a96:	f8ca 3000 	str.w	r3, [sl]
 8007a9a:	89a3      	ldrh	r3, [r4, #12]
 8007a9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007aa0:	81a3      	strh	r3, [r4, #12]
 8007aa2:	f04f 30ff 	mov.w	r0, #4294967295
 8007aa6:	e7e9      	b.n	8007a7c <__ssputs_r+0x88>

08007aa8 <_svfiprintf_r>:
 8007aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aac:	4698      	mov	r8, r3
 8007aae:	898b      	ldrh	r3, [r1, #12]
 8007ab0:	061b      	lsls	r3, r3, #24
 8007ab2:	b09d      	sub	sp, #116	; 0x74
 8007ab4:	4607      	mov	r7, r0
 8007ab6:	460d      	mov	r5, r1
 8007ab8:	4614      	mov	r4, r2
 8007aba:	d50e      	bpl.n	8007ada <_svfiprintf_r+0x32>
 8007abc:	690b      	ldr	r3, [r1, #16]
 8007abe:	b963      	cbnz	r3, 8007ada <_svfiprintf_r+0x32>
 8007ac0:	2140      	movs	r1, #64	; 0x40
 8007ac2:	f7fe fbc7 	bl	8006254 <_malloc_r>
 8007ac6:	6028      	str	r0, [r5, #0]
 8007ac8:	6128      	str	r0, [r5, #16]
 8007aca:	b920      	cbnz	r0, 8007ad6 <_svfiprintf_r+0x2e>
 8007acc:	230c      	movs	r3, #12
 8007ace:	603b      	str	r3, [r7, #0]
 8007ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ad4:	e0d0      	b.n	8007c78 <_svfiprintf_r+0x1d0>
 8007ad6:	2340      	movs	r3, #64	; 0x40
 8007ad8:	616b      	str	r3, [r5, #20]
 8007ada:	2300      	movs	r3, #0
 8007adc:	9309      	str	r3, [sp, #36]	; 0x24
 8007ade:	2320      	movs	r3, #32
 8007ae0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ae4:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ae8:	2330      	movs	r3, #48	; 0x30
 8007aea:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007c90 <_svfiprintf_r+0x1e8>
 8007aee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007af2:	f04f 0901 	mov.w	r9, #1
 8007af6:	4623      	mov	r3, r4
 8007af8:	469a      	mov	sl, r3
 8007afa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007afe:	b10a      	cbz	r2, 8007b04 <_svfiprintf_r+0x5c>
 8007b00:	2a25      	cmp	r2, #37	; 0x25
 8007b02:	d1f9      	bne.n	8007af8 <_svfiprintf_r+0x50>
 8007b04:	ebba 0b04 	subs.w	fp, sl, r4
 8007b08:	d00b      	beq.n	8007b22 <_svfiprintf_r+0x7a>
 8007b0a:	465b      	mov	r3, fp
 8007b0c:	4622      	mov	r2, r4
 8007b0e:	4629      	mov	r1, r5
 8007b10:	4638      	mov	r0, r7
 8007b12:	f7ff ff6f 	bl	80079f4 <__ssputs_r>
 8007b16:	3001      	adds	r0, #1
 8007b18:	f000 80a9 	beq.w	8007c6e <_svfiprintf_r+0x1c6>
 8007b1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b1e:	445a      	add	r2, fp
 8007b20:	9209      	str	r2, [sp, #36]	; 0x24
 8007b22:	f89a 3000 	ldrb.w	r3, [sl]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	f000 80a1 	beq.w	8007c6e <_svfiprintf_r+0x1c6>
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	f04f 32ff 	mov.w	r2, #4294967295
 8007b32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b36:	f10a 0a01 	add.w	sl, sl, #1
 8007b3a:	9304      	str	r3, [sp, #16]
 8007b3c:	9307      	str	r3, [sp, #28]
 8007b3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b42:	931a      	str	r3, [sp, #104]	; 0x68
 8007b44:	4654      	mov	r4, sl
 8007b46:	2205      	movs	r2, #5
 8007b48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b4c:	4850      	ldr	r0, [pc, #320]	; (8007c90 <_svfiprintf_r+0x1e8>)
 8007b4e:	f7f8 fb47 	bl	80001e0 <memchr>
 8007b52:	9a04      	ldr	r2, [sp, #16]
 8007b54:	b9d8      	cbnz	r0, 8007b8e <_svfiprintf_r+0xe6>
 8007b56:	06d0      	lsls	r0, r2, #27
 8007b58:	bf44      	itt	mi
 8007b5a:	2320      	movmi	r3, #32
 8007b5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b60:	0711      	lsls	r1, r2, #28
 8007b62:	bf44      	itt	mi
 8007b64:	232b      	movmi	r3, #43	; 0x2b
 8007b66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b6a:	f89a 3000 	ldrb.w	r3, [sl]
 8007b6e:	2b2a      	cmp	r3, #42	; 0x2a
 8007b70:	d015      	beq.n	8007b9e <_svfiprintf_r+0xf6>
 8007b72:	9a07      	ldr	r2, [sp, #28]
 8007b74:	4654      	mov	r4, sl
 8007b76:	2000      	movs	r0, #0
 8007b78:	f04f 0c0a 	mov.w	ip, #10
 8007b7c:	4621      	mov	r1, r4
 8007b7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b82:	3b30      	subs	r3, #48	; 0x30
 8007b84:	2b09      	cmp	r3, #9
 8007b86:	d94d      	bls.n	8007c24 <_svfiprintf_r+0x17c>
 8007b88:	b1b0      	cbz	r0, 8007bb8 <_svfiprintf_r+0x110>
 8007b8a:	9207      	str	r2, [sp, #28]
 8007b8c:	e014      	b.n	8007bb8 <_svfiprintf_r+0x110>
 8007b8e:	eba0 0308 	sub.w	r3, r0, r8
 8007b92:	fa09 f303 	lsl.w	r3, r9, r3
 8007b96:	4313      	orrs	r3, r2
 8007b98:	9304      	str	r3, [sp, #16]
 8007b9a:	46a2      	mov	sl, r4
 8007b9c:	e7d2      	b.n	8007b44 <_svfiprintf_r+0x9c>
 8007b9e:	9b03      	ldr	r3, [sp, #12]
 8007ba0:	1d19      	adds	r1, r3, #4
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	9103      	str	r1, [sp, #12]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	bfbb      	ittet	lt
 8007baa:	425b      	neglt	r3, r3
 8007bac:	f042 0202 	orrlt.w	r2, r2, #2
 8007bb0:	9307      	strge	r3, [sp, #28]
 8007bb2:	9307      	strlt	r3, [sp, #28]
 8007bb4:	bfb8      	it	lt
 8007bb6:	9204      	strlt	r2, [sp, #16]
 8007bb8:	7823      	ldrb	r3, [r4, #0]
 8007bba:	2b2e      	cmp	r3, #46	; 0x2e
 8007bbc:	d10c      	bne.n	8007bd8 <_svfiprintf_r+0x130>
 8007bbe:	7863      	ldrb	r3, [r4, #1]
 8007bc0:	2b2a      	cmp	r3, #42	; 0x2a
 8007bc2:	d134      	bne.n	8007c2e <_svfiprintf_r+0x186>
 8007bc4:	9b03      	ldr	r3, [sp, #12]
 8007bc6:	1d1a      	adds	r2, r3, #4
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	9203      	str	r2, [sp, #12]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	bfb8      	it	lt
 8007bd0:	f04f 33ff 	movlt.w	r3, #4294967295
 8007bd4:	3402      	adds	r4, #2
 8007bd6:	9305      	str	r3, [sp, #20]
 8007bd8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007ca0 <_svfiprintf_r+0x1f8>
 8007bdc:	7821      	ldrb	r1, [r4, #0]
 8007bde:	2203      	movs	r2, #3
 8007be0:	4650      	mov	r0, sl
 8007be2:	f7f8 fafd 	bl	80001e0 <memchr>
 8007be6:	b138      	cbz	r0, 8007bf8 <_svfiprintf_r+0x150>
 8007be8:	9b04      	ldr	r3, [sp, #16]
 8007bea:	eba0 000a 	sub.w	r0, r0, sl
 8007bee:	2240      	movs	r2, #64	; 0x40
 8007bf0:	4082      	lsls	r2, r0
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	3401      	adds	r4, #1
 8007bf6:	9304      	str	r3, [sp, #16]
 8007bf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bfc:	4825      	ldr	r0, [pc, #148]	; (8007c94 <_svfiprintf_r+0x1ec>)
 8007bfe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c02:	2206      	movs	r2, #6
 8007c04:	f7f8 faec 	bl	80001e0 <memchr>
 8007c08:	2800      	cmp	r0, #0
 8007c0a:	d038      	beq.n	8007c7e <_svfiprintf_r+0x1d6>
 8007c0c:	4b22      	ldr	r3, [pc, #136]	; (8007c98 <_svfiprintf_r+0x1f0>)
 8007c0e:	bb1b      	cbnz	r3, 8007c58 <_svfiprintf_r+0x1b0>
 8007c10:	9b03      	ldr	r3, [sp, #12]
 8007c12:	3307      	adds	r3, #7
 8007c14:	f023 0307 	bic.w	r3, r3, #7
 8007c18:	3308      	adds	r3, #8
 8007c1a:	9303      	str	r3, [sp, #12]
 8007c1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c1e:	4433      	add	r3, r6
 8007c20:	9309      	str	r3, [sp, #36]	; 0x24
 8007c22:	e768      	b.n	8007af6 <_svfiprintf_r+0x4e>
 8007c24:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c28:	460c      	mov	r4, r1
 8007c2a:	2001      	movs	r0, #1
 8007c2c:	e7a6      	b.n	8007b7c <_svfiprintf_r+0xd4>
 8007c2e:	2300      	movs	r3, #0
 8007c30:	3401      	adds	r4, #1
 8007c32:	9305      	str	r3, [sp, #20]
 8007c34:	4619      	mov	r1, r3
 8007c36:	f04f 0c0a 	mov.w	ip, #10
 8007c3a:	4620      	mov	r0, r4
 8007c3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c40:	3a30      	subs	r2, #48	; 0x30
 8007c42:	2a09      	cmp	r2, #9
 8007c44:	d903      	bls.n	8007c4e <_svfiprintf_r+0x1a6>
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d0c6      	beq.n	8007bd8 <_svfiprintf_r+0x130>
 8007c4a:	9105      	str	r1, [sp, #20]
 8007c4c:	e7c4      	b.n	8007bd8 <_svfiprintf_r+0x130>
 8007c4e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c52:	4604      	mov	r4, r0
 8007c54:	2301      	movs	r3, #1
 8007c56:	e7f0      	b.n	8007c3a <_svfiprintf_r+0x192>
 8007c58:	ab03      	add	r3, sp, #12
 8007c5a:	9300      	str	r3, [sp, #0]
 8007c5c:	462a      	mov	r2, r5
 8007c5e:	4b0f      	ldr	r3, [pc, #60]	; (8007c9c <_svfiprintf_r+0x1f4>)
 8007c60:	a904      	add	r1, sp, #16
 8007c62:	4638      	mov	r0, r7
 8007c64:	f7fc fc98 	bl	8004598 <_printf_float>
 8007c68:	1c42      	adds	r2, r0, #1
 8007c6a:	4606      	mov	r6, r0
 8007c6c:	d1d6      	bne.n	8007c1c <_svfiprintf_r+0x174>
 8007c6e:	89ab      	ldrh	r3, [r5, #12]
 8007c70:	065b      	lsls	r3, r3, #25
 8007c72:	f53f af2d 	bmi.w	8007ad0 <_svfiprintf_r+0x28>
 8007c76:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c78:	b01d      	add	sp, #116	; 0x74
 8007c7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c7e:	ab03      	add	r3, sp, #12
 8007c80:	9300      	str	r3, [sp, #0]
 8007c82:	462a      	mov	r2, r5
 8007c84:	4b05      	ldr	r3, [pc, #20]	; (8007c9c <_svfiprintf_r+0x1f4>)
 8007c86:	a904      	add	r1, sp, #16
 8007c88:	4638      	mov	r0, r7
 8007c8a:	f7fc ff29 	bl	8004ae0 <_printf_i>
 8007c8e:	e7eb      	b.n	8007c68 <_svfiprintf_r+0x1c0>
 8007c90:	08009049 	.word	0x08009049
 8007c94:	08009053 	.word	0x08009053
 8007c98:	08004599 	.word	0x08004599
 8007c9c:	080079f5 	.word	0x080079f5
 8007ca0:	0800904f 	.word	0x0800904f

08007ca4 <__sflush_r>:
 8007ca4:	898a      	ldrh	r2, [r1, #12]
 8007ca6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007caa:	4605      	mov	r5, r0
 8007cac:	0710      	lsls	r0, r2, #28
 8007cae:	460c      	mov	r4, r1
 8007cb0:	d458      	bmi.n	8007d64 <__sflush_r+0xc0>
 8007cb2:	684b      	ldr	r3, [r1, #4]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	dc05      	bgt.n	8007cc4 <__sflush_r+0x20>
 8007cb8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	dc02      	bgt.n	8007cc4 <__sflush_r+0x20>
 8007cbe:	2000      	movs	r0, #0
 8007cc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cc4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007cc6:	2e00      	cmp	r6, #0
 8007cc8:	d0f9      	beq.n	8007cbe <__sflush_r+0x1a>
 8007cca:	2300      	movs	r3, #0
 8007ccc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007cd0:	682f      	ldr	r7, [r5, #0]
 8007cd2:	6a21      	ldr	r1, [r4, #32]
 8007cd4:	602b      	str	r3, [r5, #0]
 8007cd6:	d032      	beq.n	8007d3e <__sflush_r+0x9a>
 8007cd8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007cda:	89a3      	ldrh	r3, [r4, #12]
 8007cdc:	075a      	lsls	r2, r3, #29
 8007cde:	d505      	bpl.n	8007cec <__sflush_r+0x48>
 8007ce0:	6863      	ldr	r3, [r4, #4]
 8007ce2:	1ac0      	subs	r0, r0, r3
 8007ce4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007ce6:	b10b      	cbz	r3, 8007cec <__sflush_r+0x48>
 8007ce8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007cea:	1ac0      	subs	r0, r0, r3
 8007cec:	2300      	movs	r3, #0
 8007cee:	4602      	mov	r2, r0
 8007cf0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007cf2:	6a21      	ldr	r1, [r4, #32]
 8007cf4:	4628      	mov	r0, r5
 8007cf6:	47b0      	blx	r6
 8007cf8:	1c43      	adds	r3, r0, #1
 8007cfa:	89a3      	ldrh	r3, [r4, #12]
 8007cfc:	d106      	bne.n	8007d0c <__sflush_r+0x68>
 8007cfe:	6829      	ldr	r1, [r5, #0]
 8007d00:	291d      	cmp	r1, #29
 8007d02:	d82b      	bhi.n	8007d5c <__sflush_r+0xb8>
 8007d04:	4a29      	ldr	r2, [pc, #164]	; (8007dac <__sflush_r+0x108>)
 8007d06:	410a      	asrs	r2, r1
 8007d08:	07d6      	lsls	r6, r2, #31
 8007d0a:	d427      	bmi.n	8007d5c <__sflush_r+0xb8>
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	6062      	str	r2, [r4, #4]
 8007d10:	04d9      	lsls	r1, r3, #19
 8007d12:	6922      	ldr	r2, [r4, #16]
 8007d14:	6022      	str	r2, [r4, #0]
 8007d16:	d504      	bpl.n	8007d22 <__sflush_r+0x7e>
 8007d18:	1c42      	adds	r2, r0, #1
 8007d1a:	d101      	bne.n	8007d20 <__sflush_r+0x7c>
 8007d1c:	682b      	ldr	r3, [r5, #0]
 8007d1e:	b903      	cbnz	r3, 8007d22 <__sflush_r+0x7e>
 8007d20:	6560      	str	r0, [r4, #84]	; 0x54
 8007d22:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d24:	602f      	str	r7, [r5, #0]
 8007d26:	2900      	cmp	r1, #0
 8007d28:	d0c9      	beq.n	8007cbe <__sflush_r+0x1a>
 8007d2a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d2e:	4299      	cmp	r1, r3
 8007d30:	d002      	beq.n	8007d38 <__sflush_r+0x94>
 8007d32:	4628      	mov	r0, r5
 8007d34:	f7fe fa1a 	bl	800616c <_free_r>
 8007d38:	2000      	movs	r0, #0
 8007d3a:	6360      	str	r0, [r4, #52]	; 0x34
 8007d3c:	e7c0      	b.n	8007cc0 <__sflush_r+0x1c>
 8007d3e:	2301      	movs	r3, #1
 8007d40:	4628      	mov	r0, r5
 8007d42:	47b0      	blx	r6
 8007d44:	1c41      	adds	r1, r0, #1
 8007d46:	d1c8      	bne.n	8007cda <__sflush_r+0x36>
 8007d48:	682b      	ldr	r3, [r5, #0]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d0c5      	beq.n	8007cda <__sflush_r+0x36>
 8007d4e:	2b1d      	cmp	r3, #29
 8007d50:	d001      	beq.n	8007d56 <__sflush_r+0xb2>
 8007d52:	2b16      	cmp	r3, #22
 8007d54:	d101      	bne.n	8007d5a <__sflush_r+0xb6>
 8007d56:	602f      	str	r7, [r5, #0]
 8007d58:	e7b1      	b.n	8007cbe <__sflush_r+0x1a>
 8007d5a:	89a3      	ldrh	r3, [r4, #12]
 8007d5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d60:	81a3      	strh	r3, [r4, #12]
 8007d62:	e7ad      	b.n	8007cc0 <__sflush_r+0x1c>
 8007d64:	690f      	ldr	r7, [r1, #16]
 8007d66:	2f00      	cmp	r7, #0
 8007d68:	d0a9      	beq.n	8007cbe <__sflush_r+0x1a>
 8007d6a:	0793      	lsls	r3, r2, #30
 8007d6c:	680e      	ldr	r6, [r1, #0]
 8007d6e:	bf08      	it	eq
 8007d70:	694b      	ldreq	r3, [r1, #20]
 8007d72:	600f      	str	r7, [r1, #0]
 8007d74:	bf18      	it	ne
 8007d76:	2300      	movne	r3, #0
 8007d78:	eba6 0807 	sub.w	r8, r6, r7
 8007d7c:	608b      	str	r3, [r1, #8]
 8007d7e:	f1b8 0f00 	cmp.w	r8, #0
 8007d82:	dd9c      	ble.n	8007cbe <__sflush_r+0x1a>
 8007d84:	6a21      	ldr	r1, [r4, #32]
 8007d86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007d88:	4643      	mov	r3, r8
 8007d8a:	463a      	mov	r2, r7
 8007d8c:	4628      	mov	r0, r5
 8007d8e:	47b0      	blx	r6
 8007d90:	2800      	cmp	r0, #0
 8007d92:	dc06      	bgt.n	8007da2 <__sflush_r+0xfe>
 8007d94:	89a3      	ldrh	r3, [r4, #12]
 8007d96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d9a:	81a3      	strh	r3, [r4, #12]
 8007d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8007da0:	e78e      	b.n	8007cc0 <__sflush_r+0x1c>
 8007da2:	4407      	add	r7, r0
 8007da4:	eba8 0800 	sub.w	r8, r8, r0
 8007da8:	e7e9      	b.n	8007d7e <__sflush_r+0xda>
 8007daa:	bf00      	nop
 8007dac:	dfbffffe 	.word	0xdfbffffe

08007db0 <_fflush_r>:
 8007db0:	b538      	push	{r3, r4, r5, lr}
 8007db2:	690b      	ldr	r3, [r1, #16]
 8007db4:	4605      	mov	r5, r0
 8007db6:	460c      	mov	r4, r1
 8007db8:	b913      	cbnz	r3, 8007dc0 <_fflush_r+0x10>
 8007dba:	2500      	movs	r5, #0
 8007dbc:	4628      	mov	r0, r5
 8007dbe:	bd38      	pop	{r3, r4, r5, pc}
 8007dc0:	b118      	cbz	r0, 8007dca <_fflush_r+0x1a>
 8007dc2:	6a03      	ldr	r3, [r0, #32]
 8007dc4:	b90b      	cbnz	r3, 8007dca <_fflush_r+0x1a>
 8007dc6:	f7fd fa37 	bl	8005238 <__sinit>
 8007dca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d0f3      	beq.n	8007dba <_fflush_r+0xa>
 8007dd2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007dd4:	07d0      	lsls	r0, r2, #31
 8007dd6:	d404      	bmi.n	8007de2 <_fflush_r+0x32>
 8007dd8:	0599      	lsls	r1, r3, #22
 8007dda:	d402      	bmi.n	8007de2 <_fflush_r+0x32>
 8007ddc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007dde:	f7fd fb41 	bl	8005464 <__retarget_lock_acquire_recursive>
 8007de2:	4628      	mov	r0, r5
 8007de4:	4621      	mov	r1, r4
 8007de6:	f7ff ff5d 	bl	8007ca4 <__sflush_r>
 8007dea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007dec:	07da      	lsls	r2, r3, #31
 8007dee:	4605      	mov	r5, r0
 8007df0:	d4e4      	bmi.n	8007dbc <_fflush_r+0xc>
 8007df2:	89a3      	ldrh	r3, [r4, #12]
 8007df4:	059b      	lsls	r3, r3, #22
 8007df6:	d4e1      	bmi.n	8007dbc <_fflush_r+0xc>
 8007df8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007dfa:	f7fd fb34 	bl	8005466 <__retarget_lock_release_recursive>
 8007dfe:	e7dd      	b.n	8007dbc <_fflush_r+0xc>

08007e00 <memmove>:
 8007e00:	4288      	cmp	r0, r1
 8007e02:	b510      	push	{r4, lr}
 8007e04:	eb01 0402 	add.w	r4, r1, r2
 8007e08:	d902      	bls.n	8007e10 <memmove+0x10>
 8007e0a:	4284      	cmp	r4, r0
 8007e0c:	4623      	mov	r3, r4
 8007e0e:	d807      	bhi.n	8007e20 <memmove+0x20>
 8007e10:	1e43      	subs	r3, r0, #1
 8007e12:	42a1      	cmp	r1, r4
 8007e14:	d008      	beq.n	8007e28 <memmove+0x28>
 8007e16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007e1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007e1e:	e7f8      	b.n	8007e12 <memmove+0x12>
 8007e20:	4402      	add	r2, r0
 8007e22:	4601      	mov	r1, r0
 8007e24:	428a      	cmp	r2, r1
 8007e26:	d100      	bne.n	8007e2a <memmove+0x2a>
 8007e28:	bd10      	pop	{r4, pc}
 8007e2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007e2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007e32:	e7f7      	b.n	8007e24 <memmove+0x24>

08007e34 <strncmp>:
 8007e34:	b510      	push	{r4, lr}
 8007e36:	b16a      	cbz	r2, 8007e54 <strncmp+0x20>
 8007e38:	3901      	subs	r1, #1
 8007e3a:	1884      	adds	r4, r0, r2
 8007e3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e40:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007e44:	429a      	cmp	r2, r3
 8007e46:	d103      	bne.n	8007e50 <strncmp+0x1c>
 8007e48:	42a0      	cmp	r0, r4
 8007e4a:	d001      	beq.n	8007e50 <strncmp+0x1c>
 8007e4c:	2a00      	cmp	r2, #0
 8007e4e:	d1f5      	bne.n	8007e3c <strncmp+0x8>
 8007e50:	1ad0      	subs	r0, r2, r3
 8007e52:	bd10      	pop	{r4, pc}
 8007e54:	4610      	mov	r0, r2
 8007e56:	e7fc      	b.n	8007e52 <strncmp+0x1e>

08007e58 <_sbrk_r>:
 8007e58:	b538      	push	{r3, r4, r5, lr}
 8007e5a:	4d06      	ldr	r5, [pc, #24]	; (8007e74 <_sbrk_r+0x1c>)
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	4604      	mov	r4, r0
 8007e60:	4608      	mov	r0, r1
 8007e62:	602b      	str	r3, [r5, #0]
 8007e64:	f7fa fbb4 	bl	80025d0 <_sbrk>
 8007e68:	1c43      	adds	r3, r0, #1
 8007e6a:	d102      	bne.n	8007e72 <_sbrk_r+0x1a>
 8007e6c:	682b      	ldr	r3, [r5, #0]
 8007e6e:	b103      	cbz	r3, 8007e72 <_sbrk_r+0x1a>
 8007e70:	6023      	str	r3, [r4, #0]
 8007e72:	bd38      	pop	{r3, r4, r5, pc}
 8007e74:	20000414 	.word	0x20000414

08007e78 <memcpy>:
 8007e78:	440a      	add	r2, r1
 8007e7a:	4291      	cmp	r1, r2
 8007e7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e80:	d100      	bne.n	8007e84 <memcpy+0xc>
 8007e82:	4770      	bx	lr
 8007e84:	b510      	push	{r4, lr}
 8007e86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e8a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e8e:	4291      	cmp	r1, r2
 8007e90:	d1f9      	bne.n	8007e86 <memcpy+0xe>
 8007e92:	bd10      	pop	{r4, pc}
 8007e94:	0000      	movs	r0, r0
	...

08007e98 <nan>:
 8007e98:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007ea0 <nan+0x8>
 8007e9c:	4770      	bx	lr
 8007e9e:	bf00      	nop
 8007ea0:	00000000 	.word	0x00000000
 8007ea4:	7ff80000 	.word	0x7ff80000

08007ea8 <__assert_func>:
 8007ea8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007eaa:	4614      	mov	r4, r2
 8007eac:	461a      	mov	r2, r3
 8007eae:	4b09      	ldr	r3, [pc, #36]	; (8007ed4 <__assert_func+0x2c>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4605      	mov	r5, r0
 8007eb4:	68d8      	ldr	r0, [r3, #12]
 8007eb6:	b14c      	cbz	r4, 8007ecc <__assert_func+0x24>
 8007eb8:	4b07      	ldr	r3, [pc, #28]	; (8007ed8 <__assert_func+0x30>)
 8007eba:	9100      	str	r1, [sp, #0]
 8007ebc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ec0:	4906      	ldr	r1, [pc, #24]	; (8007edc <__assert_func+0x34>)
 8007ec2:	462b      	mov	r3, r5
 8007ec4:	f000 fbca 	bl	800865c <fiprintf>
 8007ec8:	f000 fbda 	bl	8008680 <abort>
 8007ecc:	4b04      	ldr	r3, [pc, #16]	; (8007ee0 <__assert_func+0x38>)
 8007ece:	461c      	mov	r4, r3
 8007ed0:	e7f3      	b.n	8007eba <__assert_func+0x12>
 8007ed2:	bf00      	nop
 8007ed4:	20000084 	.word	0x20000084
 8007ed8:	08009062 	.word	0x08009062
 8007edc:	0800906f 	.word	0x0800906f
 8007ee0:	0800909d 	.word	0x0800909d

08007ee4 <_calloc_r>:
 8007ee4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007ee6:	fba1 2402 	umull	r2, r4, r1, r2
 8007eea:	b94c      	cbnz	r4, 8007f00 <_calloc_r+0x1c>
 8007eec:	4611      	mov	r1, r2
 8007eee:	9201      	str	r2, [sp, #4]
 8007ef0:	f7fe f9b0 	bl	8006254 <_malloc_r>
 8007ef4:	9a01      	ldr	r2, [sp, #4]
 8007ef6:	4605      	mov	r5, r0
 8007ef8:	b930      	cbnz	r0, 8007f08 <_calloc_r+0x24>
 8007efa:	4628      	mov	r0, r5
 8007efc:	b003      	add	sp, #12
 8007efe:	bd30      	pop	{r4, r5, pc}
 8007f00:	220c      	movs	r2, #12
 8007f02:	6002      	str	r2, [r0, #0]
 8007f04:	2500      	movs	r5, #0
 8007f06:	e7f8      	b.n	8007efa <_calloc_r+0x16>
 8007f08:	4621      	mov	r1, r4
 8007f0a:	f7fd fa2e 	bl	800536a <memset>
 8007f0e:	e7f4      	b.n	8007efa <_calloc_r+0x16>

08007f10 <rshift>:
 8007f10:	6903      	ldr	r3, [r0, #16]
 8007f12:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007f16:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007f1a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007f1e:	f100 0414 	add.w	r4, r0, #20
 8007f22:	dd45      	ble.n	8007fb0 <rshift+0xa0>
 8007f24:	f011 011f 	ands.w	r1, r1, #31
 8007f28:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007f2c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007f30:	d10c      	bne.n	8007f4c <rshift+0x3c>
 8007f32:	f100 0710 	add.w	r7, r0, #16
 8007f36:	4629      	mov	r1, r5
 8007f38:	42b1      	cmp	r1, r6
 8007f3a:	d334      	bcc.n	8007fa6 <rshift+0x96>
 8007f3c:	1a9b      	subs	r3, r3, r2
 8007f3e:	009b      	lsls	r3, r3, #2
 8007f40:	1eea      	subs	r2, r5, #3
 8007f42:	4296      	cmp	r6, r2
 8007f44:	bf38      	it	cc
 8007f46:	2300      	movcc	r3, #0
 8007f48:	4423      	add	r3, r4
 8007f4a:	e015      	b.n	8007f78 <rshift+0x68>
 8007f4c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007f50:	f1c1 0820 	rsb	r8, r1, #32
 8007f54:	40cf      	lsrs	r7, r1
 8007f56:	f105 0e04 	add.w	lr, r5, #4
 8007f5a:	46a1      	mov	r9, r4
 8007f5c:	4576      	cmp	r6, lr
 8007f5e:	46f4      	mov	ip, lr
 8007f60:	d815      	bhi.n	8007f8e <rshift+0x7e>
 8007f62:	1a9a      	subs	r2, r3, r2
 8007f64:	0092      	lsls	r2, r2, #2
 8007f66:	3a04      	subs	r2, #4
 8007f68:	3501      	adds	r5, #1
 8007f6a:	42ae      	cmp	r6, r5
 8007f6c:	bf38      	it	cc
 8007f6e:	2200      	movcc	r2, #0
 8007f70:	18a3      	adds	r3, r4, r2
 8007f72:	50a7      	str	r7, [r4, r2]
 8007f74:	b107      	cbz	r7, 8007f78 <rshift+0x68>
 8007f76:	3304      	adds	r3, #4
 8007f78:	1b1a      	subs	r2, r3, r4
 8007f7a:	42a3      	cmp	r3, r4
 8007f7c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007f80:	bf08      	it	eq
 8007f82:	2300      	moveq	r3, #0
 8007f84:	6102      	str	r2, [r0, #16]
 8007f86:	bf08      	it	eq
 8007f88:	6143      	streq	r3, [r0, #20]
 8007f8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f8e:	f8dc c000 	ldr.w	ip, [ip]
 8007f92:	fa0c fc08 	lsl.w	ip, ip, r8
 8007f96:	ea4c 0707 	orr.w	r7, ip, r7
 8007f9a:	f849 7b04 	str.w	r7, [r9], #4
 8007f9e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007fa2:	40cf      	lsrs	r7, r1
 8007fa4:	e7da      	b.n	8007f5c <rshift+0x4c>
 8007fa6:	f851 cb04 	ldr.w	ip, [r1], #4
 8007faa:	f847 cf04 	str.w	ip, [r7, #4]!
 8007fae:	e7c3      	b.n	8007f38 <rshift+0x28>
 8007fb0:	4623      	mov	r3, r4
 8007fb2:	e7e1      	b.n	8007f78 <rshift+0x68>

08007fb4 <__hexdig_fun>:
 8007fb4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007fb8:	2b09      	cmp	r3, #9
 8007fba:	d802      	bhi.n	8007fc2 <__hexdig_fun+0xe>
 8007fbc:	3820      	subs	r0, #32
 8007fbe:	b2c0      	uxtb	r0, r0
 8007fc0:	4770      	bx	lr
 8007fc2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007fc6:	2b05      	cmp	r3, #5
 8007fc8:	d801      	bhi.n	8007fce <__hexdig_fun+0x1a>
 8007fca:	3847      	subs	r0, #71	; 0x47
 8007fcc:	e7f7      	b.n	8007fbe <__hexdig_fun+0xa>
 8007fce:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007fd2:	2b05      	cmp	r3, #5
 8007fd4:	d801      	bhi.n	8007fda <__hexdig_fun+0x26>
 8007fd6:	3827      	subs	r0, #39	; 0x27
 8007fd8:	e7f1      	b.n	8007fbe <__hexdig_fun+0xa>
 8007fda:	2000      	movs	r0, #0
 8007fdc:	4770      	bx	lr
	...

08007fe0 <__gethex>:
 8007fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fe4:	4617      	mov	r7, r2
 8007fe6:	680a      	ldr	r2, [r1, #0]
 8007fe8:	b085      	sub	sp, #20
 8007fea:	f102 0b02 	add.w	fp, r2, #2
 8007fee:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007ff2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007ff6:	4681      	mov	r9, r0
 8007ff8:	468a      	mov	sl, r1
 8007ffa:	9302      	str	r3, [sp, #8]
 8007ffc:	32fe      	adds	r2, #254	; 0xfe
 8007ffe:	eb02 030b 	add.w	r3, r2, fp
 8008002:	46d8      	mov	r8, fp
 8008004:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8008008:	9301      	str	r3, [sp, #4]
 800800a:	2830      	cmp	r0, #48	; 0x30
 800800c:	d0f7      	beq.n	8007ffe <__gethex+0x1e>
 800800e:	f7ff ffd1 	bl	8007fb4 <__hexdig_fun>
 8008012:	4604      	mov	r4, r0
 8008014:	2800      	cmp	r0, #0
 8008016:	d138      	bne.n	800808a <__gethex+0xaa>
 8008018:	49a7      	ldr	r1, [pc, #668]	; (80082b8 <__gethex+0x2d8>)
 800801a:	2201      	movs	r2, #1
 800801c:	4640      	mov	r0, r8
 800801e:	f7ff ff09 	bl	8007e34 <strncmp>
 8008022:	4606      	mov	r6, r0
 8008024:	2800      	cmp	r0, #0
 8008026:	d169      	bne.n	80080fc <__gethex+0x11c>
 8008028:	f898 0001 	ldrb.w	r0, [r8, #1]
 800802c:	465d      	mov	r5, fp
 800802e:	f7ff ffc1 	bl	8007fb4 <__hexdig_fun>
 8008032:	2800      	cmp	r0, #0
 8008034:	d064      	beq.n	8008100 <__gethex+0x120>
 8008036:	465a      	mov	r2, fp
 8008038:	7810      	ldrb	r0, [r2, #0]
 800803a:	2830      	cmp	r0, #48	; 0x30
 800803c:	4690      	mov	r8, r2
 800803e:	f102 0201 	add.w	r2, r2, #1
 8008042:	d0f9      	beq.n	8008038 <__gethex+0x58>
 8008044:	f7ff ffb6 	bl	8007fb4 <__hexdig_fun>
 8008048:	2301      	movs	r3, #1
 800804a:	fab0 f480 	clz	r4, r0
 800804e:	0964      	lsrs	r4, r4, #5
 8008050:	465e      	mov	r6, fp
 8008052:	9301      	str	r3, [sp, #4]
 8008054:	4642      	mov	r2, r8
 8008056:	4615      	mov	r5, r2
 8008058:	3201      	adds	r2, #1
 800805a:	7828      	ldrb	r0, [r5, #0]
 800805c:	f7ff ffaa 	bl	8007fb4 <__hexdig_fun>
 8008060:	2800      	cmp	r0, #0
 8008062:	d1f8      	bne.n	8008056 <__gethex+0x76>
 8008064:	4994      	ldr	r1, [pc, #592]	; (80082b8 <__gethex+0x2d8>)
 8008066:	2201      	movs	r2, #1
 8008068:	4628      	mov	r0, r5
 800806a:	f7ff fee3 	bl	8007e34 <strncmp>
 800806e:	b978      	cbnz	r0, 8008090 <__gethex+0xb0>
 8008070:	b946      	cbnz	r6, 8008084 <__gethex+0xa4>
 8008072:	1c6e      	adds	r6, r5, #1
 8008074:	4632      	mov	r2, r6
 8008076:	4615      	mov	r5, r2
 8008078:	3201      	adds	r2, #1
 800807a:	7828      	ldrb	r0, [r5, #0]
 800807c:	f7ff ff9a 	bl	8007fb4 <__hexdig_fun>
 8008080:	2800      	cmp	r0, #0
 8008082:	d1f8      	bne.n	8008076 <__gethex+0x96>
 8008084:	1b73      	subs	r3, r6, r5
 8008086:	009e      	lsls	r6, r3, #2
 8008088:	e004      	b.n	8008094 <__gethex+0xb4>
 800808a:	2400      	movs	r4, #0
 800808c:	4626      	mov	r6, r4
 800808e:	e7e1      	b.n	8008054 <__gethex+0x74>
 8008090:	2e00      	cmp	r6, #0
 8008092:	d1f7      	bne.n	8008084 <__gethex+0xa4>
 8008094:	782b      	ldrb	r3, [r5, #0]
 8008096:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800809a:	2b50      	cmp	r3, #80	; 0x50
 800809c:	d13d      	bne.n	800811a <__gethex+0x13a>
 800809e:	786b      	ldrb	r3, [r5, #1]
 80080a0:	2b2b      	cmp	r3, #43	; 0x2b
 80080a2:	d02f      	beq.n	8008104 <__gethex+0x124>
 80080a4:	2b2d      	cmp	r3, #45	; 0x2d
 80080a6:	d031      	beq.n	800810c <__gethex+0x12c>
 80080a8:	1c69      	adds	r1, r5, #1
 80080aa:	f04f 0b00 	mov.w	fp, #0
 80080ae:	7808      	ldrb	r0, [r1, #0]
 80080b0:	f7ff ff80 	bl	8007fb4 <__hexdig_fun>
 80080b4:	1e42      	subs	r2, r0, #1
 80080b6:	b2d2      	uxtb	r2, r2
 80080b8:	2a18      	cmp	r2, #24
 80080ba:	d82e      	bhi.n	800811a <__gethex+0x13a>
 80080bc:	f1a0 0210 	sub.w	r2, r0, #16
 80080c0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80080c4:	f7ff ff76 	bl	8007fb4 <__hexdig_fun>
 80080c8:	f100 3cff 	add.w	ip, r0, #4294967295
 80080cc:	fa5f fc8c 	uxtb.w	ip, ip
 80080d0:	f1bc 0f18 	cmp.w	ip, #24
 80080d4:	d91d      	bls.n	8008112 <__gethex+0x132>
 80080d6:	f1bb 0f00 	cmp.w	fp, #0
 80080da:	d000      	beq.n	80080de <__gethex+0xfe>
 80080dc:	4252      	negs	r2, r2
 80080de:	4416      	add	r6, r2
 80080e0:	f8ca 1000 	str.w	r1, [sl]
 80080e4:	b1dc      	cbz	r4, 800811e <__gethex+0x13e>
 80080e6:	9b01      	ldr	r3, [sp, #4]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	bf14      	ite	ne
 80080ec:	f04f 0800 	movne.w	r8, #0
 80080f0:	f04f 0806 	moveq.w	r8, #6
 80080f4:	4640      	mov	r0, r8
 80080f6:	b005      	add	sp, #20
 80080f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080fc:	4645      	mov	r5, r8
 80080fe:	4626      	mov	r6, r4
 8008100:	2401      	movs	r4, #1
 8008102:	e7c7      	b.n	8008094 <__gethex+0xb4>
 8008104:	f04f 0b00 	mov.w	fp, #0
 8008108:	1ca9      	adds	r1, r5, #2
 800810a:	e7d0      	b.n	80080ae <__gethex+0xce>
 800810c:	f04f 0b01 	mov.w	fp, #1
 8008110:	e7fa      	b.n	8008108 <__gethex+0x128>
 8008112:	230a      	movs	r3, #10
 8008114:	fb03 0002 	mla	r0, r3, r2, r0
 8008118:	e7d0      	b.n	80080bc <__gethex+0xdc>
 800811a:	4629      	mov	r1, r5
 800811c:	e7e0      	b.n	80080e0 <__gethex+0x100>
 800811e:	eba5 0308 	sub.w	r3, r5, r8
 8008122:	3b01      	subs	r3, #1
 8008124:	4621      	mov	r1, r4
 8008126:	2b07      	cmp	r3, #7
 8008128:	dc0a      	bgt.n	8008140 <__gethex+0x160>
 800812a:	4648      	mov	r0, r9
 800812c:	f7fe f91e 	bl	800636c <_Balloc>
 8008130:	4604      	mov	r4, r0
 8008132:	b940      	cbnz	r0, 8008146 <__gethex+0x166>
 8008134:	4b61      	ldr	r3, [pc, #388]	; (80082bc <__gethex+0x2dc>)
 8008136:	4602      	mov	r2, r0
 8008138:	21e4      	movs	r1, #228	; 0xe4
 800813a:	4861      	ldr	r0, [pc, #388]	; (80082c0 <__gethex+0x2e0>)
 800813c:	f7ff feb4 	bl	8007ea8 <__assert_func>
 8008140:	3101      	adds	r1, #1
 8008142:	105b      	asrs	r3, r3, #1
 8008144:	e7ef      	b.n	8008126 <__gethex+0x146>
 8008146:	f100 0a14 	add.w	sl, r0, #20
 800814a:	2300      	movs	r3, #0
 800814c:	495a      	ldr	r1, [pc, #360]	; (80082b8 <__gethex+0x2d8>)
 800814e:	f8cd a004 	str.w	sl, [sp, #4]
 8008152:	469b      	mov	fp, r3
 8008154:	45a8      	cmp	r8, r5
 8008156:	d342      	bcc.n	80081de <__gethex+0x1fe>
 8008158:	9801      	ldr	r0, [sp, #4]
 800815a:	f840 bb04 	str.w	fp, [r0], #4
 800815e:	eba0 000a 	sub.w	r0, r0, sl
 8008162:	1080      	asrs	r0, r0, #2
 8008164:	6120      	str	r0, [r4, #16]
 8008166:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800816a:	4658      	mov	r0, fp
 800816c:	f7fe f9f0 	bl	8006550 <__hi0bits>
 8008170:	683d      	ldr	r5, [r7, #0]
 8008172:	eba8 0000 	sub.w	r0, r8, r0
 8008176:	42a8      	cmp	r0, r5
 8008178:	dd59      	ble.n	800822e <__gethex+0x24e>
 800817a:	eba0 0805 	sub.w	r8, r0, r5
 800817e:	4641      	mov	r1, r8
 8008180:	4620      	mov	r0, r4
 8008182:	f7fe fd7f 	bl	8006c84 <__any_on>
 8008186:	4683      	mov	fp, r0
 8008188:	b1b8      	cbz	r0, 80081ba <__gethex+0x1da>
 800818a:	f108 33ff 	add.w	r3, r8, #4294967295
 800818e:	1159      	asrs	r1, r3, #5
 8008190:	f003 021f 	and.w	r2, r3, #31
 8008194:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008198:	f04f 0b01 	mov.w	fp, #1
 800819c:	fa0b f202 	lsl.w	r2, fp, r2
 80081a0:	420a      	tst	r2, r1
 80081a2:	d00a      	beq.n	80081ba <__gethex+0x1da>
 80081a4:	455b      	cmp	r3, fp
 80081a6:	dd06      	ble.n	80081b6 <__gethex+0x1d6>
 80081a8:	f1a8 0102 	sub.w	r1, r8, #2
 80081ac:	4620      	mov	r0, r4
 80081ae:	f7fe fd69 	bl	8006c84 <__any_on>
 80081b2:	2800      	cmp	r0, #0
 80081b4:	d138      	bne.n	8008228 <__gethex+0x248>
 80081b6:	f04f 0b02 	mov.w	fp, #2
 80081ba:	4641      	mov	r1, r8
 80081bc:	4620      	mov	r0, r4
 80081be:	f7ff fea7 	bl	8007f10 <rshift>
 80081c2:	4446      	add	r6, r8
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	42b3      	cmp	r3, r6
 80081c8:	da41      	bge.n	800824e <__gethex+0x26e>
 80081ca:	4621      	mov	r1, r4
 80081cc:	4648      	mov	r0, r9
 80081ce:	f7fe f90d 	bl	80063ec <_Bfree>
 80081d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80081d4:	2300      	movs	r3, #0
 80081d6:	6013      	str	r3, [r2, #0]
 80081d8:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 80081dc:	e78a      	b.n	80080f4 <__gethex+0x114>
 80081de:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 80081e2:	2a2e      	cmp	r2, #46	; 0x2e
 80081e4:	d014      	beq.n	8008210 <__gethex+0x230>
 80081e6:	2b20      	cmp	r3, #32
 80081e8:	d106      	bne.n	80081f8 <__gethex+0x218>
 80081ea:	9b01      	ldr	r3, [sp, #4]
 80081ec:	f843 bb04 	str.w	fp, [r3], #4
 80081f0:	f04f 0b00 	mov.w	fp, #0
 80081f4:	9301      	str	r3, [sp, #4]
 80081f6:	465b      	mov	r3, fp
 80081f8:	7828      	ldrb	r0, [r5, #0]
 80081fa:	9303      	str	r3, [sp, #12]
 80081fc:	f7ff feda 	bl	8007fb4 <__hexdig_fun>
 8008200:	9b03      	ldr	r3, [sp, #12]
 8008202:	f000 000f 	and.w	r0, r0, #15
 8008206:	4098      	lsls	r0, r3
 8008208:	ea4b 0b00 	orr.w	fp, fp, r0
 800820c:	3304      	adds	r3, #4
 800820e:	e7a1      	b.n	8008154 <__gethex+0x174>
 8008210:	45a8      	cmp	r8, r5
 8008212:	d8e8      	bhi.n	80081e6 <__gethex+0x206>
 8008214:	2201      	movs	r2, #1
 8008216:	4628      	mov	r0, r5
 8008218:	9303      	str	r3, [sp, #12]
 800821a:	f7ff fe0b 	bl	8007e34 <strncmp>
 800821e:	4926      	ldr	r1, [pc, #152]	; (80082b8 <__gethex+0x2d8>)
 8008220:	9b03      	ldr	r3, [sp, #12]
 8008222:	2800      	cmp	r0, #0
 8008224:	d1df      	bne.n	80081e6 <__gethex+0x206>
 8008226:	e795      	b.n	8008154 <__gethex+0x174>
 8008228:	f04f 0b03 	mov.w	fp, #3
 800822c:	e7c5      	b.n	80081ba <__gethex+0x1da>
 800822e:	da0b      	bge.n	8008248 <__gethex+0x268>
 8008230:	eba5 0800 	sub.w	r8, r5, r0
 8008234:	4621      	mov	r1, r4
 8008236:	4642      	mov	r2, r8
 8008238:	4648      	mov	r0, r9
 800823a:	f7fe faf1 	bl	8006820 <__lshift>
 800823e:	eba6 0608 	sub.w	r6, r6, r8
 8008242:	4604      	mov	r4, r0
 8008244:	f100 0a14 	add.w	sl, r0, #20
 8008248:	f04f 0b00 	mov.w	fp, #0
 800824c:	e7ba      	b.n	80081c4 <__gethex+0x1e4>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	42b3      	cmp	r3, r6
 8008252:	dd73      	ble.n	800833c <__gethex+0x35c>
 8008254:	1b9e      	subs	r6, r3, r6
 8008256:	42b5      	cmp	r5, r6
 8008258:	dc34      	bgt.n	80082c4 <__gethex+0x2e4>
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	2b02      	cmp	r3, #2
 800825e:	d023      	beq.n	80082a8 <__gethex+0x2c8>
 8008260:	2b03      	cmp	r3, #3
 8008262:	d025      	beq.n	80082b0 <__gethex+0x2d0>
 8008264:	2b01      	cmp	r3, #1
 8008266:	d115      	bne.n	8008294 <__gethex+0x2b4>
 8008268:	42b5      	cmp	r5, r6
 800826a:	d113      	bne.n	8008294 <__gethex+0x2b4>
 800826c:	2d01      	cmp	r5, #1
 800826e:	d10b      	bne.n	8008288 <__gethex+0x2a8>
 8008270:	9a02      	ldr	r2, [sp, #8]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6013      	str	r3, [r2, #0]
 8008276:	2301      	movs	r3, #1
 8008278:	6123      	str	r3, [r4, #16]
 800827a:	f8ca 3000 	str.w	r3, [sl]
 800827e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008280:	f04f 0862 	mov.w	r8, #98	; 0x62
 8008284:	601c      	str	r4, [r3, #0]
 8008286:	e735      	b.n	80080f4 <__gethex+0x114>
 8008288:	1e69      	subs	r1, r5, #1
 800828a:	4620      	mov	r0, r4
 800828c:	f7fe fcfa 	bl	8006c84 <__any_on>
 8008290:	2800      	cmp	r0, #0
 8008292:	d1ed      	bne.n	8008270 <__gethex+0x290>
 8008294:	4621      	mov	r1, r4
 8008296:	4648      	mov	r0, r9
 8008298:	f7fe f8a8 	bl	80063ec <_Bfree>
 800829c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800829e:	2300      	movs	r3, #0
 80082a0:	6013      	str	r3, [r2, #0]
 80082a2:	f04f 0850 	mov.w	r8, #80	; 0x50
 80082a6:	e725      	b.n	80080f4 <__gethex+0x114>
 80082a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d1f2      	bne.n	8008294 <__gethex+0x2b4>
 80082ae:	e7df      	b.n	8008270 <__gethex+0x290>
 80082b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d1dc      	bne.n	8008270 <__gethex+0x290>
 80082b6:	e7ed      	b.n	8008294 <__gethex+0x2b4>
 80082b8:	08008ef4 	.word	0x08008ef4
 80082bc:	08008d89 	.word	0x08008d89
 80082c0:	0800909e 	.word	0x0800909e
 80082c4:	f106 38ff 	add.w	r8, r6, #4294967295
 80082c8:	f1bb 0f00 	cmp.w	fp, #0
 80082cc:	d133      	bne.n	8008336 <__gethex+0x356>
 80082ce:	f1b8 0f00 	cmp.w	r8, #0
 80082d2:	d004      	beq.n	80082de <__gethex+0x2fe>
 80082d4:	4641      	mov	r1, r8
 80082d6:	4620      	mov	r0, r4
 80082d8:	f7fe fcd4 	bl	8006c84 <__any_on>
 80082dc:	4683      	mov	fp, r0
 80082de:	ea4f 1268 	mov.w	r2, r8, asr #5
 80082e2:	2301      	movs	r3, #1
 80082e4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80082e8:	f008 081f 	and.w	r8, r8, #31
 80082ec:	fa03 f308 	lsl.w	r3, r3, r8
 80082f0:	4213      	tst	r3, r2
 80082f2:	4631      	mov	r1, r6
 80082f4:	4620      	mov	r0, r4
 80082f6:	bf18      	it	ne
 80082f8:	f04b 0b02 	orrne.w	fp, fp, #2
 80082fc:	1bad      	subs	r5, r5, r6
 80082fe:	f7ff fe07 	bl	8007f10 <rshift>
 8008302:	687e      	ldr	r6, [r7, #4]
 8008304:	f04f 0802 	mov.w	r8, #2
 8008308:	f1bb 0f00 	cmp.w	fp, #0
 800830c:	d04a      	beq.n	80083a4 <__gethex+0x3c4>
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	2b02      	cmp	r3, #2
 8008312:	d016      	beq.n	8008342 <__gethex+0x362>
 8008314:	2b03      	cmp	r3, #3
 8008316:	d018      	beq.n	800834a <__gethex+0x36a>
 8008318:	2b01      	cmp	r3, #1
 800831a:	d109      	bne.n	8008330 <__gethex+0x350>
 800831c:	f01b 0f02 	tst.w	fp, #2
 8008320:	d006      	beq.n	8008330 <__gethex+0x350>
 8008322:	f8da 3000 	ldr.w	r3, [sl]
 8008326:	ea4b 0b03 	orr.w	fp, fp, r3
 800832a:	f01b 0f01 	tst.w	fp, #1
 800832e:	d10f      	bne.n	8008350 <__gethex+0x370>
 8008330:	f048 0810 	orr.w	r8, r8, #16
 8008334:	e036      	b.n	80083a4 <__gethex+0x3c4>
 8008336:	f04f 0b01 	mov.w	fp, #1
 800833a:	e7d0      	b.n	80082de <__gethex+0x2fe>
 800833c:	f04f 0801 	mov.w	r8, #1
 8008340:	e7e2      	b.n	8008308 <__gethex+0x328>
 8008342:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008344:	f1c3 0301 	rsb	r3, r3, #1
 8008348:	930f      	str	r3, [sp, #60]	; 0x3c
 800834a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800834c:	2b00      	cmp	r3, #0
 800834e:	d0ef      	beq.n	8008330 <__gethex+0x350>
 8008350:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008354:	f104 0214 	add.w	r2, r4, #20
 8008358:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800835c:	9301      	str	r3, [sp, #4]
 800835e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8008362:	2300      	movs	r3, #0
 8008364:	4694      	mov	ip, r2
 8008366:	f852 1b04 	ldr.w	r1, [r2], #4
 800836a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800836e:	d01e      	beq.n	80083ae <__gethex+0x3ce>
 8008370:	3101      	adds	r1, #1
 8008372:	f8cc 1000 	str.w	r1, [ip]
 8008376:	f1b8 0f02 	cmp.w	r8, #2
 800837a:	f104 0214 	add.w	r2, r4, #20
 800837e:	d13d      	bne.n	80083fc <__gethex+0x41c>
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	3b01      	subs	r3, #1
 8008384:	42ab      	cmp	r3, r5
 8008386:	d10b      	bne.n	80083a0 <__gethex+0x3c0>
 8008388:	1169      	asrs	r1, r5, #5
 800838a:	2301      	movs	r3, #1
 800838c:	f005 051f 	and.w	r5, r5, #31
 8008390:	fa03 f505 	lsl.w	r5, r3, r5
 8008394:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008398:	421d      	tst	r5, r3
 800839a:	bf18      	it	ne
 800839c:	f04f 0801 	movne.w	r8, #1
 80083a0:	f048 0820 	orr.w	r8, r8, #32
 80083a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083a6:	601c      	str	r4, [r3, #0]
 80083a8:	9b02      	ldr	r3, [sp, #8]
 80083aa:	601e      	str	r6, [r3, #0]
 80083ac:	e6a2      	b.n	80080f4 <__gethex+0x114>
 80083ae:	4290      	cmp	r0, r2
 80083b0:	f842 3c04 	str.w	r3, [r2, #-4]
 80083b4:	d8d6      	bhi.n	8008364 <__gethex+0x384>
 80083b6:	68a2      	ldr	r2, [r4, #8]
 80083b8:	4593      	cmp	fp, r2
 80083ba:	db17      	blt.n	80083ec <__gethex+0x40c>
 80083bc:	6861      	ldr	r1, [r4, #4]
 80083be:	4648      	mov	r0, r9
 80083c0:	3101      	adds	r1, #1
 80083c2:	f7fd ffd3 	bl	800636c <_Balloc>
 80083c6:	4682      	mov	sl, r0
 80083c8:	b918      	cbnz	r0, 80083d2 <__gethex+0x3f2>
 80083ca:	4b1b      	ldr	r3, [pc, #108]	; (8008438 <__gethex+0x458>)
 80083cc:	4602      	mov	r2, r0
 80083ce:	2184      	movs	r1, #132	; 0x84
 80083d0:	e6b3      	b.n	800813a <__gethex+0x15a>
 80083d2:	6922      	ldr	r2, [r4, #16]
 80083d4:	3202      	adds	r2, #2
 80083d6:	f104 010c 	add.w	r1, r4, #12
 80083da:	0092      	lsls	r2, r2, #2
 80083dc:	300c      	adds	r0, #12
 80083de:	f7ff fd4b 	bl	8007e78 <memcpy>
 80083e2:	4621      	mov	r1, r4
 80083e4:	4648      	mov	r0, r9
 80083e6:	f7fe f801 	bl	80063ec <_Bfree>
 80083ea:	4654      	mov	r4, sl
 80083ec:	6922      	ldr	r2, [r4, #16]
 80083ee:	1c51      	adds	r1, r2, #1
 80083f0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80083f4:	6121      	str	r1, [r4, #16]
 80083f6:	2101      	movs	r1, #1
 80083f8:	6151      	str	r1, [r2, #20]
 80083fa:	e7bc      	b.n	8008376 <__gethex+0x396>
 80083fc:	6921      	ldr	r1, [r4, #16]
 80083fe:	4559      	cmp	r1, fp
 8008400:	dd0b      	ble.n	800841a <__gethex+0x43a>
 8008402:	2101      	movs	r1, #1
 8008404:	4620      	mov	r0, r4
 8008406:	f7ff fd83 	bl	8007f10 <rshift>
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	3601      	adds	r6, #1
 800840e:	42b3      	cmp	r3, r6
 8008410:	f6ff aedb 	blt.w	80081ca <__gethex+0x1ea>
 8008414:	f04f 0801 	mov.w	r8, #1
 8008418:	e7c2      	b.n	80083a0 <__gethex+0x3c0>
 800841a:	f015 051f 	ands.w	r5, r5, #31
 800841e:	d0f9      	beq.n	8008414 <__gethex+0x434>
 8008420:	9b01      	ldr	r3, [sp, #4]
 8008422:	441a      	add	r2, r3
 8008424:	f1c5 0520 	rsb	r5, r5, #32
 8008428:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800842c:	f7fe f890 	bl	8006550 <__hi0bits>
 8008430:	42a8      	cmp	r0, r5
 8008432:	dbe6      	blt.n	8008402 <__gethex+0x422>
 8008434:	e7ee      	b.n	8008414 <__gethex+0x434>
 8008436:	bf00      	nop
 8008438:	08008d89 	.word	0x08008d89

0800843c <L_shift>:
 800843c:	f1c2 0208 	rsb	r2, r2, #8
 8008440:	0092      	lsls	r2, r2, #2
 8008442:	b570      	push	{r4, r5, r6, lr}
 8008444:	f1c2 0620 	rsb	r6, r2, #32
 8008448:	6843      	ldr	r3, [r0, #4]
 800844a:	6804      	ldr	r4, [r0, #0]
 800844c:	fa03 f506 	lsl.w	r5, r3, r6
 8008450:	432c      	orrs	r4, r5
 8008452:	40d3      	lsrs	r3, r2
 8008454:	6004      	str	r4, [r0, #0]
 8008456:	f840 3f04 	str.w	r3, [r0, #4]!
 800845a:	4288      	cmp	r0, r1
 800845c:	d3f4      	bcc.n	8008448 <L_shift+0xc>
 800845e:	bd70      	pop	{r4, r5, r6, pc}

08008460 <__match>:
 8008460:	b530      	push	{r4, r5, lr}
 8008462:	6803      	ldr	r3, [r0, #0]
 8008464:	3301      	adds	r3, #1
 8008466:	f811 4b01 	ldrb.w	r4, [r1], #1
 800846a:	b914      	cbnz	r4, 8008472 <__match+0x12>
 800846c:	6003      	str	r3, [r0, #0]
 800846e:	2001      	movs	r0, #1
 8008470:	bd30      	pop	{r4, r5, pc}
 8008472:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008476:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800847a:	2d19      	cmp	r5, #25
 800847c:	bf98      	it	ls
 800847e:	3220      	addls	r2, #32
 8008480:	42a2      	cmp	r2, r4
 8008482:	d0f0      	beq.n	8008466 <__match+0x6>
 8008484:	2000      	movs	r0, #0
 8008486:	e7f3      	b.n	8008470 <__match+0x10>

08008488 <__hexnan>:
 8008488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800848c:	680b      	ldr	r3, [r1, #0]
 800848e:	6801      	ldr	r1, [r0, #0]
 8008490:	115e      	asrs	r6, r3, #5
 8008492:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008496:	f013 031f 	ands.w	r3, r3, #31
 800849a:	b087      	sub	sp, #28
 800849c:	bf18      	it	ne
 800849e:	3604      	addne	r6, #4
 80084a0:	2500      	movs	r5, #0
 80084a2:	1f37      	subs	r7, r6, #4
 80084a4:	4682      	mov	sl, r0
 80084a6:	4690      	mov	r8, r2
 80084a8:	9301      	str	r3, [sp, #4]
 80084aa:	f846 5c04 	str.w	r5, [r6, #-4]
 80084ae:	46b9      	mov	r9, r7
 80084b0:	463c      	mov	r4, r7
 80084b2:	9502      	str	r5, [sp, #8]
 80084b4:	46ab      	mov	fp, r5
 80084b6:	784a      	ldrb	r2, [r1, #1]
 80084b8:	1c4b      	adds	r3, r1, #1
 80084ba:	9303      	str	r3, [sp, #12]
 80084bc:	b342      	cbz	r2, 8008510 <__hexnan+0x88>
 80084be:	4610      	mov	r0, r2
 80084c0:	9105      	str	r1, [sp, #20]
 80084c2:	9204      	str	r2, [sp, #16]
 80084c4:	f7ff fd76 	bl	8007fb4 <__hexdig_fun>
 80084c8:	2800      	cmp	r0, #0
 80084ca:	d14f      	bne.n	800856c <__hexnan+0xe4>
 80084cc:	9a04      	ldr	r2, [sp, #16]
 80084ce:	9905      	ldr	r1, [sp, #20]
 80084d0:	2a20      	cmp	r2, #32
 80084d2:	d818      	bhi.n	8008506 <__hexnan+0x7e>
 80084d4:	9b02      	ldr	r3, [sp, #8]
 80084d6:	459b      	cmp	fp, r3
 80084d8:	dd13      	ble.n	8008502 <__hexnan+0x7a>
 80084da:	454c      	cmp	r4, r9
 80084dc:	d206      	bcs.n	80084ec <__hexnan+0x64>
 80084de:	2d07      	cmp	r5, #7
 80084e0:	dc04      	bgt.n	80084ec <__hexnan+0x64>
 80084e2:	462a      	mov	r2, r5
 80084e4:	4649      	mov	r1, r9
 80084e6:	4620      	mov	r0, r4
 80084e8:	f7ff ffa8 	bl	800843c <L_shift>
 80084ec:	4544      	cmp	r4, r8
 80084ee:	d950      	bls.n	8008592 <__hexnan+0x10a>
 80084f0:	2300      	movs	r3, #0
 80084f2:	f1a4 0904 	sub.w	r9, r4, #4
 80084f6:	f844 3c04 	str.w	r3, [r4, #-4]
 80084fa:	f8cd b008 	str.w	fp, [sp, #8]
 80084fe:	464c      	mov	r4, r9
 8008500:	461d      	mov	r5, r3
 8008502:	9903      	ldr	r1, [sp, #12]
 8008504:	e7d7      	b.n	80084b6 <__hexnan+0x2e>
 8008506:	2a29      	cmp	r2, #41	; 0x29
 8008508:	d155      	bne.n	80085b6 <__hexnan+0x12e>
 800850a:	3102      	adds	r1, #2
 800850c:	f8ca 1000 	str.w	r1, [sl]
 8008510:	f1bb 0f00 	cmp.w	fp, #0
 8008514:	d04f      	beq.n	80085b6 <__hexnan+0x12e>
 8008516:	454c      	cmp	r4, r9
 8008518:	d206      	bcs.n	8008528 <__hexnan+0xa0>
 800851a:	2d07      	cmp	r5, #7
 800851c:	dc04      	bgt.n	8008528 <__hexnan+0xa0>
 800851e:	462a      	mov	r2, r5
 8008520:	4649      	mov	r1, r9
 8008522:	4620      	mov	r0, r4
 8008524:	f7ff ff8a 	bl	800843c <L_shift>
 8008528:	4544      	cmp	r4, r8
 800852a:	d934      	bls.n	8008596 <__hexnan+0x10e>
 800852c:	f1a8 0204 	sub.w	r2, r8, #4
 8008530:	4623      	mov	r3, r4
 8008532:	f853 1b04 	ldr.w	r1, [r3], #4
 8008536:	f842 1f04 	str.w	r1, [r2, #4]!
 800853a:	429f      	cmp	r7, r3
 800853c:	d2f9      	bcs.n	8008532 <__hexnan+0xaa>
 800853e:	1b3b      	subs	r3, r7, r4
 8008540:	f023 0303 	bic.w	r3, r3, #3
 8008544:	3304      	adds	r3, #4
 8008546:	3e03      	subs	r6, #3
 8008548:	3401      	adds	r4, #1
 800854a:	42a6      	cmp	r6, r4
 800854c:	bf38      	it	cc
 800854e:	2304      	movcc	r3, #4
 8008550:	4443      	add	r3, r8
 8008552:	2200      	movs	r2, #0
 8008554:	f843 2b04 	str.w	r2, [r3], #4
 8008558:	429f      	cmp	r7, r3
 800855a:	d2fb      	bcs.n	8008554 <__hexnan+0xcc>
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	b91b      	cbnz	r3, 8008568 <__hexnan+0xe0>
 8008560:	4547      	cmp	r7, r8
 8008562:	d126      	bne.n	80085b2 <__hexnan+0x12a>
 8008564:	2301      	movs	r3, #1
 8008566:	603b      	str	r3, [r7, #0]
 8008568:	2005      	movs	r0, #5
 800856a:	e025      	b.n	80085b8 <__hexnan+0x130>
 800856c:	3501      	adds	r5, #1
 800856e:	2d08      	cmp	r5, #8
 8008570:	f10b 0b01 	add.w	fp, fp, #1
 8008574:	dd06      	ble.n	8008584 <__hexnan+0xfc>
 8008576:	4544      	cmp	r4, r8
 8008578:	d9c3      	bls.n	8008502 <__hexnan+0x7a>
 800857a:	2300      	movs	r3, #0
 800857c:	f844 3c04 	str.w	r3, [r4, #-4]
 8008580:	2501      	movs	r5, #1
 8008582:	3c04      	subs	r4, #4
 8008584:	6822      	ldr	r2, [r4, #0]
 8008586:	f000 000f 	and.w	r0, r0, #15
 800858a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800858e:	6020      	str	r0, [r4, #0]
 8008590:	e7b7      	b.n	8008502 <__hexnan+0x7a>
 8008592:	2508      	movs	r5, #8
 8008594:	e7b5      	b.n	8008502 <__hexnan+0x7a>
 8008596:	9b01      	ldr	r3, [sp, #4]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d0df      	beq.n	800855c <__hexnan+0xd4>
 800859c:	f1c3 0320 	rsb	r3, r3, #32
 80085a0:	f04f 32ff 	mov.w	r2, #4294967295
 80085a4:	40da      	lsrs	r2, r3
 80085a6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80085aa:	4013      	ands	r3, r2
 80085ac:	f846 3c04 	str.w	r3, [r6, #-4]
 80085b0:	e7d4      	b.n	800855c <__hexnan+0xd4>
 80085b2:	3f04      	subs	r7, #4
 80085b4:	e7d2      	b.n	800855c <__hexnan+0xd4>
 80085b6:	2004      	movs	r0, #4
 80085b8:	b007      	add	sp, #28
 80085ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080085be <__ascii_mbtowc>:
 80085be:	b082      	sub	sp, #8
 80085c0:	b901      	cbnz	r1, 80085c4 <__ascii_mbtowc+0x6>
 80085c2:	a901      	add	r1, sp, #4
 80085c4:	b142      	cbz	r2, 80085d8 <__ascii_mbtowc+0x1a>
 80085c6:	b14b      	cbz	r3, 80085dc <__ascii_mbtowc+0x1e>
 80085c8:	7813      	ldrb	r3, [r2, #0]
 80085ca:	600b      	str	r3, [r1, #0]
 80085cc:	7812      	ldrb	r2, [r2, #0]
 80085ce:	1e10      	subs	r0, r2, #0
 80085d0:	bf18      	it	ne
 80085d2:	2001      	movne	r0, #1
 80085d4:	b002      	add	sp, #8
 80085d6:	4770      	bx	lr
 80085d8:	4610      	mov	r0, r2
 80085da:	e7fb      	b.n	80085d4 <__ascii_mbtowc+0x16>
 80085dc:	f06f 0001 	mvn.w	r0, #1
 80085e0:	e7f8      	b.n	80085d4 <__ascii_mbtowc+0x16>

080085e2 <_realloc_r>:
 80085e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085e6:	4680      	mov	r8, r0
 80085e8:	4614      	mov	r4, r2
 80085ea:	460e      	mov	r6, r1
 80085ec:	b921      	cbnz	r1, 80085f8 <_realloc_r+0x16>
 80085ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085f2:	4611      	mov	r1, r2
 80085f4:	f7fd be2e 	b.w	8006254 <_malloc_r>
 80085f8:	b92a      	cbnz	r2, 8008606 <_realloc_r+0x24>
 80085fa:	f7fd fdb7 	bl	800616c <_free_r>
 80085fe:	4625      	mov	r5, r4
 8008600:	4628      	mov	r0, r5
 8008602:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008606:	f000 f842 	bl	800868e <_malloc_usable_size_r>
 800860a:	4284      	cmp	r4, r0
 800860c:	4607      	mov	r7, r0
 800860e:	d802      	bhi.n	8008616 <_realloc_r+0x34>
 8008610:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008614:	d812      	bhi.n	800863c <_realloc_r+0x5a>
 8008616:	4621      	mov	r1, r4
 8008618:	4640      	mov	r0, r8
 800861a:	f7fd fe1b 	bl	8006254 <_malloc_r>
 800861e:	4605      	mov	r5, r0
 8008620:	2800      	cmp	r0, #0
 8008622:	d0ed      	beq.n	8008600 <_realloc_r+0x1e>
 8008624:	42bc      	cmp	r4, r7
 8008626:	4622      	mov	r2, r4
 8008628:	4631      	mov	r1, r6
 800862a:	bf28      	it	cs
 800862c:	463a      	movcs	r2, r7
 800862e:	f7ff fc23 	bl	8007e78 <memcpy>
 8008632:	4631      	mov	r1, r6
 8008634:	4640      	mov	r0, r8
 8008636:	f7fd fd99 	bl	800616c <_free_r>
 800863a:	e7e1      	b.n	8008600 <_realloc_r+0x1e>
 800863c:	4635      	mov	r5, r6
 800863e:	e7df      	b.n	8008600 <_realloc_r+0x1e>

08008640 <__ascii_wctomb>:
 8008640:	b149      	cbz	r1, 8008656 <__ascii_wctomb+0x16>
 8008642:	2aff      	cmp	r2, #255	; 0xff
 8008644:	bf85      	ittet	hi
 8008646:	238a      	movhi	r3, #138	; 0x8a
 8008648:	6003      	strhi	r3, [r0, #0]
 800864a:	700a      	strbls	r2, [r1, #0]
 800864c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008650:	bf98      	it	ls
 8008652:	2001      	movls	r0, #1
 8008654:	4770      	bx	lr
 8008656:	4608      	mov	r0, r1
 8008658:	4770      	bx	lr
	...

0800865c <fiprintf>:
 800865c:	b40e      	push	{r1, r2, r3}
 800865e:	b503      	push	{r0, r1, lr}
 8008660:	4601      	mov	r1, r0
 8008662:	ab03      	add	r3, sp, #12
 8008664:	4805      	ldr	r0, [pc, #20]	; (800867c <fiprintf+0x20>)
 8008666:	f853 2b04 	ldr.w	r2, [r3], #4
 800866a:	6800      	ldr	r0, [r0, #0]
 800866c:	9301      	str	r3, [sp, #4]
 800866e:	f000 f83f 	bl	80086f0 <_vfiprintf_r>
 8008672:	b002      	add	sp, #8
 8008674:	f85d eb04 	ldr.w	lr, [sp], #4
 8008678:	b003      	add	sp, #12
 800867a:	4770      	bx	lr
 800867c:	20000084 	.word	0x20000084

08008680 <abort>:
 8008680:	b508      	push	{r3, lr}
 8008682:	2006      	movs	r0, #6
 8008684:	f000 fa0c 	bl	8008aa0 <raise>
 8008688:	2001      	movs	r0, #1
 800868a:	f7f9 ff29 	bl	80024e0 <_exit>

0800868e <_malloc_usable_size_r>:
 800868e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008692:	1f18      	subs	r0, r3, #4
 8008694:	2b00      	cmp	r3, #0
 8008696:	bfbc      	itt	lt
 8008698:	580b      	ldrlt	r3, [r1, r0]
 800869a:	18c0      	addlt	r0, r0, r3
 800869c:	4770      	bx	lr

0800869e <__sfputc_r>:
 800869e:	6893      	ldr	r3, [r2, #8]
 80086a0:	3b01      	subs	r3, #1
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	b410      	push	{r4}
 80086a6:	6093      	str	r3, [r2, #8]
 80086a8:	da08      	bge.n	80086bc <__sfputc_r+0x1e>
 80086aa:	6994      	ldr	r4, [r2, #24]
 80086ac:	42a3      	cmp	r3, r4
 80086ae:	db01      	blt.n	80086b4 <__sfputc_r+0x16>
 80086b0:	290a      	cmp	r1, #10
 80086b2:	d103      	bne.n	80086bc <__sfputc_r+0x1e>
 80086b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086b8:	f000 b934 	b.w	8008924 <__swbuf_r>
 80086bc:	6813      	ldr	r3, [r2, #0]
 80086be:	1c58      	adds	r0, r3, #1
 80086c0:	6010      	str	r0, [r2, #0]
 80086c2:	7019      	strb	r1, [r3, #0]
 80086c4:	4608      	mov	r0, r1
 80086c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086ca:	4770      	bx	lr

080086cc <__sfputs_r>:
 80086cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086ce:	4606      	mov	r6, r0
 80086d0:	460f      	mov	r7, r1
 80086d2:	4614      	mov	r4, r2
 80086d4:	18d5      	adds	r5, r2, r3
 80086d6:	42ac      	cmp	r4, r5
 80086d8:	d101      	bne.n	80086de <__sfputs_r+0x12>
 80086da:	2000      	movs	r0, #0
 80086dc:	e007      	b.n	80086ee <__sfputs_r+0x22>
 80086de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086e2:	463a      	mov	r2, r7
 80086e4:	4630      	mov	r0, r6
 80086e6:	f7ff ffda 	bl	800869e <__sfputc_r>
 80086ea:	1c43      	adds	r3, r0, #1
 80086ec:	d1f3      	bne.n	80086d6 <__sfputs_r+0xa>
 80086ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080086f0 <_vfiprintf_r>:
 80086f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086f4:	460d      	mov	r5, r1
 80086f6:	b09d      	sub	sp, #116	; 0x74
 80086f8:	4614      	mov	r4, r2
 80086fa:	4698      	mov	r8, r3
 80086fc:	4606      	mov	r6, r0
 80086fe:	b118      	cbz	r0, 8008708 <_vfiprintf_r+0x18>
 8008700:	6a03      	ldr	r3, [r0, #32]
 8008702:	b90b      	cbnz	r3, 8008708 <_vfiprintf_r+0x18>
 8008704:	f7fc fd98 	bl	8005238 <__sinit>
 8008708:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800870a:	07d9      	lsls	r1, r3, #31
 800870c:	d405      	bmi.n	800871a <_vfiprintf_r+0x2a>
 800870e:	89ab      	ldrh	r3, [r5, #12]
 8008710:	059a      	lsls	r2, r3, #22
 8008712:	d402      	bmi.n	800871a <_vfiprintf_r+0x2a>
 8008714:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008716:	f7fc fea5 	bl	8005464 <__retarget_lock_acquire_recursive>
 800871a:	89ab      	ldrh	r3, [r5, #12]
 800871c:	071b      	lsls	r3, r3, #28
 800871e:	d501      	bpl.n	8008724 <_vfiprintf_r+0x34>
 8008720:	692b      	ldr	r3, [r5, #16]
 8008722:	b99b      	cbnz	r3, 800874c <_vfiprintf_r+0x5c>
 8008724:	4629      	mov	r1, r5
 8008726:	4630      	mov	r0, r6
 8008728:	f000 f93a 	bl	80089a0 <__swsetup_r>
 800872c:	b170      	cbz	r0, 800874c <_vfiprintf_r+0x5c>
 800872e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008730:	07dc      	lsls	r4, r3, #31
 8008732:	d504      	bpl.n	800873e <_vfiprintf_r+0x4e>
 8008734:	f04f 30ff 	mov.w	r0, #4294967295
 8008738:	b01d      	add	sp, #116	; 0x74
 800873a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800873e:	89ab      	ldrh	r3, [r5, #12]
 8008740:	0598      	lsls	r0, r3, #22
 8008742:	d4f7      	bmi.n	8008734 <_vfiprintf_r+0x44>
 8008744:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008746:	f7fc fe8e 	bl	8005466 <__retarget_lock_release_recursive>
 800874a:	e7f3      	b.n	8008734 <_vfiprintf_r+0x44>
 800874c:	2300      	movs	r3, #0
 800874e:	9309      	str	r3, [sp, #36]	; 0x24
 8008750:	2320      	movs	r3, #32
 8008752:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008756:	f8cd 800c 	str.w	r8, [sp, #12]
 800875a:	2330      	movs	r3, #48	; 0x30
 800875c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008910 <_vfiprintf_r+0x220>
 8008760:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008764:	f04f 0901 	mov.w	r9, #1
 8008768:	4623      	mov	r3, r4
 800876a:	469a      	mov	sl, r3
 800876c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008770:	b10a      	cbz	r2, 8008776 <_vfiprintf_r+0x86>
 8008772:	2a25      	cmp	r2, #37	; 0x25
 8008774:	d1f9      	bne.n	800876a <_vfiprintf_r+0x7a>
 8008776:	ebba 0b04 	subs.w	fp, sl, r4
 800877a:	d00b      	beq.n	8008794 <_vfiprintf_r+0xa4>
 800877c:	465b      	mov	r3, fp
 800877e:	4622      	mov	r2, r4
 8008780:	4629      	mov	r1, r5
 8008782:	4630      	mov	r0, r6
 8008784:	f7ff ffa2 	bl	80086cc <__sfputs_r>
 8008788:	3001      	adds	r0, #1
 800878a:	f000 80a9 	beq.w	80088e0 <_vfiprintf_r+0x1f0>
 800878e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008790:	445a      	add	r2, fp
 8008792:	9209      	str	r2, [sp, #36]	; 0x24
 8008794:	f89a 3000 	ldrb.w	r3, [sl]
 8008798:	2b00      	cmp	r3, #0
 800879a:	f000 80a1 	beq.w	80088e0 <_vfiprintf_r+0x1f0>
 800879e:	2300      	movs	r3, #0
 80087a0:	f04f 32ff 	mov.w	r2, #4294967295
 80087a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087a8:	f10a 0a01 	add.w	sl, sl, #1
 80087ac:	9304      	str	r3, [sp, #16]
 80087ae:	9307      	str	r3, [sp, #28]
 80087b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80087b4:	931a      	str	r3, [sp, #104]	; 0x68
 80087b6:	4654      	mov	r4, sl
 80087b8:	2205      	movs	r2, #5
 80087ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087be:	4854      	ldr	r0, [pc, #336]	; (8008910 <_vfiprintf_r+0x220>)
 80087c0:	f7f7 fd0e 	bl	80001e0 <memchr>
 80087c4:	9a04      	ldr	r2, [sp, #16]
 80087c6:	b9d8      	cbnz	r0, 8008800 <_vfiprintf_r+0x110>
 80087c8:	06d1      	lsls	r1, r2, #27
 80087ca:	bf44      	itt	mi
 80087cc:	2320      	movmi	r3, #32
 80087ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80087d2:	0713      	lsls	r3, r2, #28
 80087d4:	bf44      	itt	mi
 80087d6:	232b      	movmi	r3, #43	; 0x2b
 80087d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80087dc:	f89a 3000 	ldrb.w	r3, [sl]
 80087e0:	2b2a      	cmp	r3, #42	; 0x2a
 80087e2:	d015      	beq.n	8008810 <_vfiprintf_r+0x120>
 80087e4:	9a07      	ldr	r2, [sp, #28]
 80087e6:	4654      	mov	r4, sl
 80087e8:	2000      	movs	r0, #0
 80087ea:	f04f 0c0a 	mov.w	ip, #10
 80087ee:	4621      	mov	r1, r4
 80087f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087f4:	3b30      	subs	r3, #48	; 0x30
 80087f6:	2b09      	cmp	r3, #9
 80087f8:	d94d      	bls.n	8008896 <_vfiprintf_r+0x1a6>
 80087fa:	b1b0      	cbz	r0, 800882a <_vfiprintf_r+0x13a>
 80087fc:	9207      	str	r2, [sp, #28]
 80087fe:	e014      	b.n	800882a <_vfiprintf_r+0x13a>
 8008800:	eba0 0308 	sub.w	r3, r0, r8
 8008804:	fa09 f303 	lsl.w	r3, r9, r3
 8008808:	4313      	orrs	r3, r2
 800880a:	9304      	str	r3, [sp, #16]
 800880c:	46a2      	mov	sl, r4
 800880e:	e7d2      	b.n	80087b6 <_vfiprintf_r+0xc6>
 8008810:	9b03      	ldr	r3, [sp, #12]
 8008812:	1d19      	adds	r1, r3, #4
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	9103      	str	r1, [sp, #12]
 8008818:	2b00      	cmp	r3, #0
 800881a:	bfbb      	ittet	lt
 800881c:	425b      	neglt	r3, r3
 800881e:	f042 0202 	orrlt.w	r2, r2, #2
 8008822:	9307      	strge	r3, [sp, #28]
 8008824:	9307      	strlt	r3, [sp, #28]
 8008826:	bfb8      	it	lt
 8008828:	9204      	strlt	r2, [sp, #16]
 800882a:	7823      	ldrb	r3, [r4, #0]
 800882c:	2b2e      	cmp	r3, #46	; 0x2e
 800882e:	d10c      	bne.n	800884a <_vfiprintf_r+0x15a>
 8008830:	7863      	ldrb	r3, [r4, #1]
 8008832:	2b2a      	cmp	r3, #42	; 0x2a
 8008834:	d134      	bne.n	80088a0 <_vfiprintf_r+0x1b0>
 8008836:	9b03      	ldr	r3, [sp, #12]
 8008838:	1d1a      	adds	r2, r3, #4
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	9203      	str	r2, [sp, #12]
 800883e:	2b00      	cmp	r3, #0
 8008840:	bfb8      	it	lt
 8008842:	f04f 33ff 	movlt.w	r3, #4294967295
 8008846:	3402      	adds	r4, #2
 8008848:	9305      	str	r3, [sp, #20]
 800884a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008920 <_vfiprintf_r+0x230>
 800884e:	7821      	ldrb	r1, [r4, #0]
 8008850:	2203      	movs	r2, #3
 8008852:	4650      	mov	r0, sl
 8008854:	f7f7 fcc4 	bl	80001e0 <memchr>
 8008858:	b138      	cbz	r0, 800886a <_vfiprintf_r+0x17a>
 800885a:	9b04      	ldr	r3, [sp, #16]
 800885c:	eba0 000a 	sub.w	r0, r0, sl
 8008860:	2240      	movs	r2, #64	; 0x40
 8008862:	4082      	lsls	r2, r0
 8008864:	4313      	orrs	r3, r2
 8008866:	3401      	adds	r4, #1
 8008868:	9304      	str	r3, [sp, #16]
 800886a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800886e:	4829      	ldr	r0, [pc, #164]	; (8008914 <_vfiprintf_r+0x224>)
 8008870:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008874:	2206      	movs	r2, #6
 8008876:	f7f7 fcb3 	bl	80001e0 <memchr>
 800887a:	2800      	cmp	r0, #0
 800887c:	d03f      	beq.n	80088fe <_vfiprintf_r+0x20e>
 800887e:	4b26      	ldr	r3, [pc, #152]	; (8008918 <_vfiprintf_r+0x228>)
 8008880:	bb1b      	cbnz	r3, 80088ca <_vfiprintf_r+0x1da>
 8008882:	9b03      	ldr	r3, [sp, #12]
 8008884:	3307      	adds	r3, #7
 8008886:	f023 0307 	bic.w	r3, r3, #7
 800888a:	3308      	adds	r3, #8
 800888c:	9303      	str	r3, [sp, #12]
 800888e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008890:	443b      	add	r3, r7
 8008892:	9309      	str	r3, [sp, #36]	; 0x24
 8008894:	e768      	b.n	8008768 <_vfiprintf_r+0x78>
 8008896:	fb0c 3202 	mla	r2, ip, r2, r3
 800889a:	460c      	mov	r4, r1
 800889c:	2001      	movs	r0, #1
 800889e:	e7a6      	b.n	80087ee <_vfiprintf_r+0xfe>
 80088a0:	2300      	movs	r3, #0
 80088a2:	3401      	adds	r4, #1
 80088a4:	9305      	str	r3, [sp, #20]
 80088a6:	4619      	mov	r1, r3
 80088a8:	f04f 0c0a 	mov.w	ip, #10
 80088ac:	4620      	mov	r0, r4
 80088ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088b2:	3a30      	subs	r2, #48	; 0x30
 80088b4:	2a09      	cmp	r2, #9
 80088b6:	d903      	bls.n	80088c0 <_vfiprintf_r+0x1d0>
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d0c6      	beq.n	800884a <_vfiprintf_r+0x15a>
 80088bc:	9105      	str	r1, [sp, #20]
 80088be:	e7c4      	b.n	800884a <_vfiprintf_r+0x15a>
 80088c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80088c4:	4604      	mov	r4, r0
 80088c6:	2301      	movs	r3, #1
 80088c8:	e7f0      	b.n	80088ac <_vfiprintf_r+0x1bc>
 80088ca:	ab03      	add	r3, sp, #12
 80088cc:	9300      	str	r3, [sp, #0]
 80088ce:	462a      	mov	r2, r5
 80088d0:	4b12      	ldr	r3, [pc, #72]	; (800891c <_vfiprintf_r+0x22c>)
 80088d2:	a904      	add	r1, sp, #16
 80088d4:	4630      	mov	r0, r6
 80088d6:	f7fb fe5f 	bl	8004598 <_printf_float>
 80088da:	4607      	mov	r7, r0
 80088dc:	1c78      	adds	r0, r7, #1
 80088de:	d1d6      	bne.n	800888e <_vfiprintf_r+0x19e>
 80088e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80088e2:	07d9      	lsls	r1, r3, #31
 80088e4:	d405      	bmi.n	80088f2 <_vfiprintf_r+0x202>
 80088e6:	89ab      	ldrh	r3, [r5, #12]
 80088e8:	059a      	lsls	r2, r3, #22
 80088ea:	d402      	bmi.n	80088f2 <_vfiprintf_r+0x202>
 80088ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80088ee:	f7fc fdba 	bl	8005466 <__retarget_lock_release_recursive>
 80088f2:	89ab      	ldrh	r3, [r5, #12]
 80088f4:	065b      	lsls	r3, r3, #25
 80088f6:	f53f af1d 	bmi.w	8008734 <_vfiprintf_r+0x44>
 80088fa:	9809      	ldr	r0, [sp, #36]	; 0x24
 80088fc:	e71c      	b.n	8008738 <_vfiprintf_r+0x48>
 80088fe:	ab03      	add	r3, sp, #12
 8008900:	9300      	str	r3, [sp, #0]
 8008902:	462a      	mov	r2, r5
 8008904:	4b05      	ldr	r3, [pc, #20]	; (800891c <_vfiprintf_r+0x22c>)
 8008906:	a904      	add	r1, sp, #16
 8008908:	4630      	mov	r0, r6
 800890a:	f7fc f8e9 	bl	8004ae0 <_printf_i>
 800890e:	e7e4      	b.n	80088da <_vfiprintf_r+0x1ea>
 8008910:	08009049 	.word	0x08009049
 8008914:	08009053 	.word	0x08009053
 8008918:	08004599 	.word	0x08004599
 800891c:	080086cd 	.word	0x080086cd
 8008920:	0800904f 	.word	0x0800904f

08008924 <__swbuf_r>:
 8008924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008926:	460e      	mov	r6, r1
 8008928:	4614      	mov	r4, r2
 800892a:	4605      	mov	r5, r0
 800892c:	b118      	cbz	r0, 8008936 <__swbuf_r+0x12>
 800892e:	6a03      	ldr	r3, [r0, #32]
 8008930:	b90b      	cbnz	r3, 8008936 <__swbuf_r+0x12>
 8008932:	f7fc fc81 	bl	8005238 <__sinit>
 8008936:	69a3      	ldr	r3, [r4, #24]
 8008938:	60a3      	str	r3, [r4, #8]
 800893a:	89a3      	ldrh	r3, [r4, #12]
 800893c:	071a      	lsls	r2, r3, #28
 800893e:	d525      	bpl.n	800898c <__swbuf_r+0x68>
 8008940:	6923      	ldr	r3, [r4, #16]
 8008942:	b31b      	cbz	r3, 800898c <__swbuf_r+0x68>
 8008944:	6823      	ldr	r3, [r4, #0]
 8008946:	6922      	ldr	r2, [r4, #16]
 8008948:	1a98      	subs	r0, r3, r2
 800894a:	6963      	ldr	r3, [r4, #20]
 800894c:	b2f6      	uxtb	r6, r6
 800894e:	4283      	cmp	r3, r0
 8008950:	4637      	mov	r7, r6
 8008952:	dc04      	bgt.n	800895e <__swbuf_r+0x3a>
 8008954:	4621      	mov	r1, r4
 8008956:	4628      	mov	r0, r5
 8008958:	f7ff fa2a 	bl	8007db0 <_fflush_r>
 800895c:	b9e0      	cbnz	r0, 8008998 <__swbuf_r+0x74>
 800895e:	68a3      	ldr	r3, [r4, #8]
 8008960:	3b01      	subs	r3, #1
 8008962:	60a3      	str	r3, [r4, #8]
 8008964:	6823      	ldr	r3, [r4, #0]
 8008966:	1c5a      	adds	r2, r3, #1
 8008968:	6022      	str	r2, [r4, #0]
 800896a:	701e      	strb	r6, [r3, #0]
 800896c:	6962      	ldr	r2, [r4, #20]
 800896e:	1c43      	adds	r3, r0, #1
 8008970:	429a      	cmp	r2, r3
 8008972:	d004      	beq.n	800897e <__swbuf_r+0x5a>
 8008974:	89a3      	ldrh	r3, [r4, #12]
 8008976:	07db      	lsls	r3, r3, #31
 8008978:	d506      	bpl.n	8008988 <__swbuf_r+0x64>
 800897a:	2e0a      	cmp	r6, #10
 800897c:	d104      	bne.n	8008988 <__swbuf_r+0x64>
 800897e:	4621      	mov	r1, r4
 8008980:	4628      	mov	r0, r5
 8008982:	f7ff fa15 	bl	8007db0 <_fflush_r>
 8008986:	b938      	cbnz	r0, 8008998 <__swbuf_r+0x74>
 8008988:	4638      	mov	r0, r7
 800898a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800898c:	4621      	mov	r1, r4
 800898e:	4628      	mov	r0, r5
 8008990:	f000 f806 	bl	80089a0 <__swsetup_r>
 8008994:	2800      	cmp	r0, #0
 8008996:	d0d5      	beq.n	8008944 <__swbuf_r+0x20>
 8008998:	f04f 37ff 	mov.w	r7, #4294967295
 800899c:	e7f4      	b.n	8008988 <__swbuf_r+0x64>
	...

080089a0 <__swsetup_r>:
 80089a0:	b538      	push	{r3, r4, r5, lr}
 80089a2:	4b2a      	ldr	r3, [pc, #168]	; (8008a4c <__swsetup_r+0xac>)
 80089a4:	4605      	mov	r5, r0
 80089a6:	6818      	ldr	r0, [r3, #0]
 80089a8:	460c      	mov	r4, r1
 80089aa:	b118      	cbz	r0, 80089b4 <__swsetup_r+0x14>
 80089ac:	6a03      	ldr	r3, [r0, #32]
 80089ae:	b90b      	cbnz	r3, 80089b4 <__swsetup_r+0x14>
 80089b0:	f7fc fc42 	bl	8005238 <__sinit>
 80089b4:	89a3      	ldrh	r3, [r4, #12]
 80089b6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80089ba:	0718      	lsls	r0, r3, #28
 80089bc:	d422      	bmi.n	8008a04 <__swsetup_r+0x64>
 80089be:	06d9      	lsls	r1, r3, #27
 80089c0:	d407      	bmi.n	80089d2 <__swsetup_r+0x32>
 80089c2:	2309      	movs	r3, #9
 80089c4:	602b      	str	r3, [r5, #0]
 80089c6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80089ca:	81a3      	strh	r3, [r4, #12]
 80089cc:	f04f 30ff 	mov.w	r0, #4294967295
 80089d0:	e034      	b.n	8008a3c <__swsetup_r+0x9c>
 80089d2:	0758      	lsls	r0, r3, #29
 80089d4:	d512      	bpl.n	80089fc <__swsetup_r+0x5c>
 80089d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089d8:	b141      	cbz	r1, 80089ec <__swsetup_r+0x4c>
 80089da:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80089de:	4299      	cmp	r1, r3
 80089e0:	d002      	beq.n	80089e8 <__swsetup_r+0x48>
 80089e2:	4628      	mov	r0, r5
 80089e4:	f7fd fbc2 	bl	800616c <_free_r>
 80089e8:	2300      	movs	r3, #0
 80089ea:	6363      	str	r3, [r4, #52]	; 0x34
 80089ec:	89a3      	ldrh	r3, [r4, #12]
 80089ee:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80089f2:	81a3      	strh	r3, [r4, #12]
 80089f4:	2300      	movs	r3, #0
 80089f6:	6063      	str	r3, [r4, #4]
 80089f8:	6923      	ldr	r3, [r4, #16]
 80089fa:	6023      	str	r3, [r4, #0]
 80089fc:	89a3      	ldrh	r3, [r4, #12]
 80089fe:	f043 0308 	orr.w	r3, r3, #8
 8008a02:	81a3      	strh	r3, [r4, #12]
 8008a04:	6923      	ldr	r3, [r4, #16]
 8008a06:	b94b      	cbnz	r3, 8008a1c <__swsetup_r+0x7c>
 8008a08:	89a3      	ldrh	r3, [r4, #12]
 8008a0a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008a0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a12:	d003      	beq.n	8008a1c <__swsetup_r+0x7c>
 8008a14:	4621      	mov	r1, r4
 8008a16:	4628      	mov	r0, r5
 8008a18:	f000 f884 	bl	8008b24 <__smakebuf_r>
 8008a1c:	89a0      	ldrh	r0, [r4, #12]
 8008a1e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a22:	f010 0301 	ands.w	r3, r0, #1
 8008a26:	d00a      	beq.n	8008a3e <__swsetup_r+0x9e>
 8008a28:	2300      	movs	r3, #0
 8008a2a:	60a3      	str	r3, [r4, #8]
 8008a2c:	6963      	ldr	r3, [r4, #20]
 8008a2e:	425b      	negs	r3, r3
 8008a30:	61a3      	str	r3, [r4, #24]
 8008a32:	6923      	ldr	r3, [r4, #16]
 8008a34:	b943      	cbnz	r3, 8008a48 <__swsetup_r+0xa8>
 8008a36:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008a3a:	d1c4      	bne.n	80089c6 <__swsetup_r+0x26>
 8008a3c:	bd38      	pop	{r3, r4, r5, pc}
 8008a3e:	0781      	lsls	r1, r0, #30
 8008a40:	bf58      	it	pl
 8008a42:	6963      	ldrpl	r3, [r4, #20]
 8008a44:	60a3      	str	r3, [r4, #8]
 8008a46:	e7f4      	b.n	8008a32 <__swsetup_r+0x92>
 8008a48:	2000      	movs	r0, #0
 8008a4a:	e7f7      	b.n	8008a3c <__swsetup_r+0x9c>
 8008a4c:	20000084 	.word	0x20000084

08008a50 <_raise_r>:
 8008a50:	291f      	cmp	r1, #31
 8008a52:	b538      	push	{r3, r4, r5, lr}
 8008a54:	4604      	mov	r4, r0
 8008a56:	460d      	mov	r5, r1
 8008a58:	d904      	bls.n	8008a64 <_raise_r+0x14>
 8008a5a:	2316      	movs	r3, #22
 8008a5c:	6003      	str	r3, [r0, #0]
 8008a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8008a62:	bd38      	pop	{r3, r4, r5, pc}
 8008a64:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008a66:	b112      	cbz	r2, 8008a6e <_raise_r+0x1e>
 8008a68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008a6c:	b94b      	cbnz	r3, 8008a82 <_raise_r+0x32>
 8008a6e:	4620      	mov	r0, r4
 8008a70:	f000 f830 	bl	8008ad4 <_getpid_r>
 8008a74:	462a      	mov	r2, r5
 8008a76:	4601      	mov	r1, r0
 8008a78:	4620      	mov	r0, r4
 8008a7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a7e:	f000 b817 	b.w	8008ab0 <_kill_r>
 8008a82:	2b01      	cmp	r3, #1
 8008a84:	d00a      	beq.n	8008a9c <_raise_r+0x4c>
 8008a86:	1c59      	adds	r1, r3, #1
 8008a88:	d103      	bne.n	8008a92 <_raise_r+0x42>
 8008a8a:	2316      	movs	r3, #22
 8008a8c:	6003      	str	r3, [r0, #0]
 8008a8e:	2001      	movs	r0, #1
 8008a90:	e7e7      	b.n	8008a62 <_raise_r+0x12>
 8008a92:	2400      	movs	r4, #0
 8008a94:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008a98:	4628      	mov	r0, r5
 8008a9a:	4798      	blx	r3
 8008a9c:	2000      	movs	r0, #0
 8008a9e:	e7e0      	b.n	8008a62 <_raise_r+0x12>

08008aa0 <raise>:
 8008aa0:	4b02      	ldr	r3, [pc, #8]	; (8008aac <raise+0xc>)
 8008aa2:	4601      	mov	r1, r0
 8008aa4:	6818      	ldr	r0, [r3, #0]
 8008aa6:	f7ff bfd3 	b.w	8008a50 <_raise_r>
 8008aaa:	bf00      	nop
 8008aac:	20000084 	.word	0x20000084

08008ab0 <_kill_r>:
 8008ab0:	b538      	push	{r3, r4, r5, lr}
 8008ab2:	4d07      	ldr	r5, [pc, #28]	; (8008ad0 <_kill_r+0x20>)
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	4604      	mov	r4, r0
 8008ab8:	4608      	mov	r0, r1
 8008aba:	4611      	mov	r1, r2
 8008abc:	602b      	str	r3, [r5, #0]
 8008abe:	f7f9 fcff 	bl	80024c0 <_kill>
 8008ac2:	1c43      	adds	r3, r0, #1
 8008ac4:	d102      	bne.n	8008acc <_kill_r+0x1c>
 8008ac6:	682b      	ldr	r3, [r5, #0]
 8008ac8:	b103      	cbz	r3, 8008acc <_kill_r+0x1c>
 8008aca:	6023      	str	r3, [r4, #0]
 8008acc:	bd38      	pop	{r3, r4, r5, pc}
 8008ace:	bf00      	nop
 8008ad0:	20000414 	.word	0x20000414

08008ad4 <_getpid_r>:
 8008ad4:	f7f9 bcec 	b.w	80024b0 <_getpid>

08008ad8 <__swhatbuf_r>:
 8008ad8:	b570      	push	{r4, r5, r6, lr}
 8008ada:	460c      	mov	r4, r1
 8008adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ae0:	2900      	cmp	r1, #0
 8008ae2:	b096      	sub	sp, #88	; 0x58
 8008ae4:	4615      	mov	r5, r2
 8008ae6:	461e      	mov	r6, r3
 8008ae8:	da0d      	bge.n	8008b06 <__swhatbuf_r+0x2e>
 8008aea:	89a3      	ldrh	r3, [r4, #12]
 8008aec:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008af0:	f04f 0100 	mov.w	r1, #0
 8008af4:	bf0c      	ite	eq
 8008af6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008afa:	2340      	movne	r3, #64	; 0x40
 8008afc:	2000      	movs	r0, #0
 8008afe:	6031      	str	r1, [r6, #0]
 8008b00:	602b      	str	r3, [r5, #0]
 8008b02:	b016      	add	sp, #88	; 0x58
 8008b04:	bd70      	pop	{r4, r5, r6, pc}
 8008b06:	466a      	mov	r2, sp
 8008b08:	f000 f848 	bl	8008b9c <_fstat_r>
 8008b0c:	2800      	cmp	r0, #0
 8008b0e:	dbec      	blt.n	8008aea <__swhatbuf_r+0x12>
 8008b10:	9901      	ldr	r1, [sp, #4]
 8008b12:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008b16:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008b1a:	4259      	negs	r1, r3
 8008b1c:	4159      	adcs	r1, r3
 8008b1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b22:	e7eb      	b.n	8008afc <__swhatbuf_r+0x24>

08008b24 <__smakebuf_r>:
 8008b24:	898b      	ldrh	r3, [r1, #12]
 8008b26:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008b28:	079d      	lsls	r5, r3, #30
 8008b2a:	4606      	mov	r6, r0
 8008b2c:	460c      	mov	r4, r1
 8008b2e:	d507      	bpl.n	8008b40 <__smakebuf_r+0x1c>
 8008b30:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008b34:	6023      	str	r3, [r4, #0]
 8008b36:	6123      	str	r3, [r4, #16]
 8008b38:	2301      	movs	r3, #1
 8008b3a:	6163      	str	r3, [r4, #20]
 8008b3c:	b002      	add	sp, #8
 8008b3e:	bd70      	pop	{r4, r5, r6, pc}
 8008b40:	ab01      	add	r3, sp, #4
 8008b42:	466a      	mov	r2, sp
 8008b44:	f7ff ffc8 	bl	8008ad8 <__swhatbuf_r>
 8008b48:	9900      	ldr	r1, [sp, #0]
 8008b4a:	4605      	mov	r5, r0
 8008b4c:	4630      	mov	r0, r6
 8008b4e:	f7fd fb81 	bl	8006254 <_malloc_r>
 8008b52:	b948      	cbnz	r0, 8008b68 <__smakebuf_r+0x44>
 8008b54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b58:	059a      	lsls	r2, r3, #22
 8008b5a:	d4ef      	bmi.n	8008b3c <__smakebuf_r+0x18>
 8008b5c:	f023 0303 	bic.w	r3, r3, #3
 8008b60:	f043 0302 	orr.w	r3, r3, #2
 8008b64:	81a3      	strh	r3, [r4, #12]
 8008b66:	e7e3      	b.n	8008b30 <__smakebuf_r+0xc>
 8008b68:	89a3      	ldrh	r3, [r4, #12]
 8008b6a:	6020      	str	r0, [r4, #0]
 8008b6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b70:	81a3      	strh	r3, [r4, #12]
 8008b72:	9b00      	ldr	r3, [sp, #0]
 8008b74:	6163      	str	r3, [r4, #20]
 8008b76:	9b01      	ldr	r3, [sp, #4]
 8008b78:	6120      	str	r0, [r4, #16]
 8008b7a:	b15b      	cbz	r3, 8008b94 <__smakebuf_r+0x70>
 8008b7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b80:	4630      	mov	r0, r6
 8008b82:	f000 f81d 	bl	8008bc0 <_isatty_r>
 8008b86:	b128      	cbz	r0, 8008b94 <__smakebuf_r+0x70>
 8008b88:	89a3      	ldrh	r3, [r4, #12]
 8008b8a:	f023 0303 	bic.w	r3, r3, #3
 8008b8e:	f043 0301 	orr.w	r3, r3, #1
 8008b92:	81a3      	strh	r3, [r4, #12]
 8008b94:	89a3      	ldrh	r3, [r4, #12]
 8008b96:	431d      	orrs	r5, r3
 8008b98:	81a5      	strh	r5, [r4, #12]
 8008b9a:	e7cf      	b.n	8008b3c <__smakebuf_r+0x18>

08008b9c <_fstat_r>:
 8008b9c:	b538      	push	{r3, r4, r5, lr}
 8008b9e:	4d07      	ldr	r5, [pc, #28]	; (8008bbc <_fstat_r+0x20>)
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	4604      	mov	r4, r0
 8008ba4:	4608      	mov	r0, r1
 8008ba6:	4611      	mov	r1, r2
 8008ba8:	602b      	str	r3, [r5, #0]
 8008baa:	f7f9 fce8 	bl	800257e <_fstat>
 8008bae:	1c43      	adds	r3, r0, #1
 8008bb0:	d102      	bne.n	8008bb8 <_fstat_r+0x1c>
 8008bb2:	682b      	ldr	r3, [r5, #0]
 8008bb4:	b103      	cbz	r3, 8008bb8 <_fstat_r+0x1c>
 8008bb6:	6023      	str	r3, [r4, #0]
 8008bb8:	bd38      	pop	{r3, r4, r5, pc}
 8008bba:	bf00      	nop
 8008bbc:	20000414 	.word	0x20000414

08008bc0 <_isatty_r>:
 8008bc0:	b538      	push	{r3, r4, r5, lr}
 8008bc2:	4d06      	ldr	r5, [pc, #24]	; (8008bdc <_isatty_r+0x1c>)
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	4604      	mov	r4, r0
 8008bc8:	4608      	mov	r0, r1
 8008bca:	602b      	str	r3, [r5, #0]
 8008bcc:	f7f9 fce7 	bl	800259e <_isatty>
 8008bd0:	1c43      	adds	r3, r0, #1
 8008bd2:	d102      	bne.n	8008bda <_isatty_r+0x1a>
 8008bd4:	682b      	ldr	r3, [r5, #0]
 8008bd6:	b103      	cbz	r3, 8008bda <_isatty_r+0x1a>
 8008bd8:	6023      	str	r3, [r4, #0]
 8008bda:	bd38      	pop	{r3, r4, r5, pc}
 8008bdc:	20000414 	.word	0x20000414

08008be0 <_init>:
 8008be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008be2:	bf00      	nop
 8008be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008be6:	bc08      	pop	{r3}
 8008be8:	469e      	mov	lr, r3
 8008bea:	4770      	bx	lr

08008bec <_fini>:
 8008bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bee:	bf00      	nop
 8008bf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bf2:	bc08      	pop	{r3}
 8008bf4:	469e      	mov	lr, r3
 8008bf6:	4770      	bx	lr
