{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456504664168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456504664170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 16:37:43 2016 " "Processing started: Fri Feb 26 16:37:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456504664170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456504664170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456504664170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1456504664412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ten_counter/ten_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /git/ten_counter/ten_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ten_counter " "Found entity 1: ten_counter" {  } { { "../ten_counter/ten_counter.bdf" "" { Schematic "C:/Git/ten_counter/ten_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456504664447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456504664447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/one_hertz_clock/one_hertz_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /git/one_hertz_clock/one_hertz_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 one_hertz_clock " "Found entity 1: one_hertz_clock" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456504664449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456504664449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/bcd_to_display/bcd_to_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /git/bcd_to_display/bcd_to_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_display " "Found entity 1: bcd_to_display" {  } { { "../bcd_to_display/bcd_to_display.bdf" "" { Schematic "C:/Git/bcd_to_display/bcd_to_display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456504664450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456504664450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/adder/full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /git/adder/full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../adder/full_adder.bdf" "" { Schematic "C:/Git/adder/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456504664451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456504664451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.bdf" "" { Schematic "C:/Git/stopwatch/stopwatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456504664453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456504664453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1456504664472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_display bcd_to_display:inst " "Elaborating entity \"bcd_to_display\" for hierarchy \"bcd_to_display:inst\"" {  } { { "stopwatch.bdf" "inst" { Schematic "C:/Git/stopwatch/stopwatch.bdf" { { 176 856 1040 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ten_counter ten_counter:inst1 " "Elaborating entity \"ten_counter\" for hierarchy \"ten_counter:inst1\"" {  } { { "stopwatch.bdf" "inst1" { Schematic "C:/Git/stopwatch/stopwatch.bdf" { { 176 640 776 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_hertz_clock one_hertz_clock:inst9 " "Elaborating entity \"one_hertz_clock\" for hierarchy \"one_hertz_clock:inst9\"" {  } { { "stopwatch.bdf" "inst9" { Schematic "C:/Git/stopwatch/stopwatch.bdf" { { 352 368 464 448 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664484 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "N\[14..5\] " "Not all bits in bus \"N\[14..5\]\" are used" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 464 312 341 480 "N\[5\]" "" } { 480 312 336 496 "N\[6\]" "" } { 496 312 336 512 "N\[7\]" "" } { 472 496 521 488 "N\[9\]" "" } { 488 496 526 504 "N\[10\]" "" } { 504 496 526 520 "N\[11\]" "" } { 520 496 526 536 "N\[12\]" "" } { 552 496 523 568 "N\[14\]" "" } { 1288 968 997 1304 "N\[5\]" "" } { 1408 968 997 1424 "N\[6\]" "" } { 1528 968 997 1544 "N\[7\]" "" } { 1768 968 997 1784 "N\[9\]" "" } { 1888 968 1003 1904 "N\[10\]" "" } { 2008 968 1003 2024 "N\[11\]" "" } { 2128 968 1003 2144 "N\[12\]" "" } { 2368 968 1003 2384 "N\[14\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1456504664485 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "N " "Converted elements in bus name \"N\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[5\] N5 " "Converted element name(s) from \"N\[5\]\" to \"N5\"" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 464 312 341 480 "N\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664485 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[6\] N6 " "Converted element name(s) from \"N\[6\]\" to \"N6\"" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 480 312 336 496 "N\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664485 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[7\] N7 " "Converted element name(s) from \"N\[7\]\" to \"N7\"" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 496 312 336 512 "N\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664485 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[9\] N9 " "Converted element name(s) from \"N\[9\]\" to \"N9\"" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 472 496 521 488 "N\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664485 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[10\] N10 " "Converted element name(s) from \"N\[10\]\" to \"N10\"" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 488 496 526 504 "N\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664485 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[11\] N11 " "Converted element name(s) from \"N\[11\]\" to \"N11\"" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 504 496 526 520 "N\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664485 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[12\] N12 " "Converted element name(s) from \"N\[12\]\" to \"N12\"" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 520 496 526 536 "N\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664485 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[14\] N14 " "Converted element name(s) from \"N\[14\]\" to \"N14\"" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 552 496 523 568 "N\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664485 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[5\] N5 " "Converted element name(s) from \"N\[5\]\" to \"N5\"" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 1288 968 997 1304 "N\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664485 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[6\] N6 " "Converted element name(s) from \"N\[6\]\" to \"N6\"" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 1408 968 997 1424 "N\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664485 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[7\] N7 " "Converted element name(s) from \"N\[7\]\" to \"N7\"" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 1528 968 997 1544 "N\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664485 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[9\] N9 " "Converted element name(s) from \"N\[9\]\" to \"N9\"" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 1768 968 997 1784 "N\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664485 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[10\] N10 " "Converted element name(s) from \"N\[10\]\" to \"N10\"" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 1888 968 1003 1904 "N\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664485 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[11\] N11 " "Converted element name(s) from \"N\[11\]\" to \"N11\"" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 2008 968 1003 2024 "N\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664485 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[12\] N12 " "Converted element name(s) from \"N\[12\]\" to \"N12\"" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 2128 968 1003 2144 "N\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664485 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[14\] N14 " "Converted element name(s) from \"N\[14\]\" to \"N14\"" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 2368 968 1003 2384 "N\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664485 ""}  } { { "../one_hertz_clock/one_hertz_clock.bdf" "" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 464 312 341 480 "N\[5\]" "" } { 480 312 336 496 "N\[6\]" "" } { 496 312 336 512 "N\[7\]" "" } { 472 496 521 488 "N\[9\]" "" } { 488 496 526 504 "N\[10\]" "" } { 504 496 526 520 "N\[11\]" "" } { 520 496 526 536 "N\[12\]" "" } { 552 496 523 568 "N\[14\]" "" } { 1288 968 997 1304 "N\[5\]" "" } { 1408 968 997 1424 "N\[6\]" "" } { 1528 968 997 1544 "N\[7\]" "" } { 1768 968 997 1784 "N\[9\]" "" } { 1888 968 1003 1904 "N\[10\]" "" } { 2008 968 1003 2024 "N\[11\]" "" } { 2128 968 1003 2144 "N\[12\]" "" } { 2368 968 1003 2384 "N\[14\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1456504664485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder one_hertz_clock:inst9\|full_adder:inst78 " "Elaborating entity \"full_adder\" for hierarchy \"one_hertz_clock:inst9\|full_adder:inst78\"" {  } { { "../one_hertz_clock/one_hertz_clock.bdf" "inst78" { Schematic "C:/Git/one_hertz_clock/one_hertz_clock.bdf" { { 2120 488 584 2216 "inst78" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456504664487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst28 " "Latch inst28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "stopwatch.bdf" "" { Schematic "C:/Git/stopwatch/stopwatch.bdf" { { 528 128 296 544 "Reset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456504664848 ""}  } { { "stopwatch.bdf" "" { Schematic "C:/Git/stopwatch/stopwatch.bdf" { { 512 504 568 592 "inst28" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456504664848 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Point GND " "Pin \"Point\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "C:/Git/stopwatch/stopwatch.bdf" { { 800 920 1096 816 "Point" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456504664878 "|stopwatch|Point"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1456504664878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1456504664973 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1456504665182 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456504665182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1456504665212 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1456504665212 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1456504665212 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1456504665212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456504665224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 16:37:45 2016 " "Processing ended: Fri Feb 26 16:37:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456504665224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456504665224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456504665224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456504665224 ""}
