{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649085011322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649085011326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 12:10:11 2022 " "Processing started: Mon Apr 04 12:10:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649085011326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649085011326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off placar -c placar " "Command: quartus_map --read_settings_files=on --write_settings_files=off placar -c placar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649085011327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649085011657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649085011657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bt.v 1 1 " "Found 1 design units, including 1 entities, in source file somador1bt.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador1bt " "Found entity 1: somador1bt" {  } { { "somador1bt.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador1bt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649085019817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649085019817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btnsentrada.v 1 1 " "Found 1 design units, including 1 entities, in source file btnsentrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 btnsEntrada " "Found entity 1: btnsEntrada" {  } { { "btnsEntrada.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/btnsEntrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649085019820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649085019820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradas_soma.v 1 1 " "Found 1 design units, including 1 entities, in source file entradas_soma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entradas_soma " "Found entity 1: Entradas_soma" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649085019822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649085019822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_subitrator7bts.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_subitrator7bts.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_subitrator7bts " "Found entity 1: somador_subitrator7bts" {  } { { "somador_subitrator7bts.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador_subitrator7bts.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649085019825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649085019825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t4 btnsEntrada.v(15) " "Verilog HDL Implicit Net warning at btnsEntrada.v(15): created implicit net for \"t4\"" {  } { { "btnsEntrada.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/btnsEntrada.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649085019826 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Entradas_soma " "Elaborating entity \"Entradas_soma\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649085019848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btnsEntrada btnsEntrada:entradas " "Elaborating entity \"btnsEntrada\" for hierarchy \"btnsEntrada:entradas\"" {  } { { "Entradas_soma.v" "entradas" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649085019855 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t4 0 btnsEntrada.v(15) " "Net \"t4\" at btnsEntrada.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "btnsEntrada.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/btnsEntrada.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649085019856 "|btnsEntrada"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_subitrator7bts somador_subitrator7bts:r1 " "Elaborating entity \"somador_subitrator7bts\" for hierarchy \"somador_subitrator7bts:r1\"" {  } { { "Entradas_soma.v" "r1" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649085019857 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 somador_subitrator7bts.v(15) " "Verilog HDL warning at somador_subitrator7bts.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "somador_subitrator7bts.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador_subitrator7bts.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1649085019858 "|somador_subitrator7bts"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 somador_subitrator7bts.v(16) " "Verilog HDL warning at somador_subitrator7bts.v(16): actual bit length 32 differs from formal bit length 1" {  } { { "somador_subitrator7bts.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador_subitrator7bts.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1649085019858 "|somador_subitrator7bts"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 somador_subitrator7bts.v(17) " "Verilog HDL warning at somador_subitrator7bts.v(17): actual bit length 32 differs from formal bit length 1" {  } { { "somador_subitrator7bts.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador_subitrator7bts.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1649085019858 "|somador_subitrator7bts"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 somador_subitrator7bts.v(18) " "Verilog HDL warning at somador_subitrator7bts.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "somador_subitrator7bts.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador_subitrator7bts.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1649085019858 "|somador_subitrator7bts"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 somador_subitrator7bts.v(19) " "Verilog HDL warning at somador_subitrator7bts.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "somador_subitrator7bts.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador_subitrator7bts.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1649085019858 "|somador_subitrator7bts"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador1bt somador_subitrator7bts:r1\|somador1bt:r1 " "Elaborating entity \"somador1bt\" for hierarchy \"somador_subitrator7bts:r1\|somador1bt:r1\"" {  } { { "somador_subitrator7bts.v" "r1" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador_subitrator7bts.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649085019859 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaBtns\[1\] GND " "Pin \"SaidaBtns\[1\]\" is stuck at GND" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649085020017 "|Entradas_soma|SaidaBtns[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649085020017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649085020027 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649085020027 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649085020027 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649085020027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649085020058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 12:10:20 2022 " "Processing ended: Mon Apr 04 12:10:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649085020058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649085020058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649085020058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649085020058 ""}
