#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 17 12:39:26 2020
# Process ID: 10484
# Current directory: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4832 C:\Users\Mohsen\Desktop\zturn_sg_DMA\Mahsa\Zturn_SG_DMA\Zturn_SG_DMA.xpr
# Log file: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/vivado.log
# Journal file: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/mycores/sample_generator'; using path 'C:/Users/Mohsen/Desktop/zturn_sg_DMA/mycores/sample_generator' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/mycores/sample_generator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/HLS_SampleGn'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2019/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_sampleGenerator_0_0

open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 825.930 ; gain = 214.664
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_3
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:hls:sampleGenerator:1.0 - sampleGenerator_0
Successfully read diagram <design_1> from BD file <C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1016.848 ; gain = 11.289
set_property  ip_repo_paths  c:/Users/Mohsen/Desktop/zturn_sg_DMA/mycores/sample_generator [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/mycores/sample_generator'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/HLS_SampleGn [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/HLS_SampleGn'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/HLS_SampleGn [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/HLS_SampleGn'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:DLU:1.0 DLU_0
endgroup
delete_bd_objs [get_bd_intf_nets sampleGenerator_0_outStream]
connect_bd_intf_net [get_bd_intf_pins DLU_0/outStream] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
delete_bd_objs [get_bd_intf_nets axi_interconnect_3_M02_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_3/M02_AXI] [get_bd_intf_pins DLU_0/s_axi_CRTL_BUS]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins DLU_0/inStream]
delete_bd_objs [get_bd_cells sampleGenerator_0]
set_property location {3 721 314} [get_bd_cells DLU_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins DLU_0/ap_clk]
save_bd_design
Wrote  : <C:\Users\Mohsen\Desktop\zturn_sg_DMA\Mahsa\Zturn_SG_DMA\Zturn_SG_DMA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
CRITICAL WARNING: [BD 41-1356] Slave segment </DLU_0/s_axi_CRTL_BUS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
CRITICAL WARNING: [BD 41-1356] Slave segment </DLU_0/s_axi_CRTL_BUS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
Wrote  : <C:\Users\Mohsen\Desktop\zturn_sg_DMA\Mahsa\Zturn_SG_DMA\Zturn_SG_DMA.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DLU_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s00_mmu .
Exporting to file C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = aa09de451b33b999; cache size = 30.815 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = d0856dcb5c5e9ed3; cache size = 30.815 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = b0815e792eb1baf7; cache size = 30.816 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = b0815e792eb1baf7; cache size = 30.815 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 6a9f204f240cae7f; cache size = 30.815 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = aec13359907cf365; cache size = 30.815 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 959fb10b5a4df504; cache size = 30.815 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_mmu_0, cache-ID = 9cd53aac87a35be3; cache size = 30.815 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = 244827ad6c32b246; cache size = 30.816 MB.
config_ip_cache: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1798.031 ; gain = 0.000
[Mon Feb 17 12:47:37 2020] Launched design_1_DLU_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_DLU_0_0_synth_1: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.runs/design_1_DLU_0_0_synth_1/runme.log
synth_1: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.runs/synth_1/runme.log
[Mon Feb 17 12:47:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1798.031 ; gain = 124.789
assign_bd_address [get_bd_addr_segs {DLU_0/s_axi_CRTL_BUS/Reg }]
Slave segment </DLU_0/s_axi_CRTL_BUS/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
save_bd_design
Wrote  : <C:\Users\Mohsen\Desktop\zturn_sg_DMA\Mahsa\Zturn_SG_DMA\Zturn_SG_DMA.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\Mohsen\Desktop\zturn_sg_DMA\Mahsa\Zturn_SG_DMA\Zturn_SG_DMA.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DLU_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m02_couplers/auto_pc .
Exporting to file C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = aa09de451b33b999; cache size = 38.397 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = d0856dcb5c5e9ed3; cache size = 38.397 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = b0815e792eb1baf7; cache size = 38.397 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = b0815e792eb1baf7; cache size = 38.397 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 6a9f204f240cae7f; cache size = 38.397 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = aec13359907cf365; cache size = 38.397 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 959fb10b5a4df504; cache size = 38.397 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = d891eb9a5972fbfc; cache size = 38.397 MB.
[Mon Feb 17 12:52:32 2020] Launched synth_1...
Run output will be captured here: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.runs/synth_1/runme.log
[Mon Feb 17 12:52:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1798.031 ; gain = 0.000
open_bd_design {C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/design_1.bd}
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 1666 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2384.824 ; gain = 3.449
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2384.824 ; gain = 3.449
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2384.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 520 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 512 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:01:04 ; elapsed = 00:00:58 . Memory (MB): peak = 2532.082 ; gain = 734.051
open_report: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2574.410 ; gain = 37.238
open_bd_design {C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/design_1.bd}
report_power -name {power_1}
Command: report_power -name power_1
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 2633.340 ; gain = 40.613
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/HLS_SampleGn/solution1/impl/ip/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/HLS_SampleGn/solution1/impl/ip/component.xml. It will be created.
open_bd_design {C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/HLS_SampleGn'.
report_ip_status -name ip_status
set_property LOCK_UPGRADE 1 [get_bd_cells /DLU_0]
WARNING: [BD 41-2028] Locking DLU to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\Users\Mohsen\Desktop\zturn_sg_DMA\Mahsa\Zturn_SG_DMA\Zturn_SG_DMA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
