# FreeRTOS on Custom RISC-V CPU

A custom 3-stage pipelined RISC-V (RV32I) CPU implemented in Verilog, running FreeRTOS real-time operating system on FPGA.

![Status](https://img.shields.io/badge/status-working-brightgreen)
![FPGA](https://img.shields.io/badge/FPGA-Xilinx%20Artix--7-blue)
![RTOS](https://img.shields.io/badge/RTOS-FreeRTOS%20v10.5.1-orange)

## ğŸ¯ Project Overview

This project demonstrates a complete hardware-software system:
- **Custom CPU**: 3-stage pipelined RV32I RISC-V core
- **RTOS**: FreeRTOS ported to run on the custom hardware
- **FPGA**: Synthesized and tested on Xilinx Artix-7

### Demo Output
```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘   â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—   â•‘
â•‘   â–ˆâ–ˆâ•”â•â•â•â•â•â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•”â•â•â•â•â•â–ˆâ–ˆâ•”â•â•â•â•â•â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â•šâ•â•â–ˆâ–ˆâ•”â•â•â•   â•‘
â•‘   â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—  â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—  â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—  â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•   â–ˆâ–ˆâ•‘      â•‘
â•‘   â–ˆâ–ˆâ•”â•â•â•  â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•”â•â•â•  â–ˆâ–ˆâ•”â•â•â•  â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—   â–ˆâ–ˆâ•‘      â•‘
â•‘   â–ˆâ–ˆâ•‘     â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘      â•‘
â•‘   â•šâ•â•     â•šâ•â•  â•šâ•â•â•šâ•â•â•â•â•â•â•â•šâ•â•â•â•â•â•â•â•šâ•â•  â•šâ•â•   â•šâ•â•      â•‘
â•‘          on Custom RISC-V CPU (RV32I)                 â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

[A] #4520
[B] #4521
[C] #4522
[A] #4523
...
```

## ğŸ—ï¸ Architecture

### CPU Pipeline (3-Stage)
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   IF    â”‚â”€â”€â”€â–¶â”‚   ID/EX     â”‚â”€â”€â”€â–¶â”‚   MEM/WB    â”‚
â”‚ (Fetch) â”‚    â”‚(Decode+Exec)â”‚    â”‚(Mem+Write)  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Features
- **ISA**: RV32I base integer instruction set
- **CSRs**: mstatus, mie, mip, mtvec, mepc, mcause
- **Traps**: ecall, mret, timer interrupts
- **Memory**: 128KB instruction + data memory
- **Peripherals**: UART TX/RX, GPIO LEDs, Machine Timer

## ğŸ“ Project Structure

```
FPGA_CPU1/
â”œâ”€â”€ FPGA_CPU1.srcs/sources_1/new/    # RTL Source Files
â”‚   â”œâ”€â”€ cpu_core.v                   # Main CPU pipeline
â”‚   â”œâ”€â”€ cpu_top.v                    # Top-level with memory
â”‚   â”œâ”€â”€ pc_reg.v                     # Program counter
â”‚   â”œâ”€â”€ decoder.v                    # Instruction decoder
â”‚   â”œâ”€â”€ alu.v                        # Arithmetic logic unit
â”‚   â”œâ”€â”€ regfile.v                    # Register file
â”‚   â”œâ”€â”€ uart_tx.v                    # UART transmitter
â”‚   â”œâ”€â”€ uart_rx.v                    # UART receiver
â”‚   â””â”€â”€ top.v                        # FPGA top module
â”‚
â”œâ”€â”€ firmware/                        # Software
â”‚   â”œâ”€â”€ main.c                       # FreeRTOS demo application
â”‚   â”œâ”€â”€ crt0.s                       # Startup assembly
â”‚   â”œâ”€â”€ uart.c/h                     # UART driver
â”‚   â”œâ”€â”€ link.ld                      # Linker script
â”‚   â”œâ”€â”€ build_debug.sh               # Build script
â”‚   â”‚
â”‚   â”œâ”€â”€ freertos_kernel/             # FreeRTOS kernel source
â”‚   â”‚   â”œâ”€â”€ tasks.c
â”‚   â”‚   â”œâ”€â”€ queue.c
â”‚   â”‚   â”œâ”€â”€ list.c
â”‚   â”‚   â””â”€â”€ ...
â”‚   â”‚
â”‚   â””â”€â”€ freertos_port/               # Custom RISC-V port
â”‚       â”œâ”€â”€ port.c                   # Port C functions
â”‚       â”œâ”€â”€ portASM.S                # Context switch assembly
â”‚       â”œâ”€â”€ portmacro.h              # Port macros
â”‚       â””â”€â”€ FreeRTOSConfig.h         # RTOS configuration
â”‚
â””â”€â”€ FPGA_CPU1.xpr                    # Vivado project file
```

## ğŸ”§ Building

### Prerequisites
- Xilinx Vivado 2024.x or later
- RISC-V GCC toolchain (`riscv64-unknown-elf-gcc`)
- MSYS2 (Windows) or native Linux

### Build Firmware
```bash
cd firmware
./build_debug.sh freertos
```

### Build FPGA Bitstream
1. Open `FPGA_CPU1.xpr` in Vivado
2. Run Synthesis
3. Run Implementation
4. Generate Bitstream
5. Program FPGA

## ğŸ› Bugs Fixed During Development

This project required debugging 13 hardware and firmware bugs:

| Bug | Description | Fix |
|-----|-------------|-----|
| mret +4 | CPU jumped to mepc+4 instead of mepc | Fixed branch target calculation |
| mepc save | Wrong PC saved on interrupt | Save fetch-stage PC, not decode-stage |
| CSR conflict | mret's MIE update overwritten | Changed `if` to `else if` for mutual exclusion |
| IRQ timing | Interrupt during mret corrupted state | Block interrupts during system operations |
| Reset sync | mtvec=0x04 on boot | Changed to async reset |
| Pipeline flush | Writes not cancelled on trap | Added trap_wb_cancel signal |
| MPIE restore | Interrupts never re-enabled | Set MPIE=1 before mret |

See [BUGS.md](BUGS.md) for detailed writeups.

## ğŸ“Š Resource Utilization

| Resource | Used | Available | Utilization |
|----------|------|-----------|-------------|
| LUTs | ~2,500 | 20,800 | 12% |
| FFs | ~1,200 | 41,600 | 3% |
| BRAM | 8 | 50 | 16% |

## ğŸ“ Skills Demonstrated

- **Digital Design**: Verilog HDL, pipelining, hazard detection
- **Computer Architecture**: RISC-V ISA, CSRs, trap handling
- **Embedded Systems**: RTOS internals, context switching, interrupt handling
- **Hardware-Software Co-Design**: Debugging across hardware/firmware boundary
- **FPGA Development**: Synthesis, timing closure, on-chip debugging

## ğŸ“„ License

MIT License - See [LICENSE](LICENSE) for details.

##  Acknowledgments

- FreeRTOS project for the kernel
- RISC-V Foundation for the ISA specification

