{
    "URL": "https://github.com/steveicarus/iverilog/issues/231",
    "Summary": "SystemVerilog: foreach crashes iverilog",
    "Description": "The following code triggers an assertion error. I think it is valid SystemVerilog (as it behaves correctly in ModelSim and Aldec Riviera):\nmodule bug;\n\nreg [4:0] a = 'b0;\ninitial begin\n    foreach(a[i])\n        $display(\"Value of a[%0d]=%0d\",i,a[i]);\nend\n\nendmodule\nReproduced with:\n$ iverilog -Wall -g2012 bug.sv -o bug\nbug.sv:6: assert: elaborate.cc:4866: failed assertion dims.size() == index_vars_.size()\nsh: line 1:  3219 Done                    /usr/lib/ivl/ivlpp -L -Wredef-chg -F\"/tmp/ivrlg271b026f2\" -f\"/tmp/ivrlg71b026f2\" -p\"/tmp/ivrli71b026f2\"\n      3220 Aborted                 (core dumped) | /usr/lib/ivl/ivl -C\"/tmp/ivrlh71b026f2\" -C\"/usr/lib/ivl/vvp.conf\" -- -\n$ iverilog -v\nIcarus Verilog version 11.0 (devel) (s20150603-597-gdc5429e5)\n\n[...]\n\nIf you need more info, please let me know."
}