,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/jjejdhhd/License-Plate-Recognition-FPGA.git,2023-05-17 02:45:20+00:00,基于FPGA进行车牌识别,10,jjejdhhd/License-Plate-Recognition-FPGA,641714494,Verilog,License-Plate-Recognition-FPGA,143863,43,2024-04-11 06:07:59+00:00,[],None
1,https://github.com/FPGAwars/FLIX-V.git,2023-05-11 07:21:18+00:00,"FLIX-V: FPGA, Linux and RISC-V",1,FPGAwars/FLIX-V,639297365,Verilog,FLIX-V,4818,37,2024-03-26 11:42:53+00:00,[],https://api.github.com/licenses/lgpl-2.1
2,https://github.com/suisuisi/FPGATechnologyGroup.git,2023-05-10 13:50:00+00:00,FPGA Technology Exchange Group相关文件管理,14,suisuisi/FPGATechnologyGroup,638975380,Verilog,FPGATechnologyGroup,1391551,34,2024-04-02 01:21:50+00:00,[],None
3,https://github.com/Misaka-N/TJCS-SingleCircleCPU31.git,2023-05-08 02:17:38+00:00,同济大学2021级计算机科学与技术系 计算机组成与原理实验 单周期31条指令CPU,2,Misaka-N/TJCS-SingleCircleCPU31,637596690,Verilog,TJCS-SingleCircleCPU31,30829,33,2024-04-03 00:11:50+00:00,[],None
4,https://github.com/va7deo/MegaSys1_A.git,2023-05-12 19:20:56+00:00,Jaleco Mega System 1 Rev A,3,va7deo/MegaSys1_A,640018400,Verilog,MegaSys1_A,37502,14,2024-02-29 20:52:11+00:00,[],https://api.github.com/licenses/gpl-2.0
5,https://github.com/merldsu/RISCV_Pipeline_Core.git,2023-04-30 06:09:26+00:00,This repository contains the design files of RISC-V Pipeline Core,4,merldsu/RISCV_Pipeline_Core,634442939,Verilog,RISCV_Pipeline_Core,945,14,2024-03-25 17:21:09+00:00,[],https://api.github.com/licenses/apache-2.0
6,https://github.com/bol-edu/caravel-soc_fpga-lab.git,2023-05-05 03:32:40+00:00,,6,bol-edu/caravel-soc_fpga-lab,636524770,Verilog,caravel-soc_fpga-lab,144351,12,2024-04-03 23:54:48+00:00,[],None
7,https://github.com/SudeepJoshi22/Minor-Project-2023-RISC-V-processor.git,2023-05-09 04:41:16+00:00,"Verilog HDL code and documentation for pipelined RISC-V processors designed as a minor project by a team of 4. Includes testbench files, documentation, and sample programs. Completed as part of our 6th semester coursework.",1,SudeepJoshi22/Minor-Project-2023-RISC-V-processor,638098273,Verilog,Minor-Project-2023-RISC-V-processor,5317,9,2024-03-04 14:05:22+00:00,[],https://api.github.com/licenses/mit
8,https://github.com/abdelazeem201/ORCA.git,2023-05-12 22:59:22+00:00,Multi-Voltage and Multi-Threshold Low Power Design Techniques for ORCA Processor Based on 32 nm Technology,2,abdelazeem201/ORCA,640069697,Verilog,ORCA,92002,7,2024-04-02 11:55:47+00:00,"['asic', 'pnr', 'rtl', 'synopsys', 'synopsys-dc', 'synopsys-vcs', 'synthesis', 'upf', 'verilog', 'vhdl', 'synopsys-iccii', 'saed32nm', 'asic-design', 'fpga-soc', 'hdl', 'systemonchip']",https://api.github.com/licenses/mit
9,https://github.com/I-Doctor/RTL_library_of_basic_hardware_units.git,2023-05-11 06:58:08+00:00,"Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and support the hardware design tradeoff.",6,I-Doctor/RTL_library_of_basic_hardware_units,639288980,Verilog,RTL_library_of_basic_hardware_units,66,6,2023-12-18 09:54:38+00:00,[],https://api.github.com/licenses/mit
10,https://github.com/DLD-USTB/minitinymips.git,2023-05-13 10:42:28+00:00,,2,DLD-USTB/minitinymips,640209136,Verilog,minitinymips,16,6,2024-03-19 13:53:01+00:00,[],None
11,https://github.com/u3oR/fft_verilog.git,2023-05-11 04:22:48+00:00,使用verilog实现流水线 FFT,0,u3oR/fft_verilog,639244493,Verilog,fft_verilog,137,6,2024-04-04 07:18:42+00:00,"['fft', 'iverilog', 'pipeline', 'verilog']",https://api.github.com/licenses/mit
12,https://github.com/AnuragSChatterjee/Multilayer-Perception-MLP-Neural-Network-Implementation-In-FPGA.git,2023-05-04 13:33:10+00:00,"A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform Machine Learning models i.e. MLP Neural Networks on an FPGA using C, C++, Hardware Description Languages (HDL), High Level Synthesis (HLS) and Verilog. ",0,AnuragSChatterjee/Multilayer-Perception-MLP-Neural-Network-Implementation-In-FPGA,636272697,Verilog,Multilayer-Perception-MLP-Neural-Network-Implementation-In-FPGA,7605,6,2024-02-16 12:23:51+00:00,"['c', 'cplusplus', 'hardwaredescription', 'hls', 'verilog', 'verilog-hdl']",None
13,https://github.com/asinghani/18224-s23-tapeout.git,2023-05-14 23:33:35+00:00,"Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023",1,asinghani/18224-s23-tapeout,640698566,Verilog,18224-s23-tapeout,153225,6,2024-04-12 22:33:35+00:00,[],None
14,https://github.com/marsohod4you/Marsohod3GW.git,2023-05-10 13:49:21+00:00,Experiments with Marsohod3GW board with Gowin FPGA chip,0,marsohod4you/Marsohod3GW,638975098,Verilog,Marsohod3GW,10076,6,2023-12-15 12:44:47+00:00,[],None
15,https://github.com/164adityakumar/Image_Encryption_I-CHIP.git,2023-05-12 19:28:45+00:00,This project aims to design a hardware encryption and decryption scheme for the Data Encryption Standard (DES) algorithm,0,164adityakumar/Image_Encryption_I-CHIP,640020606,Verilog,Image_Encryption_I-CHIP,9834,5,2024-02-28 11:35:01+00:00,"['encryption-decryption', 'fpga', 'verilog', 'verilog-hdl', 'verilog-project', 'cryptography', 'encoding', 'image', 'image-processing', 'cipher', 'opencv', 'data-encryption', 'data-encryption-standard', 'rtldesign', 'source-coding', 'vivado', 'xilinx', 'xilinx-vivado']",None
16,https://github.com/MikhaelKaa/zs-pentagon.git,2023-05-10 19:35:12+00:00,"Spectrum clone based on zs-scorpion, zx-pentagon, zxm-jasper",1,MikhaelKaa/zs-pentagon,639111696,Verilog,zs-pentagon,107788,5,2024-03-24 18:40:25+00:00,[],https://api.github.com/licenses/mit
17,https://github.com/shinymetal6/aim65_quartus.git,2023-05-15 14:42:33+00:00,,3,shinymetal6/aim65_quartus,640989695,Verilog,aim65_quartus,1251,4,2023-06-07 11:33:02+00:00,[],https://api.github.com/licenses/gpl-2.0
18,https://github.com/Orderism/Pipeline_Processor_ECE552.git,2023-05-14 23:05:47+00:00,"As the project of ECE 552 with deeper thinking of the forwarding and bypassing, and exception response operation",1,Orderism/Pipeline_Processor_ECE552,640693383,Verilog,Pipeline_Processor_ECE552,18035,4,2024-02-17 15:21:07+00:00,[],None
19,https://github.com/johnnycubides/digital-electronic-1-101.git,2023-05-17 22:03:20+00:00,,2,johnnycubides/digital-electronic-1-101,642125720,Verilog,digital-electronic-1-101,16316,4,2023-12-02 14:25:19+00:00,"['cyclone-iv', 'fpga', 'ice40', 'iverilog', 'verilog', 'yosys']",None
20,https://github.com/ayyucedemirbas/8bit_single_cycle_computer.git,2023-05-17 21:10:58+00:00,,0,ayyucedemirbas/8bit_single_cycle_computer,642112202,Verilog,8bit_single_cycle_computer,4,4,2023-05-23 05:38:35+00:00,[],None
21,https://github.com/XhyDds/creep.git,2023-05-17 10:24:42+00:00,,0,XhyDds/creep,641865549,Verilog,creep,157308,4,2023-11-17 04:28:59+00:00,[],https://api.github.com/licenses/mit
22,https://github.com/MatthewPicchu/TDNN-predis-MM23.git,2023-05-04 18:24:30+00:00,FPGA Implementation of Digital Pre-Distortion Using a Neural Network,0,MatthewPicchu/TDNN-predis-MM23,636385774,Verilog,TDNN-predis-MM23,73565,3,2024-04-01 14:22:12+00:00,[],None
23,https://github.com/GibbleLab/FPGA.git,2023-05-06 23:52:16+00:00,Many Channel FPGA Control System,1,GibbleLab/FPGA,637239173,Verilog,FPGA,189596,3,2023-10-26 08:35:42+00:00,[],None
24,https://github.com/kerong2002/YOLOv7_tiny_verilog.git,2023-05-08 00:40:16+00:00,YOLOv7_tiny_verilog,1,kerong2002/YOLOv7_tiny_verilog,637575595,Verilog,YOLOv7_tiny_verilog,169,3,2023-10-27 03:37:52+00:00,[],None
25,https://github.com/PRAGATI-0102/Kogge-Stone-Adder-Day-035-.git,2023-05-14 16:35:39+00:00,"A Kogge-Stone adder is a type of parallel adder that can add two n-bit binary numbers in O(log n) time, making it much faster than traditional ripple carry adders.",0,PRAGATI-0102/Kogge-Stone-Adder-Day-035-,640605555,Verilog,Kogge-Stone-Adder-Day-035-,168,3,2023-11-13 15:19:31+00:00,[],None
26,https://github.com/Vokerlee/FFT-8-point-FPGA.git,2023-05-11 19:59:33+00:00,,0,Vokerlee/FFT-8-point-FPGA,639599954,Verilog,FFT-8-point-FPGA,183,3,2023-05-14 22:33:22+00:00,[],https://api.github.com/licenses/mit
27,https://github.com/ArvinDelavari/RV32-APX.git,2023-05-16 16:25:11+00:00,32 Bits RISC-V Processor with Approximate Functions,1,ArvinDelavari/RV32-APX,641516843,Verilog,RV32-APX,143,3,2023-07-07 13:25:26+00:00,"['verilog', 'approximate-computing', 'computer-architecture', 'computer-vision', 'cpu-design', 'fpga', 'hdl', 'risc-v', 'rv32im', 'rv32-apx']",None
28,https://github.com/bardr98/Optimized-8-bit-pipelined-multiplier.git,2023-05-13 15:01:12+00:00,"This code demonstrates a pipelined multiplier design, which leverages parallelism to achieve high performance. It utilizes a four-stage pipeline to compute the product of two 8-bit numbers (a and b). The multiplier is designed to be efficient and optimized for speed. ",1,bardr98/Optimized-8-bit-pipelined-multiplier,640277667,Verilog,Optimized-8-bit-pipelined-multiplier,5,3,2023-12-13 14:30:34+00:00,[],None
29,https://github.com/RobertPeip/MiSTerDDR3Test.git,2023-05-13 04:24:17+00:00,Tests DDR3 latency and throughput at different clock speeds,0,RobertPeip/MiSTerDDR3Test,640124719,Verilog,MiSTerDDR3Test,178,3,2024-03-29 04:23:04+00:00,[],https://api.github.com/licenses/gpl-3.0
30,https://github.com/VallepalliDheeraj/Car-Parking-System-Using-Verilog.git,2023-05-02 07:18:34+00:00,,0,VallepalliDheeraj/Car-Parking-System-Using-Verilog,635199174,Verilog,Car-Parking-System-Using-Verilog,3,3,2023-10-22 08:46:50+00:00,[],None
31,https://github.com/abdelazeem201/RV32E201X.git,2023-05-01 13:33:23+00:00,RV32E201X is a 5-stage pipelined 32-bit RISC-V processor core.,2,abdelazeem201/RV32E201X,634891882,Verilog,RV32E201X,21541,3,2024-02-28 05:08:16+00:00,"['fpga', 'hdl', 'icc', 'pnr', 'risc-v', 'rtl', 'soc', 'synthesis', 'verilog', 'designcomp', 'risc-v32', 'rv32e201x']",https://api.github.com/licenses/mit
32,https://github.com/karthikkbs05/I2C-Master-using-verilog-RTL-coding.git,2023-05-10 11:19:40+00:00,,0,karthikkbs05/I2C-Master-using-verilog-RTL-coding,638911985,Verilog,I2C-Master-using-verilog-RTL-coding,20,2,2023-09-13 05:42:08+00:00,[],None
33,https://github.com/pyCoder03/CISC_16bit.git,2023-05-17 15:35:58+00:00,"Modeling a 16-bit CISC processor ""ZEAL"" using Verilog and implementing on FPGA.",0,pyCoder03/CISC_16bit,641994952,Verilog,CISC_16bit,29,2,2023-10-22 13:03:09+00:00,[],None
34,https://github.com/razmid/Verilog_repo.git,2023-05-11 15:51:44+00:00,Verilog Codes,0,razmid/Verilog_repo,639512963,Verilog,Verilog_repo,44,2,2023-07-14 04:05:59+00:00,[],None
35,https://github.com/MakarenaLabs/gameboy-KR260.git,2023-05-14 22:46:30+00:00,,0,MakarenaLabs/gameboy-KR260,640690316,Verilog,gameboy-KR260,16187,2,2023-11-02 19:03:09+00:00,[],None
36,https://github.com/Venkaraddi7/Elevator_Controller.git,2023-05-14 05:08:31+00:00,"To implement the elevator controller, we used Verilog as HDL. The focus of our project was the implementation and verification of a controller for a basic elevator functionality. We also proposed a methodology that utilizes the SCAN algorithm to enhance the efficiency and reliability of the controller. ",0,Venkaraddi7/Elevator_Controller,640441324,Verilog,Elevator_Controller,1653,2,2023-12-19 14:47:58+00:00,"['elevator-controller', 'isim', 'project', 'verilog-hdl', 'xilinx-ise', 'rtl-coding']",None
37,https://github.com/HexSDR/burn_spi_flash_via_uart.git,2023-05-03 09:43:39+00:00,burn SPI flash via UART,0,HexSDR/burn_spi_flash_via_uart,635711869,Verilog,burn_spi_flash_via_uart,22,2,2023-09-25 02:47:29+00:00,[],None
38,https://github.com/KevlarKanou/apb_watchdog.git,2023-05-12 02:30:23+00:00,,0,KevlarKanou/apb_watchdog,639690309,Verilog,apb_watchdog,3,2,2024-03-04 06:30:50+00:00,[],None
39,https://github.com/PRAGATI-0102/ALU-Day-030-.git,2023-05-09 18:05:09+00:00,"In my implementation, I created a Verilog module for the ALU that takes two input operands and a control signal to determine the operation to perform. The ALU can perform operations such as addition, subtraction, min, max, left shift and right shift.",0,PRAGATI-0102/ALU-Day-030-,638609967,Verilog,ALU-Day-030-,104,2,2023-05-25 11:53:47+00:00,[],None
40,https://github.com/EshanJayasundara/The-Processor.git,2023-05-08 15:45:43+00:00,This Repo is about 8-bit single cycle non pipelined cpu design which is somewhat similar to MIPS architecture. As a beginer to Computer Architecture I have done this for understanding the behaviour of a simple computer system at the Com. Architecture Laboratory.,0,EshanJayasundara/The-Processor,637877484,Verilog,The-Processor,1096,2,2024-01-14 14:26:38+00:00,[],None
41,https://github.com/Jilin-Zhang/ASYNC-Chisel.git,2023-05-02 08:57:32+00:00,An open source library for designing self-timed asynchronous circuits using Chisel,0,Jilin-Zhang/ASYNC-Chisel,635234035,Verilog,ASYNC-Chisel,37,2,2024-01-30 21:25:35+00:00,[],https://api.github.com/licenses/mit
42,https://github.com/PRAGATI-0102/Clock-Buffer-Day-029-.git,2023-05-08 16:33:10+00:00,A Clock Buffer is a digital circuit that amplifies and isolates an input clock signal to generate an output clock signal.,0,PRAGATI-0102/Clock-Buffer-Day-029-,637896256,Verilog,Clock-Buffer-Day-029-,7,2,2023-05-27 08:32:33+00:00,[],None
43,https://github.com/Knightmare-0/Vishnu-VSD-HDP.git,2023-05-06 02:43:45+00:00,,1,Knightmare-0/Vishnu-VSD-HDP,636934598,Verilog,Vishnu-VSD-HDP,87075,2,2023-08-26 13:20:05+00:00,[],None
44,https://github.com/kurlytail/ai-nvme.git,2023-05-05 23:59:30+00:00,,0,kurlytail/ai-nvme,636904531,Verilog,ai-nvme,18,2,2024-02-04 10:00:47+00:00,[],https://api.github.com/licenses/mit
45,https://github.com/FlorianFrank/verilog-baremetal-sram-controller.git,2023-05-10 18:35:15+00:00,A bare-metal SRAM memory controller suitable for Xilinx FPGAs.,0,FlorianFrank/verilog-baremetal-sram-controller,639091118,Verilog,verilog-baremetal-sram-controller,794,2,2024-04-07 15:18:27+00:00,"['fpga', 'memory-controller', 'sram', 'verilog', 'xilinx']",None
46,https://github.com/EECS150/asic_labs.git,2023-05-11 20:26:31+00:00,,1,EECS150/asic_labs,639608091,Verilog,asic_labs,28766,2,2023-11-13 08:48:55+00:00,[],None
47,https://github.com/shanasaiko/RSA_on_Verilog.git,2023-05-11 06:02:38+00:00,1024bit-key RSA algorithm,1,shanasaiko/RSA_on_Verilog,639270673,Verilog,RSA_on_Verilog,4,2,2023-09-27 12:04:09+00:00,[],None
48,https://github.com/AnterCreeper/Tang_Audio.git,2023-05-04 11:01:54+00:00,Open Source Tang FPGA 9K Audio HAT,0,AnterCreeper/Tang_Audio,636213652,Verilog,Tang_Audio,13465,2,2023-12-15 10:32:36+00:00,[],None
49,https://github.com/f-of-e/gb3-resources.git,2023-05-10 08:05:55+00:00,,9,f-of-e/gb3-resources,638838793,Verilog,gb3-resources,73,2,2023-11-13 11:59:24+00:00,[],None
50,https://github.com/PRAGATI-0102/Vedic-Multiplier-Day-028-.git,2023-05-07 17:35:36+00:00,The Vedic Multiplier is a type of digital circuit that performs multiplication of two numbers using ancient Indian Vedic Mathematics techniques.,0,PRAGATI-0102/Vedic-Multiplier-Day-028-,637483454,Verilog,Vedic-Multiplier-Day-028-,126,2,2023-11-25 06:16:42+00:00,[],None
51,https://github.com/NouraMedhat28/MYTH-Workshop.git,2023-05-08 18:00:33+00:00,,0,NouraMedhat28/MYTH-Workshop,637929125,Verilog,MYTH-Workshop,870,2,2023-05-19 19:14:38+00:00,[],None
52,https://github.com/lionelZhaowy/CPU8bit.git,2023-05-05 12:04:50+00:00,设计了一个单核顺序执行支持16条指令的简易8位CPU，无中断和异常处理、无流水线并行、无乱序执行等高效计算技术。该处理器支持内存读写、寄存器读写、跳转指令及常见的算数、逻辑运算，片上集成了16Byte的寄存器组，可拓展为GPIO用于控制常见的外设。,1,lionelZhaowy/CPU8bit,636683180,Verilog,CPU8bit,18,2,2024-02-28 11:22:57+00:00,[],https://api.github.com/licenses/unlicense
53,https://github.com/CLDSea/FPGA_module.git,2023-05-07 02:11:00+00:00,FPGA(Verilog)模块的个人积累,1,CLDSea/FPGA_module,637260823,Verilog,FPGA_module,85,2,2023-05-27 06:43:30+00:00,[],None
54,https://github.com/OmarMongy/ALU_8bits.git,2023-05-14 17:41:35+00:00,Omar Mongy,0,OmarMongy/ALU_8bits,640623101,Verilog,ALU_8bits,3,2,2023-08-10 22:01:32+00:00,[],None
55,https://github.com/PRAGATI-0102/Mealy-Sequence-Detector-Day-033-.git,2023-05-12 08:52:57+00:00,,0,PRAGATI-0102/Mealy-Sequence-Detector-Day-033-,639799029,Verilog,Mealy-Sequence-Detector-Day-033-,115,1,2023-05-13 09:48:18+00:00,[],None
56,https://github.com/PRAGATI-0102/Moore-Sequence-Detector-Day-032-.git,2023-05-11 18:26:01+00:00,A Moore Sequence Detector is a digital circuit that detects a specific sequence of bits in a stream of binary data and outputs a signal that indicates whether or not the sequence has been detected.,0,PRAGATI-0102/Moore-Sequence-Detector-Day-032-,639569407,Verilog,Moore-Sequence-Detector-Day-032-,50,1,2023-05-13 09:48:19+00:00,[],None
57,https://github.com/944613709/Design-of-RISC-Processor.git,2023-05-15 12:18:31+00:00,RISC处理器的设计,0,944613709/Design-of-RISC-Processor,640926935,Verilog,Design-of-RISC-Processor,3737,1,2023-08-25 02:56:31+00:00,[],None
58,https://github.com/AtlasFPGA/Tang_nano_9k_Piort_go_hdmi.git,2023-05-06 21:14:17+00:00,Primeros fuentes que muestran un degradado de PIOTR-GO en ser adaptados a la placa Tang nano 9k.,1,AtlasFPGA/Tang_nano_9k_Piort_go_hdmi,637211994,Verilog,Tang_nano_9k_Piort_go_hdmi,7220,1,2023-05-07 22:02:23+00:00,"['hdl', 'tangnano9k', 'verilog', 'sipeed-tang-nano-9k']",None
59,https://github.com/Shashvat300/Traffic_Signal_Controller.git,2023-05-17 19:34:45+00:00,,0,Shashvat300/Traffic_Signal_Controller,642084077,Verilog,Traffic_Signal_Controller,11,1,2023-05-17 19:52:31+00:00,[],None
60,https://github.com/TejasBN28/HISPE-High-Speed-Configurable-Floating-Point-Multi-Precision-Processing-Element-.git,2023-05-14 09:27:58+00:00,,0,TejasBN28/HISPE-High-Speed-Configurable-Floating-Point-Multi-Precision-Processing-Element-,640494588,Verilog,HISPE-High-Speed-Configurable-Floating-Point-Multi-Precision-Processing-Element-,49,1,2024-01-24 16:19:02+00:00,[],None
61,https://github.com/Gbps/axichacha_xilinx_core.git,2023-05-13 19:50:20+00:00,[WIP] A Xilinx AXI4 block designer core which performs standard ChaCha20 operations,0,Gbps/axichacha_xilinx_core,640351217,Verilog,axichacha_xilinx_core,306,1,2023-05-13 20:29:31+00:00,[],None
62,https://github.com/sandbox-quantum/sdith-impl-hw.git,2023-05-03 17:19:34+00:00,This repository consists of the SDitH hardware design. ,1,sandbox-quantum/sdith-impl-hw,635892434,Verilog,sdith-impl-hw,383,1,2024-01-16 23:27:32+00:00,[],https://api.github.com/licenses/apache-2.0
63,https://github.com/Mohamed-AbdulRahman5/VGA_Text-editor.git,2023-05-02 21:12:26+00:00,,0,Mohamed-AbdulRahman5/VGA_Text-editor,635510046,Verilog,VGA_Text-editor,3454,1,2023-05-03 04:34:53+00:00,[],None
64,https://github.com/iRustom/Sequential-Signed-Multiplier.git,2023-05-01 13:31:14+00:00,,2,iRustom/Sequential-Signed-Multiplier,634891168,Verilog,Sequential-Signed-Multiplier,4027,1,2023-05-19 09:43:32+00:00,[],https://api.github.com/licenses/gpl-2.0
65,https://github.com/mourya2062/RISC_V_RV32I.git,2023-05-06 09:14:59+00:00,Implemented RISC-V core(RV32I) on DE10-Lite board using verilog and interfaced the core to external world i.e interfaced to switches and LED’s using memory-map interface and verified the core by running C-codes on the core,0,mourya2062/RISC_V_RV32I,637024096,Verilog,RISC_V_RV32I,2622,1,2023-11-30 19:16:19+00:00,[],None
66,https://github.com/terriellis120/Researchfpga.git,2023-05-08 05:49:59+00:00,,0,terriellis120/Researchfpga,637648130,Verilog,Researchfpga,117473,1,2023-05-15 04:07:25+00:00,[],None
67,https://github.com/tarunraheja84/Fountain_v1.git,2023-05-02 16:45:56+00:00,,0,tarunraheja84/Fountain_v1,635418297,Verilog,Fountain_v1,134,1,2023-05-09 22:51:09+00:00,[],None
68,https://github.com/PRAGATI-0102/Single_Address_ROM-Day-025-.git,2023-05-04 17:23:27+00:00,A ROM is a type of memory that is used to store permanent data that cannot be modified.,0,PRAGATI-0102/Single_Address_ROM-Day-025-,636363208,Verilog,Single_Address_ROM-Day-025-,104,1,2023-05-13 09:49:21+00:00,[],None
69,https://github.com/BenSmithLight/FPGA.git,2023-05-08 00:09:46+00:00,运用AD/DA技术，产生雷达信号进行DA输出，并利用AD进行采样，完成非相残积累运算和CFAR检测。,1,BenSmithLight/FPGA,637569749,Verilog,FPGA,103500,1,2023-11-21 13:13:35+00:00,[],None
70,https://github.com/Prajjalak/FPGA_Thermometer.git,2023-05-10 09:47:48+00:00,Thermometer made using Intel (Altera) Max10 FPGA and DS18B20 one-wire temperature sensor.,0,Prajjalak/FPGA_Thermometer,638877957,Verilog,FPGA_Thermometer,34,1,2024-01-12 06:15:46+00:00,[],https://api.github.com/licenses/gpl-3.0
71,https://github.com/BwanaFr/mce2hdmi.git,2023-05-09 14:45:38+00:00,MDA/CGA/EGA to HDMI using a TangNano4k FPGA,0,BwanaFr/mce2hdmi,638529050,Verilog,mce2hdmi,291,1,2023-10-20 18:21:14+00:00,[],None
72,https://github.com/PRAGATI-0102/Minority-Detector-Day-027-.git,2023-05-06 17:34:48+00:00,The Minority Detector is a digital circuit that detects whether a majority of the inputs are at a particular logic level.,0,PRAGATI-0102/Minority-Detector-Day-027-,637159958,Verilog,Minority-Detector-Day-027-,112,1,2023-05-13 09:49:20+00:00,[],None
73,https://github.com/terriellis120/bug-free-waffle.git,2023-05-01 19:30:31+00:00,,0,terriellis120/bug-free-waffle,635018871,Verilog,bug-free-waffle,30086,1,2023-05-15 04:07:27+00:00,[],https://api.github.com/licenses/apache-2.0
74,https://github.com/qyw123/gatelevel_netlist_dataset.git,2023-05-13 15:42:27+00:00,"adder/counter/multiplier/divider/CRC/shifter verilog model, with RTL and gate level netlist",0,qyw123/gatelevel_netlist_dataset,640289420,Verilog,gatelevel_netlist_dataset,14254,1,2023-08-14 01:32:13+00:00,[],None
75,https://github.com/parkms1000/amur.git,2023-05-09 10:40:58+00:00,,0,parkms1000/amur,638223679,Verilog,amur,3,1,2023-05-28 16:03:04+00:00,[],None
76,https://github.com/JoyBed/joyv.git,2023-05-16 19:01:01+00:00,Joy-V rv32im CPU in verilog,0,JoyBed/joyv,641575336,Verilog,joyv,23,1,2023-05-17 05:47:18+00:00,[],https://api.github.com/licenses/gpl-3.0
77,https://github.com/Araf020/shift_register_verilog.git,2023-05-12 06:22:33+00:00,The aim of this project is to design vlsi layout of shift register using open source eda tools,0,Araf020/shift_register_verilog,639747884,Verilog,shift_register_verilog,19,1,2023-09-15 15:08:47+00:00,[],None
78,https://github.com/Giorgi-Solo/House-Utilities.git,2023-05-06 12:28:30+00:00,,0,Giorgi-Solo/House-Utilities,637073595,Verilog,House-Utilities,1866,1,2023-05-06 15:29:37+00:00,[],None
79,https://github.com/MohammadFarrahi/CAD-projects.git,2023-05-08 11:30:14+00:00,"This repository, contains computer assignments of Computer Aided Design Course- Fall 2021 - UT",0,MohammadFarrahi/CAD-projects,637772710,Verilog,CAD-projects,2746,1,2024-04-01 13:19:32+00:00,[],None
80,https://github.com/hjljhl/LogicSynthesisProject2023.git,2023-05-11 11:49:47+00:00,The logic synthesis project for Digital EDA course 2023,0,hjljhl/LogicSynthesisProject2023,639397689,Verilog,LogicSynthesisProject2023,1839,1,2024-04-12 10:19:29+00:00,[],None
81,https://github.com/hransom528/VerilogModules.git,2023-05-15 00:05:19+00:00,Collection of useful Verilog modules,0,hransom528/VerilogModules,640704006,Verilog,VerilogModules,5,1,2023-05-16 20:04:57+00:00,[],https://api.github.com/licenses/mit
82,https://github.com/ThomasHODonnell/VerilogTrafficController.git,2023-05-03 01:20:16+00:00,This repository includes all of the code from my Digital Logic II (EE 2742) Final Project. ,0,ThomasHODonnell/VerilogTrafficController,635568238,Verilog,VerilogTrafficController,15294,1,2023-05-03 01:44:07+00:00,[],None
83,https://github.com/PRAGATI-0102/Sequence-Detector-Day-031-.git,2023-05-10 15:49:46+00:00, I designed a Sequence Detector using Verilog for my 100 Days of RTL challenge. The Sequence Detector is a digital circuit that detects a specific sequence of bits in a stream of binary data.,0,PRAGATI-0102/Sequence-Detector-Day-031-,639028139,Verilog,Sequence-Detector-Day-031-,108,1,2023-05-13 09:49:13+00:00,[],None
84,https://github.com/PRAGATI-0102/Ring_Counter-Day-021-.git,2023-04-30 15:46:52+00:00," A Ring Counter is a type of digital counter that consists of a series of flip-flops connected in a circular configuration, where the output of each flip-flop is connected to the input of the next flip-flop.",0,PRAGATI-0102/Ring_Counter-Day-021-,634581945,Verilog,Ring_Counter-Day-021-,84,1,2023-05-13 09:49:28+00:00,[],None
85,https://github.com/ChinnuReddySeelam/dESIGN-OF-8o85-4-BIT-MICROPROCESSOR-using-HDL.git,2023-05-15 11:35:04+00:00,,0,ChinnuReddySeelam/dESIGN-OF-8o85-4-BIT-MICROPROCESSOR-using-HDL,640909265,Verilog,dESIGN-OF-8o85-4-BIT-MICROPROCESSOR-using-HDL,17,1,2023-11-24 15:27:35+00:00,[],None
86,https://github.com/islam-nasser0/Design-and-layout-of-modified-Baugh-Wooley-multiplier-array-.git,2023-05-16 03:38:48+00:00,,0,islam-nasser0/Design-and-layout-of-modified-Baugh-Wooley-multiplier-array-,641229126,Verilog,Design-and-layout-of-modified-Baugh-Wooley-multiplier-array-,10,1,2023-11-13 14:58:07+00:00,[],None
87,https://github.com/Giorgi-Solo/ARM-CPU.git,2023-05-06 11:48:05+00:00,,0,Giorgi-Solo/ARM-CPU,637062975,Verilog,ARM-CPU,4262,1,2023-05-06 15:29:42+00:00,[],None
88,https://github.com/aiden21c/ATMega32A_Emulator.git,2023-05-04 02:07:26+00:00,,0,aiden21c/ATMega32A_Emulator,636038527,Verilog,ATMega32A_Emulator,380,1,2023-10-22 02:22:57+00:00,[],None
89,https://github.com/Sinan997/gomulu-sistemler.git,2023-04-30 12:30:33+00:00,,0,Sinan997/gomulu-sistemler,634528583,Verilog,gomulu-sistemler,1,1,2023-08-01 07:22:06+00:00,[],None
90,https://github.com/charlotte-mu/ICC2023_grad.git,2023-05-17 09:27:44+00:00,2023 University College IC Design Contest / B_ICC2023_prelimily_grad_cell-based / Laser Treatment,0,charlotte-mu/ICC2023_grad,641843720,Verilog,ICC2023_grad,1163,1,2023-12-17 10:05:08+00:00,[],None
91,https://github.com/Sourav365/I2C-Protocol-for-FPGA.git,2023-05-01 13:37:37+00:00,,0,Sourav365/I2C-Protocol-for-FPGA,634893354,Verilog,I2C-Protocol-for-FPGA,81,1,2023-09-18 12:26:53+00:00,[],None
92,https://github.com/Jackie425/CNN_FPGA.git,2023-05-10 11:39:14+00:00,,0,Jackie425/CNN_FPGA,638919309,Verilog,CNN_FPGA,1093,1,2023-08-01 06:11:27+00:00,[],None
93,https://github.com/visionvlsi/internships2023.git,2023-05-08 09:42:57+00:00,,0,visionvlsi/internships2023,637731798,Verilog,internships2023,8723,1,2023-06-12 14:11:25+00:00,[],None
94,https://github.com/Art/Oscillator-for-Adiabatic-Computational-Circuitry.git,2023-05-03 19:31:18+00:00,"An adiabatic resonator, an adiabatic oscillator, and an adiabatic oscillator system",0,Art/Oscillator-for-Adiabatic-Computational-Circuitry,635939454,Verilog,Oscillator-for-Adiabatic-Computational-Circuitry,98,1,2023-05-03 19:34:30+00:00,[],https://api.github.com/licenses/apache-2.0
95,https://github.com/Traviste/Fyre-core-RV32I.git,2023-05-04 22:49:00+00:00,Basic Risc V core implemented in Verilog and simulated in Vivado. The processor will execute the risc v 32 bit instruction set.,0,Traviste/Fyre-core-RV32I,636462231,Verilog,Fyre-core-RV32I,117,1,2023-05-04 23:01:42+00:00,[],None
96,https://github.com/whbhw/MIPS5.git,2023-05-09 13:44:02+00:00,THU Computer Organization and Design Project,0,whbhw/MIPS5,638500379,Verilog,MIPS5,153347,1,2023-09-26 08:15:19+00:00,[],None
97,https://github.com/cai-zhi-jie/iccad2023a_benchmark.git,2023-04-30 01:43:40+00:00,benchmark for iccad 2023 problem A,0,cai-zhi-jie/iccad2023a_benchmark,634399445,Verilog,iccad2023a_benchmark,5625,1,2023-11-28 00:32:42+00:00,[],None
98,https://github.com/Ahmed0100/processor_uart_system_synopsys.git,2023-05-05 10:59:55+00:00,processor_uart_system_synopsys,0,Ahmed0100/processor_uart_system_synopsys,636660891,Verilog,processor_uart_system_synopsys,8607,1,2023-12-10 17:36:41+00:00,[],None
99,https://github.com/Jormit/Single-Cycle-RISC-V.git,2023-05-01 06:29:18+00:00,A basic RISC-V processor implemented in Verilog,0,Jormit/Single-Cycle-RISC-V,634772118,Verilog,Single-Cycle-RISC-V,18,1,2023-08-04 12:42:45+00:00,[],None
100,https://github.com/douglasojesus/coffee-machine.git,2023-04-30 19:28:23+00:00,Atividade proposta pela disciplina de M.I de Circuitos Digitais utilizando a metodologia PBL.,0,douglasojesus/coffee-machine,634641770,Verilog,coffee-machine,7166,1,2023-06-07 21:44:00+00:00,[],https://api.github.com/licenses/mit
101,https://github.com/Aleksandra564/SDUP_Dijkstra.git,2023-05-04 22:02:37+00:00,,0,Aleksandra564/SDUP_Dijkstra,636451435,Verilog,SDUP_Dijkstra,1448,1,2023-07-06 09:01:15+00:00,[],None
102,https://github.com/YOILLO/schem_lab2.git,2023-05-15 19:28:00+00:00,,0,YOILLO/schem_lab2,641100975,Verilog,schem_lab2,4,1,2023-06-14 08:34:27+00:00,[],None
103,https://github.com/MohamadHoseinMaleki/Mips_ComputerArchitecture.git,2023-05-14 20:00:59+00:00,,0,MohamadHoseinMaleki/Mips_ComputerArchitecture,640657739,Verilog,Mips_ComputerArchitecture,1368,1,2023-09-11 09:30:54+00:00,[],None
104,https://github.com/calsfu/verilog_processor.git,2023-05-09 23:21:44+00:00,"Created a model CPU with 8 registers and a 16-bit bus. Supports 8 functions lie, ADD, SUB, MULT, JUMP. Recieved information from ROM storage and a program conter. Supports FPGA.",0,calsfu/verilog_processor,638700959,Verilog,verilog_processor,16,1,2023-08-08 15:55:18+00:00,[],None
105,https://github.com/sabuhamad/CSM152A-Digital-Design-Laboratory.git,2023-05-12 01:31:49+00:00,,0,sabuhamad/CSM152A-Digital-Design-Laboratory,639676732,Verilog,CSM152A-Digital-Design-Laboratory,2395,1,2023-05-14 22:42:16+00:00,[],None
106,https://github.com/PRAGATI-0102/Dual_Port_RAM-Day-024-.git,2023-05-03 17:07:13+00:00,A dual port RAM is a memory module that has two independent ports that can read and write data simultaneously.,0,PRAGATI-0102/Dual_Port_RAM-Day-024-,635887847,Verilog,Dual_Port_RAM-Day-024-,207,1,2023-05-13 09:49:26+00:00,[],None
107,https://github.com/zycn22/cycle_computer.git,2023-05-08 14:06:40+00:00,ARM SoC Cycle Computer Group Project,0,zycn22/cycle_computer,637835568,Verilog,cycle_computer,109574,1,2023-05-11 10:42:04+00:00,[],None
108,https://github.com/Mohamed-AbdulRahman5/UART.git,2023-05-10 20:01:19+00:00,Universal Asynchronous Receiver Transmitter from rtl to gds,0,Mohamed-AbdulRahman5/UART,639120663,Verilog,UART,57672,1,2023-05-10 21:18:06+00:00,[],None
109,https://github.com/PRAGATI-0102/Dual_Address_ROM-Day-026-.git,2023-05-05 14:16:32+00:00,"In my implementation, I used Verilog to create a dual-address ROM that can output data based on two different address inputs. The ROM has two separate input ports for the two address inputs and a single output port for the data output.",0,PRAGATI-0102/Dual_Address_ROM-Day-026-,636734586,Verilog,Dual_Address_ROM-Day-026-,104,1,2023-05-13 09:49:22+00:00,[],None
110,https://github.com/PRAGATI-0102/MOD-N-Counter-Day-022-.git,2023-05-01 09:09:55+00:00,The Mod-N Counter is a digital circuit that counts from 0 to N-1 and then restarts from 0.,0,PRAGATI-0102/MOD-N-Counter-Day-022-,634814189,Verilog,MOD-N-Counter-Day-022-,142,1,2023-05-13 09:49:29+00:00,[],None
111,https://github.com/ysba/verilog-loba.git,2023-05-04 00:45:06+00:00,Verilog implementation of LoBA (Leading One Bit) Approximate Multiplier,1,ysba/verilog-loba,636018939,Verilog,verilog-loba,39,1,2023-07-13 16:05:54+00:00,[],None
112,https://github.com/learn-cocotb/assignment-1-xor-verification-asimkhan8107.git,2023-05-17 06:45:45+00:00,assignment-1-xor-verification-asimkhan8107 created by GitHub Classroom,0,learn-cocotb/assignment-1-xor-verification-asimkhan8107,641780819,Verilog,assignment-1-xor-verification-asimkhan8107,16,1,2023-05-24 01:35:35+00:00,[],None
113,https://github.com/wonderfulnx/Leggiero.git,2023-05-08 05:35:31+00:00,"Open source hardware and software for MobiSys'23 paper ""Leggiero: Analog WiFi Backscatter with Payload Transparency"".",0,wonderfulnx/Leggiero,637644150,Verilog,Leggiero,785,1,2024-01-13 09:12:31+00:00,[],https://api.github.com/licenses/cern-ohl-p-2.0
114,https://github.com/leviathanch/KnightMCU.git,2023-05-16 14:42:26+00:00,The Knight Micro Processor,0,leviathanch/KnightMCU,641474375,Verilog,KnightMCU,349,1,2024-02-28 17:56:42+00:00,[],None
115,https://github.com/wxjHits/FFT.git,2023-05-15 01:29:14+00:00,,0,wxjHits/FFT,640720672,Verilog,FFT,22997,1,2023-11-12 16:06:49+00:00,[],None
116,https://github.com/ushasrialla/Pipelined-Processor_Verilog.git,2023-05-05 21:41:43+00:00,,0,ushasrialla/Pipelined-Processor_Verilog,636878699,Verilog,Pipelined-Processor_Verilog,34729,1,2023-06-28 14:10:53+00:00,[],None
117,https://github.com/indu-77/dual_port_RAM.git,2023-05-11 17:49:27+00:00,dual port Synchronous RAM with width 8 and depth 16 is designed using verilog HDL. ,0,indu-77/dual_port_RAM,639556447,Verilog,dual_port_RAM,3,1,2023-05-11 18:10:03+00:00,[],None
118,https://github.com/Dbyisshit/IIR_Filter.git,2023-05-10 02:50:24+00:00,,0,Dbyisshit/IIR_Filter,638748255,Verilog,IIR_Filter,6316,1,2023-05-10 03:24:00+00:00,[],None
119,https://github.com/Arkaeriit/reflet-GPU.git,2023-05-02 13:50:16+00:00,A basic GPU/VGA controller written in Verilog.,0,Arkaeriit/reflet-GPU,635345074,Verilog,reflet-GPU,4479,1,2024-02-22 11:50:09+00:00,[],https://api.github.com/licenses/bsd-3-clause
120,https://github.com/aidn628/FPGA-Robot-Arm.git,2023-05-02 19:20:05+00:00,A simple robot arm that can replay movements based on a custom processor implemented in Verilog. Originally developed as a final project for ECE 350 at Duke University taught by Dr. John Board.,0,aidn628/FPGA-Robot-Arm,635475075,Verilog,FPGA-Robot-Arm,28564,1,2024-03-14 07:29:58+00:00,[],https://api.github.com/licenses/mit
121,https://github.com/Aman-Lachhiramka/32-bit-ALU-RISC-Processor.git,2023-05-05 13:28:09+00:00,"Course project for ECN-252 Digital Logic Design in 2nd year, IIT Roorkee in which we have implemented a 32 Bit ALU RISC processor. The processor is designed to perform arithmetic and logical operations like addition, subtraction, multiplication, AND, OR, XOR, etc on 32-bit data.",3,Aman-Lachhiramka/32-bit-ALU-RISC-Processor,636714844,Verilog,32-bit-ALU-RISC-Processor,9,1,2023-05-06 12:09:00+00:00,[],None
122,https://github.com/cwang360/vortex-gpushield.git,2023-05-13 04:45:55+00:00,Vortex with modified SimX to simulate bounds-checking unit from GPUShield,1,cwang360/vortex-gpushield,640128590,Verilog,vortex-gpushield,307089,1,2023-11-09 18:09:45+00:00,[],https://api.github.com/licenses/bsd-3-clause
123,https://github.com/calint/zen-x.git,2023-05-07 22:52:07+00:00,experimental retro 16 bit cpu written in verilog xilinx vivado intended for fpga Cmod S7 from Digilent,0,calint/zen-x,637556284,Verilog,zen-x,24907,1,2023-08-11 05:57:47+00:00,"['fpga', '16-bit', 'cpu', 'verilog', 'vintage', 'vivado', 'xilinx', 'cmod-s7']",None
124,https://github.com/GVTK7/Systolic_Matrix_Multiplication.git,2023-05-16 06:43:30+00:00,Matrix Multiplication of two Matrices using systolic Architecture,0,GVTK7/Systolic_Matrix_Multiplication,641282026,Verilog,Systolic_Matrix_Multiplication,208,1,2023-10-16 12:24:40+00:00,[],None
125,https://github.com/HenryJuan325/IC_CONTEST_2023_Laser-Treatment.git,2023-05-17 13:55:45+00:00,,0,HenryJuan325/IC_CONTEST_2023_Laser-Treatment,641949749,Verilog,IC_CONTEST_2023_Laser-Treatment,5773,1,2024-03-22 03:32:39+00:00,[],None
126,https://github.com/highgroundmaster/ASCON.git,2023-05-02 04:27:22+00:00,"ASCON Verilog Implementation and MILP with Logical Conditional Modelling, Construction and Cryptanalysis",1,highgroundmaster/ASCON,635149560,Verilog,ASCON,2375,1,2024-02-29 15:07:41+00:00,[],None
127,https://github.com/bjonnh/carl-blinky.git,2023-05-05 19:23:56+00:00,,0,bjonnh/carl-blinky,636842675,Verilog,carl-blinky,78,1,2024-03-13 05:39:47+00:00,[],None
128,https://github.com/WickedStereo/SRAM-BIST.git,2023-05-15 03:16:09+00:00,,0,WickedStereo/SRAM-BIST,640744883,Verilog,SRAM-BIST,8,1,2024-04-03 19:50:28+00:00,[],None
129,https://github.com/Sweeneyliu114514/Simple-CPU.git,2023-05-16 22:36:35+00:00,,0,Sweeneyliu114514/Simple-CPU,641657161,Verilog,Simple-CPU,35,1,2023-05-31 07:41:52+00:00,[],https://api.github.com/licenses/mit
130,https://github.com/KennethAlvarez27/ASIC-Implementation-UART.git,2023-05-11 06:40:47+00:00,,0,KennethAlvarez27/ASIC-Implementation-UART,639282848,Verilog,ASIC-Implementation-UART,8790,1,2023-05-16 20:33:11+00:00,[],https://api.github.com/licenses/mit
131,https://github.com/aryangupta0405/morsecode.git,2023-05-10 00:25:43+00:00,a small project to implement morse code on cyclone II FPGA usign 4x4 button matrix as input and buzzer as output,3,aryangupta0405/morsecode,638714014,Verilog,morsecode,802,1,2023-05-10 08:26:19+00:00,[],None
132,https://github.com/Dhruv146/Risc-V-processor.git,2023-05-08 11:52:57+00:00,,0,Dhruv146/Risc-V-processor,637781441,Verilog,Risc-V-processor,23,1,2024-01-16 05:38:22+00:00,[],None
133,https://github.com/ayandeephazra/CISC-V.git,2023-05-12 22:24:45+00:00,Github Repo that seeks to build a SIMD CISC processor.,0,ayandeephazra/CISC-V,640063337,Verilog,CISC-V,1085,1,2023-09-14 20:10:15+00:00,[],https://api.github.com/licenses/mit
134,https://github.com/PRAGATI-0102/Single_Port_RAM-Day-023-.git,2023-05-02 16:21:13+00:00,A Single Port RAM is a type of Random Access Memory (RAM) that can be accessed by a single input/output port.,0,PRAGATI-0102/Single_Port_RAM-Day-023-,635408337,Verilog,Single_Port_RAM-Day-023-,101,1,2023-05-13 09:49:25+00:00,[],None
135,https://github.com/biswa2025/Vending-Machine.git,2023-05-12 06:38:08+00:00,Project in Verilog,0,biswa2025/Vending-Machine,639752848,Verilog,Vending-Machine,105,1,2024-01-25 13:37:47+00:00,[],None
136,https://github.com/eymay/ALU.git,2023-05-05 13:13:42+00:00,A fast ALU design for RISC-V hardware,0,eymay/ALU,636709061,Verilog,ALU,1566,1,2024-04-07 05:32:33+00:00,[],None
137,https://github.com/minsheng0503/ICDC2023_grad.git,2023-05-11 13:19:59+00:00,2023 IC Contest(grad),0,minsheng0503/ICDC2023_grad,639434189,Verilog,ICDC2023_grad,1030,1,2023-07-05 07:45:22+00:00,[],None
138,https://github.com/Dbyisshit/BPSK_Gold.git,2023-05-10 03:21:19+00:00,,0,Dbyisshit/BPSK_Gold,638756068,Verilog,BPSK_Gold,22746,1,2023-05-10 03:23:59+00:00,[],None
139,https://github.com/bushbecky/FPGA-stereo-Camera-Basys3.git,2023-05-08 20:55:02+00:00,,0,bushbecky/FPGA-stereo-Camera-Basys3,637986801,Verilog,FPGA-stereo-Camera-Basys3,1215,1,2023-12-26 16:00:24+00:00,[],None
140,https://github.com/w1kd1n/AI5073.git,2023-05-02 18:32:45+00:00,Neuromorphic Artificical Intelligence,0,w1kd1n/AI5073,635458177,Verilog,AI5073,15,1,2023-12-27 11:10:18+00:00,[],None
141,https://github.com/GitHubPlanB/HDLGen.git,2023-05-11 07:18:41+00:00,,0,GitHubPlanB/HDLGen,639296425,Verilog,HDLGen,20902,0,2023-05-11 07:21:09+00:00,[],https://api.github.com/licenses/apache-2.0
142,https://github.com/laxmigayatri2003/Signed_Serial_Adder.git,2023-05-11 05:55:47+00:00,,0,laxmigayatri2003/Signed_Serial_Adder,639268549,Verilog,Signed_Serial_Adder,21,0,2023-05-11 05:58:24+00:00,[],None
143,https://github.com/gejingquan/PumpChannel.git,2023-05-12 11:44:19+00:00,An Efficient and Secure Communication Channel for Trusted Execution Environment on ARM-FPGA Embedded SoC,0,gejingquan/PumpChannel,639859271,Verilog,PumpChannel,43,0,2023-05-13 04:21:33+00:00,[],None
144,https://github.com/guruprasadhpv/test.git,2023-05-09 09:16:57+00:00,this is for testing,0,guruprasadhpv/test,638191114,Verilog,test,0,0,2023-05-09 09:20:01+00:00,[],None
145,https://github.com/Marcox385/practica_3_pre.git,2023-05-15 06:25:30+00:00,,0,Marcox385/practica_3_pre,640792709,Verilog,practica_3_pre,996,0,2023-05-15 06:28:36+00:00,[],None
146,https://github.com/01fe21bec087/Digital-System-Design-using-Verilog.git,2023-05-07 13:52:17+00:00,,0,01fe21bec087/Digital-System-Design-using-Verilog,637417573,Verilog,Digital-System-Design-using-Verilog,16,0,2023-05-07 13:58:53+00:00,[],None
147,https://github.com/MayurKandalkar/Verilog.git,2023-05-08 08:18:11+00:00,,0,MayurKandalkar/Verilog,637698835,Verilog,Verilog,1,0,2023-05-08 08:18:54+00:00,[],None
148,https://github.com/GarikGhazaryan/CPU.git,2023-05-10 16:31:49+00:00,,0,GarikGhazaryan/CPU,639044778,Verilog,CPU,80,0,2023-05-25 21:45:43+00:00,[],None
149,https://github.com/tebina/Chipwhisperer-AES128-CW308-S6LX9-target.git,2023-05-10 12:30:44+00:00,,0,tebina/Chipwhisperer-AES128-CW308-S6LX9-target,638940376,Verilog,Chipwhisperer-AES128-CW308-S6LX9-target,390,0,2023-05-23 13:56:24+00:00,[],https://api.github.com/licenses/mit
150,https://github.com/ncicek/FT601-FPGA-interface-board.git,2023-05-12 00:35:41+00:00,A breakout board for the USB3.0 interface chip meant for getting lots of data in or out of a FPGA. Designed to mount to a Lattice MachXO3 starter board.,0,ncicek/FT601-FPGA-interface-board,639664702,Verilog,FT601-FPGA-interface-board,1799,0,2023-05-12 00:36:00+00:00,[],None
151,https://github.com/zeeshan0772/MIPS-Pipeline-Implementation.git,2023-05-10 03:46:17+00:00,,0,zeeshan0772/MIPS-Pipeline-Implementation,638762265,Verilog,MIPS-Pipeline-Implementation,12,0,2023-05-10 03:48:16+00:00,[],None
152,https://github.com/suleymankoramaz/331-Computer-Organization.git,2023-05-09 13:13:48+00:00,GTU 331 Computer Organization - Assigments,0,suleymankoramaz/331-Computer-Organization,638485927,Verilog,331-Computer-Organization,26263,0,2023-05-09 13:20:05+00:00,[],None
153,https://github.com/TarunkumarKondala/single-port-ram.git,2023-05-05 06:33:50+00:00,,0,TarunkumarKondala/single-port-ram,636568342,Verilog,single-port-ram,335,0,2023-05-05 06:36:25+00:00,[],None
154,https://github.com/bear917/my_verilog.git,2023-05-04 07:30:50+00:00,,0,bear917/my_verilog,636130345,Verilog,my_verilog,3,0,2023-05-04 07:32:23+00:00,[],None
155,https://github.com/nadinehisham/Bank-Management-System-using-Verilog.git,2023-05-03 22:00:32+00:00,,0,nadinehisham/Bank-Management-System-using-Verilog,635982330,Verilog,Bank-Management-System-using-Verilog,2802,0,2023-05-03 22:03:12+00:00,[],None
156,https://github.com/Benisonpin/Open-Source-Xilink.git,2023-05-04 03:13:20+00:00,,0,Benisonpin/Open-Source-Xilink,636055436,Verilog,Open-Source-Xilink,13951,0,2023-05-04 03:13:52+00:00,[],
157,https://github.com/Sahil9425/64bitveidicmultiplier.git,2023-04-30 10:51:25+00:00,64 bit Vedic calculator without floating point.,0,Sahil9425/64bitveidicmultiplier,634505133,Verilog,64bitveidicmultiplier,9368,0,2023-04-30 11:03:40+00:00,[],None
158,https://github.com/xiaotianbc/verilog_modules.git,2023-04-30 06:53:08+00:00,,1,xiaotianbc/verilog_modules,634452112,Verilog,verilog_modules,2233,0,2023-04-30 06:53:53+00:00,[],None
159,https://github.com/DenizUlucan/gs_odev.git,2023-04-30 13:06:13+00:00,Gömülü Sistemler Ödev,0,DenizUlucan/gs_odev,634537499,Verilog,gs_odev,1,0,2023-04-30 13:06:41+00:00,[],None
160,https://github.com/azure-123/Electronic-clock-with-VGA-and-bluetooth.git,2023-05-01 12:55:01+00:00,Electronic clock project for digital logic course,0,azure-123/Electronic-clock-with-VGA-and-bluetooth,634879091,Verilog,Electronic-clock-with-VGA-and-bluetooth,1256,0,2023-05-01 12:58:01+00:00,[],None
161,https://github.com/Junqing54/SRAM_BIST.git,2023-05-06 02:15:08+00:00,,0,Junqing54/SRAM_BIST,636928505,Verilog,SRAM_BIST,166,0,2023-05-07 18:59:51+00:00,[],None
162,https://github.com/Lucas-Pasin/MIPS-Multiciclo.git,2023-05-05 20:17:54+00:00,"Implementação de um processador mínimo baseado no MIPS multiciclo, trabalho de Organização de Computadores.",1,Lucas-Pasin/MIPS-Multiciclo,636858366,Verilog,MIPS-Multiciclo,6822,0,2023-05-05 20:57:44+00:00,[],None
163,https://github.com/Adsol24/verilog.git,2023-05-01 20:57:06+00:00,here are my verlog projects and solutions,0,Adsol24/verilog,635043927,Verilog,verilog,7,0,2023-05-09 21:57:00+00:00,[],None
164,https://github.com/adel6-ahmed/rum.git,2023-05-01 16:03:55+00:00,port ram,0,adel6-ahmed/rum,634946832,Verilog,rum,3,0,2023-05-01 16:12:52+00:00,[],None
165,https://github.com/RISCO-5bola/datapath-temporario-riscv.git,2023-05-08 13:12:38+00:00,,0,RISCO-5bola/datapath-temporario-riscv,637812835,Verilog,datapath-temporario-riscv,7247,0,2023-05-10 16:58:24+00:00,[],None
166,https://github.com/FoolgryGamer/multiplier.git,2023-05-03 05:55:07+00:00,,0,FoolgryGamer/multiplier,635634149,Verilog,multiplier,7,0,2023-05-03 06:08:12+00:00,[],None
167,https://github.com/arshahtsham/vsdflow.git,2023-05-16 17:38:28+00:00,,0,arshahtsham/vsdflow,641545051,Verilog,vsdflow,13697,0,2023-05-16 17:38:48+00:00,[],https://api.github.com/licenses/apache-2.0
168,https://github.com/meison-lee/Computer-Architecture.git,2023-05-17 06:13:23+00:00,,0,meison-lee/Computer-Architecture,641769701,Verilog,Computer-Architecture,629,0,2023-05-17 06:15:18+00:00,[],None
169,https://github.com/PRAGATI-0102/Carry-Select-Adder-Day-036-.git,2023-05-15 16:49:15+00:00,A Carry Select Adder is a type of parallel adder that improves the performance of large addition operations by splitting the addition into multiple smaller sections.,0,PRAGATI-0102/Carry-Select-Adder-Day-036-,641041648,Verilog,Carry-Select-Adder-Day-036-,128,0,2023-05-15 16:51:28+00:00,[],None
170,https://github.com/jchin2/caravel_user_project_analog.git,2023-05-03 17:32:40+00:00,,0,jchin2/caravel_user_project_analog,635897249,Verilog,caravel_user_project_analog,102,0,2023-05-03 17:32:47+00:00,[],https://api.github.com/licenses/apache-2.0
171,https://github.com/jhlee25/EE-371.git,2023-05-07 01:18:43+00:00,Design Of Digital Circuits And Systems,0,jhlee25/EE-371,637252567,Verilog,EE-371,36937,0,2023-09-27 04:38:18+00:00,[],None
172,https://github.com/o0w0v/CPU.git,2023-05-17 03:43:26+00:00,自作CPU,0,o0w0v/CPU,641729027,Verilog,CPU,2781,0,2023-05-17 03:57:33+00:00,[],None
173,https://github.com/EhabMostafaa/System-project.git,2023-05-17 09:22:37+00:00,System Processor ,0,EhabMostafaa/System-project,641841696,Verilog,System-project,841,0,2023-05-17 09:24:03+00:00,[],None
174,https://github.com/ushikawa93/lockin_coherent_average.git,2023-05-10 21:18:39+00:00,Lockin y promediacion coherente. ,0,ushikawa93/lockin_coherent_average,639143993,Verilog,lockin_coherent_average,105645,0,2023-05-10 21:51:40+00:00,[],https://api.github.com/licenses/mit
175,https://github.com/a2ke5e1/COA-labs.git,2023-05-15 17:41:00+00:00,,0,a2ke5e1/COA-labs,641061419,Verilog,COA-labs,4,0,2023-05-15 17:58:01+00:00,[],None
176,https://github.com/22aronl/PipelinedProcessor.git,2023-05-01 22:12:09+00:00,cs429h proj,0,22aronl/PipelinedProcessor,635063398,Verilog,PipelinedProcessor,43,0,2024-02-12 21:19:07+00:00,[],None
177,https://github.com/chaithanya739/Vesprisc.git,2023-05-12 21:15:41+00:00,,0,chaithanya739/Vesprisc,640048539,Verilog,Vesprisc,20,0,2024-01-10 08:15:15+00:00,[],None
178,https://github.com/FelixTsubame/DigitalCircuitDesign.git,2023-05-17 08:13:45+00:00,,0,FelixTsubame/DigitalCircuitDesign,641814062,Verilog,DigitalCircuitDesign,2438,0,2023-05-18 04:32:38+00:00,[],None
179,https://github.com/nouranh02/MIPS_processor.git,2023-05-14 21:06:24+00:00,,0,nouranh02/MIPS_processor,640671857,Verilog,MIPS_processor,10031,0,2023-05-14 21:12:12+00:00,[],None
180,https://github.com/parmissud/MIPS.git,2023-05-15 10:57:31+00:00,,0,parmissud/MIPS,640894727,Verilog,MIPS,200,0,2023-05-15 11:00:34+00:00,[],None
181,https://github.com/abdallahabdelaziz1/user_proj_mul32.git,2023-05-16 14:22:38+00:00,,0,abdallahabdelaziz1/user_proj_mul32,641465566,Verilog,user_proj_mul32,41725,0,2023-05-16 14:23:12+00:00,[],https://api.github.com/licenses/apache-2.0
182,https://github.com/hienthunguyen/donghotk.git,2023-05-13 01:56:36+00:00,,0,hienthunguyen/donghotk,640098803,Verilog,donghotk,41,0,2023-05-13 02:08:36+00:00,[],None
183,https://github.com/emirhantopcu/bbm233.git,2023-05-10 15:05:58+00:00,lab experiments for class BBM233 Logic Design Lab,0,emirhantopcu/bbm233,639009796,Verilog,bbm233,870,0,2023-05-10 15:07:12+00:00,[],None
184,https://github.com/ranawai/cmpe630_project_tb.git,2023-05-09 16:12:52+00:00,the testbench for the components in the digital ic final project,0,ranawai/cmpe630_project_tb,638566447,Verilog,cmpe630_project_tb,6,0,2023-05-09 16:13:30+00:00,[],None
185,https://github.com/HPS-1/RISC-VProcessorProject-ECE320.git,2023-05-08 21:54:49+00:00,5-stage pipelined RISC-V processor in verilog,0,HPS-1/RISC-VProcessorProject-ECE320,638002366,Verilog,RISC-VProcessorProject-ECE320,313,0,2023-09-17 00:31:29+00:00,[],None
186,https://github.com/baddogxx/HDMI-Colorbar.git,2023-05-08 16:13:41+00:00,,0,baddogxx/HDMI-Colorbar,637888664,Verilog,HDMI-Colorbar,9,0,2023-05-08 16:15:03+00:00,[],None
187,https://github.com/Adil-j/ADLD.git,2023-05-17 10:06:00+00:00,,0,Adil-j/ADLD,641858873,Verilog,ADLD,385,0,2023-05-17 10:13:43+00:00,[],None
188,https://github.com/afan2023/vcpu1.git,2023-05-05 14:36:19+00:00,prototyping a processor,0,afan2023/vcpu1,636742620,Verilog,vcpu1,30,0,2023-05-12 01:52:04+00:00,[],https://api.github.com/licenses/bsd-3-clause
189,https://github.com/mireavmis/UART.git,2023-05-05 20:50:39+00:00,,0,mireavmis/UART,636867097,Verilog,UART,19,0,2023-05-05 20:51:34+00:00,[],None
190,https://github.com/JBedichek/CNN-Verilog.git,2023-05-02 03:00:09+00:00,Verilog files for convolutional neural network implementations. ,0,JBedichek/CNN-Verilog,635128287,Verilog,CNN-Verilog,5,0,2023-05-02 03:02:26+00:00,[],None
191,https://github.com/owtlaw6/LD-Xilinx-verilog.git,2023-05-01 14:21:20+00:00,,0,owtlaw6/LD-Xilinx-verilog,634909448,Verilog,LD-Xilinx-verilog,28087,0,2023-05-01 14:31:55+00:00,[],None
192,https://github.com/gentlefr0g/LearnVerilogfromZero.git,2023-05-05 01:06:43+00:00,,0,gentlefr0g/LearnVerilogfromZero,636490971,Verilog,LearnVerilogfromZero,8,0,2023-05-05 01:11:50+00:00,[],None
193,https://github.com/mehrzadian/Verilog.git,2023-05-01 12:12:34+00:00,computer architecture projects,0,mehrzadian/Verilog,634866029,Verilog,Verilog,3,0,2023-05-01 12:15:52+00:00,[],None
194,https://github.com/jtsuchiyama/COEN-122.git,2023-05-01 00:19:03+00:00,Repository for the labs from COEN 122: Computer Architecture,0,jtsuchiyama/COEN-122,634698886,Verilog,COEN-122,242,0,2023-05-01 00:21:12+00:00,[],None
195,https://github.com/Khubaib2002/Computer_Architecture_project.git,2023-05-08 06:56:00+00:00,"Contains the code and report for the Computer Architecture project for the spring semester 2023, Habib University. Made by Muhammad Khubaib and Owais Aijaz",1,Khubaib2002/Computer_Architecture_project,637669156,Verilog,Computer_Architecture_project,2082,0,2023-05-08 07:26:28+00:00,[],None
196,https://github.com/du6293/IDEC.git,2023-05-07 18:41:24+00:00,Verilog design training using Intel FPGA organized by IDEC.,0,du6293/IDEC,637501248,Verilog,IDEC,38,0,2023-05-07 19:10:07+00:00,[],None
197,https://github.com/vasyavasilevs/6sem_fpga_lab.git,2023-05-08 15:22:47+00:00,,0,vasyavasilevs/6sem_fpga_lab,637868143,Verilog,6sem_fpga_lab,2,0,2023-09-10 19:30:39+00:00,[],None
198,https://github.com/laxmigayatri2003/Ram_Design.git,2023-05-11 05:20:55+00:00,"RAM (Random Access Memory) is a type of computer memory that temporarily stores data that a computer processor needs to access quickly. It is a volatile memory, meaning that its contents are lost when the computer is turned off or restarted.",0,laxmigayatri2003/Ram_Design,639259230,Verilog,Ram_Design,170,0,2023-05-11 05:25:29+00:00,[],None
199,https://github.com/NouranAbdelaziz/bidir_io_example.git,2023-05-14 10:47:38+00:00,,0,NouranAbdelaziz/bidir_io_example,640513044,Verilog,bidir_io_example,41721,0,2023-05-14 10:48:10+00:00,[],https://api.github.com/licenses/apache-2.0
200,https://github.com/MysticaLee/SoundDisplay.git,2023-05-08 18:05:23+00:00,Sound Display and Entertainment (SDE) system with FPGA (EE2026 Group Project),0,MysticaLee/SoundDisplay,637930944,Verilog,SoundDisplay,30887,0,2023-12-06 09:51:11+00:00,"['verilog', 'fpga']",None
201,https://github.com/Seif2001/rVProc.git,2023-04-30 13:46:07+00:00,,0,Seif2001/rVProc,634547944,Verilog,rVProc,700,0,2023-11-14 11:51:03+00:00,[],None
202,https://github.com/aa08453/FPGA-Space_Invaders.git,2023-05-12 04:50:34+00:00,DLD Final Project: Space Invaders Game,0,aa08453/FPGA-Space_Invaders,639723320,Verilog,FPGA-Space_Invaders,12871,0,2023-05-13 17:08:49+00:00,"['dld-project', 'fpga', 'verilog']",None
203,https://github.com/tkulhane/Digitizer_vhdl.git,2023-05-09 21:19:28+00:00,Digitizer libero fpga project,0,tkulhane/Digitizer_vhdl,638672286,Verilog,Digitizer_vhdl,5080877,0,2024-02-19 16:46:13+00:00,[],None
204,https://github.com/nguyenvietthi/get_boolean_from_netlist.git,2023-05-04 10:36:22+00:00,,0,nguyenvietthi/get_boolean_from_netlist,636203949,Verilog,get_boolean_from_netlist,18,0,2023-05-04 11:03:15+00:00,[],None
205,https://github.com/luizeduardoreis/FPGACalculator.git,2023-05-05 14:12:38+00:00,,0,luizeduardoreis/FPGACalculator,636732834,Verilog,FPGACalculator,13,0,2023-05-05 14:33:13+00:00,[],None
206,https://github.com/tatakassab/SignedMultiplier.git,2023-04-30 00:09:37+00:00,A Signed 8-bit * 8-bit binary Multiplier that is to be implemented using an FPGA Basys3 board,1,tatakassab/SignedMultiplier,634385878,Verilog,SignedMultiplier,10112,0,2023-05-14 01:59:07+00:00,[],None
207,https://github.com/alperenaydinn/trafficligths.git,2023-04-30 13:41:09+00:00,gomulu odev,0,alperenaydinn/trafficligths,634546630,Verilog,trafficligths,5503,0,2023-04-30 13:41:55+00:00,[],None
208,https://github.com/Nekkit6/7lab.git,2023-05-08 14:14:19+00:00,,0,Nekkit6/7lab,637838902,Verilog,7lab,3,0,2023-05-08 14:19:01+00:00,[],None
209,https://github.com/LaibaZehra/Computer_Architecture_RISC_V_Processor.git,2023-05-01 13:50:16+00:00,,0,LaibaZehra/Computer_Architecture_RISC_V_Processor,634897984,Verilog,Computer_Architecture_RISC_V_Processor,26,0,2023-05-06 06:48:51+00:00,[],None
210,https://github.com/azure-123/CPU-31-instructions.git,2023-05-01 13:36:48+00:00,CPU with 31 instructions for principles of computer composition course.,0,azure-123/CPU-31-instructions,634893074,Verilog,CPU-31-instructions,872,0,2023-05-01 13:37:20+00:00,[],None
211,https://github.com/Kaisadale/FPGA-common-module-verilog.git,2023-05-02 17:23:14+00:00,common interface based on verilog,0,Kaisadale/FPGA-common-module-verilog,635432621,Verilog,FPGA-common-module-verilog,55,0,2023-05-02 17:33:15+00:00,[],None
212,https://github.com/howru0321/CSED273.git,2023-05-03 07:31:44+00:00,,0,howru0321/CSED273,635664996,Verilog,CSED273,10662,0,2023-05-03 07:34:51+00:00,[],None
213,https://github.com/SeunOjuoko/AdvancedDigitalElectronics.git,2023-05-04 12:18:54+00:00,Here are the Labs and Assignments for Advanced Digital Electronic Projects,0,SeunOjuoko/AdvancedDigitalElectronics,636242879,Verilog,AdvancedDigitalElectronics,38193,0,2023-05-04 12:20:57+00:00,[],None
214,https://github.com/KedharGuhan/Pipelined-FPMAC-system.git,2023-05-04 20:02:02+00:00,Course Project implemented on Nexus A7 FPGA,0,KedharGuhan/Pipelined-FPMAC-system,636417960,Verilog,Pipelined-FPMAC-system,12,0,2023-05-04 20:05:14+00:00,[],None
215,https://github.com/Giorgi-Solo/UART.git,2023-05-06 12:07:31+00:00,,0,Giorgi-Solo/UART,637068082,Verilog,UART,1246,0,2023-05-06 12:08:27+00:00,[],None
216,https://github.com/JonathanGao/avb.git,2023-05-06 02:52:20+00:00,tools benchmark,0,JonathanGao/avb,636936609,Verilog,avb,2,0,2023-05-06 03:04:33+00:00,[],None
217,https://github.com/kengirie/ouyou-shuseki-system.git,2023-05-06 07:13:06+00:00,,0,kengirie/ouyou-shuseki-system,636992351,Verilog,ouyou-shuseki-system,4968,0,2023-05-14 06:15:57+00:00,[],None
218,https://github.com/Priyanshu4650/RISC-V-datapath.git,2023-05-06 09:38:54+00:00,,0,Priyanshu4650/RISC-V-datapath,637030250,Verilog,RISC-V-datapath,41,0,2023-05-07 15:36:26+00:00,[],None
219,https://github.com/AshFahim/4-bit-ALU.git,2023-05-07 09:16:07+00:00,"A 4-bit ALU which can perform NOR, ADD, XNOR, SUB with 3 flag registers (zero, sign, carry)",0,AshFahim/4-bit-ALU,637346000,Verilog,4-bit-ALU,163,0,2023-05-07 09:18:18+00:00,[],None
220,https://github.com/AtlasFPGA/Tang_nano_9k_Miguel_A_Rodriguez_Jodar_mcleod_ideafix_MODULOS_ENTRENAMIENTO_VERILOG.git,2023-05-07 08:52:46+00:00,Ejercicios de Miguel Angel en Verilog para microfpgas,1,AtlasFPGA/Tang_nano_9k_Miguel_A_Rodriguez_Jodar_mcleod_ideafix_MODULOS_ENTRENAMIENTO_VERILOG,637340300,Verilog,Tang_nano_9k_Miguel_A_Rodriguez_Jodar_mcleod_ideafix_MODULOS_ENTRENAMIENTO_VERILOG,873,0,2023-05-07 22:01:48+00:00,"['hdl', 'tangnano9k', 'verilog', 'sipeed-tang-nano-9k']",None
221,https://github.com/wangwq2185/UART.git,2023-05-14 02:33:30+00:00,UART,0,wangwq2185/UART,640416253,Verilog,UART,42,0,2023-05-14 03:29:28+00:00,[],None
222,https://github.com/ducminhnguyen123/special_queue.git,2023-05-13 09:32:04+00:00,,0,ducminhnguyen123/special_queue,640191972,Verilog,special_queue,268,0,2023-05-13 09:41:58+00:00,[],None
223,https://github.com/Sukarna-Sarker-Dola/VLSI-DESIGN-CSE460.git,2023-05-13 18:44:53+00:00,,0,Sukarna-Sarker-Dola/VLSI-DESIGN-CSE460,640336968,Verilog,VLSI-DESIGN-CSE460,2999,0,2023-05-14 12:26:50+00:00,[],None
224,https://github.com/nikosstyl/FPGA-FIR-Filter-Microprocessor-Design.git,2023-05-14 09:40:43+00:00,,0,nikosstyl/FPGA-FIR-Filter-Microprocessor-Design,640497502,Verilog,FPGA-FIR-Filter-Microprocessor-Design,17465,0,2023-09-02 08:25:51+00:00,[],None
225,https://github.com/Lokesh253/Systolic_Arrays.git,2023-05-13 11:17:13+00:00,,0,Lokesh253/Systolic_Arrays,640217896,Verilog,Systolic_Arrays,8,0,2023-07-26 10:21:31+00:00,[],None
226,https://github.com/pohsien17/HDLbits.git,2023-05-14 05:38:34+00:00,practice verilog on HDLbits website,0,pohsien17/HDLbits,640446448,Verilog,HDLbits,159,0,2023-05-14 05:59:52+00:00,[],None
227,https://github.com/sonnyshiau/lenet-5-accelerator-engine.git,2023-05-11 14:42:40+00:00,,0,sonnyshiau/lenet-5-accelerator-engine,639483605,Verilog,lenet-5-accelerator-engine,23,0,2023-10-19 13:58:33+00:00,[],https://api.github.com/licenses/mit
228,https://github.com/yz-gu/EE533.git,2023-05-10 18:05:03+00:00,,0,yz-gu/EE533,639079886,Verilog,EE533,26614,0,2023-08-15 22:28:28+00:00,[],None
229,https://github.com/Elarizzzz/DE10-Standart_Projects.git,2023-05-15 19:26:32+00:00,,0,Elarizzzz/DE10-Standart_Projects,641100490,Verilog,DE10-Standart_Projects,1,0,2023-05-15 19:34:26+00:00,[],None
230,https://github.com/emmanuel11232/RISCV-32I-processor.git,2023-05-16 03:46:20+00:00,,1,emmanuel11232/RISCV-32I-processor,641231036,Verilog,RISCV-32I-processor,598,0,2023-05-17 19:34:23+00:00,[],None
231,https://github.com/White-Sunday/FPU754.git,2023-05-16 10:53:55+00:00,,0,White-Sunday/FPU754,641379967,Verilog,FPU754,504,0,2023-06-05 10:20:10+00:00,[],None
232,https://github.com/ahmedashrafalaaser/digital-design-codes.git,2023-05-17 09:58:50+00:00,some code of learning digital design track in verilog,0,ahmedashrafalaaser/digital-design-codes,641856075,Verilog,digital-design-codes,2351,0,2023-05-17 10:38:59+00:00,[],None
233,https://github.com/MohamedKhaledMohamedAli/Algorithm-to-find-the-Greatest-Common-Divisor-GCD-of-two-numbers.git,2023-05-17 10:25:34+00:00,,0,MohamedKhaledMohamedAli/Algorithm-to-find-the-Greatest-Common-Divisor-GCD-of-two-numbers,641865876,Verilog,Algorithm-to-find-the-Greatest-Common-Divisor-GCD-of-two-numbers,4,0,2023-05-17 10:33:27+00:00,[],None
234,https://github.com/erikgna/verilog_class.git,2023-05-12 13:45:00+00:00,,0,erikgna/verilog_class,639904362,Verilog,verilog_class,17,0,2023-05-22 12:39:55+00:00,[],None
235,https://github.com/jimbrake/piotro-ppcpu.git,2023-05-05 02:19:39+00:00,,0,jimbrake/piotro-ppcpu,636507605,Verilog,piotro-ppcpu,159,0,2023-05-05 02:20:08+00:00,[],None
236,https://github.com/Dasharo/verilog-tpm-fifo-registers.git,2023-04-30 09:59:08+00:00,Verilog module implementing TPM FIFO register space and locality state machine,0,Dasharo/verilog-tpm-fifo-registers,634493064,Verilog,verilog-tpm-fifo-registers,66,0,2023-05-19 10:11:28+00:00,[],https://api.github.com/licenses/lgpl-2.1
237,https://github.com/peragmat/MIaS.git,2023-05-02 19:08:49+00:00,,0,peragmat/MIaS,635471203,Verilog,MIaS,2849,0,2023-05-05 09:15:18+00:00,[],None
238,https://github.com/JishDas/pipeAcc16.git,2023-05-14 14:09:12+00:00,16 bit 4 stage pipelined Accumulator based processor,0,JishDas/pipeAcc16,640564291,Verilog,pipeAcc16,29,0,2023-05-14 14:25:23+00:00,[],None
239,https://github.com/NelsonIVL/pipelined_RISC_V.git,2023-05-10 01:36:59+00:00,,0,NelsonIVL/pipelined_RISC_V,638729936,Verilog,pipelined_RISC_V,23,0,2023-05-26 02:10:59+00:00,[],None
240,https://github.com/Temix707/APS.git,2023-05-16 13:16:16+00:00,CYBERcobra 3000 Pro 2.0 architecture and its microarchitecture,0,Temix707/APS,641436603,Verilog,APS,15043,0,2023-06-17 21:22:56+00:00,[],None
241,https://github.com/AlanPonnachan/Mini_project-FPGA-Bird-s-eye-view.git,2023-05-17 12:41:07+00:00,,0,AlanPonnachan/Mini_project-FPGA-Bird-s-eye-view,641917448,Verilog,Mini_project-FPGA-Bird-s-eye-view,8591,0,2023-05-17 15:28:54+00:00,[],None
242,https://github.com/Denis2810/car__parking.git,2023-05-17 20:19:14+00:00,,0,Denis2810/car__parking,642097670,Verilog,car__parking,3,0,2023-05-17 20:20:05+00:00,[],None
243,https://github.com/natruffles/FPG8.git,2023-05-17 21:55:45+00:00,Verilog implementation of a computer architecture project (single-bus processor) on an iCEstick FPGA,0,natruffles/FPG8,642123818,Verilog,FPG8,845,0,2023-06-18 19:35:58+00:00,"['computer-architecture', 'fpga', 'verilog', 'processor-design', 'testbench']",None
244,https://github.com/vbyash/Sequence_Detector.git,2023-05-12 20:00:29+00:00,,0,vbyash/Sequence_Detector,640029468,Verilog,Sequence_Detector,103,0,2023-06-17 10:32:25+00:00,[],None
245,https://github.com/MadhuriPotta/Brent_Kung_Adder.git,2023-05-12 06:10:13+00:00,,0,MadhuriPotta/Brent_Kung_Adder,639744231,Verilog,Brent_Kung_Adder,20,0,2023-05-12 06:11:26+00:00,[],None
246,https://github.com/lin881105/DCD.git,2023-05-07 09:54:10+00:00,,0,lin881105/DCD,637355006,Verilog,DCD,1004,0,2023-05-07 09:58:38+00:00,[],None
247,https://github.com/laxmigayatri2003/Singleport_ROM.git,2023-05-11 05:43:44+00:00,,0,laxmigayatri2003/Singleport_ROM,639265091,Verilog,Singleport_ROM,38,0,2023-05-11 05:44:53+00:00,[],None
248,https://github.com/shalan/caravel_ips_tc.git,2023-04-30 15:55:30+00:00,,2,shalan/caravel_ips_tc,634584478,Verilog,caravel_ips_tc,41748,0,2023-04-30 15:56:11+00:00,[],https://api.github.com/licenses/apache-2.0
249,https://github.com/johnwinans/IceStick-Examples-Icarus.git,2023-04-30 20:24:20+00:00,,0,johnwinans/IceStick-Examples-Icarus,634654777,Verilog,IceStick-Examples-Icarus,112,0,2023-04-30 20:52:23+00:00,[],https://api.github.com/licenses/gpl-3.0
250,https://github.com/AshtonSW/Computer_Engineering_Lab_2.git,2023-05-06 06:38:21+00:00,,0,AshtonSW/Computer_Engineering_Lab_2,636983431,Verilog,Computer_Engineering_Lab_2,12658,0,2023-05-06 06:51:03+00:00,[],None
251,https://github.com/YuhengLiu6/ComputerArchitecture.git,2023-05-03 09:48:16+00:00,This is one of my course project to implement ComputerArchitecture,0,YuhengLiu6/ComputerArchitecture,635713547,Verilog,ComputerArchitecture,1797,0,2023-05-03 09:51:22+00:00,[],None
252,https://github.com/nkulkarni78/Verilog.git,2023-05-03 03:32:08+00:00,Contains behavioral description codes and notes,0,nkulkarni78/Verilog,635599519,Verilog,Verilog,47112,0,2023-05-03 05:14:40+00:00,[],None
253,https://github.com/jaykrish-rishi/RV32V.git,2023-05-03 16:00:27+00:00,,0,jaykrish-rishi/RV32V,635862759,Verilog,RV32V,1934,0,2023-07-23 16:23:10+00:00,[],None
254,https://github.com/Mohamed-Ayman27/GCD.git,2023-05-03 18:36:25+00:00,,0,Mohamed-Ayman27/GCD,635919938,Verilog,GCD,13,0,2023-05-03 18:43:08+00:00,[],None
255,https://github.com/Ahmeddtarek/Microprocessor.git,2023-05-08 21:01:13+00:00,a Microprocessor contain ALU and memory using Verilog ,0,Ahmeddtarek/Microprocessor,637988630,Verilog,Microprocessor,5,0,2023-05-08 21:12:18+00:00,[],None
256,https://github.com/bushbecky/FPGA-Mario.git,2023-05-08 21:01:37+00:00,,0,bushbecky/FPGA-Mario,637988752,Verilog,FPGA-Mario,43485,0,2023-05-08 21:02:39+00:00,[],None
257,https://github.com/ashfamisha/spsca.git,2023-05-09 12:30:07+00:00,Sample test project for Caravel project,0,ashfamisha/spsca,638462431,Verilog,spsca,174800,0,2023-05-10 09:02:44+00:00,[],https://api.github.com/licenses/apache-2.0
258,https://github.com/Youssofalwardany/DigitalDesignProject2.git,2023-05-08 13:02:41+00:00,DD1 Project 2,0,Youssofalwardany/DigitalDesignProject2,637808858,Verilog,DigitalDesignProject2,116,0,2023-05-10 15:45:11+00:00,[],None
259,https://github.com/maxmanmius/Yoshis_Nightmare_Joystick.git,2023-05-05 17:30:04+00:00,,0,maxmanmius/Yoshis_Nightmare_Joystick,636805582,Verilog,Yoshis_Nightmare_Joystick,6873,0,2023-06-09 22:04:34+00:00,[],None
260,https://github.com/hellopuza/Verilog-tasks.git,2023-05-11 17:54:49+00:00,,0,hellopuza/Verilog-tasks,639558346,Verilog,Verilog-tasks,13,0,2023-05-11 18:02:31+00:00,[],None
261,https://github.com/ninjaiceflame/homework2.git,2023-05-11 22:11:15+00:00,SDES lab / homework,0,ninjaiceflame/homework2,639635312,Verilog,homework2,15661,0,2023-05-12 06:43:59+00:00,[],None
262,https://github.com/MadhuriPotta/ALU.git,2023-05-12 04:13:59+00:00,ALU in Verilog HDL ,0,MadhuriPotta/ALU,639714654,Verilog,ALU,1,0,2023-05-12 04:14:44+00:00,[],None
263,https://github.com/digilog81/FPGA.git,2023-05-14 09:33:39+00:00,,0,digilog81/FPGA,640495802,Verilog,FPGA,2,0,2023-05-28 15:49:43+00:00,[],None
264,https://github.com/Aswin-Raj-K/SRAM-256X4b-BIST.git,2023-05-15 03:36:55+00:00,,0,Aswin-Raj-K/SRAM-256X4b-BIST,640749685,Verilog,SRAM-256X4b-BIST,377,0,2023-05-15 03:40:12+00:00,[],None
265,https://github.com/KentLai/FPGA.git,2023-05-13 08:50:46+00:00,,0,KentLai/FPGA,640181941,Verilog,FPGA,2,0,2023-05-13 08:52:38+00:00,[],None
266,https://github.com/Devil-SX/HDLDesign.git,2023-05-16 03:42:32+00:00,,0,Devil-SX/HDLDesign,641230035,Verilog,HDLDesign,15,0,2023-07-05 17:04:42+00:00,[],None
267,https://github.com/arshahtsham/OpenLane.git,2023-05-16 17:40:37+00:00,,0,arshahtsham/OpenLane,641545833,Verilog,OpenLane,870480,0,2023-05-16 19:13:58+00:00,[],https://api.github.com/licenses/apache-2.0
268,https://github.com/zh0uyf/Misc.git,2023-05-01 20:24:07+00:00,,0,zh0uyf/Misc,635034637,Verilog,Misc,12,0,2023-05-01 20:26:12+00:00,[],None
269,https://github.com/geethasreekoncha/PSBG-16-bit-LFSR.git,2023-05-04 15:26:07+00:00,,0,geethasreekoncha/PSBG-16-bit-LFSR,636321714,Verilog,PSBG-16-bit-LFSR,3,0,2023-11-14 20:28:37+00:00,[],None
270,https://github.com/srinivasbonthu551/dual_ram.git,2023-05-03 15:40:53+00:00,,0,srinivasbonthu551/dual_ram,635855052,Verilog,dual_ram,69,0,2023-05-03 16:10:58+00:00,[],None
271,https://github.com/dakk/simplecpu.git,2023-05-11 10:01:56+00:00,,0,dakk/simplecpu,639358476,Verilog,simplecpu,2,0,2023-05-11 10:02:29+00:00,[],None
272,https://github.com/k-motohashi51/ITF-COJT-donyu.git,2023-05-17 04:19:44+00:00,,0,k-motohashi51/ITF-COJT-donyu,641738143,Verilog,ITF-COJT-donyu,3990,0,2024-04-09 09:01:03+00:00,[],None
273,https://github.com/rajivbishwokarma/matrix_vector_multiplier.git,2023-05-05 07:40:33+00:00,,0,rajivbishwokarma/matrix_vector_multiplier,636590688,Verilog,matrix_vector_multiplier,6804,0,2023-05-05 08:27:48+00:00,[],None
274,https://github.com/reyessanchezo/EENG370-Design_and_Synthesis.git,2023-05-08 22:43:15+00:00,Various files for class labs and final project. ,0,reyessanchezo/EENG370-Design_and_Synthesis,638013482,Verilog,EENG370-Design_and_Synthesis,45957,0,2023-05-08 22:53:35+00:00,[],None
275,https://github.com/Gnanaprasanna-korada/Router1x3.git,2023-05-11 06:29:19+00:00,,0,Gnanaprasanna-korada/Router1x3,639279089,Verilog,Router1x3,8,0,2023-05-11 06:44:32+00:00,[],None
276,https://github.com/mohitsharma-iitj/Ping-Pong-DD-project.git,2023-05-11 05:50:05+00:00,,0,mohitsharma-iitj/Ping-Pong-DD-project,639266829,Verilog,Ping-Pong-DD-project,13,0,2023-05-11 05:51:01+00:00,[],None
277,https://github.com/Kikatdrrr/Lab.git,2023-05-17 13:14:04+00:00,數邏Lab,0,Kikatdrrr/Lab,641931392,Verilog,Lab,44,0,2023-05-30 06:26:52+00:00,[],None
278,https://github.com/Hades-Levi/RISC_CPU_8bit.git,2023-05-14 09:09:23+00:00,参考《ASIC设计理论与实践RTL验证、综合与版图设计》实现的RISC的8位CPU，支持HLT/SKZ/ADD/AND/XOR/LDA/STO/JMP指令,0,Hades-Levi/RISC_CPU_8bit,640490176,Verilog,RISC_CPU_8bit,18,0,2023-05-14 09:10:39+00:00,[],None
279,https://github.com/MohanSardar01/Verilog.git,2023-05-17 10:01:30+00:00,Practicing Verilog HDL Coding Here!,0,MohanSardar01/Verilog,641857160,Verilog,Verilog,3,0,2023-05-17 10:09:37+00:00,[],None
280,https://github.com/tadatizutest/caravel_user_project00.git,2023-05-11 15:29:27+00:00,,0,tadatizutest/caravel_user_project00,639504055,Verilog,caravel_user_project00,41725,0,2023-05-11 15:30:03+00:00,[],https://api.github.com/licenses/apache-2.0
281,https://github.com/SaidSantana/AC_PR3.git,2023-05-10 21:17:23+00:00,,0,SaidSantana/AC_PR3,639143656,Verilog,AC_PR3,19,0,2023-05-10 21:21:27+00:00,[],None
282,https://github.com/Sure10times/scientific-work-with-integreated-circuits.git,2023-05-15 03:17:27+00:00,,0,Sure10times/scientific-work-with-integreated-circuits,640745231,Verilog,scientific-work-with-integreated-circuits,36,0,2023-06-02 15:07:32+00:00,[],None
283,https://github.com/helinharmanci/logic_design_ceng232.git,2023-05-09 12:39:39+00:00,Homeworks that I've done during ceng232 course,0,helinharmanci/logic_design_ceng232,638469137,Verilog,logic_design_ceng232,822,0,2023-05-09 12:42:48+00:00,[],None
284,https://github.com/ZhangHongrui99/sram_ctr_ahb.git,2023-05-17 02:05:04+00:00,,0,ZhangHongrui99/sram_ctr_ahb,641704272,Verilog,sram_ctr_ahb,7,0,2023-05-17 02:12:21+00:00,[],None
285,https://github.com/dwRchyngqxs/Verilog_testfiles.git,2023-05-12 14:14:10+00:00,A lot of verilog testfiles from repos,0,dwRchyngqxs/Verilog_testfiles,639915912,Verilog,Verilog_testfiles,14195,0,2023-05-12 14:15:38+00:00,[],None
286,https://github.com/MateoGonzar/Proyecto-MIPS-Verilog.git,2023-05-12 13:46:16+00:00,Proyecto de MIPS hecho en Verilog.,0,MateoGonzar/Proyecto-MIPS-Verilog,639904902,Verilog,Proyecto-MIPS-Verilog,22,0,2023-05-23 03:41:05+00:00,[],None
287,https://github.com/TashiSoldin/EEE4120F-Project.git,2023-05-01 14:39:44+00:00,,0,TashiSoldin/EEE4120F-Project,634916244,Verilog,EEE4120F-Project,49290,0,2023-05-23 13:52:40+00:00,[],https://api.github.com/licenses/mit
288,https://github.com/Pirespvf/usb_device_core_clio_demo.git,2023-05-01 15:01:51+00:00,,0,Pirespvf/usb_device_core_clio_demo,634924308,Verilog,usb_device_core_clio_demo,37,0,2023-05-01 15:07:31+00:00,[],None
289,https://github.com/AbacusIsMad/elec2602-g1.git,2023-05-03 00:47:32+00:00,,0,AbacusIsMad/elec2602-g1,635560871,Verilog,elec2602-g1,240,0,2023-05-28 12:04:20+00:00,[],None
290,https://github.com/sidraAamir/CA_Project.git,2023-05-05 18:42:08+00:00,,0,sidraAamir/CA_Project,636830236,Verilog,CA_Project,11720,0,2023-05-05 18:55:22+00:00,[],None
291,https://github.com/sujan-hn/Processor-Modelling-on-verilog-HDL.git,2023-05-02 16:04:50+00:00,,0,sujan-hn/Processor-Modelling-on-verilog-HDL,635401766,Verilog,Processor-Modelling-on-verilog-HDL,1575,0,2023-05-02 16:32:12+00:00,[],None
292,https://github.com/ahgahgjflshfa/midterm-project.git,2023-05-04 05:04:42+00:00,,0,ahgahgjflshfa/midterm-project,636082408,Verilog,midterm-project,252,0,2023-05-04 05:06:34+00:00,[],None
293,https://github.com/Rajat-Govil/Rough_Codes.git,2023-05-06 17:32:50+00:00,Temporary Code storage,1,Rajat-Govil/Rough_Codes,637159398,Verilog,Rough_Codes,124,0,2023-05-06 17:36:27+00:00,[],None
294,https://github.com/OmarBadr108/self-drivig_car_system.git,2023-05-07 10:06:14+00:00,mini project for self-drivig car,0,OmarBadr108/self-drivig_car_system,637357843,Verilog,self-drivig_car_system,1,0,2023-05-07 10:06:42+00:00,[],None
295,https://github.com/semify-eda/tristan-asic.git,2023-05-01 09:03:15+00:00,The ASIC design for the Tristan project,0,semify-eda/tristan-asic,634812307,Verilog,tristan-asic,177879,0,2023-08-24 08:17:54+00:00,[],https://api.github.com/licenses/apache-2.0
296,https://github.com/Abhinav-863/Digital-alarm-clock.git,2023-05-16 06:52:05+00:00,,0,Abhinav-863/Digital-alarm-clock,641285060,Verilog,Digital-alarm-clock,863,0,2023-05-16 07:06:39+00:00,[],None
297,https://github.com/GargantuaInfinity/VerilogExperiment.git,2023-05-06 06:55:30+00:00,experiment of the course Design of Digital System Based on Verilog,0,GargantuaInfinity/VerilogExperiment,636987701,Verilog,VerilogExperiment,7004,0,2023-12-27 03:01:47+00:00,[],None
298,https://github.com/Khamitov02/verilog.git,2023-05-14 19:29:14+00:00,,0,Khamitov02/verilog,640650531,Verilog,verilog,12,0,2023-05-14 19:29:34+00:00,[],None
299,https://github.com/muttasohith/IDP_2023.git,2023-05-15 23:30:10+00:00,These are the codes written in verilog during the IDP_2023,0,muttasohith/IDP_2023,641166818,Verilog,IDP_2023,36,0,2023-05-15 23:39:09+00:00,[],None
300,https://github.com/maktheus/BlackJackFirmWare.git,2023-05-15 22:47:44+00:00,black jack game implemented in varilog,0,maktheus/BlackJackFirmWare,641157350,Verilog,BlackJackFirmWare,10,0,2023-05-15 22:48:22+00:00,[],None
301,https://github.com/KAUSSHIK/cpre281.git,2023-05-15 21:50:34+00:00,,0,KAUSSHIK/cpre281,641143982,Verilog,cpre281,10843,0,2023-05-15 22:03:50+00:00,[],None
302,https://github.com/hk08394habib/i2c-mpu6050.git,2023-05-08 10:20:18+00:00,,0,hk08394habib/i2c-mpu6050,637746057,Verilog,i2c-mpu6050,8,0,2023-05-08 10:21:35+00:00,[],None
303,https://github.com/Intelectron6/Hardware-Designs-Max10-FPGA.git,2023-05-07 22:11:33+00:00,"Some basic digital hardware designs that are synthesized, implemented and verified on Max10 FPGA using Intel Quartus Prime Lite (18.1) and ModelSim Altera. ",0,Intelectron6/Hardware-Designs-Max10-FPGA,637548772,Verilog,Hardware-Designs-Max10-FPGA,65,0,2023-05-09 20:57:00+00:00,[],None
304,https://github.com/emitch00/COEN122Final.git,2023-05-10 22:28:49+00:00,This is the final project for COEN122,0,emitch00/COEN122Final,639161776,Verilog,COEN122Final,191,0,2023-05-10 22:32:51+00:00,[],None
305,https://github.com/TVCONG/Digital_Design_Lab3_CenturyClock.git,2023-05-12 09:41:42+00:00,,0,TVCONG/Digital_Design_Lab3_CenturyClock,639816890,Verilog,Digital_Design_Lab3_CenturyClock,4739,0,2023-05-12 15:44:42+00:00,[],None
306,https://github.com/carinachu22/Mastermind.git,2023-05-08 09:09:06+00:00,,2,carinachu22/Mastermind,637718564,Verilog,Mastermind,59212,0,2023-05-08 09:11:58+00:00,[],None
307,https://github.com/bushbecky/Verilog_Calculator_Matrix_Multiplication.git,2023-05-08 20:04:58+00:00,,0,bushbecky/Verilog_Calculator_Matrix_Multiplication,637972171,Verilog,Verilog_Calculator_Matrix_Multiplication,3862,0,2023-05-08 20:06:20+00:00,[],https://api.github.com/licenses/mpl-2.0
308,https://github.com/bushbecky/spi-slave.git,2023-05-08 19:46:29+00:00,,0,bushbecky/spi-slave,637966113,Verilog,spi-slave,6,0,2023-05-08 19:46:46+00:00,[],https://api.github.com/licenses/mit
309,https://github.com/bushbecky/my_rtl_code.git,2023-05-08 21:01:14+00:00,,0,bushbecky/my_rtl_code,637988641,Verilog,my_rtl_code,1680,0,2023-05-08 21:01:39+00:00,[],None
310,https://github.com/amo890806/Orthogonal_Matching_Pursuit_Processor.git,2023-05-04 14:18:41+00:00,,0,amo890806/Orthogonal_Matching_Pursuit_Processor,636292767,Verilog,Orthogonal_Matching_Pursuit_Processor,5288,0,2023-05-04 17:21:07+00:00,[],None
311,https://github.com/Devesh101622/projects.git,2023-05-04 14:28:27+00:00,,0,Devesh101622/projects,636296911,Verilog,projects,21,0,2023-05-08 08:40:46+00:00,[],None
312,https://github.com/joyard2000/work.git,2023-05-08 11:43:53+00:00,,0,joyard2000/work,637778046,Verilog,work,501,0,2023-05-08 11:45:21+00:00,[],None
313,https://github.com/josemgaleas/chip_period_counter.git,2023-05-08 11:29:40+00:00,,0,josemgaleas/chip_period_counter,637772458,Verilog,chip_period_counter,41725,0,2023-05-08 11:30:15+00:00,[],https://api.github.com/licenses/apache-2.0
314,https://github.com/arthurnamz/axiMemoryMapped_lab.git,2023-05-04 01:04:02+00:00,"The focus of this lab is communication between master and slave components through an AXI memory- mapped protocol. Your task consists of designing modules and testbenches for the master component,  the bus, and the two slave components.",0,arthurnamz/axiMemoryMapped_lab,636023491,Verilog,axiMemoryMapped_lab,218,0,2023-05-04 01:31:48+00:00,[],https://api.github.com/licenses/mit
315,https://github.com/AtlasFPGA/Tang_nano_9k_Miguel_A_Rodriguez_Jodar_mcleod_ideafix_Fantasmico.git,2023-05-07 08:36:56+00:00,Core de un fantasma revotando por la pantalla en HDMI,1,AtlasFPGA/Tang_nano_9k_Miguel_A_Rodriguez_Jodar_mcleod_ideafix_Fantasmico,637336519,Verilog,Tang_nano_9k_Miguel_A_Rodriguez_Jodar_mcleod_ideafix_Fantasmico,32,0,2023-05-07 22:02:05+00:00,"['hdl', 'tangnano9k', 'verilog', 'sipeed-tang-nano-9k']",None
316,https://github.com/tapan111/UART.git,2023-05-06 16:05:35+00:00,,0,tapan111/UART,637135389,Verilog,UART,11,0,2023-05-06 16:06:50+00:00,[],None
317,https://github.com/OmarBadr108/shift_register.git,2023-05-07 10:17:43+00:00,right/left  parametrized shift register,0,OmarBadr108/shift_register,637360557,Verilog,shift_register,1,0,2023-05-07 10:20:11+00:00,[],None
318,https://github.com/terencendabereye/mcp_23.git,2023-05-10 15:40:00+00:00,microprocessor in verilog,0,terencendabereye/mcp_23,639024161,Verilog,mcp_23,22,0,2023-05-10 15:42:22+00:00,[],None
319,https://github.com/2201412072/CPU.git,2023-05-15 12:30:01+00:00,多周期CPU，非流水线，支持MIPS-C的53条指令，完美适配西交的寄组大作业,0,2201412072/CPU,640931482,Verilog,CPU,716,0,2023-05-15 14:10:11+00:00,[],None
320,https://github.com/obosticco/circuit_design.git,2023-05-15 16:26:35+00:00,,0,obosticco/circuit_design,641032932,Verilog,circuit_design,41721,0,2023-05-15 16:27:41+00:00,[],https://api.github.com/licenses/apache-2.0
321,https://github.com/am07127/CALabFinalproject-db07098-am07127-sk07743.git,2023-05-11 17:38:14+00:00,RISC-V pipelined processor code using HDL on vivado that implements simple bubble sort and insertion sort algorithms,0,am07127/CALabFinalproject-db07098-am07127-sk07743,639552491,Verilog,CALabFinalproject-db07098-am07127-sk07743,337,0,2023-05-11 17:49:39+00:00,[],None
322,https://github.com/binh2401arsenal/100days-.git,2023-05-11 11:56:29+00:00,,0,binh2401arsenal/100days-,639400206,Verilog,100days-,2,0,2023-05-11 11:58:25+00:00,[],None
323,https://github.com/tanish1729/Y86-64-Instruction-Set-Architechture.git,2023-05-17 10:10:14+00:00,"Course Project for Intro to Processor Architechture at IIIT Hyderabad (2nd Year, 2nd Semester) ",0,tanish1729/Y86-64-Instruction-Set-Architechture,641860393,Verilog,Y86-64-Instruction-Set-Architechture,1537,0,2023-05-17 10:11:52+00:00,[],None
324,https://github.com/mymermer/Computer_Organization_Project_2.git,2023-05-16 13:37:53+00:00,Computer Organization 2nd Project,1,mymermer/Computer_Organization_Project_2,641445974,Verilog,Computer_Organization_Project_2,2330,0,2023-05-25 12:32:32+00:00,"['computer-organization', 'cpu', 'hardwired-control', 'latex', 'verilog']",https://api.github.com/licenses/gpl-3.0
325,https://github.com/iloudaros/CAD-Exercises-and-Project.git,2023-05-02 14:03:35+00:00,"A repository created for the course ""Computer Aided Design"" of the Computer Engineering and Informatics Department of the University of Patras",0,iloudaros/CAD-Exercises-and-Project,635350738,Verilog,CAD-Exercises-and-Project,19464,0,2023-05-31 15:09:10+00:00,[],https://api.github.com/licenses/mit
326,https://github.com/suvankarpioneer/ALU.git,2023-05-02 06:48:18+00:00,,0,suvankarpioneer/ALU,635188943,Verilog,ALU,8,0,2023-05-02 06:58:01+00:00,[],None
327,https://github.com/Areshkew/verilog-multiplier.git,2023-05-02 01:38:55+00:00,"Incluir el nombre del autor(yo), en la distribución o uso de este código. (MIT License)",0,Areshkew/verilog-multiplier,635108692,Verilog,verilog-multiplier,13,0,2023-05-02 01:45:15+00:00,[],https://api.github.com/licenses/mit
328,https://github.com/orpdoji/lab2.git,2023-05-06 04:59:28+00:00,,0,orpdoji/lab2,636961355,Verilog,lab2,527,0,2023-05-06 04:59:35+00:00,[],None
329,https://github.com/OmarBadr108/sequence_detector.git,2023-05-07 10:08:55+00:00,sequence detector using FSM,0,OmarBadr108/sequence_detector,637358457,Verilog,sequence_detector,1,0,2023-05-07 10:09:15+00:00,[],None
330,https://github.com/DOUDIU/serial_port_router.git,2023-05-06 16:13:15+00:00,this's a simple case of different bound rate serial port router,1,DOUDIU/serial_port_router,637137583,Verilog,serial_port_router,95,0,2023-06-30 01:27:47+00:00,"['fpga', 'router', 'serial']",None
331,https://github.com/oldper/CO_Midterm.git,2023-05-07 06:33:20+00:00,Midterm,0,oldper/CO_Midterm,637308415,Verilog,CO_Midterm,8,0,2023-05-07 06:45:31+00:00,[],None
332,https://github.com/jeo33/HDLBits_solution.git,2023-05-04 06:31:28+00:00,nothing is guaranteed ,0,jeo33/HDLBits_solution,636108063,Verilog,HDLBits_solution,35,0,2023-05-04 06:35:55+00:00,[],None
333,https://github.com/HUANGXinning/divider_5.4.git,2023-05-04 05:31:53+00:00,,0,HUANGXinning/divider_5.4,636089831,Verilog,divider_5.4,151,0,2023-05-04 05:38:40+00:00,[],None
334,https://github.com/Mintn1k35/RV32I_RTL.git,2023-05-01 05:59:14+00:00,This is my RV32I core,0,Mintn1k35/RV32I_RTL,634764976,Verilog,RV32I_RTL,391,0,2023-05-01 06:00:46+00:00,[],None
335,https://github.com/StepanShimigonov/CompArch.git,2023-05-04 13:49:01+00:00,Comp Arch ITMO y22,0,StepanShimigonov/CompArch,636279499,Verilog,CompArch,151,0,2024-02-20 11:05:27+00:00,[],https://api.github.com/licenses/mit
336,https://github.com/YihuiCalm/A_Single_Cycle_MIPS_CPU.git,2023-05-07 04:07:41+00:00,A Single-Cycle MIPS CPU implemented on Arty-A7 FPGA using Verilog. ,0,YihuiCalm/A_Single_Cycle_MIPS_CPU,637280551,Verilog,A_Single_Cycle_MIPS_CPU,2766,0,2023-07-03 07:46:57+00:00,[],None
337,https://github.com/ycen2111/life_game.git,2023-05-06 10:59:12+00:00,,0,ycen2111/life_game,637050711,Verilog,life_game,65,0,2023-05-29 19:47:01+00:00,[],None
338,https://github.com/SatyajitMondal27/HDLBits-solutions.git,2023-05-09 18:27:23+00:00,This repository contains solutions to the problems statements from HDLbits website (https://hdlbits.01xz.net/wiki/Main_Page),1,SatyajitMondal27/HDLBits-solutions,638618200,Verilog,HDLBits-solutions,98,0,2023-05-12 04:15:44+00:00,[],https://api.github.com/licenses/unlicense
339,https://github.com/PozhiloyPumba/veryBeBroS.git,2023-05-09 18:13:06+00:00,,0,PozhiloyPumba/veryBeBroS,638612867,Verilog,veryBeBroS,5,0,2023-05-09 22:08:58+00:00,[],None
340,https://github.com/shaielduque/PRJ0_FINAL.git,2023-05-09 02:08:41+00:00,,0,shaielduque/PRJ0_FINAL,638060158,Verilog,PRJ0_FINAL,546,0,2023-05-09 02:09:46+00:00,[],None
341,https://github.com/NextoneX/COlab_source.git,2023-05-05 13:46:59+00:00,,0,NextoneX/COlab_source,636722250,Verilog,COlab_source,24093,0,2023-05-06 07:59:01+00:00,[],https://api.github.com/licenses/mit
342,https://github.com/yufl935/HDLGen.git,2023-05-06 12:09:06+00:00,,0,yufl935/HDLGen,637068500,Verilog,HDLGen,13096,0,2023-05-06 12:12:04+00:00,[],None
343,https://github.com/Soham-coder/16x16_TPU.git,2023-05-06 13:50:26+00:00,,0,Soham-coder/16x16_TPU,637096371,Verilog,16x16_TPU,12,0,2023-05-06 15:23:36+00:00,[],None
344,https://github.com/MostafaEssamAbdelhameed/Microprocessor.git,2023-05-08 18:57:32+00:00,,0,MostafaEssamAbdelhameed/Microprocessor,637949182,Verilog,Microprocessor,34,0,2023-05-08 19:03:01+00:00,[],None
345,https://github.com/akshay7895/RTL-codes.git,2023-05-09 06:53:39+00:00,,0,akshay7895/RTL-codes,638136869,Verilog,RTL-codes,1959,0,2023-05-09 06:55:25+00:00,[],None
346,https://github.com/taanyarustogi/assembly-and-verilog.git,2023-05-09 04:52:13+00:00,,0,taanyarustogi/assembly-and-verilog,638101027,Verilog,assembly-and-verilog,6014,0,2023-05-09 05:01:53+00:00,[],None
347,https://github.com/charlieHowcroft/MIPS_CPU.git,2023-05-09 01:57:29+00:00,,0,charlieHowcroft/MIPS_CPU,638057296,Verilog,MIPS_CPU,1233,0,2023-05-09 02:01:51+00:00,[],None
348,https://github.com/LFB90/Verification.git,2023-05-05 02:04:59+00:00,System Verilog Verification Projects,0,LFB90/Verification,636504181,Verilog,Verification,565,0,2023-09-19 22:58:51+00:00,[],None
349,https://github.com/ShamimMSAS7/BRACU-CSE460-Summer_22.git,2023-05-04 07:32:41+00:00,,0,ShamimMSAS7/BRACU-CSE460-Summer_22,636130990,Verilog,BRACU-CSE460-Summer_22,26255,0,2023-05-04 07:33:26+00:00,[],None
350,https://github.com/zahrahojati19/Multi-Cycle-MIPS-Processor.git,2023-05-05 06:55:14+00:00,32-bit Multi cycle MIPS processor implemeneted by Verilog HDL,0,zahrahojati19/Multi-Cycle-MIPS-Processor,636575245,Verilog,Multi-Cycle-MIPS-Processor,1117,0,2023-05-05 06:55:31+00:00,[],None
351,https://github.com/rainbow1128/AES-Verilog-Example.git,2023-05-02 06:05:58+00:00,,0,rainbow1128/AES-Verilog-Example,635176054,Verilog,AES-Verilog-Example,383,0,2023-05-02 06:09:19+00:00,[],None
352,https://github.com/hy134138/BK_ip_lib.git,2023-05-03 03:06:08+00:00,fpga,0,hy134138/BK_ip_lib,635593332,Verilog,BK_ip_lib,6,0,2023-05-03 03:09:39+00:00,[],None
353,https://github.com/jarodriguezfernandez/caravel_test.git,2023-05-02 09:44:36+00:00,,0,jarodriguezfernandez/caravel_test,635250964,Verilog,caravel_test,41725,0,2023-05-02 12:17:56+00:00,[],https://api.github.com/licenses/apache-2.0
354,https://github.com/ahmedtmgouda/DD2_GoogleProj.git,2023-05-17 16:37:56+00:00,,0,ahmedtmgouda/DD2_GoogleProj,642020010,Verilog,DD2_GoogleProj,93692,0,2023-05-17 16:38:36+00:00,[],https://api.github.com/licenses/apache-2.0
355,https://github.com/kurfurst114514/my-RISC-V_PCPU.git,2023-05-17 09:34:33+00:00,RISC-V架构五级流水线CPU设计,0,kurfurst114514/my-RISC-V_PCPU,641846252,Verilog,my-RISC-V_PCPU,12956,0,2023-05-17 09:37:53+00:00,[],None
356,https://github.com/dimasmb/E5-TP2.git,2023-05-17 18:01:10+00:00,TP2 de Electrónica 5,0,dimasmb/E5-TP2,642051761,Verilog,E5-TP2,16,0,2023-05-17 18:11:15+00:00,[],None
357,https://github.com/0xkr3pt0n/FPGAs.git,2023-05-17 20:02:03+00:00,,0,0xkr3pt0n/FPGAs,642092744,Verilog,FPGAs,4,0,2023-05-17 20:03:41+00:00,[],None
358,https://github.com/NouranAbdelaziz/caravel_user_project_cocotb_tutorial.git,2023-05-16 15:20:59+00:00,,0,NouranAbdelaziz/caravel_user_project_cocotb_tutorial,641491425,Verilog,caravel_user_project_cocotb_tutorial,93691,0,2023-05-16 15:21:36+00:00,[],https://api.github.com/licenses/apache-2.0
359,https://github.com/SarathPunnamraju/Rockstar-Verilog-Designs.git,2023-05-10 19:09:10+00:00,This will be used to create and store some basic to interesting Verilog designs,0,SarathPunnamraju/Rockstar-Verilog-Designs,639103212,Verilog,Rockstar-Verilog-Designs,2,0,2023-05-10 19:18:30+00:00,[],None
360,https://github.com/lailakhashabaa/Calculator-using-verilog.git,2023-05-10 15:53:16+00:00,,0,lailakhashabaa/Calculator-using-verilog,639029520,Verilog,Calculator-using-verilog,5,0,2023-05-10 15:55:11+00:00,[],None
361,https://github.com/orange-322/My_CPU.git,2023-05-11 11:13:12+00:00,,0,orange-322/My_CPU,639384073,Verilog,My_CPU,4155,0,2023-05-11 11:14:46+00:00,[],None
362,https://github.com/Secure-Embedded-Systems/crypto-asic-oss.git,2023-05-12 15:31:48+00:00,,1,Secure-Embedded-Systems/crypto-asic-oss,639945475,Verilog,crypto-asic-oss,150,0,2023-05-18 07:07:53+00:00,[],None
363,https://github.com/aniket-64/CSE-Bubble-CS220.git,2023-05-12 19:26:15+00:00,"This repository contains the code and reports for the Assignment-7 of the course CS220 - Computer Organisation, offered in Spring 2023.",0,aniket-64/CSE-Bubble-CS220,640019950,Verilog,CSE-Bubble-CS220,266,0,2023-05-12 19:28:10+00:00,[],None
364,https://github.com/JainPromudShreyansh/FIFO.git,2023-05-15 07:38:28+00:00,,0,JainPromudShreyansh/FIFO,640819111,Verilog,FIFO,9,0,2023-05-17 02:31:09+00:00,[],None
365,https://github.com/CoditaV22/Vending-Machine.git,2023-05-15 18:44:20+00:00,,0,CoditaV22/Vending-Machine,641085110,Verilog,Vending-Machine,15,0,2023-05-15 18:48:25+00:00,[],None
366,https://github.com/adinavale/tic_tac_toe_ee_277.git,2023-05-12 01:34:04+00:00,Tic Tac Toe Final Project,0,adinavale/tic_tac_toe_ee_277,639677262,Verilog,tic_tac_toe_ee_277,8972,0,2023-05-12 01:37:24+00:00,[],None
367,https://github.com/amrkhaled122/FPGA-calculator.git,2023-05-12 22:46:56+00:00,,0,amrkhaled122/FPGA-calculator,640067403,Verilog,FPGA-calculator,421,0,2023-05-12 22:49:03+00:00,[],None
368,https://github.com/juanmicro/fpga-qyf-tm1368.git,2023-05-14 11:20:10+00:00,,0,juanmicro/fpga-qyf-tm1368,640520613,Verilog,fpga-qyf-tm1368,10,0,2023-05-28 21:23:45+00:00,[],None
369,https://github.com/Ashwin-Rajesh/sky130_test.git,2023-05-14 13:04:53+00:00,Checking out the sky130 tool flow,0,Ashwin-Rajesh/sky130_test,640546316,Verilog,sky130_test,41721,0,2023-05-14 13:05:31+00:00,[],https://api.github.com/licenses/apache-2.0
370,https://github.com/shusteven110/ESL_HW3.git,2023-05-15 02:05:58+00:00,,0,shusteven110/ESL_HW3,640728642,Verilog,ESL_HW3,13146,0,2023-05-15 02:06:20+00:00,[],None
371,https://github.com/Temtem13r/fpga-design.git,2023-05-14 14:07:41+00:00,FPGA design projects,0,Temtem13r/fpga-design,640563837,Verilog,fpga-design,2853,0,2023-05-14 16:47:23+00:00,[],None
372,https://github.com/zahrahojati19/Exponential-Cosh-x.git,2023-05-15 04:43:48+00:00,Design of  a Cosh(x) RTL circuit in Verilog HDL,0,zahrahojati19/Exponential-Cosh-x,640765278,Verilog,Exponential-Cosh-x,13,0,2023-05-15 04:44:39+00:00,[],None
373,https://github.com/addsserTop/CPU.git,2023-05-16 18:23:35+00:00,将大创项目中的关键部分用FPGA实现,0,addsserTop/CPU,641561848,Verilog,CPU,5200,0,2023-05-16 18:25:24+00:00,[],None
374,https://github.com/yuli821/5-stage-pipelined-CPU-with-L1-cache-and-branch-prediction.git,2023-05-14 19:08:50+00:00,,0,yuli821/5-stage-pipelined-CPU-with-L1-cache-and-branch-prediction,640645608,Verilog,5-stage-pipelined-CPU-with-L1-cache-and-branch-prediction,17276,0,2023-05-14 19:22:36+00:00,[],None
375,https://github.com/Hypnotron/iced-potato.git,2023-05-14 20:00:53+00:00,"CHIP-8, SCHIP, and XO-CHIP in Verilog on an ICE40UP5K",0,Hypnotron/iced-potato,640657703,Verilog,iced-potato,627,0,2023-05-14 20:11:46+00:00,[],https://api.github.com/licenses/mit
376,https://github.com/lgb12345/FPGA-implementation-of-convolution.git,2023-04-30 09:32:16+00:00,,0,lgb12345/FPGA-implementation-of-convolution,634486736,Verilog,FPGA-implementation-of-convolution,36906,0,2023-05-04 05:53:06+00:00,[],None
377,https://github.com/owtlaw6/OC-EdaPlayground-verilog.git,2023-05-01 14:14:34+00:00,,0,owtlaw6/OC-EdaPlayground-verilog,634906790,Verilog,OC-EdaPlayground-verilog,4,0,2023-05-01 14:14:55+00:00,[],None
378,https://github.com/kanade9600k/ONC-16.git,2023-05-05 14:48:42+00:00,自作 16bit CPU,0,kanade9600k/ONC-16,636747530,Verilog,ONC-16,424,0,2023-05-27 06:45:34+00:00,[],None
379,https://github.com/YihuiCalm/A_Pipeline_MIPS_CPU_RTL.git,2023-05-12 19:17:37+00:00,A Pipelined MIPS CPU implementation using Verilog with Synopsys tools.,0,YihuiCalm/A_Pipeline_MIPS_CPU_RTL,640017435,Verilog,A_Pipeline_MIPS_CPU_RTL,1157,0,2023-11-28 22:04:12+00:00,[],None
380,https://github.com/jhpower901/Verilog.git,2023-05-17 05:31:26+00:00,,0,jhpower901/Verilog,641756700,Verilog,Verilog,95601,0,2023-12-21 10:05:53+00:00,[],None
381,https://github.com/snehabiswas28/bus-interface.git,2023-04-30 13:03:43+00:00,simple bus interface,0,snehabiswas28/bus-interface,634536872,Verilog,bus-interface,3,0,2023-04-30 13:08:51+00:00,[],None
382,https://github.com/HERMES-GO/PSESI.git,2023-05-05 12:27:28+00:00,,0,HERMES-GO/PSESI,636691647,Verilog,PSESI,2098,0,2023-05-05 12:34:27+00:00,[],None
383,https://github.com/Zh0uzZ/cm3_dma.git,2023-05-04 13:29:59+00:00,cortex-m3 design start + dma,0,Zh0uzZ/cm3_dma,636271360,Verilog,cm3_dma,983,0,2023-05-04 13:31:18+00:00,[],None
384,https://github.com/nlshipp/iverilog-bugs.git,2023-05-06 06:29:43+00:00,,0,nlshipp/iverilog-bugs,636981036,Verilog,iverilog-bugs,238,0,2023-05-06 06:37:24+00:00,[],None
385,https://github.com/JamesYangJian/Verilog.git,2023-05-06 01:14:17+00:00,Some verilog projects,0,JamesYangJian/Verilog,636917423,Verilog,Verilog,389,0,2023-05-06 01:28:19+00:00,[],None
386,https://github.com/drushani/ComputerOrg..git,2023-05-16 05:10:33+00:00,,0,drushani/ComputerOrg.,641252728,Verilog,ComputerOrg.,151,0,2023-05-16 05:11:46+00:00,[],None
387,https://github.com/bigwhites/ObjectRecognition.git,2023-05-09 13:52:43+00:00,,0,bigwhites/ObjectRecognition,638504506,Verilog,ObjectRecognition,33754,0,2023-05-11 17:34:24+00:00,[],None
388,https://github.com/BSkim26/FPGA.git,2023-05-09 13:59:26+00:00,,0,BSkim26/FPGA,638507552,Verilog,FPGA,41947,0,2023-05-09 14:05:53+00:00,[],None
389,https://github.com/minsheng0503/ICDC2021_grad.git,2023-05-11 14:23:33+00:00,2021 IC Contest(grad),0,minsheng0503/ICDC2021_grad,639475330,Verilog,ICDC2021_grad,2508,0,2023-05-11 14:31:53+00:00,[],None
390,https://github.com/dorianverna17/VLSI.git,2023-05-13 09:00:34+00:00,,0,dorianverna17/VLSI,640184163,Verilog,VLSI,11992,0,2023-07-17 22:15:58+00:00,[],None
391,https://github.com/ATESAM-ABDULLAH/32bit-RiscV-implementation.git,2023-05-12 18:55:13+00:00,,0,ATESAM-ABDULLAH/32bit-RiscV-implementation,640010987,Verilog,32bit-RiscV-implementation,928,0,2023-05-15 15:32:50+00:00,[],https://api.github.com/licenses/mit
392,https://github.com/KrishnaYadati/VLSI.git,2023-05-12 18:16:25+00:00,,0,KrishnaYadati/VLSI,639999706,Verilog,VLSI,26,0,2023-06-15 07:08:29+00:00,[],None
393,https://github.com/TechnoDeserter/VHDL.git,2023-05-03 08:21:29+00:00,Verilog,0,TechnoDeserter/VHDL,635681953,Verilog,VHDL,2,0,2023-05-03 08:27:01+00:00,[],None
394,https://github.com/serega-drakon/Verilog-labs.git,2023-05-02 22:31:06+00:00,MCST labs,0,serega-drakon/Verilog-labs,635530517,Verilog,Verilog-labs,6286,0,2023-08-27 02:01:29+00:00,[],None
395,https://github.com/zevv/fpga.git,2023-05-07 17:29:03+00:00,Old FPGA stuff for avatarfighter,0,zevv/fpga,637481792,Verilog,fpga,2783,0,2023-05-07 17:29:37+00:00,[],None
396,https://github.com/CY0807/axi_stream_insert_header_revise.git,2023-05-10 01:29:33+00:00,,0,CY0807/axi_stream_insert_header_revise,638728198,Verilog,axi_stream_insert_header_revise,456,0,2023-05-10 01:33:57+00:00,[],None
397,https://github.com/cornell-ece5745/example-custom-test-harness.git,2023-05-10 03:08:12+00:00,,0,cornell-ece5745/example-custom-test-harness,638752871,Verilog,example-custom-test-harness,38,0,2023-05-10 03:09:04+00:00,[],None
398,https://github.com/achallawala876/Battle-Tanks-1990.git,2023-05-15 01:59:20+00:00,A 2D arcade game recreated with VHDL.,0,achallawala876/Battle-Tanks-1990,640727158,Verilog,Battle-Tanks-1990,62591,0,2023-05-15 04:23:48+00:00,[],None
399,https://github.com/thesilentline/embedded-sytem-simulation.git,2023-05-15 11:50:45+00:00,Verilog development of a simple embedded system (CPU + Memory + Peripherals),1,thesilentline/embedded-sytem-simulation,640915630,Verilog,embedded-sytem-simulation,920,0,2023-05-15 11:53:23+00:00,[],None
400,https://github.com/GYHuang111/VSD2023.git,2023-04-30 10:27:23+00:00,,0,GYHuang111/VSD2023,634499675,Verilog,VSD2023,207102,0,2023-04-30 10:36:04+00:00,[],None
401,https://github.com/CoccaGuo/Verilog-Timer.git,2023-04-30 20:16:42+00:00,,0,CoccaGuo/Verilog-Timer,634653031,Verilog,Verilog-Timer,2,0,2023-04-30 20:32:58+00:00,[],None
402,https://github.com/akshaymy/comp_arch_cpu.git,2023-05-09 01:52:20+00:00,Building CPU ,0,akshaymy/comp_arch_cpu,638056067,Verilog,comp_arch_cpu,95,0,2023-06-10 03:59:34+00:00,[],None
403,https://github.com/4Nanai/ADDs_Proj.git,2023-05-17 09:10:32+00:00,Code of a simple FSM for ADD challenge course in Glasgow College（数电挑战课）,0,4Nanai/ADDs_Proj,641836647,Verilog,ADDs_Proj,11145,0,2023-11-16 05:23:11+00:00,[],https://api.github.com/licenses/mit
404,https://github.com/CLiz17/vending-machine.git,2023-04-30 06:15:05+00:00,Verilog code for replicating a vending machine,0,CLiz17/vending-machine,634444114,Verilog,vending-machine,3,0,2024-01-10 07:53:14+00:00,"['verilog', 'xilinx-vivado']",None
405,https://github.com/Anas-Salah/Cortex-M3-DesignStart-Eval.git,2023-05-01 21:46:47+00:00,Cortex-M3 DesignStart Eval is intended for system Verilog design and simulation of a prototype SoC based on the Cortex-M3 processor.,1,Anas-Salah/Cortex-M3-DesignStart-Eval,635057126,,Cortex-M3-DesignStart-Eval,12850,0,2023-08-24 18:12:10+00:00,[],https://api.github.com/licenses/mit
406,https://github.com/el3ctr0-8yt3/Computer-Architecture-Project.git,2023-05-11 11:04:15+00:00,,0,el3ctr0-8yt3/Computer-Architecture-Project,639380786,Verilog,Computer-Architecture-Project,5087,0,2023-05-11 11:08:23+00:00,[],None
407,https://github.com/excalibur-kvrv/hdlbit-solutions.git,2023-05-16 13:15:31+00:00,Solutions for https://hdlbits.01xz.net/,0,excalibur-kvrv/hdlbit-solutions,641436250,Verilog,hdlbit-solutions,16,0,2023-05-20 14:21:41+00:00,"['hdlbits', 'hdlbitssolution']",https://api.github.com/licenses/mit
408,https://github.com/UmarShaikh27/Flappy-Bird.git,2023-05-17 06:01:21+00:00,,0,UmarShaikh27/Flappy-Bird,641765882,Verilog,Flappy-Bird,28,0,2023-05-17 06:12:25+00:00,[],None
409,https://github.com/vageeshmaiya/verilog.git,2023-05-17 04:03:38+00:00,,0,vageeshmaiya/verilog,641734045,Verilog,verilog,158,0,2023-05-17 05:52:34+00:00,[],None
410,https://github.com/Touchy1999/Computer_Science_Experiments_3.git,2023-05-10 14:28:50+00:00,,0,Touchy1999/Computer_Science_Experiments_3,638992576,Verilog,Computer_Science_Experiments_3,167820,0,2023-06-12 04:04:42+00:00,[],None
411,https://github.com/zh05616/CA_project.git,2023-05-11 10:22:08+00:00,,0,zh05616/CA_project,639366020,Verilog,CA_project,256,0,2023-05-11 10:25:55+00:00,[],None
412,https://github.com/huzaifaj530/CE222-Project.git,2023-05-13 11:35:27+00:00,,0,huzaifaj530/CE222-Project,640222273,Verilog,CE222-Project,160,0,2023-05-25 13:05:11+00:00,[],None
413,https://github.com/ccryan/Template_MiSTer.git,2023-05-17 21:16:32+00:00,,0,ccryan/Template_MiSTer,642113670,Verilog,Template_MiSTer,106,0,2023-05-17 21:16:40+00:00,[],https://api.github.com/licenses/gpl-2.0
414,https://github.com/tanish1729/4-Bit-Multiplier.git,2023-05-17 09:20:14+00:00,"Course Project for VLSI Design at IIIT Hyderabad (2nd Year, 1st Semester)",0,tanish1729/4-Bit-Multiplier,641840697,Verilog,4-Bit-Multiplier,6721,0,2023-05-17 09:22:12+00:00,[],None
415,https://github.com/lukhanyoVena808/fpga.git,2023-05-17 16:14:30+00:00,Paralle Number Genarator  using FPGA,0,lukhanyoVena808/fpga,642010880,Verilog,fpga,167,0,2023-05-22 08:45:37+00:00,[],None
416,https://github.com/bogdanovvictor02/clock_on_fpga.git,2023-05-11 09:48:09+00:00,,0,bogdanovvictor02/clock_on_fpga,639353148,Verilog,clock_on_fpga,50,0,2023-05-11 09:48:57+00:00,[],https://api.github.com/licenses/mit
417,https://github.com/learn-cocotb/assignment-1-xor-verification-Ajsar.git,2023-05-16 05:20:05+00:00,assignment-1-xor-verification-Ajsar created by GitHub Classroom,0,learn-cocotb/assignment-1-xor-verification-Ajsar,641255302,Verilog,assignment-1-xor-verification-Ajsar,10,0,2023-05-24 06:19:35+00:00,[],None
418,https://github.com/wingxjk/Simulation.git,2023-05-01 03:14:04+00:00,FPGA  simulation,0,wingxjk/Simulation,634731032,Verilog,Simulation,1,0,2023-05-01 03:32:35+00:00,[],None
419,https://github.com/akeboy123/fir.git,2023-05-04 15:05:20+00:00,fir,0,akeboy123/fir,636313025,Verilog,fir,5,0,2023-05-04 15:07:05+00:00,[],None
420,https://github.com/Isaac6Lorenzo/LabsICOM4215.git,2023-05-02 01:44:14+00:00,,0,Isaac6Lorenzo/LabsICOM4215,635109888,Verilog,LabsICOM4215,81,0,2023-05-02 01:48:38+00:00,[],None
421,https://github.com/SDP-2023/Proyecto3.git,2023-05-02 06:09:18+00:00,"Diseño de un circuito controlador para un motor paso a paso, basado en una máquina de estados finitos, y comprobaremos su funcionamiento mediante un emulador de motor.",0,SDP-2023/Proyecto3,635177068,Verilog,Proyecto3,1861,0,2023-05-23 07:31:52+00:00,[],None
422,https://github.com/jibala-1022/CS224.git,2023-05-02 12:07:02+00:00,,0,jibala-1022/CS224,635302633,Verilog,CS224,5,0,2023-05-02 12:09:55+00:00,[],None
423,https://github.com/Ardratagore/wokwi1.git,2023-05-07 14:14:08+00:00,,0,Ardratagore/wokwi1,637424037,Verilog,wokwi1,3020,0,2023-05-07 14:14:32+00:00,[],https://api.github.com/licenses/apache-2.0
424,https://github.com/clk-team/DLab-Project-Clock.git,2023-05-07 16:40:02+00:00,,1,clk-team/DLab-Project-Clock,637468015,Verilog,DLab-Project-Clock,146,0,2023-05-08 11:31:45+00:00,[],None
425,https://github.com/Sahilk244/sahil_sverilog.git,2023-05-09 13:05:35+00:00,,0,Sahilk244/sahil_sverilog,638482107,Verilog,sahil_sverilog,1,0,2023-05-09 13:12:41+00:00,[],None
426,https://github.com/b07902040/2023Spring-NTU-CVSD.git,2023-05-10 02:29:41+00:00,Computer-aided Vlsi System Design,0,b07902040/2023Spring-NTU-CVSD,638742930,Verilog,2023Spring-NTU-CVSD,18703,0,2023-09-27 20:54:13+00:00,[],None
427,https://github.com/garvin-stack/Lab05-CarryLookAheadAdder.git,2023-05-05 21:58:39+00:00,,0,garvin-stack/Lab05-CarryLookAheadAdder,636882354,Verilog,Lab05-CarryLookAheadAdder,34,0,2023-05-05 21:58:46+00:00,[],None
428,https://github.com/sorousherafat/verilogen.py.git,2023-05-03 20:42:08+00:00,"a new method for verilog HDL code generation by templates, implemented using python and jinja2.",0,sorousherafat/verilogen.py,635961830,Verilog,verilogen.py,8,0,2023-05-03 22:22:15+00:00,"['code-generation', 'hdl', 'jinja2', 'python', 'template', 'verilog']",https://api.github.com/licenses/mit
429,https://github.com/DusterTheFirst/pynq-hdmi.git,2023-05-04 07:08:56+00:00,Verilog implementation of TMDS HDMI transmitter,0,DusterTheFirst/pynq-hdmi,636121709,Verilog,pynq-hdmi,86,0,2023-05-05 09:22:44+00:00,[],https://api.github.com/licenses/mpl-2.0
430,https://github.com/agarwalapurb/CSE-BUBBLE.git,2023-05-06 22:41:21+00:00,Course Project for CS220 (Computer Organisation),1,agarwalapurb/CSE-BUBBLE,637227647,Verilog,CSE-BUBBLE,395,0,2023-05-06 22:43:49+00:00,[],None
431,https://github.com/austenppm/simple2023team23.git,2023-05-12 09:42:23+00:00,,0,austenppm/simple2023team23,639817143,Verilog,simple2023team23,179386,0,2023-05-12 09:51:36+00:00,[],None
432,https://github.com/oscardhc03/nat_sensor.git,2023-05-12 16:14:56+00:00,,0,oscardhc03/nat_sensor,639960091,Verilog,nat_sensor,1,0,2023-05-12 16:16:23+00:00,[],None
433,https://github.com/msaadg/Space_Invaders_Basys3.git,2023-05-14 13:20:33+00:00,,0,msaadg/Space_Invaders_Basys3,640550610,Verilog,Space_Invaders_Basys3,2242,0,2023-06-11 17:20:23+00:00,[],None
434,https://github.com/zeeshan0772/RTC-Implementation.git,2023-05-12 09:43:48+00:00,,0,zeeshan0772/RTC-Implementation,639817641,Verilog,RTC-Implementation,72,0,2023-05-12 09:45:06+00:00,[],None
435,https://github.com/rkuelbs/rk2040.git,2023-05-13 02:14:46+00:00,24-bit Microcontroller,0,rkuelbs/rk2040,640101828,Verilog,rk2040,81,0,2023-05-13 02:15:42+00:00,[],https://api.github.com/licenses/gpl-3.0
436,https://github.com/Jagad1sh/DDFS.git,2023-05-15 06:46:32+00:00,Designed and Implemented DDFS with stimulation results. It has been modelled using Verilog and stimulated with the Xilinx Vivado simulator. This Verilog code is synthesizable on an FPGA.,0,Jagad1sh/DDFS,640799734,Verilog,DDFS,5,0,2023-05-15 07:04:02+00:00,[],None
437,https://github.com/endritgjoka/CPU-24-biteshe.git,2023-05-12 22:09:47+00:00,,0,endritgjoka/CPU-24-biteshe,640060317,Verilog,CPU-24-biteshe,16,0,2023-05-12 22:10:22+00:00,[],None
438,https://github.com/hitshuangwei/head_insert.git,2023-05-01 16:03:15+00:00,,0,hitshuangwei/head_insert,634946580,Verilog,head_insert,1082,0,2023-05-07 16:03:02+00:00,[],None
439,https://github.com/qazihamidullah/Morse_Code_with_FSM.git,2023-05-01 05:18:43+00:00,,0,qazihamidullah/Morse_Code_with_FSM,634756088,Verilog,Morse_Code_with_FSM,8,0,2023-08-30 04:22:17+00:00,[],None
440,https://github.com/ElvisTang717/Physical-Unclonable-Function.git,2023-05-13 03:07:16+00:00,,0,ElvisTang717/Physical-Unclonable-Function,640111075,Verilog,Physical-Unclonable-Function,13,0,2023-05-13 23:44:05+00:00,[],None
441,https://github.com/shahmir2002/Flappy-Bird---Catch-Your-Breath.git,2023-05-12 10:10:41+00:00,"Catch your breath is a game specifically designed for individuals with anxiousness. It practices subliminal messaging via the game in a manner which helps individual control their heart rate. They do so by persistently controlling their breath while playing the game so a high score may be attained, resulting in an optimum heart rate of 60-80 bpm.",0,shahmir2002/Flappy-Bird---Catch-Your-Breath,639827471,Verilog,Flappy-Bird---Catch-Your-Breath,35,0,2023-05-12 10:14:30+00:00,[],None
442,https://github.com/tcrdl-ozaki/openmpw_test.git,2023-05-09 06:46:41+00:00,,0,tcrdl-ozaki/openmpw_test,638134457,Verilog,openmpw_test,41725,0,2023-05-09 06:47:20+00:00,[],https://api.github.com/licenses/apache-2.0
443,https://github.com/Batool-AA/Sorting-in-RISC-V.git,2023-05-05 19:12:26+00:00,Insertion sort on single cycle and pipelined processor,0,Batool-AA/Sorting-in-RISC-V,636839363,Verilog,Sorting-in-RISC-V,817,0,2023-05-05 20:09:10+00:00,[],None
444,https://github.com/BennyC19/EggTimer.git,2023-05-05 16:11:36+00:00,,0,BennyC19/EggTimer,636778769,Verilog,EggTimer,5,0,2023-05-05 16:15:20+00:00,[],None
445,https://github.com/Junqing54/RV32I_Design.git,2023-05-06 02:17:48+00:00,,0,Junqing54/RV32I_Design,636929079,Verilog,RV32I_Design,93632,0,2023-05-06 02:18:55+00:00,[],None
446,https://github.com/Digitales-II/Display.git,2023-05-15 15:29:47+00:00,,0,Digitales-II/Display,641010086,Verilog,Display,49,0,2023-05-16 19:44:55+00:00,[],None
447,https://github.com/rana3141/RTL-basics.git,2023-05-15 21:22:54+00:00,RTL basics ,0,rana3141/RTL-basics,641136902,Verilog,RTL-basics,0,0,2023-05-15 21:45:11+00:00,[],None
448,https://github.com/jchin2/Vedants_Files_PRESENT80_R1.git,2023-05-08 19:33:20+00:00,"Xschem schematic, Magic layout, Klayout layout, ngspice sims, netgen results",0,jchin2/Vedants_Files_PRESENT80_R1,637961482,Verilog,Vedants_Files_PRESENT80_R1,32473,0,2023-05-09 17:46:59+00:00,[],None
449,https://github.com/bushbecky/sequent.git,2023-05-08 21:00:01+00:00,,0,bushbecky/sequent,637988240,Verilog,sequent,4,0,2023-05-08 21:00:17+00:00,[],https://api.github.com/licenses/mit
450,https://github.com/reyessanchezo/EENG220-Digital_Systems.git,2023-05-08 23:03:39+00:00,,0,reyessanchezo/EENG220-Digital_Systems,638017960,Verilog,EENG220-Digital_Systems,44644,0,2023-05-08 23:15:40+00:00,[],None
451,https://github.com/HassanAhmedInnovative/internship_training.git,2023-05-15 15:05:00+00:00,,0,HassanAhmedInnovative/internship_training,640999746,Verilog,internship_training,3227,0,2023-06-14 15:37:04+00:00,[],None
452,https://github.com/lisihang1401443109/coen122_proj.git,2023-05-17 16:45:10+00:00,,0,lisihang1401443109/coen122_proj,642022841,Verilog,coen122_proj,175,0,2023-06-01 22:43:48+00:00,[],None
453,https://github.com/n4tlf/T35SBCctrADR_1.git,2023-05-16 19:38:42+00:00,T35 SBC Project 1 Counter drives Addresses,0,n4tlf/T35SBCctrADR_1,641587931,Verilog,T35SBCctrADR_1,186,0,2023-05-16 19:38:56+00:00,[],None
454,https://github.com/rlop0555/Binary-Math-Game.git,2023-05-16 20:23:42+00:00,This is the verilog code developed for a game in which a user attempts to enter a value that adds to the hexadecimal number given by the board to a hexadecimal value F. This game includes an authentication feature. The user must enter a password before gaining access to play.,0,rlop0555/Binary-Math-Game,641602757,Verilog,Binary-Math-Game,5741,0,2023-05-17 02:40:22+00:00,[],None
455,https://github.com/kryInit/processor-design-contest.git,2023-05-17 10:00:41+00:00,,0,kryInit/processor-design-contest,641856830,Verilog,processor-design-contest,1378,0,2023-09-24 00:16:22+00:00,[],None
456,https://github.com/FelixTsubame/NCTU_ComputerOrganization.git,2023-05-03 06:56:39+00:00,,0,FelixTsubame/NCTU_ComputerOrganization,635652954,Verilog,NCTU_ComputerOrganization,4130,0,2023-05-03 06:59:48+00:00,[],None
457,https://github.com/rainbow1128/FPGA-Steganography.git,2023-05-03 04:53:47+00:00,,1,rainbow1128/FPGA-Steganography,635618357,Verilog,FPGA-Steganography,3111,0,2023-05-03 05:00:36+00:00,[],None
458,https://github.com/ahmetkaankara/Embedded-systems-homework.git,2023-04-30 13:34:56+00:00,,0,ahmetkaankara/Embedded-systems-homework,634544951,Verilog,Embedded-systems-homework,5551,0,2023-04-30 13:35:32+00:00,[],None
459,https://github.com/MuhammadYoushay/ComputerArchitectureProject.git,2023-05-06 16:50:41+00:00,This repository includes my final Project for the Computer Architecture course. Our task was to build a single cycle processor and a pipelined processor with the capability of running a Bubble Sort Algorithm and compare the running time of both.,0,MuhammadYoushay/ComputerArchitectureProject,637148077,Verilog,ComputerArchitectureProject,1312,0,2023-05-06 16:59:49+00:00,[],https://api.github.com/licenses/mit
460,https://github.com/qviettt/rvmain.git,2023-05-06 07:24:51+00:00,,0,qviettt/rvmain,636995401,Verilog,rvmain,25,0,2023-05-06 07:26:34+00:00,[],None
461,https://github.com/Tejaswini-2002/Digital_clock.git,2023-05-06 13:55:15+00:00,,0,Tejaswini-2002/Digital_clock,637097767,Verilog,Digital_clock,4,0,2023-05-06 13:55:47+00:00,[],None
462,https://github.com/gaoliping1998/mini_mips_cpu.git,2023-05-02 15:12:25+00:00,,0,gaoliping1998/mini_mips_cpu,635380453,Verilog,mini_mips_cpu,158,0,2023-05-02 15:14:07+00:00,[],None
463,https://github.com/haniakashif/DLD-Project-Piano-Tiles.git,2023-05-09 08:26:55+00:00,This repo contains the code for our DLD project from Spring semester 2023,0,haniakashif/DLD-Project-Piano-Tiles,638171250,Verilog,DLD-Project-Piano-Tiles,196,0,2023-05-09 08:36:51+00:00,[],None
464,https://github.com/chenchenplus/shuluoshiyan.git,2023-05-08 10:47:39+00:00,thu数逻实验,0,chenchenplus/shuluoshiyan,637756324,Verilog,shuluoshiyan,48070,0,2023-05-08 11:02:08+00:00,[],https://api.github.com/licenses/mit
465,https://github.com/chirayush11/CSE-BUBBLE.git,2023-05-11 12:37:34+00:00,CS220  final assignment ,0,chirayush11/CSE-BUBBLE,639416435,Verilog,CSE-BUBBLE,0,0,2023-05-11 12:41:29+00:00,[],None
466,https://github.com/notcarolinna/T2SD.git,2023-05-04 13:04:18+00:00,,0,notcarolinna/T2SD,636260839,Verilog,T2SD,119,0,2023-10-11 18:50:07+00:00,[],None
467,https://github.com/MuhammadUsman3506/mako-verilog-python-templating.git,2023-05-03 14:24:08+00:00,,0,MuhammadUsman3506/mako-verilog-python-templating,635822567,Verilog,mako-verilog-python-templating,1,0,2023-05-03 14:41:49+00:00,[],None
468,https://github.com/PRAGATI-0102/Binary-to-Gray-Day-037-.git,2023-05-16 18:08:29+00:00,,0,PRAGATI-0102/Binary-to-Gray-Day-037-,641556333,Verilog,Binary-to-Gray-Day-037-,57,0,2023-05-16 18:12:47+00:00,[],None
469,https://github.com/abhilash306/Lab-Workshop-on-FPGA-Architecture-and-Programming-using-Verilog-HDL.git,2023-05-04 18:25:49+00:00,"FPGA Prototyping using Xilinx IP: (February, 2023) -Hardware Implementation on Zybo Z7: Zynq-7000 ARM/FPGA SoC Development Board. -Digital Design with 4:1 Mux, Decoder, and Counter using IP Core and Virtual I/O, Verified via Chipscope IP Core.",0,abhilash306/Lab-Workshop-on-FPGA-Architecture-and-Programming-using-Verilog-HDL,636386258,Verilog,Lab-Workshop-on-FPGA-Architecture-and-Programming-using-Verilog-HDL,4430,0,2024-01-13 06:43:57+00:00,[],https://api.github.com/licenses/gpl-3.0
470,https://github.com/Dhruv146/Traffic-Light-Controller.git,2023-05-08 11:47:18+00:00,,0,Dhruv146/Traffic-Light-Controller,637779331,Verilog,Traffic-Light-Controller,6,0,2023-05-08 11:47:54+00:00,[],None
471,https://github.com/csc-fw/xdcfeb3b.git,2023-05-15 18:42:01+00:00,Firmware for xDCFEB boards.,0,csc-fw/xdcfeb3b,641084150,Verilog,xdcfeb3b,3576,0,2023-05-15 18:42:41+00:00,[],None
472,https://github.com/NouranAbdelaziz/SOFA_bitstream_generation_in_OpenFPFA.git,2023-05-09 13:14:35+00:00,,0,NouranAbdelaziz/SOFA_bitstream_generation_in_OpenFPFA,638486291,Verilog,SOFA_bitstream_generation_in_OpenFPFA,9,0,2024-01-17 11:20:08+00:00,[],None
473,https://github.com/catchyviddy/MBIST-256x4b.git,2023-05-05 22:44:47+00:00,,0,catchyviddy/MBIST-256x4b,636891570,Verilog,MBIST-256x4b,9545,0,2024-01-30 03:35:57+00:00,[],None
474,https://github.com/Paavani99/Pipelined-Processor.git,2023-05-12 07:58:33+00:00,Implementation of a 4-stage pipelined processor in Verilog. ,0,Paavani99/Pipelined-Processor,639780002,Verilog,Pipelined-Processor,9,0,2023-05-12 08:00:24+00:00,[],None
475,https://github.com/Isse-C/silicon.git,2023-05-14 00:57:13+00:00,,0,Isse-C/silicon,640402368,Verilog,silicon,41725,0,2023-05-14 00:57:44+00:00,[],https://api.github.com/licenses/apache-2.0
476,https://github.com/CarlosEngler/SD2.git,2023-05-08 16:37:37+00:00,Repositório relacionado à disciplina de SD2 do primeiro semestre de 2023,0,CarlosEngler/SD2,637897918,Verilog,SD2,49,0,2023-05-08 16:39:14+00:00,[],None
477,https://github.com/MostafaEssamAbdelhameed/RSA-Cryptosystem.git,2023-05-08 19:08:13+00:00,,0,MostafaEssamAbdelhameed/RSA-Cryptosystem,637952859,Verilog,RSA-Cryptosystem,2770,0,2023-06-20 15:57:43+00:00,[],None
478,https://github.com/team-gdm/cycle_computer.git,2023-05-11 10:33:13+00:00,,0,team-gdm/cycle_computer,639369973,Verilog,cycle_computer,108418,0,2023-07-17 17:53:12+00:00,[],None
479,https://github.com/laxmigayatri2003/Router_1X3.git,2023-05-11 04:34:02+00:00,"A router 1x3  is a device that is used to forward data packets from one source to three destinations. In Verilog, we can design a router using hardware description language (HDL) to specify the behavior and functionality of the router.",0,laxmigayatri2003/Router_1X3,639247181,Verilog,Router_1X3,47,0,2023-05-11 04:55:06+00:00,[],None
480,https://github.com/lauraggc/Practica3AC.git,2023-05-11 05:23:49+00:00,"Jazmín Méndez, Laura González",0,lauraggc/Practica3AC,639260006,Verilog,Practica3AC,2981,0,2023-05-11 05:26:39+00:00,[],None
481,https://github.com/VanshikaTanwar/caravel_mag_comp.git,2023-05-17 07:09:47+00:00,,0,VanshikaTanwar/caravel_mag_comp,641789717,Verilog,caravel_mag_comp,41726,0,2023-05-17 07:10:29+00:00,[],https://api.github.com/licenses/apache-2.0
482,https://github.com/MotazFaraj/MIPS-based-processor-.git,2023-05-02 10:05:45+00:00,,0,MotazFaraj/MIPS-based-processor-,635258461,Verilog,MIPS-based-processor-,123,0,2023-05-02 10:52:22+00:00,[],None
483,https://github.com/kero-mina/chipionsphase1.git,2023-05-04 15:05:38+00:00,,0,kero-mina/chipionsphase1,636313179,Verilog,chipionsphase1,0,0,2023-05-04 15:28:58+00:00,[],None
484,https://github.com/bushraay/CA-RISC-V-Project.git,2023-05-05 00:41:51+00:00,,0,bushraay/CA-RISC-V-Project,636485354,Verilog,CA-RISC-V-Project,40,0,2023-05-05 17:46:26+00:00,[],None
485,https://github.com/tadatizu/caravel_user_project00.git,2023-05-11 15:25:03+00:00,,0,tadatizu/caravel_user_project00,639502261,Verilog,caravel_user_project00,41725,0,2023-05-11 15:25:37+00:00,[],https://api.github.com/licenses/apache-2.0
486,https://github.com/jrchakalo/Calculanometro.git,2023-05-11 16:18:06+00:00,Uma calculadora acoplada a um cronometro usando Verilog.,0,jrchakalo/Calculanometro,639523266,Verilog,Calculanometro,11,0,2023-05-11 16:21:04+00:00,[],https://api.github.com/licenses/mit
487,https://github.com/tonnisjoey23/Practice1.git,2023-05-11 18:28:01+00:00,,0,tonnisjoey23/Practice1,639570129,Verilog,Practice1,41725,0,2023-05-11 18:28:37+00:00,[],https://api.github.com/licenses/apache-2.0
488,https://github.com/nandgyf/SW_MCU.git,2023-05-10 02:27:49+00:00,Switch MCU repository,0,nandgyf/SW_MCU,638742450,Verilog,SW_MCU,6839,0,2023-05-10 02:35:49+00:00,[],None
489,https://github.com/bushbecky/hdl_library.git,2023-05-08 20:04:45+00:00,,0,bushbecky/hdl_library,637972098,Verilog,hdl_library,25,0,2023-05-08 20:05:01+00:00,[],None
490,https://github.com/Sephry/Gomulu-Sistemler.git,2023-04-30 17:26:25+00:00,,0,Sephry/Gomulu-Sistemler,634610369,Verilog,Gomulu-Sistemler,4227,0,2023-04-30 17:27:28+00:00,[],None
491,https://github.com/Kaigard/ISP.git,2023-04-30 16:46:10+00:00,,1,Kaigard/ISP,634599217,Verilog,ISP,6,0,2023-04-30 16:49:08+00:00,[],None
492,https://github.com/ilydaYildiiz/memory.git,2023-04-30 19:15:12+00:00,,0,ilydaYildiiz/memory,634638507,Verilog,memory,2,0,2023-04-30 19:18:26+00:00,[],None
493,https://github.com/huyGH2810/Control_Motor_and_LCD.git,2023-05-01 09:23:54+00:00,Build a system using Nios II in kit DE10 to connect a LCD 16x2 and an H-bridge to control a motor,0,huyGH2810/Control_Motor_and_LCD,634818124,Verilog,Control_Motor_and_LCD,38134,0,2023-05-01 09:25:33+00:00,[],None
494,https://github.com/azure-123/CPU-54-instructions.git,2023-05-01 13:41:26+00:00,CPU with 54 instructions for principles of computer composition course.,0,azure-123/CPU-54-instructions,634894756,Verilog,CPU-54-instructions,1262,0,2023-05-01 13:41:58+00:00,[],None
495,https://github.com/dsa-shua/amba-xilinx.git,2023-04-30 14:22:21+00:00,,0,dsa-shua/amba-xilinx,634557687,Verilog,amba-xilinx,1610,0,2023-04-30 14:23:48+00:00,[],None
496,https://github.com/christianreivan/OTA.git,2023-04-30 22:24:07+00:00,,0,christianreivan/OTA,634678878,Verilog,OTA,41725,0,2023-04-30 22:24:43+00:00,[],https://api.github.com/licenses/apache-2.0
497,https://github.com/jundijiujieke/uvmproject.git,2023-05-03 09:06:03+00:00,,0,jundijiujieke/uvmproject,635698027,Verilog,uvmproject,68955,0,2023-05-09 01:36:13+00:00,[],None
498,https://github.com/iescobar1/research_s23.git,2023-05-02 21:20:49+00:00,Research I did under Mckenzie,0,iescobar1/research_s23,635512472,Verilog,research_s23,38726,0,2023-05-02 22:20:36+00:00,[],None
499,https://github.com/leejunhee3123/comporg_lab2.git,2023-05-03 02:16:41+00:00,,0,leejunhee3123/comporg_lab2,635581483,Verilog,comporg_lab2,1242,0,2023-05-03 02:21:14+00:00,[],None
500,https://github.com/WagginJack/EECS443FinalProject.git,2023-05-03 14:29:21+00:00,,0,WagginJack/EECS443FinalProject,635824817,Verilog,EECS443FinalProject,24485,0,2023-05-28 19:13:40+00:00,[],None
501,https://github.com/ik1xpv/WGN240.git,2023-05-03 14:56:36+00:00,White Gaussian Noise generator with EPM240 CPLD,0,ik1xpv/WGN240,635836390,Verilog,WGN240,10,0,2023-05-03 14:56:45+00:00,[],https://api.github.com/licenses/mit
502,https://github.com/Mohamed-Ayman27/PatternDetector.git,2023-05-03 18:09:03+00:00,,0,Mohamed-Ayman27/PatternDetector,635910429,Verilog,PatternDetector,389,0,2023-05-03 18:17:13+00:00,[],None
503,https://github.com/bhumitsihag/Dme-crpto.git,2023-05-03 06:23:25+00:00,"implementation of the double modular exponentiation algorithm using Verilog hardware description language. The proposed implementation is designed to perform modular exponentiation operations with high speed and efficiency, suitable for use in hardware-based cryptographic systems.",0,bhumitsihag/Dme-crpto,635642371,Verilog,Dme-crpto,3,0,2023-05-03 06:25:26+00:00,[],None
504,https://github.com/abk-87/hardware.git,2023-05-14 21:22:41+00:00,,0,abk-87/hardware,640675195,Verilog,hardware,6,0,2023-05-30 20:46:45+00:00,[],None
505,https://github.com/kylem343/LearningExperienceE3.git,2023-05-17 21:20:37+00:00,Learning Experience for the Computer Systems Class at Virginia Tech,0,kylem343/LearningExperienceE3,642114741,Verilog,LearningExperienceE3,9,0,2023-05-17 21:22:36+00:00,[],None
506,https://github.com/MohamedKhaledMohamedAli/Simple-Microprocessor.git,2023-05-17 10:04:18+00:00,,0,MohamedKhaledMohamedAli/Simple-Microprocessor,641858193,Verilog,Simple-Microprocessor,2,0,2023-05-17 10:09:29+00:00,[],None
507,https://github.com/Asma-Mohsin/AI_based_chipdesign.git,2023-05-15 03:47:29+00:00,,0,Asma-Mohsin/AI_based_chipdesign,640752022,Verilog,AI_based_chipdesign,93254,0,2023-12-23 03:52:58+00:00,[],https://api.github.com/licenses/apache-2.0
508,https://github.com/unolabo/efx-trinita-demo-spo2.git,2023-05-17 01:27:47+00:00,,0,unolabo/efx-trinita-demo-spo2,641695144,Verilog,efx-trinita-demo-spo2,30921,0,2024-03-13 14:10:38+00:00,[],
509,https://github.com/2023-Spring-ECE4278/lab8.git,2023-05-15 05:09:58+00:00,,0,2023-Spring-ECE4278/lab8,640771585,Verilog,lab8,1558,0,2023-05-15 05:12:31+00:00,[],None
510,https://github.com/ahmedtmgouda/user_proj_mul32.git,2023-05-17 16:39:21+00:00,,0,ahmedtmgouda/user_proj_mul32,642020524,Verilog,user_proj_mul32,41725,0,2023-05-17 16:40:01+00:00,[],https://api.github.com/licenses/apache-2.0
511,https://github.com/ahmedashrafalaaser/SPI_SLAVE_DesignProject.git,2023-05-17 11:02:28+00:00,,0,ahmedashrafalaaser/SPI_SLAVE_DesignProject,641878958,Verilog,SPI_SLAVE_DesignProject,377,0,2023-05-17 11:03:20+00:00,[],None
512,https://github.com/Aftab-affu/intern_6w.git,2023-05-17 11:15:05+00:00,,0,Aftab-affu/intern_6w,641883439,Verilog,intern_6w,734,0,2023-06-19 21:58:56+00:00,[],None
513,https://github.com/MohamedKhaledMohamedAli/FIFO-Design.git,2023-05-17 10:48:49+00:00,,0,MohamedKhaledMohamedAli/FIFO-Design,641874158,Verilog,FIFO-Design,3,0,2023-05-17 10:56:04+00:00,[],None
514,https://github.com/HadjAhmed2003/DD_Project.git,2023-05-15 07:03:54+00:00,,0,HadjAhmed2003/DD_Project,640805997,Verilog,DD_Project,2613,0,2023-05-25 08:29:04+00:00,[],None
515,https://github.com/1mimhe/16bit-CPU.git,2023-05-16 16:07:57+00:00,Computer Architecture Project/ Dr. Beiki/ University of Isfahan 1401_2,0,1mimhe/16bit-CPU,641510200,Verilog,16bit-CPU,824,0,2023-07-28 08:48:41+00:00,[],https://api.github.com/licenses/mit
516,https://github.com/Maani02/FSM.git,2023-05-04 04:59:49+00:00,,0,Maani02/FSM,636081194,Verilog,FSM,5,0,2023-05-05 07:26:11+00:00,[],None
517,https://github.com/fivexxxxx/fpga_crc_8.git,2023-05-01 23:31:36+00:00,,0,fivexxxxx/fpga_crc_8,635080947,Verilog,fpga_crc_8,113,0,2023-05-01 23:40:50+00:00,[],None
518,https://github.com/ekoyuncal/CSE-433.git,2023-05-02 23:02:35+00:00,GTU CSE433 Embedded Systems Repo,0,ekoyuncal/CSE-433,635537947,Verilog,CSE-433,10,0,2023-05-02 23:05:10+00:00,[],None
519,https://github.com/berz20/project_LAE.git,2023-05-04 13:57:35+00:00,,0,berz20/project_LAE,636283276,Verilog,project_LAE,48708,0,2023-09-26 11:56:32+00:00,[],None
520,https://github.com/mostafarabie5/AES.git,2023-05-04 15:19:35+00:00,,0,mostafarabie5/AES,636318989,Verilog,AES,40,0,2023-05-15 21:19:42+00:00,[],None
521,https://github.com/jinyier/PowSim.git,2023-05-02 12:16:59+00:00,This is a repo for pre-Silicon Power Side Channel Analysis. A similar tool for EM side channel analysis is in EMSim repo. ,1,jinyier/PowSim,635306447,Verilog,PowSim,22789,0,2023-05-04 01:38:19+00:00,[],https://api.github.com/licenses/mit
522,https://github.com/SaiRajat2303/MIPS-Based-Pipelined-Processor.git,2023-05-02 10:40:58+00:00,MIPS based 5 stage pipelined processor implementation with 4 pipeline registers,0,SaiRajat2303/MIPS-Based-Pipelined-Processor,635270806,Verilog,MIPS-Based-Pipelined-Processor,1010,0,2023-05-02 20:33:16+00:00,[],None
523,https://github.com/MohamedAmr23/CAR-GARAGE-.git,2023-05-02 10:59:36+00:00,Small-Project [Midterm],0,MohamedAmr23/CAR-GARAGE-,635277254,Verilog,CAR-GARAGE-,471,0,2023-05-02 11:01:29+00:00,[],None
524,https://github.com/Crazy-Ting-Yao/2023-Spring-Logic_Design.git,2023-05-03 11:03:01+00:00,2023 Spring Logic Design Labs,0,Crazy-Ting-Yao/2023-Spring-Logic_Design,635739644,Verilog,2023-Spring-Logic_Design,2325,0,2023-06-05 12:50:19+00:00,[],None
525,https://github.com/ericriv88/MIPSPiplelinedProcessor.git,2023-05-04 22:22:44+00:00,Pipelined processor that supports a simple MIPS ISA,0,ericriv88/MIPSPiplelinedProcessor,636456342,Verilog,MIPSPiplelinedProcessor,19,0,2023-05-19 03:12:49+00:00,[],None
526,https://github.com/iEDA-Open-Source-Core-Project/ysyxSOC.git,2023-05-03 16:51:29+00:00,ysyx-soc compile by verilator,0,iEDA-Open-Source-Core-Project/ysyxSOC,635882047,Verilog,ysyxSOC,18123,0,2023-05-03 17:00:46+00:00,[],
527,https://github.com/Saneczka1/temp.git,2023-05-03 18:14:07+00:00,,0,Saneczka1/temp,635912148,Verilog,temp,58,0,2023-05-04 13:48:47+00:00,[],None
528,https://github.com/AaronC81/stack-processor.git,2023-05-06 21:41:43+00:00,WIP stack processor in Verilog for TinyFPGA BX,0,AaronC81/stack-processor,637217221,Verilog,stack-processor,17,0,2023-05-06 21:41:58+00:00,[],None
529,https://github.com/GabCarvaS/MI-Circuitos-Digitais.git,2023-05-06 14:06:20+00:00,,0,GabCarvaS/MI-Circuitos-Digitais,637100892,Verilog,MI-Circuitos-Digitais,2,0,2023-05-06 14:08:23+00:00,[],None
530,https://github.com/jungihong10/verilog_logic_design.git,2023-05-12 08:03:36+00:00,Projects done for Logic Design,0,jungihong10/verilog_logic_design,639781676,Verilog,verilog_logic_design,8,0,2023-05-12 08:04:40+00:00,[],None
531,https://github.com/dduuukk/EECE3324_Summer_2023.git,2023-05-11 16:58:51+00:00,NU EECE3324 Lab Work,0,dduuukk/EECE3324_Summer_2023,639538298,Verilog,EECE3324_Summer_2023,907,0,2023-05-11 17:03:00+00:00,[],None
532,https://github.com/SamiraHajizadeh/DigitalSystems.git,2023-05-11 19:55:50+00:00,Here are some of the projects of the Digital Systems course,0,SamiraHajizadeh/DigitalSystems,639598776,Verilog,DigitalSystems,3225,0,2023-05-11 20:46:19+00:00,[],None
533,https://github.com/ridvikpal/enhanced_processor.git,2023-04-30 13:14:02+00:00,Working Code for ECE243 Lab 8 (Winter 2023) at the University of Toronto. Main code is written in Verilog.,0,ridvikpal/enhanced_processor,634539492,Verilog,enhanced_processor,613,0,2023-04-30 13:59:19+00:00,"['de1-soc', 'uoft', 'verilog']",None
534,https://github.com/GYHuang111/IC_contest.git,2023-04-30 10:08:00+00:00,,0,GYHuang111/IC_contest,634495141,Verilog,IC_contest,44323,0,2023-04-30 10:18:30+00:00,[],None
535,https://github.com/tobiassc95/RISC-CPU-Implemented-On-FPGA.git,2023-05-10 01:23:38+00:00,A RISC CPU based on Von Neumann structure and a 5-staged pipeline implemented on Altera Cyclone IV FPGA.,0,tobiassc95/RISC-CPU-Implemented-On-FPGA,638726797,Verilog,RISC-CPU-Implemented-On-FPGA,20970,0,2023-05-10 01:47:26+00:00,[],None
536,https://github.com/daksith/fyp-PRF.git,2023-05-08 18:15:53+00:00,An LVT based 3 read port 4 write port prf for an ooo processor,0,daksith/fyp-PRF,637934651,Verilog,fyp-PRF,34,0,2023-05-08 18:16:33+00:00,[],https://api.github.com/licenses/unlicense
537,https://github.com/MohammadFarrahi/CA-projects.git,2023-05-08 11:14:16+00:00,"This repository, contains computer assignments of Computer Architecture Course- Spring 2021 - UT",0,MohammadFarrahi/CA-projects,637766256,Verilog,CA-projects,6710,0,2023-05-08 11:18:06+00:00,[],None
538,https://github.com/zeddo258/ALU-Design.git,2023-05-05 07:43:27+00:00,,0,zeddo258/ALU-Design,636591708,Verilog,ALU-Design,230,0,2023-05-08 09:16:56+00:00,[],None
539,https://github.com/commandblock2/mips-pipeline.git,2023-05-13 10:25:04+00:00,A mips pipeline for course design,0,commandblock2/mips-pipeline,640204831,Verilog,mips-pipeline,63,0,2023-05-13 10:42:57+00:00,[],https://api.github.com/licenses/gpl-3.0
540,https://github.com/nefgaroufali/Digital_Systems_Lab.git,2023-05-12 11:30:10+00:00,,0,nefgaroufali/Digital_Systems_Lab,639854404,Verilog,Digital_Systems_Lab,21691,0,2024-02-01 12:25:45+00:00,[],https://api.github.com/licenses/apache-2.0
541,https://github.com/xdotli/mips-pipeline.git,2023-05-03 07:41:27+00:00,,0,xdotli/mips-pipeline,635668263,Verilog,mips-pipeline,1817,0,2023-10-01 00:14:07+00:00,[],None
542,https://github.com/csc-fw/dcfeb3a_vttx.git,2023-05-15 17:49:21+00:00,Firmware for DCFEB3a boards that have been modified for VTTX optical transmitters.,0,csc-fw/dcfeb3a_vttx,641064568,Verilog,dcfeb3a_vttx,2424,0,2023-05-15 18:06:07+00:00,[],None
543,https://github.com/dolomuk/timer0.git,2023-05-10 04:48:25+00:00,timer_for DE2-35,0,dolomuk/timer0,638776809,Verilog,timer0,6,0,2023-05-10 04:50:18+00:00,[],None
544,https://github.com/Lucian-MihaiStan/vlsi.git,2023-05-11 00:25:44+00:00,,0,Lucian-MihaiStan/vlsi,639186440,Verilog,vlsi,111,0,2023-05-11 00:26:17+00:00,[],None
545,https://github.com/sseshadri26/CSM152A_lab_3.git,2023-05-10 17:05:10+00:00,,1,sseshadri26/CSM152A_lab_3,639057453,Verilog,CSM152A_lab_3,110,0,2023-05-10 17:30:13+00:00,[],None
546,https://github.com/AndresMiramag/Road-Fighter_G4.git,2023-05-07 16:16:12+00:00,,0,AndresMiramag/Road-Fighter_G4,637461145,Verilog,Road-Fighter_G4,3974,0,2023-05-07 16:17:37+00:00,[],None
547,https://github.com/jszprada/BIN_BCD.git,2023-05-05 15:53:36+00:00,,0,jszprada/BIN_BCD,636772335,Verilog,BIN_BCD,1,0,2023-05-05 15:53:41+00:00,[],None
548,https://github.com/suvins/Wokwi.git,2023-05-07 14:32:12+00:00,,0,suvins/Wokwi,637429753,Verilog,Wokwi,3019,0,2023-05-07 14:32:38+00:00,[],https://api.github.com/licenses/apache-2.0
549,https://github.com/DogOleg/sdvig_reg.git,2023-05-05 21:01:52+00:00,,0,DogOleg/sdvig_reg,636869781,Verilog,sdvig_reg,1,0,2023-05-20 08:43:11+00:00,[],None
550,https://github.com/AkatsukiChiri/hardwares.git,2023-05-12 09:06:15+00:00,some hardwares,0,AkatsukiChiri/hardwares,639803942,Verilog,hardwares,40,0,2023-05-12 09:26:41+00:00,[],None
551,https://github.com/Kshemal/trial.git,2023-05-08 22:41:21+00:00,,0,Kshemal/trial,638013060,Verilog,trial,41725,0,2023-05-08 22:41:56+00:00,[],https://api.github.com/licenses/apache-2.0
552,https://github.com/ujjawal0503/vl901--A-Universal-Method-of-Linear-Approximation-With-Controllable-Error.git,2023-05-08 06:43:16+00:00,,0,ujjawal0503/vl901--A-Universal-Method-of-Linear-Approximation-With-Controllable-Error,637664881,Verilog,vl901--A-Universal-Method-of-Linear-Approximation-With-Controllable-Error,18,0,2023-05-20 12:22:16+00:00,[],None
553,https://github.com/hk08394habib/i2c-simpler.git,2023-05-08 14:13:34+00:00,,0,hk08394habib/i2c-simpler,637838607,Verilog,i2c-simpler,7,0,2023-05-08 14:14:25+00:00,[],None
554,https://github.com/EmilioCanton/Cache2vias.git,2023-05-11 17:22:41+00:00,Projeto de uma cache associativa por conjunto de 2 vias.,0,EmilioCanton/Cache2vias,639546915,Verilog,Cache2vias,1020,0,2023-05-11 17:28:05+00:00,[],None
555,https://github.com/qviettt/rvmain105.git,2023-05-10 15:23:57+00:00,,0,qviettt/rvmain105,639017548,Verilog,rvmain105,13,0,2023-05-10 15:24:57+00:00,[],None
556,https://github.com/mary-k99/photo_disdrometer.git,2023-04-30 14:33:05+00:00,,0,mary-k99/photo_disdrometer,634560662,Verilog,photo_disdrometer,7010,0,2023-04-30 14:54:43+00:00,[],None
557,https://github.com/AndreMorenoGoveia/RISC-VProcessador.git,2023-05-03 15:45:11+00:00,,0,AndreMorenoGoveia/RISC-VProcessador,635856716,Verilog,RISC-VProcessador,84,0,2023-06-17 23:06:57+00:00,[],None
558,https://github.com/IObundle/iob-vga.git,2023-05-03 15:49:37+00:00,,0,IObundle/iob-vga,635858458,Verilog,iob-vga,11,0,2023-05-03 16:05:31+00:00,[],None
559,https://github.com/amo890806/Digital_Signal_Processing_Integrated_Circuits_Design.git,2023-05-04 14:15:38+00:00,,0,amo890806/Digital_Signal_Processing_Integrated_Circuits_Design,636291426,Verilog,Digital_Signal_Processing_Integrated_Circuits_Design,1778,0,2023-05-04 17:36:47+00:00,[],None
560,https://github.com/DmitryMustk/CircuitDesign.git,2023-05-16 16:43:26+00:00,"Проекты по дисциплине ""Схемотехника"" 2 семестра НГУ ФИТ",0,DmitryMustk/CircuitDesign,641524089,Verilog,CircuitDesign,4,0,2023-05-17 11:54:07+00:00,[],https://api.github.com/licenses/mit
561,https://github.com/PRAGATI-0102/Gray-to-Binary-Day-038-.git,2023-05-17 15:35:07+00:00,"Gray to Binary conversion is a fundamental operation in digital circuits, particularly in applications where sequential decoding is required.",0,PRAGATI-0102/Gray-to-Binary-Day-038-,641994614,Verilog,Gray-to-Binary-Day-038-,111,0,2023-05-17 15:36:08+00:00,[],None
562,https://github.com/mageshsudhakar/8_Bit_Microcontroller.git,2023-05-14 15:07:08+00:00,,0,mageshsudhakar/8_Bit_Microcontroller,640580849,Verilog,8_Bit_Microcontroller,3,0,2023-05-14 15:11:26+00:00,[],None
563,https://github.com/efablessmarmik/caravel_cloud.git,2023-05-16 17:02:39+00:00,Caravel on cloud,0,efablessmarmik/caravel_cloud,641531627,Verilog,caravel_cloud,41721,0,2023-05-16 17:03:18+00:00,[],https://api.github.com/licenses/apache-2.0
564,https://github.com/paiyuanwu/CS225-FPGA-Verilog.Final.git,2023-05-16 13:59:15+00:00,,0,paiyuanwu/CS225-FPGA-Verilog.Final,641455198,Verilog,CS225-FPGA-Verilog.Final,4253,0,2023-05-16 14:06:36+00:00,[],None
565,https://github.com/MrEast1203/ca-final.git,2023-05-16 09:08:02+00:00,,0,MrEast1203/ca-final,641337884,Verilog,ca-final,275,0,2023-05-16 09:09:05+00:00,[],None
566,https://github.com/Ashok123R/3-Bit-Carry-Look-Ahead-Adder.git,2023-05-17 04:16:24+00:00,,0,Ashok123R/3-Bit-Carry-Look-Ahead-Adder,641737303,Verilog,3-Bit-Carry-Look-Ahead-Adder,19,0,2023-05-17 06:51:37+00:00,[],None
567,https://github.com/PRAGATI-0102/Vending-Machine-1-Day-034-.git,2023-05-13 17:22:03+00:00,,0,PRAGATI-0102/Vending-Machine-1-Day-034-,640316486,Verilog,Vending-Machine-1-Day-034-,69,0,2023-05-13 17:32:48+00:00,[],None
568,https://github.com/dirkt68/pl1-robotics.git,2023-05-15 04:35:48+00:00,,0,dirkt68/pl1-robotics,640763220,Verilog,pl1-robotics,318811,0,2023-05-15 04:39:30+00:00,[],https://api.github.com/licenses/mit
569,https://github.com/mohammadalashkar23/Multiplier.git,2023-05-15 07:52:18+00:00,,0,mohammadalashkar23/Multiplier,640824583,Verilog,Multiplier,8,0,2023-05-15 07:53:55+00:00,[],None
570,https://github.com/3liana/buaa_co_verilog_2022.git,2023-05-15 08:03:28+00:00,,0,3liana/buaa_co_verilog_2022,640828627,Verilog,buaa_co_verilog_2022,3299,0,2023-05-15 08:09:45+00:00,[],None
571,https://github.com/mnasser431998/nasser_chip.git,2023-05-16 19:29:55+00:00,,0,mnasser431998/nasser_chip,641585062,Verilog,nasser_chip,41721,0,2023-05-16 19:30:40+00:00,[],https://api.github.com/licenses/apache-2.0
572,https://github.com/sh4de-c4t/MIPS_RISK.git,2023-05-04 11:24:57+00:00,DESIGN OF A 32-BIT RISC BASED MIPS PROCESSOR USING VERILOG,0,sh4de-c4t/MIPS_RISK,636222334,Verilog,MIPS_RISK,596,0,2023-05-04 11:45:18+00:00,[],https://api.github.com/licenses/mit
573,https://github.com/FoolgryGamer/URAM.git,2023-05-03 02:16:38+00:00,,0,FoolgryGamer/URAM,635581468,Verilog,URAM,135,0,2023-05-03 02:23:48+00:00,[],None
574,https://github.com/HoussemHammamii/Simulation.git,2023-05-04 10:20:10+00:00,,0,HoussemHammamii/Simulation,636197853,Verilog,Simulation,2578,0,2023-05-04 11:25:51+00:00,[],None
575,https://github.com/vaishnavinaidu/100daysofRTL.git,2023-05-07 05:34:25+00:00,100 Days of RTL ,0,vaishnavinaidu/100daysofRTL,637296462,Verilog,100daysofRTL,5571,0,2023-05-10 00:50:40+00:00,[],None
576,https://github.com/kareems394/Signed_Multiplier.git,2023-05-07 00:09:48+00:00,,0,kareems394/Signed_Multiplier,637241922,Verilog,Signed_Multiplier,308,0,2023-05-27 06:14:39+00:00,[],None
577,https://github.com/ykykzq/mul_32bit.git,2023-05-03 12:23:09+00:00,基于华莱士树的，32位的两周期有符号乘法器,0,ykykzq/mul_32bit,635770640,Verilog,mul_32bit,1195,0,2023-09-25 01:54:39+00:00,[],None
578,https://github.com/aarijimam/SingleCycleProcessor.git,2023-05-04 18:12:09+00:00,,0,aarijimam/SingleCycleProcessor,636381468,Verilog,SingleCycleProcessor,1242,0,2023-06-19 06:55:25+00:00,[],None
579,https://github.com/sarthax-makesar/Verilog.git,2023-05-08 05:53:29+00:00,,0,sarthax-makesar/Verilog,637649162,Verilog,Verilog,2080,0,2023-05-08 05:55:22+00:00,[],None
580,https://github.com/Rahma-Aly/Asynchronous_FIFO.git,2023-05-16 15:30:37+00:00,,0,Rahma-Aly/Asynchronous_FIFO,641495369,Verilog,Asynchronous_FIFO,8,0,2023-05-16 15:36:55+00:00,[],None
581,https://github.com/onlyforqiong/fpga_soc_lab.git,2023-05-16 06:15:25+00:00,fpga soc lab,0,onlyforqiong/fpga_soc_lab,641272183,Verilog,fpga_soc_lab,2,0,2023-05-16 06:39:38+00:00,[],https://api.github.com/licenses/mit
582,https://github.com/MG18/Lab8.git,2023-05-16 15:45:03+00:00,,0,MG18/Lab8,641501123,Verilog,Lab8,51,0,2023-05-16 22:25:04+00:00,[],None
583,https://github.com/MostafaEssamAbdelhameed/AES-encryption.git,2023-05-15 10:15:15+00:00,,0,MostafaEssamAbdelhameed/AES-encryption,640879029,Verilog,AES-encryption,9,0,2023-07-26 13:31:37+00:00,[],None
584,https://github.com/emincilm/RV32I.git,2023-05-15 17:23:49+00:00,RISC-V RV32I SINGLE CYCLE CPU,0,emincilm/RV32I,641054740,Verilog,RV32I,8,0,2023-06-05 14:01:57+00:00,[],None
585,https://github.com/rohanraaj2/RISC-V-Processor.git,2023-05-11 17:35:15+00:00,,0,rohanraaj2/RISC-V-Processor,639551482,Verilog,RISC-V-Processor,34,0,2023-05-11 17:37:07+00:00,[],None
586,https://github.com/RHyeJin/verilogHDL_HBE_COMBO2.git,2023-05-10 05:24:47+00:00,,0,RHyeJin/verilogHDL_HBE_COMBO2,638785790,Verilog,verilogHDL_HBE_COMBO2,440,0,2023-05-10 05:27:06+00:00,[],None
587,https://github.com/Aishwaryaodela/hello_world.v.git,2023-05-10 10:23:33+00:00,,0,Aishwaryaodela/hello_world.v,638891575,Verilog,hello_world.v,5,0,2023-05-10 10:27:41+00:00,[],None
588,https://github.com/manav4code/Computer-Architecture.git,2023-05-10 10:41:11+00:00,Modules written in Verilog HDL,0,manav4code/Computer-Architecture,638897897,Verilog,Computer-Architecture,403,0,2023-05-16 14:55:37+00:00,[],None
589,https://github.com/ValeriyAndreevichPushkarev/Selector_8bit.git,2023-05-11 03:36:30+00:00,This repository contains descriptions and synthesis results for different selectors,0,ValeriyAndreevichPushkarev/Selector_8bit,639233320,Verilog,Selector_8bit,317,0,2023-05-11 04:03:40+00:00,[],None
590,https://github.com/wooki0110/3_2_embedded_com.git,2023-05-11 06:44:39+00:00,,0,wooki0110/3_2_embedded_com,639284122,Verilog,3_2_embedded_com,52,0,2023-05-11 06:56:37+00:00,[],None
591,https://github.com/De0Faustrum/HITSZ-Diglogic-Exp.git,2023-05-11 14:01:47+00:00,The experiment codes of the Digital Logic course of HITSZ,0,De0Faustrum/HITSZ-Diglogic-Exp,639465934,Verilog,HITSZ-Diglogic-Exp,25,0,2023-05-11 14:49:31+00:00,[],None
592,https://github.com/garvin-stack/Lab04-RippleCarryAdder.git,2023-05-05 23:18:20+00:00,,0,garvin-stack/Lab04-RippleCarryAdder,636897544,Verilog,Lab04-RippleCarryAdder,18,0,2023-05-05 23:18:26+00:00,[],None
593,https://github.com/yoonhyunchan/Digital_System.git,2023-05-02 08:12:42+00:00,,0,yoonhyunchan/Digital_System,635217535,Verilog,Digital_System,8255,0,2023-05-02 08:14:20+00:00,[],None
594,https://github.com/sladek/ice40-PONG.git,2023-05-14 13:17:32+00:00,Pong game on FPGA ice40,0,sladek/ice40-PONG,640549811,Verilog,ice40-PONG,2249,0,2023-05-14 14:33:15+00:00,[],None
595,https://github.com/Stan1slavssKy/CounterFPGA.git,2023-05-14 13:00:16+00:00,,0,Stan1slavssKy/CounterFPGA,640545080,Verilog,CounterFPGA,1,0,2023-05-15 10:22:31+00:00,[],None
596,https://github.com/MadhuriPotta/ALU_CadenceDigital.git,2023-05-12 05:41:37+00:00,,0,MadhuriPotta/ALU_CadenceDigital,639735863,Verilog,ALU_CadenceDigital,1319,0,2023-05-12 05:45:22+00:00,[],None
597,https://github.com/MostafaEssamAbdelhameed/Greatest-Common-Divisor.git,2023-05-08 19:04:50+00:00,,0,MostafaEssamAbdelhameed/Greatest-Common-Divisor,637951685,Verilog,Greatest-Common-Divisor,555,0,2023-05-08 19:06:39+00:00,[],None
598,https://github.com/Max-Y-Ma/ECE-385-FinalProject.git,2023-05-09 02:12:13+00:00,Repository to showcase Final Project for ECE 385,0,Max-Y-Ma/ECE-385-FinalProject,638061044,Verilog,ECE-385-FinalProject,27529,0,2023-05-09 02:15:37+00:00,[],None
599,https://github.com/FarahAwad03/user_proj_mul32.git,2023-05-08 22:11:29+00:00,,0,FarahAwad03/user_proj_mul32,638006419,Verilog,user_proj_mul32,41725,0,2023-05-08 22:12:07+00:00,[],https://api.github.com/licenses/apache-2.0
600,https://github.com/gajendra17/9may.git,2023-05-09 07:16:00+00:00,,0,gajendra17/9may,638144856,Verilog,9may,1,0,2023-05-09 07:23:26+00:00,[],None
601,https://github.com/lailakhashabaa/RISC-V-pipelined-processor.git,2023-05-10 15:16:42+00:00,,0,lailakhashabaa/RISC-V-pipelined-processor,639014417,Verilog,RISC-V-pipelined-processor,20,0,2023-05-10 15:25:19+00:00,[],None
602,https://github.com/yeoni1234/I2C.git,2023-05-10 18:19:12+00:00,,0,yeoni1234/I2C,639085341,Verilog,I2C,38,0,2023-05-11 02:41:09+00:00,[],None
603,https://github.com/TszTungChau-Jo/ECE243.git,2023-05-09 20:55:21+00:00,ECE243 Computer Organization,0,TszTungChau-Jo/ECE243,638665696,Verilog,ECE243,6579,0,2023-05-09 21:23:12+00:00,[],None
604,https://github.com/merajhasan88/drip-irrigation.git,2023-05-14 08:57:14+00:00,Drip Irrigation System using Altera EP2C5T144C8 FPGA and 28BYJ-48 Stepper Motors,0,merajhasan88/drip-irrigation,640487482,Verilog,drip-irrigation,6,0,2023-12-31 20:19:35+00:00,[],None
605,https://github.com/ermannomillo/Phylog_OS_2_DHX.git,2023-05-16 09:08:03+00:00,Kernel for Distributed Hardware-accelerated Operating System.  Part of Bachelor Thesis in Electronics & Computer Engineering at University of Trieste,0,ermannomillo/Phylog_OS_2_DHX,641337892,Verilog,Phylog_OS_2_DHX,465,0,2024-02-18 17:34:25+00:00,[],https://api.github.com/licenses/gpl-2.0
606,https://github.com/qviettt/rv.git,2023-04-30 13:46:56+00:00,,0,qviettt/rv,634548187,Verilog,rv,22,0,2023-04-30 13:49:55+00:00,[],None
607,https://github.com/adinavale/ttt_ee277.git,2023-05-12 18:45:10+00:00,Attempt 2 Final Project,0,adinavale/ttt_ee277,640008083,Verilog,ttt_ee277,30752,0,2023-05-12 18:48:08+00:00,[],None
608,https://github.com/een212020/RNS_v_2.git,2023-05-08 10:39:26+00:00,,0,een212020/RNS_v_2,637753406,Verilog,RNS_v_2,7496,0,2023-05-08 10:47:03+00:00,[],None
609,https://github.com/pedrohfmacedo/HDLbits.git,2023-05-10 19:11:09+00:00,,0,pedrohfmacedo/HDLbits,639103853,Verilog,HDLbits,434,0,2023-10-13 17:26:38+00:00,[],None
610,https://github.com/marnovandermaas/efabless_playground.git,2023-05-10 15:59:03+00:00,Test repository for the efabless chipignite template project.,0,marnovandermaas/efabless_playground,639031866,Verilog,efabless_playground,41725,0,2023-05-10 15:59:41+00:00,[],https://api.github.com/licenses/apache-2.0
611,https://github.com/rbrinson2/ECE274DigitalLogic.git,2023-05-10 15:15:28+00:00,,0,rbrinson2/ECE274DigitalLogic,639013890,Verilog,ECE274DigitalLogic,204,0,2023-05-10 15:19:23+00:00,[],None
612,https://github.com/Ashely111/LoogsonCPU-Basic.git,2023-05-04 07:21:22+00:00,,0,Ashely111/LoogsonCPU-Basic,636126696,,LoogsonCPU-Basic,54,0,2023-05-04 07:21:22+00:00,[],None
613,https://github.com/crqrobdla/alu.git,2023-05-05 08:57:08+00:00,,0,crqrobdla/alu,636617250,Verilog,alu,36,0,2023-05-05 09:06:20+00:00,[],None
614,https://github.com/Mahmoud-geberty/HOG_DE1_SOC.git,2023-05-05 10:43:42+00:00,,0,Mahmoud-geberty/HOG_DE1_SOC,636655508,Verilog,HOG_DE1_SOC,815,0,2023-05-05 10:46:09+00:00,[],None
615,https://github.com/SaadiaJameel/8-bit-single-cycle-processor.git,2023-05-04 15:47:06+00:00,,1,SaadiaJameel/8-bit-single-cycle-processor,636330261,Verilog,8-bit-single-cycle-processor,2750,0,2023-05-04 15:51:15+00:00,[],None
616,https://github.com/nihadishi/DE10-Standart_Projects.git,2023-05-06 17:10:14+00:00,,0,nihadishi/DE10-Standart_Projects,637153336,Verilog,DE10-Standart_Projects,5,0,2023-05-06 17:12:13+00:00,[],None
617,https://github.com/rohitupari4321/01fe20bec222_adld.git,2023-05-17 13:09:51+00:00,ADLD Submission 1)Assignment_1 2)Assignment_2 3)Course_Project 4)Lab_codes,0,rohitupari4321/01fe20bec222_adld,641929658,Verilog,01fe20bec222_adld,5060,0,2023-10-15 10:44:29+00:00,[],None
618,https://github.com/umutgokdg/CORG-HW2.git,2023-05-17 16:12:35+00:00,,0,umutgokdg/CORG-HW2,642010099,Verilog,CORG-HW2,394,0,2023-05-17 16:15:55+00:00,[],None
619,https://github.com/exeather/RISCVCORE.git,2023-05-15 20:38:46+00:00,RISCV Core Design and Implementation on FPGA,0,exeather/RISCVCORE,641123491,Verilog,RISCVCORE,19,0,2023-05-15 20:44:09+00:00,[],None
620,https://github.com/rshetty26/singlecycleCPU.git,2023-05-16 05:31:55+00:00,"This Single Cycle CPU takes R-type, I-type, and J-type instructions and then implements them using two memory modules, a program counter, an ALU, and a control unit. ",0,rshetty26/singlecycleCPU,641258790,Verilog,singlecycleCPU,1073,0,2023-05-18 02:12:23+00:00,[],None
621,https://github.com/dnjayasinghe/SASEBOGIII-DEMO.git,2023-05-16 03:49:40+00:00,,0,dnjayasinghe/SASEBOGIII-DEMO,641231920,Verilog,SASEBOGIII-DEMO,820,0,2023-05-16 03:57:09+00:00,[],https://api.github.com/licenses/gpl-3.0
622,https://github.com/nastasya73/vhdl_project.git,2023-05-17 07:15:06+00:00,,0,nastasya73/vhdl_project,641791760,Verilog,vhdl_project,262695,0,2023-05-17 07:58:10+00:00,[],None
623,https://github.com/yufanh/ICLAB-NYCU-2022-FALL.git,2023-05-15 10:37:24+00:00,,0,yufanh/ICLAB-NYCU-2022-FALL,640887379,Verilog,ICLAB-NYCU-2022-FALL,1906,0,2023-05-15 11:34:29+00:00,[],None
624,https://github.com/Muyiiiii/TJCS_YJ_CPU31.git,2023-05-12 05:10:04+00:00,31条单周期CPU,0,Muyiiiii/TJCS_YJ_CPU31,639727940,Verilog,TJCS_YJ_CPU31,71,0,2023-12-29 03:30:05+00:00,[],None
625,https://github.com/maarikazuki/pulse.git,2023-05-17 05:48:14+00:00,,0,maarikazuki/pulse,641761591,Verilog,pulse,2,0,2023-05-17 06:27:19+00:00,[],None
626,https://github.com/MohamedKhaledMohamedAli/Pattern-Detector.git,2023-05-17 10:12:56+00:00,,0,MohamedKhaledMohamedAli/Pattern-Detector,641861350,Verilog,Pattern-Detector,20,0,2023-05-17 10:23:48+00:00,[],None
627,https://github.com/nadabadawi/user_proj_mul32.git,2023-05-17 16:14:20+00:00,,0,nadabadawi/user_proj_mul32,642010824,Verilog,user_proj_mul32,41721,0,2023-05-17 16:14:52+00:00,[],https://api.github.com/licenses/apache-2.0
628,https://github.com/Svorpal/FPGA_website.git,2023-05-17 19:20:52+00:00,,0,Svorpal/FPGA_website,642079604,Verilog,FPGA_website,23390,0,2023-05-17 19:21:24+00:00,[],https://api.github.com/licenses/mit
629,https://github.com/benaxline/digital_logic_project_simple_processor.git,2023-05-17 05:27:31+00:00,,0,benaxline/digital_logic_project_simple_processor,641755588,Verilog,digital_logic_project_simple_processor,291,0,2023-05-21 12:56:39+00:00,[],None
630,https://github.com/zahrahojati19/Single-Cycle-MIPS-Processor.git,2023-05-04 08:04:14+00:00,"we are to design and implement a 32-bit single cycle MIPs processor, using Verilog HDL and check its functionality through Testbench and Waveform",0,zahrahojati19/Single-Cycle-MIPS-Processor,636142714,Verilog,Single-Cycle-MIPS-Processor,1845,0,2023-05-06 07:33:13+00:00,[],None
631,https://github.com/J-Bhavana/Jyothsna_Research_Practice.git,2023-05-04 12:25:12+00:00,Parallel Implementation  of K-Means Algorithm  on FPGA,0,J-Bhavana/Jyothsna_Research_Practice,636245358,Verilog,Jyothsna_Research_Practice,9,0,2023-05-04 12:25:43+00:00,[],None
632,https://github.com/Kirpo97/Embedded_systems.git,2023-05-10 09:02:27+00:00,Labs on embed systems,1,Kirpo97/Embedded_systems,638860483,Verilog,Embedded_systems,3,0,2023-05-14 10:45:20+00:00,[],None
633,https://github.com/Epsilon391/Tiny_Risc-V_ECE389.git,2023-05-11 19:33:43+00:00,,0,Epsilon391/Tiny_Risc-V_ECE389,639591825,Verilog,Tiny_Risc-V_ECE389,12192,0,2023-05-11 19:39:08+00:00,[],None
634,https://github.com/ronitashah/verilog-processor.git,2023-05-15 01:18:09+00:00,pipelined processor in verilog,0,ronitashah/verilog-processor,640718370,Verilog,verilog-processor,30,0,2023-05-15 01:20:09+00:00,[],None
635,https://github.com/manushri-d/pacman.git,2023-05-16 00:54:01+00:00,,0,manushri-d/pacman,641185623,Verilog,pacman,41347,0,2023-05-16 00:57:25+00:00,[],None
636,https://github.com/dl123456123/btl-tkll.git,2023-05-17 12:16:03+00:00,,0,dl123456123/btl-tkll,641907053,Verilog,btl-tkll,878,0,2023-05-17 12:17:12+00:00,[],None
637,https://github.com/Karthikeyan564/TF_Engine.git,2023-05-10 17:47:36+00:00,,0,Karthikeyan564/TF_Engine,639073339,Verilog,TF_Engine,75941,0,2023-05-10 17:51:42+00:00,[],https://api.github.com/licenses/apache-2.0
638,https://github.com/SE-O22-ITESO/p3-pipeline-david_michel-ethan_castillo.git,2023-05-11 06:15:05+00:00,"Practica 3 Pipeline, Equipo : David Michel, Ethan Castillo",0,SE-O22-ITESO/p3-pipeline-david_michel-ethan_castillo,639274685,Verilog,p3-pipeline-david_michel-ethan_castillo,51640,0,2023-05-12 08:12:51+00:00,[],None
639,https://github.com/laxmigayatri2003/Parallel_Signed_Adder.git,2023-05-11 06:01:46+00:00,,0,laxmigayatri2003/Parallel_Signed_Adder,639270448,Verilog,Parallel_Signed_Adder,29,0,2023-05-11 06:03:57+00:00,[],None
640,https://github.com/MadhuriPotta/four_bit_adder_cadence_Digital.git,2023-05-12 10:54:35+00:00,,0,MadhuriPotta/four_bit_adder_cadence_Digital,639842334,Verilog,four_bit_adder_cadence_Digital,977,0,2023-05-12 10:56:18+00:00,[],None
641,https://github.com/wayneouow/NCKUES-ic-training.git,2023-05-06 11:57:39+00:00,,0,wayneouow/NCKUES-ic-training,637065558,Verilog,NCKUES-ic-training,3637,0,2023-10-23 03:32:06+00:00,[],None
642,https://github.com/DillibabuShanmugam/picochip_backend_design.git,2023-05-08 14:36:01+00:00,,0,DillibabuShanmugam/picochip_backend_design,637848442,Verilog,picochip_backend_design,2658,0,2023-05-08 15:00:26+00:00,[],None
643,https://github.com/Ahmeddtarek/GCD.git,2023-05-08 20:32:45+00:00,A GCD with controller and data path using Verilog,0,Ahmeddtarek/GCD,637980532,Verilog,GCD,62,0,2023-05-08 20:34:00+00:00,[],None
644,https://github.com/wooki0110/Graduate_Project.git,2023-05-08 11:24:03+00:00,,0,wooki0110/Graduate_Project,637770152,Verilog,Graduate_Project,810,0,2023-05-08 11:33:13+00:00,[],None
645,https://github.com/singhals163/CSE_Bubble.git,2023-05-07 08:07:16+00:00,"Non-pipelined, single cycle, implementation of MIPS (32 bits) processor",1,singhals163/CSE_Bubble,637329492,Verilog,CSE_Bubble,229,0,2023-09-23 09:21:19+00:00,[],None
646,https://github.com/OmarBadr108/Vending_Machine.git,2023-05-07 10:26:04+00:00,Cola machine which gives out a bottle for 0.75$ and the inputs could be either a 1 dollar (then a change of quarter or a three successive quarters and testing it with Assertions,0,OmarBadr108/Vending_Machine,637362560,Verilog,Vending_Machine,2,0,2023-05-07 10:41:26+00:00,[],None
647,https://github.com/BaiyanHuo/3-1-HardwareAdder.git,2023-05-06 19:32:57+00:00,,0,BaiyanHuo/3-1-HardwareAdder,637189718,Verilog,3-1-HardwareAdder,12090,0,2023-05-06 19:39:50+00:00,[],None
648,https://github.com/pimyn-girgis/Sequential_Signed_Multiplier.git,2023-05-07 15:05:56+00:00,Implementing an 8-bit sequential signed multiplier for CSCE 2301 taught by Dr. Mohamed Shalan Spring 2023 at AUC.,0,pimyn-girgis/Sequential_Signed_Multiplier,637440281,Verilog,Sequential_Signed_Multiplier,228,0,2023-05-18 16:04:27+00:00,[],https://api.github.com/licenses/gpl-2.0
649,https://github.com/nkasaby/Signed-Multiplier.git,2023-05-03 16:54:10+00:00,This is a project to implement signed multiplication on a FPGA using verilog code.,0,nkasaby/Signed-Multiplier,635883016,Verilog,Signed-Multiplier,455,0,2023-05-14 18:28:09+00:00,[],None
650,https://github.com/priydarshiroopak/KGP-RISC.git,2023-05-03 09:17:38+00:00,"RISC22 is a simple 22-bit RISC CPU designed in VHDL, featuring a minimal instruction set and a pipelined architecture for efficient execution.",0,priydarshiroopak/KGP-RISC,635702216,Verilog,KGP-RISC,445,0,2023-05-04 11:46:54+00:00,"['processor-architecture', 'verilog', 'xilinx-ise']",None
651,https://github.com/Juanen07/Proyecto_Arqui.git,2023-05-09 15:20:02+00:00,Documentos del proyecto,0,Juanen07/Proyecto_Arqui,638544331,Verilog,Proyecto_Arqui,7445,0,2023-05-19 19:45:36+00:00,[],None
652,https://github.com/TanmayD23/FPGA-implememtation-of-ESPNET.git,2023-05-09 15:38:07+00:00,,0,TanmayD23/FPGA-implememtation-of-ESPNET,638552381,Verilog,FPGA-implememtation-of-ESPNET,47,0,2023-05-09 15:44:47+00:00,[],None
653,https://github.com/DaveVaishnavi/SPI.git,2023-05-04 21:04:29+00:00,"This repository contains the Verilog code for implementing the full duplex serial communication protocol, SPI ( Serial Peripheral Interface ). ",2,DaveVaishnavi/SPI,636436588,Verilog,SPI,36,0,2023-05-06 10:20:57+00:00,[],None
654,https://github.com/shblythe/verilog_modules.git,2023-05-01 11:46:31+00:00,,0,shblythe/verilog_modules,634858389,Verilog,verilog_modules,47,0,2023-05-01 11:47:25+00:00,[],None
655,https://github.com/itaysam100/hi.git,2023-05-01 14:49:53+00:00,,0,itaysam100/hi,634919908,Verilog,hi,0,0,2023-05-01 14:51:20+00:00,[],None
656,https://github.com/yoneda8857/caravel_tutorial.git,2023-05-02 03:53:37+00:00,,0,yoneda8857/caravel_tutorial,635141102,Verilog,caravel_tutorial,41725,0,2023-05-02 03:54:08+00:00,[],https://api.github.com/licenses/apache-2.0
657,https://github.com/Dario-CP/ELEC-5140-project.git,2023-05-01 09:12:48+00:00,ELEC 5140 final project: Hazard elimination on a RISC-V32i 5-stage Pipelined CPU,0,Dario-CP/ELEC-5140-project,634814948,Verilog,ELEC-5140-project,54889,0,2023-05-25 11:29:16+00:00,[],None
658,https://github.com/owtlaw6/AC-modelsim-verilog.git,2023-05-01 14:19:04+00:00,,0,owtlaw6/AC-modelsim-verilog,634908600,Verilog,AC-modelsim-verilog,3817,0,2023-05-01 14:19:29+00:00,[],None
659,https://github.com/alphaIIgeek/basic-protocol-for-learning.git,2023-05-02 13:52:28+00:00,verilog编写学习过程中的简单接口协议,1,alphaIIgeek/basic-protocol-for-learning,635346055,Verilog,basic-protocol-for-learning,2,0,2023-05-02 14:06:59+00:00,[],None
660,https://github.com/rainbow1128/Pipelined-DES-Verilog-.git,2023-05-02 06:11:50+00:00,,0,rainbow1128/Pipelined-DES-Verilog-,635177819,Verilog,Pipelined-DES-Verilog-,28,0,2023-05-02 06:13:02+00:00,[],None
661,https://github.com/offnaria/offnariscv.git,2023-05-02 09:27:01+00:00,,0,offnaria/offnariscv,635244725,Verilog,offnariscv,6,0,2023-05-02 09:35:54+00:00,[],None
662,https://github.com/FranBasili/E5_TP2.git,2023-05-14 01:16:44+00:00,,0,FranBasili/E5_TP2,640405113,Verilog,E5_TP2,122305,0,2023-12-26 18:32:35+00:00,[],None
663,https://github.com/2lambda123/RaspberryPiAtomicNixieClock.git,2023-05-13 10:56:28+00:00,,0,2lambda123/RaspberryPiAtomicNixieClock,640212763,Verilog,RaspberryPiAtomicNixieClock,1771,0,2023-05-13 10:56:41+00:00,[],None
