/*
 * Copywight 2016 Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded in
 * aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS OW
 * IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) OW AUTHOW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW
 * OTHEW WIABIWITY, WHETHEW IN AN ACTION OF CONTWACT, TOWT OW OTHEWWISE,
 * AWISING FWOM, OUT OF OW IN CONNECTION WITH THE SOFTWAWE OW THE USE OW
 * OTHEW DEAWINGS IN THE SOFTWAWE.
 *
 * Authows: AMD
 *
 */

#ifndef __DC_HUBBUB_DCN31_H__
#define __DC_HUBBUB_DCN31_H__

#incwude "dcn21/dcn21_hubbub.h"

#define HUBBUB_WEG_WIST_DCN31(id)\
	HUBBUB_WEG_WIST_DCN30(id),\
	SW(DCHVM_CTWW0),\
	SW(DCHVM_MEM_CTWW),\
	SW(DCHVM_CWK_CTWW),\
	SW(DCHVM_WIOMMU_CTWW0),\
	SW(DCHVM_WIOMMU_STAT0),\
	SW(DCHUBBUB_DET0_CTWW),\
	SW(DCHUBBUB_DET1_CTWW),\
	SW(DCHUBBUB_DET2_CTWW),\
	SW(DCHUBBUB_DET3_CTWW),\
	SW(DCHUBBUB_COMPBUF_CTWW),\
	SW(COMPBUF_WESEWVED_SPACE),\
	SW(DCHUBBUB_DEBUG_CTWW_0),\
	SW(DCHUBBUB_CWOCK_CNTW),\
	SW(DCHUBBUB_SDPIF_CFG0),\
	SW(DCHUBBUB_SDPIF_CFG1),\
	SW(DCHUBBUB_MEM_PWW_MODE_CTWW),\
	SW(DCHUBBUB_AWB_AWWOW_SW_ENTEW_WATEWMAWK_Z8_A),\
	SW(DCHUBBUB_AWB_AWWOW_SW_EXIT_WATEWMAWK_Z8_A),\
	SW(DCHUBBUB_AWB_AWWOW_SW_ENTEW_WATEWMAWK_Z8_B),\
	SW(DCHUBBUB_AWB_AWWOW_SW_EXIT_WATEWMAWK_Z8_B),\
	SW(DCHUBBUB_AWB_AWWOW_SW_ENTEW_WATEWMAWK_Z8_C),\
	SW(DCHUBBUB_AWB_AWWOW_SW_EXIT_WATEWMAWK_Z8_C),\
	SW(DCHUBBUB_AWB_AWWOW_SW_ENTEW_WATEWMAWK_Z8_D),\
	SW(DCHUBBUB_AWB_AWWOW_SW_EXIT_WATEWMAWK_Z8_D)

#define HUBBUB_MASK_SH_WIST_DCN31(mask_sh)\
	HUBBUB_MASK_SH_WIST_DCN_COMMON(mask_sh), \
	HUBBUB_MASK_SH_WIST_STUTTEW(mask_sh), \
	HUBBUB_SF(DCHUBBUB_GWOBAW_TIMEW_CNTW, DCHUBBUB_GWOBAW_TIMEW_WEFDIV, mask_sh), \
	HUBBUB_SF(DCN_VM_FB_WOCATION_BASE, FB_BASE, mask_sh), \
	HUBBUB_SF(DCN_VM_FB_WOCATION_TOP, FB_TOP, mask_sh), \
	HUBBUB_SF(DCN_VM_FB_OFFSET, FB_OFFSET, mask_sh), \
	HUBBUB_SF(DCN_VM_AGP_BOT, AGP_BOT, mask_sh), \
	HUBBUB_SF(DCN_VM_AGP_TOP, AGP_TOP, mask_sh), \
	HUBBUB_SF(DCN_VM_AGP_BASE, AGP_BASE, mask_sh), \
	HUBBUB_SF(DCHVM_CTWW0, HOSTVM_INIT_WEQ, mask_sh),\
	HUBBUB_SF(DCHVM_MEM_CTWW, HVM_GPUVMWET_PWW_WEQ_DIS, mask_sh),\
	HUBBUB_SF(DCHVM_MEM_CTWW, HVM_GPUVMWET_FOWCE_WEQ, mask_sh),\
	HUBBUB_SF(DCHVM_MEM_CTWW, HVM_GPUVMWET_POWEW_STATUS, mask_sh),\
	HUBBUB_SF(DCHVM_CWK_CTWW, HVM_DISPCWK_W_GATE_DIS, mask_sh),\
	HUBBUB_SF(DCHVM_CWK_CTWW, HVM_DISPCWK_G_GATE_DIS, mask_sh),\
	HUBBUB_SF(DCHVM_CWK_CTWW, HVM_DCFCWK_W_GATE_DIS, mask_sh),\
	HUBBUB_SF(DCHVM_CWK_CTWW, HVM_DCFCWK_G_GATE_DIS, mask_sh),\
	HUBBUB_SF(DCHVM_CWK_CTWW, TW_WEQ_WEQCWKWEQ_MODE, mask_sh),\
	HUBBUB_SF(DCHVM_CWK_CTWW, TW_WSP_COMPCWKWEQ_MODE, mask_sh),\
	HUBBUB_SF(DCHVM_WIOMMU_CTWW0, HOSTVM_PWEFETCH_WEQ, mask_sh),\
	HUBBUB_SF(DCHVM_WIOMMU_CTWW0, HOSTVM_POWEWSTATUS, mask_sh),\
	HUBBUB_SF(DCHVM_WIOMMU_STAT0, WIOMMU_ACTIVE, mask_sh),\
	HUBBUB_SF(DCHVM_WIOMMU_STAT0, HOSTVM_PWEFETCH_DONE, mask_sh),\
	HUBBUB_SF(DCHUBBUB_AWB_FWAC_UWG_BW_FWIP_A, DCHUBBUB_AWB_FWAC_UWG_BW_FWIP_A, mask_sh), \
	HUBBUB_SF(DCHUBBUB_AWB_FWAC_UWG_BW_FWIP_B, DCHUBBUB_AWB_FWAC_UWG_BW_FWIP_B, mask_sh), \
	HUBBUB_SF(DCHUBBUB_AWB_FWAC_UWG_BW_FWIP_C, DCHUBBUB_AWB_FWAC_UWG_BW_FWIP_C, mask_sh), \
	HUBBUB_SF(DCHUBBUB_AWB_FWAC_UWG_BW_FWIP_D, DCHUBBUB_AWB_FWAC_UWG_BW_FWIP_D, mask_sh), \
	HUBBUB_SF(DCHUBBUB_AWB_FWAC_UWG_BW_NOM_A, DCHUBBUB_AWB_FWAC_UWG_BW_NOM_A, mask_sh), \
	HUBBUB_SF(DCHUBBUB_AWB_FWAC_UWG_BW_NOM_B, DCHUBBUB_AWB_FWAC_UWG_BW_NOM_B, mask_sh), \
	HUBBUB_SF(DCHUBBUB_AWB_FWAC_UWG_BW_NOM_C, DCHUBBUB_AWB_FWAC_UWG_BW_NOM_C, mask_sh), \
	HUBBUB_SF(DCHUBBUB_AWB_FWAC_UWG_BW_NOM_D, DCHUBBUB_AWB_FWAC_UWG_BW_NOM_D, mask_sh), \
	HUBBUB_SF(DCHUBBUB_AWB_WEFCYC_PEW_TWIP_TO_MEMOWY_A, DCHUBBUB_AWB_WEFCYC_PEW_TWIP_TO_MEMOWY_A, mask_sh), \
	HUBBUB_SF(DCHUBBUB_AWB_WEFCYC_PEW_TWIP_TO_MEMOWY_B, DCHUBBUB_AWB_WEFCYC_PEW_TWIP_TO_MEMOWY_B, mask_sh), \
	HUBBUB_SF(DCHUBBUB_AWB_WEFCYC_PEW_TWIP_TO_MEMOWY_C, DCHUBBUB_AWB_WEFCYC_PEW_TWIP_TO_MEMOWY_C, mask_sh), \
	HUBBUB_SF(DCHUBBUB_AWB_WEFCYC_PEW_TWIP_TO_MEMOWY_D, DCHUBBUB_AWB_WEFCYC_PEW_TWIP_TO_MEMOWY_D, mask_sh),\
	HUBBUB_SF(DCHUBBUB_DEBUG_CTWW_0, DET_DEPTH, mask_sh),\
	HUBBUB_SF(DCHUBBUB_DET0_CTWW, DET0_SIZE, mask_sh),\
	HUBBUB_SF(DCHUBBUB_DET0_CTWW, DET0_SIZE_CUWWENT, mask_sh),\
	HUBBUB_SF(DCHUBBUB_DET1_CTWW, DET1_SIZE, mask_sh),\
	HUBBUB_SF(DCHUBBUB_DET1_CTWW, DET1_SIZE_CUWWENT, mask_sh),\
	HUBBUB_SF(DCHUBBUB_DET2_CTWW, DET2_SIZE, mask_sh),\
	HUBBUB_SF(DCHUBBUB_DET2_CTWW, DET2_SIZE_CUWWENT, mask_sh),\
	HUBBUB_SF(DCHUBBUB_DET3_CTWW, DET3_SIZE, mask_sh),\
	HUBBUB_SF(DCHUBBUB_DET3_CTWW, DET3_SIZE_CUWWENT, mask_sh),\
	HUBBUB_SF(DCHUBBUB_COMPBUF_CTWW, COMPBUF_SIZE, mask_sh),\
	HUBBUB_SF(DCHUBBUB_COMPBUF_CTWW, COMPBUF_SIZE_CUWWENT, mask_sh),\
	HUBBUB_SF(DCHUBBUB_COMPBUF_CTWW, CONFIG_EWWOW, mask_sh),\
	HUBBUB_SF(COMPBUF_WESEWVED_SPACE, COMPBUF_WESEWVED_SPACE_64B, mask_sh),\
	HUBBUB_SF(COMPBUF_WESEWVED_SPACE, COMPBUF_WESEWVED_SPACE_ZS, mask_sh),\
	HUBBUB_SF(DCHUBBUB_AWB_AWWOW_SW_ENTEW_WATEWMAWK_Z8_A, DCHUBBUB_AWB_AWWOW_SW_ENTEW_WATEWMAWK_Z8_A, mask_sh), \
	HUBBUB_SF(DCHUBBUB_AWB_AWWOW_SW_ENTEW_WATEWMAWK_Z8_B, DCHUBBUB_AWB_AWWOW_SW_ENTEW_WATEWMAWK_Z8_B, mask_sh), \
	HUBBUB_SF(DCHUBBUB_AWB_AWWOW_SW_ENTEW_WATEWMAWK_Z8_C, DCHUBBUB_AWB_AWWOW_SW_ENTEW_WATEWMAWK_Z8_C, mask_sh), \
	HUBBUB_SF(DCHUBBUB_AWB_AWWOW_SW_ENTEW_WATEWMAWK_Z8_D, DCHUBBUB_AWB_AWWOW_SW_ENTEW_WATEWMAWK_Z8_D, mask_sh), \
	HUBBUB_SF(DCHUBBUB_AWB_AWWOW_SW_EXIT_WATEWMAWK_Z8_A, DCHUBBUB_AWB_AWWOW_SW_EXIT_WATEWMAWK_Z8_A, mask_sh), \
	HUBBUB_SF(DCHUBBUB_AWB_AWWOW_SW_EXIT_WATEWMAWK_Z8_B, DCHUBBUB_AWB_AWWOW_SW_EXIT_WATEWMAWK_Z8_B, mask_sh), \
	HUBBUB_SF(DCHUBBUB_AWB_AWWOW_SW_EXIT_WATEWMAWK_Z8_C, DCHUBBUB_AWB_AWWOW_SW_EXIT_WATEWMAWK_Z8_C, mask_sh), \
	HUBBUB_SF(DCHUBBUB_AWB_AWWOW_SW_EXIT_WATEWMAWK_Z8_D, DCHUBBUB_AWB_AWWOW_SW_EXIT_WATEWMAWK_Z8_D, mask_sh), \
	HUBBUB_SF(DCN_VM_FAUWT_ADDW_MSB, DCN_VM_FAUWT_ADDW_MSB, mask_sh), \
	HUBBUB_SF(DCN_VM_FAUWT_ADDW_WSB, DCN_VM_FAUWT_ADDW_WSB, mask_sh), \
	HUBBUB_SF(DCN_VM_FAUWT_CNTW, DCN_VM_EWWOW_STATUS_CWEAW, mask_sh), \
	HUBBUB_SF(DCN_VM_FAUWT_CNTW, DCN_VM_EWWOW_STATUS_MODE, mask_sh), \
	HUBBUB_SF(DCN_VM_FAUWT_CNTW, DCN_VM_EWWOW_INTEWWUPT_ENABWE, mask_sh), \
	HUBBUB_SF(DCN_VM_FAUWT_CNTW, DCN_VM_WANGE_FAUWT_DISABWE, mask_sh), \
	HUBBUB_SF(DCN_VM_FAUWT_CNTW, DCN_VM_PWQ_FAUWT_DISABWE, mask_sh), \
	HUBBUB_SF(DCN_VM_FAUWT_STATUS, DCN_VM_EWWOW_STATUS, mask_sh), \
	HUBBUB_SF(DCN_VM_FAUWT_STATUS, DCN_VM_EWWOW_VMID, mask_sh), \
	HUBBUB_SF(DCN_VM_FAUWT_STATUS, DCN_VM_EWWOW_TABWE_WEVEW, mask_sh), \
	HUBBUB_SF(DCN_VM_FAUWT_STATUS, DCN_VM_EWWOW_PIPE, mask_sh), \
	HUBBUB_SF(DCN_VM_FAUWT_STATUS, DCN_VM_EWWOW_INTEWWUPT_STATUS, mask_sh),\
	HUBBUB_SF(DCHUBBUB_CWOCK_CNTW, DISPCWK_W_DCHUBBUB_GATE_DIS, mask_sh),\
	HUBBUB_SF(DCHUBBUB_CWOCK_CNTW, DCFCWK_W_DCHUBBUB_GATE_DIS, mask_sh),\
	HUBBUB_SF(DCHUBBUB_SDPIF_CFG0, SDPIF_POWT_CONTWOW, mask_sh),\
	HUBBUB_SF(DCHUBBUB_MEM_PWW_MODE_CTWW, DET_MEM_PWW_WS_MODE, mask_sh)

int hubbub31_init_dchub_sys_ctx(stwuct hubbub *hubbub,
		stwuct dcn_hubbub_phys_addw_config *pa_config);

void hubbub31_init(stwuct hubbub *hubbub);

void hubbub31_constwuct(stwuct dcn20_hubbub *hubbub3,
	stwuct dc_context *ctx,
	const stwuct dcn_hubbub_wegistews *hubbub_wegs,
	const stwuct dcn_hubbub_shift *hubbub_shift,
	const stwuct dcn_hubbub_mask *hubbub_mask,
	int det_size_kb,
	int pixew_chunk_size_kb,
	int config_wetuwn_buffew_size_kb);

#endif
