<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="gp.cpp:232:19" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="gp.cpp:232:19" LoopName="VITIS_LOOP_232_1" ParentFunc="greedy_potential_reduce(Matrix&amp;, int, int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="gp.cpp:152:23" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="gp.cpp:152:23" LoopName="VITIS_LOOP_152_2" ParentFunc="compute_greedy_potential_score(Matrix&amp;, int, int, int, int, int)"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="gp.cpp:56:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="A_dram" LoopLoc="gp.cpp:56:22" LoopName="VITIS_LOOP_56_3" ParentFunc="load_matrix_from_dram(int const*, Matrix&amp;, int, int, int)" Length="variable" Direction="read" AccessID="A_dram2seq" OrigID="for.inc33.load.14" OrigAccess-DebugLoc="gp.cpp:59:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="gp.cpp:68:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="A_dram" LoopLoc="gp.cpp:68:22" LoopName="VITIS_LOOP_68_1" ParentFunc="store_matrix_to_dram(int*, Matrix const&amp;)" Length="variable" Direction="write" AccessID="A_dram2seq" OrigID="for.inc.store.19" OrigAccess-DebugLoc="gp.cpp:71:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="gp.cpp:57:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="A_dram" LoopLoc="gp.cpp:57:26" LoopName="VITIS_LOOP_57_4" ParentFunc="load_matrix_from_dram(int const*, Matrix&amp;, int, int, int)" OrigID="A_dram2seq" OrigAccess-DebugLoc="gp.cpp:56:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="gp.cpp:69:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="A_dram" LoopLoc="gp.cpp:69:26" LoopName="VITIS_LOOP_69_2" ParentFunc="store_matrix_to_dram(int*, Matrix const&amp;)" OrigID="A_dram2seq" OrigAccess-DebugLoc="gp.cpp:68:22" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="gp.cpp:56:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="variable" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="gp.cpp:68:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="variable" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

