// Seed: 485943270
module module_0 (
    output supply1 id_0,
    input wor id_1,
    output tri1 id_2,
    output wor id_3,
    output wire id_4,
    output tri id_5,
    input wand id_6,
    input wire id_7,
    input wire id_8,
    input supply0 id_9,
    output uwire id_10,
    input tri id_11
);
  if (id_11) assign id_10 = 1'b0;
  else always id_0 = -1;
  wire id_13, id_14, id_15;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output supply1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input wor id_6
);
  wire id_8;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_6,
      id_0,
      id_3,
      id_5
  );
endmodule
