#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 12 19:58:32 2020
# Process ID: 440985
# Current directory: /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1
# Command line: vivado -log Pico_Toplevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pico_Toplevel.tcl
# Log file: /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/Pico_Toplevel.vds
# Journal file: /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Pico_Toplevel.tcl -notrace
Command: synth_design -top Pico_Toplevel -part xcvu9p-flgb2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2L-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 450749 
WARNING: [Synth 8-2490] overwriting previous definition of module gtwizard_ultrascale_0 [./.Xil/Vivado-440985-daqlab40-skylake16/realtime/gtwizard_ultrascale_0_stub.v:6]
WARNING: [Synth 8-6901] identifier 'r_temp' is used before its declaration [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/SystemMonitor32.v:29]
WARNING: [Synth 8-2490] overwriting previous definition of module gtwizard_ultrascale_0 [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/gtwizard_ultrascale_0/gtwizard_ultrascale_0_stub.v:17]
WARNING: [Synth 8-2490] overwriting previous definition of module gtwizard_ultrascale_0_vio_0 [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/gtwizard_ultrascale_0_vio_0/gtwizard_ultrascale_0_vio_0_stub.v:17]
WARNING: [Synth 8-2490] overwriting previous definition of module gtwizard_ultrascale_0_example_bit_synchronizer [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_bit_sync.v:58]
WARNING: [Synth 8-2490] overwriting previous definition of module gtwizard_ultrascale_0_example_checking_8b10b [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_checking_8b10b.v:58]
WARNING: [Synth 8-2490] overwriting previous definition of module gtwizard_ultrascale_0_example_init [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_init.v:59]
WARNING: [Synth 8-2490] overwriting previous definition of module gtwizard_ultrascale_0_example_reset_synchronizer [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_reset_sync.v:58]
WARNING: [Synth 8-2490] overwriting previous definition of module gtwizard_ultrascale_0_example_stimulus_8b10b [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_stimulus_8b10b.v:58]
WARNING: [Synth 8-2490] overwriting previous definition of module gtwizard_ultrascale_0_example_wrapper [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_wrapper.v:57]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2717.938 ; gain = 179.652 ; free physical = 32693 ; free virtual = 54339
---------------------------------------------------------------------------------
WARNING: [Synth 8-2488] overwriting existing primary unit gtwizard_ultrascale_0_vio_0 [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/gtwizard_ultrascale_0_vio_0/gtwizard_ultrascale_0_vio_0_sim_netlist.vhdl:11901]
WARNING: [Synth 8-2488] overwriting existing primary unit gtwizard_ultrascale_0 [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/gtwizard_ultrascale_0/gtwizard_ultrascale_0_stub.vhdl:15]
INFO: [Synth 8-6157] synthesizing module 'Pico_Toplevel' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/Pico_Toplevel.sv:41]
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter PCIE_BUS_WIDTH bound to: 256 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter STRB_WIDTH bound to: 32 - type: integer 
	Parameter S_PB_RATIO bound to: 62 - type: integer 
	Parameter OW_DVLD_W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
INFO: [Synth 8-6157] synthesizing module 'PicoFrameworkSB852_VU9P' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:41]
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_BUS_WIDTH bound to: 256 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter S_PB_RATIO bound to: 62 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter STRB_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_WIDTH bound to: 32 - type: integer 
	Parameter OW_DVLD_W bound to: 2 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33128]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (2#1) [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33128]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1251]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (3#1) [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1251]
INFO: [Synth 8-6157] synthesizing module 'xilinx_pcie_3_0_7vx' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:6]
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter STRB_WIDTH bound to: 32 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter USER_CLK2_FREQ bound to: 4 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_MC_RX_STRADDLE bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/pcie3_uscale_plus_x8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8' (4#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/pcie3_uscale_plus_x8_stub.v:6]
WARNING: [Synth 8-7023] instance 'pcie3_uscale_plus_x8' of module 'pcie3_uscale_plus_x8' has 143 connections declared, but only 142 given [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:423]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_to_v1_6' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:7]
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter STRB_WIDTH bound to: 32 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter MEM_RD32_FMT_TYPE bound to: 7'b0000000 
	Parameter MEM_RD64_FMT_TYPE bound to: 7'b0100000 
	Parameter MEM_WR32_FMT_TYPE bound to: 7'b1000000 
	Parameter MEM_WR64_FMT_TYPE bound to: 7'b1100000 
	Parameter CPLD_FMT_TYPE bound to: 7'b1001010 
	Parameter CPL_FMT_TYPE bound to: 7'b0001010 
	Parameter ARB_GRANT_RC bound to: 1'b0 
	Parameter ARB_GRANT_CQ bound to: 1'b1 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module generic_fifo 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module fifo_ram 
INFO: [Synth 8-6157] synthesizing module 'fsync' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/fsync.v:47]
INFO: [Synth 8-6155] done synthesizing module 'fsync' (6#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/fsync.v:47]
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module generic_fifo 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module fifo_ram 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module generic_fifo 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module fifo_ram 
WARNING: [Synth 8-6104] Input port 'cfg_hot_reset_out' has an internal driver [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:739]
WARNING: [Synth 8-3848] Net cfg_msg_transmit in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:136]
WARNING: [Synth 8-3848] Net cfg_msg_transmit_type in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:137]
WARNING: [Synth 8-3848] Net cfg_msg_transmit_data in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:138]
WARNING: [Synth 8-3848] Net cfg_fc_sel in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:146]
WARNING: [Synth 8-3848] Net cfg_hot_reset_in in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:161]
WARNING: [Synth 8-3848] Net cfg_power_state_change_ack in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:170]
WARNING: [Synth 8-3848] Net cfg_interrupt_int in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:183]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_to_v1_6' (8#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:7]
WARNING: [Synth 8-3848] Net cfg_completer_id in module/entity xilinx_pcie_3_0_7vx does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:53]
WARNING: [Synth 8-3848] Net cfg_dcommand in module/entity xilinx_pcie_3_0_7vx does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:57]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_pcie_3_0_7vx' (9#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:6]
INFO: [Synth 8-6157] synthesizing module 'pcie_app_v6' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/pcie_app_v6.v:28]
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter S_PB_RATIO bound to: 62 - type: integer 
	Parameter STRB_WIDTH bound to: 32 - type: integer 
	Parameter OW_DVLD_W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Stream2PicoBus' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/Stream2PicoBus.v:17]
	Parameter STREAM_ID bound to: 126 - type: integer 
	Parameter W bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter OW_DVLD_W bound to: 2 - type: integer 
	Parameter S_PB_RATIO bound to: 62 - type: integer 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module generic_fifo 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module fifo_ram 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module generic_fifo 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module fifo_ram 
INFO: [Synth 8-6157] synthesizing module 'OutStreamWidthConversion' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/StreamWidthConversion.v:370]
	Parameter W bound to: 128 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SO_OW_DVLD_W bound to: 2 - type: integer 
	Parameter SI_OW_DVLD_W bound to: 1 - type: integer 
	Parameter IDLE bound to: 4'b0001 
	Parameter LD_D0 bound to: 4'b0000 
	Parameter D0 bound to: 4'b1001 
	Parameter D1 bound to: 4'b1010 
	Parameter D2 bound to: 4'b1011 
	Parameter D3 bound to: 4'b1100 
	Parameter D4 bound to: 4'b1101 
	Parameter D5 bound to: 4'b1110 
	Parameter D6 bound to: 4'b1111 
	Parameter D7 bound to: 4'b1000 
	Parameter UPPER_OW_DVLD_B bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OutStreamWidthConversion' (11#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/StreamWidthConversion.v:370]
INFO: [Synth 8-6157] synthesizing module 'InStreamWidthConversion' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/StreamWidthConversion.v:9]
	Parameter W bound to: 128 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SI_OW_DVLD_W bound to: 2 - type: integer 
	Parameter SO_OW_DVLD_W bound to: 1 - type: integer 
	Parameter IDLE bound to: 4'b0001 
	Parameter LD_D0 bound to: 4'b0000 
	Parameter D0 bound to: 4'b1001 
	Parameter D1 bound to: 4'b1010 
	Parameter D2 bound to: 4'b1011 
	Parameter D3 bound to: 4'b1100 
	Parameter D4 bound to: 4'b1101 
	Parameter D5 bound to: 4'b1110 
	Parameter D6 bound to: 4'b1111 
	Parameter D7 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'InStreamWidthConversion' (13#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/StreamWidthConversion.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamToPicoBus' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/StreamToPicoBus.v:19]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter S_PB_RATIO bound to: 62 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CounterClkGen' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/CounterClkGen.v:15]
	Parameter REF_CLK_FREQ bound to: 250 - type: integer 
	Parameter OUT_CLK_FREQ bound to: 4 - type: integer 
	Parameter RATIO bound to: 62 - type: integer 
	Parameter C0 bound to: 30 - type: integer 
	Parameter W bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (14#1) [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'CounterClkGen' (15#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/CounterClkGen.v:15]
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module generic_fifo 
INFO: [Synth 8-6157] synthesizing module 'fsync__parameterized0' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/fsync.v:47]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/fsync.v:115]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/fsync.v:144]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/fsync.v:144]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/fsync.v:144]
INFO: [Synth 8-6155] done synthesizing module 'fsync__parameterized0' (15#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/fsync.v:47]
INFO: [Synth 8-6157] synthesizing module 'sync2r' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/sync2r.v:20]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/sync2r.v:54]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/sync2r.v:54]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/sync2r.v:54]
INFO: [Synth 8-6155] done synthesizing module 'sync2r' (16#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/sync2r.v:20]
INFO: [Synth 8-6155] done synthesizing module 'StreamToPicoBus' (17#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/StreamToPicoBus.v:19]
INFO: [Synth 8-6155] done synthesizing module 'Stream2PicoBus' (18#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/Stream2PicoBus.v:17]
INFO: [Synth 8-6157] synthesizing module 'CardInfo32' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/CardInfo32.v:8]
INFO: [Synth 8-6155] done synthesizing module 'CardInfo32' (19#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/CardInfo32.v:8]
INFO: [Synth 8-6157] synthesizing module 'SystemMonitor32' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/SystemMonitor32.v:13]
	Parameter S_PB_RATIO bound to: 62 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fsync__parameterized1' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/fsync.v:47]
	Parameter RATIO bound to: 64 - type: integer 
	Parameter ISOLATE bound to: 0 - type: integer 
	Parameter FAST_OFLG bound to: 0 - type: integer 
	Parameter SYNCHRONOUS bound to: 0 - type: integer 
	Parameter ARAT bound to: 64 - type: integer 
	Parameter SN bound to: 128 - type: integer 
	Parameter SB bound to: 7 - type: integer 
	Parameter NEG_RATIO_OR_SYNC bound to: 0 - type: integer 
	Parameter C_RATIO bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fsync__parameterized1' (19#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/fsync.v:47]
INFO: [Synth 8-6157] synthesizing module 'sync1' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/sync1.v:23]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/sync1.v:56]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/sync1.v:56]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/sync1.v:56]
INFO: [Synth 8-6155] done synthesizing module 'sync1' (20#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/sync1.v:23]
INFO: [Synth 8-6157] synthesizing module 'sync1__parameterized0' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/sync1.v:23]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync1__parameterized0' (20#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/sync1.v:23]
INFO: [Synth 8-6157] synthesizing module 'SYSMONE4' [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78555]
	Parameter COMMON_N_SOURCE bound to: 16'b1111111111111111 
	Parameter INIT_40 bound to: 16'b0011000000000000 
	Parameter INIT_41 bound to: 16'b0010111111011110 
	Parameter INIT_42 bound to: 16'b0100000000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0111111100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0100111100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b0000000000000000 
	Parameter INIT_51 bound to: 16'b0000000000000000 
	Parameter INIT_52 bound to: 16'b0000000000000000 
	Parameter INIT_53 bound to: 16'b1100001101100011 
	Parameter INIT_54 bound to: 16'b0000000000000000 
	Parameter INIT_55 bound to: 16'b0000000000000000 
	Parameter INIT_56 bound to: 16'b0000000000000000 
	Parameter INIT_57 bound to: 16'b0000000000000000 
	Parameter INIT_58 bound to: 16'b0000000000000000 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0000000000000000 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter INIT_60 bound to: 16'b0000000000000000 
	Parameter INIT_61 bound to: 16'b0000000000000000 
	Parameter INIT_62 bound to: 16'b0000000000000000 
	Parameter INIT_63 bound to: 16'b0000000000000000 
	Parameter INIT_64 bound to: 16'b0000000000000000 
	Parameter INIT_65 bound to: 16'b0000000000000000 
	Parameter INIT_66 bound to: 16'b0000000000000000 
	Parameter INIT_67 bound to: 16'b0000000000000000 
	Parameter INIT_68 bound to: 16'b0000000000000000 
	Parameter INIT_69 bound to: 16'b0000000000000000 
	Parameter INIT_6A bound to: 16'b0000000000000000 
	Parameter INIT_6B bound to: 16'b0000000000000000 
	Parameter INIT_6C bound to: 16'b0000000000000000 
	Parameter INIT_6D bound to: 16'b0000000000000000 
	Parameter INIT_6E bound to: 16'b0000000000000000 
	Parameter INIT_6F bound to: 16'b0000000000000000 
	Parameter INIT_70 bound to: 16'b0000000000000000 
	Parameter INIT_71 bound to: 16'b0000000000000000 
	Parameter INIT_72 bound to: 16'b0000000000000000 
	Parameter INIT_73 bound to: 16'b0000000000000000 
	Parameter INIT_74 bound to: 16'b0000000000000000 
	Parameter INIT_75 bound to: 16'b0000000000000000 
	Parameter INIT_76 bound to: 16'b0000000000000000 
	Parameter INIT_77 bound to: 16'b0000000000000000 
	Parameter INIT_78 bound to: 16'b0000000000000000 
	Parameter INIT_79 bound to: 16'b0000000000000000 
	Parameter INIT_7A bound to: 16'b0000000000000000 
	Parameter INIT_7B bound to: 16'b0000000000000000 
	Parameter INIT_7C bound to: 16'b0000000000000000 
	Parameter INIT_7D bound to: 16'b0000000000000000 
	Parameter INIT_7E bound to: 16'b0000000000000000 
	Parameter INIT_7F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter SYSMON_VUSER0_BANK bound to: 0 - type: integer 
	Parameter SYSMON_VUSER0_MONITOR bound to: NONE - type: string 
	Parameter SYSMON_VUSER1_BANK bound to: 0 - type: integer 
	Parameter SYSMON_VUSER1_MONITOR bound to: NONE - type: string 
	Parameter SYSMON_VUSER2_BANK bound to: 0 - type: integer 
	Parameter SYSMON_VUSER2_MONITOR bound to: NONE - type: string 
	Parameter SYSMON_VUSER3_BANK bound to: 0 - type: integer 
	Parameter SYSMON_VUSER3_MONITOR bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'SYSMONE4' (21#1) [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78555]
WARNING: [Synth 8-7023] instance 'my_sysmon' of module 'SYSMONE4' has 30 connections declared, but only 10 given [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/SystemMonitor32.v:173]
INFO: [Synth 8-6155] done synthesizing module 'SystemMonitor32' (22#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/SystemMonitor32.v:13]
INFO: [Synth 8-6157] synthesizing module 'TestCounter32' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/TestCounter32.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TestCounter32' (23#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/TestCounter32.v:7]
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module generic_fifo 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module fifo_ram 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module generic_fifo 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module fifo_ram 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module generic_fifo 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module fifo_ram 
INFO: [Synth 8-6157] synthesizing module 'count_updater' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/count_updater.v:22]
INFO: [Synth 8-6157] synthesizing module 'dpram' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/dpram.v:23]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DBIT bound to: 9 - type: integer 
	Parameter PIPE bound to: 1 - type: integer 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module dpram 
	Parameter RAM_STYLE bound to: block - type: string 
	Parameter ALTERA bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dpram' (25#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/dpram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'count_updater' (26#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/count_updater.v:22]
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module generic_fifo 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module fifo_ram 
WARNING: [Synth 8-6014] Unused sequential element itx_seq_cache_table_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element len_cache_table_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element isd_cache_table_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element irem_seq_cache_table_reg was removed. 
INFO: [Synth 8-6155] done synthesizing module 'pcie_app_v6' (32#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/pcie_app_v6.v:28]
WARNING: [Synth 8-6014] Unused sequential element user_lnk_up_q_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:305]
WARNING: [Synth 8-6014] Unused sequential element extra_cnt_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:387]
WARNING: [Synth 8-3848] Net tx_buf_av in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:181]
WARNING: [Synth 8-3848] Net tx_cfg_req in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:182]
WARNING: [Synth 8-3848] Net tx_err_drop in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:183]
WARNING: [Synth 8-3848] Net fc_cpld in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:203]
WARNING: [Synth 8-3848] Net fc_cplh in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:204]
WARNING: [Synth 8-3848] Net fc_npd in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:205]
WARNING: [Synth 8-3848] Net fc_nph in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:206]
WARNING: [Synth 8-3848] Net fc_pd in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:207]
WARNING: [Synth 8-3848] Net fc_ph in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:208]
WARNING: [Synth 8-3848] Net cfg_do in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:235]
WARNING: [Synth 8-3848] Net cfg_rd_wr_done in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:236]
WARNING: [Synth 8-3848] Net cfg_err_cpl_rdy in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:252]
WARNING: [Synth 8-3848] Net cfg_interrupt_do in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:257]
WARNING: [Synth 8-3848] Net cfg_interrupt_mmenable in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:258]
WARNING: [Synth 8-3848] Net cfg_interrupt_msienable in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:259]
WARNING: [Synth 8-3848] Net cfg_interrupt_msixenable in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:260]
WARNING: [Synth 8-3848] Net cfg_interrupt_msixfm in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:261]
WARNING: [Synth 8-3848] Net cfg_to_turnoff in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:263]
WARNING: [Synth 8-3848] Net cfg_status in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:269]
WARNING: [Synth 8-3848] Net cfg_command in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:270]
WARNING: [Synth 8-3848] Net cfg_dstatus in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:271]
WARNING: [Synth 8-3848] Net cfg_lstatus in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:273]
WARNING: [Synth 8-3848] Net cfg_lcommand in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:274]
WARNING: [Synth 8-3848] Net cfg_dcommand2 in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:275]
WARNING: [Synth 8-3848] Net cfg_pcie_link_state in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:276]
WARNING: [Synth 8-3848] Net pl_ltssm_state in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:288]
WARNING: [Synth 8-3848] Net pl_sel_link_width in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:291]
WARNING: [Synth 8-3848] Net pl_sel_link_rate in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:290]
WARNING: [Synth 8-3848] Net pl_link_gen2_capable in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:285]
WARNING: [Synth 8-3848] Net pl_link_partner_gen2_supported in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:286]
WARNING: [Synth 8-3848] Net pl_initial_link_width in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:283]
WARNING: [Synth 8-3848] Net pl_link_upcfg_capable in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:287]
WARNING: [Synth 8-3848] Net pl_lane_reversal_mode in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:284]
WARNING: [Synth 8-3848] Net pl_received_hot_rst in module/entity PicoFrameworkSB852_VU9P does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:289]
INFO: [Synth 8-6155] done synthesizing module 'PicoFrameworkSB852_VU9P' (33#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:41]
INFO: [Synth 8-6157] synthesizing module 'UserWrapper' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/UserWrapper.sv:31]
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter OW_DVLD_W bound to: 2 - type: integer 
	Parameter S_PB_RATIO bound to: 62 - type: integer 
	Parameter INSTREAM bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000001000000000000001000000000000000000000000000000010000000000000000000000001000000001110011 
	Parameter OUTSTREAM bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000001000000000000001000000000000000000000000000000010000000000000000000000001000000000000010000000000000000000000000000000010000000000000000000000001000000001110011 
INFO: [Synth 8-6157] synthesizing module 'InStreamWidthConversion__parameterized0' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/StreamWidthConversion.v:9]
	Parameter W bound to: 128 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SI_OW_DVLD_W bound to: 2 - type: integer 
	Parameter SO_OW_DVLD_W bound to: 1 - type: integer 
	Parameter IDLE bound to: 4'b0001 
	Parameter LD_D0 bound to: 4'b0000 
	Parameter D0 bound to: 4'b1001 
	Parameter D1 bound to: 4'b1010 
	Parameter D2 bound to: 4'b1011 
	Parameter D3 bound to: 4'b1100 
	Parameter D4 bound to: 4'b1101 
	Parameter D5 bound to: 4'b1110 
	Parameter D6 bound to: 4'b1111 
	Parameter D7 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'InStreamWidthConversion__parameterized0' (33#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/StreamWidthConversion.v:9]
INFO: [Synth 8-6157] synthesizing module 'OutStreamWidthConversion__parameterized0' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/StreamWidthConversion.v:370]
	Parameter W bound to: 128 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SO_OW_DVLD_W bound to: 2 - type: integer 
	Parameter SI_OW_DVLD_W bound to: 1 - type: integer 
	Parameter IDLE bound to: 4'b0001 
	Parameter LD_D0 bound to: 4'b0000 
	Parameter D0 bound to: 4'b1001 
	Parameter D1 bound to: 4'b1010 
	Parameter D2 bound to: 4'b1011 
	Parameter D3 bound to: 4'b1100 
	Parameter D4 bound to: 4'b1101 
	Parameter D5 bound to: 4'b1110 
	Parameter D6 bound to: 4'b1111 
	Parameter D7 bound to: 4'b1000 
	Parameter UPPER_OW_DVLD_B bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OutStreamWidthConversion__parameterized0' (33#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/StreamWidthConversion.v:370]
INFO: [Synth 8-6157] synthesizing module 'StreamToFlashCtl' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/flash/StreamToFlashCtl.v:25]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter S_PB_RATIO bound to: 2 - type: integer 
	Parameter QSPI_BASE bound to: 0 - type: integer 
	Parameter STATUS_REG bound to: 4096 - type: integer 
	Parameter I2C_BASE bound to: 8192 - type: integer 
	Parameter SB851_PROGRAM_B_REG bound to: 12288 - type: integer 
	Parameter ICAP_ADDR bound to: 16384 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CounterClkGen__parameterized0' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/CounterClkGen.v:15]
	Parameter REF_CLK_FREQ bound to: 250 - type: integer 
	Parameter OUT_CLK_FREQ bound to: 10 - type: integer 
	Parameter RATIO bound to: 2 - type: integer 
	Parameter C0 bound to: 0 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CounterClkGen__parameterized0' (33#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/CounterClkGen.v:15]
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module generic_fifo 
INFO: [Synth 8-6157] synthesizing module 'fsync__parameterized2' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/fsync.v:47]
INFO: [Synth 8-6155] done synthesizing module 'fsync__parameterized2' (33#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/fsync.v:47]
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module fifo_ram 
INFO: [Synth 8-6157] synthesizing module 'mgmt_qspi_flash_ctl' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/flash/mgmt_qspi_flash_ctl.v:24]
	Parameter STR_DUMMY_CLK bound to: 4'b1110 
	Parameter DTR_DUMMY_CLK bound to: 4'b1110 
	Parameter RQ_RCV_IDLE bound to: 4'b0000 
	Parameter RQ_RCV_READ bound to: 4'b0001 
	Parameter RQ_RCV_READ2 bound to: 4'b0010 
	Parameter RQ_RCV_FINISH bound to: 4'b0011 
	Parameter RQ_RCV_FINISH2 bound to: 4'b0100 
	Parameter RQ_RCV_RDERR bound to: 4'b0101 
	Parameter RQ_RCV_ERROR bound to: 4'b0110 
	Parameter RQ_RCV_CHECK_FLASH_DONE bound to: 4'b0111 
	Parameter RQ_RCV_CHECK_FLASH_WAIT bound to: 4'b1000 
	Parameter QSPI_CMD bound to: 9'b000000000 
	Parameter QSPI_ADDR bound to: 9'b000000001 
	Parameter QSPI_STATUS bound to: 9'b000000010 
	Parameter QSPI_RD_DATA bound to: 9'b000000011 
	Parameter QSPI_WR_DATA bound to: 9'b000000100 
	Parameter FLASH_IDLE bound to: 3'b000 
	Parameter FLASH_IDLE2 bound to: 3'b001 
	Parameter FLASH_CMD_DONE bound to: 3'b010 
	Parameter FLASH_BUILD_SPI_WORD bound to: 3'b011 
	Parameter FLASH_SHIFT_SPI_WORD bound to: 3'b100 
	Parameter FLASH_DATA_SHIFT bound to: 3'b101 
	Parameter FLASH_RD_DUMMY_CLKS bound to: 3'b110 
	Parameter FLASH_SPI_ERROR bound to: 3'b111 
	Parameter RESET_ENABLE bound to: 8'b01100110 
	Parameter RESET_MEMORY bound to: 8'b10011001 
	Parameter MULTI_IO_READ_ID bound to: 8'b10101111 
	Parameter BYTE4_FAST_RD bound to: 8'b00001100 
	Parameter PAGE_PROGRAM bound to: 8'b00000010 
	Parameter BYTE4_PAGE_PROGRAM bound to: 8'b00010010 
	Parameter BYTE4_QUAD_IO_FAST_RD bound to: 8'b11101100 
	Parameter BYTE4_DTR_QUAD_IO_FAST_RD bound to: 8'b11101110 
	Parameter QUAD_INPUT_FAST_PROGRAM bound to: 8'b00110010 
	Parameter BYTE4_QUAD_INPUT_EXT_FAST_PROGRAM bound to: 8'b00111110 
	Parameter WRITE_ENABLE bound to: 8'b00000110 
	Parameter READ_NONVOLATILE_CFG_REG bound to: 8'b10110101 
	Parameter READ_VOLATILE_CFG_REG bound to: 8'b10000101 
	Parameter READ_ENHANCED_VOLATILE_CFG_REG bound to: 8'b01100101 
	Parameter READ_GENERAL_PURPOSE_RD_REG bound to: 8'b10010110 
	Parameter WRITE_NONVOLATILE_CFG_REG bound to: 8'b10110001 
	Parameter WRITE_VOLATILE_CFG_REG bound to: 8'b10000001 
	Parameter WRITE_ENHANCED_VOLATILE_CFG_REG bound to: 8'b01100001 
	Parameter CLEAR_FLAG_STATUS_REG bound to: 8'b01010000 
	Parameter DIE_ERASE bound to: 8'b11000100 
	Parameter BYTE4_SECTOR_ERASE bound to: 8'b11011100 
	Parameter BYTE4_SECTOR_ERASE2 bound to: 8'b11011000 
	Parameter BYTE4_4KB_SUBSECTOR_ERASE bound to: 8'b00100001 
	Parameter BYTE4_32KB_SUBSECTOR_ERASE bound to: 8'b01011100 
	Parameter READ_SERIAL_FLASH_DISC_PARAM bound to: 8'b01011010 
	Parameter READ_FLAG_STATUS_REGISTER bound to: 8'b01110000 
	Parameter READ_STATUS_REGISTER bound to: 8'b00000101 
	Parameter CMD_IDLE bound to: 1'b0 
	Parameter CMD_DECODE bound to: 1'b1 
	Parameter CMD_ONLY bound to: 2'b00 
	Parameter CMD_DATA_ONLY bound to: 2'b01 
	Parameter CMD_FULL bound to: 2'b10 
	Parameter CMD_RD bound to: 2'b00 
	Parameter CMD_WR bound to: 2'b01 
	Parameter CMD_ERASE bound to: 2'b10 
	Parameter CMD_CMD bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/flash/mgmt_qspi_flash_ctl.v:62]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/flash/mgmt_qspi_flash_ctl.v:99]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/flash/mgmt_qspi_flash_ctl.v:754]
INFO: [Synth 8-6157] synthesizing module 'sdpram' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/flash/sdpram.v:30]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter DBIT bound to: 5 - type: integer 
	Parameter USE_BRAM bound to: 0 - type: integer 
	Parameter PIPE bound to: 0 - type: integer 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module sdpram 
	Parameter RAM_STYLE bound to: distributed - type: string 
	Parameter NOCE bound to: 0 - type: integer 
	Parameter RAM64C bound to: 22 - type: integer 
	Parameter RAM32C bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (34#1) [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
INFO: [Synth 8-6155] done synthesizing module 'sdpram' (35#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/flash/sdpram.v:30]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE3' [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78169]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE3' (36#1) [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78169]
INFO: [Synth 8-226] default block is never used [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/flash/mgmt_qspi_flash_ctl.v:645]
WARNING: [Synth 8-6014] Unused sequential element rr_qspi_rs_val_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/flash/mgmt_qspi_flash_ctl.v:764]
WARNING: [Synth 8-6014] Unused sequential element r_cmd_dummy_clks_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/flash/mgmt_qspi_flash_ctl.v:779]
WARNING: [Synth 8-6014] Unused sequential element r_word_num_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/flash/mgmt_qspi_flash_ctl.v:620]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_qspi_flash_ctl' (37#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/flash/mgmt_qspi_flash_ctl.v:24]
INFO: [Synth 8-6157] synthesizing module 'i2c_master' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/flash/i2c_master.v:35]
	Parameter I2C_CONFIG_REG bound to: 8192 - type: integer 
	Parameter I2C_ADDR_REG bound to: 8200 - type: integer 
	Parameter I2C_WRDATA_REG bound to: 8208 - type: integer 
	Parameter I2C_RDDATA_REG bound to: 8216 - type: integer 
	Parameter CLOCK_DIVISOR bound to: 105 - type: integer 
	Parameter ST0 bound to: 11'b00000000011 
	Parameter ST1 bound to: 11'b00000001011 
	Parameter ST2 bound to: 11'b00000001001 
	Parameter ST3 bound to: 11'b00000001000 
	Parameter DA7a bound to: 11'b00000010110 
	Parameter DA7b bound to: 11'b00000010111 
	Parameter DA7c bound to: 11'b00010010110 
	Parameter DA6a bound to: 11'b00100010110 
	Parameter DA6b bound to: 11'b00100010111 
	Parameter DA6c bound to: 11'b00110010110 
	Parameter DA5a bound to: 11'b01000010110 
	Parameter DA5b bound to: 11'b01000010111 
	Parameter DA5c bound to: 11'b01010010110 
	Parameter DA4a bound to: 11'b01100010110 
	Parameter DA4b bound to: 11'b01100010111 
	Parameter DA4c bound to: 11'b01110010110 
	Parameter DA3a bound to: 11'b10000010110 
	Parameter DA3b bound to: 11'b10000010111 
	Parameter DA3c bound to: 11'b10010010110 
	Parameter DA2a bound to: 11'b10100010110 
	Parameter DA2b bound to: 11'b10100010111 
	Parameter DA2c bound to: 11'b10110010110 
	Parameter DA1a bound to: 11'b11000010110 
	Parameter DA1b bound to: 11'b11000010111 
	Parameter DA1c bound to: 11'b11010010110 
	Parameter DA0a bound to: 11'b11100010110 
	Parameter DA0b bound to: 11'b11100010111 
	Parameter DA0c bound to: 11'b11110010110 
	Parameter A1a bound to: 11'b00000010010 
	Parameter A1b bound to: 11'b00000010011 
	Parameter A1c bound to: 11'b00000011010 
	Parameter RA7a bound to: 11'b00000011110 
	Parameter RA7b bound to: 11'b00000011111 
	Parameter RA7c bound to: 11'b00010011110 
	Parameter RA6a bound to: 11'b00100011110 
	Parameter RA6b bound to: 11'b00100011111 
	Parameter RA6c bound to: 11'b00110011110 
	Parameter RA5a bound to: 11'b01000011110 
	Parameter RA5b bound to: 11'b01000011111 
	Parameter RA5c bound to: 11'b01010011110 
	Parameter RA4a bound to: 11'b01100011110 
	Parameter RA4b bound to: 11'b01100011111 
	Parameter RA4c bound to: 11'b01110011110 
	Parameter RA3a bound to: 11'b10000011110 
	Parameter RA3b bound to: 11'b10000011111 
	Parameter RA3c bound to: 11'b10010011110 
	Parameter RA2a bound to: 11'b10100011110 
	Parameter RA2b bound to: 11'b10100011111 
	Parameter RA2c bound to: 11'b10110011110 
	Parameter RA1a bound to: 11'b11000011110 
	Parameter RA1b bound to: 11'b11000011111 
	Parameter RA1c bound to: 11'b11010011110 
	Parameter RA0a bound to: 11'b11100011110 
	Parameter RA0b bound to: 11'b11100011111 
	Parameter RA0c bound to: 11'b11110011110 
	Parameter A2a bound to: 11'b11100011010 
	Parameter A2b bound to: 11'b00000011011 
	Parameter A2c bound to: 11'b00000100010 
	Parameter RS1a bound to: 11'b00000111010 
	Parameter RS1b bound to: 11'b00000111011 
	Parameter RS1c bound to: 11'b00000111001 
	Parameter RS1d bound to: 11'b00000111000 
	Parameter WD7a bound to: 11'b00000100110 
	Parameter WD7b bound to: 11'b00000100111 
	Parameter WD7c bound to: 11'b00010100110 
	Parameter WD6a bound to: 11'b00100100110 
	Parameter WD6b bound to: 11'b00100100111 
	Parameter WD6c bound to: 11'b00110100110 
	Parameter WD5a bound to: 11'b01000100110 
	Parameter WD5b bound to: 11'b01000100111 
	Parameter WD5c bound to: 11'b01010100110 
	Parameter WD4a bound to: 11'b01100100110 
	Parameter WD4b bound to: 11'b01100100111 
	Parameter WD4c bound to: 11'b01110100110 
	Parameter WD3a bound to: 11'b10000100110 
	Parameter WD3b bound to: 11'b10000100111 
	Parameter WD3c bound to: 11'b10010100110 
	Parameter WD2a bound to: 11'b10100100110 
	Parameter WD2b bound to: 11'b10100100111 
	Parameter WD2c bound to: 11'b10110100110 
	Parameter WD1a bound to: 11'b11000100110 
	Parameter WD1b bound to: 11'b11000100111 
	Parameter WD1c bound to: 11'b11010100110 
	Parameter WD0a bound to: 11'b11100100110 
	Parameter WD0b bound to: 11'b11100100111 
	Parameter WD0c bound to: 11'b11110100110 
	Parameter A4a bound to: 11'b11100100010 
	Parameter A4b bound to: 11'b00000101011 
	Parameter A4c bound to: 11'b00000101010 
	Parameter SPa bound to: 11'b00000101000 
	Parameter SPb bound to: 11'b00000101001 
	Parameter SPc bound to: 11'b00000110011 
	Parameter RD7a bound to: 11'b00001100010 
	Parameter RD7b bound to: 11'b00011100011 
	Parameter RD7c bound to: 11'b00001101010 
	Parameter RD6a bound to: 11'b00101100010 
	Parameter RD6b bound to: 11'b00111100011 
	Parameter RD6c bound to: 11'b00101101010 
	Parameter RD5a bound to: 11'b01001100010 
	Parameter RD5b bound to: 11'b01011100011 
	Parameter RD5c bound to: 11'b01001101010 
	Parameter RD4a bound to: 11'b01101100010 
	Parameter RD4b bound to: 11'b01111100011 
	Parameter RD4c bound to: 11'b01101101010 
	Parameter RD3a bound to: 11'b10001100010 
	Parameter RD3b bound to: 11'b10011100011 
	Parameter RD3c bound to: 11'b10001101010 
	Parameter RD2a bound to: 11'b10101100010 
	Parameter RD2b bound to: 11'b10111100011 
	Parameter RD2c bound to: 11'b10101101010 
	Parameter RD1a bound to: 11'b11001100010 
	Parameter RD1b bound to: 11'b11011100011 
	Parameter RD1c bound to: 11'b11001101010 
	Parameter RD0a bound to: 11'b11101100010 
	Parameter RD0b bound to: 11'b11111100011 
	Parameter RD0c bound to: 11'b11101101010 
	Parameter A3a bound to: 11'b11100100000 
	Parameter A3b bound to: 11'b11100100001 
	Parameter A3c bound to: 11'b11100101000 
	Parameter A5a bound to: 11'b00000110010 
	Parameter A5b bound to: 11'b00100110011 
	Parameter A5c bound to: 11'b00100111010 
	Parameter ERROR bound to: 11'b11100111010 
INFO: [Synth 8-6155] done synthesizing module 'i2c_master' (38#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/flash/i2c_master.v:35]
INFO: [Synth 8-6157] synthesizing module 'ICAPE3' [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:34774]
	Parameter DEVICE_ID bound to: 56787091 - type: integer 
	Parameter ICAP_AUTO_SWITCH bound to: DISABLE - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ICAPE3' (39#1) [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:34774]
INFO: [Synth 8-6155] done synthesizing module 'StreamToFlashCtl' (40#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/flash/StreamToFlashCtl.v:25]
INFO: [Synth 8-638] synthesizing module 'scout_top' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:64]
INFO: [Synth 8-638] synthesizing module 'reset' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/reset.vhd:40]
INFO: [Synth 8-638] synthesizing module 'synchroniser' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/synchroniser.vhd:36]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fd1' to cell 'FD' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/synchroniser.vhd:43]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fd2' to cell 'FD' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/synchroniser.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'synchroniser' (41#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/synchroniser.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element wait_count_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/reset.vhd:97]
WARNING: [Synth 8-3848] Net rst_rx in module/entity reset does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/reset.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'reset' (42#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/reset.vhd:40]
INFO: [Synth 8-638] synthesizing module 'scout_inputs' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_inputs.vhd:103]
	Parameter BYPASS_LINKS bound to: 0 - type: bool 
	Parameter QUADS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gt_ultrascale_custom_top' [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:57]
	Parameter ST_LINK_DOWN bound to: 1'b0 
	Parameter ST_LINK_UP bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4__parameterized0' [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33128]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4__parameterized0' (42#1) [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33128]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_example_bit_synchronizer' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_bit_sync.v:58]
	Parameter INITIALIZE bound to: 5'b00000 
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_bit_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_bit_sync.v:75]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_bit_sync.v:76]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_bit_sync.v:77]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_example_bit_synchronizer' (43#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_bit_sync.v:58]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_example_init' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_init.v:59]
	Parameter P_FREERUN_FREQUENCY bound to: 250.000000 - type: double 
	Parameter P_TX_TIMER_DURATION_US bound to: 30000.000000 - type: double 
	Parameter P_RX_TIMER_DURATION_US bound to: 130000.000000 - type: double 
	Parameter ST_START bound to: 2'b00 
	Parameter ST_TX_WAIT bound to: 2'b01 
	Parameter ST_RX_WAIT bound to: 2'b10 
	Parameter ST_MONITOR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_example_reset_synchronizer' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_reset_sync.v:58]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_reset_sync.v:75]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_reset_sync.v:76]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_reset_sync.v:77]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_reset_sync.v:78]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_example_reset_synchronizer' (44#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_reset_sync.v:58]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_example_init' (45#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_init.v:59]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_vio_0' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/gtwizard_ultrascale_0_vio_0/gtwizard_ultrascale_0_vio_0_stub.v:17]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_example_wrapper' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_wrapper.v:57]
	Parameter P_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000111100000000 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 7 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_example_gtwiz_userclk_tx' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_gtwiz_userclk_tx.v:60]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
	Parameter P_USRCLK_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK_DIV bound to: 3'b000 
	Parameter P_USRCLK2_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK2_DIV bound to: 3'b000 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_gtwiz_userclk_tx.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_gtwiz_userclk_tx.v:126]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_example_gtwiz_userclk_tx' (46#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_gtwiz_userclk_tx.v:60]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_example_gtwiz_userclk_rx' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_gtwiz_userclk_rx.v:60]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
	Parameter P_USRCLK_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK_DIV bound to: 3'b000 
	Parameter P_USRCLK2_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK2_DIV bound to: 3'b000 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_gtwiz_userclk_rx.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_gtwiz_userclk_rx.v:126]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_example_gtwiz_userclk_rx' (47#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_gtwiz_userclk_rx.v:60]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/gtwizard_ultrascale_0/gtwizard_ultrascale_0_stub.v:17]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_example_wrapper' (48#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_wrapper.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'example_init_inst'. This will prevent further optimization [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:977]
WARNING: [Synth 8-3848] Net gtwiz_userclk_rx_usrclk_out in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:124]
WARNING: [Synth 8-3848] Net hb0_gtwiz_userdata_tx_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:285]
WARNING: [Synth 8-3848] Net hb1_gtwiz_userdata_tx_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:286]
WARNING: [Synth 8-3848] Net hb2_gtwiz_userdata_tx_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:287]
WARNING: [Synth 8-3848] Net hb3_gtwiz_userdata_tx_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:288]
WARNING: [Synth 8-3848] Net hb4_gtwiz_userdata_tx_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:289]
WARNING: [Synth 8-3848] Net hb5_gtwiz_userdata_tx_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:290]
WARNING: [Synth 8-3848] Net hb6_gtwiz_userdata_tx_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:291]
WARNING: [Synth 8-3848] Net hb7_gtwiz_userdata_tx_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:292]
WARNING: [Synth 8-3848] Net ch0_txctrl0_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:382]
WARNING: [Synth 8-3848] Net ch1_txctrl0_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:383]
WARNING: [Synth 8-3848] Net ch2_txctrl0_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:384]
WARNING: [Synth 8-3848] Net ch3_txctrl0_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:385]
WARNING: [Synth 8-3848] Net ch4_txctrl0_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:386]
WARNING: [Synth 8-3848] Net ch5_txctrl0_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:387]
WARNING: [Synth 8-3848] Net ch6_txctrl0_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:388]
WARNING: [Synth 8-3848] Net ch7_txctrl0_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:389]
WARNING: [Synth 8-3848] Net ch0_txctrl1_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:401]
WARNING: [Synth 8-3848] Net ch1_txctrl1_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:402]
WARNING: [Synth 8-3848] Net ch2_txctrl1_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:403]
WARNING: [Synth 8-3848] Net ch3_txctrl1_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:404]
WARNING: [Synth 8-3848] Net ch4_txctrl1_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:405]
WARNING: [Synth 8-3848] Net ch5_txctrl1_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:406]
WARNING: [Synth 8-3848] Net ch6_txctrl1_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:407]
WARNING: [Synth 8-3848] Net ch7_txctrl1_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:408]
WARNING: [Synth 8-3848] Net ch0_txctrl2_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:420]
WARNING: [Synth 8-3848] Net ch1_txctrl2_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:421]
WARNING: [Synth 8-3848] Net ch2_txctrl2_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:422]
WARNING: [Synth 8-3848] Net ch3_txctrl2_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:423]
WARNING: [Synth 8-3848] Net ch4_txctrl2_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:424]
WARNING: [Synth 8-3848] Net ch5_txctrl2_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:425]
WARNING: [Synth 8-3848] Net ch6_txctrl2_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:426]
WARNING: [Synth 8-3848] Net ch7_txctrl2_int in module/entity gt_ultrascale_custom_top does not have driver. [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:427]
INFO: [Synth 8-6155] done synthesizing module 'gt_ultrascale_custom_top' (49#1) [/home/tjames/StreamLoopback128/firmware/gtwizard_ultrascale_0_ex/imports/gt_ultrascale_custom_top.v:57]
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'scout_inputs' (50#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_inputs.vhd:103]
INFO: [Synth 8-638] synthesizing module 'freq_meas' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/freq_meas.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'freq_meas' (51#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/freq_meas.vhd:50]
INFO: [Synth 8-638] synthesizing module 'gap_cleaner' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:37]
	Parameter QUADS bound to: 2 - type: integer 
WARNING: [Synth 8-5856] 3D RAM q_padding_buf_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM q_buffer_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][7][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][7][valid] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][7][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][7][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][6][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][6][valid] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][6][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][6][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][5][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][5][valid] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][5][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][5][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][4][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][4][valid] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][4][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][4][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][3][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][3][valid] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][3][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][3][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][2][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][2][valid] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][2][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][2][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][1][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][1][valid] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][1][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][1][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][0][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][0][valid] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][0][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_padding_buf_reg[23][0][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][7][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][7][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][7][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][6][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][6][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][6][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][5][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][5][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][5][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][4][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][4][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][4][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][3][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][3][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][3][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][2][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][2][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][2][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][1][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][1][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][1][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][0][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][0][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[5][0][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][7][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][7][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][7][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][6][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][6][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][6][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][5][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][5][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][5][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][4][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][4][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][4][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][3][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][3][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][3][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][2][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][2][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][2][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][1][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][1][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][1][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][0][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][0][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[4][0][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[3][7][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[3][7][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[3][7][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[3][6][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[3][6][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[3][6][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[3][5][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[3][5][done] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[3][5][strobe] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element q_buffer_reg[3][4][data] was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:86]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'gap_cleaner' (52#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/gap_cleaner.vhd:37]
INFO: [Synth 8-638] synthesizing module 'auto_realign_controller' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/auto_realign_controller.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'auto_realign_controller' (53#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/auto_realign_controller.vhd:46]
INFO: [Synth 8-638] synthesizing module 'aligner' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/aligner.vhd:44]
	Parameter NSTREAMS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'aligner_fifo' declared at '/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/aligner_fifo_stub.v:6' bound to instance 'fifo_inst' of component 'aligner_fifo' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/aligner.vhd:114]
INFO: [Synth 8-6157] synthesizing module 'aligner_fifo' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/aligner_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'aligner_fifo' (54#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/aligner_fifo_stub.v:6]
INFO: [Synth 8-3491] module 'aligner_fifo' declared at '/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/aligner_fifo_stub.v:6' bound to instance 'fifo_inst' of component 'aligner_fifo' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/aligner.vhd:114]
INFO: [Synth 8-3491] module 'aligner_fifo' declared at '/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/aligner_fifo_stub.v:6' bound to instance 'fifo_inst' of component 'aligner_fifo' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/aligner.vhd:114]
INFO: [Synth 8-3491] module 'aligner_fifo' declared at '/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/aligner_fifo_stub.v:6' bound to instance 'fifo_inst' of component 'aligner_fifo' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/aligner.vhd:114]
INFO: [Synth 8-3491] module 'aligner_fifo' declared at '/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/aligner_fifo_stub.v:6' bound to instance 'fifo_inst' of component 'aligner_fifo' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/aligner.vhd:114]
INFO: [Synth 8-3491] module 'aligner_fifo' declared at '/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/aligner_fifo_stub.v:6' bound to instance 'fifo_inst' of component 'aligner_fifo' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/aligner.vhd:114]
INFO: [Synth 8-3491] module 'aligner_fifo' declared at '/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/aligner_fifo_stub.v:6' bound to instance 'fifo_inst' of component 'aligner_fifo' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/aligner.vhd:114]
INFO: [Synth 8-3491] module 'aligner_fifo' declared at '/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/aligner_fifo_stub.v:6' bound to instance 'fifo_inst' of component 'aligner_fifo' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/aligner.vhd:114]
WARNING: [Synth 8-614] signal 'reset_read_sm_rd' is read in the process but is not in the sensitivity list [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/aligner.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'aligner' (55#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/aligner.vhd:44]
INFO: [Synth 8-638] synthesizing module 'zero_suppression' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/zero_suppression.vhd:40]
	Parameter NSTREAMS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zero_suppression' (56#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/zero_suppression.vhd:40]
INFO: [Synth 8-638] synthesizing module 'fifo_filler' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/fifo_filler.vhd:61]
	Parameter NSTREAMS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/fifo_generator_0_stub.v:6' bound to instance 'fifo' of component 'fifo_generator_0' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/fifo_filler.vhd:273]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (57#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-3491] module 'fifo_generator_2' declared at '/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/fifo_generator_2_stub.v:6' bound to instance 'distrRAM_fifo12' of component 'fifo_generator_2' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/fifo_filler.vhd:292]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_2' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/fifo_generator_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_2' (58#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/fifo_generator_2_stub.v:6]
INFO: [Synth 8-3491] module 'fifo_generator_1' declared at '/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/fifo_generator_1_stub.v:6' bound to instance 'fifo2' of component 'fifo_generator_1' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/fifo_filler.vhd:310]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_1' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_1' (59#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-3491] module 'fifo_generator_2' declared at '/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/.Xil/Vivado-440985-daqlab40-skylake16/realtime/fifo_generator_2_stub.v:6' bound to instance 'distrRAM_fifo2dma' of component 'fifo_generator_2' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/fifo_filler.vhd:328]
WARNING: [Synth 8-3848] Net orbits_per_packet in module/entity fifo_filler does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/fifo_filler.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'fifo_filler' (60#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/fifo_filler.vhd:61]
WARNING: [Synth 8-614] signal 'm_axis_c2h_tvalid_0' is read in the process but is not in the sensitivity list [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:345]
WARNING: [Synth 8-614] signal 's1o_rdy' is read in the process but is not in the sensitivity list [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:345]
WARNING: [Synth 8-614] signal 's2o_rdy' is read in the process but is not in the sensitivity list [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:345]
WARNING: [Synth 8-614] signal 'm_axis_c2h_tdata_0' is read in the process but is not in the sensitivity list [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:345]
WARNING: [Synth 8-3848] Net s1i_rdy in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:43]
WARNING: [Synth 8-3848] Net m_axis_c2h_tready_0 in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:139]
WARNING: [Synth 8-3848] Net hb_gtwiz_reset_clk_freerun_in in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:111]
WARNING: [Synth 8-3848] Net clk_i2c in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:125]
WARNING: [Synth 8-3848] Net enable_autorealign in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:146]
WARNING: [Synth 8-3848] Net stream_enable_mask in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:134]
WARNING: [Synth 8-3848] Net mgtrefclk0_x0y2_p in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:66]
WARNING: [Synth 8-3848] Net mgtrefclk0_x0y2_n in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:67]
WARNING: [Synth 8-3848] Net mgtrefclk0_x0y4_p in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:69]
WARNING: [Synth 8-3848] Net mgtrefclk0_x0y4_n in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:68]
WARNING: [Synth 8-3848] Net ch0_gtyrxn_in in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:71]
WARNING: [Synth 8-3848] Net ch0_gtyrxp_in in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:72]
WARNING: [Synth 8-3848] Net ch1_gtyrxn_in in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:76]
WARNING: [Synth 8-3848] Net ch1_gtyrxp_in in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:77]
WARNING: [Synth 8-3848] Net ch2_gtyrxn_in in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:81]
WARNING: [Synth 8-3848] Net ch2_gtyrxp_in in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:82]
WARNING: [Synth 8-3848] Net ch3_gtyrxn_in in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:86]
WARNING: [Synth 8-3848] Net ch3_gtyrxp_in in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:87]
WARNING: [Synth 8-3848] Net ch4_gtyrxn_in in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:91]
WARNING: [Synth 8-3848] Net ch4_gtyrxp_in in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:92]
WARNING: [Synth 8-3848] Net ch5_gtyrxn_in in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:96]
WARNING: [Synth 8-3848] Net ch5_gtyrxp_in in module/entity scout_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:97]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'scout_top' (61#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:64]
WARNING: [Synth 8-7023] instance 'UserModule' of module 'scout_top' has 13 connections declared, but only 11 given [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/UserWrapper.sv:2183]
INFO: [Synth 8-6155] done synthesizing module 'UserWrapper' (62#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/UserWrapper.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Pico_Toplevel' (63#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/Pico_Toplevel.sv:41]
WARNING: [Synth 8-3331] design fsync has unconnected port clk
WARNING: [Synth 8-3331] design fsync has unconnected port oclk
WARNING: [Synth 8-3331] design fifo_ram__parameterized2 has unconnected port rclk
WARNING: [Synth 8-3331] design OutStreamWidthConversion__parameterized0 has unconnected port si_ow_dvld[0]
WARNING: [Synth 8-3331] design fifo_filler has unconnected port d_ctrl[bx_start]
WARNING: [Synth 8-3331] design fifo_filler has unconnected port d_ctrl[last]
WARNING: [Synth 8-3331] design aligner has unconnected port d[7][done]
WARNING: [Synth 8-3331] design aligner has unconnected port d[6][done]
WARNING: [Synth 8-3331] design aligner has unconnected port d[5][done]
WARNING: [Synth 8-3331] design aligner has unconnected port d[4][done]
WARNING: [Synth 8-3331] design aligner has unconnected port d[3][done]
WARNING: [Synth 8-3331] design aligner has unconnected port d[2][done]
WARNING: [Synth 8-3331] design aligner has unconnected port d[1][done]
WARNING: [Synth 8-3331] design aligner has unconnected port d[0][done]
WARNING: [Synth 8-3331] design gap_cleaner has unconnected port rst
WARNING: [Synth 8-3331] design freq_meas has unconnected port rst
WARNING: [Synth 8-3331] design gt_ultrascale_custom_top has unconnected port gtwiz_userclk_rx_usrclk_out
WARNING: [Synth 8-3331] design scout_inputs has unconnected port clk
WARNING: [Synth 8-3331] design scout_inputs has unconnected port ch0_gtyrxp_in
WARNING: [Synth 8-3331] design scout_inputs has unconnected port ch1_gtyrxp_in
WARNING: [Synth 8-3331] design scout_inputs has unconnected port ch2_gtyrxp_in
WARNING: [Synth 8-3331] design scout_inputs has unconnected port ch3_gtyrxp_in
WARNING: [Synth 8-3331] design scout_inputs has unconnected port ch4_gtyrxp_in
WARNING: [Synth 8-3331] design scout_inputs has unconnected port ch5_gtyrxp_in
WARNING: [Synth 8-3331] design scout_inputs has unconnected port ch6_gtyrxp_in
WARNING: [Synth 8-3331] design scout_inputs has unconnected port ch7_gtyrxp_in
WARNING: [Synth 8-3331] design reset has unconnected port rst_rx
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_rdy
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_valid
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[127]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[126]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[125]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[124]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[123]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[122]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[121]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[120]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[119]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[118]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[117]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[116]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[115]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[114]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[113]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[112]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[111]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[110]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[109]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[108]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[107]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[106]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[105]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[104]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[103]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[102]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[101]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[100]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[99]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[98]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[97]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[96]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[95]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[94]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[93]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[92]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[91]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[90]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[89]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[88]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[87]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[86]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[85]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[84]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[83]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[82]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[81]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[80]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[79]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[78]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[77]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[76]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[75]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[74]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[73]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[72]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[71]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[70]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[69]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[68]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[67]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[66]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[65]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[64]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[63]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[62]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[61]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[60]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[59]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[58]
WARNING: [Synth 8-3331] design scout_top has unconnected port s1i_data[57]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2887.973 ; gain = 349.688 ; free physical = 32605 ; free virtual = 54255
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2900.844 ; gain = 362.559 ; free physical = 32630 ; free virtual = 54279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2900.844 ; gain = 362.559 ; free physical = 32630 ; free virtual = 54279
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2917.750 ; gain = 0.000 ; free physical = 32596 ; free virtual = 54246
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc] for cell 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc] for cell 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst'
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0_vio_0/gtwizard_ultrascale_0_vio_0/gtwizard_ultrascale_0_vio_0_in_context.xdc] for cell 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/gtwizard_ultrascale_0_vio_0_inst'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0_vio_0/gtwizard_ultrascale_0_vio_0/gtwizard_ultrascale_0_vio_0_in_context.xdc] for cell 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/gtwizard_ultrascale_0_vio_0_inst'
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc] for cell 'PicoFramework/core/pcie3_uscale_plus_x8'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc] for cell 'PicoFramework/core/pcie3_uscale_plus_x8'
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc] for cell 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst'
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/rxoutclk_out[0]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:1]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/rxoutclk_out[1]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:2]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/rxoutclk_out[2]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:3]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/rxoutclk_out[3]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:4]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/rxoutclk_out[4]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:5]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/rxoutclk_out[5]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:6]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/rxoutclk_out[6]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/rxoutclk_out[7]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:8]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/txoutclk_out[0]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/txoutclk_out[1]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/txoutclk_out[2]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:11]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/txoutclk_out[3]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:12]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/txoutclk_out[4]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:13]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/txoutclk_out[5]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:14]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/txoutclk_out[6]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:15]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/txoutclk_out[7]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:16]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/qpll0outclk_out[0]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:17]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/qpll0outclk_out[1]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:18]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/qpll0outrefclk_out[0]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:19]
WARNING: [Constraints 18-619] A clock with name 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/qpll0outrefclk_out[1]' already exists, overwriting the previous clock with the same name. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:20]
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc] for cell 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst'
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'UserWrapper/UserModule/fifo_filler/fifo'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'UserWrapper/UserModule/fifo_filler/fifo'
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/aligner_fifo/aligner_fifo/aligner_fifo_in_context.xdc] for cell 'UserWrapper/UserModule/align/per_stream_fifo[7].fifo_inst'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/aligner_fifo/aligner_fifo/aligner_fifo_in_context.xdc] for cell 'UserWrapper/UserModule/align/per_stream_fifo[7].fifo_inst'
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/aligner_fifo/aligner_fifo/aligner_fifo_in_context.xdc] for cell 'UserWrapper/UserModule/align/per_stream_fifo[6].fifo_inst'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/aligner_fifo/aligner_fifo/aligner_fifo_in_context.xdc] for cell 'UserWrapper/UserModule/align/per_stream_fifo[6].fifo_inst'
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/aligner_fifo/aligner_fifo/aligner_fifo_in_context.xdc] for cell 'UserWrapper/UserModule/align/per_stream_fifo[5].fifo_inst'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/aligner_fifo/aligner_fifo/aligner_fifo_in_context.xdc] for cell 'UserWrapper/UserModule/align/per_stream_fifo[5].fifo_inst'
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/aligner_fifo/aligner_fifo/aligner_fifo_in_context.xdc] for cell 'UserWrapper/UserModule/align/per_stream_fifo[4].fifo_inst'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/aligner_fifo/aligner_fifo/aligner_fifo_in_context.xdc] for cell 'UserWrapper/UserModule/align/per_stream_fifo[4].fifo_inst'
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/aligner_fifo/aligner_fifo/aligner_fifo_in_context.xdc] for cell 'UserWrapper/UserModule/align/per_stream_fifo[3].fifo_inst'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/aligner_fifo/aligner_fifo/aligner_fifo_in_context.xdc] for cell 'UserWrapper/UserModule/align/per_stream_fifo[3].fifo_inst'
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/aligner_fifo/aligner_fifo/aligner_fifo_in_context.xdc] for cell 'UserWrapper/UserModule/align/per_stream_fifo[2].fifo_inst'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/aligner_fifo/aligner_fifo/aligner_fifo_in_context.xdc] for cell 'UserWrapper/UserModule/align/per_stream_fifo[2].fifo_inst'
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/aligner_fifo/aligner_fifo/aligner_fifo_in_context.xdc] for cell 'UserWrapper/UserModule/align/per_stream_fifo[1].fifo_inst'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/aligner_fifo/aligner_fifo/aligner_fifo_in_context.xdc] for cell 'UserWrapper/UserModule/align/per_stream_fifo[1].fifo_inst'
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/aligner_fifo/aligner_fifo/aligner_fifo_in_context.xdc] for cell 'UserWrapper/UserModule/align/per_stream_fifo[0].fifo_inst'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/aligner_fifo/aligner_fifo/aligner_fifo_in_context.xdc] for cell 'UserWrapper/UserModule/align/per_stream_fifo[0].fifo_inst'
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'UserWrapper/UserModule/fifo_filler/fifo2'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'UserWrapper/UserModule/fifo_filler/fifo2'
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2/fifo_generator_2_in_context.xdc] for cell 'UserWrapper/UserModule/fifo_filler/distrRAM_fifo12'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2/fifo_generator_2_in_context.xdc] for cell 'UserWrapper/UserModule/fifo_filler/distrRAM_fifo12'
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2/fifo_generator_2_in_context.xdc] for cell 'UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2/fifo_generator_2_in_context.xdc] for cell 'UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma'
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxp[13]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxn[13]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxn[15]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txn[14]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txp[15]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txp[14]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txn[12]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxp[14]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxn[14]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txn[15]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txn[13]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxn[12]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txp[12]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxp[12]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txp[13]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxp[15]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txn[9]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txp[11]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txn[8]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxp[11]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxn[11]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxn[10]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txn[11]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxp[8]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxn[9]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxp[9]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txp[9]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txn[10]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxn[8]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txp[10]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxp[10]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txp[8]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc:106]
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Pico_Toplevel_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/SB852_VU9P_FLVB2104_E.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Pico_Toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Pico_Toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/clocks.tcl]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/clocks.tcl:29]
Finished Sourcing Tcl File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/clocks.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/src/clocks.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Pico_Toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Pico_Toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'mgtrefclk0_x0y2_n'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'mgtrefclk0_x0y2_p'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'mgtrefclk0_x0y4_n'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'mgtrefclk0_x0y4_p'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'hb_gtwiz_reset_clk_freerun_in'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'mgtrefclk0_x0y2_p'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'mgtrefclk0_x0y4_p'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc:84]
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Pico_Toplevel_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:66]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*Q -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:66]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:81]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*Q -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:96]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*Q -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:96]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:111]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*Q -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:111]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:126]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*Q -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:126]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:141]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*Q -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:141]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:156]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*Q -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:156]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:171]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*Q -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm*}]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:171]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*CLR -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_meta*}]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:186]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*CLR -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync1*}]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:187]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*CLR -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync2*}]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:188]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*CLR -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync3*}]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:189]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*CLR -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_out*}]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc:190]
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Pico_Toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Pico_Toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtwiz_reset_clk_freerun_in'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk00_in[0]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk00_in[1]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'txusrclk_in[0]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'txusrclk_in[1]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'txusrclk_in[2]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'txusrclk_in[3]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'txusrclk_in[4]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'txusrclk_in[5]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'txusrclk_in[6]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'txusrclk_in[7]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'txusrclk2_in[0]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'txusrclk2_in[1]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'txusrclk2_in[2]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'txusrclk2_in[3]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'txusrclk2_in[4]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'txusrclk2_in[5]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'txusrclk2_in[6]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'txusrclk2_in[7]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'rxusrclk_in[0]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'rxusrclk_in[1]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'rxusrclk_in[2]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'rxusrclk_in[3]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'rxusrclk_in[4]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'rxusrclk_in[5]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'rxusrclk_in[6]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'rxusrclk_in[7]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'rxusrclk2_in[0]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'rxusrclk2_in[1]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'rxusrclk2_in[2]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'rxusrclk2_in[3]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'rxusrclk2_in[4]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'rxusrclk2_in[5]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'rxusrclk2_in[6]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'rxusrclk2_in[7]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:101]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*CLR -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_meta*}]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:114]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*CLR -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync1*}]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:115]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*CLR -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync2*}]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:116]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*CLR -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync3*}]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:117]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*CLR -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_out*}]'. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc:118]
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/constrs_1/imports/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Pico_Toplevel_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3208.996 ; gain = 0.000 ; free physical = 32354 ; free virtual = 54004
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  BUFG => BUFGCE: 3 instances
  FD => FDRE: 12 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 11 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3209.000 ; gain = 0.004 ; free physical = 32354 ; free virtual = 54004
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UserWrapper/UserModule/align/per_stream_fifo[0].fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UserWrapper/UserModule/align/per_stream_fifo[1].fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UserWrapper/UserModule/align/per_stream_fifo[2].fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UserWrapper/UserModule/align/per_stream_fifo[3].fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UserWrapper/UserModule/align/per_stream_fifo[4].fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UserWrapper/UserModule/align/per_stream_fifo[5].fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UserWrapper/UserModule/align/per_stream_fifo[6].fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UserWrapper/UserModule/align/per_stream_fifo[7].fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UserWrapper/UserModule/fifo_filler/distrRAM_fifo12' at clock pin 's_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma' at clock pin 's_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UserWrapper/UserModule/fifo_filler/fifo' at clock pin 'm_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UserWrapper/UserModule/fifo_filler/fifo2' at clock pin 's_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 3229.812 ; gain = 691.527 ; free physical = 32608 ; free virtual = 54258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flgb2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 3229.812 ; gain = 691.527 ; free physical = 32609 ; free virtual = 54259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[2]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[2]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[3]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[3]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[4]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[4]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[5]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[5]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[6]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[6]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[7]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[7]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[2]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[2]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[3]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[3]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[4]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[4]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[5]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[5]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[6]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[6]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[7]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[7]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[2]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[2]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[3]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[3]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[4]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[4]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[5]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[5]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[6]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[6]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[7]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[7]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[2]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[2]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[3]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[3]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[4]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[4]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[5]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[5]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[6]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[6]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[7]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[7]. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_in_context.xdc, line 73).
Applied set_property DONT_TOUCH = true for UserWrapper/UserModule/inputs/\gen_links.gty_wrapper /gtwizard_ultrascale_0_vio_0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PicoFramework/core/pcie3_uscale_plus_x8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UserWrapper/UserModule/inputs/\gen_links.gty_wrapper /example_wrapper_inst/gtwizard_ultrascale_0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UserWrapper/UserModule/fifo_filler/fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UserWrapper/UserModule/align/\per_stream_fifo[0].fifo_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UserWrapper/UserModule/align/\per_stream_fifo[1].fifo_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UserWrapper/UserModule/align/\per_stream_fifo[2].fifo_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UserWrapper/UserModule/align/\per_stream_fifo[3].fifo_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UserWrapper/UserModule/align/\per_stream_fifo[4].fifo_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UserWrapper/UserModule/align/\per_stream_fifo[5].fifo_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UserWrapper/UserModule/align/\per_stream_fifo[6].fifo_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UserWrapper/UserModule/align/\per_stream_fifo[7].fifo_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UserWrapper/UserModule/fifo_filler/fifo2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UserWrapper/UserModule/fifo_filler/distrRAM_fifo12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 3229.812 ; gain = 691.527 ; free physical = 32610 ; free virtual = 54260
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'g_streamwidthconvert.r_state_reg' in module 'OutStreamWidthConversion'
INFO: [Synth 8-802] inferred FSM for state register 'g_streamwidthconvert.r_state_reg' in module 'InStreamWidthConversion'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/src/pcie_axi/TestCounter32.v:30]
INFO: [Synth 8-802] inferred FSM for state register 'istream_state_reg' in module 'TagFIFO'
INFO: [Synth 8-802] inferred FSM for state register 'g_tx_fsm.state_reg' in module 'PIO_128_TX_ENGINE'
INFO: [Synth 8-802] inferred FSM for state register 'stream_reader_state_reg' in module 'PIO_EP'
INFO: [Synth 8-5546] ROM "c_qspi_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_qspi_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_cmd_fmt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_cmd_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/flash/i2c_master.v:459]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'sm_init_reg' in module 'gtwizard_ultrascale_0_example_init'
INFO: [Synth 8-802] inferred FSM for state register 'ar_state_reg' in module 'auto_realign_controller'
INFO: [Synth 8-802] inferred FSM for state register 'ResetState_reg' in module 'aligner'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'aligner'
INFO: [Synth 8-802] inferred FSM for state register 'g_streamwidthconvert.r_state_reg' in module 'InStreamWidthConversion__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'g_streamwidthconvert.r_state_reg' in module 'OutStreamWidthConversion__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                   LD_D0 |                             0010 |                             0000
                      D0 |                             0100 |                             1001
                      D1 |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'g_streamwidthconvert.r_state_reg' using encoding 'one-hot' in module 'OutStreamWidthConversion'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0001
                   LD_D0 |                               01 |                             0000
                      D0 |                               10 |                             1001
                      D1 |                               11 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'g_streamwidthconvert.r_state_reg' using encoding 'sequential' in module 'InStreamWidthConversion'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
             TAG_IDLE_ST |                              100 |                              100
             TAG_INIT_ST |                              001 |                              001
             TAG_DONE_ST |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'istream_state_reg' in module 'TagFIFO'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"dpram:/infer_x.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "dpram:/infer_x.mem_reg"
INFO: [Synth 8-3971] The signal "dpram:/infer_x.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "PIO_Reorder:/g_256b_reorder.tag_arr_l_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "PIO_Reorder:/g_256b_reorder.tag_arr_u_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6430] The Block RAM "PIO_Reorder:/g_256b_reorder.data_arr_l_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "PIO_Reorder:/g_256b_reorder.data_arr_u_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "PIO_Reorder:/g_256b_reorder.tag_last_arr_l_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "PIO_Reorder:/g_256b_reorder.tag_last_arr_u_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "PIO_128_RX_ENGINE:/read_log_mem_reg" of size (depth=256 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               STATE_RST |                         00000001 |                         00000001
               STATE_CMD |                         00000100 |                         00000100
   STATE_MEM_W_USER_DATA |                         00100000 |                         00100000
        STATE_MEM_W_DATA |                         00010000 |                         00010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'g_tx_fsm.state_reg' in module 'PIO_128_TX_ENGINE'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"PIO_EP:/istream_inx_map_table_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "PIO_EP:/istream_inx_map_table_reg"
INFO: [Synth 8-6794] RAM ("PIO_EP:/istream_desc_table_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("PIO_EP:/istream_desc_table_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("PIO_EP:/istream_desc_table_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"PIO_EP:/istream_desc_table_reg"'.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
       STREAM_READER_RST |                               01 |                               01
      STREAM_READER_READ |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'stream_reader_state_reg' in module 'PIO_EP'
INFO: [Synth 8-6904] The RAM "PIO_EP:/read_log_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"PIO_EP:/last_rpt_seq_peer_table_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "PIO_EP:/last_rpt_seq_peer_table_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"PIO_EP:/seq_push_addr_table_hi_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "PIO_EP:/seq_push_addr_table_hi_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     ST0 | 000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 |                      00000000011
                     ST1 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 |                      00000001011
                     ST2 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 |                      00000001001
                     ST3 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 |                      00000001000
                    DA7a | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 |                      00000010110
                    DA7b | 100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      00000010111
                    DA7c | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 |                      00010010110
                    DA6a | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 |                      00100010110
                    DA6b | 000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 |                      00100010111
                    DA6c | 000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 |                      00110010110
                    DA5a | 000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 |                      01000010110
                    DA5b | 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 |                      01000010111
                    DA5c | 000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 |                      01010010110
                    DA4a | 000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      01100010110
                    DA4b | 000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      01100010111
                    DA4c | 000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      01110010110
                    DA3a | 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      10000010110
                    DA3b | 000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      10000010111
                    DA3c | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 |                      10010010110
                    DA2a | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 |                      10100010110
                    DA2b | 000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 |                      10100010111
                    DA2c | 000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 |                      10110010110
                    DA1a | 000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 |                      11000010110
                    DA1b | 000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 |                      11000010111
                    DA1c | 000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 |                      11010010110
                    DA0a | 000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      11100010110
                    DA0b | 000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      11100010111
                    DA0c | 000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      11110010110
                     A1a | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 |                      00000010010
                     A1b | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 |                      00000010011
                     A1c | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 |                      00000011010
                    RS1a | 000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      00000111010
                    RS1b | 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      00000111011
                    RS1c | 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      00000111001
                    RS1d | 010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      00000111000
                    RA7a | 000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 |                      00000011110
                    RA7b | 000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 |                      00000011111
                    RA7c | 000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 |                      00010011110
                    RA6a | 000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 |                      00100011110
                    RA6b | 000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      00100011111
                    RA6c | 000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      00110011110
                    RA5a | 000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      01000011110
                    RA5b | 000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      01000011111
                    RA5c | 000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      01010011110
                    RA4a | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 |                      01100011110
                    RA4b | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 |                      01100011111
                    RA4c | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 |                      01110011110
                    RA3a | 000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 |                      10000011110
                    RA3b | 000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 |                      10000011111
                    RA3c | 000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 |                      10010011110
                    RA2a | 000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 |                      10100011110
                    RA2b | 000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      10100011111
                    RA2c | 000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      10110011110
                    RA1a | 000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      11000011110
                    RA1b | 000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      11000011111
                    RA1c | 000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      11010011110
                    RA0a | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 |                      11100011110
                    RA0b | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 |                      11100011111
                    RA0c | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 |                      11110011110
                     A2a | 000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 |                      11100011010
                     A2b | 000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 |                      00000011011
                     A2c | 000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 |                      00000100010
                    RD7a | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 |                      00001100010
                    RD7b | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 |                      00011100011
                    RD7c | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 |                      00001101010
                    RD6a | 000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 |                      00101100010
                    RD6b | 000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 |                      00111100011
                    RD6c | 000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 |                      00101101010
                    RD5a | 000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      01001100010
                    RD5b | 000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      01011100011
                    RD5c | 000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      01001101010
                    RD4a | 000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      01101100010
                    RD4b | 000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      01111100011
                    RD4c | 000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 |                      01101101010
                    RD3a | 000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 |                      10001100010
                    RD3b | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 |                      10011100011
                    RD3c | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 |                      10001101010
                    RD2a | 000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 |                      10101100010
                    RD2b | 000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 |                      10111100011
                    RD2c | 000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 |                      10101101010
                    RD1a | 000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 |                      11001100010
                    RD1b | 000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 |                      11011100011
                    RD1c | 000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      11001101010
                    RD0a | 000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      11101100010
                    RD0b | 000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      11111100011
                    RD0c | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 |                      11101101010
                     A5a | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 |                      00000110010
                     A5b | 000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      00100110011
                     A5c | 000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 |                      00100111010
                     A3a | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 |                      11100100000
                     A3b | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 |                      11100100001
                     A3c | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 |                      11100101000
                    WD7a | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 |                      00000100110
                    WD7b | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 |                      00000100111
                    WD7c | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 |                      00010100110
                    WD6a | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 |                      00100100110
                    WD6b | 000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 |                      00100100111
                    WD6c | 000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 |                      00110100110
                    WD5a | 000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      01000100110
                    WD5b | 000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      01000100111
                    WD5c | 000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      01010100110
                    WD4a | 000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      01100100110
                    WD4b | 000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      01100100111
                    WD4c | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 |                      01110100110
                    WD3a | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 |                      10000100110
                    WD3b | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 |                      10000100111
                    WD3c | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 |                      10010100110
                    WD2a | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 |                      10100100110
                    WD2b | 000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 |                      10100100111
                    WD2c | 000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 |                      10110100110
                    WD1a | 000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 |                      11000100110
                    WD1b | 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      11000100111
                    WD1c | 000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      11010100110
                    WD0a | 000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      11100100110
                    WD0b | 000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      11100100111
                    WD0c | 000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      11110100110
                     A4a | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 |                      11100100010
                     A4b | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 |                      00000101011
                     A4c | 000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      00000101010
                   ERROR | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 |                      11100111010
                     SPa | 000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 |                      00000101000
                     SPb | 000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      00000101001
                     SPc | 000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                      00000110011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ST_START |                               00 |                               00
              ST_TX_WAIT |                               01 |                               01
              ST_RX_WAIT |                               10 |                               10
              ST_MONITOR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_init_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_0_example_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 aligned |                             0000 |                             0000
                      r1 |                             0001 |                             0001
                      r2 |                             0010 |                             0010
                      r3 |                             0011 |                             0011
                      a1 |                             0100 |                             0100
                      a2 |                             0101 |                             0101
                      a3 |                             0110 |                             0110
                      a4 |                             0111 |                             0111
                      a5 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ar_state_reg' using encoding 'sequential' in module 'auto_realign_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     gap |                             0000 |                             0000
                      d6 |                             0001 |                             0010
                      d5 |                             0010 |                             0011
                      d4 |                             0011 |                             0100
                      d3 |                             0100 |                             0101
                      d2 |                             0101 |                             0110
                      d1 |                             0110 |                             0111
       start_gap_or_idle |                             0111 |                             1000
                    idle |                             1000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'aligner'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          wait_orbit_end |                   00000000000001 |                             0001
                      r1 |                   00000000000010 |                             0010
                      r2 |                   00000000000100 |                             0011
                      r3 |                   00000000001000 |                             0100
                      a1 |                   00000000010000 |                             0101
                      a2 |                   00000000100000 |                             0110
                      a3 |                   00000001000000 |                             0111
                      a4 |                   00000010000000 |                             1000
                      a5 |                   00000100000000 |                             1001
                      a6 |                   00001000000000 |                             1010
                      a7 |                   00010000000000 |                             1011
                      a8 |                   00100000000000 |                             1100
         wait_orbit2_end |                   01000000000000 |                             1101
                    done |                   10000000000000 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ResetState_reg' using encoding 'one-hot' in module 'aligner'
WARNING: [Synth 8-327] inferring latch for variable 's1o_data_reg' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:350]
WARNING: [Synth 8-327] inferring latch for variable 's2o_data_reg' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/new/scout_top.vhd:351]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0001
                   LD_D0 |                               01 |                             0000
                      D0 |                               10 |                             1001
                      D1 |                               11 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'g_streamwidthconvert.r_state_reg' using encoding 'sequential' in module 'InStreamWidthConversion__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                   LD_D0 |                             0010 |                             0000
                      D0 |                             0100 |                             1001
                      D1 |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'g_streamwidthconvert.r_state_reg' using encoding 'one-hot' in module 'OutStreamWidthConversion__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 3229.812 ; gain = 691.527 ; free physical = 32540 ; free virtual = 54203
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM g_256b_reorder.data_arr_l_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM g_256b_reorder.data_arr_u_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |pcie_app_v6__GB0              |           1|     33317|
|2     |pcie_app_v6__GB1              |           1|     25656|
|3     |PicoFrameworkSB852_VU9P__GC0  |           1|      8325|
|4     |gt_ultrascale_custom_top__GC0 |           1|      1264|
|5     |scout_inputs__GC0             |           1|        96|
|6     |scout_top__GC0                |           1|     17091|
|7     |UserWrapper__GCB0             |           1|     31296|
|8     |StreamToFlashCtl              |           1|      9379|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     48 Bit       Adders := 3     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 3     
	   4 Input     10 Bit       Adders := 44    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 47    
	   3 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 5     
	   4 Input      7 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 13    
	   4 Input      6 Bit       Adders := 54    
	   2 Input      5 Bit       Adders := 36    
	   8 Input      4 Bit       Adders := 80    
	   2 Input      4 Bit       Adders := 2     
	  32 Input      3 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 7     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input    124 Bit         XORs := 4     
	   2 Input     32 Bit         XORs := 24    
	   2 Input      4 Bit         XORs := 4     
+---XORs : 
	                2 Bit    Wide XORs := 18    
+---Registers : 
	              274 Bit    Registers := 3     
	              268 Bit    Registers := 2     
	              266 Bit    Registers := 1     
	              258 Bit    Registers := 1     
	              256 Bit    Registers := 47    
	              128 Bit    Registers := 87    
	              124 Bit    Registers := 16    
	               72 Bit    Registers := 1     
	               66 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 8     
	               56 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               41 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 356   
	               24 Bit    Registers := 6     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 5     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 52    
	                9 Bit    Registers := 75    
	                8 Bit    Registers := 48    
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 49    
	                5 Bit    Registers := 37    
	                4 Bit    Registers := 30    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 57    
	                1 Bit    Registers := 1444  
+---RAMs : 
	             137K Bit         RAMs := 1     
	             134K Bit         RAMs := 1     
	             129K Bit         RAMs := 1     
	              64K Bit         RAMs := 20    
	              32K Bit         RAMs := 2     
	              16K Bit         RAMs := 12    
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 3     
	               4K Bit         RAMs := 1     
	               3K Bit         RAMs := 1     
	               2K Bit         RAMs := 3     
	              256 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 52    
	   4 Input    256 Bit        Muxes := 1     
	   3 Input    256 Bit        Muxes := 4     
	   7 Input    256 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 6     
	   2 Input    128 Bit        Muxes := 49    
	   3 Input    128 Bit        Muxes := 2     
	   5 Input    128 Bit        Muxes := 2     
	   7 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 3     
	 123 Input    123 Bit        Muxes := 1     
	   2 Input    123 Bit        Muxes := 8     
	   7 Input    108 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 4     
	   4 Input     72 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 8     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   7 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 59    
	   7 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   7 Input     20 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 15    
	 124 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 95    
	   3 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 31    
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 34    
	   2 Input      4 Bit        Muxes := 31    
	   3 Input      4 Bit        Muxes := 21    
	   4 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   6 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 18    
	   2 Input      2 Bit        Muxes := 46    
	   3 Input      2 Bit        Muxes := 7     
	  13 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 317   
	   4 Input      1 Bit        Muxes := 73    
	   3 Input      1 Bit        Muxes := 24    
	   7 Input      1 Bit        Muxes := 29    
	   5 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 15    
	   8 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 1     
	 123 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generic_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TagFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               41 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module generic_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module generic_fifo__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module generic_fifo__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	              258 Bit    Registers := 1     
+---RAMs : 
	             129K Bit         RAMs := 1     
Module generic_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module dpram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module count_updater 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module PCIeHdrAlignSplit 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module PIO_Reorder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 17    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---RAMs : 
	              32K Bit         RAMs := 2     
	               2K Bit         RAMs := 2     
	              256 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   4 Input    256 Bit        Muxes := 1     
	   3 Input    256 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	              268 Bit    Registers := 1     
+---RAMs : 
	             134K Bit         RAMs := 1     
Module generic_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              268 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module PIO_128_RX_ENGINE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 5     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 22    
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 10    
Module dpram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module count_updater__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module PIO_128_TX_ENGINE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 5     
	   7 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     48 Bit        Muxes := 1     
	   7 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   7 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   7 Input      1 Bit        Muxes := 25    
Module PIO_EP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     20 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 10    
	               48 Bit    Registers := 2     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 32    
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 36    
+---RAMs : 
	              64K Bit         RAMs := 1     
	              16K Bit         RAMs := 10    
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   3 Input    128 Bit        Muxes := 2     
	   5 Input    128 Bit        Muxes := 2     
	   7 Input    128 Bit        Muxes := 1     
	   7 Input    108 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	   3 Input     20 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 3     
Module TestCounter32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fsync__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 4     
	   8 Input      4 Bit       Adders := 16    
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
Module sync1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sync1__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SystemMonitor32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 4     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module CardInfo32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
Module generic_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module generic_fifo__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module generic_fifo__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module PicoStreamOut 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 3     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module OutStreamWidthConversion 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module generic_fifo__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module generic_fifo__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module PicoStreamIn 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input    256 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module InStreamWidthConversion 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
Module CounterClkGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fsync__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 4     
	   8 Input      4 Bit       Adders := 16    
+---XORs : 
	   2 Input    124 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	              124 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
Module fifo_ram__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module fsync__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 4     
	   8 Input      4 Bit       Adders := 16    
+---XORs : 
	   2 Input    124 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	              124 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
Module generic_fifo__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module fsync__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 4     
	   8 Input      4 Bit       Adders := 16    
+---XORs : 
	   2 Input    124 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	              124 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
Module fifo_ram__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module fsync__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 4     
	   8 Input      4 Bit       Adders := 16    
+---XORs : 
	   2 Input    124 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	              124 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
Module generic_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module sync2r__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync2r__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module StreamToPicoBus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module pcie_app_v6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fifo_ram 
Detailed RTL Component Info : 
+---Registers : 
	              274 Bit    Registers := 1     
+---RAMs : 
	             137K Bit         RAMs := 1     
Module generic_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              274 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              274 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              266 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module pcie3_7x_to_v1_6 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 6     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 13    
	   4 Input    128 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PicoFrameworkSB852_VU9P 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CounterClkGen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module sync2r__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync2r 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fsync__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	  32 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module fifo_ram__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fsync__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	  32 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module generic_fifo__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module fsync__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	  32 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module fifo_ram__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fsync__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	  32 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module generic_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module sdpram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 64    
Module mgmt_qspi_flash_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 13    
	   2 Input      6 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	  13 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 23    
	   8 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module i2c_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	 123 Input    123 Bit        Muxes := 1     
	   2 Input    123 Bit        Muxes := 8     
	   2 Input     72 Bit        Muxes := 4     
	   4 Input     72 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	 124 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	 123 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module StreamToFlashCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               66 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 6     
	  10 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module gtwizard_ultrascale_0_example_bit_synchronizer__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_reset_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 11    
Module gtwizard_ultrascale_0_example_bit_synchronizer__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_bit_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_gtwiz_userclk_tx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gtwizard_ultrascale_0_example_gtwiz_userclk_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module scout_inputs 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 6     
+---Registers : 
	               14 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module freq_meas 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gap_cleaner 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 208   
	                1 Bit    Registers := 648   
Module auto_realign_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 3     
Module aligner 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 5     
Module zero_suppression 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 48    
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_filler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module InStreamWidthConversion__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
Module generic_fifo__parameterized2__13 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module generic_fifo__parameterized3__16 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module generic_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module PicoStreamIn__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input    256 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module InStreamWidthConversion__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
Module generic_fifo__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized2__12 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module generic_fifo__parameterized3__14 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module generic_fifo__parameterized3__15 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module PicoStreamIn__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input    256 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module OutStreamWidthConversion__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module generic_fifo__parameterized3__12 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module generic_fifo__parameterized3__13 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module PicoStreamOut__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 3     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module OutStreamWidthConversion__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module generic_fifo__parameterized3__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module generic_fifo__parameterized3__11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module PicoStreamOut__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 3     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module OutStreamWidthConversion__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module generic_fifo__parameterized3__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_ram__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module generic_fifo__parameterized3__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module PicoStreamOut__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 3     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-6904] The RAM "appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.tag_arr_l_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.tag_arr_u_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.tag_last_arr_l_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.tag_last_arr_u_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "appi_0/PIO_EP/EP_RX/read_log_mem_reg" of size (depth=256 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "appi_0/PIO_EP/read_log_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'r_qspi_len_reg[15:0]' into 'r_qspi_len_reg[15:0]' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/imports/firmware/SB852_VU9P_StreamLoopback128/firmware/flash/mgmt_qspi_flash_ctl.v:771]
INFO: [Synth 8-5546] ROM "c_cmd_type" won't be mapped to RAM because it is too sparse
RAM Pipeline Warning: Read Address Register Found For RAM g_256b_reorder.data_arr_l_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM g_256b_reorder.data_arr_l_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.data_arr_l_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM g_256b_reorder.data_arr_u_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM g_256b_reorder.data_arr_u_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.data_arr_u_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.tag_arr_l_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.tag_arr_u_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.tag_last_arr_l_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.tag_last_arr_u_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "appi_0/PIO_EP/EP_RX/read_log_mem_reg" of size (depth=256 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6794] RAM ("appi_0/PIO_EP/istream_desc_table_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("appi_0/PIO_EP/istream_desc_table_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("appi_0/PIO_EP/istream_desc_table_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"appi_0/PIO_EP/istream_desc_table_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"appi_0/PIO_EP/seq_push_addr_table_hi_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "appi_0/PIO_EP/seq_push_addr_table_hi_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"appi_0/PIO_EP/istream_inx_map_table_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "appi_0/PIO_EP/istream_inx_map_table_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"appi_0/PIO_EP/last_rpt_seq_peer_table_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "appi_0/PIO_EP/last_rpt_seq_peer_table_reg"
INFO: [Synth 8-6904] The RAM "appi_0/PIO_EP/read_log_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6794] RAM ("appi_0/PIO_EP/istream_desc_table_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("appi_0/PIO_EP/istream_desc_table_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("appi_0/PIO_EP/istream_desc_table_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"appi_0/PIO_EP/istream_desc_table_reg"'.
RAM Pipeline Warning: Read Address Register Found For RAM g_256b_reorder.data_arr_l_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM g_256b_reorder.data_arr_u_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[16]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[17]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[18]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[19]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[20]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[21]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[22]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[23]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[24]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[25]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[26]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[27]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[28]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[29]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[30]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[31]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[0]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[1]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[2]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[2]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[3]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[3]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[6]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[6]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[7]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[7]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[8]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[8]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[9]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[9]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[10]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[10]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[11]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[11]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[12]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[12]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[13]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[13]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[14]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[14]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r1_count_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/irx_seq_table_updater/\r1_count_reg[15] )
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[20]' (FD) to 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[21]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[21]' (FD) to 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[22]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[22]' (FD) to 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[23]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[23]' (FD) to 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[24]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[24]' (FD) to 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[25]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[25]' (FD) to 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[26]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[26]' (FD) to 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[27]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[27]' (FD) to 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[28]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[28]' (FD) to 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[29]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[29]' (FD) to 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[30]' (FD) to 'appi_0/PIO_EP/EP_TX/writx_seq_table_updater/r1_count_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/EP_TX/writx_seq_table_updater/\r1_count_reg[31] )
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/r6_isd_inx_reg_rep[0]' (FD) to 'appi_0/PIO_EP/r6_isd_inx_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/r6_isd_inx_reg_rep[1]' (FD) to 'appi_0/PIO_EP/r6_isd_inx_reg[1]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/r6_isd_inx_reg_rep[2]' (FD) to 'appi_0/PIO_EP/r6_isd_inx_reg[2]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/r6_isd_inx_reg_rep[3]' (FD) to 'appi_0/PIO_EP/r6_isd_inx_reg[3]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/r6_isd_inx_reg_rep[4]' (FD) to 'appi_0/PIO_EP/r6_isd_inx_reg[4]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/r6_isd_inx_reg_rep[5]' (FD) to 'appi_0/PIO_EP/r6_isd_inx_reg[5]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/r6_isd_inx_reg_rep[6]' (FD) to 'appi_0/PIO_EP/r6_isd_inx_reg[6]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/r6_isd_inx_reg_rep[7]' (FD) to 'appi_0/PIO_EP/r6_isd_inx_reg[7]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/r6_isd_inx_reg_rep[8]' (FD) to 'appi_0/PIO_EP/r6_isd_inx_reg[8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (appi_0/PIO_EP/iseq_cache_table_wr_en_reg)
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/iseq_cache_dout0__7' (FDE) to 'appi_0/PIO_EP/rd_addr_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/iseq_cache_dout0__6' (FDE) to 'appi_0/PIO_EP/rd_addr_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/iseq_cache_dout0__5' (FDE) to 'appi_0/PIO_EP/rd_addr_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/iseq_cache_dout0__4' (FDE) to 'appi_0/PIO_EP/rd_addr_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/iseq_cache_dout0__3' (FDE) to 'appi_0/PIO_EP/rd_addr_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/iseq_cache_dout0__2' (FDE) to 'appi_0/PIO_EP/rd_addr_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/iseq_cache_dout0__1' (FDE) to 'appi_0/PIO_EP/rd_addr_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/iseq_cache_dout0__0' (FDE) to 'appi_0/PIO_EP/rd_addr_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/iseq_cache_dout0' (FDE) to 'appi_0/PIO_EP/rd_addr_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_l_reg_rep[0]' (FDE) to 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_l_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_l_reg_rep[1]' (FDE) to 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_l_reg[1]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_l_reg_rep[2]' (FDE) to 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_l_reg[2]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_l_reg_rep[3]' (FDE) to 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_l_reg[3]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_l_reg_rep[4]' (FDE) to 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_l_reg[4]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_l_reg_rep[5]' (FDE) to 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_l_reg[5]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_u_reg_rep[0]' (FDE) to 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_u_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_u_reg_rep[1]' (FDE) to 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_u_reg[1]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_u_reg_rep[2]' (FDE) to 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_u_reg[2]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_u_reg_rep[3]' (FDE) to 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_u_reg[3]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_u_reg_rep[4]' (FDE) to 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_u_reg[4]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_u_reg_rep[5]' (FDE) to 'appi_0/PIO_EP/EP_RX/Reorderer/g_256b_reorder.r1_rd_addr_u_reg[5]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/r0_istream_table_inx_reg_rep[0]' (FDRE) to 'appi_0/PIO_EP/r0_istream_table_inx_reg[0]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/r0_istream_table_inx_reg_rep[1]' (FDRE) to 'appi_0/PIO_EP/r0_istream_table_inx_reg[1]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/r0_istream_table_inx_reg_rep[2]' (FDRE) to 'appi_0/PIO_EP/r0_istream_table_inx_reg[2]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/r0_istream_table_inx_reg_rep[3]' (FDRE) to 'appi_0/PIO_EP/r0_istream_table_inx_reg[3]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/r0_istream_table_inx_reg_rep[4]' (FDRE) to 'appi_0/PIO_EP/r0_istream_table_inx_reg[4]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/r0_istream_table_inx_reg_rep[5]' (FDRE) to 'appi_0/PIO_EP/r0_istream_table_inx_reg[5]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/r0_istream_table_inx_reg_rep[6]' (FDRE) to 'appi_0/PIO_EP/r0_istream_table_inx_reg[6]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/r0_istream_table_inx_reg_rep[7]' (FDRE) to 'appi_0/PIO_EP/r0_istream_table_inx_reg[7]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/r0_istream_table_inx_reg_rep[8]' (FDRE) to 'appi_0/PIO_EP/r0_istream_table_inx_reg[8]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_TX/g_tx_fsm.read_log_inx_reg[7]' (FDE) to 'appi_0/PIO_EP/EP_TX/g_tx_fsm.read_log_inx_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/EP_TX/\g_tx_fsm.read_log_inx_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (appi_0/PIO_EP/EP_RX/\r1_peer_stream_id_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/EP_RX/\r1_peer_stream_id_reg[8] )
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/EP_RX/r1_non_cpld_dw_len_reg[0]' (FDE) to 'appi_0/PIO_EP/EP_RX/r1_non_cpld_dw_len_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/EP_RX/\r1_non_cpld_dw_len_reg[1] )
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[16]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[17]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[18]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[19]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[20]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[21]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[22]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[23]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[24]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[25]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[26]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[27]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[28]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[29]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[30]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[31]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[15]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[0]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[15]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[1]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[15]'
INFO: [Synth 8-3886] merging instance 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[2]' (FD) to 'appi_0/PIO_EP/irx_seq_table_updater/r2_count_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/EP_RX/\r1_wr_addr_p_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\r11_iwr_wr_q_in_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/EP_RX/\req_addr_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\r11_iwr_q_in_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/HdrAligner/\align_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_wr_p_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_wr_p_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_wr_p_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_wr_p_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_wr_p_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_wr_p_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_wr_p_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_wr_p_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (appi_0/PIO_EP/\max_wr_p_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_wr_p_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_wr_p_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_wr_p_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_wr_p_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\readback_q3_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/EP_TX/\g_tx_fsm.user_writing_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/EP_TX/\g_tx_fsm.user_pci_wr_data_q_data_q_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/EP_TX/\g_tx_fsm.state_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (appi_0/PIO_EP/HdrAligner/m_axis_rx_tready_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/HdrAligner/\align_qq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/irx_seq_table_updater/\r1_count_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/EP_TX/writx_seq_table_updater/\r1_count_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (appi_0/PIO_EP/EP_RX/\r2_peer_stream_id_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/EP_RX/\r2_peer_stream_id_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_rd_req_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\rd_addr_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_rd_req_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_rd_req_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_rd_req_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_rd_req_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_rd_req_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_rd_req_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_rd_req_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (appi_0/PIO_EP/\max_rd_req_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_rd_req_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_rd_req_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_rd_req_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_rd_req_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (appi_0/PIO_EP/\max_rd_req_mask_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (appi_0/PIO_EP/\max_rd_req_mask_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (appi_0/PIO_EP/\max_rd_req_mask_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (appi_0/PIO_EP/\max_rd_req_mask_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (appi_0/PIO_EP/\max_rd_req_mask_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (appi_0/PIO_EP/\max_rd_req_mask_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_rd_req_mask_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_rd_req_mask_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_rd_req_mask_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_rd_req_mask_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_0/PIO_EP/\max_rd_req_mask_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_1/\SystemMonitor/PicoDataOut_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_1/\CardInfo/PicoDataOut_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (appi_1/\FrameworkPicoBus/s2pb_siwc/g_streamwidthconvert.si_ow_dvld_hold_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_1/\FrameworkPicoBus/s126i_stream /i_49/\s0_desc_fifo_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_1/\FrameworkPicoBus/s126i_stream /i_50/\s0_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_1/\FrameworkPicoBus/s126o_stream /i_51/\s0_desc_fifo_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_1/\FrameworkPicoBus/s126o_stream /i_52/\g_256b_fifo.s0_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_1/\FrameworkPicoBus/s126i_stream /i_49/\s0_desc_fifo_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_1/\FrameworkPicoBus/s126i_stream /i_50/\s0_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_1/\FrameworkPicoBus/s126o_stream /i_51/\s0_desc_fifo_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_1/\FrameworkPicoBus/s126o_stream /i_52/\g_256b_fifo.s0_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_1/\FrameworkPicoBus/s126i_stream /i_49/\s0_desc_fifo_seq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_1/\FrameworkPicoBus/s126i_stream /i_50/\s0_seq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_1/\FrameworkPicoBus/s126o_stream /i_51/\s0_desc_fifo_seq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_1/\FrameworkPicoBus/s126o_stream /i_52/\g_256b_fifo.s0_seq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_1/\FrameworkPicoBus/s126i_stream /i_49/\s0_desc_fifo_seq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (appi_1/\FrameworkPicoBus/s126o_stream /i_51/\s0_desc_fifo_seq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFrameworki_2/\core/pcie3_7x_to_v1_6/rx_bar_qq_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFrameworki_2/\core/pcie3_7x_to_v1_6/rx_tuser_q3_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UserWrapper/StreamToFlashCtl /\mgmt_qspi_flash_ctl/r_spi_word_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UserWrapper/StreamToFlashCtl /\mgmt_qspi_flash_ctl/r_flash_ss_tri_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UserWrapper/StreamToFlashCtl /\mgmt_qspi_flash_ctl/r_flash_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UserWrapper/StreamToFlashCtl /\mgmt_qspi_flash_ctl/r_qspi_access_done_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapperi_5/\stream_in[1].gen_stream_in /i_49/\s0_desc_fifo_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapperi_5/\stream_in[1].gen_stream_in /i_50/\s0_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapperi_5/\stream_out[0].gen_stream_out /i_51/\s0_desc_fifo_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapperi_5/\stream_out[0].gen_stream_out /i_52/\g_256b_fifo.s0_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapperi_5/\stream_in[0].gen_stream_in /i_49/\s0_desc_fifo_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapperi_5/\stream_in[0].gen_stream_in /i_50/\s0_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapperi_5/\stream_out[1].gen_stream_out /i_39/\s0_desc_fifo_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapperi_5/\stream_out[1].gen_stream_out /i_40/\g_256b_fifo.s0_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapperi_5/\stream_out[2].gen_stream_out /i_39/\s0_desc_fifo_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapperi_5/\stream_out[2].gen_stream_out /i_40/\g_256b_fifo.s0_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapperi_5/\stream_in[1].gen_stream_in /i_49/\s0_desc_fifo_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapperi_5/\stream_in[1].gen_stream_in /i_50/\s0_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapperi_5/\stream_out[0].gen_stream_out /i_51/\s0_desc_fifo_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapperi_5/\stream_out[0].gen_stream_out /i_52/\g_256b_fifo.s0_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapperi_5/\stream_in[0].gen_stream_in /i_49/\s0_desc_fifo_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapperi_5/\stream_in[0].gen_stream_in /i_50/\s0_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapperi_5/\stream_out[1].gen_stream_out /i_39/\s0_desc_fifo_seq_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:44 . Memory (MB): peak = 3229.812 ; gain = 691.527 ; free physical = 32389 ; free virtual = 54090
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "istream_desc_table_reg" defined in module: "appi_0/PIO_EP" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Ultra RAM: Preliminary Mapping	Report (see note below)
+--------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name   | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+--------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|appi_0/PIO_EP | istream_desc_table_reg | 512 x 128              | W |   | 512 x 128              |   | R | Port A and B     | 2       | 1x1          | 0                        | 0           | 
+--------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+

Note: The table above is a preliminary report that shows the Ultra RAMs at the current stage of the synthesis flow. Some Ultra RAMs may be reimplemented as non Ultra RAM primitives later in the synthesis flow. Multiple instantiated Ultra RAMs are reported only once. Fields "FF provided for Pipeline" and "FF absorbed" respectively indicate number of registers available for pipelining and number of registers absorbed in the URAM matrix for pipelining. 

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                      | RTL Object                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|appi_0/PIO_EP/iwr_q_fifo                         | ram/mem_reg                       | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_0/PIO_EP/iwr_wr_q_fifo                      | ram/mem_reg                       | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_0/PIO_EP/iwr_wr_postdata_q_fifo             | ram/mem_reg                       | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_0/PIO_EP/wr_data_q_fifo                     | ram/mem_reg                       | 512 x 258(READ_FIRST)  | W |   | 512 x 258(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|appi_0/PIO_EP/irx_seq_table_updater              | counter_ram/infer_x.mem_reg       | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP/EP_RX/Reorderer                    | g_256b_reorder.data_arr_l_reg     | 256 x 129(READ_FIRST)  | W |   | 256 x 129(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_0/PIO_EP/EP_RX/Reorderer                    | g_256b_reorder.data_arr_u_reg     | 256 x 129(READ_FIRST)  | W |   | 256 x 129(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_0/PIO_EP/EP_RX                              | non_cpld_fifo/ram/mem_reg         | 512 x 268(READ_FIRST)  | W |   | 512 x 268(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|appi_0/PIO_EP/EP_TX/writx_seq_table_updater      | counter_ram/infer_x.mem_reg       | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | host_sd_table_a_reg               | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | host_sd_table_b_reg               | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | host_sd_table_c_reg               | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | host_sd_table_d_reg               | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | itx_seq_table_reg                 | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | irem_seq_table_reg                | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | writx_seq_table_reg               | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | irx_seq_table_reg                 | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | iseq_cache_table_reg              | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | seq_push_addr_table_lo_reg        | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | seq_push_addr_table_hi_reg        | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|appi_0/PIO_EP                                    | istream_inx_map_table_reg         | 512 x 9(READ_FIRST)    | W |   | 512 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|appi_0/PIO_EP                                    | last_rpt_seq_peer_table_reg       | 512 x 18(READ_FIRST)   | W |   | 512 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|appi_1/\FrameworkPicoBus/s126o_stream            | g_256b_fifo.s0a_fifo/ram/mem_reg  | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_1/\FrameworkPicoBus/s126o_stream            | g_256b_fifo.s0b_fifo/ram/mem_reg  | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_1/\FrameworkPicoBus/s126i_stream            | g_256b_fifos.s0a_fifo/ram/mem_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_1/\FrameworkPicoBus/s126i_stream            | g_256b_fifos.s0b_fifo/ram/mem_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_1/\FrameworkPicoBus/s2pb/so_fifo            | ram/mem_reg                       | 512 x 128(NO_CHANGE)   | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_1/\FrameworkPicoBus/s2pb/si_fifo            | ram/mem_reg                       | 512 x 128(NO_CHANGE)   | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|PicoFrameworki_2/\core/pcie3_7x_to_v1_6/tx_fifo  | ram/mem_reg                       | 512 x 274(READ_FIRST)  | W |   | 512 x 274(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|\UserWrapper/StreamToFlashCtl /so_fifo           | ram/mem_reg                       | 64 x 128(NO_CHANGE)    | W |   | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|\UserWrapper/StreamToFlashCtl /si_fifo           | ram/mem_reg                       | 64 x 128(NO_CHANGE)    | W |   | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|UserWrapperi_5/\stream_in[0].gen_stream_in       | g_256b_fifos.s0a_fifo/ram/mem_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|UserWrapperi_5/\stream_in[0].gen_stream_in       | g_256b_fifos.s0b_fifo/ram/mem_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|UserWrapperi_5/\stream_out[0].gen_stream_out     | g_256b_fifo.s0a_fifo/ram/mem_reg  | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|UserWrapperi_5/\stream_out[0].gen_stream_out     | g_256b_fifo.s0b_fifo/ram/mem_reg  | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|UserWrapperi_5/\stream_out[1].gen_stream_out     | g_256b_fifo.s0a_fifo/ram/mem_reg  | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|UserWrapperi_5/\stream_out[1].gen_stream_out     | g_256b_fifo.s0b_fifo/ram/mem_reg  | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|UserWrapperi_5/\stream_out[2].gen_stream_out     | g_256b_fifo.s0a_fifo/ram/mem_reg  | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|UserWrapperi_5/\stream_out[2].gen_stream_out     | g_256b_fifo.s0b_fifo/ram/mem_reg  | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
+-------------------------------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------------------+----------------------------------------+----------------+----------------------+---------------------------+
|Module Name                                      | RTL Object                             | Inference      | Size (Depth x Width) | Primitives                | 
+-------------------------------------------------+----------------------------------------+----------------+----------------------+---------------------------+
|appi_0/PIO_EP/tag_fifo_i                         | rd_tag_fifo/ram/mem_reg                | User Attribute | 64 x 6               | RAM64M8 x 1	              | 
|appi_0/PIO_EP/rem_seq_fifo                       | ram/mem_reg                            | User Attribute | 32 x 41              | RAM32M16 x 3	             | 
|appi_0/PIO_EP/EP_RX/Reorderer                    | g_256b_reorder.tag_arr_l_reg           | Implied        | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	 | 
|appi_0/PIO_EP/EP_RX/Reorderer                    | g_256b_reorder.tag_arr_u_reg           | Implied        | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	 | 
|appi_0/PIO_EP/EP_RX/Reorderer                    | g_256b_reorder.tag_last_arr_l_reg      | Implied        | 256 x 1              | RAM256X1D x 1	            | 
|appi_0/PIO_EP/EP_RX/Reorderer                    | g_256b_reorder.tag_last_arr_u_reg      | Implied        | 256 x 1              | RAM256X1D x 1	            | 
|appi_0/PIO_EP/EP_RX/Reorderer                    | tag_seq_end_reg                        | User Attribute | 256 x 9              | RAM64X1D x 8	RAM64M8 x 4	 | 
|appi_0/PIO_EP/EP_RX                              | read_log_mem_reg                       | Implied        | 256 x 9              | RAM64X1D x 8	RAM64M8 x 4	 | 
|appi_0/PIO_EP                                    | read_log_reg                           | Implied        | 256 x 12             | RAM64M8 x 8	              | 
|appi_1/\FrameworkPicoBus/s126o_stream            | g_256b_fifo.s0a_desc_fifo/ram/mem_reg  | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|appi_1/\FrameworkPicoBus/s126o_stream            | g_256b_fifo.s0b_desc_fifo/ram/mem_reg  | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|appi_1/\FrameworkPicoBus/s126i_stream            | g_256b_fifos.s0a_desc_fifo/ram/mem_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|appi_1/\FrameworkPicoBus/s126i_stream            | g_256b_fifos.s0b_desc_fifo/ram/mem_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|PicoFrameworki_2/\core/pcie3_7x_to_v1_6/cq_fifo  | ram/mem_reg                            | User Attribute | 32 x 274             | RAM32M16 x 20	            | 
|PicoFrameworki_2/\core/pcie3_7x_to_v1_6/rc_fifo  | ram/mem_reg                            | User Attribute | 32 x 266             | RAM32M16 x 19	            | 
|UserWrapperi_5/\stream_in[0].gen_stream_in       | g_256b_fifos.s0a_desc_fifo/ram/mem_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|UserWrapperi_5/\stream_in[0].gen_stream_in       | g_256b_fifos.s0b_desc_fifo/ram/mem_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|UserWrapperi_5/\stream_in[1].gen_stream_in       | g_256b_fifos.s0a_desc_fifo/ram/mem_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|UserWrapperi_5/\stream_in[1].gen_stream_in       | g_256b_fifos.s0b_desc_fifo/ram/mem_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|UserWrapperi_5/\stream_out[0].gen_stream_out     | g_256b_fifo.s0a_desc_fifo/ram/mem_reg  | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|UserWrapperi_5/\stream_out[0].gen_stream_out     | g_256b_fifo.s0b_desc_fifo/ram/mem_reg  | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|UserWrapperi_5/\stream_out[1].gen_stream_out     | g_256b_fifo.s0a_desc_fifo/ram/mem_reg  | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|UserWrapperi_5/\stream_out[1].gen_stream_out     | g_256b_fifo.s0b_desc_fifo/ram/mem_reg  | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|UserWrapperi_5/\stream_out[2].gen_stream_out     | g_256b_fifo.s0a_desc_fifo/ram/mem_reg  | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|UserWrapperi_5/\stream_out[2].gen_stream_out     | g_256b_fifo.s0b_desc_fifo/ram/mem_reg  | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
+-------------------------------------------------+----------------------------------------+----------------+----------------------+---------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |pcie_app_v6__GB0              |           1|     20537|
|2     |pcie_app_v6__GB1              |           1|     18500|
|3     |PicoFrameworkSB852_VU9P__GC0  |           1|      7890|
|4     |gt_ultrascale_custom_top__GC0 |           1|      1039|
|5     |scout_inputs__GC0             |           1|        24|
|6     |scout_top__GC0                |           1|     10200|
|7     |UserWrapper__GCB0             |           1|     18920|
|8     |StreamToFlashCtl              |           1|      6327|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/rxoutclk_out[0]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/rxoutclk_out[1]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/rxoutclk_out[2]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/rxoutclk_out[3]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/rxoutclk_out[4]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/rxoutclk_out[5]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/rxoutclk_out[6]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/rxoutclk_out[7]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/txoutclk_out[0]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/txoutclk_out[1]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/txoutclk_out[2]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/txoutclk_out[3]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/txoutclk_out[4]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/txoutclk_out[5]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/txoutclk_out[6]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/txoutclk_out[7]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/qpll0outclk_out[0]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/qpll0outclk_out[1]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/qpll0outrefclk_out[0]'
WARNING: [Synth 8-565] redefining clock 'UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/qpll0outrefclk_out[1]'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:49 ; elapsed = 00:04:55 . Memory (MB): peak = 3392.355 ; gain = 854.070 ; free physical = 31931 ; free virtual = 53633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:59 ; elapsed = 00:05:04 . Memory (MB): peak = 3463.410 ; gain = 925.125 ; free physical = 31844 ; free virtual = 53555
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "istream_desc_table_reg" defined in module: "appi_0/PIO_EP" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                      | RTL Object                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|appi_0/PIO_EP/iwr_q_fifo                         | ram/mem_reg                       | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_0/PIO_EP/iwr_wr_q_fifo                      | ram/mem_reg                       | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_0/PIO_EP/iwr_wr_postdata_q_fifo             | ram/mem_reg                       | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_0/PIO_EP/wr_data_q_fifo                     | ram/mem_reg                       | 512 x 258(READ_FIRST)  | W |   | 512 x 258(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|appi_0/PIO_EP/irx_seq_table_updater              | counter_ram/infer_x.mem_reg       | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP/EP_RX/Reorderer                    | g_256b_reorder.data_arr_l_reg     | 256 x 129(READ_FIRST)  | W |   | 256 x 129(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_0/PIO_EP/EP_RX/Reorderer                    | g_256b_reorder.data_arr_u_reg     | 256 x 129(READ_FIRST)  | W |   | 256 x 129(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_0/PIO_EP/EP_RX                              | non_cpld_fifo/ram/mem_reg         | 512 x 268(READ_FIRST)  | W |   | 512 x 268(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|appi_0/PIO_EP/EP_TX/writx_seq_table_updater      | counter_ram/infer_x.mem_reg       | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | host_sd_table_a_reg               | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | host_sd_table_b_reg               | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | host_sd_table_c_reg               | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | host_sd_table_d_reg               | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | itx_seq_table_reg                 | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | irem_seq_table_reg                | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | writx_seq_table_reg               | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | irx_seq_table_reg                 | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | iseq_cache_table_reg              | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | seq_push_addr_table_lo_reg        | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|appi_0/PIO_EP                                    | seq_push_addr_table_hi_reg        | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|appi_0/PIO_EP                                    | istream_inx_map_table_reg         | 512 x 9(READ_FIRST)    | W |   | 512 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|appi_0/PIO_EP                                    | last_rpt_seq_peer_table_reg       | 512 x 18(READ_FIRST)   | W |   | 512 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|appi_1/\FrameworkPicoBus/s126o_stream            | g_256b_fifo.s0a_fifo/ram/mem_reg  | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_1/\FrameworkPicoBus/s126o_stream            | g_256b_fifo.s0b_fifo/ram/mem_reg  | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_1/\FrameworkPicoBus/s126i_stream            | g_256b_fifos.s0a_fifo/ram/mem_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_1/\FrameworkPicoBus/s126i_stream            | g_256b_fifos.s0b_fifo/ram/mem_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_1/\FrameworkPicoBus/s2pb/so_fifo            | ram/mem_reg                       | 512 x 128(NO_CHANGE)   | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|appi_1/\FrameworkPicoBus/s2pb/si_fifo            | ram/mem_reg                       | 512 x 128(NO_CHANGE)   | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|PicoFrameworki_2/\core/pcie3_7x_to_v1_6/tx_fifo  | ram/mem_reg                       | 512 x 274(READ_FIRST)  | W |   | 512 x 274(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|\UserWrapper/StreamToFlashCtl /so_fifo           | ram/mem_reg                       | 64 x 128(NO_CHANGE)    | W |   | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|\UserWrapper/StreamToFlashCtl /si_fifo           | ram/mem_reg                       | 64 x 128(NO_CHANGE)    | W |   | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|UserWrapperi_5/\stream_in[0].gen_stream_in       | g_256b_fifos.s0a_fifo/ram/mem_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|UserWrapperi_5/\stream_in[0].gen_stream_in       | g_256b_fifos.s0b_fifo/ram/mem_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|UserWrapperi_5/\stream_out[0].gen_stream_out     | g_256b_fifo.s0a_fifo/ram/mem_reg  | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|UserWrapperi_5/\stream_out[0].gen_stream_out     | g_256b_fifo.s0b_fifo/ram/mem_reg  | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|UserWrapperi_5/\stream_out[1].gen_stream_out     | g_256b_fifo.s0a_fifo/ram/mem_reg  | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|UserWrapperi_5/\stream_out[1].gen_stream_out     | g_256b_fifo.s0b_fifo/ram/mem_reg  | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|UserWrapperi_5/\stream_out[2].gen_stream_out     | g_256b_fifo.s0a_fifo/ram/mem_reg  | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|UserWrapperi_5/\stream_out[2].gen_stream_out     | g_256b_fifo.s0b_fifo/ram/mem_reg  | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
+-------------------------------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+-------------------------------------------------+----------------------------------------+----------------+----------------------+---------------------------+
|Module Name                                      | RTL Object                             | Inference      | Size (Depth x Width) | Primitives                | 
+-------------------------------------------------+----------------------------------------+----------------+----------------------+---------------------------+
|appi_0/PIO_EP/tag_fifo_i                         | rd_tag_fifo/ram/mem_reg                | User Attribute | 64 x 6               | RAM64M8 x 1	              | 
|appi_0/PIO_EP/rem_seq_fifo                       | ram/mem_reg                            | User Attribute | 32 x 41              | RAM32M16 x 3	             | 
|appi_0/PIO_EP/EP_RX/Reorderer                    | g_256b_reorder.tag_arr_l_reg           | Implied        | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	 | 
|appi_0/PIO_EP/EP_RX/Reorderer                    | g_256b_reorder.tag_arr_u_reg           | Implied        | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	 | 
|appi_0/PIO_EP/EP_RX/Reorderer                    | g_256b_reorder.tag_last_arr_l_reg      | Implied        | 256 x 1              | RAM256X1D x 1	            | 
|appi_0/PIO_EP/EP_RX/Reorderer                    | g_256b_reorder.tag_last_arr_u_reg      | Implied        | 256 x 1              | RAM256X1D x 1	            | 
|appi_0/PIO_EP/EP_RX/Reorderer                    | tag_seq_end_reg                        | User Attribute | 256 x 9              | RAM64X1D x 8	RAM64M8 x 4	 | 
|appi_0/PIO_EP/EP_RX                              | read_log_mem_reg                       | Implied        | 256 x 9              | RAM64X1D x 8	RAM64M8 x 4	 | 
|appi_0/PIO_EP                                    | read_log_reg                           | Implied        | 256 x 12             | RAM64M8 x 8	              | 
|appi_1/\FrameworkPicoBus/s126o_stream            | g_256b_fifo.s0a_desc_fifo/ram/mem_reg  | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|appi_1/\FrameworkPicoBus/s126o_stream            | g_256b_fifo.s0b_desc_fifo/ram/mem_reg  | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|appi_1/\FrameworkPicoBus/s126i_stream            | g_256b_fifos.s0a_desc_fifo/ram/mem_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|appi_1/\FrameworkPicoBus/s126i_stream            | g_256b_fifos.s0b_desc_fifo/ram/mem_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|PicoFrameworki_2/\core/pcie3_7x_to_v1_6/cq_fifo  | ram/mem_reg                            | User Attribute | 32 x 274             | RAM32M16 x 20	            | 
|PicoFrameworki_2/\core/pcie3_7x_to_v1_6/rc_fifo  | ram/mem_reg                            | User Attribute | 32 x 266             | RAM32M16 x 19	            | 
|UserWrapperi_5/\stream_in[0].gen_stream_in       | g_256b_fifos.s0a_desc_fifo/ram/mem_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|UserWrapperi_5/\stream_in[0].gen_stream_in       | g_256b_fifos.s0b_desc_fifo/ram/mem_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|UserWrapperi_5/\stream_in[1].gen_stream_in       | g_256b_fifos.s0a_desc_fifo/ram/mem_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|UserWrapperi_5/\stream_in[1].gen_stream_in       | g_256b_fifos.s0b_desc_fifo/ram/mem_reg | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|UserWrapperi_5/\stream_out[0].gen_stream_out     | g_256b_fifo.s0a_desc_fifo/ram/mem_reg  | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|UserWrapperi_5/\stream_out[0].gen_stream_out     | g_256b_fifo.s0b_desc_fifo/ram/mem_reg  | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|UserWrapperi_5/\stream_out[1].gen_stream_out     | g_256b_fifo.s0a_desc_fifo/ram/mem_reg  | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|UserWrapperi_5/\stream_out[1].gen_stream_out     | g_256b_fifo.s0b_desc_fifo/ram/mem_reg  | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|UserWrapperi_5/\stream_out[2].gen_stream_out     | g_256b_fifo.s0a_desc_fifo/ram/mem_reg  | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
|UserWrapperi_5/\stream_out[2].gen_stream_out     | g_256b_fifo.s0b_desc_fifo/ram/mem_reg  | User Attribute | 32 x 128             | RAM32M16 x 10	            | 
+-------------------------------------------------+----------------------------------------+----------------+----------------------+---------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |pcie_app_v6__GB0              |           1|     20537|
|2     |pcie_app_v6__GB1              |           1|     18500|
|3     |PicoFrameworkSB852_VU9P__GC0  |           1|      7890|
|4     |gt_ultrascale_custom_top__GC0 |           1|      1039|
|5     |scout_inputs__GC0             |           1|        24|
|6     |scout_top__GC0                |           1|     10200|
|7     |UserWrapper__GCB0             |           1|     18919|
|8     |StreamToFlashCtl              |           1|      6327|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance PicoFramework/app/PIO_EP/wr_data_q_fifo/ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance PicoFramework/app/PIO_EP/wr_data_q_fifo/ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance PicoFramework/app/PIO_EP/wr_data_q_fifo/ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance PicoFramework/app/PIO_EP/host_sd_table_a_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance PicoFramework/app/PIO_EP/host_sd_table_b_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance PicoFramework/app/PIO_EP/host_sd_table_c_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance PicoFramework/app/PIO_EP/host_sd_table_d_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance PicoFramework/app/PIO_EP/itx_seq_table_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance PicoFramework/app/PIO_EP/irem_seq_table_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance PicoFramework/app/PIO_EP/writx_seq_table_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance PicoFramework/app/PIO_EP/irx_seq_table_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance PicoFramework/app/PIO_EP/istream_desc_table_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance PicoFramework/app/PIO_EP/istream_desc_table_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance PicoFramework/core/pcie3_7x_to_v1_6/tx_fifo/ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance PicoFramework/core/pcie3_7x_to_v1_6/tx_fifo/ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance PicoFramework/core/pcie3_7x_to_v1_6/tx_fifo/ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:22 ; elapsed = 00:05:29 . Memory (MB): peak = 3508.754 ; gain = 970.469 ; free physical = 31831 ; free virtual = 53541
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop iwr_q_fifo/r_afull_reg is being inverted and renamed to iwr_q_fifo/r_afull_reg_inv.
INFO: [Synth 8-5365] Flop iwr_wr_q_fifo/r_afull_reg is being inverted and renamed to iwr_wr_q_fifo/r_afull_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin link_status_out_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:28 ; elapsed = 00:05:35 . Memory (MB): peak = 3508.758 ; gain = 970.473 ; free physical = 31838 ; free virtual = 53549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:28 ; elapsed = 00:05:36 . Memory (MB): peak = 3508.758 ; gain = 970.473 ; free physical = 31838 ; free virtual = 53549
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:33 ; elapsed = 00:05:40 . Memory (MB): peak = 3508.758 ; gain = 970.473 ; free physical = 31834 ; free virtual = 53544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:33 ; elapsed = 00:05:41 . Memory (MB): peak = 3508.758 ; gain = 970.473 ; free physical = 31832 ; free virtual = 53543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:36 ; elapsed = 00:05:43 . Memory (MB): peak = 3508.758 ; gain = 970.473 ; free physical = 31818 ; free virtual = 53528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:36 ; elapsed = 00:05:43 . Memory (MB): peak = 3508.758 ; gain = 970.473 ; free physical = 31818 ; free virtual = 53529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|PIO_EP        | EP_RX/cpld_data_reordered_valid_q2_reg                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|PIO_EP        | EP_RX/cpld_data_reordered_q2_reg[255]                            | 3      | 256   | NO           | NO                 | YES               | 256    | 0       | 
|PIO_EP        | EP_RX/cpld_ow_dvld_reordered_q2_reg[1]                           | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|PIO_EP        | r9_poll_next_desc_valid_reg                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|PIO_EP        | r5_isd_inx_reg[8]                                                | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|PIO_EP        | iseq_cache_dout_valid_q2_reg                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|PIO_EP        | r10_poll_next_desc_reg[127]                                      | 4      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|Pico_Toplevel | PicoFramework/core/pcie3_7x_to_v1_6/rx_tdata_q3_reg[255]         | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|Pico_Toplevel | PicoFramework/core/pcie3_7x_to_v1_6/rx_tkeep_q3_reg[7]           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|Pico_Toplevel | PicoFramework/core/pcie3_7x_to_v1_6/tx_tdata_q3_reg[255]         | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|Pico_Toplevel | PicoFramework/core/pcie3_7x_to_v1_6/tx_tlast_q3_reg              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/core/pcie3_7x_to_v1_6/tx_tkeep_q3_reg[7]           | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Pico_Toplevel | UserWrapper/UserModule/align/per_stream_fifo[7].d1_reg[data][31] | 27     | 256   | NO           | NO                 | YES               | 0      | 256     | 
|Pico_Toplevel | UserWrapper/UserModule/zero_suppression/d_ctrl5_reg[valid]       | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+--------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |pcie3_uscale_plus_x8        |         1|
|2     |aligner_fifo                |         8|
|3     |fifo_generator_0            |         1|
|4     |fifo_generator_2            |         2|
|5     |fifo_generator_1            |         1|
|6     |gtwizard_ultrascale_0_vio_0 |         1|
|7     |gtwizard_ultrascale_0       |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |aligner_fifo                       |     1|
|2     |aligner_fifo__10                   |     1|
|3     |aligner_fifo__11                   |     1|
|4     |aligner_fifo__12                   |     1|
|5     |aligner_fifo__13                   |     1|
|6     |aligner_fifo__14                   |     1|
|7     |aligner_fifo__8                    |     1|
|8     |aligner_fifo__9                    |     1|
|9     |fifo_generator_0                   |     1|
|10    |fifo_generator_1                   |     1|
|11    |fifo_generator_2                   |     1|
|12    |fifo_generator_2__2                |     1|
|13    |gtwizard_ultrascale_0_bbox_1       |     1|
|14    |gtwizard_ultrascale_0_vio_0_bbox_0 |     1|
|15    |pcie3_uscale_plus_x8               |     1|
|16    |BUFG                               |     4|
|17    |BUFG_GT                            |     2|
|18    |CARRY8                             |   270|
|19    |IBUFDS_GTE4                        |     3|
|20    |ICAPE3                             |     1|
|21    |LUT1                               |   258|
|22    |LUT2                               |  1399|
|23    |LUT3                               |  5892|
|24    |LUT4                               |  3246|
|25    |LUT5                               |  2767|
|26    |LUT6                               |  3744|
|27    |MUXF7                              |   129|
|28    |MUXF8                              |    46|
|29    |RAM256X1D                          |     2|
|30    |RAM32M                             |    11|
|31    |RAM32M16                           |   182|
|32    |RAM64M8                            |    19|
|33    |RAM64X1D                           |    20|
|34    |RAMB18E2                           |     8|
|35    |RAMB18E2_2                         |     2|
|36    |RAMB18E2_3                         |     3|
|37    |RAMB18E2_4                         |     2|
|38    |RAMB36E2                           |     6|
|39    |RAMB36E2_2                         |    40|
|40    |RAMB36E2_3                         |     8|
|41    |SRL16E                             |   669|
|42    |SRLC32E                            |   256|
|43    |STARTUPE3                          |     1|
|44    |SYSMONE4                           |     1|
|45    |URAM288                            |     2|
|46    |FD                                 |     6|
|47    |FDCE                               |    44|
|48    |FDPE                               |    16|
|49    |FDRE                               | 24303|
|50    |FDSE                               |   185|
|51    |LD                                 |   256|
|52    |IBUF                               |     2|
|53    |IOBUF                              |     2|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------+---------------------------------------------------+------+
|      |Instance                                                  |Module                                             |Cells |
+------+----------------------------------------------------------+---------------------------------------------------+------+
|1     |top                                                       |                                                   | 49541|
|2     |  PicoFramework                                           |PicoFrameworkSB852_VU9P                            | 29116|
|3     |    app                                                   |pcie_app_v6                                        | 22633|
|4     |      PIO_EP                                              |PIO_EP                                             | 11454|
|5     |        EP_RX                                             |PIO_128_RX_ENGINE                                  |  4603|
|6     |          Reorderer                                       |PIO_Reorder                                        |  2671|
|7     |          non_cpld_fifo                                   |generic_fifo__parameterized8                       |   347|
|8     |            ram                                           |fifo_ram__parameterized7                           |   286|
|9     |        EP_TX                                             |PIO_128_TX_ENGINE                                  |  1373|
|10    |          writx_seq_table_updater                         |count_updater_73                                   |   267|
|11    |            counter_ram                                   |dpram_74                                           |    68|
|12    |        HdrAligner                                        |PCIeHdrAlignSplit                                  |  1062|
|13    |        irx_seq_table_updater                             |count_updater                                      |   216|
|14    |          counter_ram                                     |dpram                                              |    65|
|15    |        iwr_q_fifo                                        |generic_fifo__parameterized3_67                    |   159|
|16    |          ram                                             |fifo_ram__parameterized3_72                        |    76|
|17    |        iwr_wr_postdata_q_fifo                            |generic_fifo__parameterized3_68                    |    97|
|18    |          ram                                             |fifo_ram__parameterized3_71                        |    15|
|19    |        iwr_wr_q_fifo                                     |generic_fifo__parameterized3_69                    |   129|
|20    |          ram                                             |fifo_ram__parameterized3_70                        |    41|
|21    |        rem_seq_fifo                                      |generic_fifo__parameterized6                       |    89|
|22    |          ram                                             |fifo_ram__parameterized5                           |     3|
|23    |        tag_fifo_i                                        |TagFIFO                                            |   114|
|24    |          rd_tag_fifo                                     |generic_fifo__parameterized5                       |    62|
|25    |            ram                                           |fifo_ram__parameterized4                           |     1|
|26    |        wr_data_q_fifo                                    |generic_fifo__parameterized7                       |   123|
|27    |          ram                                             |fifo_ram__parameterized6                           |    71|
|28    |      CardInfo                                            |CardInfo32                                         |    11|
|29    |      FrameworkPicoBus                                    |Stream2PicoBus                                     | 10271|
|30    |        s126o_stream                                      |PicoStreamOut                                      |  2503|
|31    |          \g_256b_fifo.s0a_desc_fifo                      |generic_fifo__parameterized2_59                    |   438|
|32    |            ram                                           |fifo_ram__parameterized2_66                        |   139|
|33    |          \g_256b_fifo.s0a_fifo                           |generic_fifo__parameterized3_60                    |   488|
|34    |            ram                                           |fifo_ram__parameterized3_65                        |   402|
|35    |          \g_256b_fifo.s0b_desc_fifo                      |generic_fifo__parameterized2_61                    |   309|
|36    |            ram                                           |fifo_ram__parameterized2_64                        |   139|
|37    |          \g_256b_fifo.s0b_fifo                           |generic_fifo__parameterized3_62                    |   204|
|38    |            ram                                           |fifo_ram__parameterized3_63                        |   144|
|39    |        s126i_stream                                      |PicoStreamIn                                       |  1969|
|40    |          \g_256b_fifos.s0a_desc_fifo                     |generic_fifo__parameterized2_51                    |   437|
|41    |            ram                                           |fifo_ram__parameterized2_58                        |   139|
|42    |          \g_256b_fifos.s0a_fifo                          |generic_fifo__parameterized3_52                    |   346|
|43    |            ram                                           |fifo_ram__parameterized3_57                        |   272|
|44    |          \g_256b_fifos.s0b_desc_fifo                     |generic_fifo__parameterized2_53                    |   308|
|45    |            ram                                           |fifo_ram__parameterized2_56                        |   139|
|46    |          \g_256b_fifos.s0b_fifo                          |generic_fifo__parameterized3_54                    |   340|
|47    |            ram                                           |fifo_ram__parameterized3_55                        |   274|
|48    |        s2pb                                              |StreamToPicoBus                                    |  4688|
|49    |          so_fifo                                         |generic_fifo__parameterized4__1                    |  1993|
|50    |            ram                                           |fifo_ram__parameterized3_48                        |    15|
|51    |            spop                                          |fsync__parameterized0_49                           |   959|
|52    |            spush                                         |fsync__parameterized0_50                           |   965|
|53    |          si_fifo                                         |generic_fifo__parameterized4                       |  1993|
|54    |            ram                                           |fifo_ram__parameterized3_46                        |    15|
|55    |            spop                                          |fsync__parameterized0                              |   959|
|56    |            spush                                         |fsync__parameterized0_47                           |   965|
|57    |          clk_gen                                         |CounterClkGen                                      |    17|
|58    |          sync_PicoRst                                    |sync2r_44                                          |     3|
|59    |          sync_s_rst                                      |sync2r_45                                          |     5|
|60    |        s2pb_siwc                                         |InStreamWidthConversion                            |   535|
|61    |        s2pb_sowc                                         |OutStreamWidthConversion                           |   418|
|62    |      SystemMonitor                                       |SystemMonitor32                                    |   818|
|63    |        channel_sync                                      |sync1                                              |    11|
|64    |        dobus_sync                                        |sync1__parameterized0                              |    10|
|65    |        drdy_sync                                         |fsync__parameterized1                              |   722|
|66    |      TestCounter32                                       |TestCounter32                                      |    76|
|67    |    core                                                  |xilinx_pcie_3_0_7vx                                |  6482|
|68    |      pcie3_7x_to_v1_6                                    |pcie3_7x_to_v1_6                                   |  2916|
|69    |        tx_fifo                                           |generic_fifo                                       |   318|
|70    |          ram                                             |fifo_ram                                           |    17|
|71    |        cq_fifo                                           |generic_fifo__parameterized0                       |   348|
|72    |          ram                                             |fifo_ram__parameterized0                           |    20|
|73    |        rc_fifo                                           |generic_fifo__parameterized1                       |   339|
|74    |          ram                                             |fifo_ram__parameterized1                           |    19|
|75    |  UserWrapper                                             |UserWrapper                                        | 20421|
|76    |    \stream_in[0].gen_stream_in                           |PicoStreamIn__parameterized0                       |  1969|
|77    |      \g_256b_fifos.s0a_desc_fifo                         |generic_fifo__parameterized2_36                    |   309|
|78    |        ram                                               |fifo_ram__parameterized2_43                        |   139|
|79    |      \g_256b_fifos.s0a_fifo                              |generic_fifo__parameterized3_37                    |   346|
|80    |        ram                                               |fifo_ram__parameterized3_42                        |   272|
|81    |      \g_256b_fifos.s0b_desc_fifo                         |generic_fifo__parameterized2_38                    |   436|
|82    |        ram                                               |fifo_ram__parameterized2_41                        |   139|
|83    |      \g_256b_fifos.s0b_fifo                              |generic_fifo__parameterized3_39                    |   340|
|84    |        ram                                               |fifo_ram__parameterized3_40                        |   274|
|85    |    \stream_in[1].gen_stream_in                           |PicoStreamIn__parameterized1                       |  1358|
|86    |      \g_256b_fifos.s0a_desc_fifo                         |generic_fifo__parameterized2_30                    |   308|
|87    |        ram                                               |fifo_ram__parameterized2_35                        |   139|
|88    |      \g_256b_fifos.s0a_fifo                              |generic_fifo__parameterized3_31                    |    37|
|89    |      \g_256b_fifos.s0b_desc_fifo                         |generic_fifo__parameterized2_32                    |   435|
|90    |        ram                                               |fifo_ram__parameterized2_34                        |   139|
|91    |      \g_256b_fifos.s0b_fifo                              |generic_fifo__parameterized3_33                    |    42|
|92    |    \stream_out[0].gen_stream_out                         |PicoStreamOut__parameterized0                      |  2509|
|93    |      \g_256b_fifo.s0a_desc_fifo                          |generic_fifo__parameterized2_22                    |   308|
|94    |        ram                                               |fifo_ram__parameterized2_29                        |   139|
|95    |      \g_256b_fifo.s0a_fifo                               |generic_fifo__parameterized3_23                    |   367|
|96    |        ram                                               |fifo_ram__parameterized3_28                        |   280|
|97    |      \g_256b_fifo.s0b_desc_fifo                          |generic_fifo__parameterized2_24                    |   435|
|98    |        ram                                               |fifo_ram__parameterized2_27                        |   139|
|99    |      \g_256b_fifo.s0b_fifo                               |generic_fifo__parameterized3_25                    |   337|
|100   |        ram                                               |fifo_ram__parameterized3_26                        |   277|
|101   |    \stream_out[1].gen_stream_out                         |PicoStreamOut__parameterized1                      |  2499|
|102   |      \g_256b_fifo.s0a_desc_fifo                          |generic_fifo__parameterized2_14                    |   438|
|103   |        ram                                               |fifo_ram__parameterized2_21                        |   139|
|104   |      \g_256b_fifo.s0a_fifo                               |generic_fifo__parameterized3_15                    |   489|
|105   |        ram                                               |fifo_ram__parameterized3_20                        |   404|
|106   |      \g_256b_fifo.s0b_desc_fifo                          |generic_fifo__parameterized2_16                    |   309|
|107   |        ram                                               |fifo_ram__parameterized2_19                        |   139|
|108   |      \g_256b_fifo.s0b_fifo                               |generic_fifo__parameterized3_17                    |   204|
|109   |        ram                                               |fifo_ram__parameterized3_18                        |   145|
|110   |    \stream_out[2].gen_stream_out                         |PicoStreamOut__parameterized2                      |  2499|
|111   |      \g_256b_fifo.s0a_desc_fifo                          |generic_fifo__parameterized2                       |   438|
|112   |        ram                                               |fifo_ram__parameterized2_13                        |   139|
|113   |      \g_256b_fifo.s0a_fifo                               |generic_fifo__parameterized3                       |   489|
|114   |        ram                                               |fifo_ram__parameterized3_12                        |   404|
|115   |      \g_256b_fifo.s0b_desc_fifo                          |generic_fifo__parameterized2_10                    |   309|
|116   |        ram                                               |fifo_ram__parameterized2                           |   139|
|117   |      \g_256b_fifo.s0b_fifo                               |generic_fifo__parameterized3_11                    |   204|
|118   |        ram                                               |fifo_ram__parameterized3                           |   145|
|119   |    StreamToFlashCtl                                      |StreamToFlashCtl                                   |  3185|
|120   |      so_fifo                                             |generic_fifo__parameterized9__1                    |   135|
|121   |        ram                                               |fifo_ram__parameterized8_7                         |    12|
|122   |        spop                                              |fsync__parameterized2_8                            |    42|
|123   |        spush                                             |fsync__parameterized2_9                            |    45|
|124   |      si_fifo                                             |generic_fifo__parameterized9                       |   135|
|125   |        ram                                               |fifo_ram__parameterized8                           |    12|
|126   |        spop                                              |fsync__parameterized2                              |    42|
|127   |        spush                                             |fsync__parameterized2_6                            |    45|
|128   |      clk_gen                                             |CounterClkGen__parameterized0                      |    49|
|129   |      i2c_master                                          |i2c_master                                         |   822|
|130   |      mgmt_qspi_flash_ctl                                 |mgmt_qspi_flash_ctl                                |  1196|
|131   |        wr_buffer                                         |sdpram                                             |    85|
|132   |      sync_pico_int_reset                                 |sync2r                                             |     2|
|133   |      sync_s_rst                                          |sync2r_5                                           |    15|
|134   |    UserModule                                            |scout_top                                          |  4204|
|135   |      align                                               |aligner                                            |   613|
|136   |        sync_reset_read_sm_to_clk_axi                     |synchroniser_4                                     |     4|
|137   |      auto_realign_controller_1                           |auto_realign_controller                            |    13|
|138   |        sync_aligner_rst_to_clk                           |synchroniser_3                                     |     2|
|139   |      fifo_filler                                         |fifo_filler                                        |  1749|
|140   |      gap_cleaner                                         |gap_cleaner                                        |   536|
|141   |      global_reset                                        |reset                                              |    40|
|142   |        sync_rst_to_clk_axi                               |synchroniser                                       |     2|
|143   |      inputs                                              |scout_inputs                                       |   965|
|144   |        \gen_links.gty_wrapper                            |gt_ultrascale_custom_top                           |   957|
|145   |          bit_synchronizer_link_down_latched_reset_inst   |gtwizard_ultrascale_0_example_bit_synchronizer__4  |     5|
|146   |          example_init_inst                               |gtwizard_ultrascale_0_example_init                 |    95|
|147   |            reset_synchronizer_reset_all_inst             |gtwizard_ultrascale_0_example_reset_synchronizer   |     5|
|148   |            bit_synchronizer_tx_init_done_inst            |gtwizard_ultrascale_0_example_bit_synchronizer__1  |     5|
|149   |            bit_synchronizer_rx_init_done_inst            |gtwizard_ultrascale_0_example_bit_synchronizer__2  |     5|
|150   |            bit_synchronizer_rx_data_good_inst            |gtwizard_ultrascale_0_example_bit_synchronizer__3  |     5|
|151   |          bit_synchronizer_vio_gtpowergood_0_inst         |gtwizard_ultrascale_0_example_bit_synchronizer__5  |     5|
|152   |          bit_synchronizer_vio_gtpowergood_1_inst         |gtwizard_ultrascale_0_example_bit_synchronizer__6  |     5|
|153   |          bit_synchronizer_vio_gtpowergood_2_inst         |gtwizard_ultrascale_0_example_bit_synchronizer__7  |     5|
|154   |          bit_synchronizer_vio_gtpowergood_3_inst         |gtwizard_ultrascale_0_example_bit_synchronizer__8  |     5|
|155   |          bit_synchronizer_vio_gtpowergood_4_inst         |gtwizard_ultrascale_0_example_bit_synchronizer__9  |     5|
|156   |          bit_synchronizer_vio_gtpowergood_5_inst         |gtwizard_ultrascale_0_example_bit_synchronizer__10 |     5|
|157   |          bit_synchronizer_vio_gtpowergood_6_inst         |gtwizard_ultrascale_0_example_bit_synchronizer__11 |     5|
|158   |          bit_synchronizer_vio_gtpowergood_7_inst         |gtwizard_ultrascale_0_example_bit_synchronizer__12 |     5|
|159   |          bit_synchronizer_vio_txpmaresetdone_0_inst      |gtwizard_ultrascale_0_example_bit_synchronizer__13 |     5|
|160   |          bit_synchronizer_vio_txpmaresetdone_1_inst      |gtwizard_ultrascale_0_example_bit_synchronizer__14 |     5|
|161   |          bit_synchronizer_vio_txpmaresetdone_2_inst      |gtwizard_ultrascale_0_example_bit_synchronizer__15 |     5|
|162   |          bit_synchronizer_vio_txpmaresetdone_3_inst      |gtwizard_ultrascale_0_example_bit_synchronizer__16 |     5|
|163   |          bit_synchronizer_vio_txpmaresetdone_4_inst      |gtwizard_ultrascale_0_example_bit_synchronizer__17 |     5|
|164   |          bit_synchronizer_vio_txpmaresetdone_5_inst      |gtwizard_ultrascale_0_example_bit_synchronizer__18 |     5|
|165   |          bit_synchronizer_vio_txpmaresetdone_6_inst      |gtwizard_ultrascale_0_example_bit_synchronizer__19 |     5|
|166   |          bit_synchronizer_vio_txpmaresetdone_7_inst      |gtwizard_ultrascale_0_example_bit_synchronizer__20 |     5|
|167   |          bit_synchronizer_vio_rxpmaresetdone_0_inst      |gtwizard_ultrascale_0_example_bit_synchronizer__21 |     5|
|168   |          bit_synchronizer_vio_rxpmaresetdone_1_inst      |gtwizard_ultrascale_0_example_bit_synchronizer__22 |     5|
|169   |          bit_synchronizer_vio_rxpmaresetdone_2_inst      |gtwizard_ultrascale_0_example_bit_synchronizer__23 |     5|
|170   |          bit_synchronizer_vio_rxpmaresetdone_3_inst      |gtwizard_ultrascale_0_example_bit_synchronizer__24 |     5|
|171   |          bit_synchronizer_vio_rxpmaresetdone_4_inst      |gtwizard_ultrascale_0_example_bit_synchronizer__25 |     5|
|172   |          bit_synchronizer_vio_rxpmaresetdone_5_inst      |gtwizard_ultrascale_0_example_bit_synchronizer__26 |     5|
|173   |          bit_synchronizer_vio_rxpmaresetdone_6_inst      |gtwizard_ultrascale_0_example_bit_synchronizer__27 |     5|
|174   |          bit_synchronizer_vio_rxpmaresetdone_7_inst      |gtwizard_ultrascale_0_example_bit_synchronizer__28 |     5|
|175   |          bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst |gtwizard_ultrascale_0_example_bit_synchronizer__29 |     5|
|176   |          bit_synchronizer_vio_gtwiz_reset_rx_done_0_inst |gtwizard_ultrascale_0_example_bit_synchronizer     |     5|
|177   |          example_wrapper_inst                            |gtwizard_ultrascale_0_example_wrapper              |   715|
|178   |            gtwiz_userclk_rx_inst                         |gtwizard_ultrascale_0_example_gtwiz_userclk_rx     |     5|
|179   |            gtwiz_userclk_tx_inst                         |gtwizard_ultrascale_0_example_gtwiz_userclk_tx     |     5|
|180   |      zero_suppression                                    |zero_suppression                                   |    32|
|181   |    \stream_in[0].gen_width_in                            |InStreamWidthConversion__parameterized0            |   527|
|182   |    \stream_in[1].gen_width_in                            |InStreamWidthConversion__parameterized0_0          |    13|
|183   |    \stream_out[0].gen_width_out                          |OutStreamWidthConversion__parameterized0           |   408|
|184   |    \stream_out[1].gen_width_out                          |OutStreamWidthConversion__parameterized0_1         |   417|
|185   |    \stream_out[2].gen_width_out                          |OutStreamWidthConversion__parameterized0_2         |   417|
+------+----------------------------------------------------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:36 ; elapsed = 00:05:43 . Memory (MB): peak = 3508.758 ; gain = 970.473 ; free physical = 31817 ; free virtual = 53527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:14 ; elapsed = 00:05:14 . Memory (MB): peak = 3508.758 ; gain = 641.504 ; free physical = 31841 ; free virtual = 53551
Synthesis Optimization Complete : Time (s): cpu = 00:03:36 ; elapsed = 00:05:44 . Memory (MB): peak = 3508.762 ; gain = 970.473 ; free physical = 31841 ; free virtual = 53551
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3511.727 ; gain = 0.000 ; free physical = 31877 ; free virtual = 53588
INFO: [Netlist 29-17] Analyzing 949 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. UserWrapper/UserModule/inputs/gen_links.gty_wrapper/ibuf_hb_gtwiz_reset_all_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3634.621 ; gain = 0.000 ; free physical = 31769 ; free virtual = 53480
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 503 instances were transformed.
  BUFG => BUFGCE: 4 instances
  FD => FDRE: 6 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  LD => LDCE: 256 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 11 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 182 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 19 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
509 Infos, 487 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:06 ; elapsed = 00:07:02 . Memory (MB): peak = 3634.621 ; gain = 2002.961 ; free physical = 31955 ; free virtual = 53665
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3634.621 ; gain = 0.000 ; free physical = 31954 ; free virtual = 53665
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/synth_1/Pico_Toplevel.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3658.641 ; gain = 24.020 ; free physical = 31921 ; free virtual = 53639
INFO: [runtcl-4] Executing : report_utilization -file Pico_Toplevel_utilization_synth.rpt -pb Pico_Toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 12 20:06:10 2020...
