
#define XCONF_XSOCK_ASSERT 0

#define XCONF_XSOCK_SERVER_IS 1
#define XCONF_XSOCK_SERVER_PORT 10000
#define XCONF_XSOCK_NODES_N 64
#define XCONF_XSOCK_PATHS_N 3

#define XCONF_XSOCK_NODE_ID 1

#define XCONF_XSOCK_NODE_1_CLT_PKTS 20000

#define XCONF_XSOCK_NODE_1_CLT_PATH_0_ITFC "eth0"
#define XCONF_XSOCK_NODE_1_CLT_PATH_0_ADDR_0 192
#define XCONF_XSOCK_NODE_1_CLT_PATH_0_ADDR_1 168
#define XCONF_XSOCK_NODE_1_CLT_PATH_0_ADDR_2 0
#define XCONF_XSOCK_NODE_1_CLT_PATH_0_ADDR_3 20
#define XCONF_XSOCK_NODE_1_CLT_PATH_0_MAC "\xd0\x50\x99\xae\xde\x92"
#define XCONF_XSOCK_NODE_1_CLT_PATH_0_GW  "\x54\x9f\x06\xf4\xc7\xa0"
#define XCONF_XSOCK_NODE_1_CLT_PATH_0_BAND 100
#define XCONF_XSOCK_NODE_1_CLT_PATH_0_PORT 2000

#define XCONF_XSOCK_NODE_1_CLT_PATH_1_ITFC "eth0"
#define XCONF_XSOCK_NODE_1_CLT_PATH_1_ADDR_0 192
#define XCONF_XSOCK_NODE_1_CLT_PATH_1_ADDR_1 168
#define XCONF_XSOCK_NODE_1_CLT_PATH_1_ADDR_2 100
#define XCONF_XSOCK_NODE_1_CLT_PATH_1_ADDR_3 20
#define XCONF_XSOCK_NODE_1_CLT_PATH_1_MAC "\xd0\x50\x99\xae\xde\x92"
#define XCONF_XSOCK_NODE_1_CLT_PATH_1_GW  "\xcc\xed\x21\x96\x99\xc0"
#define XCONF_XSOCK_NODE_1_CLT_PATH_1_BAND 30
#define XCONF_XSOCK_NODE_1_CLT_PATH_1_PORT 2111

#define XCONF_XSOCK_NODE_1_CLT_PATH_2_ITFC "eth0"
#define XCONF_XSOCK_NODE_1_CLT_PATH_2_ADDR_0 192
#define XCONF_XSOCK_NODE_1_CLT_PATH_2_ADDR_1 168
#define XCONF_XSOCK_NODE_1_CLT_PATH_2_ADDR_2 1
#define XCONF_XSOCK_NODE_1_CLT_PATH_2_ADDR_3 20
#define XCONF_XSOCK_NODE_1_CLT_PATH_2_MAC "\xd0\x50\x99\xae\xde\x92"
#define XCONF_XSOCK_NODE_1_CLT_PATH_2_GW  "\x90\x55\xde\xa1\xcd\xf0"
#define XCONF_XSOCK_NODE_1_CLT_PATH_2_BAND 180
#define XCONF_XSOCK_NODE_1_CLT_PATH_2_PORT 2222

#define XCONF_XSOCK_NODE_1_SRV_PKTS 80000

#define XCONF_XSOCK_NODE_1_SRV_PATH_0_ITFC "enp1s0"
#define XCONF_XSOCK_NODE_1_SRV_PATH_0_ADDR_0 45
#define XCONF_XSOCK_NODE_1_SRV_PATH_0_ADDR_1 76
#define XCONF_XSOCK_NODE_1_SRV_PATH_0_ADDR_2 11
#define XCONF_XSOCK_NODE_1_SRV_PATH_0_ADDR_3 87
#define XCONF_XSOCK_NODE_1_SRV_PATH_0_MAC "\x00\x00\x00\x00\x00\x00"
#define XCONF_XSOCK_NODE_1_SRV_PATH_0_GW  "\x00\x00\x00\x00\x00\x00"
#define XCONF_XSOCK_NODE_1_SRV_PATH_0_BAND 490

#define XCONF_XSOCK_NODE_1_SRV_PATH_1_ITFC "enp1s0"
#define XCONF_XSOCK_NODE_1_SRV_PATH_1_ADDR_0 45
#define XCONF_XSOCK_NODE_1_SRV_PATH_1_ADDR_1 76
#define XCONF_XSOCK_NODE_1_SRV_PATH_1_ADDR_2 11
#define XCONF_XSOCK_NODE_1_SRV_PATH_1_ADDR_3 87
#define XCONF_XSOCK_NODE_1_SRV_PATH_1_MAC "\x00\x00\x00\x00\x00\x00"
#define XCONF_XSOCK_NODE_1_SRV_PATH_1_GW  "\x00\x00\x00\x00\x00\x00"
#define XCONF_XSOCK_NODE_1_SRV_PATH_1_BAND 90

#define XCONF_XSOCK_NODE_1_SRV_PATH_2_ITFC "enp1s0"
#define XCONF_XSOCK_NODE_1_SRV_PATH_2_ADDR_0 45
#define XCONF_XSOCK_NODE_1_SRV_PATH_2_ADDR_1 76
#define XCONF_XSOCK_NODE_1_SRV_PATH_2_ADDR_2 11
#define XCONF_XSOCK_NODE_1_SRV_PATH_2_ADDR_3 87
#define XCONF_XSOCK_NODE_1_SRV_PATH_2_MAC "\x00\x00\x00\x00\x00\x00"
#define XCONF_XSOCK_NODE_1_SRV_PATH_2_GW  "\x00\x00\x00\x00\x00\x00"
#define XCONF_XSOCK_NODE_1_SRV_PATH_2_BAND 595
