
sensor_platform.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008094  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000338  08008264  08008264  00009264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800859c  0800859c  0000a078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800859c  0800859c  0000959c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080085a4  080085a4  0000a078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080085a4  080085a4  000095a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080085a8  080085a8  000095a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  080085ac  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b88  20000078  08008624  0000a078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004c00  08008624  0000ac00  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018711  00000000  00000000  0000a0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f7a  00000000  00000000  000227b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013b8  00000000  00000000  00026738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f1d  00000000  00000000  00027af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002524c  00000000  00000000  00028a0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ae47  00000000  00000000  0004dc59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d627b  00000000  00000000  00068aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013ed1b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005470  00000000  00000000  0013ed60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001441d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800824c 	.word	0x0800824c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	0800824c 	.word	0x0800824c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <accelerometer_config>:
HAL_StatusTypeDef acclerometer_transmit_status;
HAL_StatusTypeDef X_transmit_status;
osThreadId_t accelerometer_thread_id;
bool accelerometer_active;

void accelerometer_config(){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08a      	sub	sp, #40	@ 0x28
 80005f0:	af02      	add	r7, sp, #8

	osStatus_t I2C_status = osMutexAcquire(get_i2c_mutex_id(), osWaitForever);
 80005f2:	f000 fb55 	bl	8000ca0 <get_i2c_mutex_id>
 80005f6:	4603      	mov	r3, r0
 80005f8:	f04f 31ff 	mov.w	r1, #4294967295
 80005fc:	4618      	mov	r0, r3
 80005fe:	f003 ff2f 	bl	8004460 <osMutexAcquire>
 8000602:	61f8      	str	r0, [r7, #28]

	if(I2C_status==osOK){
 8000604:	69fb      	ldr	r3, [r7, #28]
 8000606:	2b00      	cmp	r3, #0
 8000608:	d174      	bne.n	80006f4 <accelerometer_config+0x108>
		//set stanby mode to config (ACTIVE bit = 0 in CTRL_REG1)
	    uint8_t standby_write[2] = {
 800060a:	232a      	movs	r3, #42	@ 0x2a
 800060c:	81bb      	strh	r3, [r7, #12]
	    	CTRL_reg1_config_addr,
			CTRL_reg1_standby_write
	    };
		size_t standby_transmit_size = sizeof(standby_write);
 800060e:	2302      	movs	r3, #2
 8000610:	61bb      	str	r3, [r7, #24]

		acclerometer_transmit_status=HAL_I2C_Master_Transmit(
 8000612:	69bb      	ldr	r3, [r7, #24]
 8000614:	b29b      	uxth	r3, r3
 8000616:	f107 020c 	add.w	r2, r7, #12
 800061a:	21c8      	movs	r1, #200	@ 0xc8
 800061c:	9100      	str	r1, [sp, #0]
 800061e:	213a      	movs	r1, #58	@ 0x3a
 8000620:	4836      	ldr	r0, [pc, #216]	@ (80006fc <accelerometer_config+0x110>)
 8000622:	f001 fa57 	bl	8001ad4 <HAL_I2C_Master_Transmit>
 8000626:	4603      	mov	r3, r0
 8000628:	461a      	mov	r2, r3
 800062a:	4b35      	ldr	r3, [pc, #212]	@ (8000700 <accelerometer_config+0x114>)
 800062c:	701a      	strb	r2, [r3, #0]
				accelometer_addr<< 1,
				standby_write,
				standby_transmit_size,
				200);

		if(acclerometer_transmit_status==HAL_OK){
 800062e:	4b34      	ldr	r3, [pc, #208]	@ (8000700 <accelerometer_config+0x114>)
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d103      	bne.n	800063e <accelerometer_config+0x52>
			print("----------sensor is in standby---------\n");
 8000636:	4833      	ldr	r0, [pc, #204]	@ (8000704 <accelerometer_config+0x118>)
 8000638:	f000 fa3a 	bl	8000ab0 <print>
 800063c:	e002      	b.n	8000644 <accelerometer_config+0x58>
		}else{
			print("\n\n standby failed \n\n");
 800063e:	4832      	ldr	r0, [pc, #200]	@ (8000708 <accelerometer_config+0x11c>)
 8000640:	f000 fa36 	bl	8000ab0 <print>

		}
		osDelay(50);
 8000644:	2032      	movs	r0, #50	@ 0x32
 8000646:	f003 fd97 	bl	8004178 <osDelay>

		//setter range til +/- 4g
	    uint8_t XYZ_range_write[2] = {
 800064a:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 800064e:	813b      	strh	r3, [r7, #8]
	    	XYZ_reg_config_addr,
			XYZ_reg_config_write
	    };
		size_t XYZ_transmit_size = sizeof(XYZ_range_write);
 8000650:	2302      	movs	r3, #2
 8000652:	617b      	str	r3, [r7, #20]

		acclerometer_transmit_status=HAL_I2C_Master_Transmit(
 8000654:	697b      	ldr	r3, [r7, #20]
 8000656:	b29b      	uxth	r3, r3
 8000658:	f107 0208 	add.w	r2, r7, #8
 800065c:	21c8      	movs	r1, #200	@ 0xc8
 800065e:	9100      	str	r1, [sp, #0]
 8000660:	213a      	movs	r1, #58	@ 0x3a
 8000662:	4826      	ldr	r0, [pc, #152]	@ (80006fc <accelerometer_config+0x110>)
 8000664:	f001 fa36 	bl	8001ad4 <HAL_I2C_Master_Transmit>
 8000668:	4603      	mov	r3, r0
 800066a:	461a      	mov	r2, r3
 800066c:	4b24      	ldr	r3, [pc, #144]	@ (8000700 <accelerometer_config+0x114>)
 800066e:	701a      	strb	r2, [r3, #0]
				accelometer_addr<< 1,
				XYZ_range_write,
				XYZ_transmit_size,
				200);

		if(acclerometer_transmit_status==HAL_OK){
 8000670:	4b23      	ldr	r3, [pc, #140]	@ (8000700 <accelerometer_config+0x114>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d103      	bne.n	8000680 <accelerometer_config+0x94>
			print("----------sensor range set to +/-4g---------\n");
 8000678:	4824      	ldr	r0, [pc, #144]	@ (800070c <accelerometer_config+0x120>)
 800067a:	f000 fa19 	bl	8000ab0 <print>
 800067e:	e002      	b.n	8000686 <accelerometer_config+0x9a>
		}else{
			print("\n\n range set failed \n\n");
 8000680:	4823      	ldr	r0, [pc, #140]	@ (8000710 <accelerometer_config+0x124>)
 8000682:	f000 fa15 	bl	8000ab0 <print>

		}
		osDelay(50);
 8000686:	2032      	movs	r0, #50	@ 0x32
 8000688:	f003 fd76 	bl	8004178 <osDelay>


		//setter low power mode
	    uint8_t Low_Power_write[2] = {
 800068c:	f240 332b 	movw	r3, #811	@ 0x32b
 8000690:	80bb      	strh	r3, [r7, #4]
	    	CTRL_reg2_config_addr,
			CTRL_reg2_write
	    };
		size_t LP_transmit_size = sizeof(Low_Power_write);
 8000692:	2302      	movs	r3, #2
 8000694:	613b      	str	r3, [r7, #16]

		acclerometer_transmit_status=HAL_I2C_Master_Transmit(
 8000696:	693b      	ldr	r3, [r7, #16]
 8000698:	b29b      	uxth	r3, r3
 800069a:	1d3a      	adds	r2, r7, #4
 800069c:	21c8      	movs	r1, #200	@ 0xc8
 800069e:	9100      	str	r1, [sp, #0]
 80006a0:	213a      	movs	r1, #58	@ 0x3a
 80006a2:	4816      	ldr	r0, [pc, #88]	@ (80006fc <accelerometer_config+0x110>)
 80006a4:	f001 fa16 	bl	8001ad4 <HAL_I2C_Master_Transmit>
 80006a8:	4603      	mov	r3, r0
 80006aa:	461a      	mov	r2, r3
 80006ac:	4b14      	ldr	r3, [pc, #80]	@ (8000700 <accelerometer_config+0x114>)
 80006ae:	701a      	strb	r2, [r3, #0]
				accelometer_addr<< 1,
				Low_Power_write,
				LP_transmit_size,
				200);

		if(acclerometer_transmit_status==HAL_OK){
 80006b0:	4b13      	ldr	r3, [pc, #76]	@ (8000700 <accelerometer_config+0x114>)
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d103      	bne.n	80006c0 <accelerometer_config+0xd4>
			print("---------- low power set ---------\n");
 80006b8:	4816      	ldr	r0, [pc, #88]	@ (8000714 <accelerometer_config+0x128>)
 80006ba:	f000 f9f9 	bl	8000ab0 <print>
 80006be:	e002      	b.n	80006c6 <accelerometer_config+0xda>
		}else{
			print("\n\n low power failed \n\n");
 80006c0:	4815      	ldr	r0, [pc, #84]	@ (8000718 <accelerometer_config+0x12c>)
 80006c2:	f000 f9f5 	bl	8000ab0 <print>

		}
		osDelay(50);
 80006c6:	2032      	movs	r0, #50	@ 0x32
 80006c8:	f003 fd56 	bl	8004178 <osDelay>



		uint8_t active_write[2] = {
 80006cc:	f641 132a 	movw	r3, #6442	@ 0x192a
 80006d0:	803b      	strh	r3, [r7, #0]
		    CTRL_reg1_config_addr,
			CTRL_reg1_active_write
		};

		HAL_I2C_Master_Transmit(
 80006d2:	463a      	mov	r2, r7
 80006d4:	23c8      	movs	r3, #200	@ 0xc8
 80006d6:	9300      	str	r3, [sp, #0]
 80006d8:	2302      	movs	r3, #2
 80006da:	213a      	movs	r1, #58	@ 0x3a
 80006dc:	4807      	ldr	r0, [pc, #28]	@ (80006fc <accelerometer_config+0x110>)
 80006de:	f001 f9f9 	bl	8001ad4 <HAL_I2C_Master_Transmit>
		        &hi2c1,
		        accelometer_addr << 1,
		        active_write,
		        2,
		        200);
		osMutexRelease(get_i2c_mutex_id());
 80006e2:	f000 fadd 	bl	8000ca0 <get_i2c_mutex_id>
 80006e6:	4603      	mov	r3, r0
 80006e8:	4618      	mov	r0, r3
 80006ea:	f003 ff04 	bl	80044f6 <osMutexRelease>
		osDelay(50);
 80006ee:	2032      	movs	r0, #50	@ 0x32
 80006f0:	f003 fd42 	bl	8004178 <osDelay>
	}

}
 80006f4:	bf00      	nop
 80006f6:	3720      	adds	r7, #32
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	200000c4 	.word	0x200000c4
 8000700:	20000094 	.word	0x20000094
 8000704:	08008264 	.word	0x08008264
 8000708:	08008290 	.word	0x08008290
 800070c:	080082a8 	.word	0x080082a8
 8000710:	080082d8 	.word	0x080082d8
 8000714:	080082f0 	.word	0x080082f0
 8000718:	08008314 	.word	0x08008314

0800071c <accelormeter_thread_func>:


void accelormeter_thread_func(){
 800071c:	b580      	push	{r7, lr}
 800071e:	b088      	sub	sp, #32
 8000720:	af04      	add	r7, sp, #16
	while(true){

		//får flagget
        uint32_t this_flag = osEventFlagsGet(get_flag_id());
 8000722:	f000 fab1 	bl	8000c88 <get_flag_id>
 8000726:	4603      	mov	r3, r0
 8000728:	4618      	mov	r0, r3
 800072a:	f003 fdf2 	bl	8004312 <osEventFlagsGet>
 800072e:	60f8      	str	r0, [r7, #12]

        //aktiverer thread og tømmer flagg
		if(this_flag==0x04){
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	2b04      	cmp	r3, #4
 8000734:	d10e      	bne.n	8000754 <accelormeter_thread_func+0x38>
			print("flag detected in accelerometer\n\n");
 8000736:	4829      	ldr	r0, [pc, #164]	@ (80007dc <accelormeter_thread_func+0xc0>)
 8000738:	f000 f9ba 	bl	8000ab0 <print>
			accelerometer_active = true;
 800073c:	4b28      	ldr	r3, [pc, #160]	@ (80007e0 <accelormeter_thread_func+0xc4>)
 800073e:	2201      	movs	r2, #1
 8000740:	701a      	strb	r2, [r3, #0]
			accelerometer_config();
 8000742:	f7ff ff53 	bl	80005ec <accelerometer_config>
            osEventFlagsClear(get_flag_id(), 0x04);
 8000746:	f000 fa9f 	bl	8000c88 <get_flag_id>
 800074a:	4603      	mov	r3, r0
 800074c:	2104      	movs	r1, #4
 800074e:	4618      	mov	r0, r3
 8000750:	f003 fdae 	bl	80042b0 <osEventFlagsClear>
		}


		if(accelerometer_active){
 8000754:	4b22      	ldr	r3, [pc, #136]	@ (80007e0 <accelormeter_thread_func+0xc4>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d0e2      	beq.n	8000722 <accelormeter_thread_func+0x6>
			osStatus_t I2C_status = osMutexAcquire(get_i2c_mutex_id(), osWaitForever);
 800075c:	f000 faa0 	bl	8000ca0 <get_i2c_mutex_id>
 8000760:	4603      	mov	r3, r0
 8000762:	f04f 31ff 	mov.w	r1, #4294967295
 8000766:	4618      	mov	r0, r3
 8000768:	f003 fe7a 	bl	8004460 <osMutexAcquire>
 800076c:	60b8      	str	r0, [r7, #8]

			if(I2C_status==osOK){
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d128      	bne.n	80007c6 <accelormeter_thread_func+0xaa>


				uint8_t X_MSB=0;  // leser MSB av x register
 8000774:	2300      	movs	r3, #0
 8000776:	71fb      	strb	r3, [r7, #7]
					X_transmit_status = HAL_I2C_Mem_Read(
 8000778:	23c8      	movs	r3, #200	@ 0xc8
 800077a:	9302      	str	r3, [sp, #8]
 800077c:	2301      	movs	r3, #1
 800077e:	9301      	str	r3, [sp, #4]
 8000780:	1dfb      	adds	r3, r7, #7
 8000782:	9300      	str	r3, [sp, #0]
 8000784:	2301      	movs	r3, #1
 8000786:	2201      	movs	r2, #1
 8000788:	213a      	movs	r1, #58	@ 0x3a
 800078a:	4816      	ldr	r0, [pc, #88]	@ (80007e4 <accelormeter_thread_func+0xc8>)
 800078c:	f001 faa0 	bl	8001cd0 <HAL_I2C_Mem_Read>
 8000790:	4603      	mov	r3, r0
 8000792:	461a      	mov	r2, r3
 8000794:	4b14      	ldr	r3, [pc, #80]	@ (80007e8 <accelormeter_thread_func+0xcc>)
 8000796:	701a      	strb	r2, [r3, #0]
							X_MSB_reg_addr,
							I2C_MEMADD_SIZE_8BIT,
							&X_MSB,
							1, 200);

					if (X_transmit_status == HAL_OK) {
 8000798:	4b13      	ldr	r3, [pc, #76]	@ (80007e8 <accelormeter_thread_func+0xcc>)
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	2b00      	cmp	r3, #0
 800079e:	d105      	bne.n	80007ac <accelormeter_thread_func+0x90>
						print("MSB av X: %u \n", X_MSB);
 80007a0:	79fb      	ldrb	r3, [r7, #7]
 80007a2:	4619      	mov	r1, r3
 80007a4:	4811      	ldr	r0, [pc, #68]	@ (80007ec <accelormeter_thread_func+0xd0>)
 80007a6:	f000 f983 	bl	8000ab0 <print>
 80007aa:	e00c      	b.n	80007c6 <accelormeter_thread_func+0xaa>
					} else {
						print("I2C receive failed in acceleraometer\n");
 80007ac:	4810      	ldr	r0, [pc, #64]	@ (80007f0 <accelormeter_thread_func+0xd4>)
 80007ae:	f000 f97f 	bl	8000ab0 <print>
						//aktiverer detekajon og deaktiverer thread while loop
						osEventFlagsSet(get_flag_id(), 0x08);
 80007b2:	f000 fa69 	bl	8000c88 <get_flag_id>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2108      	movs	r1, #8
 80007ba:	4618      	mov	r0, r3
 80007bc:	f003 fd36 	bl	800422c <osEventFlagsSet>
						accelerometer_active=false;
 80007c0:	4b07      	ldr	r3, [pc, #28]	@ (80007e0 <accelormeter_thread_func+0xc4>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	701a      	strb	r2, [r3, #0]
					}


			}

			osMutexRelease(get_i2c_mutex_id());
 80007c6:	f000 fa6b 	bl	8000ca0 <get_i2c_mutex_id>
 80007ca:	4603      	mov	r3, r0
 80007cc:	4618      	mov	r0, r3
 80007ce:	f003 fe92 	bl	80044f6 <osMutexRelease>
			osDelay(2000);
 80007d2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80007d6:	f003 fccf 	bl	8004178 <osDelay>
	while(true){
 80007da:	e7a2      	b.n	8000722 <accelormeter_thread_func+0x6>
 80007dc:	0800832c 	.word	0x0800832c
 80007e0:	2000009c 	.word	0x2000009c
 80007e4:	200000c4 	.word	0x200000c4
 80007e8:	20000095 	.word	0x20000095
 80007ec:	08008350 	.word	0x08008350
 80007f0:	08008360 	.word	0x08008360

080007f4 <accelerometer_INIT>:

	}
}


void accelerometer_INIT(){
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b08a      	sub	sp, #40	@ 0x28
 80007f8:	af00      	add	r7, sp, #0

	accelerometer_active=false;
 80007fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000834 <accelerometer_INIT+0x40>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	701a      	strb	r2, [r3, #0]

    const osThreadAttr_t accelerometer_thread_attr = {
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	2224      	movs	r2, #36	@ 0x24
 8000804:	2100      	movs	r1, #0
 8000806:	4618      	mov	r0, r3
 8000808:	f007 f8a2 	bl	8007950 <memset>
 800080c:	4b0a      	ldr	r3, [pc, #40]	@ (8000838 <accelerometer_INIT+0x44>)
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000814:	61bb      	str	r3, [r7, #24]
 8000816:	2318      	movs	r3, #24
 8000818:	61fb      	str	r3, [r7, #28]
        .name = "accelerometer_thread",
        .stack_size = 1024,
        .priority = osPriorityNormal,
    };

    accelerometer_thread_id = osThreadNew(accelormeter_thread_func, NULL, &accelerometer_thread_attr);
 800081a:	1d3b      	adds	r3, r7, #4
 800081c:	461a      	mov	r2, r3
 800081e:	2100      	movs	r1, #0
 8000820:	4806      	ldr	r0, [pc, #24]	@ (800083c <accelerometer_INIT+0x48>)
 8000822:	f003 fc17 	bl	8004054 <osThreadNew>
 8000826:	4603      	mov	r3, r0
 8000828:	4a05      	ldr	r2, [pc, #20]	@ (8000840 <accelerometer_INIT+0x4c>)
 800082a:	6013      	str	r3, [r2, #0]

}
 800082c:	bf00      	nop
 800082e:	3728      	adds	r7, #40	@ 0x28
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	2000009c 	.word	0x2000009c
 8000838:	08008388 	.word	0x08008388
 800083c:	0800071d 	.word	0x0800071d
 8000840:	20000098 	.word	0x20000098

08000844 <light_sens_config>:
uint16_t light_sens_output;
osThreadId_t lightsens_thread_id;

HAL_StatusTypeDef config_transmit_status;

void light_sens_config(){
 8000844:	b580      	push	{r7, lr}
 8000846:	b088      	sub	sp, #32
 8000848:	af02      	add	r7, sp, #8
	//aktiverere registeret med 2x gain og 200ms light capture
	osStatus_t I2C_status = osMutexAcquire(get_i2c_mutex_id(), osWaitForever);
 800084a:	f000 fa29 	bl	8000ca0 <get_i2c_mutex_id>
 800084e:	4603      	mov	r3, r0
 8000850:	f04f 31ff 	mov.w	r1, #4294967295
 8000854:	4618      	mov	r0, r3
 8000856:	f003 fe03 	bl	8004460 <osMutexAcquire>
 800085a:	6178      	str	r0, [r7, #20]

	if(I2C_status==osOK){
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d153      	bne.n	800090a <light_sens_config+0xc6>
	    uint8_t config_write[3] = {
 8000862:	4a2c      	ldr	r2, [pc, #176]	@ (8000914 <light_sens_config+0xd0>)
 8000864:	f107 0308 	add.w	r3, r7, #8
 8000868:	6812      	ldr	r2, [r2, #0]
 800086a:	4611      	mov	r1, r2
 800086c:	8019      	strh	r1, [r3, #0]
 800086e:	3302      	adds	r3, #2
 8000870:	0c12      	lsrs	r2, r2, #16
 8000872:	701a      	strb	r2, [r3, #0]
	        sens_config_reg_addr,
	        (sens_config_write >> 8) & 0xFF, // MSB av config
	        sens_config_write & 0xFF         // LSB av config
	    };
		size_t transmit_size = sizeof(config_write);
 8000874:	2303      	movs	r3, #3
 8000876:	613b      	str	r3, [r7, #16]
		config_transmit_status=HAL_I2C_Master_Transmit(&hi2c1, sens_slave_addr<< 1, config_write, transmit_size, 200);
 8000878:	693b      	ldr	r3, [r7, #16]
 800087a:	b29b      	uxth	r3, r3
 800087c:	f107 0208 	add.w	r2, r7, #8
 8000880:	21c8      	movs	r1, #200	@ 0xc8
 8000882:	9100      	str	r1, [sp, #0]
 8000884:	2120      	movs	r1, #32
 8000886:	4824      	ldr	r0, [pc, #144]	@ (8000918 <light_sens_config+0xd4>)
 8000888:	f001 f924 	bl	8001ad4 <HAL_I2C_Master_Transmit>
 800088c:	4603      	mov	r3, r0
 800088e:	461a      	mov	r2, r3
 8000890:	4b22      	ldr	r3, [pc, #136]	@ (800091c <light_sens_config+0xd8>)
 8000892:	701a      	strb	r2, [r3, #0]
		if(config_transmit_status==HAL_OK){
 8000894:	4b21      	ldr	r3, [pc, #132]	@ (800091c <light_sens_config+0xd8>)
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d103      	bne.n	80008a4 <light_sens_config+0x60>
			print("transmitted config\n");
 800089c:	4820      	ldr	r0, [pc, #128]	@ (8000920 <light_sens_config+0xdc>)
 800089e:	f000 f907 	bl	8000ab0 <print>
 80008a2:	e002      	b.n	80008aa <light_sens_config+0x66>
		}else{
			print("\n\n transmit config failed \n\n");
 80008a4:	481f      	ldr	r0, [pc, #124]	@ (8000924 <light_sens_config+0xe0>)
 80008a6:	f000 f903 	bl	8000ab0 <print>

		}
		osDelay(1000);
 80008aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008ae:	f003 fc63 	bl	8004178 <osDelay>

		//aktiverere power saving mode med mode 00 (8uA)
	    uint8_t config_PSM_write[3] = {
 80008b2:	4a1d      	ldr	r2, [pc, #116]	@ (8000928 <light_sens_config+0xe4>)
 80008b4:	1d3b      	adds	r3, r7, #4
 80008b6:	6812      	ldr	r2, [r2, #0]
 80008b8:	4611      	mov	r1, r2
 80008ba:	8019      	strh	r1, [r3, #0]
 80008bc:	3302      	adds	r3, #2
 80008be:	0c12      	lsrs	r2, r2, #16
 80008c0:	701a      	strb	r2, [r3, #0]
	        sens_PSM_reg_addr,
	        (sens_psm_write >> 8) & 0xFF,     // MSB først
	        sens_psm_write & 0xFF    // LSB av psm
	    };

		size_t transmit_PSM_size = sizeof(config_PSM_write);
 80008c2:	2303      	movs	r3, #3
 80008c4:	60fb      	str	r3, [r7, #12]
		config_transmit_status=HAL_I2C_Master_Transmit(&hi2c1, sens_slave_addr<< 1, config_PSM_write, transmit_PSM_size, 200);
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	b29b      	uxth	r3, r3
 80008ca:	1d3a      	adds	r2, r7, #4
 80008cc:	21c8      	movs	r1, #200	@ 0xc8
 80008ce:	9100      	str	r1, [sp, #0]
 80008d0:	2120      	movs	r1, #32
 80008d2:	4811      	ldr	r0, [pc, #68]	@ (8000918 <light_sens_config+0xd4>)
 80008d4:	f001 f8fe 	bl	8001ad4 <HAL_I2C_Master_Transmit>
 80008d8:	4603      	mov	r3, r0
 80008da:	461a      	mov	r2, r3
 80008dc:	4b0f      	ldr	r3, [pc, #60]	@ (800091c <light_sens_config+0xd8>)
 80008de:	701a      	strb	r2, [r3, #0]
		if(config_transmit_status==HAL_OK){
 80008e0:	4b0e      	ldr	r3, [pc, #56]	@ (800091c <light_sens_config+0xd8>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d103      	bne.n	80008f0 <light_sens_config+0xac>
			print("transmitted PSM config\n");
 80008e8:	4810      	ldr	r0, [pc, #64]	@ (800092c <light_sens_config+0xe8>)
 80008ea:	f000 f8e1 	bl	8000ab0 <print>
 80008ee:	e002      	b.n	80008f6 <light_sens_config+0xb2>
		}else{
			print("\n\n transmit PSM config failed \n\n");
 80008f0:	480f      	ldr	r0, [pc, #60]	@ (8000930 <light_sens_config+0xec>)
 80008f2:	f000 f8dd 	bl	8000ab0 <print>

		}
		osMutexRelease(get_i2c_mutex_id());
 80008f6:	f000 f9d3 	bl	8000ca0 <get_i2c_mutex_id>
 80008fa:	4603      	mov	r3, r0
 80008fc:	4618      	mov	r0, r3
 80008fe:	f003 fdfa 	bl	80044f6 <osMutexRelease>
		osDelay(1000);
 8000902:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000906:	f003 fc37 	bl	8004178 <osDelay>
	}

};
 800090a:	bf00      	nop
 800090c:	3718      	adds	r7, #24
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	08008410 	.word	0x08008410
 8000918:	200000c4 	.word	0x200000c4
 800091c:	200000a8 	.word	0x200000a8
 8000920:	080083a0 	.word	0x080083a0
 8000924:	080083b4 	.word	0x080083b4
 8000928:	08008414 	.word	0x08008414
 800092c:	080083d4 	.word	0x080083d4
 8000930:	080083ec 	.word	0x080083ec

08000934 <light_sens_thread_func>:


void light_sens_thread_func(){
 8000934:	b580      	push	{r7, lr}
 8000936:	b088      	sub	sp, #32
 8000938:	af04      	add	r7, sp, #16

	while(true){

		//får flagget
        uint32_t this_flag = osEventFlagsGet(get_flag_id());
 800093a:	f000 f9a5 	bl	8000c88 <get_flag_id>
 800093e:	4603      	mov	r3, r0
 8000940:	4618      	mov	r0, r3
 8000942:	f003 fce6 	bl	8004312 <osEventFlagsGet>
 8000946:	60f8      	str	r0, [r7, #12]

        //aktiverer thread og tømmer flagg
		if(this_flag==0x02){
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	2b02      	cmp	r3, #2
 800094c:	d10e      	bne.n	800096c <light_sens_thread_func+0x38>
			print("flag detected in light sensor\n\n");
 800094e:	4834      	ldr	r0, [pc, #208]	@ (8000a20 <light_sens_thread_func+0xec>)
 8000950:	f000 f8ae 	bl	8000ab0 <print>
			light_sens_active = true;
 8000954:	4b33      	ldr	r3, [pc, #204]	@ (8000a24 <light_sens_thread_func+0xf0>)
 8000956:	2201      	movs	r2, #1
 8000958:	701a      	strb	r2, [r3, #0]
			light_sens_config();
 800095a:	f7ff ff73 	bl	8000844 <light_sens_config>
            osEventFlagsClear(get_flag_id(), 0x02);
 800095e:	f000 f993 	bl	8000c88 <get_flag_id>
 8000962:	4603      	mov	r3, r0
 8000964:	2102      	movs	r1, #2
 8000966:	4618      	mov	r0, r3
 8000968:	f003 fca2 	bl	80042b0 <osEventFlagsClear>
		}


		if(light_sens_active){
 800096c:	4b2d      	ldr	r3, [pc, #180]	@ (8000a24 <light_sens_thread_func+0xf0>)
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d04f      	beq.n	8000a14 <light_sens_thread_func+0xe0>
			//sikrer at i2c pins ikke blir brukt
			osStatus_t I2C_status = osMutexAcquire(get_i2c_mutex_id(), osWaitForever);
 8000974:	f000 f994 	bl	8000ca0 <get_i2c_mutex_id>
 8000978:	4603      	mov	r3, r0
 800097a:	f04f 31ff 	mov.w	r1, #4294967295
 800097e:	4618      	mov	r0, r3
 8000980:	f003 fd6e 	bl	8004460 <osMutexAcquire>
 8000984:	60b8      	str	r0, [r7, #8]

			if(I2C_status==osOK){
 8000986:	68bb      	ldr	r3, [r7, #8]
 8000988:	2b00      	cmp	r3, #0
 800098a:	d13d      	bne.n	8000a08 <light_sens_thread_func+0xd4>
				uint8_t rx_buffer[2];  // buffer for output dataen
				//leser verdier med mem_read siden det er enklere og for å lese må vi ha repeated start etter transmitt
				transmit_status = HAL_I2C_Mem_Read(&hi2c1, sens_slave_addr << 1, sens__HighRes_output_reg_addr, I2C_MEMADD_SIZE_8BIT, rx_buffer, 2, 200);
 800098c:	23c8      	movs	r3, #200	@ 0xc8
 800098e:	9302      	str	r3, [sp, #8]
 8000990:	2302      	movs	r3, #2
 8000992:	9301      	str	r3, [sp, #4]
 8000994:	463b      	mov	r3, r7
 8000996:	9300      	str	r3, [sp, #0]
 8000998:	2301      	movs	r3, #1
 800099a:	2204      	movs	r2, #4
 800099c:	2120      	movs	r1, #32
 800099e:	4822      	ldr	r0, [pc, #136]	@ (8000a28 <light_sens_thread_func+0xf4>)
 80009a0:	f001 f996 	bl	8001cd0 <HAL_I2C_Mem_Read>
 80009a4:	4603      	mov	r3, r0
 80009a6:	461a      	mov	r2, r3
 80009a8:	4b20      	ldr	r3, [pc, #128]	@ (8000a2c <light_sens_thread_func+0xf8>)
 80009aa:	701a      	strb	r2, [r3, #0]

				if (transmit_status == HAL_OK) {
 80009ac:	4b1f      	ldr	r3, [pc, #124]	@ (8000a2c <light_sens_thread_func+0xf8>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d11c      	bne.n	80009ee <light_sens_thread_func+0xba>
					light_sens_output = (rx_buffer[1] << 8) | rx_buffer[0];
 80009b4:	787b      	ldrb	r3, [r7, #1]
 80009b6:	b21b      	sxth	r3, r3
 80009b8:	021b      	lsls	r3, r3, #8
 80009ba:	b21a      	sxth	r2, r3
 80009bc:	783b      	ldrb	r3, [r7, #0]
 80009be:	b21b      	sxth	r3, r3
 80009c0:	4313      	orrs	r3, r2
 80009c2:	b21b      	sxth	r3, r3
 80009c4:	b29a      	uxth	r2, r3
 80009c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000a30 <light_sens_thread_func+0xfc>)
 80009c8:	801a      	strh	r2, [r3, #0]
					uint32_t output_mlux = (light_sens_output * 168) / 10;
 80009ca:	4b19      	ldr	r3, [pc, #100]	@ (8000a30 <light_sens_thread_func+0xfc>)
 80009cc:	881b      	ldrh	r3, [r3, #0]
 80009ce:	461a      	mov	r2, r3
 80009d0:	23a8      	movs	r3, #168	@ 0xa8
 80009d2:	fb02 f303 	mul.w	r3, r2, r3
 80009d6:	4a17      	ldr	r2, [pc, #92]	@ (8000a34 <light_sens_thread_func+0x100>)
 80009d8:	fb82 1203 	smull	r1, r2, r2, r3
 80009dc:	1092      	asrs	r2, r2, #2
 80009de:	17db      	asrs	r3, r3, #31
 80009e0:	1ad3      	subs	r3, r2, r3
 80009e2:	607b      	str	r3, [r7, #4]
					print("iluminance: %d mLux\n", output_mlux);
 80009e4:	6879      	ldr	r1, [r7, #4]
 80009e6:	4814      	ldr	r0, [pc, #80]	@ (8000a38 <light_sens_thread_func+0x104>)
 80009e8:	f000 f862 	bl	8000ab0 <print>
 80009ec:	e00c      	b.n	8000a08 <light_sens_thread_func+0xd4>
				} else {
					print("I2C receive failed\n");
 80009ee:	4813      	ldr	r0, [pc, #76]	@ (8000a3c <light_sens_thread_func+0x108>)
 80009f0:	f000 f85e 	bl	8000ab0 <print>
					//aktiverer detekajon og deaktiverer thread while loop
					osEventFlagsSet(get_flag_id(), 0x08);
 80009f4:	f000 f948 	bl	8000c88 <get_flag_id>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2108      	movs	r1, #8
 80009fc:	4618      	mov	r0, r3
 80009fe:	f003 fc15 	bl	800422c <osEventFlagsSet>
					light_sens_active=false;
 8000a02:	4b08      	ldr	r3, [pc, #32]	@ (8000a24 <light_sens_thread_func+0xf0>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	701a      	strb	r2, [r3, #0]
				}

			}

		    osMutexRelease(get_i2c_mutex_id());
 8000a08:	f000 f94a 	bl	8000ca0 <get_i2c_mutex_id>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f003 fd71 	bl	80044f6 <osMutexRelease>

		}

		osDelay(2000);
 8000a14:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000a18:	f003 fbae 	bl	8004178 <osDelay>
	while(true){
 8000a1c:	e78d      	b.n	800093a <light_sens_thread_func+0x6>
 8000a1e:	bf00      	nop
 8000a20:	08008418 	.word	0x08008418
 8000a24:	2000009d 	.word	0x2000009d
 8000a28:	200000c4 	.word	0x200000c4
 8000a2c:	2000009e 	.word	0x2000009e
 8000a30:	200000a0 	.word	0x200000a0
 8000a34:	66666667 	.word	0x66666667
 8000a38:	08008438 	.word	0x08008438
 8000a3c:	08008450 	.word	0x08008450

08000a40 <light_sens_INIT>:
	}
};



void light_sens_INIT(){
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b08a      	sub	sp, #40	@ 0x28
 8000a44:	af00      	add	r7, sp, #0
	light_sens_active=false;
 8000a46:	4b0e      	ldr	r3, [pc, #56]	@ (8000a80 <light_sens_INIT+0x40>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	701a      	strb	r2, [r3, #0]

    const osThreadAttr_t lightsens_thread_attr = {
 8000a4c:	1d3b      	adds	r3, r7, #4
 8000a4e:	2224      	movs	r2, #36	@ 0x24
 8000a50:	2100      	movs	r1, #0
 8000a52:	4618      	mov	r0, r3
 8000a54:	f006 ff7c 	bl	8007950 <memset>
 8000a58:	4b0a      	ldr	r3, [pc, #40]	@ (8000a84 <light_sens_INIT+0x44>)
 8000a5a:	607b      	str	r3, [r7, #4]
 8000a5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a60:	61bb      	str	r3, [r7, #24]
 8000a62:	2318      	movs	r3, #24
 8000a64:	61fb      	str	r3, [r7, #28]
        .name = "light_sensor_thread",
        .stack_size = 1024,
        .priority = osPriorityNormal,
    };

    lightsens_thread_id = osThreadNew(light_sens_thread_func, NULL, &lightsens_thread_attr);
 8000a66:	1d3b      	adds	r3, r7, #4
 8000a68:	461a      	mov	r2, r3
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	4806      	ldr	r0, [pc, #24]	@ (8000a88 <light_sens_INIT+0x48>)
 8000a6e:	f003 faf1 	bl	8004054 <osThreadNew>
 8000a72:	4603      	mov	r3, r0
 8000a74:	4a05      	ldr	r2, [pc, #20]	@ (8000a8c <light_sens_INIT+0x4c>)
 8000a76:	6013      	str	r3, [r2, #0]


}
 8000a78:	bf00      	nop
 8000a7a:	3728      	adds	r7, #40	@ 0x28
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	2000009d 	.word	0x2000009d
 8000a84:	08008464 	.word	0x08008464
 8000a88:	08000935 	.word	0x08000935
 8000a8c:	200000a4 	.word	0x200000a4

08000a90 <myapp>:
#include "sens_detect.h"
#include "light_sens.h"
#include "accelerometer_sens.h"


void myapp(){
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0

	print("starting process ....\n");
 8000a94:	4805      	ldr	r0, [pc, #20]	@ (8000aac <myapp+0x1c>)
 8000a96:	f000 f80b 	bl	8000ab0 <print>

	detect_INIT();
 8000a9a:	f000 f8bd 	bl	8000c18 <detect_INIT>
	light_sens_INIT();
 8000a9e:	f7ff ffcf 	bl	8000a40 <light_sens_INIT>
	accelerometer_INIT();
 8000aa2:	f7ff fea7 	bl	80007f4 <accelerometer_INIT>

}
 8000aa6:	bf00      	nop
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	08008478 	.word	0x08008478

08000ab0 <print>:
#include <stdarg.h>
#include <string.h>


void print(char *str, ...)
{
 8000ab0:	b40f      	push	{r0, r1, r2, r3}
 8000ab2:	b580      	push	{r7, lr}
 8000ab4:	b0c2      	sub	sp, #264	@ 0x108
 8000ab6:	af00      	add	r7, sp, #0
    char buffer[256];

    va_list variables;
    va_start(variables, str);
 8000ab8:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8000abc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000ac0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000ac4:	601a      	str	r2, [r3, #0]
    vsnprintf(buffer, 256, str, variables);
 8000ac6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000aca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000ace:	1d38      	adds	r0, r7, #4
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000ad6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ada:	f006 ff2b 	bl	8007934 <vsniprintf>
    va_end(variables);

    uint16_t size_of_buffer=strlen(buffer);
 8000ade:	1d3b      	adds	r3, r7, #4
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f7ff fb95 	bl	8000210 <strlen>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
    HAL_UART_Transmit(&huart2, (uint8_t *)buffer, size_of_buffer, HAL_MAX_DELAY);
 8000aec:	f8b7 2106 	ldrh.w	r2, [r7, #262]	@ 0x106
 8000af0:	1d39      	adds	r1, r7, #4
 8000af2:	f04f 33ff 	mov.w	r3, #4294967295
 8000af6:	4805      	ldr	r0, [pc, #20]	@ (8000b0c <print+0x5c>)
 8000af8:	f002 fe72 	bl	80037e0 <HAL_UART_Transmit>
}
 8000afc:	bf00      	nop
 8000afe:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000b02:	46bd      	mov	sp, r7
 8000b04:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000b08:	b004      	add	sp, #16
 8000b0a:	4770      	bx	lr
 8000b0c:	2000011c 	.word	0x2000011c

08000b10 <detect_thread_func>:
osMutexId_t I2C_mutex_id;
osStatus_t mutex_status;
bool sens_detection_state;


void detect_thread_func(){
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0

	while(true){

		//får flagget, i første runde spiller dette ikke noe rolle
        uint32_t detect_flag = osEventFlagsGet(sensors_flag_id);
 8000b16:	4b37      	ldr	r3, [pc, #220]	@ (8000bf4 <detect_thread_func+0xe4>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f003 fbf9 	bl	8004312 <osEventFlagsGet>
 8000b20:	6038      	str	r0, [r7, #0]

        //aktiverer thread og tømmer flagg
		if(detect_flag==searching_flagg){
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	2b08      	cmp	r3, #8
 8000b26:	d108      	bne.n	8000b3a <detect_thread_func+0x2a>
			sens_detection_state=true;
 8000b28:	4b33      	ldr	r3, [pc, #204]	@ (8000bf8 <detect_thread_func+0xe8>)
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	701a      	strb	r2, [r3, #0]
            osEventFlagsClear(sensors_flag_id, searching_flagg);
 8000b2e:	4b31      	ldr	r3, [pc, #196]	@ (8000bf4 <detect_thread_func+0xe4>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	2108      	movs	r1, #8
 8000b34:	4618      	mov	r0, r3
 8000b36:	f003 fbbb 	bl	80042b0 <osEventFlagsClear>
		}

		//hvis ingen sensor thread aktivert kjører deteksjon
		if(sens_detection_state){
 8000b3a:	4b2f      	ldr	r3, [pc, #188]	@ (8000bf8 <detect_thread_func+0xe8>)
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d0e9      	beq.n	8000b16 <detect_thread_func+0x6>

			//sjekker om i2c blir brukt via mutex
			mutex_status = osMutexAcquire(I2C_mutex_id, osWaitForever);
 8000b42:	4b2e      	ldr	r3, [pc, #184]	@ (8000bfc <detect_thread_func+0xec>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f04f 31ff 	mov.w	r1, #4294967295
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f003 fc88 	bl	8004460 <osMutexAcquire>
 8000b50:	4603      	mov	r3, r0
 8000b52:	4a2b      	ldr	r2, [pc, #172]	@ (8000c00 <detect_thread_func+0xf0>)
 8000b54:	6013      	str	r3, [r2, #0]

			if(mutex_status == osOK){
 8000b56:	4b2a      	ldr	r3, [pc, #168]	@ (8000c00 <detect_thread_func+0xf0>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d1db      	bne.n	8000b16 <detect_thread_func+0x6>

				for (int i=0; i<3; i++){
 8000b5e:	2300      	movs	r3, #0
 8000b60:	607b      	str	r3, [r7, #4]
 8000b62:	e043      	b.n	8000bec <detect_thread_func+0xdc>
					//sjekker sensor status
					detected_status = HAL_I2C_IsDeviceReady(&hi2c1, sens_obj_arr[i].sensor_addr << 1, 2, 100);
 8000b64:	4a27      	ldr	r2, [pc, #156]	@ (8000c04 <detect_thread_func+0xf4>)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	00db      	lsls	r3, r3, #3
 8000b6a:	4413      	add	r3, r2
 8000b6c:	791b      	ldrb	r3, [r3, #4]
 8000b6e:	005b      	lsls	r3, r3, #1
 8000b70:	b299      	uxth	r1, r3
 8000b72:	2364      	movs	r3, #100	@ 0x64
 8000b74:	2202      	movs	r2, #2
 8000b76:	4824      	ldr	r0, [pc, #144]	@ (8000c08 <detect_thread_func+0xf8>)
 8000b78:	f001 fadc 	bl	8002134 <HAL_I2C_IsDeviceReady>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	461a      	mov	r2, r3
 8000b80:	4b22      	ldr	r3, [pc, #136]	@ (8000c0c <detect_thread_func+0xfc>)
 8000b82:	701a      	strb	r2, [r3, #0]
						//hvis aktivert, setter flagg, deaktiverer deteksjon og slipper semafor
					    if (detected_status == HAL_OK){
 8000b84:	4b21      	ldr	r3, [pc, #132]	@ (8000c0c <detect_thread_func+0xfc>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d11b      	bne.n	8000bc4 <detect_thread_func+0xb4>
					        print("device %s is alive\n", sens_obj_arr[i].sensor_name);
 8000b8c:	4a1d      	ldr	r2, [pc, #116]	@ (8000c04 <detect_thread_func+0xf4>)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000b94:	4619      	mov	r1, r3
 8000b96:	481e      	ldr	r0, [pc, #120]	@ (8000c10 <detect_thread_func+0x100>)
 8000b98:	f7ff ff8a 	bl	8000ab0 <print>
			    			osEventFlagsSet(sensors_flag_id, sens_obj_arr[i].flagg);
 8000b9c:	4b15      	ldr	r3, [pc, #84]	@ (8000bf4 <detect_thread_func+0xe4>)
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	4918      	ldr	r1, [pc, #96]	@ (8000c04 <detect_thread_func+0xf4>)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	00db      	lsls	r3, r3, #3
 8000ba6:	440b      	add	r3, r1
 8000ba8:	795b      	ldrb	r3, [r3, #5]
 8000baa:	4619      	mov	r1, r3
 8000bac:	4610      	mov	r0, r2
 8000bae:	f003 fb3d 	bl	800422c <osEventFlagsSet>
			    			osMutexRelease(I2C_mutex_id);
 8000bb2:	4b12      	ldr	r3, [pc, #72]	@ (8000bfc <detect_thread_func+0xec>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f003 fc9d 	bl	80044f6 <osMutexRelease>
			    			sens_detection_state=false;
 8000bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf8 <detect_thread_func+0xe8>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	701a      	strb	r2, [r3, #0]
 8000bc2:	e00c      	b.n	8000bde <detect_thread_func+0xce>
					    } else {
					    	//hvis ikke setter flagg og releaser mutex, slik at deteksjon kjører fortsatt
					    	print("!!!! device %s not active\n", sens_obj_arr[i].sensor_name);
 8000bc4:	4a0f      	ldr	r2, [pc, #60]	@ (8000c04 <detect_thread_func+0xf4>)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000bcc:	4619      	mov	r1, r3
 8000bce:	4811      	ldr	r0, [pc, #68]	@ (8000c14 <detect_thread_func+0x104>)
 8000bd0:	f7ff ff6e 	bl	8000ab0 <print>
			    			osMutexRelease(I2C_mutex_id);
 8000bd4:	4b09      	ldr	r3, [pc, #36]	@ (8000bfc <detect_thread_func+0xec>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f003 fc8c 	bl	80044f6 <osMutexRelease>
					    }

					osDelay(500);
 8000bde:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000be2:	f003 fac9 	bl	8004178 <osDelay>
				for (int i=0; i<3; i++){
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	3301      	adds	r3, #1
 8000bea:	607b      	str	r3, [r7, #4]
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	2b02      	cmp	r3, #2
 8000bf0:	ddb8      	ble.n	8000b64 <detect_thread_func+0x54>
	while(true){
 8000bf2:	e790      	b.n	8000b16 <detect_thread_func+0x6>
 8000bf4:	200000b0 	.word	0x200000b0
 8000bf8:	200000bc 	.word	0x200000bc
 8000bfc:	200000b4 	.word	0x200000b4
 8000c00:	200000b8 	.word	0x200000b8
 8000c04:	20000000 	.word	0x20000000
 8000c08:	200000c4 	.word	0x200000c4
 8000c0c:	200000a9 	.word	0x200000a9
 8000c10:	080084c0 	.word	0x080084c0
 8000c14:	080084d4 	.word	0x080084d4

08000c18 <detect_INIT>:

	}
}


void detect_INIT(){
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b08a      	sub	sp, #40	@ 0x28
 8000c1c:	af00      	add	r7, sp, #0

	//starter detection thread med engang
	sens_detection_state=true;
 8000c1e:	4b14      	ldr	r3, [pc, #80]	@ (8000c70 <detect_INIT+0x58>)
 8000c20:	2201      	movs	r2, #1
 8000c22:	701a      	strb	r2, [r3, #0]

    sensors_flag_id = osEventFlagsNew(NULL);
 8000c24:	2000      	movs	r0, #0
 8000c26:	f003 fac2 	bl	80041ae <osEventFlagsNew>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	4a11      	ldr	r2, [pc, #68]	@ (8000c74 <detect_INIT+0x5c>)
 8000c2e:	6013      	str	r3, [r2, #0]

    I2C_mutex_id = osMutexNew(NULL);
 8000c30:	2000      	movs	r0, #0
 8000c32:	f003 fb8f 	bl	8004354 <osMutexNew>
 8000c36:	4603      	mov	r3, r0
 8000c38:	4a0f      	ldr	r2, [pc, #60]	@ (8000c78 <detect_INIT+0x60>)
 8000c3a:	6013      	str	r3, [r2, #0]


    const osThreadAttr_t detect_thread_attr = {
 8000c3c:	1d3b      	adds	r3, r7, #4
 8000c3e:	2224      	movs	r2, #36	@ 0x24
 8000c40:	2100      	movs	r1, #0
 8000c42:	4618      	mov	r0, r3
 8000c44:	f006 fe84 	bl	8007950 <memset>
 8000c48:	4b0c      	ldr	r3, [pc, #48]	@ (8000c7c <detect_INIT+0x64>)
 8000c4a:	607b      	str	r3, [r7, #4]
 8000c4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c50:	61bb      	str	r3, [r7, #24]
 8000c52:	2318      	movs	r3, #24
 8000c54:	61fb      	str	r3, [r7, #28]
        .name = "sensor_detection_thread",
        .stack_size = 1024,
        .priority = osPriorityNormal,
    };

    detect_thread_id = osThreadNew(detect_thread_func, NULL, &detect_thread_attr);
 8000c56:	1d3b      	adds	r3, r7, #4
 8000c58:	461a      	mov	r2, r3
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	4808      	ldr	r0, [pc, #32]	@ (8000c80 <detect_INIT+0x68>)
 8000c5e:	f003 f9f9 	bl	8004054 <osThreadNew>
 8000c62:	4603      	mov	r3, r0
 8000c64:	4a07      	ldr	r2, [pc, #28]	@ (8000c84 <detect_INIT+0x6c>)
 8000c66:	6013      	str	r3, [r2, #0]

}
 8000c68:	bf00      	nop
 8000c6a:	3728      	adds	r7, #40	@ 0x28
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	200000bc 	.word	0x200000bc
 8000c74:	200000b0 	.word	0x200000b0
 8000c78:	200000b4 	.word	0x200000b4
 8000c7c:	080084f0 	.word	0x080084f0
 8000c80:	08000b11 	.word	0x08000b11
 8000c84:	200000ac 	.word	0x200000ac

08000c88 <get_flag_id>:

osEventFlagsId_t get_flag_id() {
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
    return sensors_flag_id;
 8000c8c:	4b03      	ldr	r3, [pc, #12]	@ (8000c9c <get_flag_id+0x14>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	200000b0 	.word	0x200000b0

08000ca0 <get_i2c_mutex_id>:

osMutexId_t get_i2c_mutex_id() {
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
    return I2C_mutex_id;
 8000ca4:	4b03      	ldr	r3, [pc, #12]	@ (8000cb4 <get_i2c_mutex_id+0x14>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	200000b4 	.word	0x200000b4

08000cb8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000cbc:	4a04      	ldr	r2, [pc, #16]	@ (8000cd0 <MX_FREERTOS_Init+0x18>)
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	4804      	ldr	r0, [pc, #16]	@ (8000cd4 <MX_FREERTOS_Init+0x1c>)
 8000cc2:	f003 f9c7 	bl	8004054 <osThreadNew>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	4a03      	ldr	r2, [pc, #12]	@ (8000cd8 <MX_FREERTOS_Init+0x20>)
 8000cca:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000ccc:	bf00      	nop
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	0800852c 	.word	0x0800852c
 8000cd4:	08000cdd 	.word	0x08000cdd
 8000cd8:	200000c0 	.word	0x200000c0

08000cdc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000ce4:	2001      	movs	r0, #1
 8000ce6:	f003 fa47 	bl	8004178 <osDelay>
 8000cea:	e7fb      	b.n	8000ce4 <StartDefaultTask+0x8>

08000cec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b08a      	sub	sp, #40	@ 0x28
 8000cf0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf2:	f107 0314 	add.w	r3, r7, #20
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	601a      	str	r2, [r3, #0]
 8000cfa:	605a      	str	r2, [r3, #4]
 8000cfc:	609a      	str	r2, [r3, #8]
 8000cfe:	60da      	str	r2, [r3, #12]
 8000d00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d02:	2300      	movs	r3, #0
 8000d04:	613b      	str	r3, [r7, #16]
 8000d06:	4b2d      	ldr	r3, [pc, #180]	@ (8000dbc <MX_GPIO_Init+0xd0>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0a:	4a2c      	ldr	r2, [pc, #176]	@ (8000dbc <MX_GPIO_Init+0xd0>)
 8000d0c:	f043 0304 	orr.w	r3, r3, #4
 8000d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d12:	4b2a      	ldr	r3, [pc, #168]	@ (8000dbc <MX_GPIO_Init+0xd0>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d16:	f003 0304 	and.w	r3, r3, #4
 8000d1a:	613b      	str	r3, [r7, #16]
 8000d1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d1e:	2300      	movs	r3, #0
 8000d20:	60fb      	str	r3, [r7, #12]
 8000d22:	4b26      	ldr	r3, [pc, #152]	@ (8000dbc <MX_GPIO_Init+0xd0>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d26:	4a25      	ldr	r2, [pc, #148]	@ (8000dbc <MX_GPIO_Init+0xd0>)
 8000d28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d2e:	4b23      	ldr	r3, [pc, #140]	@ (8000dbc <MX_GPIO_Init+0xd0>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	60bb      	str	r3, [r7, #8]
 8000d3e:	4b1f      	ldr	r3, [pc, #124]	@ (8000dbc <MX_GPIO_Init+0xd0>)
 8000d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d42:	4a1e      	ldr	r2, [pc, #120]	@ (8000dbc <MX_GPIO_Init+0xd0>)
 8000d44:	f043 0301 	orr.w	r3, r3, #1
 8000d48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dbc <MX_GPIO_Init+0xd0>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d4e:	f003 0301 	and.w	r3, r3, #1
 8000d52:	60bb      	str	r3, [r7, #8]
 8000d54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d56:	2300      	movs	r3, #0
 8000d58:	607b      	str	r3, [r7, #4]
 8000d5a:	4b18      	ldr	r3, [pc, #96]	@ (8000dbc <MX_GPIO_Init+0xd0>)
 8000d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5e:	4a17      	ldr	r2, [pc, #92]	@ (8000dbc <MX_GPIO_Init+0xd0>)
 8000d60:	f043 0302 	orr.w	r3, r3, #2
 8000d64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d66:	4b15      	ldr	r3, [pc, #84]	@ (8000dbc <MX_GPIO_Init+0xd0>)
 8000d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6a:	f003 0302 	and.w	r3, r3, #2
 8000d6e:	607b      	str	r3, [r7, #4]
 8000d70:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Test_LED_GPIO_Port, Test_LED_Pin, GPIO_PIN_RESET);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2120      	movs	r1, #32
 8000d76:	4812      	ldr	r0, [pc, #72]	@ (8000dc0 <MX_GPIO_Init+0xd4>)
 8000d78:	f000 fd4e 	bl	8001818 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d7c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d82:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000d86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d8c:	f107 0314 	add.w	r3, r7, #20
 8000d90:	4619      	mov	r1, r3
 8000d92:	480c      	ldr	r0, [pc, #48]	@ (8000dc4 <MX_GPIO_Init+0xd8>)
 8000d94:	f000 fbac 	bl	80014f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Test_LED_Pin */
  GPIO_InitStruct.Pin = Test_LED_Pin;
 8000d98:	2320      	movs	r3, #32
 8000d9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000da0:	2301      	movs	r3, #1
 8000da2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da4:	2300      	movs	r3, #0
 8000da6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Test_LED_GPIO_Port, &GPIO_InitStruct);
 8000da8:	f107 0314 	add.w	r3, r7, #20
 8000dac:	4619      	mov	r1, r3
 8000dae:	4804      	ldr	r0, [pc, #16]	@ (8000dc0 <MX_GPIO_Init+0xd4>)
 8000db0:	f000 fb9e 	bl	80014f0 <HAL_GPIO_Init>

}
 8000db4:	bf00      	nop
 8000db6:	3728      	adds	r7, #40	@ 0x28
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	40023800 	.word	0x40023800
 8000dc0:	40020000 	.word	0x40020000
 8000dc4:	40020800 	.word	0x40020800

08000dc8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000dcc:	4b12      	ldr	r3, [pc, #72]	@ (8000e18 <MX_I2C1_Init+0x50>)
 8000dce:	4a13      	ldr	r2, [pc, #76]	@ (8000e1c <MX_I2C1_Init+0x54>)
 8000dd0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000dd2:	4b11      	ldr	r3, [pc, #68]	@ (8000e18 <MX_I2C1_Init+0x50>)
 8000dd4:	4a12      	ldr	r2, [pc, #72]	@ (8000e20 <MX_I2C1_Init+0x58>)
 8000dd6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000dd8:	4b0f      	ldr	r3, [pc, #60]	@ (8000e18 <MX_I2C1_Init+0x50>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000dde:	4b0e      	ldr	r3, [pc, #56]	@ (8000e18 <MX_I2C1_Init+0x50>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000de4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e18 <MX_I2C1_Init+0x50>)
 8000de6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000dea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000dec:	4b0a      	ldr	r3, [pc, #40]	@ (8000e18 <MX_I2C1_Init+0x50>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000df2:	4b09      	ldr	r3, [pc, #36]	@ (8000e18 <MX_I2C1_Init+0x50>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000df8:	4b07      	ldr	r3, [pc, #28]	@ (8000e18 <MX_I2C1_Init+0x50>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dfe:	4b06      	ldr	r3, [pc, #24]	@ (8000e18 <MX_I2C1_Init+0x50>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e04:	4804      	ldr	r0, [pc, #16]	@ (8000e18 <MX_I2C1_Init+0x50>)
 8000e06:	f000 fd21 	bl	800184c <HAL_I2C_Init>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e10:	f000 f8d8 	bl	8000fc4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e14:	bf00      	nop
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	200000c4 	.word	0x200000c4
 8000e1c:	40005400 	.word	0x40005400
 8000e20:	000186a0 	.word	0x000186a0

08000e24 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b08a      	sub	sp, #40	@ 0x28
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2c:	f107 0314 	add.w	r3, r7, #20
 8000e30:	2200      	movs	r2, #0
 8000e32:	601a      	str	r2, [r3, #0]
 8000e34:	605a      	str	r2, [r3, #4]
 8000e36:	609a      	str	r2, [r3, #8]
 8000e38:	60da      	str	r2, [r3, #12]
 8000e3a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a19      	ldr	r2, [pc, #100]	@ (8000ea8 <HAL_I2C_MspInit+0x84>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d12c      	bne.n	8000ea0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e46:	2300      	movs	r3, #0
 8000e48:	613b      	str	r3, [r7, #16]
 8000e4a:	4b18      	ldr	r3, [pc, #96]	@ (8000eac <HAL_I2C_MspInit+0x88>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4e:	4a17      	ldr	r2, [pc, #92]	@ (8000eac <HAL_I2C_MspInit+0x88>)
 8000e50:	f043 0302 	orr.w	r3, r3, #2
 8000e54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e56:	4b15      	ldr	r3, [pc, #84]	@ (8000eac <HAL_I2C_MspInit+0x88>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5a:	f003 0302 	and.w	r3, r3, #2
 8000e5e:	613b      	str	r3, [r7, #16]
 8000e60:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e62:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e68:	2312      	movs	r3, #18
 8000e6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e70:	2303      	movs	r3, #3
 8000e72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e74:	2304      	movs	r3, #4
 8000e76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e78:	f107 0314 	add.w	r3, r7, #20
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	480c      	ldr	r0, [pc, #48]	@ (8000eb0 <HAL_I2C_MspInit+0x8c>)
 8000e80:	f000 fb36 	bl	80014f0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e84:	2300      	movs	r3, #0
 8000e86:	60fb      	str	r3, [r7, #12]
 8000e88:	4b08      	ldr	r3, [pc, #32]	@ (8000eac <HAL_I2C_MspInit+0x88>)
 8000e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e8c:	4a07      	ldr	r2, [pc, #28]	@ (8000eac <HAL_I2C_MspInit+0x88>)
 8000e8e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000e92:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e94:	4b05      	ldr	r3, [pc, #20]	@ (8000eac <HAL_I2C_MspInit+0x88>)
 8000e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e9c:	60fb      	str	r3, [r7, #12]
 8000e9e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000ea0:	bf00      	nop
 8000ea2:	3728      	adds	r7, #40	@ 0x28
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40005400 	.word	0x40005400
 8000eac:	40023800 	.word	0x40023800
 8000eb0:	40020400 	.word	0x40020400

08000eb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eb8:	f000 f9c2 	bl	8001240 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ebc:	f000 f810 	bl	8000ee0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ec0:	f7ff ff14 	bl	8000cec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ec4:	f000 f920 	bl	8001108 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000ec8:	f7ff ff7e 	bl	8000dc8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000ecc:	f003 f878 	bl	8003fc0 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000ed0:	f7ff fef2 	bl	8000cb8 <MX_FREERTOS_Init>
  myapp();
 8000ed4:	f7ff fddc 	bl	8000a90 <myapp>
  /* Start scheduler */
  osKernelStart();
 8000ed8:	f003 f896 	bl	8004008 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000edc:	bf00      	nop
 8000ede:	e7fd      	b.n	8000edc <main+0x28>

08000ee0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b094      	sub	sp, #80	@ 0x50
 8000ee4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ee6:	f107 031c 	add.w	r3, r7, #28
 8000eea:	2234      	movs	r2, #52	@ 0x34
 8000eec:	2100      	movs	r1, #0
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f006 fd2e 	bl	8007950 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ef4:	f107 0308 	add.w	r3, r7, #8
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
 8000f02:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f04:	2300      	movs	r3, #0
 8000f06:	607b      	str	r3, [r7, #4]
 8000f08:	4b2c      	ldr	r3, [pc, #176]	@ (8000fbc <SystemClock_Config+0xdc>)
 8000f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f0c:	4a2b      	ldr	r2, [pc, #172]	@ (8000fbc <SystemClock_Config+0xdc>)
 8000f0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f12:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f14:	4b29      	ldr	r3, [pc, #164]	@ (8000fbc <SystemClock_Config+0xdc>)
 8000f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f1c:	607b      	str	r3, [r7, #4]
 8000f1e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f20:	2300      	movs	r3, #0
 8000f22:	603b      	str	r3, [r7, #0]
 8000f24:	4b26      	ldr	r3, [pc, #152]	@ (8000fc0 <SystemClock_Config+0xe0>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a25      	ldr	r2, [pc, #148]	@ (8000fc0 <SystemClock_Config+0xe0>)
 8000f2a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000f2e:	6013      	str	r3, [r2, #0]
 8000f30:	4b23      	ldr	r3, [pc, #140]	@ (8000fc0 <SystemClock_Config+0xe0>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f38:	603b      	str	r3, [r7, #0]
 8000f3a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f40:	2301      	movs	r3, #1
 8000f42:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f44:	2310      	movs	r3, #16
 8000f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f48:	2302      	movs	r3, #2
 8000f4a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f50:	2308      	movs	r3, #8
 8000f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000f54:	23b4      	movs	r3, #180	@ 0xb4
 8000f56:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f60:	2302      	movs	r3, #2
 8000f62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f64:	f107 031c 	add.w	r3, r7, #28
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f002 f94b 	bl	8003204 <HAL_RCC_OscConfig>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000f74:	f000 f826 	bl	8000fc4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000f78:	f001 fdaa 	bl	8002ad0 <HAL_PWREx_EnableOverDrive>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000f82:	f000 f81f 	bl	8000fc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f86:	230f      	movs	r3, #15
 8000f88:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f8a:	2302      	movs	r3, #2
 8000f8c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f92:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f96:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f9c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f9e:	f107 0308 	add.w	r3, r7, #8
 8000fa2:	2105      	movs	r1, #5
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f001 fde3 	bl	8002b70 <HAL_RCC_ClockConfig>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000fb0:	f000 f808 	bl	8000fc4 <Error_Handler>
  }
}
 8000fb4:	bf00      	nop
 8000fb6:	3750      	adds	r7, #80	@ 0x50
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	40023800 	.word	0x40023800
 8000fc0:	40007000 	.word	0x40007000

08000fc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fc8:	b672      	cpsid	i
}
 8000fca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fcc:	bf00      	nop
 8000fce:	e7fd      	b.n	8000fcc <Error_Handler+0x8>

08000fd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	607b      	str	r3, [r7, #4]
 8000fda:	4b12      	ldr	r3, [pc, #72]	@ (8001024 <HAL_MspInit+0x54>)
 8000fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fde:	4a11      	ldr	r2, [pc, #68]	@ (8001024 <HAL_MspInit+0x54>)
 8000fe0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fe4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fe6:	4b0f      	ldr	r3, [pc, #60]	@ (8001024 <HAL_MspInit+0x54>)
 8000fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fee:	607b      	str	r3, [r7, #4]
 8000ff0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	603b      	str	r3, [r7, #0]
 8000ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8001024 <HAL_MspInit+0x54>)
 8000ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffa:	4a0a      	ldr	r2, [pc, #40]	@ (8001024 <HAL_MspInit+0x54>)
 8000ffc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001000:	6413      	str	r3, [r2, #64]	@ 0x40
 8001002:	4b08      	ldr	r3, [pc, #32]	@ (8001024 <HAL_MspInit+0x54>)
 8001004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001006:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800100a:	603b      	str	r3, [r7, #0]
 800100c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800100e:	2200      	movs	r2, #0
 8001010:	210f      	movs	r1, #15
 8001012:	f06f 0001 	mvn.w	r0, #1
 8001016:	f000 fa42 	bl	800149e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800101a:	bf00      	nop
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	40023800 	.word	0x40023800

08001028 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800102c:	bf00      	nop
 800102e:	e7fd      	b.n	800102c <NMI_Handler+0x4>

08001030 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001034:	bf00      	nop
 8001036:	e7fd      	b.n	8001034 <HardFault_Handler+0x4>

08001038 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800103c:	bf00      	nop
 800103e:	e7fd      	b.n	800103c <MemManage_Handler+0x4>

08001040 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001044:	bf00      	nop
 8001046:	e7fd      	b.n	8001044 <BusFault_Handler+0x4>

08001048 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800104c:	bf00      	nop
 800104e:	e7fd      	b.n	800104c <UsageFault_Handler+0x4>

08001050 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001054:	bf00      	nop
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr

0800105e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800105e:	b580      	push	{r7, lr}
 8001060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001062:	f000 f93f 	bl	80012e4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001066:	f005 fa9d 	bl	80065a4 <xTaskGetSchedulerState>
 800106a:	4603      	mov	r3, r0
 800106c:	2b01      	cmp	r3, #1
 800106e:	d001      	beq.n	8001074 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001070:	f006 f9b2 	bl	80073d8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}

08001078 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b086      	sub	sp, #24
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001080:	4a14      	ldr	r2, [pc, #80]	@ (80010d4 <_sbrk+0x5c>)
 8001082:	4b15      	ldr	r3, [pc, #84]	@ (80010d8 <_sbrk+0x60>)
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800108c:	4b13      	ldr	r3, [pc, #76]	@ (80010dc <_sbrk+0x64>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d102      	bne.n	800109a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001094:	4b11      	ldr	r3, [pc, #68]	@ (80010dc <_sbrk+0x64>)
 8001096:	4a12      	ldr	r2, [pc, #72]	@ (80010e0 <_sbrk+0x68>)
 8001098:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800109a:	4b10      	ldr	r3, [pc, #64]	@ (80010dc <_sbrk+0x64>)
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4413      	add	r3, r2
 80010a2:	693a      	ldr	r2, [r7, #16]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d207      	bcs.n	80010b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010a8:	f006 fc5a 	bl	8007960 <__errno>
 80010ac:	4603      	mov	r3, r0
 80010ae:	220c      	movs	r2, #12
 80010b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010b2:	f04f 33ff 	mov.w	r3, #4294967295
 80010b6:	e009      	b.n	80010cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010b8:	4b08      	ldr	r3, [pc, #32]	@ (80010dc <_sbrk+0x64>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010be:	4b07      	ldr	r3, [pc, #28]	@ (80010dc <_sbrk+0x64>)
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4413      	add	r3, r2
 80010c6:	4a05      	ldr	r2, [pc, #20]	@ (80010dc <_sbrk+0x64>)
 80010c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010ca:	68fb      	ldr	r3, [r7, #12]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3718      	adds	r7, #24
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20020000 	.word	0x20020000
 80010d8:	00000400 	.word	0x00000400
 80010dc:	20000118 	.word	0x20000118
 80010e0:	20004c00 	.word	0x20004c00

080010e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010e8:	4b06      	ldr	r3, [pc, #24]	@ (8001104 <SystemInit+0x20>)
 80010ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010ee:	4a05      	ldr	r2, [pc, #20]	@ (8001104 <SystemInit+0x20>)
 80010f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	e000ed00 	.word	0xe000ed00

08001108 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800110c:	4b11      	ldr	r3, [pc, #68]	@ (8001154 <MX_USART2_UART_Init+0x4c>)
 800110e:	4a12      	ldr	r2, [pc, #72]	@ (8001158 <MX_USART2_UART_Init+0x50>)
 8001110:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001112:	4b10      	ldr	r3, [pc, #64]	@ (8001154 <MX_USART2_UART_Init+0x4c>)
 8001114:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001118:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800111a:	4b0e      	ldr	r3, [pc, #56]	@ (8001154 <MX_USART2_UART_Init+0x4c>)
 800111c:	2200      	movs	r2, #0
 800111e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001120:	4b0c      	ldr	r3, [pc, #48]	@ (8001154 <MX_USART2_UART_Init+0x4c>)
 8001122:	2200      	movs	r2, #0
 8001124:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001126:	4b0b      	ldr	r3, [pc, #44]	@ (8001154 <MX_USART2_UART_Init+0x4c>)
 8001128:	2200      	movs	r2, #0
 800112a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800112c:	4b09      	ldr	r3, [pc, #36]	@ (8001154 <MX_USART2_UART_Init+0x4c>)
 800112e:	220c      	movs	r2, #12
 8001130:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001132:	4b08      	ldr	r3, [pc, #32]	@ (8001154 <MX_USART2_UART_Init+0x4c>)
 8001134:	2200      	movs	r2, #0
 8001136:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001138:	4b06      	ldr	r3, [pc, #24]	@ (8001154 <MX_USART2_UART_Init+0x4c>)
 800113a:	2200      	movs	r2, #0
 800113c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800113e:	4805      	ldr	r0, [pc, #20]	@ (8001154 <MX_USART2_UART_Init+0x4c>)
 8001140:	f002 fafe 	bl	8003740 <HAL_UART_Init>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800114a:	f7ff ff3b 	bl	8000fc4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	2000011c 	.word	0x2000011c
 8001158:	40004400 	.word	0x40004400

0800115c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b08a      	sub	sp, #40	@ 0x28
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001164:	f107 0314 	add.w	r3, r7, #20
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]
 8001172:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a19      	ldr	r2, [pc, #100]	@ (80011e0 <HAL_UART_MspInit+0x84>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d12b      	bne.n	80011d6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	613b      	str	r3, [r7, #16]
 8001182:	4b18      	ldr	r3, [pc, #96]	@ (80011e4 <HAL_UART_MspInit+0x88>)
 8001184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001186:	4a17      	ldr	r2, [pc, #92]	@ (80011e4 <HAL_UART_MspInit+0x88>)
 8001188:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800118c:	6413      	str	r3, [r2, #64]	@ 0x40
 800118e:	4b15      	ldr	r3, [pc, #84]	@ (80011e4 <HAL_UART_MspInit+0x88>)
 8001190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001196:	613b      	str	r3, [r7, #16]
 8001198:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	60fb      	str	r3, [r7, #12]
 800119e:	4b11      	ldr	r3, [pc, #68]	@ (80011e4 <HAL_UART_MspInit+0x88>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a2:	4a10      	ldr	r2, [pc, #64]	@ (80011e4 <HAL_UART_MspInit+0x88>)
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011aa:	4b0e      	ldr	r3, [pc, #56]	@ (80011e4 <HAL_UART_MspInit+0x88>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|GPIO_PIN_3;
 80011b6:	230c      	movs	r3, #12
 80011b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ba:	2302      	movs	r3, #2
 80011bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011be:	2300      	movs	r3, #0
 80011c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c2:	2303      	movs	r3, #3
 80011c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011c6:	2307      	movs	r3, #7
 80011c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ca:	f107 0314 	add.w	r3, r7, #20
 80011ce:	4619      	mov	r1, r3
 80011d0:	4805      	ldr	r0, [pc, #20]	@ (80011e8 <HAL_UART_MspInit+0x8c>)
 80011d2:	f000 f98d 	bl	80014f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80011d6:	bf00      	nop
 80011d8:	3728      	adds	r7, #40	@ 0x28
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40004400 	.word	0x40004400
 80011e4:	40023800 	.word	0x40023800
 80011e8:	40020000 	.word	0x40020000

080011ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80011ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001224 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80011f0:	f7ff ff78 	bl	80010e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011f4:	480c      	ldr	r0, [pc, #48]	@ (8001228 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011f6:	490d      	ldr	r1, [pc, #52]	@ (800122c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001230 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011fc:	e002      	b.n	8001204 <LoopCopyDataInit>

080011fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001200:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001202:	3304      	adds	r3, #4

08001204 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001204:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001206:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001208:	d3f9      	bcc.n	80011fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800120a:	4a0a      	ldr	r2, [pc, #40]	@ (8001234 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800120c:	4c0a      	ldr	r4, [pc, #40]	@ (8001238 <LoopFillZerobss+0x22>)
  movs r3, #0
 800120e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001210:	e001      	b.n	8001216 <LoopFillZerobss>

08001212 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001212:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001214:	3204      	adds	r2, #4

08001216 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001216:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001218:	d3fb      	bcc.n	8001212 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800121a:	f006 fba7 	bl	800796c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800121e:	f7ff fe49 	bl	8000eb4 <main>
  bx  lr    
 8001222:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001224:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001228:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800122c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001230:	080085ac 	.word	0x080085ac
  ldr r2, =_sbss
 8001234:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001238:	20004c00 	.word	0x20004c00

0800123c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800123c:	e7fe      	b.n	800123c <ADC_IRQHandler>
	...

08001240 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001244:	4b0e      	ldr	r3, [pc, #56]	@ (8001280 <HAL_Init+0x40>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a0d      	ldr	r2, [pc, #52]	@ (8001280 <HAL_Init+0x40>)
 800124a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800124e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001250:	4b0b      	ldr	r3, [pc, #44]	@ (8001280 <HAL_Init+0x40>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a0a      	ldr	r2, [pc, #40]	@ (8001280 <HAL_Init+0x40>)
 8001256:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800125a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800125c:	4b08      	ldr	r3, [pc, #32]	@ (8001280 <HAL_Init+0x40>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a07      	ldr	r2, [pc, #28]	@ (8001280 <HAL_Init+0x40>)
 8001262:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001266:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001268:	2003      	movs	r0, #3
 800126a:	f000 f90d 	bl	8001488 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800126e:	200f      	movs	r0, #15
 8001270:	f000 f808 	bl	8001284 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001274:	f7ff feac 	bl	8000fd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001278:	2300      	movs	r3, #0
}
 800127a:	4618      	mov	r0, r3
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40023c00 	.word	0x40023c00

08001284 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800128c:	4b12      	ldr	r3, [pc, #72]	@ (80012d8 <HAL_InitTick+0x54>)
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	4b12      	ldr	r3, [pc, #72]	@ (80012dc <HAL_InitTick+0x58>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	4619      	mov	r1, r3
 8001296:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800129a:	fbb3 f3f1 	udiv	r3, r3, r1
 800129e:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a2:	4618      	mov	r0, r3
 80012a4:	f000 f917 	bl	80014d6 <HAL_SYSTICK_Config>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e00e      	b.n	80012d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2b0f      	cmp	r3, #15
 80012b6:	d80a      	bhi.n	80012ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012b8:	2200      	movs	r2, #0
 80012ba:	6879      	ldr	r1, [r7, #4]
 80012bc:	f04f 30ff 	mov.w	r0, #4294967295
 80012c0:	f000 f8ed 	bl	800149e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012c4:	4a06      	ldr	r2, [pc, #24]	@ (80012e0 <HAL_InitTick+0x5c>)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012ca:	2300      	movs	r3, #0
 80012cc:	e000      	b.n	80012d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	20000018 	.word	0x20000018
 80012dc:	20000020 	.word	0x20000020
 80012e0:	2000001c 	.word	0x2000001c

080012e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012e8:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <HAL_IncTick+0x20>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	461a      	mov	r2, r3
 80012ee:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <HAL_IncTick+0x24>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4413      	add	r3, r2
 80012f4:	4a04      	ldr	r2, [pc, #16]	@ (8001308 <HAL_IncTick+0x24>)
 80012f6:	6013      	str	r3, [r2, #0]
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	20000020 	.word	0x20000020
 8001308:	20000164 	.word	0x20000164

0800130c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  return uwTick;
 8001310:	4b03      	ldr	r3, [pc, #12]	@ (8001320 <HAL_GetTick+0x14>)
 8001312:	681b      	ldr	r3, [r3, #0]
}
 8001314:	4618      	mov	r0, r3
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	20000164 	.word	0x20000164

08001324 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001324:	b480      	push	{r7}
 8001326:	b085      	sub	sp, #20
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	f003 0307 	and.w	r3, r3, #7
 8001332:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001334:	4b0c      	ldr	r3, [pc, #48]	@ (8001368 <__NVIC_SetPriorityGrouping+0x44>)
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800133a:	68ba      	ldr	r2, [r7, #8]
 800133c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001340:	4013      	ands	r3, r2
 8001342:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800134c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001350:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001354:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001356:	4a04      	ldr	r2, [pc, #16]	@ (8001368 <__NVIC_SetPriorityGrouping+0x44>)
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	60d3      	str	r3, [r2, #12]
}
 800135c:	bf00      	nop
 800135e:	3714      	adds	r7, #20
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr
 8001368:	e000ed00 	.word	0xe000ed00

0800136c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001370:	4b04      	ldr	r3, [pc, #16]	@ (8001384 <__NVIC_GetPriorityGrouping+0x18>)
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	0a1b      	lsrs	r3, r3, #8
 8001376:	f003 0307 	and.w	r3, r3, #7
}
 800137a:	4618      	mov	r0, r3
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr
 8001384:	e000ed00 	.word	0xe000ed00

08001388 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	6039      	str	r1, [r7, #0]
 8001392:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001398:	2b00      	cmp	r3, #0
 800139a:	db0a      	blt.n	80013b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	b2da      	uxtb	r2, r3
 80013a0:	490c      	ldr	r1, [pc, #48]	@ (80013d4 <__NVIC_SetPriority+0x4c>)
 80013a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a6:	0112      	lsls	r2, r2, #4
 80013a8:	b2d2      	uxtb	r2, r2
 80013aa:	440b      	add	r3, r1
 80013ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013b0:	e00a      	b.n	80013c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	b2da      	uxtb	r2, r3
 80013b6:	4908      	ldr	r1, [pc, #32]	@ (80013d8 <__NVIC_SetPriority+0x50>)
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	f003 030f 	and.w	r3, r3, #15
 80013be:	3b04      	subs	r3, #4
 80013c0:	0112      	lsls	r2, r2, #4
 80013c2:	b2d2      	uxtb	r2, r2
 80013c4:	440b      	add	r3, r1
 80013c6:	761a      	strb	r2, [r3, #24]
}
 80013c8:	bf00      	nop
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr
 80013d4:	e000e100 	.word	0xe000e100
 80013d8:	e000ed00 	.word	0xe000ed00

080013dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013dc:	b480      	push	{r7}
 80013de:	b089      	sub	sp, #36	@ 0x24
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	60f8      	str	r0, [r7, #12]
 80013e4:	60b9      	str	r1, [r7, #8]
 80013e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	f003 0307 	and.w	r3, r3, #7
 80013ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013f0:	69fb      	ldr	r3, [r7, #28]
 80013f2:	f1c3 0307 	rsb	r3, r3, #7
 80013f6:	2b04      	cmp	r3, #4
 80013f8:	bf28      	it	cs
 80013fa:	2304      	movcs	r3, #4
 80013fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	3304      	adds	r3, #4
 8001402:	2b06      	cmp	r3, #6
 8001404:	d902      	bls.n	800140c <NVIC_EncodePriority+0x30>
 8001406:	69fb      	ldr	r3, [r7, #28]
 8001408:	3b03      	subs	r3, #3
 800140a:	e000      	b.n	800140e <NVIC_EncodePriority+0x32>
 800140c:	2300      	movs	r3, #0
 800140e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001410:	f04f 32ff 	mov.w	r2, #4294967295
 8001414:	69bb      	ldr	r3, [r7, #24]
 8001416:	fa02 f303 	lsl.w	r3, r2, r3
 800141a:	43da      	mvns	r2, r3
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	401a      	ands	r2, r3
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001424:	f04f 31ff 	mov.w	r1, #4294967295
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	fa01 f303 	lsl.w	r3, r1, r3
 800142e:	43d9      	mvns	r1, r3
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001434:	4313      	orrs	r3, r2
         );
}
 8001436:	4618      	mov	r0, r3
 8001438:	3724      	adds	r7, #36	@ 0x24
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
	...

08001444 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	3b01      	subs	r3, #1
 8001450:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001454:	d301      	bcc.n	800145a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001456:	2301      	movs	r3, #1
 8001458:	e00f      	b.n	800147a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800145a:	4a0a      	ldr	r2, [pc, #40]	@ (8001484 <SysTick_Config+0x40>)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	3b01      	subs	r3, #1
 8001460:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001462:	210f      	movs	r1, #15
 8001464:	f04f 30ff 	mov.w	r0, #4294967295
 8001468:	f7ff ff8e 	bl	8001388 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800146c:	4b05      	ldr	r3, [pc, #20]	@ (8001484 <SysTick_Config+0x40>)
 800146e:	2200      	movs	r2, #0
 8001470:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001472:	4b04      	ldr	r3, [pc, #16]	@ (8001484 <SysTick_Config+0x40>)
 8001474:	2207      	movs	r2, #7
 8001476:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	e000e010 	.word	0xe000e010

08001488 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f7ff ff47 	bl	8001324 <__NVIC_SetPriorityGrouping>
}
 8001496:	bf00      	nop
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}

0800149e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800149e:	b580      	push	{r7, lr}
 80014a0:	b086      	sub	sp, #24
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	4603      	mov	r3, r0
 80014a6:	60b9      	str	r1, [r7, #8]
 80014a8:	607a      	str	r2, [r7, #4]
 80014aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014ac:	2300      	movs	r3, #0
 80014ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014b0:	f7ff ff5c 	bl	800136c <__NVIC_GetPriorityGrouping>
 80014b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	68b9      	ldr	r1, [r7, #8]
 80014ba:	6978      	ldr	r0, [r7, #20]
 80014bc:	f7ff ff8e 	bl	80013dc <NVIC_EncodePriority>
 80014c0:	4602      	mov	r2, r0
 80014c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014c6:	4611      	mov	r1, r2
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff ff5d 	bl	8001388 <__NVIC_SetPriority>
}
 80014ce:	bf00      	nop
 80014d0:	3718      	adds	r7, #24
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b082      	sub	sp, #8
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f7ff ffb0 	bl	8001444 <SysTick_Config>
 80014e4:	4603      	mov	r3, r0
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
	...

080014f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b089      	sub	sp, #36	@ 0x24
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80014fa:	2300      	movs	r3, #0
 80014fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80014fe:	2300      	movs	r3, #0
 8001500:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001502:	2300      	movs	r3, #0
 8001504:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001506:	2300      	movs	r3, #0
 8001508:	61fb      	str	r3, [r7, #28]
 800150a:	e165      	b.n	80017d8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800150c:	2201      	movs	r2, #1
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	fa02 f303 	lsl.w	r3, r2, r3
 8001514:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	697a      	ldr	r2, [r7, #20]
 800151c:	4013      	ands	r3, r2
 800151e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001520:	693a      	ldr	r2, [r7, #16]
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	429a      	cmp	r2, r3
 8001526:	f040 8154 	bne.w	80017d2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f003 0303 	and.w	r3, r3, #3
 8001532:	2b01      	cmp	r3, #1
 8001534:	d005      	beq.n	8001542 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800153e:	2b02      	cmp	r3, #2
 8001540:	d130      	bne.n	80015a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001548:	69fb      	ldr	r3, [r7, #28]
 800154a:	005b      	lsls	r3, r3, #1
 800154c:	2203      	movs	r2, #3
 800154e:	fa02 f303 	lsl.w	r3, r2, r3
 8001552:	43db      	mvns	r3, r3
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	4013      	ands	r3, r2
 8001558:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	68da      	ldr	r2, [r3, #12]
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	005b      	lsls	r3, r3, #1
 8001562:	fa02 f303 	lsl.w	r3, r2, r3
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	4313      	orrs	r3, r2
 800156a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	69ba      	ldr	r2, [r7, #24]
 8001570:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001578:	2201      	movs	r2, #1
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	fa02 f303 	lsl.w	r3, r2, r3
 8001580:	43db      	mvns	r3, r3
 8001582:	69ba      	ldr	r2, [r7, #24]
 8001584:	4013      	ands	r3, r2
 8001586:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	091b      	lsrs	r3, r3, #4
 800158e:	f003 0201 	and.w	r2, r3, #1
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	fa02 f303 	lsl.w	r3, r2, r3
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	4313      	orrs	r3, r2
 800159c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	69ba      	ldr	r2, [r7, #24]
 80015a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	f003 0303 	and.w	r3, r3, #3
 80015ac:	2b03      	cmp	r3, #3
 80015ae:	d017      	beq.n	80015e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	2203      	movs	r2, #3
 80015bc:	fa02 f303 	lsl.w	r3, r2, r3
 80015c0:	43db      	mvns	r3, r3
 80015c2:	69ba      	ldr	r2, [r7, #24]
 80015c4:	4013      	ands	r3, r2
 80015c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	689a      	ldr	r2, [r3, #8]
 80015cc:	69fb      	ldr	r3, [r7, #28]
 80015ce:	005b      	lsls	r3, r3, #1
 80015d0:	fa02 f303 	lsl.w	r3, r2, r3
 80015d4:	69ba      	ldr	r2, [r7, #24]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	69ba      	ldr	r2, [r7, #24]
 80015de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f003 0303 	and.w	r3, r3, #3
 80015e8:	2b02      	cmp	r3, #2
 80015ea:	d123      	bne.n	8001634 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015ec:	69fb      	ldr	r3, [r7, #28]
 80015ee:	08da      	lsrs	r2, r3, #3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	3208      	adds	r2, #8
 80015f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80015fa:	69fb      	ldr	r3, [r7, #28]
 80015fc:	f003 0307 	and.w	r3, r3, #7
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	220f      	movs	r2, #15
 8001604:	fa02 f303 	lsl.w	r3, r2, r3
 8001608:	43db      	mvns	r3, r3
 800160a:	69ba      	ldr	r2, [r7, #24]
 800160c:	4013      	ands	r3, r2
 800160e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	691a      	ldr	r2, [r3, #16]
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	f003 0307 	and.w	r3, r3, #7
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	fa02 f303 	lsl.w	r3, r2, r3
 8001620:	69ba      	ldr	r2, [r7, #24]
 8001622:	4313      	orrs	r3, r2
 8001624:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	08da      	lsrs	r2, r3, #3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	3208      	adds	r2, #8
 800162e:	69b9      	ldr	r1, [r7, #24]
 8001630:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800163a:	69fb      	ldr	r3, [r7, #28]
 800163c:	005b      	lsls	r3, r3, #1
 800163e:	2203      	movs	r2, #3
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	43db      	mvns	r3, r3
 8001646:	69ba      	ldr	r2, [r7, #24]
 8001648:	4013      	ands	r3, r2
 800164a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	f003 0203 	and.w	r2, r3, #3
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	005b      	lsls	r3, r3, #1
 8001658:	fa02 f303 	lsl.w	r3, r2, r3
 800165c:	69ba      	ldr	r2, [r7, #24]
 800165e:	4313      	orrs	r3, r2
 8001660:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001670:	2b00      	cmp	r3, #0
 8001672:	f000 80ae 	beq.w	80017d2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	60fb      	str	r3, [r7, #12]
 800167a:	4b5d      	ldr	r3, [pc, #372]	@ (80017f0 <HAL_GPIO_Init+0x300>)
 800167c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800167e:	4a5c      	ldr	r2, [pc, #368]	@ (80017f0 <HAL_GPIO_Init+0x300>)
 8001680:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001684:	6453      	str	r3, [r2, #68]	@ 0x44
 8001686:	4b5a      	ldr	r3, [pc, #360]	@ (80017f0 <HAL_GPIO_Init+0x300>)
 8001688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800168a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800168e:	60fb      	str	r3, [r7, #12]
 8001690:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001692:	4a58      	ldr	r2, [pc, #352]	@ (80017f4 <HAL_GPIO_Init+0x304>)
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	089b      	lsrs	r3, r3, #2
 8001698:	3302      	adds	r3, #2
 800169a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800169e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016a0:	69fb      	ldr	r3, [r7, #28]
 80016a2:	f003 0303 	and.w	r3, r3, #3
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	220f      	movs	r2, #15
 80016aa:	fa02 f303 	lsl.w	r3, r2, r3
 80016ae:	43db      	mvns	r3, r3
 80016b0:	69ba      	ldr	r2, [r7, #24]
 80016b2:	4013      	ands	r3, r2
 80016b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a4f      	ldr	r2, [pc, #316]	@ (80017f8 <HAL_GPIO_Init+0x308>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d025      	beq.n	800170a <HAL_GPIO_Init+0x21a>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4a4e      	ldr	r2, [pc, #312]	@ (80017fc <HAL_GPIO_Init+0x30c>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d01f      	beq.n	8001706 <HAL_GPIO_Init+0x216>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4a4d      	ldr	r2, [pc, #308]	@ (8001800 <HAL_GPIO_Init+0x310>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d019      	beq.n	8001702 <HAL_GPIO_Init+0x212>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4a4c      	ldr	r2, [pc, #304]	@ (8001804 <HAL_GPIO_Init+0x314>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d013      	beq.n	80016fe <HAL_GPIO_Init+0x20e>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a4b      	ldr	r2, [pc, #300]	@ (8001808 <HAL_GPIO_Init+0x318>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d00d      	beq.n	80016fa <HAL_GPIO_Init+0x20a>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a4a      	ldr	r2, [pc, #296]	@ (800180c <HAL_GPIO_Init+0x31c>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d007      	beq.n	80016f6 <HAL_GPIO_Init+0x206>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a49      	ldr	r2, [pc, #292]	@ (8001810 <HAL_GPIO_Init+0x320>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d101      	bne.n	80016f2 <HAL_GPIO_Init+0x202>
 80016ee:	2306      	movs	r3, #6
 80016f0:	e00c      	b.n	800170c <HAL_GPIO_Init+0x21c>
 80016f2:	2307      	movs	r3, #7
 80016f4:	e00a      	b.n	800170c <HAL_GPIO_Init+0x21c>
 80016f6:	2305      	movs	r3, #5
 80016f8:	e008      	b.n	800170c <HAL_GPIO_Init+0x21c>
 80016fa:	2304      	movs	r3, #4
 80016fc:	e006      	b.n	800170c <HAL_GPIO_Init+0x21c>
 80016fe:	2303      	movs	r3, #3
 8001700:	e004      	b.n	800170c <HAL_GPIO_Init+0x21c>
 8001702:	2302      	movs	r3, #2
 8001704:	e002      	b.n	800170c <HAL_GPIO_Init+0x21c>
 8001706:	2301      	movs	r3, #1
 8001708:	e000      	b.n	800170c <HAL_GPIO_Init+0x21c>
 800170a:	2300      	movs	r3, #0
 800170c:	69fa      	ldr	r2, [r7, #28]
 800170e:	f002 0203 	and.w	r2, r2, #3
 8001712:	0092      	lsls	r2, r2, #2
 8001714:	4093      	lsls	r3, r2
 8001716:	69ba      	ldr	r2, [r7, #24]
 8001718:	4313      	orrs	r3, r2
 800171a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800171c:	4935      	ldr	r1, [pc, #212]	@ (80017f4 <HAL_GPIO_Init+0x304>)
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	089b      	lsrs	r3, r3, #2
 8001722:	3302      	adds	r3, #2
 8001724:	69ba      	ldr	r2, [r7, #24]
 8001726:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800172a:	4b3a      	ldr	r3, [pc, #232]	@ (8001814 <HAL_GPIO_Init+0x324>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	43db      	mvns	r3, r3
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	4013      	ands	r3, r2
 8001738:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d003      	beq.n	800174e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001746:	69ba      	ldr	r2, [r7, #24]
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	4313      	orrs	r3, r2
 800174c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800174e:	4a31      	ldr	r2, [pc, #196]	@ (8001814 <HAL_GPIO_Init+0x324>)
 8001750:	69bb      	ldr	r3, [r7, #24]
 8001752:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001754:	4b2f      	ldr	r3, [pc, #188]	@ (8001814 <HAL_GPIO_Init+0x324>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	43db      	mvns	r3, r3
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	4013      	ands	r3, r2
 8001762:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800176c:	2b00      	cmp	r3, #0
 800176e:	d003      	beq.n	8001778 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001770:	69ba      	ldr	r2, [r7, #24]
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	4313      	orrs	r3, r2
 8001776:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001778:	4a26      	ldr	r2, [pc, #152]	@ (8001814 <HAL_GPIO_Init+0x324>)
 800177a:	69bb      	ldr	r3, [r7, #24]
 800177c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800177e:	4b25      	ldr	r3, [pc, #148]	@ (8001814 <HAL_GPIO_Init+0x324>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	43db      	mvns	r3, r3
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	4013      	ands	r3, r2
 800178c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d003      	beq.n	80017a2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	4313      	orrs	r3, r2
 80017a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017a2:	4a1c      	ldr	r2, [pc, #112]	@ (8001814 <HAL_GPIO_Init+0x324>)
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001814 <HAL_GPIO_Init+0x324>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	43db      	mvns	r3, r3
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	4013      	ands	r3, r2
 80017b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d003      	beq.n	80017cc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017cc:	4a11      	ldr	r2, [pc, #68]	@ (8001814 <HAL_GPIO_Init+0x324>)
 80017ce:	69bb      	ldr	r3, [r7, #24]
 80017d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	3301      	adds	r3, #1
 80017d6:	61fb      	str	r3, [r7, #28]
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	2b0f      	cmp	r3, #15
 80017dc:	f67f ae96 	bls.w	800150c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017e0:	bf00      	nop
 80017e2:	bf00      	nop
 80017e4:	3724      	adds	r7, #36	@ 0x24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	40023800 	.word	0x40023800
 80017f4:	40013800 	.word	0x40013800
 80017f8:	40020000 	.word	0x40020000
 80017fc:	40020400 	.word	0x40020400
 8001800:	40020800 	.word	0x40020800
 8001804:	40020c00 	.word	0x40020c00
 8001808:	40021000 	.word	0x40021000
 800180c:	40021400 	.word	0x40021400
 8001810:	40021800 	.word	0x40021800
 8001814:	40013c00 	.word	0x40013c00

08001818 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	460b      	mov	r3, r1
 8001822:	807b      	strh	r3, [r7, #2]
 8001824:	4613      	mov	r3, r2
 8001826:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001828:	787b      	ldrb	r3, [r7, #1]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d003      	beq.n	8001836 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800182e:	887a      	ldrh	r2, [r7, #2]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001834:	e003      	b.n	800183e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001836:	887b      	ldrh	r3, [r7, #2]
 8001838:	041a      	lsls	r2, r3, #16
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	619a      	str	r2, [r3, #24]
}
 800183e:	bf00      	nop
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
	...

0800184c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d101      	bne.n	800185e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e12b      	b.n	8001ab6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001864:	b2db      	uxtb	r3, r3
 8001866:	2b00      	cmp	r3, #0
 8001868:	d106      	bne.n	8001878 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2200      	movs	r2, #0
 800186e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f7ff fad6 	bl	8000e24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2224      	movs	r2, #36	@ 0x24
 800187c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f022 0201 	bic.w	r2, r2, #1
 800188e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800189e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80018ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80018b0:	f001 fa50 	bl	8002d54 <HAL_RCC_GetPCLK1Freq>
 80018b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	4a81      	ldr	r2, [pc, #516]	@ (8001ac0 <HAL_I2C_Init+0x274>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d807      	bhi.n	80018d0 <HAL_I2C_Init+0x84>
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	4a80      	ldr	r2, [pc, #512]	@ (8001ac4 <HAL_I2C_Init+0x278>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	bf94      	ite	ls
 80018c8:	2301      	movls	r3, #1
 80018ca:	2300      	movhi	r3, #0
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	e006      	b.n	80018de <HAL_I2C_Init+0x92>
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	4a7d      	ldr	r2, [pc, #500]	@ (8001ac8 <HAL_I2C_Init+0x27c>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	bf94      	ite	ls
 80018d8:	2301      	movls	r3, #1
 80018da:	2300      	movhi	r3, #0
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	e0e7      	b.n	8001ab6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	4a78      	ldr	r2, [pc, #480]	@ (8001acc <HAL_I2C_Init+0x280>)
 80018ea:	fba2 2303 	umull	r2, r3, r2, r3
 80018ee:	0c9b      	lsrs	r3, r3, #18
 80018f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	68ba      	ldr	r2, [r7, #8]
 8001902:	430a      	orrs	r2, r1
 8001904:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	6a1b      	ldr	r3, [r3, #32]
 800190c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	4a6a      	ldr	r2, [pc, #424]	@ (8001ac0 <HAL_I2C_Init+0x274>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d802      	bhi.n	8001920 <HAL_I2C_Init+0xd4>
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	3301      	adds	r3, #1
 800191e:	e009      	b.n	8001934 <HAL_I2C_Init+0xe8>
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001926:	fb02 f303 	mul.w	r3, r2, r3
 800192a:	4a69      	ldr	r2, [pc, #420]	@ (8001ad0 <HAL_I2C_Init+0x284>)
 800192c:	fba2 2303 	umull	r2, r3, r2, r3
 8001930:	099b      	lsrs	r3, r3, #6
 8001932:	3301      	adds	r3, #1
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	6812      	ldr	r2, [r2, #0]
 8001938:	430b      	orrs	r3, r1
 800193a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	69db      	ldr	r3, [r3, #28]
 8001942:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001946:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	495c      	ldr	r1, [pc, #368]	@ (8001ac0 <HAL_I2C_Init+0x274>)
 8001950:	428b      	cmp	r3, r1
 8001952:	d819      	bhi.n	8001988 <HAL_I2C_Init+0x13c>
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	1e59      	subs	r1, r3, #1
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001962:	1c59      	adds	r1, r3, #1
 8001964:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001968:	400b      	ands	r3, r1
 800196a:	2b00      	cmp	r3, #0
 800196c:	d00a      	beq.n	8001984 <HAL_I2C_Init+0x138>
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	1e59      	subs	r1, r3, #1
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	005b      	lsls	r3, r3, #1
 8001978:	fbb1 f3f3 	udiv	r3, r1, r3
 800197c:	3301      	adds	r3, #1
 800197e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001982:	e051      	b.n	8001a28 <HAL_I2C_Init+0x1dc>
 8001984:	2304      	movs	r3, #4
 8001986:	e04f      	b.n	8001a28 <HAL_I2C_Init+0x1dc>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d111      	bne.n	80019b4 <HAL_I2C_Init+0x168>
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	1e58      	subs	r0, r3, #1
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6859      	ldr	r1, [r3, #4]
 8001998:	460b      	mov	r3, r1
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	440b      	add	r3, r1
 800199e:	fbb0 f3f3 	udiv	r3, r0, r3
 80019a2:	3301      	adds	r3, #1
 80019a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	bf0c      	ite	eq
 80019ac:	2301      	moveq	r3, #1
 80019ae:	2300      	movne	r3, #0
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	e012      	b.n	80019da <HAL_I2C_Init+0x18e>
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	1e58      	subs	r0, r3, #1
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6859      	ldr	r1, [r3, #4]
 80019bc:	460b      	mov	r3, r1
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	440b      	add	r3, r1
 80019c2:	0099      	lsls	r1, r3, #2
 80019c4:	440b      	add	r3, r1
 80019c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80019ca:	3301      	adds	r3, #1
 80019cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	bf0c      	ite	eq
 80019d4:	2301      	moveq	r3, #1
 80019d6:	2300      	movne	r3, #0
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <HAL_I2C_Init+0x196>
 80019de:	2301      	movs	r3, #1
 80019e0:	e022      	b.n	8001a28 <HAL_I2C_Init+0x1dc>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d10e      	bne.n	8001a08 <HAL_I2C_Init+0x1bc>
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	1e58      	subs	r0, r3, #1
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6859      	ldr	r1, [r3, #4]
 80019f2:	460b      	mov	r3, r1
 80019f4:	005b      	lsls	r3, r3, #1
 80019f6:	440b      	add	r3, r1
 80019f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80019fc:	3301      	adds	r3, #1
 80019fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a06:	e00f      	b.n	8001a28 <HAL_I2C_Init+0x1dc>
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	1e58      	subs	r0, r3, #1
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6859      	ldr	r1, [r3, #4]
 8001a10:	460b      	mov	r3, r1
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	440b      	add	r3, r1
 8001a16:	0099      	lsls	r1, r3, #2
 8001a18:	440b      	add	r3, r1
 8001a1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a1e:	3301      	adds	r3, #1
 8001a20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a24:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001a28:	6879      	ldr	r1, [r7, #4]
 8001a2a:	6809      	ldr	r1, [r1, #0]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	69da      	ldr	r2, [r3, #28]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6a1b      	ldr	r3, [r3, #32]
 8001a42:	431a      	orrs	r2, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	430a      	orrs	r2, r1
 8001a4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001a56:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	6911      	ldr	r1, [r2, #16]
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	68d2      	ldr	r2, [r2, #12]
 8001a62:	4311      	orrs	r1, r2
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	6812      	ldr	r2, [r2, #0]
 8001a68:	430b      	orrs	r3, r1
 8001a6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	68db      	ldr	r3, [r3, #12]
 8001a72:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	695a      	ldr	r2, [r3, #20]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	699b      	ldr	r3, [r3, #24]
 8001a7e:	431a      	orrs	r2, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	430a      	orrs	r2, r1
 8001a86:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f042 0201 	orr.w	r2, r2, #1
 8001a96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2220      	movs	r2, #32
 8001aa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001ab4:	2300      	movs	r3, #0
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3710      	adds	r7, #16
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	000186a0 	.word	0x000186a0
 8001ac4:	001e847f 	.word	0x001e847f
 8001ac8:	003d08ff 	.word	0x003d08ff
 8001acc:	431bde83 	.word	0x431bde83
 8001ad0:	10624dd3 	.word	0x10624dd3

08001ad4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b088      	sub	sp, #32
 8001ad8:	af02      	add	r7, sp, #8
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	607a      	str	r2, [r7, #4]
 8001ade:	461a      	mov	r2, r3
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	817b      	strh	r3, [r7, #10]
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001ae8:	f7ff fc10 	bl	800130c <HAL_GetTick>
 8001aec:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	2b20      	cmp	r3, #32
 8001af8:	f040 80e0 	bne.w	8001cbc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	9300      	str	r3, [sp, #0]
 8001b00:	2319      	movs	r3, #25
 8001b02:	2201      	movs	r2, #1
 8001b04:	4970      	ldr	r1, [pc, #448]	@ (8001cc8 <HAL_I2C_Master_Transmit+0x1f4>)
 8001b06:	68f8      	ldr	r0, [r7, #12]
 8001b08:	f000 fdac 	bl	8002664 <I2C_WaitOnFlagUntilTimeout>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001b12:	2302      	movs	r3, #2
 8001b14:	e0d3      	b.n	8001cbe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d101      	bne.n	8001b24 <HAL_I2C_Master_Transmit+0x50>
 8001b20:	2302      	movs	r3, #2
 8001b22:	e0cc      	b.n	8001cbe <HAL_I2C_Master_Transmit+0x1ea>
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	2201      	movs	r2, #1
 8001b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d007      	beq.n	8001b4a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f042 0201 	orr.w	r2, r2, #1
 8001b48:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b58:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	2221      	movs	r2, #33	@ 0x21
 8001b5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	2210      	movs	r2, #16
 8001b66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	893a      	ldrh	r2, [r7, #8]
 8001b7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b80:	b29a      	uxth	r2, r3
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	4a50      	ldr	r2, [pc, #320]	@ (8001ccc <HAL_I2C_Master_Transmit+0x1f8>)
 8001b8a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001b8c:	8979      	ldrh	r1, [r7, #10]
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	6a3a      	ldr	r2, [r7, #32]
 8001b92:	68f8      	ldr	r0, [r7, #12]
 8001b94:	f000 fbfc 	bl	8002390 <I2C_MasterRequestWrite>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e08d      	b.n	8001cbe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	613b      	str	r3, [r7, #16]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	695b      	ldr	r3, [r3, #20]
 8001bac:	613b      	str	r3, [r7, #16]
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	613b      	str	r3, [r7, #16]
 8001bb6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001bb8:	e066      	b.n	8001c88 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bba:	697a      	ldr	r2, [r7, #20]
 8001bbc:	6a39      	ldr	r1, [r7, #32]
 8001bbe:	68f8      	ldr	r0, [r7, #12]
 8001bc0:	f000 fe6a 	bl	8002898 <I2C_WaitOnTXEFlagUntilTimeout>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d00d      	beq.n	8001be6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bce:	2b04      	cmp	r3, #4
 8001bd0:	d107      	bne.n	8001be2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001be0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e06b      	b.n	8001cbe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bea:	781a      	ldrb	r2, [r3, #0]
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bf6:	1c5a      	adds	r2, r3, #1
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c00:	b29b      	uxth	r3, r3
 8001c02:	3b01      	subs	r3, #1
 8001c04:	b29a      	uxth	r2, r3
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	b29a      	uxth	r2, r3
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	695b      	ldr	r3, [r3, #20]
 8001c1c:	f003 0304 	and.w	r3, r3, #4
 8001c20:	2b04      	cmp	r3, #4
 8001c22:	d11b      	bne.n	8001c5c <HAL_I2C_Master_Transmit+0x188>
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d017      	beq.n	8001c5c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c30:	781a      	ldrb	r2, [r3, #0]
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c3c:	1c5a      	adds	r2, r3, #1
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	3b01      	subs	r3, #1
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c54:	3b01      	subs	r3, #1
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c5c:	697a      	ldr	r2, [r7, #20]
 8001c5e:	6a39      	ldr	r1, [r7, #32]
 8001c60:	68f8      	ldr	r0, [r7, #12]
 8001c62:	f000 fe61 	bl	8002928 <I2C_WaitOnBTFFlagUntilTimeout>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d00d      	beq.n	8001c88 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c70:	2b04      	cmp	r3, #4
 8001c72:	d107      	bne.n	8001c84 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c82:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e01a      	b.n	8001cbe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d194      	bne.n	8001bba <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2220      	movs	r2, #32
 8001ca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2200      	movs	r2, #0
 8001cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	e000      	b.n	8001cbe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001cbc:	2302      	movs	r3, #2
  }
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3718      	adds	r7, #24
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	00100002 	.word	0x00100002
 8001ccc:	ffff0000 	.word	0xffff0000

08001cd0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b08c      	sub	sp, #48	@ 0x30
 8001cd4:	af02      	add	r7, sp, #8
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	4608      	mov	r0, r1
 8001cda:	4611      	mov	r1, r2
 8001cdc:	461a      	mov	r2, r3
 8001cde:	4603      	mov	r3, r0
 8001ce0:	817b      	strh	r3, [r7, #10]
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	813b      	strh	r3, [r7, #8]
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001cea:	f7ff fb0f 	bl	800130c <HAL_GetTick>
 8001cee:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	2b20      	cmp	r3, #32
 8001cfa:	f040 8214 	bne.w	8002126 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	2319      	movs	r3, #25
 8001d04:	2201      	movs	r2, #1
 8001d06:	497b      	ldr	r1, [pc, #492]	@ (8001ef4 <HAL_I2C_Mem_Read+0x224>)
 8001d08:	68f8      	ldr	r0, [r7, #12]
 8001d0a:	f000 fcab 	bl	8002664 <I2C_WaitOnFlagUntilTimeout>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8001d14:	2302      	movs	r3, #2
 8001d16:	e207      	b.n	8002128 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d101      	bne.n	8001d26 <HAL_I2C_Mem_Read+0x56>
 8001d22:	2302      	movs	r3, #2
 8001d24:	e200      	b.n	8002128 <HAL_I2C_Mem_Read+0x458>
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2201      	movs	r2, #1
 8001d2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0301 	and.w	r3, r3, #1
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d007      	beq.n	8001d4c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f042 0201 	orr.w	r2, r2, #1
 8001d4a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d5a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	2222      	movs	r2, #34	@ 0x22
 8001d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	2240      	movs	r2, #64	@ 0x40
 8001d68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d76:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001d7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d82:	b29a      	uxth	r2, r3
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	4a5b      	ldr	r2, [pc, #364]	@ (8001ef8 <HAL_I2C_Mem_Read+0x228>)
 8001d8c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001d8e:	88f8      	ldrh	r0, [r7, #6]
 8001d90:	893a      	ldrh	r2, [r7, #8]
 8001d92:	8979      	ldrh	r1, [r7, #10]
 8001d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d96:	9301      	str	r3, [sp, #4]
 8001d98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	68f8      	ldr	r0, [r7, #12]
 8001da0:	f000 fb78 	bl	8002494 <I2C_RequestMemoryRead>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d001      	beq.n	8001dae <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e1bc      	b.n	8002128 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d113      	bne.n	8001dde <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001db6:	2300      	movs	r3, #0
 8001db8:	623b      	str	r3, [r7, #32]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	695b      	ldr	r3, [r3, #20]
 8001dc0:	623b      	str	r3, [r7, #32]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	623b      	str	r3, [r7, #32]
 8001dca:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	e190      	b.n	8002100 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d11b      	bne.n	8001e1e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001df4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001df6:	2300      	movs	r3, #0
 8001df8:	61fb      	str	r3, [r7, #28]
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	695b      	ldr	r3, [r3, #20]
 8001e00:	61fb      	str	r3, [r7, #28]
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	699b      	ldr	r3, [r3, #24]
 8001e08:	61fb      	str	r3, [r7, #28]
 8001e0a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	e170      	b.n	8002100 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d11b      	bne.n	8001e5e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e34:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e44:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e46:	2300      	movs	r3, #0
 8001e48:	61bb      	str	r3, [r7, #24]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	695b      	ldr	r3, [r3, #20]
 8001e50:	61bb      	str	r3, [r7, #24]
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	61bb      	str	r3, [r7, #24]
 8001e5a:	69bb      	ldr	r3, [r7, #24]
 8001e5c:	e150      	b.n	8002100 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e5e:	2300      	movs	r3, #0
 8001e60:	617b      	str	r3, [r7, #20]
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	695b      	ldr	r3, [r3, #20]
 8001e68:	617b      	str	r3, [r7, #20]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	617b      	str	r3, [r7, #20]
 8001e72:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001e74:	e144      	b.n	8002100 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e7a:	2b03      	cmp	r3, #3
 8001e7c:	f200 80f1 	bhi.w	8002062 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d123      	bne.n	8001ed0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e8a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001e8c:	68f8      	ldr	r0, [r7, #12]
 8001e8e:	f000 fd93 	bl	80029b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e145      	b.n	8002128 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	691a      	ldr	r2, [r3, #16]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ea6:	b2d2      	uxtb	r2, r2
 8001ea8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eae:	1c5a      	adds	r2, r3, #1
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001eb8:	3b01      	subs	r3, #1
 8001eba:	b29a      	uxth	r2, r3
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ec4:	b29b      	uxth	r3, r3
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	b29a      	uxth	r2, r3
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001ece:	e117      	b.n	8002100 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ed4:	2b02      	cmp	r3, #2
 8001ed6:	d14e      	bne.n	8001f76 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eda:	9300      	str	r3, [sp, #0]
 8001edc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ede:	2200      	movs	r2, #0
 8001ee0:	4906      	ldr	r1, [pc, #24]	@ (8001efc <HAL_I2C_Mem_Read+0x22c>)
 8001ee2:	68f8      	ldr	r0, [r7, #12]
 8001ee4:	f000 fbbe 	bl	8002664 <I2C_WaitOnFlagUntilTimeout>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d008      	beq.n	8001f00 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e11a      	b.n	8002128 <HAL_I2C_Mem_Read+0x458>
 8001ef2:	bf00      	nop
 8001ef4:	00100002 	.word	0x00100002
 8001ef8:	ffff0000 	.word	0xffff0000
 8001efc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	691a      	ldr	r2, [r3, #16]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f1a:	b2d2      	uxtb	r2, r2
 8001f1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f22:	1c5a      	adds	r2, r3, #1
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f2c:	3b01      	subs	r3, #1
 8001f2e:	b29a      	uxth	r2, r3
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	b29a      	uxth	r2, r3
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	691a      	ldr	r2, [r3, #16]
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f4c:	b2d2      	uxtb	r2, r2
 8001f4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f54:	1c5a      	adds	r2, r3, #1
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	b29a      	uxth	r2, r3
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	b29a      	uxth	r2, r3
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001f74:	e0c4      	b.n	8002100 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f78:	9300      	str	r3, [sp, #0]
 8001f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	496c      	ldr	r1, [pc, #432]	@ (8002130 <HAL_I2C_Mem_Read+0x460>)
 8001f80:	68f8      	ldr	r0, [r7, #12]
 8001f82:	f000 fb6f 	bl	8002664 <I2C_WaitOnFlagUntilTimeout>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e0cb      	b.n	8002128 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	691a      	ldr	r2, [r3, #16]
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001faa:	b2d2      	uxtb	r2, r2
 8001fac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fb2:	1c5a      	adds	r2, r3, #1
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fbc:	3b01      	subs	r3, #1
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	b29a      	uxth	r2, r3
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd4:	9300      	str	r3, [sp, #0]
 8001fd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fd8:	2200      	movs	r2, #0
 8001fda:	4955      	ldr	r1, [pc, #340]	@ (8002130 <HAL_I2C_Mem_Read+0x460>)
 8001fdc:	68f8      	ldr	r0, [r7, #12]
 8001fde:	f000 fb41 	bl	8002664 <I2C_WaitOnFlagUntilTimeout>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e09d      	b.n	8002128 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001ffa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	691a      	ldr	r2, [r3, #16]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002006:	b2d2      	uxtb	r2, r2
 8002008:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800200e:	1c5a      	adds	r2, r3, #1
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002018:	3b01      	subs	r3, #1
 800201a:	b29a      	uxth	r2, r3
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002024:	b29b      	uxth	r3, r3
 8002026:	3b01      	subs	r3, #1
 8002028:	b29a      	uxth	r2, r3
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	691a      	ldr	r2, [r3, #16]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002038:	b2d2      	uxtb	r2, r2
 800203a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002040:	1c5a      	adds	r2, r3, #1
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800204a:	3b01      	subs	r3, #1
 800204c:	b29a      	uxth	r2, r3
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002056:	b29b      	uxth	r3, r3
 8002058:	3b01      	subs	r3, #1
 800205a:	b29a      	uxth	r2, r3
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002060:	e04e      	b.n	8002100 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002062:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002064:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002066:	68f8      	ldr	r0, [r7, #12]
 8002068:	f000 fca6 	bl	80029b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e058      	b.n	8002128 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	691a      	ldr	r2, [r3, #16]
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002080:	b2d2      	uxtb	r2, r2
 8002082:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002088:	1c5a      	adds	r2, r3, #1
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002092:	3b01      	subs	r3, #1
 8002094:	b29a      	uxth	r2, r3
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800209e:	b29b      	uxth	r3, r3
 80020a0:	3b01      	subs	r3, #1
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	695b      	ldr	r3, [r3, #20]
 80020ae:	f003 0304 	and.w	r3, r3, #4
 80020b2:	2b04      	cmp	r3, #4
 80020b4:	d124      	bne.n	8002100 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020ba:	2b03      	cmp	r3, #3
 80020bc:	d107      	bne.n	80020ce <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80020cc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	691a      	ldr	r2, [r3, #16]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020d8:	b2d2      	uxtb	r2, r2
 80020da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e0:	1c5a      	adds	r2, r3, #1
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020ea:	3b01      	subs	r3, #1
 80020ec:	b29a      	uxth	r2, r3
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	3b01      	subs	r3, #1
 80020fa:	b29a      	uxth	r2, r3
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002104:	2b00      	cmp	r3, #0
 8002106:	f47f aeb6 	bne.w	8001e76 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2220      	movs	r2, #32
 800210e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2200      	movs	r2, #0
 8002116:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2200      	movs	r2, #0
 800211e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002122:	2300      	movs	r3, #0
 8002124:	e000      	b.n	8002128 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002126:	2302      	movs	r3, #2
  }
}
 8002128:	4618      	mov	r0, r3
 800212a:	3728      	adds	r7, #40	@ 0x28
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	00010004 	.word	0x00010004

08002134 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b08a      	sub	sp, #40	@ 0x28
 8002138:	af02      	add	r7, sp, #8
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	607a      	str	r2, [r7, #4]
 800213e:	603b      	str	r3, [r7, #0]
 8002140:	460b      	mov	r3, r1
 8002142:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002144:	f7ff f8e2 	bl	800130c <HAL_GetTick>
 8002148:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800214a:	2300      	movs	r3, #0
 800214c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002154:	b2db      	uxtb	r3, r3
 8002156:	2b20      	cmp	r3, #32
 8002158:	f040 8111 	bne.w	800237e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	9300      	str	r3, [sp, #0]
 8002160:	2319      	movs	r3, #25
 8002162:	2201      	movs	r2, #1
 8002164:	4988      	ldr	r1, [pc, #544]	@ (8002388 <HAL_I2C_IsDeviceReady+0x254>)
 8002166:	68f8      	ldr	r0, [r7, #12]
 8002168:	f000 fa7c 	bl	8002664 <I2C_WaitOnFlagUntilTimeout>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002172:	2302      	movs	r3, #2
 8002174:	e104      	b.n	8002380 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800217c:	2b01      	cmp	r3, #1
 800217e:	d101      	bne.n	8002184 <HAL_I2C_IsDeviceReady+0x50>
 8002180:	2302      	movs	r3, #2
 8002182:	e0fd      	b.n	8002380 <HAL_I2C_IsDeviceReady+0x24c>
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2201      	movs	r2, #1
 8002188:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0301 	and.w	r3, r3, #1
 8002196:	2b01      	cmp	r3, #1
 8002198:	d007      	beq.n	80021aa <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f042 0201 	orr.w	r2, r2, #1
 80021a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2224      	movs	r2, #36	@ 0x24
 80021be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	2200      	movs	r2, #0
 80021c6:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	4a70      	ldr	r2, [pc, #448]	@ (800238c <HAL_I2C_IsDeviceReady+0x258>)
 80021cc:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80021dc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80021de:	69fb      	ldr	r3, [r7, #28]
 80021e0:	9300      	str	r3, [sp, #0]
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	2200      	movs	r2, #0
 80021e6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80021ea:	68f8      	ldr	r0, [r7, #12]
 80021ec:	f000 fa3a 	bl	8002664 <I2C_WaitOnFlagUntilTimeout>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d00d      	beq.n	8002212 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002200:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002204:	d103      	bne.n	800220e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800220c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e0b6      	b.n	8002380 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002212:	897b      	ldrh	r3, [r7, #10]
 8002214:	b2db      	uxtb	r3, r3
 8002216:	461a      	mov	r2, r3
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002220:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002222:	f7ff f873 	bl	800130c <HAL_GetTick>
 8002226:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	695b      	ldr	r3, [r3, #20]
 800222e:	f003 0302 	and.w	r3, r3, #2
 8002232:	2b02      	cmp	r3, #2
 8002234:	bf0c      	ite	eq
 8002236:	2301      	moveq	r3, #1
 8002238:	2300      	movne	r3, #0
 800223a:	b2db      	uxtb	r3, r3
 800223c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	695b      	ldr	r3, [r3, #20]
 8002244:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002248:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800224c:	bf0c      	ite	eq
 800224e:	2301      	moveq	r3, #1
 8002250:	2300      	movne	r3, #0
 8002252:	b2db      	uxtb	r3, r3
 8002254:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002256:	e025      	b.n	80022a4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002258:	f7ff f858 	bl	800130c <HAL_GetTick>
 800225c:	4602      	mov	r2, r0
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	683a      	ldr	r2, [r7, #0]
 8002264:	429a      	cmp	r2, r3
 8002266:	d302      	bcc.n	800226e <HAL_I2C_IsDeviceReady+0x13a>
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d103      	bne.n	8002276 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	22a0      	movs	r2, #160	@ 0xa0
 8002272:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	695b      	ldr	r3, [r3, #20]
 800227c:	f003 0302 	and.w	r3, r3, #2
 8002280:	2b02      	cmp	r3, #2
 8002282:	bf0c      	ite	eq
 8002284:	2301      	moveq	r3, #1
 8002286:	2300      	movne	r3, #0
 8002288:	b2db      	uxtb	r3, r3
 800228a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	695b      	ldr	r3, [r3, #20]
 8002292:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002296:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800229a:	bf0c      	ite	eq
 800229c:	2301      	moveq	r3, #1
 800229e:	2300      	movne	r3, #0
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	2ba0      	cmp	r3, #160	@ 0xa0
 80022ae:	d005      	beq.n	80022bc <HAL_I2C_IsDeviceReady+0x188>
 80022b0:	7dfb      	ldrb	r3, [r7, #23]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d102      	bne.n	80022bc <HAL_I2C_IsDeviceReady+0x188>
 80022b6:	7dbb      	ldrb	r3, [r7, #22]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d0cd      	beq.n	8002258 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2220      	movs	r2, #32
 80022c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	695b      	ldr	r3, [r3, #20]
 80022ca:	f003 0302 	and.w	r3, r3, #2
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	d129      	bne.n	8002326 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80022e0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022e2:	2300      	movs	r3, #0
 80022e4:	613b      	str	r3, [r7, #16]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	695b      	ldr	r3, [r3, #20]
 80022ec:	613b      	str	r3, [r7, #16]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	613b      	str	r3, [r7, #16]
 80022f6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	9300      	str	r3, [sp, #0]
 80022fc:	2319      	movs	r3, #25
 80022fe:	2201      	movs	r2, #1
 8002300:	4921      	ldr	r1, [pc, #132]	@ (8002388 <HAL_I2C_IsDeviceReady+0x254>)
 8002302:	68f8      	ldr	r0, [r7, #12]
 8002304:	f000 f9ae 	bl	8002664 <I2C_WaitOnFlagUntilTimeout>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e036      	b.n	8002380 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2220      	movs	r2, #32
 8002316:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2200      	movs	r2, #0
 800231e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002322:	2300      	movs	r3, #0
 8002324:	e02c      	b.n	8002380 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002334:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800233e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	9300      	str	r3, [sp, #0]
 8002344:	2319      	movs	r3, #25
 8002346:	2201      	movs	r2, #1
 8002348:	490f      	ldr	r1, [pc, #60]	@ (8002388 <HAL_I2C_IsDeviceReady+0x254>)
 800234a:	68f8      	ldr	r0, [r7, #12]
 800234c:	f000 f98a 	bl	8002664 <I2C_WaitOnFlagUntilTimeout>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e012      	b.n	8002380 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800235a:	69bb      	ldr	r3, [r7, #24]
 800235c:	3301      	adds	r3, #1
 800235e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	429a      	cmp	r2, r3
 8002366:	f4ff af32 	bcc.w	80021ce <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2220      	movs	r2, #32
 800236e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2200      	movs	r2, #0
 8002376:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e000      	b.n	8002380 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800237e:	2302      	movs	r3, #2
  }
}
 8002380:	4618      	mov	r0, r3
 8002382:	3720      	adds	r7, #32
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	00100002 	.word	0x00100002
 800238c:	ffff0000 	.word	0xffff0000

08002390 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b088      	sub	sp, #32
 8002394:	af02      	add	r7, sp, #8
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	607a      	str	r2, [r7, #4]
 800239a:	603b      	str	r3, [r7, #0]
 800239c:	460b      	mov	r3, r1
 800239e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	2b08      	cmp	r3, #8
 80023aa:	d006      	beq.n	80023ba <I2C_MasterRequestWrite+0x2a>
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d003      	beq.n	80023ba <I2C_MasterRequestWrite+0x2a>
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80023b8:	d108      	bne.n	80023cc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023c8:	601a      	str	r2, [r3, #0]
 80023ca:	e00b      	b.n	80023e4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d0:	2b12      	cmp	r3, #18
 80023d2:	d107      	bne.n	80023e4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023e2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	9300      	str	r3, [sp, #0]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2200      	movs	r2, #0
 80023ec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80023f0:	68f8      	ldr	r0, [r7, #12]
 80023f2:	f000 f937 	bl	8002664 <I2C_WaitOnFlagUntilTimeout>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d00d      	beq.n	8002418 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002406:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800240a:	d103      	bne.n	8002414 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002412:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	e035      	b.n	8002484 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	691b      	ldr	r3, [r3, #16]
 800241c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002420:	d108      	bne.n	8002434 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002422:	897b      	ldrh	r3, [r7, #10]
 8002424:	b2db      	uxtb	r3, r3
 8002426:	461a      	mov	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002430:	611a      	str	r2, [r3, #16]
 8002432:	e01b      	b.n	800246c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002434:	897b      	ldrh	r3, [r7, #10]
 8002436:	11db      	asrs	r3, r3, #7
 8002438:	b2db      	uxtb	r3, r3
 800243a:	f003 0306 	and.w	r3, r3, #6
 800243e:	b2db      	uxtb	r3, r3
 8002440:	f063 030f 	orn	r3, r3, #15
 8002444:	b2da      	uxtb	r2, r3
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	490e      	ldr	r1, [pc, #56]	@ (800248c <I2C_MasterRequestWrite+0xfc>)
 8002452:	68f8      	ldr	r0, [r7, #12]
 8002454:	f000 f980 	bl	8002758 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	e010      	b.n	8002484 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002462:	897b      	ldrh	r3, [r7, #10]
 8002464:	b2da      	uxtb	r2, r3
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	4907      	ldr	r1, [pc, #28]	@ (8002490 <I2C_MasterRequestWrite+0x100>)
 8002472:	68f8      	ldr	r0, [r7, #12]
 8002474:	f000 f970 	bl	8002758 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e000      	b.n	8002484 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002482:	2300      	movs	r3, #0
}
 8002484:	4618      	mov	r0, r3
 8002486:	3718      	adds	r7, #24
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	00010008 	.word	0x00010008
 8002490:	00010002 	.word	0x00010002

08002494 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b088      	sub	sp, #32
 8002498:	af02      	add	r7, sp, #8
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	4608      	mov	r0, r1
 800249e:	4611      	mov	r1, r2
 80024a0:	461a      	mov	r2, r3
 80024a2:	4603      	mov	r3, r0
 80024a4:	817b      	strh	r3, [r7, #10]
 80024a6:	460b      	mov	r3, r1
 80024a8:	813b      	strh	r3, [r7, #8]
 80024aa:	4613      	mov	r3, r2
 80024ac:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80024bc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80024cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80024ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d0:	9300      	str	r3, [sp, #0]
 80024d2:	6a3b      	ldr	r3, [r7, #32]
 80024d4:	2200      	movs	r2, #0
 80024d6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80024da:	68f8      	ldr	r0, [r7, #12]
 80024dc:	f000 f8c2 	bl	8002664 <I2C_WaitOnFlagUntilTimeout>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d00d      	beq.n	8002502 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80024f4:	d103      	bne.n	80024fe <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024fc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	e0aa      	b.n	8002658 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002502:	897b      	ldrh	r3, [r7, #10]
 8002504:	b2db      	uxtb	r3, r3
 8002506:	461a      	mov	r2, r3
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002510:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002514:	6a3a      	ldr	r2, [r7, #32]
 8002516:	4952      	ldr	r1, [pc, #328]	@ (8002660 <I2C_RequestMemoryRead+0x1cc>)
 8002518:	68f8      	ldr	r0, [r7, #12]
 800251a:	f000 f91d 	bl	8002758 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e097      	b.n	8002658 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002528:	2300      	movs	r3, #0
 800252a:	617b      	str	r3, [r7, #20]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	695b      	ldr	r3, [r3, #20]
 8002532:	617b      	str	r3, [r7, #20]
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	617b      	str	r3, [r7, #20]
 800253c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800253e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002540:	6a39      	ldr	r1, [r7, #32]
 8002542:	68f8      	ldr	r0, [r7, #12]
 8002544:	f000 f9a8 	bl	8002898 <I2C_WaitOnTXEFlagUntilTimeout>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d00d      	beq.n	800256a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002552:	2b04      	cmp	r3, #4
 8002554:	d107      	bne.n	8002566 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002564:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e076      	b.n	8002658 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800256a:	88fb      	ldrh	r3, [r7, #6]
 800256c:	2b01      	cmp	r3, #1
 800256e:	d105      	bne.n	800257c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002570:	893b      	ldrh	r3, [r7, #8]
 8002572:	b2da      	uxtb	r2, r3
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	611a      	str	r2, [r3, #16]
 800257a:	e021      	b.n	80025c0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800257c:	893b      	ldrh	r3, [r7, #8]
 800257e:	0a1b      	lsrs	r3, r3, #8
 8002580:	b29b      	uxth	r3, r3
 8002582:	b2da      	uxtb	r2, r3
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800258a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800258c:	6a39      	ldr	r1, [r7, #32]
 800258e:	68f8      	ldr	r0, [r7, #12]
 8002590:	f000 f982 	bl	8002898 <I2C_WaitOnTXEFlagUntilTimeout>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d00d      	beq.n	80025b6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259e:	2b04      	cmp	r3, #4
 80025a0:	d107      	bne.n	80025b2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e050      	b.n	8002658 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80025b6:	893b      	ldrh	r3, [r7, #8]
 80025b8:	b2da      	uxtb	r2, r3
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80025c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025c2:	6a39      	ldr	r1, [r7, #32]
 80025c4:	68f8      	ldr	r0, [r7, #12]
 80025c6:	f000 f967 	bl	8002898 <I2C_WaitOnTXEFlagUntilTimeout>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d00d      	beq.n	80025ec <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d4:	2b04      	cmp	r3, #4
 80025d6:	d107      	bne.n	80025e8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025e6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e035      	b.n	8002658 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80025fa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80025fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fe:	9300      	str	r3, [sp, #0]
 8002600:	6a3b      	ldr	r3, [r7, #32]
 8002602:	2200      	movs	r2, #0
 8002604:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002608:	68f8      	ldr	r0, [r7, #12]
 800260a:	f000 f82b 	bl	8002664 <I2C_WaitOnFlagUntilTimeout>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d00d      	beq.n	8002630 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800261e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002622:	d103      	bne.n	800262c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800262a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800262c:	2303      	movs	r3, #3
 800262e:	e013      	b.n	8002658 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002630:	897b      	ldrh	r3, [r7, #10]
 8002632:	b2db      	uxtb	r3, r3
 8002634:	f043 0301 	orr.w	r3, r3, #1
 8002638:	b2da      	uxtb	r2, r3
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002642:	6a3a      	ldr	r2, [r7, #32]
 8002644:	4906      	ldr	r1, [pc, #24]	@ (8002660 <I2C_RequestMemoryRead+0x1cc>)
 8002646:	68f8      	ldr	r0, [r7, #12]
 8002648:	f000 f886 	bl	8002758 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e000      	b.n	8002658 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002656:	2300      	movs	r3, #0
}
 8002658:	4618      	mov	r0, r3
 800265a:	3718      	adds	r7, #24
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	00010002 	.word	0x00010002

08002664 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	603b      	str	r3, [r7, #0]
 8002670:	4613      	mov	r3, r2
 8002672:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002674:	e048      	b.n	8002708 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800267c:	d044      	beq.n	8002708 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800267e:	f7fe fe45 	bl	800130c <HAL_GetTick>
 8002682:	4602      	mov	r2, r0
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	683a      	ldr	r2, [r7, #0]
 800268a:	429a      	cmp	r2, r3
 800268c:	d302      	bcc.n	8002694 <I2C_WaitOnFlagUntilTimeout+0x30>
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d139      	bne.n	8002708 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	0c1b      	lsrs	r3, r3, #16
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b01      	cmp	r3, #1
 800269c:	d10d      	bne.n	80026ba <I2C_WaitOnFlagUntilTimeout+0x56>
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	695b      	ldr	r3, [r3, #20]
 80026a4:	43da      	mvns	r2, r3
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	4013      	ands	r3, r2
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	bf0c      	ite	eq
 80026b0:	2301      	moveq	r3, #1
 80026b2:	2300      	movne	r3, #0
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	461a      	mov	r2, r3
 80026b8:	e00c      	b.n	80026d4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	699b      	ldr	r3, [r3, #24]
 80026c0:	43da      	mvns	r2, r3
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	4013      	ands	r3, r2
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	bf0c      	ite	eq
 80026cc:	2301      	moveq	r3, #1
 80026ce:	2300      	movne	r3, #0
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	461a      	mov	r2, r3
 80026d4:	79fb      	ldrb	r3, [r7, #7]
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d116      	bne.n	8002708 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2200      	movs	r2, #0
 80026de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2220      	movs	r2, #32
 80026e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f4:	f043 0220 	orr.w	r2, r3, #32
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e023      	b.n	8002750 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	0c1b      	lsrs	r3, r3, #16
 800270c:	b2db      	uxtb	r3, r3
 800270e:	2b01      	cmp	r3, #1
 8002710:	d10d      	bne.n	800272e <I2C_WaitOnFlagUntilTimeout+0xca>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	695b      	ldr	r3, [r3, #20]
 8002718:	43da      	mvns	r2, r3
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	4013      	ands	r3, r2
 800271e:	b29b      	uxth	r3, r3
 8002720:	2b00      	cmp	r3, #0
 8002722:	bf0c      	ite	eq
 8002724:	2301      	moveq	r3, #1
 8002726:	2300      	movne	r3, #0
 8002728:	b2db      	uxtb	r3, r3
 800272a:	461a      	mov	r2, r3
 800272c:	e00c      	b.n	8002748 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	699b      	ldr	r3, [r3, #24]
 8002734:	43da      	mvns	r2, r3
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	4013      	ands	r3, r2
 800273a:	b29b      	uxth	r3, r3
 800273c:	2b00      	cmp	r3, #0
 800273e:	bf0c      	ite	eq
 8002740:	2301      	moveq	r3, #1
 8002742:	2300      	movne	r3, #0
 8002744:	b2db      	uxtb	r3, r3
 8002746:	461a      	mov	r2, r3
 8002748:	79fb      	ldrb	r3, [r7, #7]
 800274a:	429a      	cmp	r2, r3
 800274c:	d093      	beq.n	8002676 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3710      	adds	r7, #16
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	607a      	str	r2, [r7, #4]
 8002764:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002766:	e071      	b.n	800284c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	695b      	ldr	r3, [r3, #20]
 800276e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002772:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002776:	d123      	bne.n	80027c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002786:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002790:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2200      	movs	r2, #0
 8002796:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2220      	movs	r2, #32
 800279c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ac:	f043 0204 	orr.w	r2, r3, #4
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e067      	b.n	8002890 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027c6:	d041      	beq.n	800284c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027c8:	f7fe fda0 	bl	800130c <HAL_GetTick>
 80027cc:	4602      	mov	r2, r0
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d302      	bcc.n	80027de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d136      	bne.n	800284c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	0c1b      	lsrs	r3, r3, #16
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d10c      	bne.n	8002802 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	695b      	ldr	r3, [r3, #20]
 80027ee:	43da      	mvns	r2, r3
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	4013      	ands	r3, r2
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	bf14      	ite	ne
 80027fa:	2301      	movne	r3, #1
 80027fc:	2300      	moveq	r3, #0
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	e00b      	b.n	800281a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	699b      	ldr	r3, [r3, #24]
 8002808:	43da      	mvns	r2, r3
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	4013      	ands	r3, r2
 800280e:	b29b      	uxth	r3, r3
 8002810:	2b00      	cmp	r3, #0
 8002812:	bf14      	ite	ne
 8002814:	2301      	movne	r3, #1
 8002816:	2300      	moveq	r3, #0
 8002818:	b2db      	uxtb	r3, r3
 800281a:	2b00      	cmp	r3, #0
 800281c:	d016      	beq.n	800284c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2200      	movs	r2, #0
 8002822:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2220      	movs	r2, #32
 8002828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002838:	f043 0220 	orr.w	r2, r3, #32
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2200      	movs	r2, #0
 8002844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e021      	b.n	8002890 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	0c1b      	lsrs	r3, r3, #16
 8002850:	b2db      	uxtb	r3, r3
 8002852:	2b01      	cmp	r3, #1
 8002854:	d10c      	bne.n	8002870 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	695b      	ldr	r3, [r3, #20]
 800285c:	43da      	mvns	r2, r3
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	4013      	ands	r3, r2
 8002862:	b29b      	uxth	r3, r3
 8002864:	2b00      	cmp	r3, #0
 8002866:	bf14      	ite	ne
 8002868:	2301      	movne	r3, #1
 800286a:	2300      	moveq	r3, #0
 800286c:	b2db      	uxtb	r3, r3
 800286e:	e00b      	b.n	8002888 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	699b      	ldr	r3, [r3, #24]
 8002876:	43da      	mvns	r2, r3
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	4013      	ands	r3, r2
 800287c:	b29b      	uxth	r3, r3
 800287e:	2b00      	cmp	r3, #0
 8002880:	bf14      	ite	ne
 8002882:	2301      	movne	r3, #1
 8002884:	2300      	moveq	r3, #0
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2b00      	cmp	r3, #0
 800288a:	f47f af6d 	bne.w	8002768 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800288e:	2300      	movs	r3, #0
}
 8002890:	4618      	mov	r0, r3
 8002892:	3710      	adds	r7, #16
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80028a4:	e034      	b.n	8002910 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	f000 f8e3 	bl	8002a72 <I2C_IsAcknowledgeFailed>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e034      	b.n	8002920 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028bc:	d028      	beq.n	8002910 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028be:	f7fe fd25 	bl	800130c <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	68ba      	ldr	r2, [r7, #8]
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d302      	bcc.n	80028d4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d11d      	bne.n	8002910 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	695b      	ldr	r3, [r3, #20]
 80028da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028de:	2b80      	cmp	r3, #128	@ 0x80
 80028e0:	d016      	beq.n	8002910 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2200      	movs	r2, #0
 80028e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2220      	movs	r2, #32
 80028ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fc:	f043 0220 	orr.w	r2, r3, #32
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e007      	b.n	8002920 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	695b      	ldr	r3, [r3, #20]
 8002916:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800291a:	2b80      	cmp	r3, #128	@ 0x80
 800291c:	d1c3      	bne.n	80028a6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800291e:	2300      	movs	r3, #0
}
 8002920:	4618      	mov	r0, r3
 8002922:	3710      	adds	r7, #16
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	60b9      	str	r1, [r7, #8]
 8002932:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002934:	e034      	b.n	80029a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002936:	68f8      	ldr	r0, [r7, #12]
 8002938:	f000 f89b 	bl	8002a72 <I2C_IsAcknowledgeFailed>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e034      	b.n	80029b0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800294c:	d028      	beq.n	80029a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800294e:	f7fe fcdd 	bl	800130c <HAL_GetTick>
 8002952:	4602      	mov	r2, r0
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	68ba      	ldr	r2, [r7, #8]
 800295a:	429a      	cmp	r2, r3
 800295c:	d302      	bcc.n	8002964 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d11d      	bne.n	80029a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	695b      	ldr	r3, [r3, #20]
 800296a:	f003 0304 	and.w	r3, r3, #4
 800296e:	2b04      	cmp	r3, #4
 8002970:	d016      	beq.n	80029a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2200      	movs	r2, #0
 8002976:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2220      	movs	r2, #32
 800297c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2200      	movs	r2, #0
 8002984:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298c:	f043 0220 	orr.w	r2, r3, #32
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e007      	b.n	80029b0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	f003 0304 	and.w	r3, r3, #4
 80029aa:	2b04      	cmp	r3, #4
 80029ac:	d1c3      	bne.n	8002936 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	60f8      	str	r0, [r7, #12]
 80029c0:	60b9      	str	r1, [r7, #8]
 80029c2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80029c4:	e049      	b.n	8002a5a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	695b      	ldr	r3, [r3, #20]
 80029cc:	f003 0310 	and.w	r3, r3, #16
 80029d0:	2b10      	cmp	r3, #16
 80029d2:	d119      	bne.n	8002a08 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f06f 0210 	mvn.w	r2, #16
 80029dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2200      	movs	r2, #0
 80029e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2220      	movs	r2, #32
 80029e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2200      	movs	r2, #0
 80029f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2200      	movs	r2, #0
 8002a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e030      	b.n	8002a6a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a08:	f7fe fc80 	bl	800130c <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	68ba      	ldr	r2, [r7, #8]
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d302      	bcc.n	8002a1e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d11d      	bne.n	8002a5a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	695b      	ldr	r3, [r3, #20]
 8002a24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a28:	2b40      	cmp	r3, #64	@ 0x40
 8002a2a:	d016      	beq.n	8002a5a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2220      	movs	r2, #32
 8002a36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a46:	f043 0220 	orr.w	r2, r3, #32
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2200      	movs	r2, #0
 8002a52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e007      	b.n	8002a6a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	695b      	ldr	r3, [r3, #20]
 8002a60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a64:	2b40      	cmp	r3, #64	@ 0x40
 8002a66:	d1ae      	bne.n	80029c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}

08002a72 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002a72:	b480      	push	{r7}
 8002a74:	b083      	sub	sp, #12
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	695b      	ldr	r3, [r3, #20]
 8002a80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a88:	d11b      	bne.n	8002ac2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002a92:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2200      	movs	r2, #0
 8002a98:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2220      	movs	r2, #32
 8002a9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aae:	f043 0204 	orr.w	r2, r3, #4
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e000      	b.n	8002ac4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002ac2:	2300      	movs	r3, #0
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr

08002ad0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002ada:	2300      	movs	r3, #0
 8002adc:	603b      	str	r3, [r7, #0]
 8002ade:	4b20      	ldr	r3, [pc, #128]	@ (8002b60 <HAL_PWREx_EnableOverDrive+0x90>)
 8002ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae2:	4a1f      	ldr	r2, [pc, #124]	@ (8002b60 <HAL_PWREx_EnableOverDrive+0x90>)
 8002ae4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ae8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002aea:	4b1d      	ldr	r3, [pc, #116]	@ (8002b60 <HAL_PWREx_EnableOverDrive+0x90>)
 8002aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002af2:	603b      	str	r3, [r7, #0]
 8002af4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002af6:	4b1b      	ldr	r3, [pc, #108]	@ (8002b64 <HAL_PWREx_EnableOverDrive+0x94>)
 8002af8:	2201      	movs	r2, #1
 8002afa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002afc:	f7fe fc06 	bl	800130c <HAL_GetTick>
 8002b00:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002b02:	e009      	b.n	8002b18 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002b04:	f7fe fc02 	bl	800130c <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b12:	d901      	bls.n	8002b18 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	e01f      	b.n	8002b58 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002b18:	4b13      	ldr	r3, [pc, #76]	@ (8002b68 <HAL_PWREx_EnableOverDrive+0x98>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b24:	d1ee      	bne.n	8002b04 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002b26:	4b11      	ldr	r3, [pc, #68]	@ (8002b6c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002b28:	2201      	movs	r2, #1
 8002b2a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b2c:	f7fe fbee 	bl	800130c <HAL_GetTick>
 8002b30:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002b32:	e009      	b.n	8002b48 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002b34:	f7fe fbea 	bl	800130c <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b42:	d901      	bls.n	8002b48 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e007      	b.n	8002b58 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002b48:	4b07      	ldr	r3, [pc, #28]	@ (8002b68 <HAL_PWREx_EnableOverDrive+0x98>)
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b50:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002b54:	d1ee      	bne.n	8002b34 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3708      	adds	r7, #8
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	40023800 	.word	0x40023800
 8002b64:	420e0040 	.word	0x420e0040
 8002b68:	40007000 	.word	0x40007000
 8002b6c:	420e0044 	.word	0x420e0044

08002b70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d101      	bne.n	8002b84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e0cc      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b84:	4b68      	ldr	r3, [pc, #416]	@ (8002d28 <HAL_RCC_ClockConfig+0x1b8>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 030f 	and.w	r3, r3, #15
 8002b8c:	683a      	ldr	r2, [r7, #0]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d90c      	bls.n	8002bac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b92:	4b65      	ldr	r3, [pc, #404]	@ (8002d28 <HAL_RCC_ClockConfig+0x1b8>)
 8002b94:	683a      	ldr	r2, [r7, #0]
 8002b96:	b2d2      	uxtb	r2, r2
 8002b98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b9a:	4b63      	ldr	r3, [pc, #396]	@ (8002d28 <HAL_RCC_ClockConfig+0x1b8>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 030f 	and.w	r3, r3, #15
 8002ba2:	683a      	ldr	r2, [r7, #0]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d001      	beq.n	8002bac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e0b8      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f003 0302 	and.w	r3, r3, #2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d020      	beq.n	8002bfa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0304 	and.w	r3, r3, #4
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d005      	beq.n	8002bd0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bc4:	4b59      	ldr	r3, [pc, #356]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	4a58      	ldr	r2, [pc, #352]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002bca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002bce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0308 	and.w	r3, r3, #8
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d005      	beq.n	8002be8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bdc:	4b53      	ldr	r3, [pc, #332]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	4a52      	ldr	r2, [pc, #328]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002be2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002be6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002be8:	4b50      	ldr	r3, [pc, #320]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	494d      	ldr	r1, [pc, #308]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0301 	and.w	r3, r3, #1
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d044      	beq.n	8002c90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d107      	bne.n	8002c1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c0e:	4b47      	ldr	r3, [pc, #284]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d119      	bne.n	8002c4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e07f      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d003      	beq.n	8002c2e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c2a:	2b03      	cmp	r3, #3
 8002c2c:	d107      	bne.n	8002c3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c2e:	4b3f      	ldr	r3, [pc, #252]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d109      	bne.n	8002c4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e06f      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c3e:	4b3b      	ldr	r3, [pc, #236]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 0302 	and.w	r3, r3, #2
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d101      	bne.n	8002c4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e067      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c4e:	4b37      	ldr	r3, [pc, #220]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	f023 0203 	bic.w	r2, r3, #3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	4934      	ldr	r1, [pc, #208]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c60:	f7fe fb54 	bl	800130c <HAL_GetTick>
 8002c64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c66:	e00a      	b.n	8002c7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c68:	f7fe fb50 	bl	800130c <HAL_GetTick>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d901      	bls.n	8002c7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e04f      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c7e:	4b2b      	ldr	r3, [pc, #172]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f003 020c 	and.w	r2, r3, #12
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d1eb      	bne.n	8002c68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c90:	4b25      	ldr	r3, [pc, #148]	@ (8002d28 <HAL_RCC_ClockConfig+0x1b8>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 030f 	and.w	r3, r3, #15
 8002c98:	683a      	ldr	r2, [r7, #0]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d20c      	bcs.n	8002cb8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c9e:	4b22      	ldr	r3, [pc, #136]	@ (8002d28 <HAL_RCC_ClockConfig+0x1b8>)
 8002ca0:	683a      	ldr	r2, [r7, #0]
 8002ca2:	b2d2      	uxtb	r2, r2
 8002ca4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ca6:	4b20      	ldr	r3, [pc, #128]	@ (8002d28 <HAL_RCC_ClockConfig+0x1b8>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 030f 	and.w	r3, r3, #15
 8002cae:	683a      	ldr	r2, [r7, #0]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d001      	beq.n	8002cb8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e032      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0304 	and.w	r3, r3, #4
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d008      	beq.n	8002cd6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cc4:	4b19      	ldr	r3, [pc, #100]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	4916      	ldr	r1, [pc, #88]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0308 	and.w	r3, r3, #8
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d009      	beq.n	8002cf6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ce2:	4b12      	ldr	r3, [pc, #72]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	691b      	ldr	r3, [r3, #16]
 8002cee:	00db      	lsls	r3, r3, #3
 8002cf0:	490e      	ldr	r1, [pc, #56]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cf6:	f000 f855 	bl	8002da4 <HAL_RCC_GetSysClockFreq>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	091b      	lsrs	r3, r3, #4
 8002d02:	f003 030f 	and.w	r3, r3, #15
 8002d06:	490a      	ldr	r1, [pc, #40]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c0>)
 8002d08:	5ccb      	ldrb	r3, [r1, r3]
 8002d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d0e:	4a09      	ldr	r2, [pc, #36]	@ (8002d34 <HAL_RCC_ClockConfig+0x1c4>)
 8002d10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002d12:	4b09      	ldr	r3, [pc, #36]	@ (8002d38 <HAL_RCC_ClockConfig+0x1c8>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7fe fab4 	bl	8001284 <HAL_InitTick>

  return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3710      	adds	r7, #16
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	40023c00 	.word	0x40023c00
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	08008550 	.word	0x08008550
 8002d34:	20000018 	.word	0x20000018
 8002d38:	2000001c 	.word	0x2000001c

08002d3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d40:	4b03      	ldr	r3, [pc, #12]	@ (8002d50 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d42:	681b      	ldr	r3, [r3, #0]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	20000018 	.word	0x20000018

08002d54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d58:	f7ff fff0 	bl	8002d3c <HAL_RCC_GetHCLKFreq>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	4b05      	ldr	r3, [pc, #20]	@ (8002d74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	0a9b      	lsrs	r3, r3, #10
 8002d64:	f003 0307 	and.w	r3, r3, #7
 8002d68:	4903      	ldr	r1, [pc, #12]	@ (8002d78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d6a:	5ccb      	ldrb	r3, [r1, r3]
 8002d6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	40023800 	.word	0x40023800
 8002d78:	08008560 	.word	0x08008560

08002d7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d80:	f7ff ffdc 	bl	8002d3c <HAL_RCC_GetHCLKFreq>
 8002d84:	4602      	mov	r2, r0
 8002d86:	4b05      	ldr	r3, [pc, #20]	@ (8002d9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	0b5b      	lsrs	r3, r3, #13
 8002d8c:	f003 0307 	and.w	r3, r3, #7
 8002d90:	4903      	ldr	r1, [pc, #12]	@ (8002da0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d92:	5ccb      	ldrb	r3, [r1, r3]
 8002d94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	40023800 	.word	0x40023800
 8002da0:	08008560 	.word	0x08008560

08002da4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002da4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002da8:	b0ae      	sub	sp, #184	@ 0xb8
 8002daa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002dac:	2300      	movs	r3, #0
 8002dae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002db2:	2300      	movs	r3, #0
 8002db4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002db8:	2300      	movs	r3, #0
 8002dba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002dca:	4bcb      	ldr	r3, [pc, #812]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f003 030c 	and.w	r3, r3, #12
 8002dd2:	2b0c      	cmp	r3, #12
 8002dd4:	f200 8206 	bhi.w	80031e4 <HAL_RCC_GetSysClockFreq+0x440>
 8002dd8:	a201      	add	r2, pc, #4	@ (adr r2, 8002de0 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dde:	bf00      	nop
 8002de0:	08002e15 	.word	0x08002e15
 8002de4:	080031e5 	.word	0x080031e5
 8002de8:	080031e5 	.word	0x080031e5
 8002dec:	080031e5 	.word	0x080031e5
 8002df0:	08002e1d 	.word	0x08002e1d
 8002df4:	080031e5 	.word	0x080031e5
 8002df8:	080031e5 	.word	0x080031e5
 8002dfc:	080031e5 	.word	0x080031e5
 8002e00:	08002e25 	.word	0x08002e25
 8002e04:	080031e5 	.word	0x080031e5
 8002e08:	080031e5 	.word	0x080031e5
 8002e0c:	080031e5 	.word	0x080031e5
 8002e10:	08003015 	.word	0x08003015
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e14:	4bb9      	ldr	r3, [pc, #740]	@ (80030fc <HAL_RCC_GetSysClockFreq+0x358>)
 8002e16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e1a:	e1e7      	b.n	80031ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e1c:	4bb8      	ldr	r3, [pc, #736]	@ (8003100 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002e1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e22:	e1e3      	b.n	80031ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e24:	4bb4      	ldr	r3, [pc, #720]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e2c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e30:	4bb1      	ldr	r3, [pc, #708]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d071      	beq.n	8002f20 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e3c:	4bae      	ldr	r3, [pc, #696]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	099b      	lsrs	r3, r3, #6
 8002e42:	2200      	movs	r2, #0
 8002e44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002e48:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002e4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002e50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e54:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002e58:	2300      	movs	r3, #0
 8002e5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002e5e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002e62:	4622      	mov	r2, r4
 8002e64:	462b      	mov	r3, r5
 8002e66:	f04f 0000 	mov.w	r0, #0
 8002e6a:	f04f 0100 	mov.w	r1, #0
 8002e6e:	0159      	lsls	r1, r3, #5
 8002e70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e74:	0150      	lsls	r0, r2, #5
 8002e76:	4602      	mov	r2, r0
 8002e78:	460b      	mov	r3, r1
 8002e7a:	4621      	mov	r1, r4
 8002e7c:	1a51      	subs	r1, r2, r1
 8002e7e:	6439      	str	r1, [r7, #64]	@ 0x40
 8002e80:	4629      	mov	r1, r5
 8002e82:	eb63 0301 	sbc.w	r3, r3, r1
 8002e86:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e88:	f04f 0200 	mov.w	r2, #0
 8002e8c:	f04f 0300 	mov.w	r3, #0
 8002e90:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002e94:	4649      	mov	r1, r9
 8002e96:	018b      	lsls	r3, r1, #6
 8002e98:	4641      	mov	r1, r8
 8002e9a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e9e:	4641      	mov	r1, r8
 8002ea0:	018a      	lsls	r2, r1, #6
 8002ea2:	4641      	mov	r1, r8
 8002ea4:	1a51      	subs	r1, r2, r1
 8002ea6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002ea8:	4649      	mov	r1, r9
 8002eaa:	eb63 0301 	sbc.w	r3, r3, r1
 8002eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002eb0:	f04f 0200 	mov.w	r2, #0
 8002eb4:	f04f 0300 	mov.w	r3, #0
 8002eb8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002ebc:	4649      	mov	r1, r9
 8002ebe:	00cb      	lsls	r3, r1, #3
 8002ec0:	4641      	mov	r1, r8
 8002ec2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ec6:	4641      	mov	r1, r8
 8002ec8:	00ca      	lsls	r2, r1, #3
 8002eca:	4610      	mov	r0, r2
 8002ecc:	4619      	mov	r1, r3
 8002ece:	4603      	mov	r3, r0
 8002ed0:	4622      	mov	r2, r4
 8002ed2:	189b      	adds	r3, r3, r2
 8002ed4:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ed6:	462b      	mov	r3, r5
 8002ed8:	460a      	mov	r2, r1
 8002eda:	eb42 0303 	adc.w	r3, r2, r3
 8002ede:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ee0:	f04f 0200 	mov.w	r2, #0
 8002ee4:	f04f 0300 	mov.w	r3, #0
 8002ee8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002eec:	4629      	mov	r1, r5
 8002eee:	024b      	lsls	r3, r1, #9
 8002ef0:	4621      	mov	r1, r4
 8002ef2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002ef6:	4621      	mov	r1, r4
 8002ef8:	024a      	lsls	r2, r1, #9
 8002efa:	4610      	mov	r0, r2
 8002efc:	4619      	mov	r1, r3
 8002efe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f02:	2200      	movs	r2, #0
 8002f04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002f08:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002f0c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002f10:	f7fd f9d6 	bl	80002c0 <__aeabi_uldivmod>
 8002f14:	4602      	mov	r2, r0
 8002f16:	460b      	mov	r3, r1
 8002f18:	4613      	mov	r3, r2
 8002f1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002f1e:	e067      	b.n	8002ff0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f20:	4b75      	ldr	r3, [pc, #468]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	099b      	lsrs	r3, r3, #6
 8002f26:	2200      	movs	r2, #0
 8002f28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002f2c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002f30:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002f34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f38:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002f3e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002f42:	4622      	mov	r2, r4
 8002f44:	462b      	mov	r3, r5
 8002f46:	f04f 0000 	mov.w	r0, #0
 8002f4a:	f04f 0100 	mov.w	r1, #0
 8002f4e:	0159      	lsls	r1, r3, #5
 8002f50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f54:	0150      	lsls	r0, r2, #5
 8002f56:	4602      	mov	r2, r0
 8002f58:	460b      	mov	r3, r1
 8002f5a:	4621      	mov	r1, r4
 8002f5c:	1a51      	subs	r1, r2, r1
 8002f5e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002f60:	4629      	mov	r1, r5
 8002f62:	eb63 0301 	sbc.w	r3, r3, r1
 8002f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f68:	f04f 0200 	mov.w	r2, #0
 8002f6c:	f04f 0300 	mov.w	r3, #0
 8002f70:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002f74:	4649      	mov	r1, r9
 8002f76:	018b      	lsls	r3, r1, #6
 8002f78:	4641      	mov	r1, r8
 8002f7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f7e:	4641      	mov	r1, r8
 8002f80:	018a      	lsls	r2, r1, #6
 8002f82:	4641      	mov	r1, r8
 8002f84:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f88:	4649      	mov	r1, r9
 8002f8a:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f8e:	f04f 0200 	mov.w	r2, #0
 8002f92:	f04f 0300 	mov.w	r3, #0
 8002f96:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002f9a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002f9e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002fa2:	4692      	mov	sl, r2
 8002fa4:	469b      	mov	fp, r3
 8002fa6:	4623      	mov	r3, r4
 8002fa8:	eb1a 0303 	adds.w	r3, sl, r3
 8002fac:	623b      	str	r3, [r7, #32]
 8002fae:	462b      	mov	r3, r5
 8002fb0:	eb4b 0303 	adc.w	r3, fp, r3
 8002fb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fb6:	f04f 0200 	mov.w	r2, #0
 8002fba:	f04f 0300 	mov.w	r3, #0
 8002fbe:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002fc2:	4629      	mov	r1, r5
 8002fc4:	028b      	lsls	r3, r1, #10
 8002fc6:	4621      	mov	r1, r4
 8002fc8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002fcc:	4621      	mov	r1, r4
 8002fce:	028a      	lsls	r2, r1, #10
 8002fd0:	4610      	mov	r0, r2
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002fd8:	2200      	movs	r2, #0
 8002fda:	673b      	str	r3, [r7, #112]	@ 0x70
 8002fdc:	677a      	str	r2, [r7, #116]	@ 0x74
 8002fde:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002fe2:	f7fd f96d 	bl	80002c0 <__aeabi_uldivmod>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	460b      	mov	r3, r1
 8002fea:	4613      	mov	r3, r2
 8002fec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002ff0:	4b41      	ldr	r3, [pc, #260]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	0c1b      	lsrs	r3, r3, #16
 8002ff6:	f003 0303 	and.w	r3, r3, #3
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	005b      	lsls	r3, r3, #1
 8002ffe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003002:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003006:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800300a:	fbb2 f3f3 	udiv	r3, r2, r3
 800300e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003012:	e0eb      	b.n	80031ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003014:	4b38      	ldr	r3, [pc, #224]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800301c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003020:	4b35      	ldr	r3, [pc, #212]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d06b      	beq.n	8003104 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800302c:	4b32      	ldr	r3, [pc, #200]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x354>)
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	099b      	lsrs	r3, r3, #6
 8003032:	2200      	movs	r2, #0
 8003034:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003036:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003038:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800303a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800303e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003040:	2300      	movs	r3, #0
 8003042:	667b      	str	r3, [r7, #100]	@ 0x64
 8003044:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003048:	4622      	mov	r2, r4
 800304a:	462b      	mov	r3, r5
 800304c:	f04f 0000 	mov.w	r0, #0
 8003050:	f04f 0100 	mov.w	r1, #0
 8003054:	0159      	lsls	r1, r3, #5
 8003056:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800305a:	0150      	lsls	r0, r2, #5
 800305c:	4602      	mov	r2, r0
 800305e:	460b      	mov	r3, r1
 8003060:	4621      	mov	r1, r4
 8003062:	1a51      	subs	r1, r2, r1
 8003064:	61b9      	str	r1, [r7, #24]
 8003066:	4629      	mov	r1, r5
 8003068:	eb63 0301 	sbc.w	r3, r3, r1
 800306c:	61fb      	str	r3, [r7, #28]
 800306e:	f04f 0200 	mov.w	r2, #0
 8003072:	f04f 0300 	mov.w	r3, #0
 8003076:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800307a:	4659      	mov	r1, fp
 800307c:	018b      	lsls	r3, r1, #6
 800307e:	4651      	mov	r1, sl
 8003080:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003084:	4651      	mov	r1, sl
 8003086:	018a      	lsls	r2, r1, #6
 8003088:	4651      	mov	r1, sl
 800308a:	ebb2 0801 	subs.w	r8, r2, r1
 800308e:	4659      	mov	r1, fp
 8003090:	eb63 0901 	sbc.w	r9, r3, r1
 8003094:	f04f 0200 	mov.w	r2, #0
 8003098:	f04f 0300 	mov.w	r3, #0
 800309c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80030a0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80030a4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80030a8:	4690      	mov	r8, r2
 80030aa:	4699      	mov	r9, r3
 80030ac:	4623      	mov	r3, r4
 80030ae:	eb18 0303 	adds.w	r3, r8, r3
 80030b2:	613b      	str	r3, [r7, #16]
 80030b4:	462b      	mov	r3, r5
 80030b6:	eb49 0303 	adc.w	r3, r9, r3
 80030ba:	617b      	str	r3, [r7, #20]
 80030bc:	f04f 0200 	mov.w	r2, #0
 80030c0:	f04f 0300 	mov.w	r3, #0
 80030c4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80030c8:	4629      	mov	r1, r5
 80030ca:	024b      	lsls	r3, r1, #9
 80030cc:	4621      	mov	r1, r4
 80030ce:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80030d2:	4621      	mov	r1, r4
 80030d4:	024a      	lsls	r2, r1, #9
 80030d6:	4610      	mov	r0, r2
 80030d8:	4619      	mov	r1, r3
 80030da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80030de:	2200      	movs	r2, #0
 80030e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80030e2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80030e4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80030e8:	f7fd f8ea 	bl	80002c0 <__aeabi_uldivmod>
 80030ec:	4602      	mov	r2, r0
 80030ee:	460b      	mov	r3, r1
 80030f0:	4613      	mov	r3, r2
 80030f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80030f6:	e065      	b.n	80031c4 <HAL_RCC_GetSysClockFreq+0x420>
 80030f8:	40023800 	.word	0x40023800
 80030fc:	00f42400 	.word	0x00f42400
 8003100:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003104:	4b3d      	ldr	r3, [pc, #244]	@ (80031fc <HAL_RCC_GetSysClockFreq+0x458>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	099b      	lsrs	r3, r3, #6
 800310a:	2200      	movs	r2, #0
 800310c:	4618      	mov	r0, r3
 800310e:	4611      	mov	r1, r2
 8003110:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003114:	653b      	str	r3, [r7, #80]	@ 0x50
 8003116:	2300      	movs	r3, #0
 8003118:	657b      	str	r3, [r7, #84]	@ 0x54
 800311a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800311e:	4642      	mov	r2, r8
 8003120:	464b      	mov	r3, r9
 8003122:	f04f 0000 	mov.w	r0, #0
 8003126:	f04f 0100 	mov.w	r1, #0
 800312a:	0159      	lsls	r1, r3, #5
 800312c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003130:	0150      	lsls	r0, r2, #5
 8003132:	4602      	mov	r2, r0
 8003134:	460b      	mov	r3, r1
 8003136:	4641      	mov	r1, r8
 8003138:	1a51      	subs	r1, r2, r1
 800313a:	60b9      	str	r1, [r7, #8]
 800313c:	4649      	mov	r1, r9
 800313e:	eb63 0301 	sbc.w	r3, r3, r1
 8003142:	60fb      	str	r3, [r7, #12]
 8003144:	f04f 0200 	mov.w	r2, #0
 8003148:	f04f 0300 	mov.w	r3, #0
 800314c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003150:	4659      	mov	r1, fp
 8003152:	018b      	lsls	r3, r1, #6
 8003154:	4651      	mov	r1, sl
 8003156:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800315a:	4651      	mov	r1, sl
 800315c:	018a      	lsls	r2, r1, #6
 800315e:	4651      	mov	r1, sl
 8003160:	1a54      	subs	r4, r2, r1
 8003162:	4659      	mov	r1, fp
 8003164:	eb63 0501 	sbc.w	r5, r3, r1
 8003168:	f04f 0200 	mov.w	r2, #0
 800316c:	f04f 0300 	mov.w	r3, #0
 8003170:	00eb      	lsls	r3, r5, #3
 8003172:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003176:	00e2      	lsls	r2, r4, #3
 8003178:	4614      	mov	r4, r2
 800317a:	461d      	mov	r5, r3
 800317c:	4643      	mov	r3, r8
 800317e:	18e3      	adds	r3, r4, r3
 8003180:	603b      	str	r3, [r7, #0]
 8003182:	464b      	mov	r3, r9
 8003184:	eb45 0303 	adc.w	r3, r5, r3
 8003188:	607b      	str	r3, [r7, #4]
 800318a:	f04f 0200 	mov.w	r2, #0
 800318e:	f04f 0300 	mov.w	r3, #0
 8003192:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003196:	4629      	mov	r1, r5
 8003198:	028b      	lsls	r3, r1, #10
 800319a:	4621      	mov	r1, r4
 800319c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80031a0:	4621      	mov	r1, r4
 80031a2:	028a      	lsls	r2, r1, #10
 80031a4:	4610      	mov	r0, r2
 80031a6:	4619      	mov	r1, r3
 80031a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80031ac:	2200      	movs	r2, #0
 80031ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80031b0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80031b2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80031b6:	f7fd f883 	bl	80002c0 <__aeabi_uldivmod>
 80031ba:	4602      	mov	r2, r0
 80031bc:	460b      	mov	r3, r1
 80031be:	4613      	mov	r3, r2
 80031c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80031c4:	4b0d      	ldr	r3, [pc, #52]	@ (80031fc <HAL_RCC_GetSysClockFreq+0x458>)
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	0f1b      	lsrs	r3, r3, #28
 80031ca:	f003 0307 	and.w	r3, r3, #7
 80031ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80031d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80031d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80031da:	fbb2 f3f3 	udiv	r3, r2, r3
 80031de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80031e2:	e003      	b.n	80031ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031e4:	4b06      	ldr	r3, [pc, #24]	@ (8003200 <HAL_RCC_GetSysClockFreq+0x45c>)
 80031e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80031ea:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031ec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	37b8      	adds	r7, #184	@ 0xb8
 80031f4:	46bd      	mov	sp, r7
 80031f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031fa:	bf00      	nop
 80031fc:	40023800 	.word	0x40023800
 8003200:	00f42400 	.word	0x00f42400

08003204 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b086      	sub	sp, #24
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d101      	bne.n	8003216 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e28d      	b.n	8003732 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0301 	and.w	r3, r3, #1
 800321e:	2b00      	cmp	r3, #0
 8003220:	f000 8083 	beq.w	800332a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003224:	4b94      	ldr	r3, [pc, #592]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f003 030c 	and.w	r3, r3, #12
 800322c:	2b04      	cmp	r3, #4
 800322e:	d019      	beq.n	8003264 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003230:	4b91      	ldr	r3, [pc, #580]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f003 030c 	and.w	r3, r3, #12
        || \
 8003238:	2b08      	cmp	r3, #8
 800323a:	d106      	bne.n	800324a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800323c:	4b8e      	ldr	r3, [pc, #568]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003244:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003248:	d00c      	beq.n	8003264 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800324a:	4b8b      	ldr	r3, [pc, #556]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003252:	2b0c      	cmp	r3, #12
 8003254:	d112      	bne.n	800327c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003256:	4b88      	ldr	r3, [pc, #544]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800325e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003262:	d10b      	bne.n	800327c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003264:	4b84      	ldr	r3, [pc, #528]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d05b      	beq.n	8003328 <HAL_RCC_OscConfig+0x124>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d157      	bne.n	8003328 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e25a      	b.n	8003732 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003284:	d106      	bne.n	8003294 <HAL_RCC_OscConfig+0x90>
 8003286:	4b7c      	ldr	r3, [pc, #496]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a7b      	ldr	r2, [pc, #492]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 800328c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003290:	6013      	str	r3, [r2, #0]
 8003292:	e01d      	b.n	80032d0 <HAL_RCC_OscConfig+0xcc>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800329c:	d10c      	bne.n	80032b8 <HAL_RCC_OscConfig+0xb4>
 800329e:	4b76      	ldr	r3, [pc, #472]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a75      	ldr	r2, [pc, #468]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 80032a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032a8:	6013      	str	r3, [r2, #0]
 80032aa:	4b73      	ldr	r3, [pc, #460]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a72      	ldr	r2, [pc, #456]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 80032b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032b4:	6013      	str	r3, [r2, #0]
 80032b6:	e00b      	b.n	80032d0 <HAL_RCC_OscConfig+0xcc>
 80032b8:	4b6f      	ldr	r3, [pc, #444]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a6e      	ldr	r2, [pc, #440]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 80032be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032c2:	6013      	str	r3, [r2, #0]
 80032c4:	4b6c      	ldr	r3, [pc, #432]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a6b      	ldr	r2, [pc, #428]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 80032ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d013      	beq.n	8003300 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d8:	f7fe f818 	bl	800130c <HAL_GetTick>
 80032dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032de:	e008      	b.n	80032f2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032e0:	f7fe f814 	bl	800130c <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	2b64      	cmp	r3, #100	@ 0x64
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e21f      	b.n	8003732 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032f2:	4b61      	ldr	r3, [pc, #388]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d0f0      	beq.n	80032e0 <HAL_RCC_OscConfig+0xdc>
 80032fe:	e014      	b.n	800332a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003300:	f7fe f804 	bl	800130c <HAL_GetTick>
 8003304:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003306:	e008      	b.n	800331a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003308:	f7fe f800 	bl	800130c <HAL_GetTick>
 800330c:	4602      	mov	r2, r0
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	2b64      	cmp	r3, #100	@ 0x64
 8003314:	d901      	bls.n	800331a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e20b      	b.n	8003732 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800331a:	4b57      	ldr	r3, [pc, #348]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1f0      	bne.n	8003308 <HAL_RCC_OscConfig+0x104>
 8003326:	e000      	b.n	800332a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003328:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0302 	and.w	r3, r3, #2
 8003332:	2b00      	cmp	r3, #0
 8003334:	d06f      	beq.n	8003416 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003336:	4b50      	ldr	r3, [pc, #320]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	f003 030c 	and.w	r3, r3, #12
 800333e:	2b00      	cmp	r3, #0
 8003340:	d017      	beq.n	8003372 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003342:	4b4d      	ldr	r3, [pc, #308]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f003 030c 	and.w	r3, r3, #12
        || \
 800334a:	2b08      	cmp	r3, #8
 800334c:	d105      	bne.n	800335a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800334e:	4b4a      	ldr	r3, [pc, #296]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d00b      	beq.n	8003372 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800335a:	4b47      	ldr	r3, [pc, #284]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003362:	2b0c      	cmp	r3, #12
 8003364:	d11c      	bne.n	80033a0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003366:	4b44      	ldr	r3, [pc, #272]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d116      	bne.n	80033a0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003372:	4b41      	ldr	r3, [pc, #260]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0302 	and.w	r3, r3, #2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d005      	beq.n	800338a <HAL_RCC_OscConfig+0x186>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	2b01      	cmp	r3, #1
 8003384:	d001      	beq.n	800338a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e1d3      	b.n	8003732 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800338a:	4b3b      	ldr	r3, [pc, #236]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	691b      	ldr	r3, [r3, #16]
 8003396:	00db      	lsls	r3, r3, #3
 8003398:	4937      	ldr	r1, [pc, #220]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 800339a:	4313      	orrs	r3, r2
 800339c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800339e:	e03a      	b.n	8003416 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d020      	beq.n	80033ea <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033a8:	4b34      	ldr	r3, [pc, #208]	@ (800347c <HAL_RCC_OscConfig+0x278>)
 80033aa:	2201      	movs	r2, #1
 80033ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ae:	f7fd ffad 	bl	800130c <HAL_GetTick>
 80033b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033b4:	e008      	b.n	80033c8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033b6:	f7fd ffa9 	bl	800130c <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d901      	bls.n	80033c8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	e1b4      	b.n	8003732 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033c8:	4b2b      	ldr	r3, [pc, #172]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0302 	and.w	r3, r3, #2
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d0f0      	beq.n	80033b6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033d4:	4b28      	ldr	r3, [pc, #160]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	691b      	ldr	r3, [r3, #16]
 80033e0:	00db      	lsls	r3, r3, #3
 80033e2:	4925      	ldr	r1, [pc, #148]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 80033e4:	4313      	orrs	r3, r2
 80033e6:	600b      	str	r3, [r1, #0]
 80033e8:	e015      	b.n	8003416 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033ea:	4b24      	ldr	r3, [pc, #144]	@ (800347c <HAL_RCC_OscConfig+0x278>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033f0:	f7fd ff8c 	bl	800130c <HAL_GetTick>
 80033f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033f6:	e008      	b.n	800340a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033f8:	f7fd ff88 	bl	800130c <HAL_GetTick>
 80033fc:	4602      	mov	r2, r0
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	2b02      	cmp	r3, #2
 8003404:	d901      	bls.n	800340a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003406:	2303      	movs	r3, #3
 8003408:	e193      	b.n	8003732 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800340a:	4b1b      	ldr	r3, [pc, #108]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 0302 	and.w	r3, r3, #2
 8003412:	2b00      	cmp	r3, #0
 8003414:	d1f0      	bne.n	80033f8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0308 	and.w	r3, r3, #8
 800341e:	2b00      	cmp	r3, #0
 8003420:	d036      	beq.n	8003490 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	695b      	ldr	r3, [r3, #20]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d016      	beq.n	8003458 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800342a:	4b15      	ldr	r3, [pc, #84]	@ (8003480 <HAL_RCC_OscConfig+0x27c>)
 800342c:	2201      	movs	r2, #1
 800342e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003430:	f7fd ff6c 	bl	800130c <HAL_GetTick>
 8003434:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003436:	e008      	b.n	800344a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003438:	f7fd ff68 	bl	800130c <HAL_GetTick>
 800343c:	4602      	mov	r2, r0
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	1ad3      	subs	r3, r2, r3
 8003442:	2b02      	cmp	r3, #2
 8003444:	d901      	bls.n	800344a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003446:	2303      	movs	r3, #3
 8003448:	e173      	b.n	8003732 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800344a:	4b0b      	ldr	r3, [pc, #44]	@ (8003478 <HAL_RCC_OscConfig+0x274>)
 800344c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800344e:	f003 0302 	and.w	r3, r3, #2
 8003452:	2b00      	cmp	r3, #0
 8003454:	d0f0      	beq.n	8003438 <HAL_RCC_OscConfig+0x234>
 8003456:	e01b      	b.n	8003490 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003458:	4b09      	ldr	r3, [pc, #36]	@ (8003480 <HAL_RCC_OscConfig+0x27c>)
 800345a:	2200      	movs	r2, #0
 800345c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800345e:	f7fd ff55 	bl	800130c <HAL_GetTick>
 8003462:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003464:	e00e      	b.n	8003484 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003466:	f7fd ff51 	bl	800130c <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	2b02      	cmp	r3, #2
 8003472:	d907      	bls.n	8003484 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e15c      	b.n	8003732 <HAL_RCC_OscConfig+0x52e>
 8003478:	40023800 	.word	0x40023800
 800347c:	42470000 	.word	0x42470000
 8003480:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003484:	4b8a      	ldr	r3, [pc, #552]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 8003486:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003488:	f003 0302 	and.w	r3, r3, #2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d1ea      	bne.n	8003466 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0304 	and.w	r3, r3, #4
 8003498:	2b00      	cmp	r3, #0
 800349a:	f000 8097 	beq.w	80035cc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800349e:	2300      	movs	r3, #0
 80034a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034a2:	4b83      	ldr	r3, [pc, #524]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 80034a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10f      	bne.n	80034ce <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034ae:	2300      	movs	r3, #0
 80034b0:	60bb      	str	r3, [r7, #8]
 80034b2:	4b7f      	ldr	r3, [pc, #508]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 80034b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b6:	4a7e      	ldr	r2, [pc, #504]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 80034b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80034be:	4b7c      	ldr	r3, [pc, #496]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 80034c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034c6:	60bb      	str	r3, [r7, #8]
 80034c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034ca:	2301      	movs	r3, #1
 80034cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ce:	4b79      	ldr	r3, [pc, #484]	@ (80036b4 <HAL_RCC_OscConfig+0x4b0>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d118      	bne.n	800350c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034da:	4b76      	ldr	r3, [pc, #472]	@ (80036b4 <HAL_RCC_OscConfig+0x4b0>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a75      	ldr	r2, [pc, #468]	@ (80036b4 <HAL_RCC_OscConfig+0x4b0>)
 80034e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034e6:	f7fd ff11 	bl	800130c <HAL_GetTick>
 80034ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ec:	e008      	b.n	8003500 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034ee:	f7fd ff0d 	bl	800130c <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d901      	bls.n	8003500 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e118      	b.n	8003732 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003500:	4b6c      	ldr	r3, [pc, #432]	@ (80036b4 <HAL_RCC_OscConfig+0x4b0>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003508:	2b00      	cmp	r3, #0
 800350a:	d0f0      	beq.n	80034ee <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	2b01      	cmp	r3, #1
 8003512:	d106      	bne.n	8003522 <HAL_RCC_OscConfig+0x31e>
 8003514:	4b66      	ldr	r3, [pc, #408]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 8003516:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003518:	4a65      	ldr	r2, [pc, #404]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 800351a:	f043 0301 	orr.w	r3, r3, #1
 800351e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003520:	e01c      	b.n	800355c <HAL_RCC_OscConfig+0x358>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	2b05      	cmp	r3, #5
 8003528:	d10c      	bne.n	8003544 <HAL_RCC_OscConfig+0x340>
 800352a:	4b61      	ldr	r3, [pc, #388]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 800352c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800352e:	4a60      	ldr	r2, [pc, #384]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 8003530:	f043 0304 	orr.w	r3, r3, #4
 8003534:	6713      	str	r3, [r2, #112]	@ 0x70
 8003536:	4b5e      	ldr	r3, [pc, #376]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 8003538:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800353a:	4a5d      	ldr	r2, [pc, #372]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 800353c:	f043 0301 	orr.w	r3, r3, #1
 8003540:	6713      	str	r3, [r2, #112]	@ 0x70
 8003542:	e00b      	b.n	800355c <HAL_RCC_OscConfig+0x358>
 8003544:	4b5a      	ldr	r3, [pc, #360]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 8003546:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003548:	4a59      	ldr	r2, [pc, #356]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 800354a:	f023 0301 	bic.w	r3, r3, #1
 800354e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003550:	4b57      	ldr	r3, [pc, #348]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 8003552:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003554:	4a56      	ldr	r2, [pc, #344]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 8003556:	f023 0304 	bic.w	r3, r3, #4
 800355a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d015      	beq.n	8003590 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003564:	f7fd fed2 	bl	800130c <HAL_GetTick>
 8003568:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800356a:	e00a      	b.n	8003582 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800356c:	f7fd fece 	bl	800130c <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	f241 3288 	movw	r2, #5000	@ 0x1388
 800357a:	4293      	cmp	r3, r2
 800357c:	d901      	bls.n	8003582 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e0d7      	b.n	8003732 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003582:	4b4b      	ldr	r3, [pc, #300]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 8003584:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003586:	f003 0302 	and.w	r3, r3, #2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d0ee      	beq.n	800356c <HAL_RCC_OscConfig+0x368>
 800358e:	e014      	b.n	80035ba <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003590:	f7fd febc 	bl	800130c <HAL_GetTick>
 8003594:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003596:	e00a      	b.n	80035ae <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003598:	f7fd feb8 	bl	800130c <HAL_GetTick>
 800359c:	4602      	mov	r2, r0
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d901      	bls.n	80035ae <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e0c1      	b.n	8003732 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035ae:	4b40      	ldr	r3, [pc, #256]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 80035b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d1ee      	bne.n	8003598 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80035ba:	7dfb      	ldrb	r3, [r7, #23]
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d105      	bne.n	80035cc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035c0:	4b3b      	ldr	r3, [pc, #236]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 80035c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c4:	4a3a      	ldr	r2, [pc, #232]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 80035c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035ca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	699b      	ldr	r3, [r3, #24]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	f000 80ad 	beq.w	8003730 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80035d6:	4b36      	ldr	r3, [pc, #216]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	f003 030c 	and.w	r3, r3, #12
 80035de:	2b08      	cmp	r3, #8
 80035e0:	d060      	beq.n	80036a4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	699b      	ldr	r3, [r3, #24]
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d145      	bne.n	8003676 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035ea:	4b33      	ldr	r3, [pc, #204]	@ (80036b8 <HAL_RCC_OscConfig+0x4b4>)
 80035ec:	2200      	movs	r2, #0
 80035ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f0:	f7fd fe8c 	bl	800130c <HAL_GetTick>
 80035f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035f6:	e008      	b.n	800360a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035f8:	f7fd fe88 	bl	800130c <HAL_GetTick>
 80035fc:	4602      	mov	r2, r0
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	2b02      	cmp	r3, #2
 8003604:	d901      	bls.n	800360a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e093      	b.n	8003732 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800360a:	4b29      	ldr	r3, [pc, #164]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1f0      	bne.n	80035f8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	69da      	ldr	r2, [r3, #28]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a1b      	ldr	r3, [r3, #32]
 800361e:	431a      	orrs	r2, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003624:	019b      	lsls	r3, r3, #6
 8003626:	431a      	orrs	r2, r3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800362c:	085b      	lsrs	r3, r3, #1
 800362e:	3b01      	subs	r3, #1
 8003630:	041b      	lsls	r3, r3, #16
 8003632:	431a      	orrs	r2, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003638:	061b      	lsls	r3, r3, #24
 800363a:	431a      	orrs	r2, r3
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003640:	071b      	lsls	r3, r3, #28
 8003642:	491b      	ldr	r1, [pc, #108]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 8003644:	4313      	orrs	r3, r2
 8003646:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003648:	4b1b      	ldr	r3, [pc, #108]	@ (80036b8 <HAL_RCC_OscConfig+0x4b4>)
 800364a:	2201      	movs	r2, #1
 800364c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800364e:	f7fd fe5d 	bl	800130c <HAL_GetTick>
 8003652:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003654:	e008      	b.n	8003668 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003656:	f7fd fe59 	bl	800130c <HAL_GetTick>
 800365a:	4602      	mov	r2, r0
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	2b02      	cmp	r3, #2
 8003662:	d901      	bls.n	8003668 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003664:	2303      	movs	r3, #3
 8003666:	e064      	b.n	8003732 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003668:	4b11      	ldr	r3, [pc, #68]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d0f0      	beq.n	8003656 <HAL_RCC_OscConfig+0x452>
 8003674:	e05c      	b.n	8003730 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003676:	4b10      	ldr	r3, [pc, #64]	@ (80036b8 <HAL_RCC_OscConfig+0x4b4>)
 8003678:	2200      	movs	r2, #0
 800367a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800367c:	f7fd fe46 	bl	800130c <HAL_GetTick>
 8003680:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003682:	e008      	b.n	8003696 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003684:	f7fd fe42 	bl	800130c <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	2b02      	cmp	r3, #2
 8003690:	d901      	bls.n	8003696 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e04d      	b.n	8003732 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003696:	4b06      	ldr	r3, [pc, #24]	@ (80036b0 <HAL_RCC_OscConfig+0x4ac>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d1f0      	bne.n	8003684 <HAL_RCC_OscConfig+0x480>
 80036a2:	e045      	b.n	8003730 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	699b      	ldr	r3, [r3, #24]
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d107      	bne.n	80036bc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e040      	b.n	8003732 <HAL_RCC_OscConfig+0x52e>
 80036b0:	40023800 	.word	0x40023800
 80036b4:	40007000 	.word	0x40007000
 80036b8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80036bc:	4b1f      	ldr	r3, [pc, #124]	@ (800373c <HAL_RCC_OscConfig+0x538>)
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	699b      	ldr	r3, [r3, #24]
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d030      	beq.n	800372c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d129      	bne.n	800372c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d122      	bne.n	800372c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80036ec:	4013      	ands	r3, r2
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80036f2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d119      	bne.n	800372c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003702:	085b      	lsrs	r3, r3, #1
 8003704:	3b01      	subs	r3, #1
 8003706:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003708:	429a      	cmp	r2, r3
 800370a:	d10f      	bne.n	800372c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003716:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003718:	429a      	cmp	r2, r3
 800371a:	d107      	bne.n	800372c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003726:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003728:	429a      	cmp	r2, r3
 800372a:	d001      	beq.n	8003730 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e000      	b.n	8003732 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003730:	2300      	movs	r3, #0
}
 8003732:	4618      	mov	r0, r3
 8003734:	3718      	adds	r7, #24
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	40023800 	.word	0x40023800

08003740 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d101      	bne.n	8003752 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e042      	b.n	80037d8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	d106      	bne.n	800376c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f7fd fcf8 	bl	800115c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2224      	movs	r2, #36	@ 0x24
 8003770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	68da      	ldr	r2, [r3, #12]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003782:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003784:	6878      	ldr	r0, [r7, #4]
 8003786:	f000 f973 	bl	8003a70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	691a      	ldr	r2, [r3, #16]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003798:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	695a      	ldr	r2, [r3, #20]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80037a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	68da      	ldr	r2, [r3, #12]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80037b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2220      	movs	r2, #32
 80037c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2220      	movs	r2, #32
 80037cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80037d6:	2300      	movs	r3, #0
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3708      	adds	r7, #8
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}

080037e0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b08a      	sub	sp, #40	@ 0x28
 80037e4:	af02      	add	r7, sp, #8
 80037e6:	60f8      	str	r0, [r7, #12]
 80037e8:	60b9      	str	r1, [r7, #8]
 80037ea:	603b      	str	r3, [r7, #0]
 80037ec:	4613      	mov	r3, r2
 80037ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80037f0:	2300      	movs	r3, #0
 80037f2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	2b20      	cmp	r3, #32
 80037fe:	d175      	bne.n	80038ec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d002      	beq.n	800380c <HAL_UART_Transmit+0x2c>
 8003806:	88fb      	ldrh	r3, [r7, #6]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d101      	bne.n	8003810 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e06e      	b.n	80038ee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2221      	movs	r2, #33	@ 0x21
 800381a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800381e:	f7fd fd75 	bl	800130c <HAL_GetTick>
 8003822:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	88fa      	ldrh	r2, [r7, #6]
 8003828:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	88fa      	ldrh	r2, [r7, #6]
 800382e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003838:	d108      	bne.n	800384c <HAL_UART_Transmit+0x6c>
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d104      	bne.n	800384c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003842:	2300      	movs	r3, #0
 8003844:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	61bb      	str	r3, [r7, #24]
 800384a:	e003      	b.n	8003854 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003850:	2300      	movs	r3, #0
 8003852:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003854:	e02e      	b.n	80038b4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	9300      	str	r3, [sp, #0]
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	2200      	movs	r2, #0
 800385e:	2180      	movs	r1, #128	@ 0x80
 8003860:	68f8      	ldr	r0, [r7, #12]
 8003862:	f000 f848 	bl	80038f6 <UART_WaitOnFlagUntilTimeout>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d005      	beq.n	8003878 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2220      	movs	r2, #32
 8003870:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	e03a      	b.n	80038ee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d10b      	bne.n	8003896 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800387e:	69bb      	ldr	r3, [r7, #24]
 8003880:	881b      	ldrh	r3, [r3, #0]
 8003882:	461a      	mov	r2, r3
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800388c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	3302      	adds	r3, #2
 8003892:	61bb      	str	r3, [r7, #24]
 8003894:	e007      	b.n	80038a6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	781a      	ldrb	r2, [r3, #0]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	3301      	adds	r3, #1
 80038a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	3b01      	subs	r3, #1
 80038ae:	b29a      	uxth	r2, r3
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d1cb      	bne.n	8003856 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	9300      	str	r3, [sp, #0]
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	2200      	movs	r2, #0
 80038c6:	2140      	movs	r1, #64	@ 0x40
 80038c8:	68f8      	ldr	r0, [r7, #12]
 80038ca:	f000 f814 	bl	80038f6 <UART_WaitOnFlagUntilTimeout>
 80038ce:	4603      	mov	r3, r0
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d005      	beq.n	80038e0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2220      	movs	r2, #32
 80038d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e006      	b.n	80038ee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2220      	movs	r2, #32
 80038e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80038e8:	2300      	movs	r3, #0
 80038ea:	e000      	b.n	80038ee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80038ec:	2302      	movs	r3, #2
  }
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3720      	adds	r7, #32
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}

080038f6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b086      	sub	sp, #24
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	60f8      	str	r0, [r7, #12]
 80038fe:	60b9      	str	r1, [r7, #8]
 8003900:	603b      	str	r3, [r7, #0]
 8003902:	4613      	mov	r3, r2
 8003904:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003906:	e03b      	b.n	8003980 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003908:	6a3b      	ldr	r3, [r7, #32]
 800390a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800390e:	d037      	beq.n	8003980 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003910:	f7fd fcfc 	bl	800130c <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	6a3a      	ldr	r2, [r7, #32]
 800391c:	429a      	cmp	r2, r3
 800391e:	d302      	bcc.n	8003926 <UART_WaitOnFlagUntilTimeout+0x30>
 8003920:	6a3b      	ldr	r3, [r7, #32]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d101      	bne.n	800392a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e03a      	b.n	80039a0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	68db      	ldr	r3, [r3, #12]
 8003930:	f003 0304 	and.w	r3, r3, #4
 8003934:	2b00      	cmp	r3, #0
 8003936:	d023      	beq.n	8003980 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	2b80      	cmp	r3, #128	@ 0x80
 800393c:	d020      	beq.n	8003980 <UART_WaitOnFlagUntilTimeout+0x8a>
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	2b40      	cmp	r3, #64	@ 0x40
 8003942:	d01d      	beq.n	8003980 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0308 	and.w	r3, r3, #8
 800394e:	2b08      	cmp	r3, #8
 8003950:	d116      	bne.n	8003980 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003952:	2300      	movs	r3, #0
 8003954:	617b      	str	r3, [r7, #20]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	617b      	str	r3, [r7, #20]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	617b      	str	r3, [r7, #20]
 8003966:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003968:	68f8      	ldr	r0, [r7, #12]
 800396a:	f000 f81d 	bl	80039a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2208      	movs	r2, #8
 8003972:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e00f      	b.n	80039a0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	4013      	ands	r3, r2
 800398a:	68ba      	ldr	r2, [r7, #8]
 800398c:	429a      	cmp	r2, r3
 800398e:	bf0c      	ite	eq
 8003990:	2301      	moveq	r3, #1
 8003992:	2300      	movne	r3, #0
 8003994:	b2db      	uxtb	r3, r3
 8003996:	461a      	mov	r2, r3
 8003998:	79fb      	ldrb	r3, [r7, #7]
 800399a:	429a      	cmp	r2, r3
 800399c:	d0b4      	beq.n	8003908 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800399e:	2300      	movs	r3, #0
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3718      	adds	r7, #24
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b095      	sub	sp, #84	@ 0x54
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	330c      	adds	r3, #12
 80039b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039ba:	e853 3f00 	ldrex	r3, [r3]
 80039be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80039c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80039c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	330c      	adds	r3, #12
 80039ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80039d0:	643a      	str	r2, [r7, #64]	@ 0x40
 80039d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80039d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80039d8:	e841 2300 	strex	r3, r2, [r1]
 80039dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80039de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d1e5      	bne.n	80039b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	3314      	adds	r3, #20
 80039ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ec:	6a3b      	ldr	r3, [r7, #32]
 80039ee:	e853 3f00 	ldrex	r3, [r3]
 80039f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	f023 0301 	bic.w	r3, r3, #1
 80039fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	3314      	adds	r3, #20
 8003a02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003a04:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003a06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a0c:	e841 2300 	strex	r3, r2, [r1]
 8003a10:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d1e5      	bne.n	80039e4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d119      	bne.n	8003a54 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	330c      	adds	r3, #12
 8003a26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	e853 3f00 	ldrex	r3, [r3]
 8003a2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	f023 0310 	bic.w	r3, r3, #16
 8003a36:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	330c      	adds	r3, #12
 8003a3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003a40:	61ba      	str	r2, [r7, #24]
 8003a42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a44:	6979      	ldr	r1, [r7, #20]
 8003a46:	69ba      	ldr	r2, [r7, #24]
 8003a48:	e841 2300 	strex	r3, r2, [r1]
 8003a4c:	613b      	str	r3, [r7, #16]
   return(result);
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d1e5      	bne.n	8003a20 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2220      	movs	r2, #32
 8003a58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003a62:	bf00      	nop
 8003a64:	3754      	adds	r7, #84	@ 0x54
 8003a66:	46bd      	mov	sp, r7
 8003a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6c:	4770      	bx	lr
	...

08003a70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a74:	b0c0      	sub	sp, #256	@ 0x100
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	691b      	ldr	r3, [r3, #16]
 8003a84:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a8c:	68d9      	ldr	r1, [r3, #12]
 8003a8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	ea40 0301 	orr.w	r3, r0, r1
 8003a98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a9e:	689a      	ldr	r2, [r3, #8]
 8003aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	431a      	orrs	r2, r3
 8003aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aac:	695b      	ldr	r3, [r3, #20]
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ab4:	69db      	ldr	r3, [r3, #28]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003ac8:	f021 010c 	bic.w	r1, r1, #12
 8003acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003ad6:	430b      	orrs	r3, r1
 8003ad8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aea:	6999      	ldr	r1, [r3, #24]
 8003aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	ea40 0301 	orr.w	r3, r0, r1
 8003af6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	4b8f      	ldr	r3, [pc, #572]	@ (8003d3c <UART_SetConfig+0x2cc>)
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d005      	beq.n	8003b10 <UART_SetConfig+0xa0>
 8003b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	4b8d      	ldr	r3, [pc, #564]	@ (8003d40 <UART_SetConfig+0x2d0>)
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d104      	bne.n	8003b1a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003b10:	f7ff f934 	bl	8002d7c <HAL_RCC_GetPCLK2Freq>
 8003b14:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003b18:	e003      	b.n	8003b22 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003b1a:	f7ff f91b 	bl	8002d54 <HAL_RCC_GetPCLK1Freq>
 8003b1e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b26:	69db      	ldr	r3, [r3, #28]
 8003b28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b2c:	f040 810c 	bne.w	8003d48 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003b30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b34:	2200      	movs	r2, #0
 8003b36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003b3a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003b3e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003b42:	4622      	mov	r2, r4
 8003b44:	462b      	mov	r3, r5
 8003b46:	1891      	adds	r1, r2, r2
 8003b48:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003b4a:	415b      	adcs	r3, r3
 8003b4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b4e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003b52:	4621      	mov	r1, r4
 8003b54:	eb12 0801 	adds.w	r8, r2, r1
 8003b58:	4629      	mov	r1, r5
 8003b5a:	eb43 0901 	adc.w	r9, r3, r1
 8003b5e:	f04f 0200 	mov.w	r2, #0
 8003b62:	f04f 0300 	mov.w	r3, #0
 8003b66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b72:	4690      	mov	r8, r2
 8003b74:	4699      	mov	r9, r3
 8003b76:	4623      	mov	r3, r4
 8003b78:	eb18 0303 	adds.w	r3, r8, r3
 8003b7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003b80:	462b      	mov	r3, r5
 8003b82:	eb49 0303 	adc.w	r3, r9, r3
 8003b86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003b96:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003b9a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003b9e:	460b      	mov	r3, r1
 8003ba0:	18db      	adds	r3, r3, r3
 8003ba2:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	eb42 0303 	adc.w	r3, r2, r3
 8003baa:	657b      	str	r3, [r7, #84]	@ 0x54
 8003bac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003bb0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003bb4:	f7fc fb84 	bl	80002c0 <__aeabi_uldivmod>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	460b      	mov	r3, r1
 8003bbc:	4b61      	ldr	r3, [pc, #388]	@ (8003d44 <UART_SetConfig+0x2d4>)
 8003bbe:	fba3 2302 	umull	r2, r3, r3, r2
 8003bc2:	095b      	lsrs	r3, r3, #5
 8003bc4:	011c      	lsls	r4, r3, #4
 8003bc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003bd0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003bd4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003bd8:	4642      	mov	r2, r8
 8003bda:	464b      	mov	r3, r9
 8003bdc:	1891      	adds	r1, r2, r2
 8003bde:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003be0:	415b      	adcs	r3, r3
 8003be2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003be4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003be8:	4641      	mov	r1, r8
 8003bea:	eb12 0a01 	adds.w	sl, r2, r1
 8003bee:	4649      	mov	r1, r9
 8003bf0:	eb43 0b01 	adc.w	fp, r3, r1
 8003bf4:	f04f 0200 	mov.w	r2, #0
 8003bf8:	f04f 0300 	mov.w	r3, #0
 8003bfc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003c00:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003c04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c08:	4692      	mov	sl, r2
 8003c0a:	469b      	mov	fp, r3
 8003c0c:	4643      	mov	r3, r8
 8003c0e:	eb1a 0303 	adds.w	r3, sl, r3
 8003c12:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c16:	464b      	mov	r3, r9
 8003c18:	eb4b 0303 	adc.w	r3, fp, r3
 8003c1c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c2c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003c30:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003c34:	460b      	mov	r3, r1
 8003c36:	18db      	adds	r3, r3, r3
 8003c38:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	eb42 0303 	adc.w	r3, r2, r3
 8003c40:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c42:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003c46:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003c4a:	f7fc fb39 	bl	80002c0 <__aeabi_uldivmod>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	460b      	mov	r3, r1
 8003c52:	4611      	mov	r1, r2
 8003c54:	4b3b      	ldr	r3, [pc, #236]	@ (8003d44 <UART_SetConfig+0x2d4>)
 8003c56:	fba3 2301 	umull	r2, r3, r3, r1
 8003c5a:	095b      	lsrs	r3, r3, #5
 8003c5c:	2264      	movs	r2, #100	@ 0x64
 8003c5e:	fb02 f303 	mul.w	r3, r2, r3
 8003c62:	1acb      	subs	r3, r1, r3
 8003c64:	00db      	lsls	r3, r3, #3
 8003c66:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003c6a:	4b36      	ldr	r3, [pc, #216]	@ (8003d44 <UART_SetConfig+0x2d4>)
 8003c6c:	fba3 2302 	umull	r2, r3, r3, r2
 8003c70:	095b      	lsrs	r3, r3, #5
 8003c72:	005b      	lsls	r3, r3, #1
 8003c74:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003c78:	441c      	add	r4, r3
 8003c7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003c84:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003c88:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003c8c:	4642      	mov	r2, r8
 8003c8e:	464b      	mov	r3, r9
 8003c90:	1891      	adds	r1, r2, r2
 8003c92:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003c94:	415b      	adcs	r3, r3
 8003c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003c9c:	4641      	mov	r1, r8
 8003c9e:	1851      	adds	r1, r2, r1
 8003ca0:	6339      	str	r1, [r7, #48]	@ 0x30
 8003ca2:	4649      	mov	r1, r9
 8003ca4:	414b      	adcs	r3, r1
 8003ca6:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ca8:	f04f 0200 	mov.w	r2, #0
 8003cac:	f04f 0300 	mov.w	r3, #0
 8003cb0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003cb4:	4659      	mov	r1, fp
 8003cb6:	00cb      	lsls	r3, r1, #3
 8003cb8:	4651      	mov	r1, sl
 8003cba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cbe:	4651      	mov	r1, sl
 8003cc0:	00ca      	lsls	r2, r1, #3
 8003cc2:	4610      	mov	r0, r2
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	4642      	mov	r2, r8
 8003cca:	189b      	adds	r3, r3, r2
 8003ccc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003cd0:	464b      	mov	r3, r9
 8003cd2:	460a      	mov	r2, r1
 8003cd4:	eb42 0303 	adc.w	r3, r2, r3
 8003cd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003ce8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003cec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	18db      	adds	r3, r3, r3
 8003cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003cf6:	4613      	mov	r3, r2
 8003cf8:	eb42 0303 	adc.w	r3, r2, r3
 8003cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cfe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003d02:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003d06:	f7fc fadb 	bl	80002c0 <__aeabi_uldivmod>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	460b      	mov	r3, r1
 8003d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d44 <UART_SetConfig+0x2d4>)
 8003d10:	fba3 1302 	umull	r1, r3, r3, r2
 8003d14:	095b      	lsrs	r3, r3, #5
 8003d16:	2164      	movs	r1, #100	@ 0x64
 8003d18:	fb01 f303 	mul.w	r3, r1, r3
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	00db      	lsls	r3, r3, #3
 8003d20:	3332      	adds	r3, #50	@ 0x32
 8003d22:	4a08      	ldr	r2, [pc, #32]	@ (8003d44 <UART_SetConfig+0x2d4>)
 8003d24:	fba2 2303 	umull	r2, r3, r2, r3
 8003d28:	095b      	lsrs	r3, r3, #5
 8003d2a:	f003 0207 	and.w	r2, r3, #7
 8003d2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4422      	add	r2, r4
 8003d36:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003d38:	e106      	b.n	8003f48 <UART_SetConfig+0x4d8>
 8003d3a:	bf00      	nop
 8003d3c:	40011000 	.word	0x40011000
 8003d40:	40011400 	.word	0x40011400
 8003d44:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003d52:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003d56:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003d5a:	4642      	mov	r2, r8
 8003d5c:	464b      	mov	r3, r9
 8003d5e:	1891      	adds	r1, r2, r2
 8003d60:	6239      	str	r1, [r7, #32]
 8003d62:	415b      	adcs	r3, r3
 8003d64:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003d6a:	4641      	mov	r1, r8
 8003d6c:	1854      	adds	r4, r2, r1
 8003d6e:	4649      	mov	r1, r9
 8003d70:	eb43 0501 	adc.w	r5, r3, r1
 8003d74:	f04f 0200 	mov.w	r2, #0
 8003d78:	f04f 0300 	mov.w	r3, #0
 8003d7c:	00eb      	lsls	r3, r5, #3
 8003d7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d82:	00e2      	lsls	r2, r4, #3
 8003d84:	4614      	mov	r4, r2
 8003d86:	461d      	mov	r5, r3
 8003d88:	4643      	mov	r3, r8
 8003d8a:	18e3      	adds	r3, r4, r3
 8003d8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003d90:	464b      	mov	r3, r9
 8003d92:	eb45 0303 	adc.w	r3, r5, r3
 8003d96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003d9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003da6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003daa:	f04f 0200 	mov.w	r2, #0
 8003dae:	f04f 0300 	mov.w	r3, #0
 8003db2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003db6:	4629      	mov	r1, r5
 8003db8:	008b      	lsls	r3, r1, #2
 8003dba:	4621      	mov	r1, r4
 8003dbc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003dc0:	4621      	mov	r1, r4
 8003dc2:	008a      	lsls	r2, r1, #2
 8003dc4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003dc8:	f7fc fa7a 	bl	80002c0 <__aeabi_uldivmod>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	460b      	mov	r3, r1
 8003dd0:	4b60      	ldr	r3, [pc, #384]	@ (8003f54 <UART_SetConfig+0x4e4>)
 8003dd2:	fba3 2302 	umull	r2, r3, r3, r2
 8003dd6:	095b      	lsrs	r3, r3, #5
 8003dd8:	011c      	lsls	r4, r3, #4
 8003dda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dde:	2200      	movs	r2, #0
 8003de0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003de4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003de8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003dec:	4642      	mov	r2, r8
 8003dee:	464b      	mov	r3, r9
 8003df0:	1891      	adds	r1, r2, r2
 8003df2:	61b9      	str	r1, [r7, #24]
 8003df4:	415b      	adcs	r3, r3
 8003df6:	61fb      	str	r3, [r7, #28]
 8003df8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003dfc:	4641      	mov	r1, r8
 8003dfe:	1851      	adds	r1, r2, r1
 8003e00:	6139      	str	r1, [r7, #16]
 8003e02:	4649      	mov	r1, r9
 8003e04:	414b      	adcs	r3, r1
 8003e06:	617b      	str	r3, [r7, #20]
 8003e08:	f04f 0200 	mov.w	r2, #0
 8003e0c:	f04f 0300 	mov.w	r3, #0
 8003e10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e14:	4659      	mov	r1, fp
 8003e16:	00cb      	lsls	r3, r1, #3
 8003e18:	4651      	mov	r1, sl
 8003e1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e1e:	4651      	mov	r1, sl
 8003e20:	00ca      	lsls	r2, r1, #3
 8003e22:	4610      	mov	r0, r2
 8003e24:	4619      	mov	r1, r3
 8003e26:	4603      	mov	r3, r0
 8003e28:	4642      	mov	r2, r8
 8003e2a:	189b      	adds	r3, r3, r2
 8003e2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003e30:	464b      	mov	r3, r9
 8003e32:	460a      	mov	r2, r1
 8003e34:	eb42 0303 	adc.w	r3, r2, r3
 8003e38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003e46:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003e48:	f04f 0200 	mov.w	r2, #0
 8003e4c:	f04f 0300 	mov.w	r3, #0
 8003e50:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003e54:	4649      	mov	r1, r9
 8003e56:	008b      	lsls	r3, r1, #2
 8003e58:	4641      	mov	r1, r8
 8003e5a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e5e:	4641      	mov	r1, r8
 8003e60:	008a      	lsls	r2, r1, #2
 8003e62:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003e66:	f7fc fa2b 	bl	80002c0 <__aeabi_uldivmod>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	460b      	mov	r3, r1
 8003e6e:	4611      	mov	r1, r2
 8003e70:	4b38      	ldr	r3, [pc, #224]	@ (8003f54 <UART_SetConfig+0x4e4>)
 8003e72:	fba3 2301 	umull	r2, r3, r3, r1
 8003e76:	095b      	lsrs	r3, r3, #5
 8003e78:	2264      	movs	r2, #100	@ 0x64
 8003e7a:	fb02 f303 	mul.w	r3, r2, r3
 8003e7e:	1acb      	subs	r3, r1, r3
 8003e80:	011b      	lsls	r3, r3, #4
 8003e82:	3332      	adds	r3, #50	@ 0x32
 8003e84:	4a33      	ldr	r2, [pc, #204]	@ (8003f54 <UART_SetConfig+0x4e4>)
 8003e86:	fba2 2303 	umull	r2, r3, r2, r3
 8003e8a:	095b      	lsrs	r3, r3, #5
 8003e8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e90:	441c      	add	r4, r3
 8003e92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e96:	2200      	movs	r2, #0
 8003e98:	673b      	str	r3, [r7, #112]	@ 0x70
 8003e9a:	677a      	str	r2, [r7, #116]	@ 0x74
 8003e9c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003ea0:	4642      	mov	r2, r8
 8003ea2:	464b      	mov	r3, r9
 8003ea4:	1891      	adds	r1, r2, r2
 8003ea6:	60b9      	str	r1, [r7, #8]
 8003ea8:	415b      	adcs	r3, r3
 8003eaa:	60fb      	str	r3, [r7, #12]
 8003eac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003eb0:	4641      	mov	r1, r8
 8003eb2:	1851      	adds	r1, r2, r1
 8003eb4:	6039      	str	r1, [r7, #0]
 8003eb6:	4649      	mov	r1, r9
 8003eb8:	414b      	adcs	r3, r1
 8003eba:	607b      	str	r3, [r7, #4]
 8003ebc:	f04f 0200 	mov.w	r2, #0
 8003ec0:	f04f 0300 	mov.w	r3, #0
 8003ec4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003ec8:	4659      	mov	r1, fp
 8003eca:	00cb      	lsls	r3, r1, #3
 8003ecc:	4651      	mov	r1, sl
 8003ece:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ed2:	4651      	mov	r1, sl
 8003ed4:	00ca      	lsls	r2, r1, #3
 8003ed6:	4610      	mov	r0, r2
 8003ed8:	4619      	mov	r1, r3
 8003eda:	4603      	mov	r3, r0
 8003edc:	4642      	mov	r2, r8
 8003ede:	189b      	adds	r3, r3, r2
 8003ee0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ee2:	464b      	mov	r3, r9
 8003ee4:	460a      	mov	r2, r1
 8003ee6:	eb42 0303 	adc.w	r3, r2, r3
 8003eea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ef6:	667a      	str	r2, [r7, #100]	@ 0x64
 8003ef8:	f04f 0200 	mov.w	r2, #0
 8003efc:	f04f 0300 	mov.w	r3, #0
 8003f00:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003f04:	4649      	mov	r1, r9
 8003f06:	008b      	lsls	r3, r1, #2
 8003f08:	4641      	mov	r1, r8
 8003f0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f0e:	4641      	mov	r1, r8
 8003f10:	008a      	lsls	r2, r1, #2
 8003f12:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003f16:	f7fc f9d3 	bl	80002c0 <__aeabi_uldivmod>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	460b      	mov	r3, r1
 8003f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f54 <UART_SetConfig+0x4e4>)
 8003f20:	fba3 1302 	umull	r1, r3, r3, r2
 8003f24:	095b      	lsrs	r3, r3, #5
 8003f26:	2164      	movs	r1, #100	@ 0x64
 8003f28:	fb01 f303 	mul.w	r3, r1, r3
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	011b      	lsls	r3, r3, #4
 8003f30:	3332      	adds	r3, #50	@ 0x32
 8003f32:	4a08      	ldr	r2, [pc, #32]	@ (8003f54 <UART_SetConfig+0x4e4>)
 8003f34:	fba2 2303 	umull	r2, r3, r2, r3
 8003f38:	095b      	lsrs	r3, r3, #5
 8003f3a:	f003 020f 	and.w	r2, r3, #15
 8003f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4422      	add	r2, r4
 8003f46:	609a      	str	r2, [r3, #8]
}
 8003f48:	bf00      	nop
 8003f4a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f54:	51eb851f 	.word	0x51eb851f

08003f58 <__NVIC_SetPriority>:
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	4603      	mov	r3, r0
 8003f60:	6039      	str	r1, [r7, #0]
 8003f62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	db0a      	blt.n	8003f82 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	b2da      	uxtb	r2, r3
 8003f70:	490c      	ldr	r1, [pc, #48]	@ (8003fa4 <__NVIC_SetPriority+0x4c>)
 8003f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f76:	0112      	lsls	r2, r2, #4
 8003f78:	b2d2      	uxtb	r2, r2
 8003f7a:	440b      	add	r3, r1
 8003f7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003f80:	e00a      	b.n	8003f98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	b2da      	uxtb	r2, r3
 8003f86:	4908      	ldr	r1, [pc, #32]	@ (8003fa8 <__NVIC_SetPriority+0x50>)
 8003f88:	79fb      	ldrb	r3, [r7, #7]
 8003f8a:	f003 030f 	and.w	r3, r3, #15
 8003f8e:	3b04      	subs	r3, #4
 8003f90:	0112      	lsls	r2, r2, #4
 8003f92:	b2d2      	uxtb	r2, r2
 8003f94:	440b      	add	r3, r1
 8003f96:	761a      	strb	r2, [r3, #24]
}
 8003f98:	bf00      	nop
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr
 8003fa4:	e000e100 	.word	0xe000e100
 8003fa8:	e000ed00 	.word	0xe000ed00

08003fac <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003fac:	b580      	push	{r7, lr}
 8003fae:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003fb0:	2100      	movs	r1, #0
 8003fb2:	f06f 0004 	mvn.w	r0, #4
 8003fb6:	f7ff ffcf 	bl	8003f58 <__NVIC_SetPriority>
#endif
}
 8003fba:	bf00      	nop
 8003fbc:	bd80      	pop	{r7, pc}
	...

08003fc0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003fc6:	f3ef 8305 	mrs	r3, IPSR
 8003fca:	603b      	str	r3, [r7, #0]
  return(result);
 8003fcc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d003      	beq.n	8003fda <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003fd2:	f06f 0305 	mvn.w	r3, #5
 8003fd6:	607b      	str	r3, [r7, #4]
 8003fd8:	e00c      	b.n	8003ff4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003fda:	4b0a      	ldr	r3, [pc, #40]	@ (8004004 <osKernelInitialize+0x44>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d105      	bne.n	8003fee <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003fe2:	4b08      	ldr	r3, [pc, #32]	@ (8004004 <osKernelInitialize+0x44>)
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	607b      	str	r3, [r7, #4]
 8003fec:	e002      	b.n	8003ff4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003fee:	f04f 33ff 	mov.w	r3, #4294967295
 8003ff2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003ff4:	687b      	ldr	r3, [r7, #4]
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	370c      	adds	r7, #12
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
 8004004:	20000168 	.word	0x20000168

08004008 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004008:	b580      	push	{r7, lr}
 800400a:	b082      	sub	sp, #8
 800400c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800400e:	f3ef 8305 	mrs	r3, IPSR
 8004012:	603b      	str	r3, [r7, #0]
  return(result);
 8004014:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <osKernelStart+0x1a>
    stat = osErrorISR;
 800401a:	f06f 0305 	mvn.w	r3, #5
 800401e:	607b      	str	r3, [r7, #4]
 8004020:	e010      	b.n	8004044 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004022:	4b0b      	ldr	r3, [pc, #44]	@ (8004050 <osKernelStart+0x48>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	2b01      	cmp	r3, #1
 8004028:	d109      	bne.n	800403e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800402a:	f7ff ffbf 	bl	8003fac <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800402e:	4b08      	ldr	r3, [pc, #32]	@ (8004050 <osKernelStart+0x48>)
 8004030:	2202      	movs	r2, #2
 8004032:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004034:	f001 fdf4 	bl	8005c20 <vTaskStartScheduler>
      stat = osOK;
 8004038:	2300      	movs	r3, #0
 800403a:	607b      	str	r3, [r7, #4]
 800403c:	e002      	b.n	8004044 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800403e:	f04f 33ff 	mov.w	r3, #4294967295
 8004042:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004044:	687b      	ldr	r3, [r7, #4]
}
 8004046:	4618      	mov	r0, r3
 8004048:	3708      	adds	r7, #8
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	20000168 	.word	0x20000168

08004054 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004054:	b580      	push	{r7, lr}
 8004056:	b08e      	sub	sp, #56	@ 0x38
 8004058:	af04      	add	r7, sp, #16
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004060:	2300      	movs	r3, #0
 8004062:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004064:	f3ef 8305 	mrs	r3, IPSR
 8004068:	617b      	str	r3, [r7, #20]
  return(result);
 800406a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800406c:	2b00      	cmp	r3, #0
 800406e:	d17e      	bne.n	800416e <osThreadNew+0x11a>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d07b      	beq.n	800416e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004076:	2380      	movs	r3, #128	@ 0x80
 8004078:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800407a:	2318      	movs	r3, #24
 800407c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800407e:	2300      	movs	r3, #0
 8004080:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004082:	f04f 33ff 	mov.w	r3, #4294967295
 8004086:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d045      	beq.n	800411a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d002      	beq.n	800409c <osThreadNew+0x48>
        name = attr->name;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	699b      	ldr	r3, [r3, #24]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d002      	beq.n	80040aa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	699b      	ldr	r3, [r3, #24]
 80040a8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d008      	beq.n	80040c2 <osThreadNew+0x6e>
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	2b38      	cmp	r3, #56	@ 0x38
 80040b4:	d805      	bhi.n	80040c2 <osThreadNew+0x6e>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d001      	beq.n	80040c6 <osThreadNew+0x72>
        return (NULL);
 80040c2:	2300      	movs	r3, #0
 80040c4:	e054      	b.n	8004170 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d003      	beq.n	80040d6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	695b      	ldr	r3, [r3, #20]
 80040d2:	089b      	lsrs	r3, r3, #2
 80040d4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d00e      	beq.n	80040fc <osThreadNew+0xa8>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	2b5b      	cmp	r3, #91	@ 0x5b
 80040e4:	d90a      	bls.n	80040fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d006      	beq.n	80040fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d002      	beq.n	80040fc <osThreadNew+0xa8>
        mem = 1;
 80040f6:	2301      	movs	r3, #1
 80040f8:	61bb      	str	r3, [r7, #24]
 80040fa:	e010      	b.n	800411e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d10c      	bne.n	800411e <osThreadNew+0xca>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d108      	bne.n	800411e <osThreadNew+0xca>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	691b      	ldr	r3, [r3, #16]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d104      	bne.n	800411e <osThreadNew+0xca>
          mem = 0;
 8004114:	2300      	movs	r3, #0
 8004116:	61bb      	str	r3, [r7, #24]
 8004118:	e001      	b.n	800411e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800411a:	2300      	movs	r3, #0
 800411c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800411e:	69bb      	ldr	r3, [r7, #24]
 8004120:	2b01      	cmp	r3, #1
 8004122:	d110      	bne.n	8004146 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800412c:	9202      	str	r2, [sp, #8]
 800412e:	9301      	str	r3, [sp, #4]
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	9300      	str	r3, [sp, #0]
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	6a3a      	ldr	r2, [r7, #32]
 8004138:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800413a:	68f8      	ldr	r0, [r7, #12]
 800413c:	f001 fb94 	bl	8005868 <xTaskCreateStatic>
 8004140:	4603      	mov	r3, r0
 8004142:	613b      	str	r3, [r7, #16]
 8004144:	e013      	b.n	800416e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004146:	69bb      	ldr	r3, [r7, #24]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d110      	bne.n	800416e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800414c:	6a3b      	ldr	r3, [r7, #32]
 800414e:	b29a      	uxth	r2, r3
 8004150:	f107 0310 	add.w	r3, r7, #16
 8004154:	9301      	str	r3, [sp, #4]
 8004156:	69fb      	ldr	r3, [r7, #28]
 8004158:	9300      	str	r3, [sp, #0]
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800415e:	68f8      	ldr	r0, [r7, #12]
 8004160:	f001 fbe2 	bl	8005928 <xTaskCreate>
 8004164:	4603      	mov	r3, r0
 8004166:	2b01      	cmp	r3, #1
 8004168:	d001      	beq.n	800416e <osThreadNew+0x11a>
            hTask = NULL;
 800416a:	2300      	movs	r3, #0
 800416c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800416e:	693b      	ldr	r3, [r7, #16]
}
 8004170:	4618      	mov	r0, r3
 8004172:	3728      	adds	r7, #40	@ 0x28
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004178:	b580      	push	{r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004180:	f3ef 8305 	mrs	r3, IPSR
 8004184:	60bb      	str	r3, [r7, #8]
  return(result);
 8004186:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004188:	2b00      	cmp	r3, #0
 800418a:	d003      	beq.n	8004194 <osDelay+0x1c>
    stat = osErrorISR;
 800418c:	f06f 0305 	mvn.w	r3, #5
 8004190:	60fb      	str	r3, [r7, #12]
 8004192:	e007      	b.n	80041a4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004194:	2300      	movs	r3, #0
 8004196:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d002      	beq.n	80041a4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f001 fd08 	bl	8005bb4 <vTaskDelay>
    }
  }

  return (stat);
 80041a4:	68fb      	ldr	r3, [r7, #12]
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3710      	adds	r7, #16
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 80041ae:	b580      	push	{r7, lr}
 80041b0:	b086      	sub	sp, #24
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 80041b6:	2300      	movs	r3, #0
 80041b8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80041ba:	f3ef 8305 	mrs	r3, IPSR
 80041be:	60fb      	str	r3, [r7, #12]
  return(result);
 80041c0:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d12d      	bne.n	8004222 <osEventFlagsNew+0x74>
    mem = -1;
 80041c6:	f04f 33ff 	mov.w	r3, #4294967295
 80041ca:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d015      	beq.n	80041fe <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d006      	beq.n	80041e8 <osEventFlagsNew+0x3a>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	68db      	ldr	r3, [r3, #12]
 80041de:	2b1f      	cmp	r3, #31
 80041e0:	d902      	bls.n	80041e8 <osEventFlagsNew+0x3a>
        mem = 1;
 80041e2:	2301      	movs	r3, #1
 80041e4:	613b      	str	r3, [r7, #16]
 80041e6:	e00c      	b.n	8004202 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d108      	bne.n	8004202 <osEventFlagsNew+0x54>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d104      	bne.n	8004202 <osEventFlagsNew+0x54>
          mem = 0;
 80041f8:	2300      	movs	r3, #0
 80041fa:	613b      	str	r3, [r7, #16]
 80041fc:	e001      	b.n	8004202 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 80041fe:	2300      	movs	r3, #0
 8004200:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	2b01      	cmp	r3, #1
 8004206:	d106      	bne.n	8004216 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	4618      	mov	r0, r3
 800420e:	f000 f9e3 	bl	80045d8 <xEventGroupCreateStatic>
 8004212:	6178      	str	r0, [r7, #20]
 8004214:	e005      	b.n	8004222 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d102      	bne.n	8004222 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800421c:	f000 fa15 	bl	800464a <xEventGroupCreate>
 8004220:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8004222:	697b      	ldr	r3, [r7, #20]
}
 8004224:	4618      	mov	r0, r3
 8004226:	3718      	adds	r7, #24
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}

0800422c <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 800422c:	b580      	push	{r7, lr}
 800422e:	b086      	sub	sp, #24
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d003      	beq.n	8004248 <osEventFlagsSet+0x1c>
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004246:	d303      	bcc.n	8004250 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8004248:	f06f 0303 	mvn.w	r3, #3
 800424c:	617b      	str	r3, [r7, #20]
 800424e:	e028      	b.n	80042a2 <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004250:	f3ef 8305 	mrs	r3, IPSR
 8004254:	60fb      	str	r3, [r7, #12]
  return(result);
 8004256:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004258:	2b00      	cmp	r3, #0
 800425a:	d01d      	beq.n	8004298 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 800425c:	2300      	movs	r3, #0
 800425e:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8004260:	f107 0308 	add.w	r3, r7, #8
 8004264:	461a      	mov	r2, r3
 8004266:	6839      	ldr	r1, [r7, #0]
 8004268:	6938      	ldr	r0, [r7, #16]
 800426a:	f000 fb1f 	bl	80048ac <xEventGroupSetBitsFromISR>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d103      	bne.n	800427c <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8004274:	f06f 0302 	mvn.w	r3, #2
 8004278:	617b      	str	r3, [r7, #20]
 800427a:	e012      	b.n	80042a2 <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00d      	beq.n	80042a2 <osEventFlagsSet+0x76>
 8004286:	4b09      	ldr	r3, [pc, #36]	@ (80042ac <osEventFlagsSet+0x80>)
 8004288:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800428c:	601a      	str	r2, [r3, #0]
 800428e:	f3bf 8f4f 	dsb	sy
 8004292:	f3bf 8f6f 	isb	sy
 8004296:	e004      	b.n	80042a2 <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8004298:	6839      	ldr	r1, [r7, #0]
 800429a:	6938      	ldr	r0, [r7, #16]
 800429c:	f000 fa60 	bl	8004760 <xEventGroupSetBits>
 80042a0:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 80042a2:	697b      	ldr	r3, [r7, #20]
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3718      	adds	r7, #24
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	e000ed04 	.word	0xe000ed04

080042b0 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b086      	sub	sp, #24
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d003      	beq.n	80042cc <osEventFlagsClear+0x1c>
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042ca:	d303      	bcc.n	80042d4 <osEventFlagsClear+0x24>
    rflags = (uint32_t)osErrorParameter;
 80042cc:	f06f 0303 	mvn.w	r3, #3
 80042d0:	617b      	str	r3, [r7, #20]
 80042d2:	e019      	b.n	8004308 <osEventFlagsClear+0x58>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042d4:	f3ef 8305 	mrs	r3, IPSR
 80042d8:	60fb      	str	r3, [r7, #12]
  return(result);
 80042da:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d00e      	beq.n	80042fe <osEventFlagsClear+0x4e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 80042e0:	6938      	ldr	r0, [r7, #16]
 80042e2:	f000 fa19 	bl	8004718 <xEventGroupGetBitsFromISR>
 80042e6:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 80042e8:	6839      	ldr	r1, [r7, #0]
 80042ea:	6938      	ldr	r0, [r7, #16]
 80042ec:	f000 fa00 	bl	80046f0 <xEventGroupClearBitsFromISR>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d108      	bne.n	8004308 <osEventFlagsClear+0x58>
      rflags = (uint32_t)osErrorResource;
 80042f6:	f06f 0302 	mvn.w	r3, #2
 80042fa:	617b      	str	r3, [r7, #20]
 80042fc:	e004      	b.n	8004308 <osEventFlagsClear+0x58>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 80042fe:	6839      	ldr	r1, [r7, #0]
 8004300:	6938      	ldr	r0, [r7, #16]
 8004302:	f000 f9bc 	bl	800467e <xEventGroupClearBits>
 8004306:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8004308:	697b      	ldr	r3, [r7, #20]
}
 800430a:	4618      	mov	r0, r3
 800430c:	3718      	adds	r7, #24
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}

08004312 <osEventFlagsGet>:

uint32_t osEventFlagsGet (osEventFlagsId_t ef_id) {
 8004312:	b580      	push	{r7, lr}
 8004314:	b086      	sub	sp, #24
 8004316:	af00      	add	r7, sp, #0
 8004318:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if (ef_id == NULL) {
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d102      	bne.n	800432a <osEventFlagsGet+0x18>
    rflags = 0U;
 8004324:	2300      	movs	r3, #0
 8004326:	617b      	str	r3, [r7, #20]
 8004328:	e00f      	b.n	800434a <osEventFlagsGet+0x38>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800432a:	f3ef 8305 	mrs	r3, IPSR
 800432e:	60fb      	str	r3, [r7, #12]
  return(result);
 8004330:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004332:	2b00      	cmp	r3, #0
 8004334:	d004      	beq.n	8004340 <osEventFlagsGet+0x2e>
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8004336:	6938      	ldr	r0, [r7, #16]
 8004338:	f000 f9ee 	bl	8004718 <xEventGroupGetBitsFromISR>
 800433c:	6178      	str	r0, [r7, #20]
 800433e:	e004      	b.n	800434a <osEventFlagsGet+0x38>
  }
  else {
    rflags = xEventGroupGetBits (hEventGroup);
 8004340:	2100      	movs	r1, #0
 8004342:	6938      	ldr	r0, [r7, #16]
 8004344:	f000 f99b 	bl	800467e <xEventGroupClearBits>
 8004348:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800434a:	697b      	ldr	r3, [r7, #20]
}
 800434c:	4618      	mov	r0, r3
 800434e:	3718      	adds	r7, #24
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}

08004354 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8004354:	b580      	push	{r7, lr}
 8004356:	b088      	sub	sp, #32
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800435c:	2300      	movs	r3, #0
 800435e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004360:	f3ef 8305 	mrs	r3, IPSR
 8004364:	60bb      	str	r3, [r7, #8]
  return(result);
 8004366:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8004368:	2b00      	cmp	r3, #0
 800436a:	d174      	bne.n	8004456 <osMutexNew+0x102>
    if (attr != NULL) {
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d003      	beq.n	800437a <osMutexNew+0x26>
      type = attr->attr_bits;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	61bb      	str	r3, [r7, #24]
 8004378:	e001      	b.n	800437e <osMutexNew+0x2a>
    } else {
      type = 0U;
 800437a:	2300      	movs	r3, #0
 800437c:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	f003 0301 	and.w	r3, r3, #1
 8004384:	2b00      	cmp	r3, #0
 8004386:	d002      	beq.n	800438e <osMutexNew+0x3a>
      rmtx = 1U;
 8004388:	2301      	movs	r3, #1
 800438a:	617b      	str	r3, [r7, #20]
 800438c:	e001      	b.n	8004392 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800438e:	2300      	movs	r3, #0
 8004390:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	f003 0308 	and.w	r3, r3, #8
 8004398:	2b00      	cmp	r3, #0
 800439a:	d15c      	bne.n	8004456 <osMutexNew+0x102>
      mem = -1;
 800439c:	f04f 33ff 	mov.w	r3, #4294967295
 80043a0:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d015      	beq.n	80043d4 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d006      	beq.n	80043be <osMutexNew+0x6a>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	2b4f      	cmp	r3, #79	@ 0x4f
 80043b6:	d902      	bls.n	80043be <osMutexNew+0x6a>
          mem = 1;
 80043b8:	2301      	movs	r3, #1
 80043ba:	613b      	str	r3, [r7, #16]
 80043bc:	e00c      	b.n	80043d8 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d108      	bne.n	80043d8 <osMutexNew+0x84>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d104      	bne.n	80043d8 <osMutexNew+0x84>
            mem = 0;
 80043ce:	2300      	movs	r3, #0
 80043d0:	613b      	str	r3, [r7, #16]
 80043d2:	e001      	b.n	80043d8 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80043d4:	2300      	movs	r3, #0
 80043d6:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d112      	bne.n	8004404 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d007      	beq.n	80043f4 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	4619      	mov	r1, r3
 80043ea:	2004      	movs	r0, #4
 80043ec:	f000 fc9d 	bl	8004d2a <xQueueCreateMutexStatic>
 80043f0:	61f8      	str	r0, [r7, #28]
 80043f2:	e016      	b.n	8004422 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	4619      	mov	r1, r3
 80043fa:	2001      	movs	r0, #1
 80043fc:	f000 fc95 	bl	8004d2a <xQueueCreateMutexStatic>
 8004400:	61f8      	str	r0, [r7, #28]
 8004402:	e00e      	b.n	8004422 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d10b      	bne.n	8004422 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d004      	beq.n	800441a <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8004410:	2004      	movs	r0, #4
 8004412:	f000 fc72 	bl	8004cfa <xQueueCreateMutex>
 8004416:	61f8      	str	r0, [r7, #28]
 8004418:	e003      	b.n	8004422 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800441a:	2001      	movs	r0, #1
 800441c:	f000 fc6d 	bl	8004cfa <xQueueCreateMutex>
 8004420:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d00c      	beq.n	8004442 <osMutexNew+0xee>
        if (attr != NULL) {
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d003      	beq.n	8004436 <osMutexNew+0xe2>
          name = attr->name;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	60fb      	str	r3, [r7, #12]
 8004434:	e001      	b.n	800443a <osMutexNew+0xe6>
        } else {
          name = NULL;
 8004436:	2300      	movs	r3, #0
 8004438:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800443a:	68f9      	ldr	r1, [r7, #12]
 800443c:	69f8      	ldr	r0, [r7, #28]
 800443e:	f001 f9b5 	bl	80057ac <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8004442:	69fb      	ldr	r3, [r7, #28]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d006      	beq.n	8004456 <osMutexNew+0x102>
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d003      	beq.n	8004456 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	f043 0301 	orr.w	r3, r3, #1
 8004454:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8004456:	69fb      	ldr	r3, [r7, #28]
}
 8004458:	4618      	mov	r0, r3
 800445a:	3720      	adds	r7, #32
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8004460:	b580      	push	{r7, lr}
 8004462:	b086      	sub	sp, #24
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f023 0301 	bic.w	r3, r3, #1
 8004470:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f003 0301 	and.w	r3, r3, #1
 8004478:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800447a:	2300      	movs	r3, #0
 800447c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800447e:	f3ef 8305 	mrs	r3, IPSR
 8004482:	60bb      	str	r3, [r7, #8]
  return(result);
 8004484:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004486:	2b00      	cmp	r3, #0
 8004488:	d003      	beq.n	8004492 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800448a:	f06f 0305 	mvn.w	r3, #5
 800448e:	617b      	str	r3, [r7, #20]
 8004490:	e02c      	b.n	80044ec <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d103      	bne.n	80044a0 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8004498:	f06f 0303 	mvn.w	r3, #3
 800449c:	617b      	str	r3, [r7, #20]
 800449e:	e025      	b.n	80044ec <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d011      	beq.n	80044ca <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80044a6:	6839      	ldr	r1, [r7, #0]
 80044a8:	6938      	ldr	r0, [r7, #16]
 80044aa:	f000 fc8e 	bl	8004dca <xQueueTakeMutexRecursive>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d01b      	beq.n	80044ec <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d003      	beq.n	80044c2 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 80044ba:	f06f 0301 	mvn.w	r3, #1
 80044be:	617b      	str	r3, [r7, #20]
 80044c0:	e014      	b.n	80044ec <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80044c2:	f06f 0302 	mvn.w	r3, #2
 80044c6:	617b      	str	r3, [r7, #20]
 80044c8:	e010      	b.n	80044ec <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80044ca:	6839      	ldr	r1, [r7, #0]
 80044cc:	6938      	ldr	r0, [r7, #16]
 80044ce:	f000 ff35 	bl	800533c <xQueueSemaphoreTake>
 80044d2:	4603      	mov	r3, r0
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d009      	beq.n	80044ec <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d003      	beq.n	80044e6 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 80044de:	f06f 0301 	mvn.w	r3, #1
 80044e2:	617b      	str	r3, [r7, #20]
 80044e4:	e002      	b.n	80044ec <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80044e6:	f06f 0302 	mvn.w	r3, #2
 80044ea:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 80044ec:	697b      	ldr	r3, [r7, #20]
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3718      	adds	r7, #24
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80044f6:	b580      	push	{r7, lr}
 80044f8:	b086      	sub	sp, #24
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f023 0301 	bic.w	r3, r3, #1
 8004504:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	f003 0301 	and.w	r3, r3, #1
 800450c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800450e:	2300      	movs	r3, #0
 8004510:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004512:	f3ef 8305 	mrs	r3, IPSR
 8004516:	60bb      	str	r3, [r7, #8]
  return(result);
 8004518:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800451a:	2b00      	cmp	r3, #0
 800451c:	d003      	beq.n	8004526 <osMutexRelease+0x30>
    stat = osErrorISR;
 800451e:	f06f 0305 	mvn.w	r3, #5
 8004522:	617b      	str	r3, [r7, #20]
 8004524:	e01f      	b.n	8004566 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d103      	bne.n	8004534 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800452c:	f06f 0303 	mvn.w	r3, #3
 8004530:	617b      	str	r3, [r7, #20]
 8004532:	e018      	b.n	8004566 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d009      	beq.n	800454e <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800453a:	6938      	ldr	r0, [r7, #16]
 800453c:	f000 fc10 	bl	8004d60 <xQueueGiveMutexRecursive>
 8004540:	4603      	mov	r3, r0
 8004542:	2b01      	cmp	r3, #1
 8004544:	d00f      	beq.n	8004566 <osMutexRelease+0x70>
        stat = osErrorResource;
 8004546:	f06f 0302 	mvn.w	r3, #2
 800454a:	617b      	str	r3, [r7, #20]
 800454c:	e00b      	b.n	8004566 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800454e:	2300      	movs	r3, #0
 8004550:	2200      	movs	r2, #0
 8004552:	2100      	movs	r1, #0
 8004554:	6938      	ldr	r0, [r7, #16]
 8004556:	f000 fc6f 	bl	8004e38 <xQueueGenericSend>
 800455a:	4603      	mov	r3, r0
 800455c:	2b01      	cmp	r3, #1
 800455e:	d002      	beq.n	8004566 <osMutexRelease+0x70>
        stat = osErrorResource;
 8004560:	f06f 0302 	mvn.w	r3, #2
 8004564:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004566:	697b      	ldr	r3, [r7, #20]
}
 8004568:	4618      	mov	r0, r3
 800456a:	3718      	adds	r7, #24
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}

08004570 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004570:	b480      	push	{r7}
 8004572:	b085      	sub	sp, #20
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	4a07      	ldr	r2, [pc, #28]	@ (800459c <vApplicationGetIdleTaskMemory+0x2c>)
 8004580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	4a06      	ldr	r2, [pc, #24]	@ (80045a0 <vApplicationGetIdleTaskMemory+0x30>)
 8004586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2280      	movs	r2, #128	@ 0x80
 800458c:	601a      	str	r2, [r3, #0]
}
 800458e:	bf00      	nop
 8004590:	3714      	adds	r7, #20
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	2000016c 	.word	0x2000016c
 80045a0:	200001c8 	.word	0x200001c8

080045a4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	4a07      	ldr	r2, [pc, #28]	@ (80045d0 <vApplicationGetTimerTaskMemory+0x2c>)
 80045b4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	4a06      	ldr	r2, [pc, #24]	@ (80045d4 <vApplicationGetTimerTaskMemory+0x30>)
 80045ba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80045c2:	601a      	str	r2, [r3, #0]
}
 80045c4:	bf00      	nop
 80045c6:	3714      	adds	r7, #20
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr
 80045d0:	200003c8 	.word	0x200003c8
 80045d4:	20000424 	.word	0x20000424

080045d8 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b086      	sub	sp, #24
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d10b      	bne.n	80045fe <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80045e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045ea:	f383 8811 	msr	BASEPRI, r3
 80045ee:	f3bf 8f6f 	isb	sy
 80045f2:	f3bf 8f4f 	dsb	sy
 80045f6:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80045f8:	bf00      	nop
 80045fa:	bf00      	nop
 80045fc:	e7fd      	b.n	80045fa <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80045fe:	2320      	movs	r3, #32
 8004600:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	2b20      	cmp	r3, #32
 8004606:	d00b      	beq.n	8004620 <xEventGroupCreateStatic+0x48>
	__asm volatile
 8004608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800460c:	f383 8811 	msr	BASEPRI, r3
 8004610:	f3bf 8f6f 	isb	sy
 8004614:	f3bf 8f4f 	dsb	sy
 8004618:	60fb      	str	r3, [r7, #12]
}
 800461a:	bf00      	nop
 800461c:	bf00      	nop
 800461e:	e7fd      	b.n	800461c <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00a      	beq.n	8004640 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	2200      	movs	r2, #0
 800462e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	3304      	adds	r3, #4
 8004634:	4618      	mov	r0, r3
 8004636:	f000 f94d 	bl	80048d4 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	2201      	movs	r2, #1
 800463e:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8004640:	697b      	ldr	r3, [r7, #20]
	}
 8004642:	4618      	mov	r0, r3
 8004644:	3718      	adds	r7, #24
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800464a:	b580      	push	{r7, lr}
 800464c:	b082      	sub	sp, #8
 800464e:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8004650:	2020      	movs	r0, #32
 8004652:	f002 ff53 	bl	80074fc <pvPortMalloc>
 8004656:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00a      	beq.n	8004674 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	3304      	adds	r3, #4
 8004668:	4618      	mov	r0, r3
 800466a:	f000 f933 	bl	80048d4 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8004674:	687b      	ldr	r3, [r7, #4]
	}
 8004676:	4618      	mov	r0, r3
 8004678:	3708      	adds	r7, #8
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}

0800467e <xEventGroupClearBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 800467e:	b580      	push	{r7, lr}
 8004680:	b086      	sub	sp, #24
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
 8004686:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d10b      	bne.n	80046aa <xEventGroupClearBits+0x2c>
	__asm volatile
 8004692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004696:	f383 8811 	msr	BASEPRI, r3
 800469a:	f3bf 8f6f 	isb	sy
 800469e:	f3bf 8f4f 	dsb	sy
 80046a2:	60fb      	str	r3, [r7, #12]
}
 80046a4:	bf00      	nop
 80046a6:	bf00      	nop
 80046a8:	e7fd      	b.n	80046a6 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80046b0:	d30b      	bcc.n	80046ca <xEventGroupClearBits+0x4c>
	__asm volatile
 80046b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046b6:	f383 8811 	msr	BASEPRI, r3
 80046ba:	f3bf 8f6f 	isb	sy
 80046be:	f3bf 8f4f 	dsb	sy
 80046c2:	60bb      	str	r3, [r7, #8]
}
 80046c4:	bf00      	nop
 80046c6:	bf00      	nop
 80046c8:	e7fd      	b.n	80046c6 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 80046ca:	f002 fdf5 	bl	80072b8 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	43db      	mvns	r3, r3
 80046dc:	401a      	ands	r2, r3
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 80046e2:	f002 fe1b 	bl	800731c <vPortExitCritical>

	return uxReturn;
 80046e6:	693b      	ldr	r3, [r7, #16]
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3718      	adds	r7, #24
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80046fa:	2300      	movs	r3, #0
 80046fc:	683a      	ldr	r2, [r7, #0]
 80046fe:	6879      	ldr	r1, [r7, #4]
 8004700:	4804      	ldr	r0, [pc, #16]	@ (8004714 <xEventGroupClearBitsFromISR+0x24>)
 8004702:	f002 fc8b 	bl	800701c <xTimerPendFunctionCallFromISR>
 8004706:	60f8      	str	r0, [r7, #12]

		return xReturn;
 8004708:	68fb      	ldr	r3, [r7, #12]
	}
 800470a:	4618      	mov	r0, r3
 800470c:	3710      	adds	r7, #16
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
 8004712:	bf00      	nop
 8004714:	08004893 	.word	0x08004893

08004718 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 8004718:	b480      	push	{r7}
 800471a:	b089      	sub	sp, #36	@ 0x24
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004724:	f3ef 8211 	mrs	r2, BASEPRI
 8004728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800472c:	f383 8811 	msr	BASEPRI, r3
 8004730:	f3bf 8f6f 	isb	sy
 8004734:	f3bf 8f4f 	dsb	sy
 8004738:	60fa      	str	r2, [r7, #12]
 800473a:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800473c:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800473e:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 8004740:	69fb      	ldr	r3, [r7, #28]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	617b      	str	r3, [r7, #20]
 8004746:	69bb      	ldr	r3, [r7, #24]
 8004748:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004750:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 8004752:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8004754:	4618      	mov	r0, r3
 8004756:	3724      	adds	r7, #36	@ 0x24
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b08e      	sub	sp, #56	@ 0x38
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800476a:	2300      	movs	r3, #0
 800476c:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8004772:	2300      	movs	r3, #0
 8004774:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d10b      	bne.n	8004794 <xEventGroupSetBits+0x34>
	__asm volatile
 800477c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004780:	f383 8811 	msr	BASEPRI, r3
 8004784:	f3bf 8f6f 	isb	sy
 8004788:	f3bf 8f4f 	dsb	sy
 800478c:	613b      	str	r3, [r7, #16]
}
 800478e:	bf00      	nop
 8004790:	bf00      	nop
 8004792:	e7fd      	b.n	8004790 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800479a:	d30b      	bcc.n	80047b4 <xEventGroupSetBits+0x54>
	__asm volatile
 800479c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047a0:	f383 8811 	msr	BASEPRI, r3
 80047a4:	f3bf 8f6f 	isb	sy
 80047a8:	f3bf 8f4f 	dsb	sy
 80047ac:	60fb      	str	r3, [r7, #12]
}
 80047ae:	bf00      	nop
 80047b0:	bf00      	nop
 80047b2:	e7fd      	b.n	80047b0 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80047b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047b6:	3304      	adds	r3, #4
 80047b8:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80047ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047bc:	3308      	adds	r3, #8
 80047be:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80047c0:	f001 fa96 	bl	8005cf0 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80047c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80047ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	431a      	orrs	r2, r3
 80047d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d4:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80047d6:	e03c      	b.n	8004852 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 80047d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80047de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80047e4:	2300      	movs	r3, #0
 80047e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80047e8:	69bb      	ldr	r3, [r7, #24]
 80047ea:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80047ee:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80047f6:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d108      	bne.n	8004814 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8004802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	69bb      	ldr	r3, [r7, #24]
 8004808:	4013      	ands	r3, r2
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00b      	beq.n	8004826 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 800480e:	2301      	movs	r3, #1
 8004810:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004812:	e008      	b.n	8004826 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8004814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	4013      	ands	r3, r2
 800481c:	69ba      	ldr	r2, [r7, #24]
 800481e:	429a      	cmp	r2, r3
 8004820:	d101      	bne.n	8004826 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8004822:	2301      	movs	r3, #1
 8004824:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8004826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004828:	2b00      	cmp	r3, #0
 800482a:	d010      	beq.n	800484e <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d003      	beq.n	800483e <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8004836:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004838:	69bb      	ldr	r3, [r7, #24]
 800483a:	4313      	orrs	r3, r2
 800483c:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800483e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004846:	4619      	mov	r1, r3
 8004848:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800484a:	f001 fcdb 	bl	8006204 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800484e:	69fb      	ldr	r3, [r7, #28]
 8004850:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8004852:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004854:	6a3b      	ldr	r3, [r7, #32]
 8004856:	429a      	cmp	r2, r3
 8004858:	d1be      	bne.n	80047d8 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800485a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004860:	43db      	mvns	r3, r3
 8004862:	401a      	ands	r2, r3
 8004864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004866:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8004868:	f001 fa50 	bl	8005d0c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800486c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800486e:	681b      	ldr	r3, [r3, #0]
}
 8004870:	4618      	mov	r0, r3
 8004872:	3738      	adds	r7, #56	@ 0x38
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}

08004878 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8004882:	6839      	ldr	r1, [r7, #0]
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f7ff ff6b 	bl	8004760 <xEventGroupSetBits>
}
 800488a:	bf00      	nop
 800488c:	3708      	adds	r7, #8
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}

08004892 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 8004892:	b580      	push	{r7, lr}
 8004894:	b082      	sub	sp, #8
 8004896:	af00      	add	r7, sp, #0
 8004898:	6078      	str	r0, [r7, #4]
 800489a:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800489c:	6839      	ldr	r1, [r7, #0]
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f7ff feed 	bl	800467e <xEventGroupClearBits>
}
 80048a4:	bf00      	nop
 80048a6:	3708      	adds	r7, #8
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b086      	sub	sp, #24
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	60b9      	str	r1, [r7, #8]
 80048b6:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	68ba      	ldr	r2, [r7, #8]
 80048bc:	68f9      	ldr	r1, [r7, #12]
 80048be:	4804      	ldr	r0, [pc, #16]	@ (80048d0 <xEventGroupSetBitsFromISR+0x24>)
 80048c0:	f002 fbac 	bl	800701c <xTimerPendFunctionCallFromISR>
 80048c4:	6178      	str	r0, [r7, #20]

		return xReturn;
 80048c6:	697b      	ldr	r3, [r7, #20]
	}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3718      	adds	r7, #24
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	08004879 	.word	0x08004879

080048d4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80048d4:	b480      	push	{r7}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f103 0208 	add.w	r2, r3, #8
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	f04f 32ff 	mov.w	r2, #4294967295
 80048ec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f103 0208 	add.w	r2, r3, #8
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f103 0208 	add.w	r2, r3, #8
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004908:	bf00      	nop
 800490a:	370c      	adds	r7, #12
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004914:	b480      	push	{r7}
 8004916:	b083      	sub	sp, #12
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004922:	bf00      	nop
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr

0800492e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800492e:	b480      	push	{r7}
 8004930:	b085      	sub	sp, #20
 8004932:	af00      	add	r7, sp, #0
 8004934:	6078      	str	r0, [r7, #4]
 8004936:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	68fa      	ldr	r2, [r7, #12]
 8004942:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	689a      	ldr	r2, [r3, #8]
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	683a      	ldr	r2, [r7, #0]
 8004958:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	687a      	ldr	r2, [r7, #4]
 800495e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	1c5a      	adds	r2, r3, #1
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	601a      	str	r2, [r3, #0]
}
 800496a:	bf00      	nop
 800496c:	3714      	adds	r7, #20
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr

08004976 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004976:	b480      	push	{r7}
 8004978:	b085      	sub	sp, #20
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
 800497e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800498c:	d103      	bne.n	8004996 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	691b      	ldr	r3, [r3, #16]
 8004992:	60fb      	str	r3, [r7, #12]
 8004994:	e00c      	b.n	80049b0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	3308      	adds	r3, #8
 800499a:	60fb      	str	r3, [r7, #12]
 800499c:	e002      	b.n	80049a4 <vListInsert+0x2e>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	60fb      	str	r3, [r7, #12]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	68ba      	ldr	r2, [r7, #8]
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d2f6      	bcs.n	800499e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	685a      	ldr	r2, [r3, #4]
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	683a      	ldr	r2, [r7, #0]
 80049be:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	68fa      	ldr	r2, [r7, #12]
 80049c4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	683a      	ldr	r2, [r7, #0]
 80049ca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	1c5a      	adds	r2, r3, #1
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	601a      	str	r2, [r3, #0]
}
 80049dc:	bf00      	nop
 80049de:	3714      	adds	r7, #20
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr

080049e8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80049e8:	b480      	push	{r7}
 80049ea:	b085      	sub	sp, #20
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	6892      	ldr	r2, [r2, #8]
 80049fe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	6852      	ldr	r2, [r2, #4]
 8004a08:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d103      	bne.n	8004a1c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	689a      	ldr	r2, [r3, #8]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	1e5a      	subs	r2, r3, #1
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3714      	adds	r7, #20
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr

08004a3c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d10b      	bne.n	8004a68 <xQueueGenericReset+0x2c>
	__asm volatile
 8004a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a54:	f383 8811 	msr	BASEPRI, r3
 8004a58:	f3bf 8f6f 	isb	sy
 8004a5c:	f3bf 8f4f 	dsb	sy
 8004a60:	60bb      	str	r3, [r7, #8]
}
 8004a62:	bf00      	nop
 8004a64:	bf00      	nop
 8004a66:	e7fd      	b.n	8004a64 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004a68:	f002 fc26 	bl	80072b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a74:	68f9      	ldr	r1, [r7, #12]
 8004a76:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004a78:	fb01 f303 	mul.w	r3, r1, r3
 8004a7c:	441a      	add	r2, r3
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2200      	movs	r2, #0
 8004a86:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a98:	3b01      	subs	r3, #1
 8004a9a:	68f9      	ldr	r1, [r7, #12]
 8004a9c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004a9e:	fb01 f303 	mul.w	r3, r1, r3
 8004aa2:	441a      	add	r2, r3
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	22ff      	movs	r2, #255	@ 0xff
 8004aac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	22ff      	movs	r2, #255	@ 0xff
 8004ab4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d114      	bne.n	8004ae8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d01a      	beq.n	8004afc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	3310      	adds	r3, #16
 8004aca:	4618      	mov	r0, r3
 8004acc:	f001 fb36 	bl	800613c <xTaskRemoveFromEventList>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d012      	beq.n	8004afc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8004b0c <xQueueGenericReset+0xd0>)
 8004ad8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004adc:	601a      	str	r2, [r3, #0]
 8004ade:	f3bf 8f4f 	dsb	sy
 8004ae2:	f3bf 8f6f 	isb	sy
 8004ae6:	e009      	b.n	8004afc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	3310      	adds	r3, #16
 8004aec:	4618      	mov	r0, r3
 8004aee:	f7ff fef1 	bl	80048d4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	3324      	adds	r3, #36	@ 0x24
 8004af6:	4618      	mov	r0, r3
 8004af8:	f7ff feec 	bl	80048d4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004afc:	f002 fc0e 	bl	800731c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004b00:	2301      	movs	r3, #1
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3710      	adds	r7, #16
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	e000ed04 	.word	0xe000ed04

08004b10 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b08e      	sub	sp, #56	@ 0x38
 8004b14:	af02      	add	r7, sp, #8
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	60b9      	str	r1, [r7, #8]
 8004b1a:	607a      	str	r2, [r7, #4]
 8004b1c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d10b      	bne.n	8004b3c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b28:	f383 8811 	msr	BASEPRI, r3
 8004b2c:	f3bf 8f6f 	isb	sy
 8004b30:	f3bf 8f4f 	dsb	sy
 8004b34:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004b36:	bf00      	nop
 8004b38:	bf00      	nop
 8004b3a:	e7fd      	b.n	8004b38 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d10b      	bne.n	8004b5a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b46:	f383 8811 	msr	BASEPRI, r3
 8004b4a:	f3bf 8f6f 	isb	sy
 8004b4e:	f3bf 8f4f 	dsb	sy
 8004b52:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004b54:	bf00      	nop
 8004b56:	bf00      	nop
 8004b58:	e7fd      	b.n	8004b56 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d002      	beq.n	8004b66 <xQueueGenericCreateStatic+0x56>
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d001      	beq.n	8004b6a <xQueueGenericCreateStatic+0x5a>
 8004b66:	2301      	movs	r3, #1
 8004b68:	e000      	b.n	8004b6c <xQueueGenericCreateStatic+0x5c>
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d10b      	bne.n	8004b88 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b74:	f383 8811 	msr	BASEPRI, r3
 8004b78:	f3bf 8f6f 	isb	sy
 8004b7c:	f3bf 8f4f 	dsb	sy
 8004b80:	623b      	str	r3, [r7, #32]
}
 8004b82:	bf00      	nop
 8004b84:	bf00      	nop
 8004b86:	e7fd      	b.n	8004b84 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d102      	bne.n	8004b94 <xQueueGenericCreateStatic+0x84>
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d101      	bne.n	8004b98 <xQueueGenericCreateStatic+0x88>
 8004b94:	2301      	movs	r3, #1
 8004b96:	e000      	b.n	8004b9a <xQueueGenericCreateStatic+0x8a>
 8004b98:	2300      	movs	r3, #0
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d10b      	bne.n	8004bb6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ba2:	f383 8811 	msr	BASEPRI, r3
 8004ba6:	f3bf 8f6f 	isb	sy
 8004baa:	f3bf 8f4f 	dsb	sy
 8004bae:	61fb      	str	r3, [r7, #28]
}
 8004bb0:	bf00      	nop
 8004bb2:	bf00      	nop
 8004bb4:	e7fd      	b.n	8004bb2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004bb6:	2350      	movs	r3, #80	@ 0x50
 8004bb8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	2b50      	cmp	r3, #80	@ 0x50
 8004bbe:	d00b      	beq.n	8004bd8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bc4:	f383 8811 	msr	BASEPRI, r3
 8004bc8:	f3bf 8f6f 	isb	sy
 8004bcc:	f3bf 8f4f 	dsb	sy
 8004bd0:	61bb      	str	r3, [r7, #24]
}
 8004bd2:	bf00      	nop
 8004bd4:	bf00      	nop
 8004bd6:	e7fd      	b.n	8004bd4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004bd8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d00d      	beq.n	8004c00 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004bec:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bf2:	9300      	str	r3, [sp, #0]
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	68b9      	ldr	r1, [r7, #8]
 8004bfa:	68f8      	ldr	r0, [r7, #12]
 8004bfc:	f000 f840 	bl	8004c80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3730      	adds	r7, #48	@ 0x30
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}

08004c0a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004c0a:	b580      	push	{r7, lr}
 8004c0c:	b08a      	sub	sp, #40	@ 0x28
 8004c0e:	af02      	add	r7, sp, #8
 8004c10:	60f8      	str	r0, [r7, #12]
 8004c12:	60b9      	str	r1, [r7, #8]
 8004c14:	4613      	mov	r3, r2
 8004c16:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d10b      	bne.n	8004c36 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c22:	f383 8811 	msr	BASEPRI, r3
 8004c26:	f3bf 8f6f 	isb	sy
 8004c2a:	f3bf 8f4f 	dsb	sy
 8004c2e:	613b      	str	r3, [r7, #16]
}
 8004c30:	bf00      	nop
 8004c32:	bf00      	nop
 8004c34:	e7fd      	b.n	8004c32 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	68ba      	ldr	r2, [r7, #8]
 8004c3a:	fb02 f303 	mul.w	r3, r2, r3
 8004c3e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	3350      	adds	r3, #80	@ 0x50
 8004c44:	4618      	mov	r0, r3
 8004c46:	f002 fc59 	bl	80074fc <pvPortMalloc>
 8004c4a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004c4c:	69bb      	ldr	r3, [r7, #24]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d011      	beq.n	8004c76 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004c52:	69bb      	ldr	r3, [r7, #24]
 8004c54:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	3350      	adds	r3, #80	@ 0x50
 8004c5a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004c64:	79fa      	ldrb	r2, [r7, #7]
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	9300      	str	r3, [sp, #0]
 8004c6a:	4613      	mov	r3, r2
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	68b9      	ldr	r1, [r7, #8]
 8004c70:	68f8      	ldr	r0, [r7, #12]
 8004c72:	f000 f805 	bl	8004c80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004c76:	69bb      	ldr	r3, [r7, #24]
	}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3720      	adds	r7, #32
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}

08004c80 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	60f8      	str	r0, [r7, #12]
 8004c88:	60b9      	str	r1, [r7, #8]
 8004c8a:	607a      	str	r2, [r7, #4]
 8004c8c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d103      	bne.n	8004c9c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004c94:	69bb      	ldr	r3, [r7, #24]
 8004c96:	69ba      	ldr	r2, [r7, #24]
 8004c98:	601a      	str	r2, [r3, #0]
 8004c9a:	e002      	b.n	8004ca2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004c9c:	69bb      	ldr	r3, [r7, #24]
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004ca2:	69bb      	ldr	r3, [r7, #24]
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004ca8:	69bb      	ldr	r3, [r7, #24]
 8004caa:	68ba      	ldr	r2, [r7, #8]
 8004cac:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004cae:	2101      	movs	r1, #1
 8004cb0:	69b8      	ldr	r0, [r7, #24]
 8004cb2:	f7ff fec3 	bl	8004a3c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	78fa      	ldrb	r2, [r7, #3]
 8004cba:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004cbe:	bf00      	nop
 8004cc0:	3710      	adds	r7, #16
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}

08004cc6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004cc6:	b580      	push	{r7, lr}
 8004cc8:	b082      	sub	sp, #8
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00e      	beq.n	8004cf2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	2200      	movs	r2, #0
 8004cea:	2100      	movs	r1, #0
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f000 f8a3 	bl	8004e38 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004cf2:	bf00      	nop
 8004cf4:	3708      	adds	r7, #8
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}

08004cfa <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004cfa:	b580      	push	{r7, lr}
 8004cfc:	b086      	sub	sp, #24
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	4603      	mov	r3, r0
 8004d02:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004d04:	2301      	movs	r3, #1
 8004d06:	617b      	str	r3, [r7, #20]
 8004d08:	2300      	movs	r3, #0
 8004d0a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004d0c:	79fb      	ldrb	r3, [r7, #7]
 8004d0e:	461a      	mov	r2, r3
 8004d10:	6939      	ldr	r1, [r7, #16]
 8004d12:	6978      	ldr	r0, [r7, #20]
 8004d14:	f7ff ff79 	bl	8004c0a <xQueueGenericCreate>
 8004d18:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004d1a:	68f8      	ldr	r0, [r7, #12]
 8004d1c:	f7ff ffd3 	bl	8004cc6 <prvInitialiseMutex>

		return xNewQueue;
 8004d20:	68fb      	ldr	r3, [r7, #12]
	}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3718      	adds	r7, #24
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}

08004d2a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8004d2a:	b580      	push	{r7, lr}
 8004d2c:	b088      	sub	sp, #32
 8004d2e:	af02      	add	r7, sp, #8
 8004d30:	4603      	mov	r3, r0
 8004d32:	6039      	str	r1, [r7, #0]
 8004d34:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004d36:	2301      	movs	r3, #1
 8004d38:	617b      	str	r3, [r7, #20]
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8004d3e:	79fb      	ldrb	r3, [r7, #7]
 8004d40:	9300      	str	r3, [sp, #0]
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	2200      	movs	r2, #0
 8004d46:	6939      	ldr	r1, [r7, #16]
 8004d48:	6978      	ldr	r0, [r7, #20]
 8004d4a:	f7ff fee1 	bl	8004b10 <xQueueGenericCreateStatic>
 8004d4e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004d50:	68f8      	ldr	r0, [r7, #12]
 8004d52:	f7ff ffb8 	bl	8004cc6 <prvInitialiseMutex>

		return xNewQueue;
 8004d56:	68fb      	ldr	r3, [r7, #12]
	}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3718      	adds	r7, #24
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}

08004d60 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8004d60:	b590      	push	{r4, r7, lr}
 8004d62:	b087      	sub	sp, #28
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d10b      	bne.n	8004d8a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8004d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d76:	f383 8811 	msr	BASEPRI, r3
 8004d7a:	f3bf 8f6f 	isb	sy
 8004d7e:	f3bf 8f4f 	dsb	sy
 8004d82:	60fb      	str	r3, [r7, #12]
}
 8004d84:	bf00      	nop
 8004d86:	bf00      	nop
 8004d88:	e7fd      	b.n	8004d86 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	689c      	ldr	r4, [r3, #8]
 8004d8e:	f001 fbf9 	bl	8006584 <xTaskGetCurrentTaskHandle>
 8004d92:	4603      	mov	r3, r0
 8004d94:	429c      	cmp	r4, r3
 8004d96:	d111      	bne.n	8004dbc <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	1e5a      	subs	r2, r3, #1
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d105      	bne.n	8004db6 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8004daa:	2300      	movs	r3, #0
 8004dac:	2200      	movs	r2, #0
 8004dae:	2100      	movs	r1, #0
 8004db0:	6938      	ldr	r0, [r7, #16]
 8004db2:	f000 f841 	bl	8004e38 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8004db6:	2301      	movs	r3, #1
 8004db8:	617b      	str	r3, [r7, #20]
 8004dba:	e001      	b.n	8004dc0 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8004dc0:	697b      	ldr	r3, [r7, #20]
	}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	371c      	adds	r7, #28
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd90      	pop	{r4, r7, pc}

08004dca <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8004dca:	b590      	push	{r4, r7, lr}
 8004dcc:	b087      	sub	sp, #28
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
 8004dd2:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d10b      	bne.n	8004df6 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8004dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004de2:	f383 8811 	msr	BASEPRI, r3
 8004de6:	f3bf 8f6f 	isb	sy
 8004dea:	f3bf 8f4f 	dsb	sy
 8004dee:	60fb      	str	r3, [r7, #12]
}
 8004df0:	bf00      	nop
 8004df2:	bf00      	nop
 8004df4:	e7fd      	b.n	8004df2 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	689c      	ldr	r4, [r3, #8]
 8004dfa:	f001 fbc3 	bl	8006584 <xTaskGetCurrentTaskHandle>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	429c      	cmp	r4, r3
 8004e02:	d107      	bne.n	8004e14 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	1c5a      	adds	r2, r3, #1
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	617b      	str	r3, [r7, #20]
 8004e12:	e00c      	b.n	8004e2e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8004e14:	6839      	ldr	r1, [r7, #0]
 8004e16:	6938      	ldr	r0, [r7, #16]
 8004e18:	f000 fa90 	bl	800533c <xQueueSemaphoreTake>
 8004e1c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d004      	beq.n	8004e2e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	68db      	ldr	r3, [r3, #12]
 8004e28:	1c5a      	adds	r2, r3, #1
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8004e2e:	697b      	ldr	r3, [r7, #20]
	}
 8004e30:	4618      	mov	r0, r3
 8004e32:	371c      	adds	r7, #28
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd90      	pop	{r4, r7, pc}

08004e38 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b08e      	sub	sp, #56	@ 0x38
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	607a      	str	r2, [r7, #4]
 8004e44:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004e46:	2300      	movs	r3, #0
 8004e48:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d10b      	bne.n	8004e6c <xQueueGenericSend+0x34>
	__asm volatile
 8004e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e58:	f383 8811 	msr	BASEPRI, r3
 8004e5c:	f3bf 8f6f 	isb	sy
 8004e60:	f3bf 8f4f 	dsb	sy
 8004e64:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e66:	bf00      	nop
 8004e68:	bf00      	nop
 8004e6a:	e7fd      	b.n	8004e68 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d103      	bne.n	8004e7a <xQueueGenericSend+0x42>
 8004e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d101      	bne.n	8004e7e <xQueueGenericSend+0x46>
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e000      	b.n	8004e80 <xQueueGenericSend+0x48>
 8004e7e:	2300      	movs	r3, #0
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d10b      	bne.n	8004e9c <xQueueGenericSend+0x64>
	__asm volatile
 8004e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e88:	f383 8811 	msr	BASEPRI, r3
 8004e8c:	f3bf 8f6f 	isb	sy
 8004e90:	f3bf 8f4f 	dsb	sy
 8004e94:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004e96:	bf00      	nop
 8004e98:	bf00      	nop
 8004e9a:	e7fd      	b.n	8004e98 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	2b02      	cmp	r3, #2
 8004ea0:	d103      	bne.n	8004eaa <xQueueGenericSend+0x72>
 8004ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ea4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d101      	bne.n	8004eae <xQueueGenericSend+0x76>
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e000      	b.n	8004eb0 <xQueueGenericSend+0x78>
 8004eae:	2300      	movs	r3, #0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d10b      	bne.n	8004ecc <xQueueGenericSend+0x94>
	__asm volatile
 8004eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eb8:	f383 8811 	msr	BASEPRI, r3
 8004ebc:	f3bf 8f6f 	isb	sy
 8004ec0:	f3bf 8f4f 	dsb	sy
 8004ec4:	623b      	str	r3, [r7, #32]
}
 8004ec6:	bf00      	nop
 8004ec8:	bf00      	nop
 8004eca:	e7fd      	b.n	8004ec8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004ecc:	f001 fb6a 	bl	80065a4 <xTaskGetSchedulerState>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d102      	bne.n	8004edc <xQueueGenericSend+0xa4>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d101      	bne.n	8004ee0 <xQueueGenericSend+0xa8>
 8004edc:	2301      	movs	r3, #1
 8004ede:	e000      	b.n	8004ee2 <xQueueGenericSend+0xaa>
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d10b      	bne.n	8004efe <xQueueGenericSend+0xc6>
	__asm volatile
 8004ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eea:	f383 8811 	msr	BASEPRI, r3
 8004eee:	f3bf 8f6f 	isb	sy
 8004ef2:	f3bf 8f4f 	dsb	sy
 8004ef6:	61fb      	str	r3, [r7, #28]
}
 8004ef8:	bf00      	nop
 8004efa:	bf00      	nop
 8004efc:	e7fd      	b.n	8004efa <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004efe:	f002 f9db 	bl	80072b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	d302      	bcc.n	8004f14 <xQueueGenericSend+0xdc>
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d129      	bne.n	8004f68 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004f14:	683a      	ldr	r2, [r7, #0]
 8004f16:	68b9      	ldr	r1, [r7, #8]
 8004f18:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f1a:	f000 fb37 	bl	800558c <prvCopyDataToQueue>
 8004f1e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d010      	beq.n	8004f4a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f2a:	3324      	adds	r3, #36	@ 0x24
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	f001 f905 	bl	800613c <xTaskRemoveFromEventList>
 8004f32:	4603      	mov	r3, r0
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d013      	beq.n	8004f60 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004f38:	4b3f      	ldr	r3, [pc, #252]	@ (8005038 <xQueueGenericSend+0x200>)
 8004f3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f3e:	601a      	str	r2, [r3, #0]
 8004f40:	f3bf 8f4f 	dsb	sy
 8004f44:	f3bf 8f6f 	isb	sy
 8004f48:	e00a      	b.n	8004f60 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d007      	beq.n	8004f60 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004f50:	4b39      	ldr	r3, [pc, #228]	@ (8005038 <xQueueGenericSend+0x200>)
 8004f52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f56:	601a      	str	r2, [r3, #0]
 8004f58:	f3bf 8f4f 	dsb	sy
 8004f5c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004f60:	f002 f9dc 	bl	800731c <vPortExitCritical>
				return pdPASS;
 8004f64:	2301      	movs	r3, #1
 8004f66:	e063      	b.n	8005030 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d103      	bne.n	8004f76 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004f6e:	f002 f9d5 	bl	800731c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004f72:	2300      	movs	r3, #0
 8004f74:	e05c      	b.n	8005030 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d106      	bne.n	8004f8a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004f7c:	f107 0314 	add.w	r3, r7, #20
 8004f80:	4618      	mov	r0, r3
 8004f82:	f001 f9a3 	bl	80062cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004f86:	2301      	movs	r3, #1
 8004f88:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004f8a:	f002 f9c7 	bl	800731c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004f8e:	f000 feaf 	bl	8005cf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004f92:	f002 f991 	bl	80072b8 <vPortEnterCritical>
 8004f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f9c:	b25b      	sxtb	r3, r3
 8004f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa2:	d103      	bne.n	8004fac <xQueueGenericSend+0x174>
 8004fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004fb2:	b25b      	sxtb	r3, r3
 8004fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fb8:	d103      	bne.n	8004fc2 <xQueueGenericSend+0x18a>
 8004fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004fc2:	f002 f9ab 	bl	800731c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004fc6:	1d3a      	adds	r2, r7, #4
 8004fc8:	f107 0314 	add.w	r3, r7, #20
 8004fcc:	4611      	mov	r1, r2
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f001 f992 	bl	80062f8 <xTaskCheckForTimeOut>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d124      	bne.n	8005024 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004fda:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004fdc:	f000 fbce 	bl	800577c <prvIsQueueFull>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d018      	beq.n	8005018 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe8:	3310      	adds	r3, #16
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	4611      	mov	r1, r2
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f001 f852 	bl	8006098 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004ff4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ff6:	f000 fb59 	bl	80056ac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004ffa:	f000 fe87 	bl	8005d0c <xTaskResumeAll>
 8004ffe:	4603      	mov	r3, r0
 8005000:	2b00      	cmp	r3, #0
 8005002:	f47f af7c 	bne.w	8004efe <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005006:	4b0c      	ldr	r3, [pc, #48]	@ (8005038 <xQueueGenericSend+0x200>)
 8005008:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800500c:	601a      	str	r2, [r3, #0]
 800500e:	f3bf 8f4f 	dsb	sy
 8005012:	f3bf 8f6f 	isb	sy
 8005016:	e772      	b.n	8004efe <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005018:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800501a:	f000 fb47 	bl	80056ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800501e:	f000 fe75 	bl	8005d0c <xTaskResumeAll>
 8005022:	e76c      	b.n	8004efe <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005024:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005026:	f000 fb41 	bl	80056ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800502a:	f000 fe6f 	bl	8005d0c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800502e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005030:	4618      	mov	r0, r3
 8005032:	3738      	adds	r7, #56	@ 0x38
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}
 8005038:	e000ed04 	.word	0xe000ed04

0800503c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b090      	sub	sp, #64	@ 0x40
 8005040:	af00      	add	r7, sp, #0
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	607a      	str	r2, [r7, #4]
 8005048:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800504e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005050:	2b00      	cmp	r3, #0
 8005052:	d10b      	bne.n	800506c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005058:	f383 8811 	msr	BASEPRI, r3
 800505c:	f3bf 8f6f 	isb	sy
 8005060:	f3bf 8f4f 	dsb	sy
 8005064:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005066:	bf00      	nop
 8005068:	bf00      	nop
 800506a:	e7fd      	b.n	8005068 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d103      	bne.n	800507a <xQueueGenericSendFromISR+0x3e>
 8005072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005076:	2b00      	cmp	r3, #0
 8005078:	d101      	bne.n	800507e <xQueueGenericSendFromISR+0x42>
 800507a:	2301      	movs	r3, #1
 800507c:	e000      	b.n	8005080 <xQueueGenericSendFromISR+0x44>
 800507e:	2300      	movs	r3, #0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d10b      	bne.n	800509c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005088:	f383 8811 	msr	BASEPRI, r3
 800508c:	f3bf 8f6f 	isb	sy
 8005090:	f3bf 8f4f 	dsb	sy
 8005094:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005096:	bf00      	nop
 8005098:	bf00      	nop
 800509a:	e7fd      	b.n	8005098 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	2b02      	cmp	r3, #2
 80050a0:	d103      	bne.n	80050aa <xQueueGenericSendFromISR+0x6e>
 80050a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d101      	bne.n	80050ae <xQueueGenericSendFromISR+0x72>
 80050aa:	2301      	movs	r3, #1
 80050ac:	e000      	b.n	80050b0 <xQueueGenericSendFromISR+0x74>
 80050ae:	2300      	movs	r3, #0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d10b      	bne.n	80050cc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80050b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050b8:	f383 8811 	msr	BASEPRI, r3
 80050bc:	f3bf 8f6f 	isb	sy
 80050c0:	f3bf 8f4f 	dsb	sy
 80050c4:	623b      	str	r3, [r7, #32]
}
 80050c6:	bf00      	nop
 80050c8:	bf00      	nop
 80050ca:	e7fd      	b.n	80050c8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80050cc:	f002 f9d4 	bl	8007478 <vPortValidateInterruptPriority>
	__asm volatile
 80050d0:	f3ef 8211 	mrs	r2, BASEPRI
 80050d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050d8:	f383 8811 	msr	BASEPRI, r3
 80050dc:	f3bf 8f6f 	isb	sy
 80050e0:	f3bf 8f4f 	dsb	sy
 80050e4:	61fa      	str	r2, [r7, #28]
 80050e6:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 80050e8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80050ea:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80050ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d302      	bcc.n	80050fe <xQueueGenericSendFromISR+0xc2>
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	2b02      	cmp	r3, #2
 80050fc:	d12f      	bne.n	800515e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80050fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005100:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005104:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800510a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800510c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800510e:	683a      	ldr	r2, [r7, #0]
 8005110:	68b9      	ldr	r1, [r7, #8]
 8005112:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005114:	f000 fa3a 	bl	800558c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005118:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800511c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005120:	d112      	bne.n	8005148 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005126:	2b00      	cmp	r3, #0
 8005128:	d016      	beq.n	8005158 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800512a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800512c:	3324      	adds	r3, #36	@ 0x24
 800512e:	4618      	mov	r0, r3
 8005130:	f001 f804 	bl	800613c <xTaskRemoveFromEventList>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d00e      	beq.n	8005158 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d00b      	beq.n	8005158 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2201      	movs	r2, #1
 8005144:	601a      	str	r2, [r3, #0]
 8005146:	e007      	b.n	8005158 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005148:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800514c:	3301      	adds	r3, #1
 800514e:	b2db      	uxtb	r3, r3
 8005150:	b25a      	sxtb	r2, r3
 8005152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005154:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005158:	2301      	movs	r3, #1
 800515a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800515c:	e001      	b.n	8005162 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800515e:	2300      	movs	r3, #0
 8005160:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005164:	617b      	str	r3, [r7, #20]
	__asm volatile
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	f383 8811 	msr	BASEPRI, r3
}
 800516c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800516e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005170:	4618      	mov	r0, r3
 8005172:	3740      	adds	r7, #64	@ 0x40
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b08c      	sub	sp, #48	@ 0x30
 800517c:	af00      	add	r7, sp, #0
 800517e:	60f8      	str	r0, [r7, #12]
 8005180:	60b9      	str	r1, [r7, #8]
 8005182:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005184:	2300      	movs	r3, #0
 8005186:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800518c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800518e:	2b00      	cmp	r3, #0
 8005190:	d10b      	bne.n	80051aa <xQueueReceive+0x32>
	__asm volatile
 8005192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005196:	f383 8811 	msr	BASEPRI, r3
 800519a:	f3bf 8f6f 	isb	sy
 800519e:	f3bf 8f4f 	dsb	sy
 80051a2:	623b      	str	r3, [r7, #32]
}
 80051a4:	bf00      	nop
 80051a6:	bf00      	nop
 80051a8:	e7fd      	b.n	80051a6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d103      	bne.n	80051b8 <xQueueReceive+0x40>
 80051b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d101      	bne.n	80051bc <xQueueReceive+0x44>
 80051b8:	2301      	movs	r3, #1
 80051ba:	e000      	b.n	80051be <xQueueReceive+0x46>
 80051bc:	2300      	movs	r3, #0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d10b      	bne.n	80051da <xQueueReceive+0x62>
	__asm volatile
 80051c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051c6:	f383 8811 	msr	BASEPRI, r3
 80051ca:	f3bf 8f6f 	isb	sy
 80051ce:	f3bf 8f4f 	dsb	sy
 80051d2:	61fb      	str	r3, [r7, #28]
}
 80051d4:	bf00      	nop
 80051d6:	bf00      	nop
 80051d8:	e7fd      	b.n	80051d6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80051da:	f001 f9e3 	bl	80065a4 <xTaskGetSchedulerState>
 80051de:	4603      	mov	r3, r0
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d102      	bne.n	80051ea <xQueueReceive+0x72>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d101      	bne.n	80051ee <xQueueReceive+0x76>
 80051ea:	2301      	movs	r3, #1
 80051ec:	e000      	b.n	80051f0 <xQueueReceive+0x78>
 80051ee:	2300      	movs	r3, #0
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d10b      	bne.n	800520c <xQueueReceive+0x94>
	__asm volatile
 80051f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f8:	f383 8811 	msr	BASEPRI, r3
 80051fc:	f3bf 8f6f 	isb	sy
 8005200:	f3bf 8f4f 	dsb	sy
 8005204:	61bb      	str	r3, [r7, #24]
}
 8005206:	bf00      	nop
 8005208:	bf00      	nop
 800520a:	e7fd      	b.n	8005208 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800520c:	f002 f854 	bl	80072b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005214:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005218:	2b00      	cmp	r3, #0
 800521a:	d01f      	beq.n	800525c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800521c:	68b9      	ldr	r1, [r7, #8]
 800521e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005220:	f000 fa1e 	bl	8005660 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005226:	1e5a      	subs	r2, r3, #1
 8005228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800522a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800522c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800522e:	691b      	ldr	r3, [r3, #16]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d00f      	beq.n	8005254 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005236:	3310      	adds	r3, #16
 8005238:	4618      	mov	r0, r3
 800523a:	f000 ff7f 	bl	800613c <xTaskRemoveFromEventList>
 800523e:	4603      	mov	r3, r0
 8005240:	2b00      	cmp	r3, #0
 8005242:	d007      	beq.n	8005254 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005244:	4b3c      	ldr	r3, [pc, #240]	@ (8005338 <xQueueReceive+0x1c0>)
 8005246:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800524a:	601a      	str	r2, [r3, #0]
 800524c:	f3bf 8f4f 	dsb	sy
 8005250:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005254:	f002 f862 	bl	800731c <vPortExitCritical>
				return pdPASS;
 8005258:	2301      	movs	r3, #1
 800525a:	e069      	b.n	8005330 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d103      	bne.n	800526a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005262:	f002 f85b 	bl	800731c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005266:	2300      	movs	r3, #0
 8005268:	e062      	b.n	8005330 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800526a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800526c:	2b00      	cmp	r3, #0
 800526e:	d106      	bne.n	800527e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005270:	f107 0310 	add.w	r3, r7, #16
 8005274:	4618      	mov	r0, r3
 8005276:	f001 f829 	bl	80062cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800527a:	2301      	movs	r3, #1
 800527c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800527e:	f002 f84d 	bl	800731c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005282:	f000 fd35 	bl	8005cf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005286:	f002 f817 	bl	80072b8 <vPortEnterCritical>
 800528a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800528c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005290:	b25b      	sxtb	r3, r3
 8005292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005296:	d103      	bne.n	80052a0 <xQueueReceive+0x128>
 8005298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800529a:	2200      	movs	r2, #0
 800529c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052a6:	b25b      	sxtb	r3, r3
 80052a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ac:	d103      	bne.n	80052b6 <xQueueReceive+0x13e>
 80052ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052b0:	2200      	movs	r2, #0
 80052b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052b6:	f002 f831 	bl	800731c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80052ba:	1d3a      	adds	r2, r7, #4
 80052bc:	f107 0310 	add.w	r3, r7, #16
 80052c0:	4611      	mov	r1, r2
 80052c2:	4618      	mov	r0, r3
 80052c4:	f001 f818 	bl	80062f8 <xTaskCheckForTimeOut>
 80052c8:	4603      	mov	r3, r0
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d123      	bne.n	8005316 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80052ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052d0:	f000 fa3e 	bl	8005750 <prvIsQueueEmpty>
 80052d4:	4603      	mov	r3, r0
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d017      	beq.n	800530a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80052da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052dc:	3324      	adds	r3, #36	@ 0x24
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	4611      	mov	r1, r2
 80052e2:	4618      	mov	r0, r3
 80052e4:	f000 fed8 	bl	8006098 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80052e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052ea:	f000 f9df 	bl	80056ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80052ee:	f000 fd0d 	bl	8005d0c <xTaskResumeAll>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d189      	bne.n	800520c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80052f8:	4b0f      	ldr	r3, [pc, #60]	@ (8005338 <xQueueReceive+0x1c0>)
 80052fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052fe:	601a      	str	r2, [r3, #0]
 8005300:	f3bf 8f4f 	dsb	sy
 8005304:	f3bf 8f6f 	isb	sy
 8005308:	e780      	b.n	800520c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800530a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800530c:	f000 f9ce 	bl	80056ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005310:	f000 fcfc 	bl	8005d0c <xTaskResumeAll>
 8005314:	e77a      	b.n	800520c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005316:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005318:	f000 f9c8 	bl	80056ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800531c:	f000 fcf6 	bl	8005d0c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005320:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005322:	f000 fa15 	bl	8005750 <prvIsQueueEmpty>
 8005326:	4603      	mov	r3, r0
 8005328:	2b00      	cmp	r3, #0
 800532a:	f43f af6f 	beq.w	800520c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800532e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005330:	4618      	mov	r0, r3
 8005332:	3730      	adds	r7, #48	@ 0x30
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}
 8005338:	e000ed04 	.word	0xe000ed04

0800533c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b08e      	sub	sp, #56	@ 0x38
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
 8005344:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005346:	2300      	movs	r3, #0
 8005348:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800534e:	2300      	movs	r3, #0
 8005350:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005354:	2b00      	cmp	r3, #0
 8005356:	d10b      	bne.n	8005370 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800535c:	f383 8811 	msr	BASEPRI, r3
 8005360:	f3bf 8f6f 	isb	sy
 8005364:	f3bf 8f4f 	dsb	sy
 8005368:	623b      	str	r3, [r7, #32]
}
 800536a:	bf00      	nop
 800536c:	bf00      	nop
 800536e:	e7fd      	b.n	800536c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005374:	2b00      	cmp	r3, #0
 8005376:	d00b      	beq.n	8005390 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800537c:	f383 8811 	msr	BASEPRI, r3
 8005380:	f3bf 8f6f 	isb	sy
 8005384:	f3bf 8f4f 	dsb	sy
 8005388:	61fb      	str	r3, [r7, #28]
}
 800538a:	bf00      	nop
 800538c:	bf00      	nop
 800538e:	e7fd      	b.n	800538c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005390:	f001 f908 	bl	80065a4 <xTaskGetSchedulerState>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d102      	bne.n	80053a0 <xQueueSemaphoreTake+0x64>
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d101      	bne.n	80053a4 <xQueueSemaphoreTake+0x68>
 80053a0:	2301      	movs	r3, #1
 80053a2:	e000      	b.n	80053a6 <xQueueSemaphoreTake+0x6a>
 80053a4:	2300      	movs	r3, #0
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d10b      	bne.n	80053c2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80053aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ae:	f383 8811 	msr	BASEPRI, r3
 80053b2:	f3bf 8f6f 	isb	sy
 80053b6:	f3bf 8f4f 	dsb	sy
 80053ba:	61bb      	str	r3, [r7, #24]
}
 80053bc:	bf00      	nop
 80053be:	bf00      	nop
 80053c0:	e7fd      	b.n	80053be <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80053c2:	f001 ff79 	bl	80072b8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80053c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ca:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80053cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d024      	beq.n	800541c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80053d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053d4:	1e5a      	subs	r2, r3, #1
 80053d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053d8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80053da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d104      	bne.n	80053ec <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80053e2:	f001 fa59 	bl	8006898 <pvTaskIncrementMutexHeldCount>
 80053e6:	4602      	mov	r2, r0
 80053e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ea:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ee:	691b      	ldr	r3, [r3, #16]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d00f      	beq.n	8005414 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053f6:	3310      	adds	r3, #16
 80053f8:	4618      	mov	r0, r3
 80053fa:	f000 fe9f 	bl	800613c <xTaskRemoveFromEventList>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d007      	beq.n	8005414 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005404:	4b54      	ldr	r3, [pc, #336]	@ (8005558 <xQueueSemaphoreTake+0x21c>)
 8005406:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800540a:	601a      	str	r2, [r3, #0]
 800540c:	f3bf 8f4f 	dsb	sy
 8005410:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005414:	f001 ff82 	bl	800731c <vPortExitCritical>
				return pdPASS;
 8005418:	2301      	movs	r3, #1
 800541a:	e098      	b.n	800554e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d112      	bne.n	8005448 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005424:	2b00      	cmp	r3, #0
 8005426:	d00b      	beq.n	8005440 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800542c:	f383 8811 	msr	BASEPRI, r3
 8005430:	f3bf 8f6f 	isb	sy
 8005434:	f3bf 8f4f 	dsb	sy
 8005438:	617b      	str	r3, [r7, #20]
}
 800543a:	bf00      	nop
 800543c:	bf00      	nop
 800543e:	e7fd      	b.n	800543c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005440:	f001 ff6c 	bl	800731c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005444:	2300      	movs	r3, #0
 8005446:	e082      	b.n	800554e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800544a:	2b00      	cmp	r3, #0
 800544c:	d106      	bne.n	800545c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800544e:	f107 030c 	add.w	r3, r7, #12
 8005452:	4618      	mov	r0, r3
 8005454:	f000 ff3a 	bl	80062cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005458:	2301      	movs	r3, #1
 800545a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800545c:	f001 ff5e 	bl	800731c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005460:	f000 fc46 	bl	8005cf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005464:	f001 ff28 	bl	80072b8 <vPortEnterCritical>
 8005468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800546a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800546e:	b25b      	sxtb	r3, r3
 8005470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005474:	d103      	bne.n	800547e <xQueueSemaphoreTake+0x142>
 8005476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005478:	2200      	movs	r2, #0
 800547a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800547e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005480:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005484:	b25b      	sxtb	r3, r3
 8005486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800548a:	d103      	bne.n	8005494 <xQueueSemaphoreTake+0x158>
 800548c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800548e:	2200      	movs	r2, #0
 8005490:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005494:	f001 ff42 	bl	800731c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005498:	463a      	mov	r2, r7
 800549a:	f107 030c 	add.w	r3, r7, #12
 800549e:	4611      	mov	r1, r2
 80054a0:	4618      	mov	r0, r3
 80054a2:	f000 ff29 	bl	80062f8 <xTaskCheckForTimeOut>
 80054a6:	4603      	mov	r3, r0
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d132      	bne.n	8005512 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80054ae:	f000 f94f 	bl	8005750 <prvIsQueueEmpty>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d026      	beq.n	8005506 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80054b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d109      	bne.n	80054d4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80054c0:	f001 fefa 	bl	80072b8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80054c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	4618      	mov	r0, r3
 80054ca:	f001 f889 	bl	80065e0 <xTaskPriorityInherit>
 80054ce:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80054d0:	f001 ff24 	bl	800731c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80054d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054d6:	3324      	adds	r3, #36	@ 0x24
 80054d8:	683a      	ldr	r2, [r7, #0]
 80054da:	4611      	mov	r1, r2
 80054dc:	4618      	mov	r0, r3
 80054de:	f000 fddb 	bl	8006098 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80054e2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80054e4:	f000 f8e2 	bl	80056ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80054e8:	f000 fc10 	bl	8005d0c <xTaskResumeAll>
 80054ec:	4603      	mov	r3, r0
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	f47f af67 	bne.w	80053c2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80054f4:	4b18      	ldr	r3, [pc, #96]	@ (8005558 <xQueueSemaphoreTake+0x21c>)
 80054f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054fa:	601a      	str	r2, [r3, #0]
 80054fc:	f3bf 8f4f 	dsb	sy
 8005500:	f3bf 8f6f 	isb	sy
 8005504:	e75d      	b.n	80053c2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005506:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005508:	f000 f8d0 	bl	80056ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800550c:	f000 fbfe 	bl	8005d0c <xTaskResumeAll>
 8005510:	e757      	b.n	80053c2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005512:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005514:	f000 f8ca 	bl	80056ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005518:	f000 fbf8 	bl	8005d0c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800551c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800551e:	f000 f917 	bl	8005750 <prvIsQueueEmpty>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	f43f af4c 	beq.w	80053c2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800552a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800552c:	2b00      	cmp	r3, #0
 800552e:	d00d      	beq.n	800554c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005530:	f001 fec2 	bl	80072b8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005534:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005536:	f000 f811 	bl	800555c <prvGetDisinheritPriorityAfterTimeout>
 800553a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800553c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005542:	4618      	mov	r0, r3
 8005544:	f001 f924 	bl	8006790 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005548:	f001 fee8 	bl	800731c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800554c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800554e:	4618      	mov	r0, r3
 8005550:	3738      	adds	r7, #56	@ 0x38
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
 8005556:	bf00      	nop
 8005558:	e000ed04 	.word	0xe000ed04

0800555c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800555c:	b480      	push	{r7}
 800555e:	b085      	sub	sp, #20
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005568:	2b00      	cmp	r3, #0
 800556a:	d006      	beq.n	800557a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005576:	60fb      	str	r3, [r7, #12]
 8005578:	e001      	b.n	800557e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800557a:	2300      	movs	r3, #0
 800557c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800557e:	68fb      	ldr	r3, [r7, #12]
	}
 8005580:	4618      	mov	r0, r3
 8005582:	3714      	adds	r7, #20
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr

0800558c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b086      	sub	sp, #24
 8005590:	af00      	add	r7, sp, #0
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	60b9      	str	r1, [r7, #8]
 8005596:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005598:	2300      	movs	r3, #0
 800559a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055a0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d10d      	bne.n	80055c6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d14d      	bne.n	800564e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	4618      	mov	r0, r3
 80055b8:	f001 f87a 	bl	80066b0 <xTaskPriorityDisinherit>
 80055bc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2200      	movs	r2, #0
 80055c2:	609a      	str	r2, [r3, #8]
 80055c4:	e043      	b.n	800564e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d119      	bne.n	8005600 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	6858      	ldr	r0, [r3, #4]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d4:	461a      	mov	r2, r3
 80055d6:	68b9      	ldr	r1, [r7, #8]
 80055d8:	f002 f9ee 	bl	80079b8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	685a      	ldr	r2, [r3, #4]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055e4:	441a      	add	r2, r3
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	685a      	ldr	r2, [r3, #4]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d32b      	bcc.n	800564e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	605a      	str	r2, [r3, #4]
 80055fe:	e026      	b.n	800564e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	68d8      	ldr	r0, [r3, #12]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005608:	461a      	mov	r2, r3
 800560a:	68b9      	ldr	r1, [r7, #8]
 800560c:	f002 f9d4 	bl	80079b8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	68da      	ldr	r2, [r3, #12]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005618:	425b      	negs	r3, r3
 800561a:	441a      	add	r2, r3
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	68da      	ldr	r2, [r3, #12]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	429a      	cmp	r2, r3
 800562a:	d207      	bcs.n	800563c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	689a      	ldr	r2, [r3, #8]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005634:	425b      	negs	r3, r3
 8005636:	441a      	add	r2, r3
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2b02      	cmp	r3, #2
 8005640:	d105      	bne.n	800564e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d002      	beq.n	800564e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	3b01      	subs	r3, #1
 800564c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	1c5a      	adds	r2, r3, #1
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005656:	697b      	ldr	r3, [r7, #20]
}
 8005658:	4618      	mov	r0, r3
 800565a:	3718      	adds	r7, #24
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b082      	sub	sp, #8
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
 8005668:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800566e:	2b00      	cmp	r3, #0
 8005670:	d018      	beq.n	80056a4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	68da      	ldr	r2, [r3, #12]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800567a:	441a      	add	r2, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	68da      	ldr	r2, [r3, #12]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	429a      	cmp	r2, r3
 800568a:	d303      	bcc.n	8005694 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	68d9      	ldr	r1, [r3, #12]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800569c:	461a      	mov	r2, r3
 800569e:	6838      	ldr	r0, [r7, #0]
 80056a0:	f002 f98a 	bl	80079b8 <memcpy>
	}
}
 80056a4:	bf00      	nop
 80056a6:	3708      	adds	r7, #8
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}

080056ac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b084      	sub	sp, #16
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80056b4:	f001 fe00 	bl	80072b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80056be:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80056c0:	e011      	b.n	80056e6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d012      	beq.n	80056f0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	3324      	adds	r3, #36	@ 0x24
 80056ce:	4618      	mov	r0, r3
 80056d0:	f000 fd34 	bl	800613c <xTaskRemoveFromEventList>
 80056d4:	4603      	mov	r3, r0
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d001      	beq.n	80056de <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80056da:	f000 fe71 	bl	80063c0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80056de:	7bfb      	ldrb	r3, [r7, #15]
 80056e0:	3b01      	subs	r3, #1
 80056e2:	b2db      	uxtb	r3, r3
 80056e4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80056e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	dce9      	bgt.n	80056c2 <prvUnlockQueue+0x16>
 80056ee:	e000      	b.n	80056f2 <prvUnlockQueue+0x46>
					break;
 80056f0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	22ff      	movs	r2, #255	@ 0xff
 80056f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80056fa:	f001 fe0f 	bl	800731c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80056fe:	f001 fddb 	bl	80072b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005708:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800570a:	e011      	b.n	8005730 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	691b      	ldr	r3, [r3, #16]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d012      	beq.n	800573a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	3310      	adds	r3, #16
 8005718:	4618      	mov	r0, r3
 800571a:	f000 fd0f 	bl	800613c <xTaskRemoveFromEventList>
 800571e:	4603      	mov	r3, r0
 8005720:	2b00      	cmp	r3, #0
 8005722:	d001      	beq.n	8005728 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005724:	f000 fe4c 	bl	80063c0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005728:	7bbb      	ldrb	r3, [r7, #14]
 800572a:	3b01      	subs	r3, #1
 800572c:	b2db      	uxtb	r3, r3
 800572e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005730:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005734:	2b00      	cmp	r3, #0
 8005736:	dce9      	bgt.n	800570c <prvUnlockQueue+0x60>
 8005738:	e000      	b.n	800573c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800573a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	22ff      	movs	r2, #255	@ 0xff
 8005740:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005744:	f001 fdea 	bl	800731c <vPortExitCritical>
}
 8005748:	bf00      	nop
 800574a:	3710      	adds	r7, #16
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b084      	sub	sp, #16
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005758:	f001 fdae 	bl	80072b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005760:	2b00      	cmp	r3, #0
 8005762:	d102      	bne.n	800576a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005764:	2301      	movs	r3, #1
 8005766:	60fb      	str	r3, [r7, #12]
 8005768:	e001      	b.n	800576e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800576a:	2300      	movs	r3, #0
 800576c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800576e:	f001 fdd5 	bl	800731c <vPortExitCritical>

	return xReturn;
 8005772:	68fb      	ldr	r3, [r7, #12]
}
 8005774:	4618      	mov	r0, r3
 8005776:	3710      	adds	r7, #16
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005784:	f001 fd98 	bl	80072b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005790:	429a      	cmp	r2, r3
 8005792:	d102      	bne.n	800579a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005794:	2301      	movs	r3, #1
 8005796:	60fb      	str	r3, [r7, #12]
 8005798:	e001      	b.n	800579e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800579a:	2300      	movs	r3, #0
 800579c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800579e:	f001 fdbd 	bl	800731c <vPortExitCritical>

	return xReturn;
 80057a2:	68fb      	ldr	r3, [r7, #12]
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3710      	adds	r7, #16
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}

080057ac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80057ac:	b480      	push	{r7}
 80057ae:	b085      	sub	sp, #20
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
 80057b4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80057b6:	2300      	movs	r3, #0
 80057b8:	60fb      	str	r3, [r7, #12]
 80057ba:	e014      	b.n	80057e6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80057bc:	4a0f      	ldr	r2, [pc, #60]	@ (80057fc <vQueueAddToRegistry+0x50>)
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d10b      	bne.n	80057e0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80057c8:	490c      	ldr	r1, [pc, #48]	@ (80057fc <vQueueAddToRegistry+0x50>)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	683a      	ldr	r2, [r7, #0]
 80057ce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80057d2:	4a0a      	ldr	r2, [pc, #40]	@ (80057fc <vQueueAddToRegistry+0x50>)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	00db      	lsls	r3, r3, #3
 80057d8:	4413      	add	r3, r2
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80057de:	e006      	b.n	80057ee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	3301      	adds	r3, #1
 80057e4:	60fb      	str	r3, [r7, #12]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2b07      	cmp	r3, #7
 80057ea:	d9e7      	bls.n	80057bc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80057ec:	bf00      	nop
 80057ee:	bf00      	nop
 80057f0:	3714      	adds	r7, #20
 80057f2:	46bd      	mov	sp, r7
 80057f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f8:	4770      	bx	lr
 80057fa:	bf00      	nop
 80057fc:	20000824 	.word	0x20000824

08005800 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005800:	b580      	push	{r7, lr}
 8005802:	b086      	sub	sp, #24
 8005804:	af00      	add	r7, sp, #0
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005810:	f001 fd52 	bl	80072b8 <vPortEnterCritical>
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800581a:	b25b      	sxtb	r3, r3
 800581c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005820:	d103      	bne.n	800582a <vQueueWaitForMessageRestricted+0x2a>
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	2200      	movs	r2, #0
 8005826:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005830:	b25b      	sxtb	r3, r3
 8005832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005836:	d103      	bne.n	8005840 <vQueueWaitForMessageRestricted+0x40>
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	2200      	movs	r2, #0
 800583c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005840:	f001 fd6c 	bl	800731c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005848:	2b00      	cmp	r3, #0
 800584a:	d106      	bne.n	800585a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	3324      	adds	r3, #36	@ 0x24
 8005850:	687a      	ldr	r2, [r7, #4]
 8005852:	68b9      	ldr	r1, [r7, #8]
 8005854:	4618      	mov	r0, r3
 8005856:	f000 fc45 	bl	80060e4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800585a:	6978      	ldr	r0, [r7, #20]
 800585c:	f7ff ff26 	bl	80056ac <prvUnlockQueue>
	}
 8005860:	bf00      	nop
 8005862:	3718      	adds	r7, #24
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}

08005868 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005868:	b580      	push	{r7, lr}
 800586a:	b08e      	sub	sp, #56	@ 0x38
 800586c:	af04      	add	r7, sp, #16
 800586e:	60f8      	str	r0, [r7, #12]
 8005870:	60b9      	str	r1, [r7, #8]
 8005872:	607a      	str	r2, [r7, #4]
 8005874:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005878:	2b00      	cmp	r3, #0
 800587a:	d10b      	bne.n	8005894 <xTaskCreateStatic+0x2c>
	__asm volatile
 800587c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005880:	f383 8811 	msr	BASEPRI, r3
 8005884:	f3bf 8f6f 	isb	sy
 8005888:	f3bf 8f4f 	dsb	sy
 800588c:	623b      	str	r3, [r7, #32]
}
 800588e:	bf00      	nop
 8005890:	bf00      	nop
 8005892:	e7fd      	b.n	8005890 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005896:	2b00      	cmp	r3, #0
 8005898:	d10b      	bne.n	80058b2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800589a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800589e:	f383 8811 	msr	BASEPRI, r3
 80058a2:	f3bf 8f6f 	isb	sy
 80058a6:	f3bf 8f4f 	dsb	sy
 80058aa:	61fb      	str	r3, [r7, #28]
}
 80058ac:	bf00      	nop
 80058ae:	bf00      	nop
 80058b0:	e7fd      	b.n	80058ae <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80058b2:	235c      	movs	r3, #92	@ 0x5c
 80058b4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	2b5c      	cmp	r3, #92	@ 0x5c
 80058ba:	d00b      	beq.n	80058d4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80058bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058c0:	f383 8811 	msr	BASEPRI, r3
 80058c4:	f3bf 8f6f 	isb	sy
 80058c8:	f3bf 8f4f 	dsb	sy
 80058cc:	61bb      	str	r3, [r7, #24]
}
 80058ce:	bf00      	nop
 80058d0:	bf00      	nop
 80058d2:	e7fd      	b.n	80058d0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80058d4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80058d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d01e      	beq.n	800591a <xTaskCreateStatic+0xb2>
 80058dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d01b      	beq.n	800591a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80058e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058e4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80058e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80058ea:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80058ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ee:	2202      	movs	r2, #2
 80058f0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80058f4:	2300      	movs	r3, #0
 80058f6:	9303      	str	r3, [sp, #12]
 80058f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fa:	9302      	str	r3, [sp, #8]
 80058fc:	f107 0314 	add.w	r3, r7, #20
 8005900:	9301      	str	r3, [sp, #4]
 8005902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005904:	9300      	str	r3, [sp, #0]
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	687a      	ldr	r2, [r7, #4]
 800590a:	68b9      	ldr	r1, [r7, #8]
 800590c:	68f8      	ldr	r0, [r7, #12]
 800590e:	f000 f850 	bl	80059b2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005912:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005914:	f000 f8de 	bl	8005ad4 <prvAddNewTaskToReadyList>
 8005918:	e001      	b.n	800591e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800591a:	2300      	movs	r3, #0
 800591c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800591e:	697b      	ldr	r3, [r7, #20]
	}
 8005920:	4618      	mov	r0, r3
 8005922:	3728      	adds	r7, #40	@ 0x28
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}

08005928 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005928:	b580      	push	{r7, lr}
 800592a:	b08c      	sub	sp, #48	@ 0x30
 800592c:	af04      	add	r7, sp, #16
 800592e:	60f8      	str	r0, [r7, #12]
 8005930:	60b9      	str	r1, [r7, #8]
 8005932:	603b      	str	r3, [r7, #0]
 8005934:	4613      	mov	r3, r2
 8005936:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005938:	88fb      	ldrh	r3, [r7, #6]
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	4618      	mov	r0, r3
 800593e:	f001 fddd 	bl	80074fc <pvPortMalloc>
 8005942:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d00e      	beq.n	8005968 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800594a:	205c      	movs	r0, #92	@ 0x5c
 800594c:	f001 fdd6 	bl	80074fc <pvPortMalloc>
 8005950:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005952:	69fb      	ldr	r3, [r7, #28]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d003      	beq.n	8005960 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	697a      	ldr	r2, [r7, #20]
 800595c:	631a      	str	r2, [r3, #48]	@ 0x30
 800595e:	e005      	b.n	800596c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005960:	6978      	ldr	r0, [r7, #20]
 8005962:	f001 fe99 	bl	8007698 <vPortFree>
 8005966:	e001      	b.n	800596c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005968:	2300      	movs	r3, #0
 800596a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d017      	beq.n	80059a2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005972:	69fb      	ldr	r3, [r7, #28]
 8005974:	2200      	movs	r2, #0
 8005976:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800597a:	88fa      	ldrh	r2, [r7, #6]
 800597c:	2300      	movs	r3, #0
 800597e:	9303      	str	r3, [sp, #12]
 8005980:	69fb      	ldr	r3, [r7, #28]
 8005982:	9302      	str	r3, [sp, #8]
 8005984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005986:	9301      	str	r3, [sp, #4]
 8005988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800598a:	9300      	str	r3, [sp, #0]
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	68b9      	ldr	r1, [r7, #8]
 8005990:	68f8      	ldr	r0, [r7, #12]
 8005992:	f000 f80e 	bl	80059b2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005996:	69f8      	ldr	r0, [r7, #28]
 8005998:	f000 f89c 	bl	8005ad4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800599c:	2301      	movs	r3, #1
 800599e:	61bb      	str	r3, [r7, #24]
 80059a0:	e002      	b.n	80059a8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80059a2:	f04f 33ff 	mov.w	r3, #4294967295
 80059a6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80059a8:	69bb      	ldr	r3, [r7, #24]
	}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3720      	adds	r7, #32
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b088      	sub	sp, #32
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	60f8      	str	r0, [r7, #12]
 80059ba:	60b9      	str	r1, [r7, #8]
 80059bc:	607a      	str	r2, [r7, #4]
 80059be:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80059c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	009b      	lsls	r3, r3, #2
 80059c8:	461a      	mov	r2, r3
 80059ca:	21a5      	movs	r1, #165	@ 0xa5
 80059cc:	f001 ffc0 	bl	8007950 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80059d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80059da:	3b01      	subs	r3, #1
 80059dc:	009b      	lsls	r3, r3, #2
 80059de:	4413      	add	r3, r2
 80059e0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80059e2:	69bb      	ldr	r3, [r7, #24]
 80059e4:	f023 0307 	bic.w	r3, r3, #7
 80059e8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80059ea:	69bb      	ldr	r3, [r7, #24]
 80059ec:	f003 0307 	and.w	r3, r3, #7
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d00b      	beq.n	8005a0c <prvInitialiseNewTask+0x5a>
	__asm volatile
 80059f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059f8:	f383 8811 	msr	BASEPRI, r3
 80059fc:	f3bf 8f6f 	isb	sy
 8005a00:	f3bf 8f4f 	dsb	sy
 8005a04:	617b      	str	r3, [r7, #20]
}
 8005a06:	bf00      	nop
 8005a08:	bf00      	nop
 8005a0a:	e7fd      	b.n	8005a08 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d01f      	beq.n	8005a52 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005a12:	2300      	movs	r3, #0
 8005a14:	61fb      	str	r3, [r7, #28]
 8005a16:	e012      	b.n	8005a3e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005a18:	68ba      	ldr	r2, [r7, #8]
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	4413      	add	r3, r2
 8005a1e:	7819      	ldrb	r1, [r3, #0]
 8005a20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	4413      	add	r3, r2
 8005a26:	3334      	adds	r3, #52	@ 0x34
 8005a28:	460a      	mov	r2, r1
 8005a2a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005a2c:	68ba      	ldr	r2, [r7, #8]
 8005a2e:	69fb      	ldr	r3, [r7, #28]
 8005a30:	4413      	add	r3, r2
 8005a32:	781b      	ldrb	r3, [r3, #0]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d006      	beq.n	8005a46 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005a38:	69fb      	ldr	r3, [r7, #28]
 8005a3a:	3301      	adds	r3, #1
 8005a3c:	61fb      	str	r3, [r7, #28]
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	2b0f      	cmp	r3, #15
 8005a42:	d9e9      	bls.n	8005a18 <prvInitialiseNewTask+0x66>
 8005a44:	e000      	b.n	8005a48 <prvInitialiseNewTask+0x96>
			{
				break;
 8005a46:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a50:	e003      	b.n	8005a5a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a54:	2200      	movs	r2, #0
 8005a56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a5c:	2b37      	cmp	r3, #55	@ 0x37
 8005a5e:	d901      	bls.n	8005a64 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005a60:	2337      	movs	r3, #55	@ 0x37
 8005a62:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a68:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a6e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a72:	2200      	movs	r2, #0
 8005a74:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a78:	3304      	adds	r3, #4
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f7fe ff4a 	bl	8004914 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a82:	3318      	adds	r3, #24
 8005a84:	4618      	mov	r0, r3
 8005a86:	f7fe ff45 	bl	8004914 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a8e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a92:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a98:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a9e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005aae:	683a      	ldr	r2, [r7, #0]
 8005ab0:	68f9      	ldr	r1, [r7, #12]
 8005ab2:	69b8      	ldr	r0, [r7, #24]
 8005ab4:	f001 fad2 	bl	800705c <pxPortInitialiseStack>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005abc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d002      	beq.n	8005aca <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ac6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ac8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005aca:	bf00      	nop
 8005acc:	3720      	adds	r7, #32
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
	...

08005ad4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b082      	sub	sp, #8
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005adc:	f001 fbec 	bl	80072b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005ae0:	4b2d      	ldr	r3, [pc, #180]	@ (8005b98 <prvAddNewTaskToReadyList+0xc4>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	3301      	adds	r3, #1
 8005ae6:	4a2c      	ldr	r2, [pc, #176]	@ (8005b98 <prvAddNewTaskToReadyList+0xc4>)
 8005ae8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005aea:	4b2c      	ldr	r3, [pc, #176]	@ (8005b9c <prvAddNewTaskToReadyList+0xc8>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d109      	bne.n	8005b06 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005af2:	4a2a      	ldr	r2, [pc, #168]	@ (8005b9c <prvAddNewTaskToReadyList+0xc8>)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005af8:	4b27      	ldr	r3, [pc, #156]	@ (8005b98 <prvAddNewTaskToReadyList+0xc4>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d110      	bne.n	8005b22 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005b00:	f000 fc82 	bl	8006408 <prvInitialiseTaskLists>
 8005b04:	e00d      	b.n	8005b22 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005b06:	4b26      	ldr	r3, [pc, #152]	@ (8005ba0 <prvAddNewTaskToReadyList+0xcc>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d109      	bne.n	8005b22 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005b0e:	4b23      	ldr	r3, [pc, #140]	@ (8005b9c <prvAddNewTaskToReadyList+0xc8>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d802      	bhi.n	8005b22 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005b1c:	4a1f      	ldr	r2, [pc, #124]	@ (8005b9c <prvAddNewTaskToReadyList+0xc8>)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005b22:	4b20      	ldr	r3, [pc, #128]	@ (8005ba4 <prvAddNewTaskToReadyList+0xd0>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	3301      	adds	r3, #1
 8005b28:	4a1e      	ldr	r2, [pc, #120]	@ (8005ba4 <prvAddNewTaskToReadyList+0xd0>)
 8005b2a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005b2c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ba4 <prvAddNewTaskToReadyList+0xd0>)
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b38:	4b1b      	ldr	r3, [pc, #108]	@ (8005ba8 <prvAddNewTaskToReadyList+0xd4>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d903      	bls.n	8005b48 <prvAddNewTaskToReadyList+0x74>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b44:	4a18      	ldr	r2, [pc, #96]	@ (8005ba8 <prvAddNewTaskToReadyList+0xd4>)
 8005b46:	6013      	str	r3, [r2, #0]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b4c:	4613      	mov	r3, r2
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	4413      	add	r3, r2
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	4a15      	ldr	r2, [pc, #84]	@ (8005bac <prvAddNewTaskToReadyList+0xd8>)
 8005b56:	441a      	add	r2, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	3304      	adds	r3, #4
 8005b5c:	4619      	mov	r1, r3
 8005b5e:	4610      	mov	r0, r2
 8005b60:	f7fe fee5 	bl	800492e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005b64:	f001 fbda 	bl	800731c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005b68:	4b0d      	ldr	r3, [pc, #52]	@ (8005ba0 <prvAddNewTaskToReadyList+0xcc>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d00e      	beq.n	8005b8e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005b70:	4b0a      	ldr	r3, [pc, #40]	@ (8005b9c <prvAddNewTaskToReadyList+0xc8>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	d207      	bcs.n	8005b8e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8005bb0 <prvAddNewTaskToReadyList+0xdc>)
 8005b80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b84:	601a      	str	r2, [r3, #0]
 8005b86:	f3bf 8f4f 	dsb	sy
 8005b8a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b8e:	bf00      	nop
 8005b90:	3708      	adds	r7, #8
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	bf00      	nop
 8005b98:	20000d38 	.word	0x20000d38
 8005b9c:	20000864 	.word	0x20000864
 8005ba0:	20000d44 	.word	0x20000d44
 8005ba4:	20000d54 	.word	0x20000d54
 8005ba8:	20000d40 	.word	0x20000d40
 8005bac:	20000868 	.word	0x20000868
 8005bb0:	e000ed04 	.word	0xe000ed04

08005bb4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b084      	sub	sp, #16
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d018      	beq.n	8005bf8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005bc6:	4b14      	ldr	r3, [pc, #80]	@ (8005c18 <vTaskDelay+0x64>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d00b      	beq.n	8005be6 <vTaskDelay+0x32>
	__asm volatile
 8005bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bd2:	f383 8811 	msr	BASEPRI, r3
 8005bd6:	f3bf 8f6f 	isb	sy
 8005bda:	f3bf 8f4f 	dsb	sy
 8005bde:	60bb      	str	r3, [r7, #8]
}
 8005be0:	bf00      	nop
 8005be2:	bf00      	nop
 8005be4:	e7fd      	b.n	8005be2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005be6:	f000 f883 	bl	8005cf0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005bea:	2100      	movs	r1, #0
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f000 fe67 	bl	80068c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005bf2:	f000 f88b 	bl	8005d0c <xTaskResumeAll>
 8005bf6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d107      	bne.n	8005c0e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005bfe:	4b07      	ldr	r3, [pc, #28]	@ (8005c1c <vTaskDelay+0x68>)
 8005c00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c04:	601a      	str	r2, [r3, #0]
 8005c06:	f3bf 8f4f 	dsb	sy
 8005c0a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005c0e:	bf00      	nop
 8005c10:	3710      	adds	r7, #16
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}
 8005c16:	bf00      	nop
 8005c18:	20000d60 	.word	0x20000d60
 8005c1c:	e000ed04 	.word	0xe000ed04

08005c20 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b08a      	sub	sp, #40	@ 0x28
 8005c24:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005c26:	2300      	movs	r3, #0
 8005c28:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005c2e:	463a      	mov	r2, r7
 8005c30:	1d39      	adds	r1, r7, #4
 8005c32:	f107 0308 	add.w	r3, r7, #8
 8005c36:	4618      	mov	r0, r3
 8005c38:	f7fe fc9a 	bl	8004570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005c3c:	6839      	ldr	r1, [r7, #0]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	68ba      	ldr	r2, [r7, #8]
 8005c42:	9202      	str	r2, [sp, #8]
 8005c44:	9301      	str	r3, [sp, #4]
 8005c46:	2300      	movs	r3, #0
 8005c48:	9300      	str	r3, [sp, #0]
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	460a      	mov	r2, r1
 8005c4e:	4922      	ldr	r1, [pc, #136]	@ (8005cd8 <vTaskStartScheduler+0xb8>)
 8005c50:	4822      	ldr	r0, [pc, #136]	@ (8005cdc <vTaskStartScheduler+0xbc>)
 8005c52:	f7ff fe09 	bl	8005868 <xTaskCreateStatic>
 8005c56:	4603      	mov	r3, r0
 8005c58:	4a21      	ldr	r2, [pc, #132]	@ (8005ce0 <vTaskStartScheduler+0xc0>)
 8005c5a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005c5c:	4b20      	ldr	r3, [pc, #128]	@ (8005ce0 <vTaskStartScheduler+0xc0>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d002      	beq.n	8005c6a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005c64:	2301      	movs	r3, #1
 8005c66:	617b      	str	r3, [r7, #20]
 8005c68:	e001      	b.n	8005c6e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d102      	bne.n	8005c7a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005c74:	f000 fe78 	bl	8006968 <xTimerCreateTimerTask>
 8005c78:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d116      	bne.n	8005cae <vTaskStartScheduler+0x8e>
	__asm volatile
 8005c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c84:	f383 8811 	msr	BASEPRI, r3
 8005c88:	f3bf 8f6f 	isb	sy
 8005c8c:	f3bf 8f4f 	dsb	sy
 8005c90:	613b      	str	r3, [r7, #16]
}
 8005c92:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005c94:	4b13      	ldr	r3, [pc, #76]	@ (8005ce4 <vTaskStartScheduler+0xc4>)
 8005c96:	f04f 32ff 	mov.w	r2, #4294967295
 8005c9a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005c9c:	4b12      	ldr	r3, [pc, #72]	@ (8005ce8 <vTaskStartScheduler+0xc8>)
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005ca2:	4b12      	ldr	r3, [pc, #72]	@ (8005cec <vTaskStartScheduler+0xcc>)
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005ca8:	f001 fa62 	bl	8007170 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005cac:	e00f      	b.n	8005cce <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cb4:	d10b      	bne.n	8005cce <vTaskStartScheduler+0xae>
	__asm volatile
 8005cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cba:	f383 8811 	msr	BASEPRI, r3
 8005cbe:	f3bf 8f6f 	isb	sy
 8005cc2:	f3bf 8f4f 	dsb	sy
 8005cc6:	60fb      	str	r3, [r7, #12]
}
 8005cc8:	bf00      	nop
 8005cca:	bf00      	nop
 8005ccc:	e7fd      	b.n	8005cca <vTaskStartScheduler+0xaa>
}
 8005cce:	bf00      	nop
 8005cd0:	3718      	adds	r7, #24
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}
 8005cd6:	bf00      	nop
 8005cd8:	08008514 	.word	0x08008514
 8005cdc:	080063d9 	.word	0x080063d9
 8005ce0:	20000d5c 	.word	0x20000d5c
 8005ce4:	20000d58 	.word	0x20000d58
 8005ce8:	20000d44 	.word	0x20000d44
 8005cec:	20000d3c 	.word	0x20000d3c

08005cf0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005cf4:	4b04      	ldr	r3, [pc, #16]	@ (8005d08 <vTaskSuspendAll+0x18>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	3301      	adds	r3, #1
 8005cfa:	4a03      	ldr	r2, [pc, #12]	@ (8005d08 <vTaskSuspendAll+0x18>)
 8005cfc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005cfe:	bf00      	nop
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr
 8005d08:	20000d60 	.word	0x20000d60

08005d0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005d12:	2300      	movs	r3, #0
 8005d14:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005d16:	2300      	movs	r3, #0
 8005d18:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005d1a:	4b42      	ldr	r3, [pc, #264]	@ (8005e24 <xTaskResumeAll+0x118>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d10b      	bne.n	8005d3a <xTaskResumeAll+0x2e>
	__asm volatile
 8005d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d26:	f383 8811 	msr	BASEPRI, r3
 8005d2a:	f3bf 8f6f 	isb	sy
 8005d2e:	f3bf 8f4f 	dsb	sy
 8005d32:	603b      	str	r3, [r7, #0]
}
 8005d34:	bf00      	nop
 8005d36:	bf00      	nop
 8005d38:	e7fd      	b.n	8005d36 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005d3a:	f001 fabd 	bl	80072b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005d3e:	4b39      	ldr	r3, [pc, #228]	@ (8005e24 <xTaskResumeAll+0x118>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	3b01      	subs	r3, #1
 8005d44:	4a37      	ldr	r2, [pc, #220]	@ (8005e24 <xTaskResumeAll+0x118>)
 8005d46:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d48:	4b36      	ldr	r3, [pc, #216]	@ (8005e24 <xTaskResumeAll+0x118>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d162      	bne.n	8005e16 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005d50:	4b35      	ldr	r3, [pc, #212]	@ (8005e28 <xTaskResumeAll+0x11c>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d05e      	beq.n	8005e16 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d58:	e02f      	b.n	8005dba <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d5a:	4b34      	ldr	r3, [pc, #208]	@ (8005e2c <xTaskResumeAll+0x120>)
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	68db      	ldr	r3, [r3, #12]
 8005d60:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	3318      	adds	r3, #24
 8005d66:	4618      	mov	r0, r3
 8005d68:	f7fe fe3e 	bl	80049e8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	3304      	adds	r3, #4
 8005d70:	4618      	mov	r0, r3
 8005d72:	f7fe fe39 	bl	80049e8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d7a:	4b2d      	ldr	r3, [pc, #180]	@ (8005e30 <xTaskResumeAll+0x124>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d903      	bls.n	8005d8a <xTaskResumeAll+0x7e>
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d86:	4a2a      	ldr	r2, [pc, #168]	@ (8005e30 <xTaskResumeAll+0x124>)
 8005d88:	6013      	str	r3, [r2, #0]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d8e:	4613      	mov	r3, r2
 8005d90:	009b      	lsls	r3, r3, #2
 8005d92:	4413      	add	r3, r2
 8005d94:	009b      	lsls	r3, r3, #2
 8005d96:	4a27      	ldr	r2, [pc, #156]	@ (8005e34 <xTaskResumeAll+0x128>)
 8005d98:	441a      	add	r2, r3
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	3304      	adds	r3, #4
 8005d9e:	4619      	mov	r1, r3
 8005da0:	4610      	mov	r0, r2
 8005da2:	f7fe fdc4 	bl	800492e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005daa:	4b23      	ldr	r3, [pc, #140]	@ (8005e38 <xTaskResumeAll+0x12c>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d302      	bcc.n	8005dba <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005db4:	4b21      	ldr	r3, [pc, #132]	@ (8005e3c <xTaskResumeAll+0x130>)
 8005db6:	2201      	movs	r2, #1
 8005db8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005dba:	4b1c      	ldr	r3, [pc, #112]	@ (8005e2c <xTaskResumeAll+0x120>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d1cb      	bne.n	8005d5a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d001      	beq.n	8005dcc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005dc8:	f000 fbbc 	bl	8006544 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005dcc:	4b1c      	ldr	r3, [pc, #112]	@ (8005e40 <xTaskResumeAll+0x134>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d010      	beq.n	8005dfa <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005dd8:	f000 f846 	bl	8005e68 <xTaskIncrementTick>
 8005ddc:	4603      	mov	r3, r0
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d002      	beq.n	8005de8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005de2:	4b16      	ldr	r3, [pc, #88]	@ (8005e3c <xTaskResumeAll+0x130>)
 8005de4:	2201      	movs	r2, #1
 8005de6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	3b01      	subs	r3, #1
 8005dec:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d1f1      	bne.n	8005dd8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005df4:	4b12      	ldr	r3, [pc, #72]	@ (8005e40 <xTaskResumeAll+0x134>)
 8005df6:	2200      	movs	r2, #0
 8005df8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005dfa:	4b10      	ldr	r3, [pc, #64]	@ (8005e3c <xTaskResumeAll+0x130>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d009      	beq.n	8005e16 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005e02:	2301      	movs	r3, #1
 8005e04:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005e06:	4b0f      	ldr	r3, [pc, #60]	@ (8005e44 <xTaskResumeAll+0x138>)
 8005e08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e0c:	601a      	str	r2, [r3, #0]
 8005e0e:	f3bf 8f4f 	dsb	sy
 8005e12:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005e16:	f001 fa81 	bl	800731c <vPortExitCritical>

	return xAlreadyYielded;
 8005e1a:	68bb      	ldr	r3, [r7, #8]
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3710      	adds	r7, #16
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}
 8005e24:	20000d60 	.word	0x20000d60
 8005e28:	20000d38 	.word	0x20000d38
 8005e2c:	20000cf8 	.word	0x20000cf8
 8005e30:	20000d40 	.word	0x20000d40
 8005e34:	20000868 	.word	0x20000868
 8005e38:	20000864 	.word	0x20000864
 8005e3c:	20000d4c 	.word	0x20000d4c
 8005e40:	20000d48 	.word	0x20000d48
 8005e44:	e000ed04 	.word	0xe000ed04

08005e48 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005e4e:	4b05      	ldr	r3, [pc, #20]	@ (8005e64 <xTaskGetTickCount+0x1c>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005e54:	687b      	ldr	r3, [r7, #4]
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	370c      	adds	r7, #12
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e60:	4770      	bx	lr
 8005e62:	bf00      	nop
 8005e64:	20000d3c 	.word	0x20000d3c

08005e68 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b086      	sub	sp, #24
 8005e6c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e72:	4b4f      	ldr	r3, [pc, #316]	@ (8005fb0 <xTaskIncrementTick+0x148>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	f040 8090 	bne.w	8005f9c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005e7c:	4b4d      	ldr	r3, [pc, #308]	@ (8005fb4 <xTaskIncrementTick+0x14c>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	3301      	adds	r3, #1
 8005e82:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005e84:	4a4b      	ldr	r2, [pc, #300]	@ (8005fb4 <xTaskIncrementTick+0x14c>)
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d121      	bne.n	8005ed4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005e90:	4b49      	ldr	r3, [pc, #292]	@ (8005fb8 <xTaskIncrementTick+0x150>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00b      	beq.n	8005eb2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e9e:	f383 8811 	msr	BASEPRI, r3
 8005ea2:	f3bf 8f6f 	isb	sy
 8005ea6:	f3bf 8f4f 	dsb	sy
 8005eaa:	603b      	str	r3, [r7, #0]
}
 8005eac:	bf00      	nop
 8005eae:	bf00      	nop
 8005eb0:	e7fd      	b.n	8005eae <xTaskIncrementTick+0x46>
 8005eb2:	4b41      	ldr	r3, [pc, #260]	@ (8005fb8 <xTaskIncrementTick+0x150>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	60fb      	str	r3, [r7, #12]
 8005eb8:	4b40      	ldr	r3, [pc, #256]	@ (8005fbc <xTaskIncrementTick+0x154>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a3e      	ldr	r2, [pc, #248]	@ (8005fb8 <xTaskIncrementTick+0x150>)
 8005ebe:	6013      	str	r3, [r2, #0]
 8005ec0:	4a3e      	ldr	r2, [pc, #248]	@ (8005fbc <xTaskIncrementTick+0x154>)
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	6013      	str	r3, [r2, #0]
 8005ec6:	4b3e      	ldr	r3, [pc, #248]	@ (8005fc0 <xTaskIncrementTick+0x158>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	3301      	adds	r3, #1
 8005ecc:	4a3c      	ldr	r2, [pc, #240]	@ (8005fc0 <xTaskIncrementTick+0x158>)
 8005ece:	6013      	str	r3, [r2, #0]
 8005ed0:	f000 fb38 	bl	8006544 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005ed4:	4b3b      	ldr	r3, [pc, #236]	@ (8005fc4 <xTaskIncrementTick+0x15c>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	693a      	ldr	r2, [r7, #16]
 8005eda:	429a      	cmp	r2, r3
 8005edc:	d349      	bcc.n	8005f72 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ede:	4b36      	ldr	r3, [pc, #216]	@ (8005fb8 <xTaskIncrementTick+0x150>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d104      	bne.n	8005ef2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ee8:	4b36      	ldr	r3, [pc, #216]	@ (8005fc4 <xTaskIncrementTick+0x15c>)
 8005eea:	f04f 32ff 	mov.w	r2, #4294967295
 8005eee:	601a      	str	r2, [r3, #0]
					break;
 8005ef0:	e03f      	b.n	8005f72 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ef2:	4b31      	ldr	r3, [pc, #196]	@ (8005fb8 <xTaskIncrementTick+0x150>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	68db      	ldr	r3, [r3, #12]
 8005efa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005f02:	693a      	ldr	r2, [r7, #16]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d203      	bcs.n	8005f12 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005f0a:	4a2e      	ldr	r2, [pc, #184]	@ (8005fc4 <xTaskIncrementTick+0x15c>)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005f10:	e02f      	b.n	8005f72 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	3304      	adds	r3, #4
 8005f16:	4618      	mov	r0, r3
 8005f18:	f7fe fd66 	bl	80049e8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d004      	beq.n	8005f2e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	3318      	adds	r3, #24
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f7fe fd5d 	bl	80049e8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f32:	4b25      	ldr	r3, [pc, #148]	@ (8005fc8 <xTaskIncrementTick+0x160>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	429a      	cmp	r2, r3
 8005f38:	d903      	bls.n	8005f42 <xTaskIncrementTick+0xda>
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f3e:	4a22      	ldr	r2, [pc, #136]	@ (8005fc8 <xTaskIncrementTick+0x160>)
 8005f40:	6013      	str	r3, [r2, #0]
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f46:	4613      	mov	r3, r2
 8005f48:	009b      	lsls	r3, r3, #2
 8005f4a:	4413      	add	r3, r2
 8005f4c:	009b      	lsls	r3, r3, #2
 8005f4e:	4a1f      	ldr	r2, [pc, #124]	@ (8005fcc <xTaskIncrementTick+0x164>)
 8005f50:	441a      	add	r2, r3
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	3304      	adds	r3, #4
 8005f56:	4619      	mov	r1, r3
 8005f58:	4610      	mov	r0, r2
 8005f5a:	f7fe fce8 	bl	800492e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f62:	4b1b      	ldr	r3, [pc, #108]	@ (8005fd0 <xTaskIncrementTick+0x168>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f68:	429a      	cmp	r2, r3
 8005f6a:	d3b8      	bcc.n	8005ede <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f70:	e7b5      	b.n	8005ede <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005f72:	4b17      	ldr	r3, [pc, #92]	@ (8005fd0 <xTaskIncrementTick+0x168>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f78:	4914      	ldr	r1, [pc, #80]	@ (8005fcc <xTaskIncrementTick+0x164>)
 8005f7a:	4613      	mov	r3, r2
 8005f7c:	009b      	lsls	r3, r3, #2
 8005f7e:	4413      	add	r3, r2
 8005f80:	009b      	lsls	r3, r3, #2
 8005f82:	440b      	add	r3, r1
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d901      	bls.n	8005f8e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005f8e:	4b11      	ldr	r3, [pc, #68]	@ (8005fd4 <xTaskIncrementTick+0x16c>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d007      	beq.n	8005fa6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005f96:	2301      	movs	r3, #1
 8005f98:	617b      	str	r3, [r7, #20]
 8005f9a:	e004      	b.n	8005fa6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005f9c:	4b0e      	ldr	r3, [pc, #56]	@ (8005fd8 <xTaskIncrementTick+0x170>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	3301      	adds	r3, #1
 8005fa2:	4a0d      	ldr	r2, [pc, #52]	@ (8005fd8 <xTaskIncrementTick+0x170>)
 8005fa4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005fa6:	697b      	ldr	r3, [r7, #20]
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3718      	adds	r7, #24
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}
 8005fb0:	20000d60 	.word	0x20000d60
 8005fb4:	20000d3c 	.word	0x20000d3c
 8005fb8:	20000cf0 	.word	0x20000cf0
 8005fbc:	20000cf4 	.word	0x20000cf4
 8005fc0:	20000d50 	.word	0x20000d50
 8005fc4:	20000d58 	.word	0x20000d58
 8005fc8:	20000d40 	.word	0x20000d40
 8005fcc:	20000868 	.word	0x20000868
 8005fd0:	20000864 	.word	0x20000864
 8005fd4:	20000d4c 	.word	0x20000d4c
 8005fd8:	20000d48 	.word	0x20000d48

08005fdc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b085      	sub	sp, #20
 8005fe0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005fe2:	4b28      	ldr	r3, [pc, #160]	@ (8006084 <vTaskSwitchContext+0xa8>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d003      	beq.n	8005ff2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005fea:	4b27      	ldr	r3, [pc, #156]	@ (8006088 <vTaskSwitchContext+0xac>)
 8005fec:	2201      	movs	r2, #1
 8005fee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005ff0:	e042      	b.n	8006078 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8005ff2:	4b25      	ldr	r3, [pc, #148]	@ (8006088 <vTaskSwitchContext+0xac>)
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ff8:	4b24      	ldr	r3, [pc, #144]	@ (800608c <vTaskSwitchContext+0xb0>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	60fb      	str	r3, [r7, #12]
 8005ffe:	e011      	b.n	8006024 <vTaskSwitchContext+0x48>
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d10b      	bne.n	800601e <vTaskSwitchContext+0x42>
	__asm volatile
 8006006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800600a:	f383 8811 	msr	BASEPRI, r3
 800600e:	f3bf 8f6f 	isb	sy
 8006012:	f3bf 8f4f 	dsb	sy
 8006016:	607b      	str	r3, [r7, #4]
}
 8006018:	bf00      	nop
 800601a:	bf00      	nop
 800601c:	e7fd      	b.n	800601a <vTaskSwitchContext+0x3e>
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	3b01      	subs	r3, #1
 8006022:	60fb      	str	r3, [r7, #12]
 8006024:	491a      	ldr	r1, [pc, #104]	@ (8006090 <vTaskSwitchContext+0xb4>)
 8006026:	68fa      	ldr	r2, [r7, #12]
 8006028:	4613      	mov	r3, r2
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	4413      	add	r3, r2
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	440b      	add	r3, r1
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d0e3      	beq.n	8006000 <vTaskSwitchContext+0x24>
 8006038:	68fa      	ldr	r2, [r7, #12]
 800603a:	4613      	mov	r3, r2
 800603c:	009b      	lsls	r3, r3, #2
 800603e:	4413      	add	r3, r2
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	4a13      	ldr	r2, [pc, #76]	@ (8006090 <vTaskSwitchContext+0xb4>)
 8006044:	4413      	add	r3, r2
 8006046:	60bb      	str	r3, [r7, #8]
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	685a      	ldr	r2, [r3, #4]
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	605a      	str	r2, [r3, #4]
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	685a      	ldr	r2, [r3, #4]
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	3308      	adds	r3, #8
 800605a:	429a      	cmp	r2, r3
 800605c:	d104      	bne.n	8006068 <vTaskSwitchContext+0x8c>
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	685a      	ldr	r2, [r3, #4]
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	605a      	str	r2, [r3, #4]
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	68db      	ldr	r3, [r3, #12]
 800606e:	4a09      	ldr	r2, [pc, #36]	@ (8006094 <vTaskSwitchContext+0xb8>)
 8006070:	6013      	str	r3, [r2, #0]
 8006072:	4a06      	ldr	r2, [pc, #24]	@ (800608c <vTaskSwitchContext+0xb0>)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6013      	str	r3, [r2, #0]
}
 8006078:	bf00      	nop
 800607a:	3714      	adds	r7, #20
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr
 8006084:	20000d60 	.word	0x20000d60
 8006088:	20000d4c 	.word	0x20000d4c
 800608c:	20000d40 	.word	0x20000d40
 8006090:	20000868 	.word	0x20000868
 8006094:	20000864 	.word	0x20000864

08006098 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b084      	sub	sp, #16
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d10b      	bne.n	80060c0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80060a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ac:	f383 8811 	msr	BASEPRI, r3
 80060b0:	f3bf 8f6f 	isb	sy
 80060b4:	f3bf 8f4f 	dsb	sy
 80060b8:	60fb      	str	r3, [r7, #12]
}
 80060ba:	bf00      	nop
 80060bc:	bf00      	nop
 80060be:	e7fd      	b.n	80060bc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80060c0:	4b07      	ldr	r3, [pc, #28]	@ (80060e0 <vTaskPlaceOnEventList+0x48>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	3318      	adds	r3, #24
 80060c6:	4619      	mov	r1, r3
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f7fe fc54 	bl	8004976 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80060ce:	2101      	movs	r1, #1
 80060d0:	6838      	ldr	r0, [r7, #0]
 80060d2:	f000 fbf5 	bl	80068c0 <prvAddCurrentTaskToDelayedList>
}
 80060d6:	bf00      	nop
 80060d8:	3710      	adds	r7, #16
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	bf00      	nop
 80060e0:	20000864 	.word	0x20000864

080060e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b086      	sub	sp, #24
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	60f8      	str	r0, [r7, #12]
 80060ec:	60b9      	str	r1, [r7, #8]
 80060ee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d10b      	bne.n	800610e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80060f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060fa:	f383 8811 	msr	BASEPRI, r3
 80060fe:	f3bf 8f6f 	isb	sy
 8006102:	f3bf 8f4f 	dsb	sy
 8006106:	617b      	str	r3, [r7, #20]
}
 8006108:	bf00      	nop
 800610a:	bf00      	nop
 800610c:	e7fd      	b.n	800610a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800610e:	4b0a      	ldr	r3, [pc, #40]	@ (8006138 <vTaskPlaceOnEventListRestricted+0x54>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	3318      	adds	r3, #24
 8006114:	4619      	mov	r1, r3
 8006116:	68f8      	ldr	r0, [r7, #12]
 8006118:	f7fe fc09 	bl	800492e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d002      	beq.n	8006128 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006122:	f04f 33ff 	mov.w	r3, #4294967295
 8006126:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006128:	6879      	ldr	r1, [r7, #4]
 800612a:	68b8      	ldr	r0, [r7, #8]
 800612c:	f000 fbc8 	bl	80068c0 <prvAddCurrentTaskToDelayedList>
	}
 8006130:	bf00      	nop
 8006132:	3718      	adds	r7, #24
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}
 8006138:	20000864 	.word	0x20000864

0800613c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b086      	sub	sp, #24
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	68db      	ldr	r3, [r3, #12]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d10b      	bne.n	800616a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006156:	f383 8811 	msr	BASEPRI, r3
 800615a:	f3bf 8f6f 	isb	sy
 800615e:	f3bf 8f4f 	dsb	sy
 8006162:	60fb      	str	r3, [r7, #12]
}
 8006164:	bf00      	nop
 8006166:	bf00      	nop
 8006168:	e7fd      	b.n	8006166 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	3318      	adds	r3, #24
 800616e:	4618      	mov	r0, r3
 8006170:	f7fe fc3a 	bl	80049e8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006174:	4b1d      	ldr	r3, [pc, #116]	@ (80061ec <xTaskRemoveFromEventList+0xb0>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d11d      	bne.n	80061b8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	3304      	adds	r3, #4
 8006180:	4618      	mov	r0, r3
 8006182:	f7fe fc31 	bl	80049e8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800618a:	4b19      	ldr	r3, [pc, #100]	@ (80061f0 <xTaskRemoveFromEventList+0xb4>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	429a      	cmp	r2, r3
 8006190:	d903      	bls.n	800619a <xTaskRemoveFromEventList+0x5e>
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006196:	4a16      	ldr	r2, [pc, #88]	@ (80061f0 <xTaskRemoveFromEventList+0xb4>)
 8006198:	6013      	str	r3, [r2, #0]
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800619e:	4613      	mov	r3, r2
 80061a0:	009b      	lsls	r3, r3, #2
 80061a2:	4413      	add	r3, r2
 80061a4:	009b      	lsls	r3, r3, #2
 80061a6:	4a13      	ldr	r2, [pc, #76]	@ (80061f4 <xTaskRemoveFromEventList+0xb8>)
 80061a8:	441a      	add	r2, r3
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	3304      	adds	r3, #4
 80061ae:	4619      	mov	r1, r3
 80061b0:	4610      	mov	r0, r2
 80061b2:	f7fe fbbc 	bl	800492e <vListInsertEnd>
 80061b6:	e005      	b.n	80061c4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	3318      	adds	r3, #24
 80061bc:	4619      	mov	r1, r3
 80061be:	480e      	ldr	r0, [pc, #56]	@ (80061f8 <xTaskRemoveFromEventList+0xbc>)
 80061c0:	f7fe fbb5 	bl	800492e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061c8:	4b0c      	ldr	r3, [pc, #48]	@ (80061fc <xTaskRemoveFromEventList+0xc0>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d905      	bls.n	80061de <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80061d2:	2301      	movs	r3, #1
 80061d4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80061d6:	4b0a      	ldr	r3, [pc, #40]	@ (8006200 <xTaskRemoveFromEventList+0xc4>)
 80061d8:	2201      	movs	r2, #1
 80061da:	601a      	str	r2, [r3, #0]
 80061dc:	e001      	b.n	80061e2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80061de:	2300      	movs	r3, #0
 80061e0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80061e2:	697b      	ldr	r3, [r7, #20]
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3718      	adds	r7, #24
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	20000d60 	.word	0x20000d60
 80061f0:	20000d40 	.word	0x20000d40
 80061f4:	20000868 	.word	0x20000868
 80061f8:	20000cf8 	.word	0x20000cf8
 80061fc:	20000864 	.word	0x20000864
 8006200:	20000d4c 	.word	0x20000d4c

08006204 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b086      	sub	sp, #24
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
 800620c:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800620e:	4b2a      	ldr	r3, [pc, #168]	@ (80062b8 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d10b      	bne.n	800622e <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 8006216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800621a:	f383 8811 	msr	BASEPRI, r3
 800621e:	f3bf 8f6f 	isb	sy
 8006222:	f3bf 8f4f 	dsb	sy
 8006226:	613b      	str	r3, [r7, #16]
}
 8006228:	bf00      	nop
 800622a:	bf00      	nop
 800622c:	e7fd      	b.n	800622a <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d10b      	bne.n	800625c <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8006244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006248:	f383 8811 	msr	BASEPRI, r3
 800624c:	f3bf 8f6f 	isb	sy
 8006250:	f3bf 8f4f 	dsb	sy
 8006254:	60fb      	str	r3, [r7, #12]
}
 8006256:	bf00      	nop
 8006258:	bf00      	nop
 800625a:	e7fd      	b.n	8006258 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 800625c:	6878      	ldr	r0, [r7, #4]
 800625e:	f7fe fbc3 	bl	80049e8 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	3304      	adds	r3, #4
 8006266:	4618      	mov	r0, r3
 8006268:	f7fe fbbe 	bl	80049e8 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006270:	4b12      	ldr	r3, [pc, #72]	@ (80062bc <vTaskRemoveFromUnorderedEventList+0xb8>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	429a      	cmp	r2, r3
 8006276:	d903      	bls.n	8006280 <vTaskRemoveFromUnorderedEventList+0x7c>
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800627c:	4a0f      	ldr	r2, [pc, #60]	@ (80062bc <vTaskRemoveFromUnorderedEventList+0xb8>)
 800627e:	6013      	str	r3, [r2, #0]
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006284:	4613      	mov	r3, r2
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	4413      	add	r3, r2
 800628a:	009b      	lsls	r3, r3, #2
 800628c:	4a0c      	ldr	r2, [pc, #48]	@ (80062c0 <vTaskRemoveFromUnorderedEventList+0xbc>)
 800628e:	441a      	add	r2, r3
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	3304      	adds	r3, #4
 8006294:	4619      	mov	r1, r3
 8006296:	4610      	mov	r0, r2
 8006298:	f7fe fb49 	bl	800492e <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062a0:	4b08      	ldr	r3, [pc, #32]	@ (80062c4 <vTaskRemoveFromUnorderedEventList+0xc0>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d902      	bls.n	80062b0 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80062aa:	4b07      	ldr	r3, [pc, #28]	@ (80062c8 <vTaskRemoveFromUnorderedEventList+0xc4>)
 80062ac:	2201      	movs	r2, #1
 80062ae:	601a      	str	r2, [r3, #0]
	}
}
 80062b0:	bf00      	nop
 80062b2:	3718      	adds	r7, #24
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}
 80062b8:	20000d60 	.word	0x20000d60
 80062bc:	20000d40 	.word	0x20000d40
 80062c0:	20000868 	.word	0x20000868
 80062c4:	20000864 	.word	0x20000864
 80062c8:	20000d4c 	.word	0x20000d4c

080062cc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80062d4:	4b06      	ldr	r3, [pc, #24]	@ (80062f0 <vTaskInternalSetTimeOutState+0x24>)
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80062dc:	4b05      	ldr	r3, [pc, #20]	@ (80062f4 <vTaskInternalSetTimeOutState+0x28>)
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	605a      	str	r2, [r3, #4]
}
 80062e4:	bf00      	nop
 80062e6:	370c      	adds	r7, #12
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr
 80062f0:	20000d50 	.word	0x20000d50
 80062f4:	20000d3c 	.word	0x20000d3c

080062f8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b088      	sub	sp, #32
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d10b      	bne.n	8006320 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800630c:	f383 8811 	msr	BASEPRI, r3
 8006310:	f3bf 8f6f 	isb	sy
 8006314:	f3bf 8f4f 	dsb	sy
 8006318:	613b      	str	r3, [r7, #16]
}
 800631a:	bf00      	nop
 800631c:	bf00      	nop
 800631e:	e7fd      	b.n	800631c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d10b      	bne.n	800633e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800632a:	f383 8811 	msr	BASEPRI, r3
 800632e:	f3bf 8f6f 	isb	sy
 8006332:	f3bf 8f4f 	dsb	sy
 8006336:	60fb      	str	r3, [r7, #12]
}
 8006338:	bf00      	nop
 800633a:	bf00      	nop
 800633c:	e7fd      	b.n	800633a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800633e:	f000 ffbb 	bl	80072b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006342:	4b1d      	ldr	r3, [pc, #116]	@ (80063b8 <xTaskCheckForTimeOut+0xc0>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	69ba      	ldr	r2, [r7, #24]
 800634e:	1ad3      	subs	r3, r2, r3
 8006350:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800635a:	d102      	bne.n	8006362 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800635c:	2300      	movs	r3, #0
 800635e:	61fb      	str	r3, [r7, #28]
 8006360:	e023      	b.n	80063aa <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	4b15      	ldr	r3, [pc, #84]	@ (80063bc <xTaskCheckForTimeOut+0xc4>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	429a      	cmp	r2, r3
 800636c:	d007      	beq.n	800637e <xTaskCheckForTimeOut+0x86>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	69ba      	ldr	r2, [r7, #24]
 8006374:	429a      	cmp	r2, r3
 8006376:	d302      	bcc.n	800637e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006378:	2301      	movs	r3, #1
 800637a:	61fb      	str	r3, [r7, #28]
 800637c:	e015      	b.n	80063aa <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	697a      	ldr	r2, [r7, #20]
 8006384:	429a      	cmp	r2, r3
 8006386:	d20b      	bcs.n	80063a0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	681a      	ldr	r2, [r3, #0]
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	1ad2      	subs	r2, r2, r3
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f7ff ff99 	bl	80062cc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800639a:	2300      	movs	r3, #0
 800639c:	61fb      	str	r3, [r7, #28]
 800639e:	e004      	b.n	80063aa <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	2200      	movs	r2, #0
 80063a4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80063a6:	2301      	movs	r3, #1
 80063a8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80063aa:	f000 ffb7 	bl	800731c <vPortExitCritical>

	return xReturn;
 80063ae:	69fb      	ldr	r3, [r7, #28]
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	3720      	adds	r7, #32
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}
 80063b8:	20000d3c 	.word	0x20000d3c
 80063bc:	20000d50 	.word	0x20000d50

080063c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80063c0:	b480      	push	{r7}
 80063c2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80063c4:	4b03      	ldr	r3, [pc, #12]	@ (80063d4 <vTaskMissedYield+0x14>)
 80063c6:	2201      	movs	r2, #1
 80063c8:	601a      	str	r2, [r3, #0]
}
 80063ca:	bf00      	nop
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr
 80063d4:	20000d4c 	.word	0x20000d4c

080063d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b082      	sub	sp, #8
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80063e0:	f000 f852 	bl	8006488 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80063e4:	4b06      	ldr	r3, [pc, #24]	@ (8006400 <prvIdleTask+0x28>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	d9f9      	bls.n	80063e0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80063ec:	4b05      	ldr	r3, [pc, #20]	@ (8006404 <prvIdleTask+0x2c>)
 80063ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063f2:	601a      	str	r2, [r3, #0]
 80063f4:	f3bf 8f4f 	dsb	sy
 80063f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80063fc:	e7f0      	b.n	80063e0 <prvIdleTask+0x8>
 80063fe:	bf00      	nop
 8006400:	20000868 	.word	0x20000868
 8006404:	e000ed04 	.word	0xe000ed04

08006408 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b082      	sub	sp, #8
 800640c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800640e:	2300      	movs	r3, #0
 8006410:	607b      	str	r3, [r7, #4]
 8006412:	e00c      	b.n	800642e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	4613      	mov	r3, r2
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	4413      	add	r3, r2
 800641c:	009b      	lsls	r3, r3, #2
 800641e:	4a12      	ldr	r2, [pc, #72]	@ (8006468 <prvInitialiseTaskLists+0x60>)
 8006420:	4413      	add	r3, r2
 8006422:	4618      	mov	r0, r3
 8006424:	f7fe fa56 	bl	80048d4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	3301      	adds	r3, #1
 800642c:	607b      	str	r3, [r7, #4]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2b37      	cmp	r3, #55	@ 0x37
 8006432:	d9ef      	bls.n	8006414 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006434:	480d      	ldr	r0, [pc, #52]	@ (800646c <prvInitialiseTaskLists+0x64>)
 8006436:	f7fe fa4d 	bl	80048d4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800643a:	480d      	ldr	r0, [pc, #52]	@ (8006470 <prvInitialiseTaskLists+0x68>)
 800643c:	f7fe fa4a 	bl	80048d4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006440:	480c      	ldr	r0, [pc, #48]	@ (8006474 <prvInitialiseTaskLists+0x6c>)
 8006442:	f7fe fa47 	bl	80048d4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006446:	480c      	ldr	r0, [pc, #48]	@ (8006478 <prvInitialiseTaskLists+0x70>)
 8006448:	f7fe fa44 	bl	80048d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800644c:	480b      	ldr	r0, [pc, #44]	@ (800647c <prvInitialiseTaskLists+0x74>)
 800644e:	f7fe fa41 	bl	80048d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006452:	4b0b      	ldr	r3, [pc, #44]	@ (8006480 <prvInitialiseTaskLists+0x78>)
 8006454:	4a05      	ldr	r2, [pc, #20]	@ (800646c <prvInitialiseTaskLists+0x64>)
 8006456:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006458:	4b0a      	ldr	r3, [pc, #40]	@ (8006484 <prvInitialiseTaskLists+0x7c>)
 800645a:	4a05      	ldr	r2, [pc, #20]	@ (8006470 <prvInitialiseTaskLists+0x68>)
 800645c:	601a      	str	r2, [r3, #0]
}
 800645e:	bf00      	nop
 8006460:	3708      	adds	r7, #8
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop
 8006468:	20000868 	.word	0x20000868
 800646c:	20000cc8 	.word	0x20000cc8
 8006470:	20000cdc 	.word	0x20000cdc
 8006474:	20000cf8 	.word	0x20000cf8
 8006478:	20000d0c 	.word	0x20000d0c
 800647c:	20000d24 	.word	0x20000d24
 8006480:	20000cf0 	.word	0x20000cf0
 8006484:	20000cf4 	.word	0x20000cf4

08006488 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b082      	sub	sp, #8
 800648c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800648e:	e019      	b.n	80064c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006490:	f000 ff12 	bl	80072b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006494:	4b10      	ldr	r3, [pc, #64]	@ (80064d8 <prvCheckTasksWaitingTermination+0x50>)
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	68db      	ldr	r3, [r3, #12]
 800649a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	3304      	adds	r3, #4
 80064a0:	4618      	mov	r0, r3
 80064a2:	f7fe faa1 	bl	80049e8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80064a6:	4b0d      	ldr	r3, [pc, #52]	@ (80064dc <prvCheckTasksWaitingTermination+0x54>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	3b01      	subs	r3, #1
 80064ac:	4a0b      	ldr	r2, [pc, #44]	@ (80064dc <prvCheckTasksWaitingTermination+0x54>)
 80064ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80064b0:	4b0b      	ldr	r3, [pc, #44]	@ (80064e0 <prvCheckTasksWaitingTermination+0x58>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	3b01      	subs	r3, #1
 80064b6:	4a0a      	ldr	r2, [pc, #40]	@ (80064e0 <prvCheckTasksWaitingTermination+0x58>)
 80064b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80064ba:	f000 ff2f 	bl	800731c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f000 f810 	bl	80064e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064c4:	4b06      	ldr	r3, [pc, #24]	@ (80064e0 <prvCheckTasksWaitingTermination+0x58>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d1e1      	bne.n	8006490 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80064cc:	bf00      	nop
 80064ce:	bf00      	nop
 80064d0:	3708      	adds	r7, #8
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}
 80064d6:	bf00      	nop
 80064d8:	20000d0c 	.word	0x20000d0c
 80064dc:	20000d38 	.word	0x20000d38
 80064e0:	20000d20 	.word	0x20000d20

080064e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b084      	sub	sp, #16
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d108      	bne.n	8006508 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064fa:	4618      	mov	r0, r3
 80064fc:	f001 f8cc 	bl	8007698 <vPortFree>
				vPortFree( pxTCB );
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f001 f8c9 	bl	8007698 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006506:	e019      	b.n	800653c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800650e:	2b01      	cmp	r3, #1
 8006510:	d103      	bne.n	800651a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f001 f8c0 	bl	8007698 <vPortFree>
	}
 8006518:	e010      	b.n	800653c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006520:	2b02      	cmp	r3, #2
 8006522:	d00b      	beq.n	800653c <prvDeleteTCB+0x58>
	__asm volatile
 8006524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006528:	f383 8811 	msr	BASEPRI, r3
 800652c:	f3bf 8f6f 	isb	sy
 8006530:	f3bf 8f4f 	dsb	sy
 8006534:	60fb      	str	r3, [r7, #12]
}
 8006536:	bf00      	nop
 8006538:	bf00      	nop
 800653a:	e7fd      	b.n	8006538 <prvDeleteTCB+0x54>
	}
 800653c:	bf00      	nop
 800653e:	3710      	adds	r7, #16
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}

08006544 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006544:	b480      	push	{r7}
 8006546:	b083      	sub	sp, #12
 8006548:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800654a:	4b0c      	ldr	r3, [pc, #48]	@ (800657c <prvResetNextTaskUnblockTime+0x38>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d104      	bne.n	800655e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006554:	4b0a      	ldr	r3, [pc, #40]	@ (8006580 <prvResetNextTaskUnblockTime+0x3c>)
 8006556:	f04f 32ff 	mov.w	r2, #4294967295
 800655a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800655c:	e008      	b.n	8006570 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800655e:	4b07      	ldr	r3, [pc, #28]	@ (800657c <prvResetNextTaskUnblockTime+0x38>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	68db      	ldr	r3, [r3, #12]
 8006566:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	4a04      	ldr	r2, [pc, #16]	@ (8006580 <prvResetNextTaskUnblockTime+0x3c>)
 800656e:	6013      	str	r3, [r2, #0]
}
 8006570:	bf00      	nop
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr
 800657c:	20000cf0 	.word	0x20000cf0
 8006580:	20000d58 	.word	0x20000d58

08006584 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8006584:	b480      	push	{r7}
 8006586:	b083      	sub	sp, #12
 8006588:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800658a:	4b05      	ldr	r3, [pc, #20]	@ (80065a0 <xTaskGetCurrentTaskHandle+0x1c>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8006590:	687b      	ldr	r3, [r7, #4]
	}
 8006592:	4618      	mov	r0, r3
 8006594:	370c      	adds	r7, #12
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr
 800659e:	bf00      	nop
 80065a0:	20000864 	.word	0x20000864

080065a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80065aa:	4b0b      	ldr	r3, [pc, #44]	@ (80065d8 <xTaskGetSchedulerState+0x34>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d102      	bne.n	80065b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80065b2:	2301      	movs	r3, #1
 80065b4:	607b      	str	r3, [r7, #4]
 80065b6:	e008      	b.n	80065ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80065b8:	4b08      	ldr	r3, [pc, #32]	@ (80065dc <xTaskGetSchedulerState+0x38>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d102      	bne.n	80065c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80065c0:	2302      	movs	r3, #2
 80065c2:	607b      	str	r3, [r7, #4]
 80065c4:	e001      	b.n	80065ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80065c6:	2300      	movs	r3, #0
 80065c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80065ca:	687b      	ldr	r3, [r7, #4]
	}
 80065cc:	4618      	mov	r0, r3
 80065ce:	370c      	adds	r7, #12
 80065d0:	46bd      	mov	sp, r7
 80065d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d6:	4770      	bx	lr
 80065d8:	20000d44 	.word	0x20000d44
 80065dc:	20000d60 	.word	0x20000d60

080065e0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b084      	sub	sp, #16
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80065ec:	2300      	movs	r3, #0
 80065ee:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d051      	beq.n	800669a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065fa:	4b2a      	ldr	r3, [pc, #168]	@ (80066a4 <xTaskPriorityInherit+0xc4>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006600:	429a      	cmp	r2, r3
 8006602:	d241      	bcs.n	8006688 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	699b      	ldr	r3, [r3, #24]
 8006608:	2b00      	cmp	r3, #0
 800660a:	db06      	blt.n	800661a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800660c:	4b25      	ldr	r3, [pc, #148]	@ (80066a4 <xTaskPriorityInherit+0xc4>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006612:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	6959      	ldr	r1, [r3, #20]
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006622:	4613      	mov	r3, r2
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	4413      	add	r3, r2
 8006628:	009b      	lsls	r3, r3, #2
 800662a:	4a1f      	ldr	r2, [pc, #124]	@ (80066a8 <xTaskPriorityInherit+0xc8>)
 800662c:	4413      	add	r3, r2
 800662e:	4299      	cmp	r1, r3
 8006630:	d122      	bne.n	8006678 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	3304      	adds	r3, #4
 8006636:	4618      	mov	r0, r3
 8006638:	f7fe f9d6 	bl	80049e8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800663c:	4b19      	ldr	r3, [pc, #100]	@ (80066a4 <xTaskPriorityInherit+0xc4>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800664a:	4b18      	ldr	r3, [pc, #96]	@ (80066ac <xTaskPriorityInherit+0xcc>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	429a      	cmp	r2, r3
 8006650:	d903      	bls.n	800665a <xTaskPriorityInherit+0x7a>
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006656:	4a15      	ldr	r2, [pc, #84]	@ (80066ac <xTaskPriorityInherit+0xcc>)
 8006658:	6013      	str	r3, [r2, #0]
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800665e:	4613      	mov	r3, r2
 8006660:	009b      	lsls	r3, r3, #2
 8006662:	4413      	add	r3, r2
 8006664:	009b      	lsls	r3, r3, #2
 8006666:	4a10      	ldr	r2, [pc, #64]	@ (80066a8 <xTaskPriorityInherit+0xc8>)
 8006668:	441a      	add	r2, r3
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	3304      	adds	r3, #4
 800666e:	4619      	mov	r1, r3
 8006670:	4610      	mov	r0, r2
 8006672:	f7fe f95c 	bl	800492e <vListInsertEnd>
 8006676:	e004      	b.n	8006682 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006678:	4b0a      	ldr	r3, [pc, #40]	@ (80066a4 <xTaskPriorityInherit+0xc4>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006682:	2301      	movs	r3, #1
 8006684:	60fb      	str	r3, [r7, #12]
 8006686:	e008      	b.n	800669a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800668c:	4b05      	ldr	r3, [pc, #20]	@ (80066a4 <xTaskPriorityInherit+0xc4>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006692:	429a      	cmp	r2, r3
 8006694:	d201      	bcs.n	800669a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006696:	2301      	movs	r3, #1
 8006698:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800669a:	68fb      	ldr	r3, [r7, #12]
	}
 800669c:	4618      	mov	r0, r3
 800669e:	3710      	adds	r7, #16
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}
 80066a4:	20000864 	.word	0x20000864
 80066a8:	20000868 	.word	0x20000868
 80066ac:	20000d40 	.word	0x20000d40

080066b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b086      	sub	sp, #24
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80066bc:	2300      	movs	r3, #0
 80066be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d058      	beq.n	8006778 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80066c6:	4b2f      	ldr	r3, [pc, #188]	@ (8006784 <xTaskPriorityDisinherit+0xd4>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	693a      	ldr	r2, [r7, #16]
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d00b      	beq.n	80066e8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80066d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d4:	f383 8811 	msr	BASEPRI, r3
 80066d8:	f3bf 8f6f 	isb	sy
 80066dc:	f3bf 8f4f 	dsb	sy
 80066e0:	60fb      	str	r3, [r7, #12]
}
 80066e2:	bf00      	nop
 80066e4:	bf00      	nop
 80066e6:	e7fd      	b.n	80066e4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d10b      	bne.n	8006708 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80066f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f4:	f383 8811 	msr	BASEPRI, r3
 80066f8:	f3bf 8f6f 	isb	sy
 80066fc:	f3bf 8f4f 	dsb	sy
 8006700:	60bb      	str	r3, [r7, #8]
}
 8006702:	bf00      	nop
 8006704:	bf00      	nop
 8006706:	e7fd      	b.n	8006704 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800670c:	1e5a      	subs	r2, r3, #1
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800671a:	429a      	cmp	r2, r3
 800671c:	d02c      	beq.n	8006778 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006722:	2b00      	cmp	r3, #0
 8006724:	d128      	bne.n	8006778 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	3304      	adds	r3, #4
 800672a:	4618      	mov	r0, r3
 800672c:	f7fe f95c 	bl	80049e8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800673c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006748:	4b0f      	ldr	r3, [pc, #60]	@ (8006788 <xTaskPriorityDisinherit+0xd8>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	429a      	cmp	r2, r3
 800674e:	d903      	bls.n	8006758 <xTaskPriorityDisinherit+0xa8>
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006754:	4a0c      	ldr	r2, [pc, #48]	@ (8006788 <xTaskPriorityDisinherit+0xd8>)
 8006756:	6013      	str	r3, [r2, #0]
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800675c:	4613      	mov	r3, r2
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	4413      	add	r3, r2
 8006762:	009b      	lsls	r3, r3, #2
 8006764:	4a09      	ldr	r2, [pc, #36]	@ (800678c <xTaskPriorityDisinherit+0xdc>)
 8006766:	441a      	add	r2, r3
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	3304      	adds	r3, #4
 800676c:	4619      	mov	r1, r3
 800676e:	4610      	mov	r0, r2
 8006770:	f7fe f8dd 	bl	800492e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006774:	2301      	movs	r3, #1
 8006776:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006778:	697b      	ldr	r3, [r7, #20]
	}
 800677a:	4618      	mov	r0, r3
 800677c:	3718      	adds	r7, #24
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}
 8006782:	bf00      	nop
 8006784:	20000864 	.word	0x20000864
 8006788:	20000d40 	.word	0x20000d40
 800678c:	20000868 	.word	0x20000868

08006790 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006790:	b580      	push	{r7, lr}
 8006792:	b088      	sub	sp, #32
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800679e:	2301      	movs	r3, #1
 80067a0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d06c      	beq.n	8006882 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80067a8:	69bb      	ldr	r3, [r7, #24]
 80067aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d10b      	bne.n	80067c8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80067b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b4:	f383 8811 	msr	BASEPRI, r3
 80067b8:	f3bf 8f6f 	isb	sy
 80067bc:	f3bf 8f4f 	dsb	sy
 80067c0:	60fb      	str	r3, [r7, #12]
}
 80067c2:	bf00      	nop
 80067c4:	bf00      	nop
 80067c6:	e7fd      	b.n	80067c4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80067c8:	69bb      	ldr	r3, [r7, #24]
 80067ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067cc:	683a      	ldr	r2, [r7, #0]
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d902      	bls.n	80067d8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	61fb      	str	r3, [r7, #28]
 80067d6:	e002      	b.n	80067de <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80067d8:	69bb      	ldr	r3, [r7, #24]
 80067da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067dc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80067de:	69bb      	ldr	r3, [r7, #24]
 80067e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067e2:	69fa      	ldr	r2, [r7, #28]
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d04c      	beq.n	8006882 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80067e8:	69bb      	ldr	r3, [r7, #24]
 80067ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067ec:	697a      	ldr	r2, [r7, #20]
 80067ee:	429a      	cmp	r2, r3
 80067f0:	d147      	bne.n	8006882 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80067f2:	4b26      	ldr	r3, [pc, #152]	@ (800688c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	69ba      	ldr	r2, [r7, #24]
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d10b      	bne.n	8006814 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80067fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006800:	f383 8811 	msr	BASEPRI, r3
 8006804:	f3bf 8f6f 	isb	sy
 8006808:	f3bf 8f4f 	dsb	sy
 800680c:	60bb      	str	r3, [r7, #8]
}
 800680e:	bf00      	nop
 8006810:	bf00      	nop
 8006812:	e7fd      	b.n	8006810 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006814:	69bb      	ldr	r3, [r7, #24]
 8006816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006818:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800681a:	69bb      	ldr	r3, [r7, #24]
 800681c:	69fa      	ldr	r2, [r7, #28]
 800681e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006820:	69bb      	ldr	r3, [r7, #24]
 8006822:	699b      	ldr	r3, [r3, #24]
 8006824:	2b00      	cmp	r3, #0
 8006826:	db04      	blt.n	8006832 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006828:	69fb      	ldr	r3, [r7, #28]
 800682a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800682e:	69bb      	ldr	r3, [r7, #24]
 8006830:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006832:	69bb      	ldr	r3, [r7, #24]
 8006834:	6959      	ldr	r1, [r3, #20]
 8006836:	693a      	ldr	r2, [r7, #16]
 8006838:	4613      	mov	r3, r2
 800683a:	009b      	lsls	r3, r3, #2
 800683c:	4413      	add	r3, r2
 800683e:	009b      	lsls	r3, r3, #2
 8006840:	4a13      	ldr	r2, [pc, #76]	@ (8006890 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006842:	4413      	add	r3, r2
 8006844:	4299      	cmp	r1, r3
 8006846:	d11c      	bne.n	8006882 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	3304      	adds	r3, #4
 800684c:	4618      	mov	r0, r3
 800684e:	f7fe f8cb 	bl	80049e8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006852:	69bb      	ldr	r3, [r7, #24]
 8006854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006856:	4b0f      	ldr	r3, [pc, #60]	@ (8006894 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	429a      	cmp	r2, r3
 800685c:	d903      	bls.n	8006866 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800685e:	69bb      	ldr	r3, [r7, #24]
 8006860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006862:	4a0c      	ldr	r2, [pc, #48]	@ (8006894 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006864:	6013      	str	r3, [r2, #0]
 8006866:	69bb      	ldr	r3, [r7, #24]
 8006868:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800686a:	4613      	mov	r3, r2
 800686c:	009b      	lsls	r3, r3, #2
 800686e:	4413      	add	r3, r2
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	4a07      	ldr	r2, [pc, #28]	@ (8006890 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006874:	441a      	add	r2, r3
 8006876:	69bb      	ldr	r3, [r7, #24]
 8006878:	3304      	adds	r3, #4
 800687a:	4619      	mov	r1, r3
 800687c:	4610      	mov	r0, r2
 800687e:	f7fe f856 	bl	800492e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006882:	bf00      	nop
 8006884:	3720      	adds	r7, #32
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}
 800688a:	bf00      	nop
 800688c:	20000864 	.word	0x20000864
 8006890:	20000868 	.word	0x20000868
 8006894:	20000d40 	.word	0x20000d40

08006898 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006898:	b480      	push	{r7}
 800689a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800689c:	4b07      	ldr	r3, [pc, #28]	@ (80068bc <pvTaskIncrementMutexHeldCount+0x24>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d004      	beq.n	80068ae <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80068a4:	4b05      	ldr	r3, [pc, #20]	@ (80068bc <pvTaskIncrementMutexHeldCount+0x24>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80068aa:	3201      	adds	r2, #1
 80068ac:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80068ae:	4b03      	ldr	r3, [pc, #12]	@ (80068bc <pvTaskIncrementMutexHeldCount+0x24>)
 80068b0:	681b      	ldr	r3, [r3, #0]
	}
 80068b2:	4618      	mov	r0, r3
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr
 80068bc:	20000864 	.word	0x20000864

080068c0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b084      	sub	sp, #16
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
 80068c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80068ca:	4b21      	ldr	r3, [pc, #132]	@ (8006950 <prvAddCurrentTaskToDelayedList+0x90>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80068d0:	4b20      	ldr	r3, [pc, #128]	@ (8006954 <prvAddCurrentTaskToDelayedList+0x94>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	3304      	adds	r3, #4
 80068d6:	4618      	mov	r0, r3
 80068d8:	f7fe f886 	bl	80049e8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068e2:	d10a      	bne.n	80068fa <prvAddCurrentTaskToDelayedList+0x3a>
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d007      	beq.n	80068fa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068ea:	4b1a      	ldr	r3, [pc, #104]	@ (8006954 <prvAddCurrentTaskToDelayedList+0x94>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	3304      	adds	r3, #4
 80068f0:	4619      	mov	r1, r3
 80068f2:	4819      	ldr	r0, [pc, #100]	@ (8006958 <prvAddCurrentTaskToDelayedList+0x98>)
 80068f4:	f7fe f81b 	bl	800492e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80068f8:	e026      	b.n	8006948 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80068fa:	68fa      	ldr	r2, [r7, #12]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4413      	add	r3, r2
 8006900:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006902:	4b14      	ldr	r3, [pc, #80]	@ (8006954 <prvAddCurrentTaskToDelayedList+0x94>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	68ba      	ldr	r2, [r7, #8]
 8006908:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800690a:	68ba      	ldr	r2, [r7, #8]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	429a      	cmp	r2, r3
 8006910:	d209      	bcs.n	8006926 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006912:	4b12      	ldr	r3, [pc, #72]	@ (800695c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006914:	681a      	ldr	r2, [r3, #0]
 8006916:	4b0f      	ldr	r3, [pc, #60]	@ (8006954 <prvAddCurrentTaskToDelayedList+0x94>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	3304      	adds	r3, #4
 800691c:	4619      	mov	r1, r3
 800691e:	4610      	mov	r0, r2
 8006920:	f7fe f829 	bl	8004976 <vListInsert>
}
 8006924:	e010      	b.n	8006948 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006926:	4b0e      	ldr	r3, [pc, #56]	@ (8006960 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	4b0a      	ldr	r3, [pc, #40]	@ (8006954 <prvAddCurrentTaskToDelayedList+0x94>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	3304      	adds	r3, #4
 8006930:	4619      	mov	r1, r3
 8006932:	4610      	mov	r0, r2
 8006934:	f7fe f81f 	bl	8004976 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006938:	4b0a      	ldr	r3, [pc, #40]	@ (8006964 <prvAddCurrentTaskToDelayedList+0xa4>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	68ba      	ldr	r2, [r7, #8]
 800693e:	429a      	cmp	r2, r3
 8006940:	d202      	bcs.n	8006948 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006942:	4a08      	ldr	r2, [pc, #32]	@ (8006964 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	6013      	str	r3, [r2, #0]
}
 8006948:	bf00      	nop
 800694a:	3710      	adds	r7, #16
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}
 8006950:	20000d3c 	.word	0x20000d3c
 8006954:	20000864 	.word	0x20000864
 8006958:	20000d24 	.word	0x20000d24
 800695c:	20000cf4 	.word	0x20000cf4
 8006960:	20000cf0 	.word	0x20000cf0
 8006964:	20000d58 	.word	0x20000d58

08006968 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b08a      	sub	sp, #40	@ 0x28
 800696c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800696e:	2300      	movs	r3, #0
 8006970:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006972:	f000 fb13 	bl	8006f9c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006976:	4b1d      	ldr	r3, [pc, #116]	@ (80069ec <xTimerCreateTimerTask+0x84>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d021      	beq.n	80069c2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800697e:	2300      	movs	r3, #0
 8006980:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006982:	2300      	movs	r3, #0
 8006984:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006986:	1d3a      	adds	r2, r7, #4
 8006988:	f107 0108 	add.w	r1, r7, #8
 800698c:	f107 030c 	add.w	r3, r7, #12
 8006990:	4618      	mov	r0, r3
 8006992:	f7fd fe07 	bl	80045a4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006996:	6879      	ldr	r1, [r7, #4]
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	68fa      	ldr	r2, [r7, #12]
 800699c:	9202      	str	r2, [sp, #8]
 800699e:	9301      	str	r3, [sp, #4]
 80069a0:	2302      	movs	r3, #2
 80069a2:	9300      	str	r3, [sp, #0]
 80069a4:	2300      	movs	r3, #0
 80069a6:	460a      	mov	r2, r1
 80069a8:	4911      	ldr	r1, [pc, #68]	@ (80069f0 <xTimerCreateTimerTask+0x88>)
 80069aa:	4812      	ldr	r0, [pc, #72]	@ (80069f4 <xTimerCreateTimerTask+0x8c>)
 80069ac:	f7fe ff5c 	bl	8005868 <xTaskCreateStatic>
 80069b0:	4603      	mov	r3, r0
 80069b2:	4a11      	ldr	r2, [pc, #68]	@ (80069f8 <xTimerCreateTimerTask+0x90>)
 80069b4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80069b6:	4b10      	ldr	r3, [pc, #64]	@ (80069f8 <xTimerCreateTimerTask+0x90>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d001      	beq.n	80069c2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80069be:	2301      	movs	r3, #1
 80069c0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d10b      	bne.n	80069e0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80069c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069cc:	f383 8811 	msr	BASEPRI, r3
 80069d0:	f3bf 8f6f 	isb	sy
 80069d4:	f3bf 8f4f 	dsb	sy
 80069d8:	613b      	str	r3, [r7, #16]
}
 80069da:	bf00      	nop
 80069dc:	bf00      	nop
 80069de:	e7fd      	b.n	80069dc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80069e0:	697b      	ldr	r3, [r7, #20]
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3718      	adds	r7, #24
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	bf00      	nop
 80069ec:	20000d94 	.word	0x20000d94
 80069f0:	0800851c 	.word	0x0800851c
 80069f4:	08006b35 	.word	0x08006b35
 80069f8:	20000d98 	.word	0x20000d98

080069fc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b08a      	sub	sp, #40	@ 0x28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	607a      	str	r2, [r7, #4]
 8006a08:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d10b      	bne.n	8006a2c <xTimerGenericCommand+0x30>
	__asm volatile
 8006a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a18:	f383 8811 	msr	BASEPRI, r3
 8006a1c:	f3bf 8f6f 	isb	sy
 8006a20:	f3bf 8f4f 	dsb	sy
 8006a24:	623b      	str	r3, [r7, #32]
}
 8006a26:	bf00      	nop
 8006a28:	bf00      	nop
 8006a2a:	e7fd      	b.n	8006a28 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006a2c:	4b19      	ldr	r3, [pc, #100]	@ (8006a94 <xTimerGenericCommand+0x98>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d02a      	beq.n	8006a8a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	2b05      	cmp	r3, #5
 8006a44:	dc18      	bgt.n	8006a78 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006a46:	f7ff fdad 	bl	80065a4 <xTaskGetSchedulerState>
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	2b02      	cmp	r3, #2
 8006a4e:	d109      	bne.n	8006a64 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006a50:	4b10      	ldr	r3, [pc, #64]	@ (8006a94 <xTimerGenericCommand+0x98>)
 8006a52:	6818      	ldr	r0, [r3, #0]
 8006a54:	f107 0110 	add.w	r1, r7, #16
 8006a58:	2300      	movs	r3, #0
 8006a5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a5c:	f7fe f9ec 	bl	8004e38 <xQueueGenericSend>
 8006a60:	6278      	str	r0, [r7, #36]	@ 0x24
 8006a62:	e012      	b.n	8006a8a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006a64:	4b0b      	ldr	r3, [pc, #44]	@ (8006a94 <xTimerGenericCommand+0x98>)
 8006a66:	6818      	ldr	r0, [r3, #0]
 8006a68:	f107 0110 	add.w	r1, r7, #16
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	2200      	movs	r2, #0
 8006a70:	f7fe f9e2 	bl	8004e38 <xQueueGenericSend>
 8006a74:	6278      	str	r0, [r7, #36]	@ 0x24
 8006a76:	e008      	b.n	8006a8a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006a78:	4b06      	ldr	r3, [pc, #24]	@ (8006a94 <xTimerGenericCommand+0x98>)
 8006a7a:	6818      	ldr	r0, [r3, #0]
 8006a7c:	f107 0110 	add.w	r1, r7, #16
 8006a80:	2300      	movs	r3, #0
 8006a82:	683a      	ldr	r2, [r7, #0]
 8006a84:	f7fe fada 	bl	800503c <xQueueGenericSendFromISR>
 8006a88:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	3728      	adds	r7, #40	@ 0x28
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}
 8006a94:	20000d94 	.word	0x20000d94

08006a98 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b088      	sub	sp, #32
 8006a9c:	af02      	add	r7, sp, #8
 8006a9e:	6078      	str	r0, [r7, #4]
 8006aa0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006aa2:	4b23      	ldr	r3, [pc, #140]	@ (8006b30 <prvProcessExpiredTimer+0x98>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	68db      	ldr	r3, [r3, #12]
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	3304      	adds	r3, #4
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f7fd ff99 	bl	80049e8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006abc:	f003 0304 	and.w	r3, r3, #4
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d023      	beq.n	8006b0c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	699a      	ldr	r2, [r3, #24]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	18d1      	adds	r1, r2, r3
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	683a      	ldr	r2, [r7, #0]
 8006ad0:	6978      	ldr	r0, [r7, #20]
 8006ad2:	f000 f8d5 	bl	8006c80 <prvInsertTimerInActiveList>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d020      	beq.n	8006b1e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006adc:	2300      	movs	r3, #0
 8006ade:	9300      	str	r3, [sp, #0]
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	687a      	ldr	r2, [r7, #4]
 8006ae4:	2100      	movs	r1, #0
 8006ae6:	6978      	ldr	r0, [r7, #20]
 8006ae8:	f7ff ff88 	bl	80069fc <xTimerGenericCommand>
 8006aec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d114      	bne.n	8006b1e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af8:	f383 8811 	msr	BASEPRI, r3
 8006afc:	f3bf 8f6f 	isb	sy
 8006b00:	f3bf 8f4f 	dsb	sy
 8006b04:	60fb      	str	r3, [r7, #12]
}
 8006b06:	bf00      	nop
 8006b08:	bf00      	nop
 8006b0a:	e7fd      	b.n	8006b08 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b12:	f023 0301 	bic.w	r3, r3, #1
 8006b16:	b2da      	uxtb	r2, r3
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	6a1b      	ldr	r3, [r3, #32]
 8006b22:	6978      	ldr	r0, [r7, #20]
 8006b24:	4798      	blx	r3
}
 8006b26:	bf00      	nop
 8006b28:	3718      	adds	r7, #24
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bd80      	pop	{r7, pc}
 8006b2e:	bf00      	nop
 8006b30:	20000d8c 	.word	0x20000d8c

08006b34 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b084      	sub	sp, #16
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b3c:	f107 0308 	add.w	r3, r7, #8
 8006b40:	4618      	mov	r0, r3
 8006b42:	f000 f859 	bl	8006bf8 <prvGetNextExpireTime>
 8006b46:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	4619      	mov	r1, r3
 8006b4c:	68f8      	ldr	r0, [r7, #12]
 8006b4e:	f000 f805 	bl	8006b5c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006b52:	f000 f8d7 	bl	8006d04 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b56:	bf00      	nop
 8006b58:	e7f0      	b.n	8006b3c <prvTimerTask+0x8>
	...

08006b5c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b084      	sub	sp, #16
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006b66:	f7ff f8c3 	bl	8005cf0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b6a:	f107 0308 	add.w	r3, r7, #8
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f000 f866 	bl	8006c40 <prvSampleTimeNow>
 8006b74:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d130      	bne.n	8006bde <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d10a      	bne.n	8006b98 <prvProcessTimerOrBlockTask+0x3c>
 8006b82:	687a      	ldr	r2, [r7, #4]
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d806      	bhi.n	8006b98 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006b8a:	f7ff f8bf 	bl	8005d0c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006b8e:	68f9      	ldr	r1, [r7, #12]
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f7ff ff81 	bl	8006a98 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006b96:	e024      	b.n	8006be2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d008      	beq.n	8006bb0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006b9e:	4b13      	ldr	r3, [pc, #76]	@ (8006bec <prvProcessTimerOrBlockTask+0x90>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d101      	bne.n	8006bac <prvProcessTimerOrBlockTask+0x50>
 8006ba8:	2301      	movs	r3, #1
 8006baa:	e000      	b.n	8006bae <prvProcessTimerOrBlockTask+0x52>
 8006bac:	2300      	movs	r3, #0
 8006bae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8006bf0 <prvProcessTimerOrBlockTask+0x94>)
 8006bb2:	6818      	ldr	r0, [r3, #0]
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	1ad3      	subs	r3, r2, r3
 8006bba:	683a      	ldr	r2, [r7, #0]
 8006bbc:	4619      	mov	r1, r3
 8006bbe:	f7fe fe1f 	bl	8005800 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006bc2:	f7ff f8a3 	bl	8005d0c <xTaskResumeAll>
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d10a      	bne.n	8006be2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006bcc:	4b09      	ldr	r3, [pc, #36]	@ (8006bf4 <prvProcessTimerOrBlockTask+0x98>)
 8006bce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bd2:	601a      	str	r2, [r3, #0]
 8006bd4:	f3bf 8f4f 	dsb	sy
 8006bd8:	f3bf 8f6f 	isb	sy
}
 8006bdc:	e001      	b.n	8006be2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006bde:	f7ff f895 	bl	8005d0c <xTaskResumeAll>
}
 8006be2:	bf00      	nop
 8006be4:	3710      	adds	r7, #16
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}
 8006bea:	bf00      	nop
 8006bec:	20000d90 	.word	0x20000d90
 8006bf0:	20000d94 	.word	0x20000d94
 8006bf4:	e000ed04 	.word	0xe000ed04

08006bf8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b085      	sub	sp, #20
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006c00:	4b0e      	ldr	r3, [pc, #56]	@ (8006c3c <prvGetNextExpireTime+0x44>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d101      	bne.n	8006c0e <prvGetNextExpireTime+0x16>
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	e000      	b.n	8006c10 <prvGetNextExpireTime+0x18>
 8006c0e:	2200      	movs	r2, #0
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d105      	bne.n	8006c28 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c1c:	4b07      	ldr	r3, [pc, #28]	@ (8006c3c <prvGetNextExpireTime+0x44>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	68db      	ldr	r3, [r3, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	60fb      	str	r3, [r7, #12]
 8006c26:	e001      	b.n	8006c2c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3714      	adds	r7, #20
 8006c32:	46bd      	mov	sp, r7
 8006c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c38:	4770      	bx	lr
 8006c3a:	bf00      	nop
 8006c3c:	20000d8c 	.word	0x20000d8c

08006c40 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b084      	sub	sp, #16
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006c48:	f7ff f8fe 	bl	8005e48 <xTaskGetTickCount>
 8006c4c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006c4e:	4b0b      	ldr	r3, [pc, #44]	@ (8006c7c <prvSampleTimeNow+0x3c>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	68fa      	ldr	r2, [r7, #12]
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d205      	bcs.n	8006c64 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006c58:	f000 f93a 	bl	8006ed0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2201      	movs	r2, #1
 8006c60:	601a      	str	r2, [r3, #0]
 8006c62:	e002      	b.n	8006c6a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2200      	movs	r2, #0
 8006c68:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006c6a:	4a04      	ldr	r2, [pc, #16]	@ (8006c7c <prvSampleTimeNow+0x3c>)
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006c70:	68fb      	ldr	r3, [r7, #12]
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3710      	adds	r7, #16
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
 8006c7a:	bf00      	nop
 8006c7c:	20000d9c 	.word	0x20000d9c

08006c80 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b086      	sub	sp, #24
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	60f8      	str	r0, [r7, #12]
 8006c88:	60b9      	str	r1, [r7, #8]
 8006c8a:	607a      	str	r2, [r7, #4]
 8006c8c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	68ba      	ldr	r2, [r7, #8]
 8006c96:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	68fa      	ldr	r2, [r7, #12]
 8006c9c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006c9e:	68ba      	ldr	r2, [r7, #8]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	d812      	bhi.n	8006ccc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	1ad2      	subs	r2, r2, r3
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	699b      	ldr	r3, [r3, #24]
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d302      	bcc.n	8006cba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	617b      	str	r3, [r7, #20]
 8006cb8:	e01b      	b.n	8006cf2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006cba:	4b10      	ldr	r3, [pc, #64]	@ (8006cfc <prvInsertTimerInActiveList+0x7c>)
 8006cbc:	681a      	ldr	r2, [r3, #0]
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	3304      	adds	r3, #4
 8006cc2:	4619      	mov	r1, r3
 8006cc4:	4610      	mov	r0, r2
 8006cc6:	f7fd fe56 	bl	8004976 <vListInsert>
 8006cca:	e012      	b.n	8006cf2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006ccc:	687a      	ldr	r2, [r7, #4]
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d206      	bcs.n	8006ce2 <prvInsertTimerInActiveList+0x62>
 8006cd4:	68ba      	ldr	r2, [r7, #8]
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d302      	bcc.n	8006ce2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	617b      	str	r3, [r7, #20]
 8006ce0:	e007      	b.n	8006cf2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006ce2:	4b07      	ldr	r3, [pc, #28]	@ (8006d00 <prvInsertTimerInActiveList+0x80>)
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	3304      	adds	r3, #4
 8006cea:	4619      	mov	r1, r3
 8006cec:	4610      	mov	r0, r2
 8006cee:	f7fd fe42 	bl	8004976 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006cf2:	697b      	ldr	r3, [r7, #20]
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3718      	adds	r7, #24
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}
 8006cfc:	20000d90 	.word	0x20000d90
 8006d00:	20000d8c 	.word	0x20000d8c

08006d04 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b08e      	sub	sp, #56	@ 0x38
 8006d08:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006d0a:	e0ce      	b.n	8006eaa <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	da19      	bge.n	8006d46 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006d12:	1d3b      	adds	r3, r7, #4
 8006d14:	3304      	adds	r3, #4
 8006d16:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006d18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d10b      	bne.n	8006d36 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d22:	f383 8811 	msr	BASEPRI, r3
 8006d26:	f3bf 8f6f 	isb	sy
 8006d2a:	f3bf 8f4f 	dsb	sy
 8006d2e:	61fb      	str	r3, [r7, #28]
}
 8006d30:	bf00      	nop
 8006d32:	bf00      	nop
 8006d34:	e7fd      	b.n	8006d32 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d3c:	6850      	ldr	r0, [r2, #4]
 8006d3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d40:	6892      	ldr	r2, [r2, #8]
 8006d42:	4611      	mov	r1, r2
 8006d44:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	f2c0 80ae 	blt.w	8006eaa <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d54:	695b      	ldr	r3, [r3, #20]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d004      	beq.n	8006d64 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d5c:	3304      	adds	r3, #4
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f7fd fe42 	bl	80049e8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006d64:	463b      	mov	r3, r7
 8006d66:	4618      	mov	r0, r3
 8006d68:	f7ff ff6a 	bl	8006c40 <prvSampleTimeNow>
 8006d6c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2b09      	cmp	r3, #9
 8006d72:	f200 8097 	bhi.w	8006ea4 <prvProcessReceivedCommands+0x1a0>
 8006d76:	a201      	add	r2, pc, #4	@ (adr r2, 8006d7c <prvProcessReceivedCommands+0x78>)
 8006d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d7c:	08006da5 	.word	0x08006da5
 8006d80:	08006da5 	.word	0x08006da5
 8006d84:	08006da5 	.word	0x08006da5
 8006d88:	08006e1b 	.word	0x08006e1b
 8006d8c:	08006e2f 	.word	0x08006e2f
 8006d90:	08006e7b 	.word	0x08006e7b
 8006d94:	08006da5 	.word	0x08006da5
 8006d98:	08006da5 	.word	0x08006da5
 8006d9c:	08006e1b 	.word	0x08006e1b
 8006da0:	08006e2f 	.word	0x08006e2f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006da6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006daa:	f043 0301 	orr.w	r3, r3, #1
 8006dae:	b2da      	uxtb	r2, r3
 8006db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006db2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006db6:	68ba      	ldr	r2, [r7, #8]
 8006db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dba:	699b      	ldr	r3, [r3, #24]
 8006dbc:	18d1      	adds	r1, r2, r3
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dc2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006dc4:	f7ff ff5c 	bl	8006c80 <prvInsertTimerInActiveList>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d06c      	beq.n	8006ea8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dd0:	6a1b      	ldr	r3, [r3, #32]
 8006dd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006dd4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dd8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ddc:	f003 0304 	and.w	r3, r3, #4
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d061      	beq.n	8006ea8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006de4:	68ba      	ldr	r2, [r7, #8]
 8006de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006de8:	699b      	ldr	r3, [r3, #24]
 8006dea:	441a      	add	r2, r3
 8006dec:	2300      	movs	r3, #0
 8006dee:	9300      	str	r3, [sp, #0]
 8006df0:	2300      	movs	r3, #0
 8006df2:	2100      	movs	r1, #0
 8006df4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006df6:	f7ff fe01 	bl	80069fc <xTimerGenericCommand>
 8006dfa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006dfc:	6a3b      	ldr	r3, [r7, #32]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d152      	bne.n	8006ea8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e06:	f383 8811 	msr	BASEPRI, r3
 8006e0a:	f3bf 8f6f 	isb	sy
 8006e0e:	f3bf 8f4f 	dsb	sy
 8006e12:	61bb      	str	r3, [r7, #24]
}
 8006e14:	bf00      	nop
 8006e16:	bf00      	nop
 8006e18:	e7fd      	b.n	8006e16 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e20:	f023 0301 	bic.w	r3, r3, #1
 8006e24:	b2da      	uxtb	r2, r3
 8006e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e28:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006e2c:	e03d      	b.n	8006eaa <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e34:	f043 0301 	orr.w	r3, r3, #1
 8006e38:	b2da      	uxtb	r2, r3
 8006e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e3c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006e40:	68ba      	ldr	r2, [r7, #8]
 8006e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e44:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e48:	699b      	ldr	r3, [r3, #24]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d10b      	bne.n	8006e66 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e52:	f383 8811 	msr	BASEPRI, r3
 8006e56:	f3bf 8f6f 	isb	sy
 8006e5a:	f3bf 8f4f 	dsb	sy
 8006e5e:	617b      	str	r3, [r7, #20]
}
 8006e60:	bf00      	nop
 8006e62:	bf00      	nop
 8006e64:	e7fd      	b.n	8006e62 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e68:	699a      	ldr	r2, [r3, #24]
 8006e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e6c:	18d1      	adds	r1, r2, r3
 8006e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e74:	f7ff ff04 	bl	8006c80 <prvInsertTimerInActiveList>
					break;
 8006e78:	e017      	b.n	8006eaa <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e80:	f003 0302 	and.w	r3, r3, #2
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d103      	bne.n	8006e90 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006e88:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e8a:	f000 fc05 	bl	8007698 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006e8e:	e00c      	b.n	8006eaa <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e92:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e96:	f023 0301 	bic.w	r3, r3, #1
 8006e9a:	b2da      	uxtb	r2, r3
 8006e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e9e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006ea2:	e002      	b.n	8006eaa <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006ea4:	bf00      	nop
 8006ea6:	e000      	b.n	8006eaa <prvProcessReceivedCommands+0x1a6>
					break;
 8006ea8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006eaa:	4b08      	ldr	r3, [pc, #32]	@ (8006ecc <prvProcessReceivedCommands+0x1c8>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	1d39      	adds	r1, r7, #4
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	f7fe f960 	bl	8005178 <xQueueReceive>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	f47f af26 	bne.w	8006d0c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006ec0:	bf00      	nop
 8006ec2:	bf00      	nop
 8006ec4:	3730      	adds	r7, #48	@ 0x30
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}
 8006eca:	bf00      	nop
 8006ecc:	20000d94 	.word	0x20000d94

08006ed0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b088      	sub	sp, #32
 8006ed4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006ed6:	e049      	b.n	8006f6c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006ed8:	4b2e      	ldr	r3, [pc, #184]	@ (8006f94 <prvSwitchTimerLists+0xc4>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	68db      	ldr	r3, [r3, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ee2:	4b2c      	ldr	r3, [pc, #176]	@ (8006f94 <prvSwitchTimerLists+0xc4>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	68db      	ldr	r3, [r3, #12]
 8006ee8:	68db      	ldr	r3, [r3, #12]
 8006eea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	3304      	adds	r3, #4
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f7fd fd79 	bl	80049e8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	6a1b      	ldr	r3, [r3, #32]
 8006efa:	68f8      	ldr	r0, [r7, #12]
 8006efc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f04:	f003 0304 	and.w	r3, r3, #4
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d02f      	beq.n	8006f6c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	699b      	ldr	r3, [r3, #24]
 8006f10:	693a      	ldr	r2, [r7, #16]
 8006f12:	4413      	add	r3, r2
 8006f14:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006f16:	68ba      	ldr	r2, [r7, #8]
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	429a      	cmp	r2, r3
 8006f1c:	d90e      	bls.n	8006f3c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	68ba      	ldr	r2, [r7, #8]
 8006f22:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	68fa      	ldr	r2, [r7, #12]
 8006f28:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006f2a:	4b1a      	ldr	r3, [pc, #104]	@ (8006f94 <prvSwitchTimerLists+0xc4>)
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	3304      	adds	r3, #4
 8006f32:	4619      	mov	r1, r3
 8006f34:	4610      	mov	r0, r2
 8006f36:	f7fd fd1e 	bl	8004976 <vListInsert>
 8006f3a:	e017      	b.n	8006f6c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	9300      	str	r3, [sp, #0]
 8006f40:	2300      	movs	r3, #0
 8006f42:	693a      	ldr	r2, [r7, #16]
 8006f44:	2100      	movs	r1, #0
 8006f46:	68f8      	ldr	r0, [r7, #12]
 8006f48:	f7ff fd58 	bl	80069fc <xTimerGenericCommand>
 8006f4c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d10b      	bne.n	8006f6c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006f54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f58:	f383 8811 	msr	BASEPRI, r3
 8006f5c:	f3bf 8f6f 	isb	sy
 8006f60:	f3bf 8f4f 	dsb	sy
 8006f64:	603b      	str	r3, [r7, #0]
}
 8006f66:	bf00      	nop
 8006f68:	bf00      	nop
 8006f6a:	e7fd      	b.n	8006f68 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006f6c:	4b09      	ldr	r3, [pc, #36]	@ (8006f94 <prvSwitchTimerLists+0xc4>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d1b0      	bne.n	8006ed8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006f76:	4b07      	ldr	r3, [pc, #28]	@ (8006f94 <prvSwitchTimerLists+0xc4>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006f7c:	4b06      	ldr	r3, [pc, #24]	@ (8006f98 <prvSwitchTimerLists+0xc8>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a04      	ldr	r2, [pc, #16]	@ (8006f94 <prvSwitchTimerLists+0xc4>)
 8006f82:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006f84:	4a04      	ldr	r2, [pc, #16]	@ (8006f98 <prvSwitchTimerLists+0xc8>)
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	6013      	str	r3, [r2, #0]
}
 8006f8a:	bf00      	nop
 8006f8c:	3718      	adds	r7, #24
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}
 8006f92:	bf00      	nop
 8006f94:	20000d8c 	.word	0x20000d8c
 8006f98:	20000d90 	.word	0x20000d90

08006f9c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b082      	sub	sp, #8
 8006fa0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006fa2:	f000 f989 	bl	80072b8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006fa6:	4b15      	ldr	r3, [pc, #84]	@ (8006ffc <prvCheckForValidListAndQueue+0x60>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d120      	bne.n	8006ff0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006fae:	4814      	ldr	r0, [pc, #80]	@ (8007000 <prvCheckForValidListAndQueue+0x64>)
 8006fb0:	f7fd fc90 	bl	80048d4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006fb4:	4813      	ldr	r0, [pc, #76]	@ (8007004 <prvCheckForValidListAndQueue+0x68>)
 8006fb6:	f7fd fc8d 	bl	80048d4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006fba:	4b13      	ldr	r3, [pc, #76]	@ (8007008 <prvCheckForValidListAndQueue+0x6c>)
 8006fbc:	4a10      	ldr	r2, [pc, #64]	@ (8007000 <prvCheckForValidListAndQueue+0x64>)
 8006fbe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006fc0:	4b12      	ldr	r3, [pc, #72]	@ (800700c <prvCheckForValidListAndQueue+0x70>)
 8006fc2:	4a10      	ldr	r2, [pc, #64]	@ (8007004 <prvCheckForValidListAndQueue+0x68>)
 8006fc4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	9300      	str	r3, [sp, #0]
 8006fca:	4b11      	ldr	r3, [pc, #68]	@ (8007010 <prvCheckForValidListAndQueue+0x74>)
 8006fcc:	4a11      	ldr	r2, [pc, #68]	@ (8007014 <prvCheckForValidListAndQueue+0x78>)
 8006fce:	2110      	movs	r1, #16
 8006fd0:	200a      	movs	r0, #10
 8006fd2:	f7fd fd9d 	bl	8004b10 <xQueueGenericCreateStatic>
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	4a08      	ldr	r2, [pc, #32]	@ (8006ffc <prvCheckForValidListAndQueue+0x60>)
 8006fda:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006fdc:	4b07      	ldr	r3, [pc, #28]	@ (8006ffc <prvCheckForValidListAndQueue+0x60>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d005      	beq.n	8006ff0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006fe4:	4b05      	ldr	r3, [pc, #20]	@ (8006ffc <prvCheckForValidListAndQueue+0x60>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	490b      	ldr	r1, [pc, #44]	@ (8007018 <prvCheckForValidListAndQueue+0x7c>)
 8006fea:	4618      	mov	r0, r3
 8006fec:	f7fe fbde 	bl	80057ac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006ff0:	f000 f994 	bl	800731c <vPortExitCritical>
}
 8006ff4:	bf00      	nop
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bd80      	pop	{r7, pc}
 8006ffa:	bf00      	nop
 8006ffc:	20000d94 	.word	0x20000d94
 8007000:	20000d64 	.word	0x20000d64
 8007004:	20000d78 	.word	0x20000d78
 8007008:	20000d8c 	.word	0x20000d8c
 800700c:	20000d90 	.word	0x20000d90
 8007010:	20000e40 	.word	0x20000e40
 8007014:	20000da0 	.word	0x20000da0
 8007018:	08008524 	.word	0x08008524

0800701c <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800701c:	b580      	push	{r7, lr}
 800701e:	b08a      	sub	sp, #40	@ 0x28
 8007020:	af00      	add	r7, sp, #0
 8007022:	60f8      	str	r0, [r7, #12]
 8007024:	60b9      	str	r1, [r7, #8]
 8007026:	607a      	str	r2, [r7, #4]
 8007028:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800702a:	f06f 0301 	mvn.w	r3, #1
 800702e:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800703c:	4b06      	ldr	r3, [pc, #24]	@ (8007058 <xTimerPendFunctionCallFromISR+0x3c>)
 800703e:	6818      	ldr	r0, [r3, #0]
 8007040:	f107 0114 	add.w	r1, r7, #20
 8007044:	2300      	movs	r3, #0
 8007046:	683a      	ldr	r2, [r7, #0]
 8007048:	f7fd fff8 	bl	800503c <xQueueGenericSendFromISR>
 800704c:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800704e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8007050:	4618      	mov	r0, r3
 8007052:	3728      	adds	r7, #40	@ 0x28
 8007054:	46bd      	mov	sp, r7
 8007056:	bd80      	pop	{r7, pc}
 8007058:	20000d94 	.word	0x20000d94

0800705c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800705c:	b480      	push	{r7}
 800705e:	b085      	sub	sp, #20
 8007060:	af00      	add	r7, sp, #0
 8007062:	60f8      	str	r0, [r7, #12]
 8007064:	60b9      	str	r1, [r7, #8]
 8007066:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	3b04      	subs	r3, #4
 800706c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007074:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	3b04      	subs	r3, #4
 800707a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	f023 0201 	bic.w	r2, r3, #1
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	3b04      	subs	r3, #4
 800708a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800708c:	4a0c      	ldr	r2, [pc, #48]	@ (80070c0 <pxPortInitialiseStack+0x64>)
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	3b14      	subs	r3, #20
 8007096:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007098:	687a      	ldr	r2, [r7, #4]
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	3b04      	subs	r3, #4
 80070a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	f06f 0202 	mvn.w	r2, #2
 80070aa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	3b20      	subs	r3, #32
 80070b0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80070b2:	68fb      	ldr	r3, [r7, #12]
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3714      	adds	r7, #20
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr
 80070c0:	080070c5 	.word	0x080070c5

080070c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80070c4:	b480      	push	{r7}
 80070c6:	b085      	sub	sp, #20
 80070c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80070ca:	2300      	movs	r3, #0
 80070cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80070ce:	4b13      	ldr	r3, [pc, #76]	@ (800711c <prvTaskExitError+0x58>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070d6:	d00b      	beq.n	80070f0 <prvTaskExitError+0x2c>
	__asm volatile
 80070d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070dc:	f383 8811 	msr	BASEPRI, r3
 80070e0:	f3bf 8f6f 	isb	sy
 80070e4:	f3bf 8f4f 	dsb	sy
 80070e8:	60fb      	str	r3, [r7, #12]
}
 80070ea:	bf00      	nop
 80070ec:	bf00      	nop
 80070ee:	e7fd      	b.n	80070ec <prvTaskExitError+0x28>
	__asm volatile
 80070f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f4:	f383 8811 	msr	BASEPRI, r3
 80070f8:	f3bf 8f6f 	isb	sy
 80070fc:	f3bf 8f4f 	dsb	sy
 8007100:	60bb      	str	r3, [r7, #8]
}
 8007102:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007104:	bf00      	nop
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d0fc      	beq.n	8007106 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800710c:	bf00      	nop
 800710e:	bf00      	nop
 8007110:	3714      	adds	r7, #20
 8007112:	46bd      	mov	sp, r7
 8007114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007118:	4770      	bx	lr
 800711a:	bf00      	nop
 800711c:	20000024 	.word	0x20000024

08007120 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007120:	4b07      	ldr	r3, [pc, #28]	@ (8007140 <pxCurrentTCBConst2>)
 8007122:	6819      	ldr	r1, [r3, #0]
 8007124:	6808      	ldr	r0, [r1, #0]
 8007126:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800712a:	f380 8809 	msr	PSP, r0
 800712e:	f3bf 8f6f 	isb	sy
 8007132:	f04f 0000 	mov.w	r0, #0
 8007136:	f380 8811 	msr	BASEPRI, r0
 800713a:	4770      	bx	lr
 800713c:	f3af 8000 	nop.w

08007140 <pxCurrentTCBConst2>:
 8007140:	20000864 	.word	0x20000864
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007144:	bf00      	nop
 8007146:	bf00      	nop

08007148 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007148:	4808      	ldr	r0, [pc, #32]	@ (800716c <prvPortStartFirstTask+0x24>)
 800714a:	6800      	ldr	r0, [r0, #0]
 800714c:	6800      	ldr	r0, [r0, #0]
 800714e:	f380 8808 	msr	MSP, r0
 8007152:	f04f 0000 	mov.w	r0, #0
 8007156:	f380 8814 	msr	CONTROL, r0
 800715a:	b662      	cpsie	i
 800715c:	b661      	cpsie	f
 800715e:	f3bf 8f4f 	dsb	sy
 8007162:	f3bf 8f6f 	isb	sy
 8007166:	df00      	svc	0
 8007168:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800716a:	bf00      	nop
 800716c:	e000ed08 	.word	0xe000ed08

08007170 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b086      	sub	sp, #24
 8007174:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007176:	4b47      	ldr	r3, [pc, #284]	@ (8007294 <xPortStartScheduler+0x124>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a47      	ldr	r2, [pc, #284]	@ (8007298 <xPortStartScheduler+0x128>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d10b      	bne.n	8007198 <xPortStartScheduler+0x28>
	__asm volatile
 8007180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007184:	f383 8811 	msr	BASEPRI, r3
 8007188:	f3bf 8f6f 	isb	sy
 800718c:	f3bf 8f4f 	dsb	sy
 8007190:	60fb      	str	r3, [r7, #12]
}
 8007192:	bf00      	nop
 8007194:	bf00      	nop
 8007196:	e7fd      	b.n	8007194 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007198:	4b3e      	ldr	r3, [pc, #248]	@ (8007294 <xPortStartScheduler+0x124>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a3f      	ldr	r2, [pc, #252]	@ (800729c <xPortStartScheduler+0x12c>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d10b      	bne.n	80071ba <xPortStartScheduler+0x4a>
	__asm volatile
 80071a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071a6:	f383 8811 	msr	BASEPRI, r3
 80071aa:	f3bf 8f6f 	isb	sy
 80071ae:	f3bf 8f4f 	dsb	sy
 80071b2:	613b      	str	r3, [r7, #16]
}
 80071b4:	bf00      	nop
 80071b6:	bf00      	nop
 80071b8:	e7fd      	b.n	80071b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80071ba:	4b39      	ldr	r3, [pc, #228]	@ (80072a0 <xPortStartScheduler+0x130>)
 80071bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	781b      	ldrb	r3, [r3, #0]
 80071c2:	b2db      	uxtb	r3, r3
 80071c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	22ff      	movs	r2, #255	@ 0xff
 80071ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	781b      	ldrb	r3, [r3, #0]
 80071d0:	b2db      	uxtb	r3, r3
 80071d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80071d4:	78fb      	ldrb	r3, [r7, #3]
 80071d6:	b2db      	uxtb	r3, r3
 80071d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80071dc:	b2da      	uxtb	r2, r3
 80071de:	4b31      	ldr	r3, [pc, #196]	@ (80072a4 <xPortStartScheduler+0x134>)
 80071e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80071e2:	4b31      	ldr	r3, [pc, #196]	@ (80072a8 <xPortStartScheduler+0x138>)
 80071e4:	2207      	movs	r2, #7
 80071e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80071e8:	e009      	b.n	80071fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80071ea:	4b2f      	ldr	r3, [pc, #188]	@ (80072a8 <xPortStartScheduler+0x138>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	3b01      	subs	r3, #1
 80071f0:	4a2d      	ldr	r2, [pc, #180]	@ (80072a8 <xPortStartScheduler+0x138>)
 80071f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80071f4:	78fb      	ldrb	r3, [r7, #3]
 80071f6:	b2db      	uxtb	r3, r3
 80071f8:	005b      	lsls	r3, r3, #1
 80071fa:	b2db      	uxtb	r3, r3
 80071fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80071fe:	78fb      	ldrb	r3, [r7, #3]
 8007200:	b2db      	uxtb	r3, r3
 8007202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007206:	2b80      	cmp	r3, #128	@ 0x80
 8007208:	d0ef      	beq.n	80071ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800720a:	4b27      	ldr	r3, [pc, #156]	@ (80072a8 <xPortStartScheduler+0x138>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f1c3 0307 	rsb	r3, r3, #7
 8007212:	2b04      	cmp	r3, #4
 8007214:	d00b      	beq.n	800722e <xPortStartScheduler+0xbe>
	__asm volatile
 8007216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800721a:	f383 8811 	msr	BASEPRI, r3
 800721e:	f3bf 8f6f 	isb	sy
 8007222:	f3bf 8f4f 	dsb	sy
 8007226:	60bb      	str	r3, [r7, #8]
}
 8007228:	bf00      	nop
 800722a:	bf00      	nop
 800722c:	e7fd      	b.n	800722a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800722e:	4b1e      	ldr	r3, [pc, #120]	@ (80072a8 <xPortStartScheduler+0x138>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	021b      	lsls	r3, r3, #8
 8007234:	4a1c      	ldr	r2, [pc, #112]	@ (80072a8 <xPortStartScheduler+0x138>)
 8007236:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007238:	4b1b      	ldr	r3, [pc, #108]	@ (80072a8 <xPortStartScheduler+0x138>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007240:	4a19      	ldr	r2, [pc, #100]	@ (80072a8 <xPortStartScheduler+0x138>)
 8007242:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	b2da      	uxtb	r2, r3
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800724c:	4b17      	ldr	r3, [pc, #92]	@ (80072ac <xPortStartScheduler+0x13c>)
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a16      	ldr	r2, [pc, #88]	@ (80072ac <xPortStartScheduler+0x13c>)
 8007252:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007256:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007258:	4b14      	ldr	r3, [pc, #80]	@ (80072ac <xPortStartScheduler+0x13c>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4a13      	ldr	r2, [pc, #76]	@ (80072ac <xPortStartScheduler+0x13c>)
 800725e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007262:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007264:	f000 f8da 	bl	800741c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007268:	4b11      	ldr	r3, [pc, #68]	@ (80072b0 <xPortStartScheduler+0x140>)
 800726a:	2200      	movs	r2, #0
 800726c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800726e:	f000 f8f9 	bl	8007464 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007272:	4b10      	ldr	r3, [pc, #64]	@ (80072b4 <xPortStartScheduler+0x144>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a0f      	ldr	r2, [pc, #60]	@ (80072b4 <xPortStartScheduler+0x144>)
 8007278:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800727c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800727e:	f7ff ff63 	bl	8007148 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007282:	f7fe feab 	bl	8005fdc <vTaskSwitchContext>
	prvTaskExitError();
 8007286:	f7ff ff1d 	bl	80070c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800728a:	2300      	movs	r3, #0
}
 800728c:	4618      	mov	r0, r3
 800728e:	3718      	adds	r7, #24
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}
 8007294:	e000ed00 	.word	0xe000ed00
 8007298:	410fc271 	.word	0x410fc271
 800729c:	410fc270 	.word	0x410fc270
 80072a0:	e000e400 	.word	0xe000e400
 80072a4:	20000e90 	.word	0x20000e90
 80072a8:	20000e94 	.word	0x20000e94
 80072ac:	e000ed20 	.word	0xe000ed20
 80072b0:	20000024 	.word	0x20000024
 80072b4:	e000ef34 	.word	0xe000ef34

080072b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80072b8:	b480      	push	{r7}
 80072ba:	b083      	sub	sp, #12
 80072bc:	af00      	add	r7, sp, #0
	__asm volatile
 80072be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072c2:	f383 8811 	msr	BASEPRI, r3
 80072c6:	f3bf 8f6f 	isb	sy
 80072ca:	f3bf 8f4f 	dsb	sy
 80072ce:	607b      	str	r3, [r7, #4]
}
 80072d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80072d2:	4b10      	ldr	r3, [pc, #64]	@ (8007314 <vPortEnterCritical+0x5c>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	3301      	adds	r3, #1
 80072d8:	4a0e      	ldr	r2, [pc, #56]	@ (8007314 <vPortEnterCritical+0x5c>)
 80072da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80072dc:	4b0d      	ldr	r3, [pc, #52]	@ (8007314 <vPortEnterCritical+0x5c>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d110      	bne.n	8007306 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80072e4:	4b0c      	ldr	r3, [pc, #48]	@ (8007318 <vPortEnterCritical+0x60>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d00b      	beq.n	8007306 <vPortEnterCritical+0x4e>
	__asm volatile
 80072ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072f2:	f383 8811 	msr	BASEPRI, r3
 80072f6:	f3bf 8f6f 	isb	sy
 80072fa:	f3bf 8f4f 	dsb	sy
 80072fe:	603b      	str	r3, [r7, #0]
}
 8007300:	bf00      	nop
 8007302:	bf00      	nop
 8007304:	e7fd      	b.n	8007302 <vPortEnterCritical+0x4a>
	}
}
 8007306:	bf00      	nop
 8007308:	370c      	adds	r7, #12
 800730a:	46bd      	mov	sp, r7
 800730c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007310:	4770      	bx	lr
 8007312:	bf00      	nop
 8007314:	20000024 	.word	0x20000024
 8007318:	e000ed04 	.word	0xe000ed04

0800731c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800731c:	b480      	push	{r7}
 800731e:	b083      	sub	sp, #12
 8007320:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007322:	4b12      	ldr	r3, [pc, #72]	@ (800736c <vPortExitCritical+0x50>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d10b      	bne.n	8007342 <vPortExitCritical+0x26>
	__asm volatile
 800732a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800732e:	f383 8811 	msr	BASEPRI, r3
 8007332:	f3bf 8f6f 	isb	sy
 8007336:	f3bf 8f4f 	dsb	sy
 800733a:	607b      	str	r3, [r7, #4]
}
 800733c:	bf00      	nop
 800733e:	bf00      	nop
 8007340:	e7fd      	b.n	800733e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007342:	4b0a      	ldr	r3, [pc, #40]	@ (800736c <vPortExitCritical+0x50>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	3b01      	subs	r3, #1
 8007348:	4a08      	ldr	r2, [pc, #32]	@ (800736c <vPortExitCritical+0x50>)
 800734a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800734c:	4b07      	ldr	r3, [pc, #28]	@ (800736c <vPortExitCritical+0x50>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d105      	bne.n	8007360 <vPortExitCritical+0x44>
 8007354:	2300      	movs	r3, #0
 8007356:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	f383 8811 	msr	BASEPRI, r3
}
 800735e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007360:	bf00      	nop
 8007362:	370c      	adds	r7, #12
 8007364:	46bd      	mov	sp, r7
 8007366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736a:	4770      	bx	lr
 800736c:	20000024 	.word	0x20000024

08007370 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007370:	f3ef 8009 	mrs	r0, PSP
 8007374:	f3bf 8f6f 	isb	sy
 8007378:	4b15      	ldr	r3, [pc, #84]	@ (80073d0 <pxCurrentTCBConst>)
 800737a:	681a      	ldr	r2, [r3, #0]
 800737c:	f01e 0f10 	tst.w	lr, #16
 8007380:	bf08      	it	eq
 8007382:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007386:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800738a:	6010      	str	r0, [r2, #0]
 800738c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007390:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007394:	f380 8811 	msr	BASEPRI, r0
 8007398:	f3bf 8f4f 	dsb	sy
 800739c:	f3bf 8f6f 	isb	sy
 80073a0:	f7fe fe1c 	bl	8005fdc <vTaskSwitchContext>
 80073a4:	f04f 0000 	mov.w	r0, #0
 80073a8:	f380 8811 	msr	BASEPRI, r0
 80073ac:	bc09      	pop	{r0, r3}
 80073ae:	6819      	ldr	r1, [r3, #0]
 80073b0:	6808      	ldr	r0, [r1, #0]
 80073b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073b6:	f01e 0f10 	tst.w	lr, #16
 80073ba:	bf08      	it	eq
 80073bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80073c0:	f380 8809 	msr	PSP, r0
 80073c4:	f3bf 8f6f 	isb	sy
 80073c8:	4770      	bx	lr
 80073ca:	bf00      	nop
 80073cc:	f3af 8000 	nop.w

080073d0 <pxCurrentTCBConst>:
 80073d0:	20000864 	.word	0x20000864
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80073d4:	bf00      	nop
 80073d6:	bf00      	nop

080073d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b082      	sub	sp, #8
 80073dc:	af00      	add	r7, sp, #0
	__asm volatile
 80073de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073e2:	f383 8811 	msr	BASEPRI, r3
 80073e6:	f3bf 8f6f 	isb	sy
 80073ea:	f3bf 8f4f 	dsb	sy
 80073ee:	607b      	str	r3, [r7, #4]
}
 80073f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80073f2:	f7fe fd39 	bl	8005e68 <xTaskIncrementTick>
 80073f6:	4603      	mov	r3, r0
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d003      	beq.n	8007404 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80073fc:	4b06      	ldr	r3, [pc, #24]	@ (8007418 <xPortSysTickHandler+0x40>)
 80073fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007402:	601a      	str	r2, [r3, #0]
 8007404:	2300      	movs	r3, #0
 8007406:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	f383 8811 	msr	BASEPRI, r3
}
 800740e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007410:	bf00      	nop
 8007412:	3708      	adds	r7, #8
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}
 8007418:	e000ed04 	.word	0xe000ed04

0800741c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800741c:	b480      	push	{r7}
 800741e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007420:	4b0b      	ldr	r3, [pc, #44]	@ (8007450 <vPortSetupTimerInterrupt+0x34>)
 8007422:	2200      	movs	r2, #0
 8007424:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007426:	4b0b      	ldr	r3, [pc, #44]	@ (8007454 <vPortSetupTimerInterrupt+0x38>)
 8007428:	2200      	movs	r2, #0
 800742a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800742c:	4b0a      	ldr	r3, [pc, #40]	@ (8007458 <vPortSetupTimerInterrupt+0x3c>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a0a      	ldr	r2, [pc, #40]	@ (800745c <vPortSetupTimerInterrupt+0x40>)
 8007432:	fba2 2303 	umull	r2, r3, r2, r3
 8007436:	099b      	lsrs	r3, r3, #6
 8007438:	4a09      	ldr	r2, [pc, #36]	@ (8007460 <vPortSetupTimerInterrupt+0x44>)
 800743a:	3b01      	subs	r3, #1
 800743c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800743e:	4b04      	ldr	r3, [pc, #16]	@ (8007450 <vPortSetupTimerInterrupt+0x34>)
 8007440:	2207      	movs	r2, #7
 8007442:	601a      	str	r2, [r3, #0]
}
 8007444:	bf00      	nop
 8007446:	46bd      	mov	sp, r7
 8007448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744c:	4770      	bx	lr
 800744e:	bf00      	nop
 8007450:	e000e010 	.word	0xe000e010
 8007454:	e000e018 	.word	0xe000e018
 8007458:	20000018 	.word	0x20000018
 800745c:	10624dd3 	.word	0x10624dd3
 8007460:	e000e014 	.word	0xe000e014

08007464 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007464:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007474 <vPortEnableVFP+0x10>
 8007468:	6801      	ldr	r1, [r0, #0]
 800746a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800746e:	6001      	str	r1, [r0, #0]
 8007470:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007472:	bf00      	nop
 8007474:	e000ed88 	.word	0xe000ed88

08007478 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007478:	b480      	push	{r7}
 800747a:	b085      	sub	sp, #20
 800747c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800747e:	f3ef 8305 	mrs	r3, IPSR
 8007482:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2b0f      	cmp	r3, #15
 8007488:	d915      	bls.n	80074b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800748a:	4a18      	ldr	r2, [pc, #96]	@ (80074ec <vPortValidateInterruptPriority+0x74>)
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	4413      	add	r3, r2
 8007490:	781b      	ldrb	r3, [r3, #0]
 8007492:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007494:	4b16      	ldr	r3, [pc, #88]	@ (80074f0 <vPortValidateInterruptPriority+0x78>)
 8007496:	781b      	ldrb	r3, [r3, #0]
 8007498:	7afa      	ldrb	r2, [r7, #11]
 800749a:	429a      	cmp	r2, r3
 800749c:	d20b      	bcs.n	80074b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800749e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074a2:	f383 8811 	msr	BASEPRI, r3
 80074a6:	f3bf 8f6f 	isb	sy
 80074aa:	f3bf 8f4f 	dsb	sy
 80074ae:	607b      	str	r3, [r7, #4]
}
 80074b0:	bf00      	nop
 80074b2:	bf00      	nop
 80074b4:	e7fd      	b.n	80074b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80074b6:	4b0f      	ldr	r3, [pc, #60]	@ (80074f4 <vPortValidateInterruptPriority+0x7c>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80074be:	4b0e      	ldr	r3, [pc, #56]	@ (80074f8 <vPortValidateInterruptPriority+0x80>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	429a      	cmp	r2, r3
 80074c4:	d90b      	bls.n	80074de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80074c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ca:	f383 8811 	msr	BASEPRI, r3
 80074ce:	f3bf 8f6f 	isb	sy
 80074d2:	f3bf 8f4f 	dsb	sy
 80074d6:	603b      	str	r3, [r7, #0]
}
 80074d8:	bf00      	nop
 80074da:	bf00      	nop
 80074dc:	e7fd      	b.n	80074da <vPortValidateInterruptPriority+0x62>
	}
 80074de:	bf00      	nop
 80074e0:	3714      	adds	r7, #20
 80074e2:	46bd      	mov	sp, r7
 80074e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e8:	4770      	bx	lr
 80074ea:	bf00      	nop
 80074ec:	e000e3f0 	.word	0xe000e3f0
 80074f0:	20000e90 	.word	0x20000e90
 80074f4:	e000ed0c 	.word	0xe000ed0c
 80074f8:	20000e94 	.word	0x20000e94

080074fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b08a      	sub	sp, #40	@ 0x28
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007504:	2300      	movs	r3, #0
 8007506:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007508:	f7fe fbf2 	bl	8005cf0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800750c:	4b5c      	ldr	r3, [pc, #368]	@ (8007680 <pvPortMalloc+0x184>)
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d101      	bne.n	8007518 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007514:	f000 f924 	bl	8007760 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007518:	4b5a      	ldr	r3, [pc, #360]	@ (8007684 <pvPortMalloc+0x188>)
 800751a:	681a      	ldr	r2, [r3, #0]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	4013      	ands	r3, r2
 8007520:	2b00      	cmp	r3, #0
 8007522:	f040 8095 	bne.w	8007650 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d01e      	beq.n	800756a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800752c:	2208      	movs	r2, #8
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4413      	add	r3, r2
 8007532:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f003 0307 	and.w	r3, r3, #7
 800753a:	2b00      	cmp	r3, #0
 800753c:	d015      	beq.n	800756a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	f023 0307 	bic.w	r3, r3, #7
 8007544:	3308      	adds	r3, #8
 8007546:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f003 0307 	and.w	r3, r3, #7
 800754e:	2b00      	cmp	r3, #0
 8007550:	d00b      	beq.n	800756a <pvPortMalloc+0x6e>
	__asm volatile
 8007552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007556:	f383 8811 	msr	BASEPRI, r3
 800755a:	f3bf 8f6f 	isb	sy
 800755e:	f3bf 8f4f 	dsb	sy
 8007562:	617b      	str	r3, [r7, #20]
}
 8007564:	bf00      	nop
 8007566:	bf00      	nop
 8007568:	e7fd      	b.n	8007566 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d06f      	beq.n	8007650 <pvPortMalloc+0x154>
 8007570:	4b45      	ldr	r3, [pc, #276]	@ (8007688 <pvPortMalloc+0x18c>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	687a      	ldr	r2, [r7, #4]
 8007576:	429a      	cmp	r2, r3
 8007578:	d86a      	bhi.n	8007650 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800757a:	4b44      	ldr	r3, [pc, #272]	@ (800768c <pvPortMalloc+0x190>)
 800757c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800757e:	4b43      	ldr	r3, [pc, #268]	@ (800768c <pvPortMalloc+0x190>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007584:	e004      	b.n	8007590 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007588:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800758a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	687a      	ldr	r2, [r7, #4]
 8007596:	429a      	cmp	r2, r3
 8007598:	d903      	bls.n	80075a2 <pvPortMalloc+0xa6>
 800759a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d1f1      	bne.n	8007586 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80075a2:	4b37      	ldr	r3, [pc, #220]	@ (8007680 <pvPortMalloc+0x184>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d051      	beq.n	8007650 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80075ac:	6a3b      	ldr	r3, [r7, #32]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	2208      	movs	r2, #8
 80075b2:	4413      	add	r3, r2
 80075b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80075b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b8:	681a      	ldr	r2, [r3, #0]
 80075ba:	6a3b      	ldr	r3, [r7, #32]
 80075bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80075be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075c0:	685a      	ldr	r2, [r3, #4]
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	1ad2      	subs	r2, r2, r3
 80075c6:	2308      	movs	r3, #8
 80075c8:	005b      	lsls	r3, r3, #1
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d920      	bls.n	8007610 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80075ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	4413      	add	r3, r2
 80075d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80075d6:	69bb      	ldr	r3, [r7, #24]
 80075d8:	f003 0307 	and.w	r3, r3, #7
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d00b      	beq.n	80075f8 <pvPortMalloc+0xfc>
	__asm volatile
 80075e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075e4:	f383 8811 	msr	BASEPRI, r3
 80075e8:	f3bf 8f6f 	isb	sy
 80075ec:	f3bf 8f4f 	dsb	sy
 80075f0:	613b      	str	r3, [r7, #16]
}
 80075f2:	bf00      	nop
 80075f4:	bf00      	nop
 80075f6:	e7fd      	b.n	80075f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80075f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075fa:	685a      	ldr	r2, [r3, #4]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	1ad2      	subs	r2, r2, r3
 8007600:	69bb      	ldr	r3, [r7, #24]
 8007602:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007606:	687a      	ldr	r2, [r7, #4]
 8007608:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800760a:	69b8      	ldr	r0, [r7, #24]
 800760c:	f000 f90a 	bl	8007824 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007610:	4b1d      	ldr	r3, [pc, #116]	@ (8007688 <pvPortMalloc+0x18c>)
 8007612:	681a      	ldr	r2, [r3, #0]
 8007614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	1ad3      	subs	r3, r2, r3
 800761a:	4a1b      	ldr	r2, [pc, #108]	@ (8007688 <pvPortMalloc+0x18c>)
 800761c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800761e:	4b1a      	ldr	r3, [pc, #104]	@ (8007688 <pvPortMalloc+0x18c>)
 8007620:	681a      	ldr	r2, [r3, #0]
 8007622:	4b1b      	ldr	r3, [pc, #108]	@ (8007690 <pvPortMalloc+0x194>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	429a      	cmp	r2, r3
 8007628:	d203      	bcs.n	8007632 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800762a:	4b17      	ldr	r3, [pc, #92]	@ (8007688 <pvPortMalloc+0x18c>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4a18      	ldr	r2, [pc, #96]	@ (8007690 <pvPortMalloc+0x194>)
 8007630:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007634:	685a      	ldr	r2, [r3, #4]
 8007636:	4b13      	ldr	r3, [pc, #76]	@ (8007684 <pvPortMalloc+0x188>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	431a      	orrs	r2, r3
 800763c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800763e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007642:	2200      	movs	r2, #0
 8007644:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007646:	4b13      	ldr	r3, [pc, #76]	@ (8007694 <pvPortMalloc+0x198>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	3301      	adds	r3, #1
 800764c:	4a11      	ldr	r2, [pc, #68]	@ (8007694 <pvPortMalloc+0x198>)
 800764e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007650:	f7fe fb5c 	bl	8005d0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007654:	69fb      	ldr	r3, [r7, #28]
 8007656:	f003 0307 	and.w	r3, r3, #7
 800765a:	2b00      	cmp	r3, #0
 800765c:	d00b      	beq.n	8007676 <pvPortMalloc+0x17a>
	__asm volatile
 800765e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007662:	f383 8811 	msr	BASEPRI, r3
 8007666:	f3bf 8f6f 	isb	sy
 800766a:	f3bf 8f4f 	dsb	sy
 800766e:	60fb      	str	r3, [r7, #12]
}
 8007670:	bf00      	nop
 8007672:	bf00      	nop
 8007674:	e7fd      	b.n	8007672 <pvPortMalloc+0x176>
	return pvReturn;
 8007676:	69fb      	ldr	r3, [r7, #28]
}
 8007678:	4618      	mov	r0, r3
 800767a:	3728      	adds	r7, #40	@ 0x28
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}
 8007680:	20004aa0 	.word	0x20004aa0
 8007684:	20004ab4 	.word	0x20004ab4
 8007688:	20004aa4 	.word	0x20004aa4
 800768c:	20004a98 	.word	0x20004a98
 8007690:	20004aa8 	.word	0x20004aa8
 8007694:	20004aac 	.word	0x20004aac

08007698 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b086      	sub	sp, #24
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d04f      	beq.n	800774a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80076aa:	2308      	movs	r3, #8
 80076ac:	425b      	negs	r3, r3
 80076ae:	697a      	ldr	r2, [r7, #20]
 80076b0:	4413      	add	r3, r2
 80076b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80076b4:	697b      	ldr	r3, [r7, #20]
 80076b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80076b8:	693b      	ldr	r3, [r7, #16]
 80076ba:	685a      	ldr	r2, [r3, #4]
 80076bc:	4b25      	ldr	r3, [pc, #148]	@ (8007754 <vPortFree+0xbc>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	4013      	ands	r3, r2
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d10b      	bne.n	80076de <vPortFree+0x46>
	__asm volatile
 80076c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ca:	f383 8811 	msr	BASEPRI, r3
 80076ce:	f3bf 8f6f 	isb	sy
 80076d2:	f3bf 8f4f 	dsb	sy
 80076d6:	60fb      	str	r3, [r7, #12]
}
 80076d8:	bf00      	nop
 80076da:	bf00      	nop
 80076dc:	e7fd      	b.n	80076da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d00b      	beq.n	80076fe <vPortFree+0x66>
	__asm volatile
 80076e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ea:	f383 8811 	msr	BASEPRI, r3
 80076ee:	f3bf 8f6f 	isb	sy
 80076f2:	f3bf 8f4f 	dsb	sy
 80076f6:	60bb      	str	r3, [r7, #8]
}
 80076f8:	bf00      	nop
 80076fa:	bf00      	nop
 80076fc:	e7fd      	b.n	80076fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80076fe:	693b      	ldr	r3, [r7, #16]
 8007700:	685a      	ldr	r2, [r3, #4]
 8007702:	4b14      	ldr	r3, [pc, #80]	@ (8007754 <vPortFree+0xbc>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	4013      	ands	r3, r2
 8007708:	2b00      	cmp	r3, #0
 800770a:	d01e      	beq.n	800774a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d11a      	bne.n	800774a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007714:	693b      	ldr	r3, [r7, #16]
 8007716:	685a      	ldr	r2, [r3, #4]
 8007718:	4b0e      	ldr	r3, [pc, #56]	@ (8007754 <vPortFree+0xbc>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	43db      	mvns	r3, r3
 800771e:	401a      	ands	r2, r3
 8007720:	693b      	ldr	r3, [r7, #16]
 8007722:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007724:	f7fe fae4 	bl	8005cf0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	685a      	ldr	r2, [r3, #4]
 800772c:	4b0a      	ldr	r3, [pc, #40]	@ (8007758 <vPortFree+0xc0>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	4413      	add	r3, r2
 8007732:	4a09      	ldr	r2, [pc, #36]	@ (8007758 <vPortFree+0xc0>)
 8007734:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007736:	6938      	ldr	r0, [r7, #16]
 8007738:	f000 f874 	bl	8007824 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800773c:	4b07      	ldr	r3, [pc, #28]	@ (800775c <vPortFree+0xc4>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	3301      	adds	r3, #1
 8007742:	4a06      	ldr	r2, [pc, #24]	@ (800775c <vPortFree+0xc4>)
 8007744:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007746:	f7fe fae1 	bl	8005d0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800774a:	bf00      	nop
 800774c:	3718      	adds	r7, #24
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
 8007752:	bf00      	nop
 8007754:	20004ab4 	.word	0x20004ab4
 8007758:	20004aa4 	.word	0x20004aa4
 800775c:	20004ab0 	.word	0x20004ab0

08007760 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007760:	b480      	push	{r7}
 8007762:	b085      	sub	sp, #20
 8007764:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007766:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800776a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800776c:	4b27      	ldr	r3, [pc, #156]	@ (800780c <prvHeapInit+0xac>)
 800776e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	f003 0307 	and.w	r3, r3, #7
 8007776:	2b00      	cmp	r3, #0
 8007778:	d00c      	beq.n	8007794 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	3307      	adds	r3, #7
 800777e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f023 0307 	bic.w	r3, r3, #7
 8007786:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007788:	68ba      	ldr	r2, [r7, #8]
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	1ad3      	subs	r3, r2, r3
 800778e:	4a1f      	ldr	r2, [pc, #124]	@ (800780c <prvHeapInit+0xac>)
 8007790:	4413      	add	r3, r2
 8007792:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007798:	4a1d      	ldr	r2, [pc, #116]	@ (8007810 <prvHeapInit+0xb0>)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800779e:	4b1c      	ldr	r3, [pc, #112]	@ (8007810 <prvHeapInit+0xb0>)
 80077a0:	2200      	movs	r2, #0
 80077a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	68ba      	ldr	r2, [r7, #8]
 80077a8:	4413      	add	r3, r2
 80077aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80077ac:	2208      	movs	r2, #8
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	1a9b      	subs	r3, r3, r2
 80077b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	f023 0307 	bic.w	r3, r3, #7
 80077ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	4a15      	ldr	r2, [pc, #84]	@ (8007814 <prvHeapInit+0xb4>)
 80077c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80077c2:	4b14      	ldr	r3, [pc, #80]	@ (8007814 <prvHeapInit+0xb4>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	2200      	movs	r2, #0
 80077c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80077ca:	4b12      	ldr	r3, [pc, #72]	@ (8007814 <prvHeapInit+0xb4>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	2200      	movs	r2, #0
 80077d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	68fa      	ldr	r2, [r7, #12]
 80077da:	1ad2      	subs	r2, r2, r3
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80077e0:	4b0c      	ldr	r3, [pc, #48]	@ (8007814 <prvHeapInit+0xb4>)
 80077e2:	681a      	ldr	r2, [r3, #0]
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	4a0a      	ldr	r2, [pc, #40]	@ (8007818 <prvHeapInit+0xb8>)
 80077ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	4a09      	ldr	r2, [pc, #36]	@ (800781c <prvHeapInit+0xbc>)
 80077f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80077f8:	4b09      	ldr	r3, [pc, #36]	@ (8007820 <prvHeapInit+0xc0>)
 80077fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80077fe:	601a      	str	r2, [r3, #0]
}
 8007800:	bf00      	nop
 8007802:	3714      	adds	r7, #20
 8007804:	46bd      	mov	sp, r7
 8007806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780a:	4770      	bx	lr
 800780c:	20000e98 	.word	0x20000e98
 8007810:	20004a98 	.word	0x20004a98
 8007814:	20004aa0 	.word	0x20004aa0
 8007818:	20004aa8 	.word	0x20004aa8
 800781c:	20004aa4 	.word	0x20004aa4
 8007820:	20004ab4 	.word	0x20004ab4

08007824 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007824:	b480      	push	{r7}
 8007826:	b085      	sub	sp, #20
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800782c:	4b28      	ldr	r3, [pc, #160]	@ (80078d0 <prvInsertBlockIntoFreeList+0xac>)
 800782e:	60fb      	str	r3, [r7, #12]
 8007830:	e002      	b.n	8007838 <prvInsertBlockIntoFreeList+0x14>
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	60fb      	str	r3, [r7, #12]
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	687a      	ldr	r2, [r7, #4]
 800783e:	429a      	cmp	r2, r3
 8007840:	d8f7      	bhi.n	8007832 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	685b      	ldr	r3, [r3, #4]
 800784a:	68ba      	ldr	r2, [r7, #8]
 800784c:	4413      	add	r3, r2
 800784e:	687a      	ldr	r2, [r7, #4]
 8007850:	429a      	cmp	r2, r3
 8007852:	d108      	bne.n	8007866 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	685a      	ldr	r2, [r3, #4]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	685b      	ldr	r3, [r3, #4]
 800785c:	441a      	add	r2, r3
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	68ba      	ldr	r2, [r7, #8]
 8007870:	441a      	add	r2, r3
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	429a      	cmp	r2, r3
 8007878:	d118      	bne.n	80078ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681a      	ldr	r2, [r3, #0]
 800787e:	4b15      	ldr	r3, [pc, #84]	@ (80078d4 <prvInsertBlockIntoFreeList+0xb0>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	429a      	cmp	r2, r3
 8007884:	d00d      	beq.n	80078a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	685a      	ldr	r2, [r3, #4]
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	441a      	add	r2, r3
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	681a      	ldr	r2, [r3, #0]
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	601a      	str	r2, [r3, #0]
 80078a0:	e008      	b.n	80078b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80078a2:	4b0c      	ldr	r3, [pc, #48]	@ (80078d4 <prvInsertBlockIntoFreeList+0xb0>)
 80078a4:	681a      	ldr	r2, [r3, #0]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	601a      	str	r2, [r3, #0]
 80078aa:	e003      	b.n	80078b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681a      	ldr	r2, [r3, #0]
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80078b4:	68fa      	ldr	r2, [r7, #12]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	429a      	cmp	r2, r3
 80078ba:	d002      	beq.n	80078c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	687a      	ldr	r2, [r7, #4]
 80078c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80078c2:	bf00      	nop
 80078c4:	3714      	adds	r7, #20
 80078c6:	46bd      	mov	sp, r7
 80078c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078cc:	4770      	bx	lr
 80078ce:	bf00      	nop
 80078d0:	20004a98 	.word	0x20004a98
 80078d4:	20004aa0 	.word	0x20004aa0

080078d8 <_vsniprintf_r>:
 80078d8:	b530      	push	{r4, r5, lr}
 80078da:	4614      	mov	r4, r2
 80078dc:	2c00      	cmp	r4, #0
 80078de:	b09b      	sub	sp, #108	@ 0x6c
 80078e0:	4605      	mov	r5, r0
 80078e2:	461a      	mov	r2, r3
 80078e4:	da05      	bge.n	80078f2 <_vsniprintf_r+0x1a>
 80078e6:	238b      	movs	r3, #139	@ 0x8b
 80078e8:	6003      	str	r3, [r0, #0]
 80078ea:	f04f 30ff 	mov.w	r0, #4294967295
 80078ee:	b01b      	add	sp, #108	@ 0x6c
 80078f0:	bd30      	pop	{r4, r5, pc}
 80078f2:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80078f6:	f8ad 300c 	strh.w	r3, [sp, #12]
 80078fa:	f04f 0300 	mov.w	r3, #0
 80078fe:	9319      	str	r3, [sp, #100]	@ 0x64
 8007900:	bf14      	ite	ne
 8007902:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007906:	4623      	moveq	r3, r4
 8007908:	9302      	str	r3, [sp, #8]
 800790a:	9305      	str	r3, [sp, #20]
 800790c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007910:	9100      	str	r1, [sp, #0]
 8007912:	9104      	str	r1, [sp, #16]
 8007914:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007918:	4669      	mov	r1, sp
 800791a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800791c:	f000 f9ae 	bl	8007c7c <_svfiprintf_r>
 8007920:	1c43      	adds	r3, r0, #1
 8007922:	bfbc      	itt	lt
 8007924:	238b      	movlt	r3, #139	@ 0x8b
 8007926:	602b      	strlt	r3, [r5, #0]
 8007928:	2c00      	cmp	r4, #0
 800792a:	d0e0      	beq.n	80078ee <_vsniprintf_r+0x16>
 800792c:	9b00      	ldr	r3, [sp, #0]
 800792e:	2200      	movs	r2, #0
 8007930:	701a      	strb	r2, [r3, #0]
 8007932:	e7dc      	b.n	80078ee <_vsniprintf_r+0x16>

08007934 <vsniprintf>:
 8007934:	b507      	push	{r0, r1, r2, lr}
 8007936:	9300      	str	r3, [sp, #0]
 8007938:	4613      	mov	r3, r2
 800793a:	460a      	mov	r2, r1
 800793c:	4601      	mov	r1, r0
 800793e:	4803      	ldr	r0, [pc, #12]	@ (800794c <vsniprintf+0x18>)
 8007940:	6800      	ldr	r0, [r0, #0]
 8007942:	f7ff ffc9 	bl	80078d8 <_vsniprintf_r>
 8007946:	b003      	add	sp, #12
 8007948:	f85d fb04 	ldr.w	pc, [sp], #4
 800794c:	20000028 	.word	0x20000028

08007950 <memset>:
 8007950:	4402      	add	r2, r0
 8007952:	4603      	mov	r3, r0
 8007954:	4293      	cmp	r3, r2
 8007956:	d100      	bne.n	800795a <memset+0xa>
 8007958:	4770      	bx	lr
 800795a:	f803 1b01 	strb.w	r1, [r3], #1
 800795e:	e7f9      	b.n	8007954 <memset+0x4>

08007960 <__errno>:
 8007960:	4b01      	ldr	r3, [pc, #4]	@ (8007968 <__errno+0x8>)
 8007962:	6818      	ldr	r0, [r3, #0]
 8007964:	4770      	bx	lr
 8007966:	bf00      	nop
 8007968:	20000028 	.word	0x20000028

0800796c <__libc_init_array>:
 800796c:	b570      	push	{r4, r5, r6, lr}
 800796e:	4d0d      	ldr	r5, [pc, #52]	@ (80079a4 <__libc_init_array+0x38>)
 8007970:	4c0d      	ldr	r4, [pc, #52]	@ (80079a8 <__libc_init_array+0x3c>)
 8007972:	1b64      	subs	r4, r4, r5
 8007974:	10a4      	asrs	r4, r4, #2
 8007976:	2600      	movs	r6, #0
 8007978:	42a6      	cmp	r6, r4
 800797a:	d109      	bne.n	8007990 <__libc_init_array+0x24>
 800797c:	4d0b      	ldr	r5, [pc, #44]	@ (80079ac <__libc_init_array+0x40>)
 800797e:	4c0c      	ldr	r4, [pc, #48]	@ (80079b0 <__libc_init_array+0x44>)
 8007980:	f000 fc64 	bl	800824c <_init>
 8007984:	1b64      	subs	r4, r4, r5
 8007986:	10a4      	asrs	r4, r4, #2
 8007988:	2600      	movs	r6, #0
 800798a:	42a6      	cmp	r6, r4
 800798c:	d105      	bne.n	800799a <__libc_init_array+0x2e>
 800798e:	bd70      	pop	{r4, r5, r6, pc}
 8007990:	f855 3b04 	ldr.w	r3, [r5], #4
 8007994:	4798      	blx	r3
 8007996:	3601      	adds	r6, #1
 8007998:	e7ee      	b.n	8007978 <__libc_init_array+0xc>
 800799a:	f855 3b04 	ldr.w	r3, [r5], #4
 800799e:	4798      	blx	r3
 80079a0:	3601      	adds	r6, #1
 80079a2:	e7f2      	b.n	800798a <__libc_init_array+0x1e>
 80079a4:	080085a4 	.word	0x080085a4
 80079a8:	080085a4 	.word	0x080085a4
 80079ac:	080085a4 	.word	0x080085a4
 80079b0:	080085a8 	.word	0x080085a8

080079b4 <__retarget_lock_acquire_recursive>:
 80079b4:	4770      	bx	lr

080079b6 <__retarget_lock_release_recursive>:
 80079b6:	4770      	bx	lr

080079b8 <memcpy>:
 80079b8:	440a      	add	r2, r1
 80079ba:	4291      	cmp	r1, r2
 80079bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80079c0:	d100      	bne.n	80079c4 <memcpy+0xc>
 80079c2:	4770      	bx	lr
 80079c4:	b510      	push	{r4, lr}
 80079c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079ce:	4291      	cmp	r1, r2
 80079d0:	d1f9      	bne.n	80079c6 <memcpy+0xe>
 80079d2:	bd10      	pop	{r4, pc}

080079d4 <_free_r>:
 80079d4:	b538      	push	{r3, r4, r5, lr}
 80079d6:	4605      	mov	r5, r0
 80079d8:	2900      	cmp	r1, #0
 80079da:	d041      	beq.n	8007a60 <_free_r+0x8c>
 80079dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079e0:	1f0c      	subs	r4, r1, #4
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	bfb8      	it	lt
 80079e6:	18e4      	addlt	r4, r4, r3
 80079e8:	f000 f8e0 	bl	8007bac <__malloc_lock>
 80079ec:	4a1d      	ldr	r2, [pc, #116]	@ (8007a64 <_free_r+0x90>)
 80079ee:	6813      	ldr	r3, [r2, #0]
 80079f0:	b933      	cbnz	r3, 8007a00 <_free_r+0x2c>
 80079f2:	6063      	str	r3, [r4, #4]
 80079f4:	6014      	str	r4, [r2, #0]
 80079f6:	4628      	mov	r0, r5
 80079f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079fc:	f000 b8dc 	b.w	8007bb8 <__malloc_unlock>
 8007a00:	42a3      	cmp	r3, r4
 8007a02:	d908      	bls.n	8007a16 <_free_r+0x42>
 8007a04:	6820      	ldr	r0, [r4, #0]
 8007a06:	1821      	adds	r1, r4, r0
 8007a08:	428b      	cmp	r3, r1
 8007a0a:	bf01      	itttt	eq
 8007a0c:	6819      	ldreq	r1, [r3, #0]
 8007a0e:	685b      	ldreq	r3, [r3, #4]
 8007a10:	1809      	addeq	r1, r1, r0
 8007a12:	6021      	streq	r1, [r4, #0]
 8007a14:	e7ed      	b.n	80079f2 <_free_r+0x1e>
 8007a16:	461a      	mov	r2, r3
 8007a18:	685b      	ldr	r3, [r3, #4]
 8007a1a:	b10b      	cbz	r3, 8007a20 <_free_r+0x4c>
 8007a1c:	42a3      	cmp	r3, r4
 8007a1e:	d9fa      	bls.n	8007a16 <_free_r+0x42>
 8007a20:	6811      	ldr	r1, [r2, #0]
 8007a22:	1850      	adds	r0, r2, r1
 8007a24:	42a0      	cmp	r0, r4
 8007a26:	d10b      	bne.n	8007a40 <_free_r+0x6c>
 8007a28:	6820      	ldr	r0, [r4, #0]
 8007a2a:	4401      	add	r1, r0
 8007a2c:	1850      	adds	r0, r2, r1
 8007a2e:	4283      	cmp	r3, r0
 8007a30:	6011      	str	r1, [r2, #0]
 8007a32:	d1e0      	bne.n	80079f6 <_free_r+0x22>
 8007a34:	6818      	ldr	r0, [r3, #0]
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	6053      	str	r3, [r2, #4]
 8007a3a:	4408      	add	r0, r1
 8007a3c:	6010      	str	r0, [r2, #0]
 8007a3e:	e7da      	b.n	80079f6 <_free_r+0x22>
 8007a40:	d902      	bls.n	8007a48 <_free_r+0x74>
 8007a42:	230c      	movs	r3, #12
 8007a44:	602b      	str	r3, [r5, #0]
 8007a46:	e7d6      	b.n	80079f6 <_free_r+0x22>
 8007a48:	6820      	ldr	r0, [r4, #0]
 8007a4a:	1821      	adds	r1, r4, r0
 8007a4c:	428b      	cmp	r3, r1
 8007a4e:	bf04      	itt	eq
 8007a50:	6819      	ldreq	r1, [r3, #0]
 8007a52:	685b      	ldreq	r3, [r3, #4]
 8007a54:	6063      	str	r3, [r4, #4]
 8007a56:	bf04      	itt	eq
 8007a58:	1809      	addeq	r1, r1, r0
 8007a5a:	6021      	streq	r1, [r4, #0]
 8007a5c:	6054      	str	r4, [r2, #4]
 8007a5e:	e7ca      	b.n	80079f6 <_free_r+0x22>
 8007a60:	bd38      	pop	{r3, r4, r5, pc}
 8007a62:	bf00      	nop
 8007a64:	20004bfc 	.word	0x20004bfc

08007a68 <sbrk_aligned>:
 8007a68:	b570      	push	{r4, r5, r6, lr}
 8007a6a:	4e0f      	ldr	r6, [pc, #60]	@ (8007aa8 <sbrk_aligned+0x40>)
 8007a6c:	460c      	mov	r4, r1
 8007a6e:	6831      	ldr	r1, [r6, #0]
 8007a70:	4605      	mov	r5, r0
 8007a72:	b911      	cbnz	r1, 8007a7a <sbrk_aligned+0x12>
 8007a74:	f000 fba4 	bl	80081c0 <_sbrk_r>
 8007a78:	6030      	str	r0, [r6, #0]
 8007a7a:	4621      	mov	r1, r4
 8007a7c:	4628      	mov	r0, r5
 8007a7e:	f000 fb9f 	bl	80081c0 <_sbrk_r>
 8007a82:	1c43      	adds	r3, r0, #1
 8007a84:	d103      	bne.n	8007a8e <sbrk_aligned+0x26>
 8007a86:	f04f 34ff 	mov.w	r4, #4294967295
 8007a8a:	4620      	mov	r0, r4
 8007a8c:	bd70      	pop	{r4, r5, r6, pc}
 8007a8e:	1cc4      	adds	r4, r0, #3
 8007a90:	f024 0403 	bic.w	r4, r4, #3
 8007a94:	42a0      	cmp	r0, r4
 8007a96:	d0f8      	beq.n	8007a8a <sbrk_aligned+0x22>
 8007a98:	1a21      	subs	r1, r4, r0
 8007a9a:	4628      	mov	r0, r5
 8007a9c:	f000 fb90 	bl	80081c0 <_sbrk_r>
 8007aa0:	3001      	adds	r0, #1
 8007aa2:	d1f2      	bne.n	8007a8a <sbrk_aligned+0x22>
 8007aa4:	e7ef      	b.n	8007a86 <sbrk_aligned+0x1e>
 8007aa6:	bf00      	nop
 8007aa8:	20004bf8 	.word	0x20004bf8

08007aac <_malloc_r>:
 8007aac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ab0:	1ccd      	adds	r5, r1, #3
 8007ab2:	f025 0503 	bic.w	r5, r5, #3
 8007ab6:	3508      	adds	r5, #8
 8007ab8:	2d0c      	cmp	r5, #12
 8007aba:	bf38      	it	cc
 8007abc:	250c      	movcc	r5, #12
 8007abe:	2d00      	cmp	r5, #0
 8007ac0:	4606      	mov	r6, r0
 8007ac2:	db01      	blt.n	8007ac8 <_malloc_r+0x1c>
 8007ac4:	42a9      	cmp	r1, r5
 8007ac6:	d904      	bls.n	8007ad2 <_malloc_r+0x26>
 8007ac8:	230c      	movs	r3, #12
 8007aca:	6033      	str	r3, [r6, #0]
 8007acc:	2000      	movs	r0, #0
 8007ace:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ad2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007ba8 <_malloc_r+0xfc>
 8007ad6:	f000 f869 	bl	8007bac <__malloc_lock>
 8007ada:	f8d8 3000 	ldr.w	r3, [r8]
 8007ade:	461c      	mov	r4, r3
 8007ae0:	bb44      	cbnz	r4, 8007b34 <_malloc_r+0x88>
 8007ae2:	4629      	mov	r1, r5
 8007ae4:	4630      	mov	r0, r6
 8007ae6:	f7ff ffbf 	bl	8007a68 <sbrk_aligned>
 8007aea:	1c43      	adds	r3, r0, #1
 8007aec:	4604      	mov	r4, r0
 8007aee:	d158      	bne.n	8007ba2 <_malloc_r+0xf6>
 8007af0:	f8d8 4000 	ldr.w	r4, [r8]
 8007af4:	4627      	mov	r7, r4
 8007af6:	2f00      	cmp	r7, #0
 8007af8:	d143      	bne.n	8007b82 <_malloc_r+0xd6>
 8007afa:	2c00      	cmp	r4, #0
 8007afc:	d04b      	beq.n	8007b96 <_malloc_r+0xea>
 8007afe:	6823      	ldr	r3, [r4, #0]
 8007b00:	4639      	mov	r1, r7
 8007b02:	4630      	mov	r0, r6
 8007b04:	eb04 0903 	add.w	r9, r4, r3
 8007b08:	f000 fb5a 	bl	80081c0 <_sbrk_r>
 8007b0c:	4581      	cmp	r9, r0
 8007b0e:	d142      	bne.n	8007b96 <_malloc_r+0xea>
 8007b10:	6821      	ldr	r1, [r4, #0]
 8007b12:	1a6d      	subs	r5, r5, r1
 8007b14:	4629      	mov	r1, r5
 8007b16:	4630      	mov	r0, r6
 8007b18:	f7ff ffa6 	bl	8007a68 <sbrk_aligned>
 8007b1c:	3001      	adds	r0, #1
 8007b1e:	d03a      	beq.n	8007b96 <_malloc_r+0xea>
 8007b20:	6823      	ldr	r3, [r4, #0]
 8007b22:	442b      	add	r3, r5
 8007b24:	6023      	str	r3, [r4, #0]
 8007b26:	f8d8 3000 	ldr.w	r3, [r8]
 8007b2a:	685a      	ldr	r2, [r3, #4]
 8007b2c:	bb62      	cbnz	r2, 8007b88 <_malloc_r+0xdc>
 8007b2e:	f8c8 7000 	str.w	r7, [r8]
 8007b32:	e00f      	b.n	8007b54 <_malloc_r+0xa8>
 8007b34:	6822      	ldr	r2, [r4, #0]
 8007b36:	1b52      	subs	r2, r2, r5
 8007b38:	d420      	bmi.n	8007b7c <_malloc_r+0xd0>
 8007b3a:	2a0b      	cmp	r2, #11
 8007b3c:	d917      	bls.n	8007b6e <_malloc_r+0xc2>
 8007b3e:	1961      	adds	r1, r4, r5
 8007b40:	42a3      	cmp	r3, r4
 8007b42:	6025      	str	r5, [r4, #0]
 8007b44:	bf18      	it	ne
 8007b46:	6059      	strne	r1, [r3, #4]
 8007b48:	6863      	ldr	r3, [r4, #4]
 8007b4a:	bf08      	it	eq
 8007b4c:	f8c8 1000 	streq.w	r1, [r8]
 8007b50:	5162      	str	r2, [r4, r5]
 8007b52:	604b      	str	r3, [r1, #4]
 8007b54:	4630      	mov	r0, r6
 8007b56:	f000 f82f 	bl	8007bb8 <__malloc_unlock>
 8007b5a:	f104 000b 	add.w	r0, r4, #11
 8007b5e:	1d23      	adds	r3, r4, #4
 8007b60:	f020 0007 	bic.w	r0, r0, #7
 8007b64:	1ac2      	subs	r2, r0, r3
 8007b66:	bf1c      	itt	ne
 8007b68:	1a1b      	subne	r3, r3, r0
 8007b6a:	50a3      	strne	r3, [r4, r2]
 8007b6c:	e7af      	b.n	8007ace <_malloc_r+0x22>
 8007b6e:	6862      	ldr	r2, [r4, #4]
 8007b70:	42a3      	cmp	r3, r4
 8007b72:	bf0c      	ite	eq
 8007b74:	f8c8 2000 	streq.w	r2, [r8]
 8007b78:	605a      	strne	r2, [r3, #4]
 8007b7a:	e7eb      	b.n	8007b54 <_malloc_r+0xa8>
 8007b7c:	4623      	mov	r3, r4
 8007b7e:	6864      	ldr	r4, [r4, #4]
 8007b80:	e7ae      	b.n	8007ae0 <_malloc_r+0x34>
 8007b82:	463c      	mov	r4, r7
 8007b84:	687f      	ldr	r7, [r7, #4]
 8007b86:	e7b6      	b.n	8007af6 <_malloc_r+0x4a>
 8007b88:	461a      	mov	r2, r3
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	42a3      	cmp	r3, r4
 8007b8e:	d1fb      	bne.n	8007b88 <_malloc_r+0xdc>
 8007b90:	2300      	movs	r3, #0
 8007b92:	6053      	str	r3, [r2, #4]
 8007b94:	e7de      	b.n	8007b54 <_malloc_r+0xa8>
 8007b96:	230c      	movs	r3, #12
 8007b98:	6033      	str	r3, [r6, #0]
 8007b9a:	4630      	mov	r0, r6
 8007b9c:	f000 f80c 	bl	8007bb8 <__malloc_unlock>
 8007ba0:	e794      	b.n	8007acc <_malloc_r+0x20>
 8007ba2:	6005      	str	r5, [r0, #0]
 8007ba4:	e7d6      	b.n	8007b54 <_malloc_r+0xa8>
 8007ba6:	bf00      	nop
 8007ba8:	20004bfc 	.word	0x20004bfc

08007bac <__malloc_lock>:
 8007bac:	4801      	ldr	r0, [pc, #4]	@ (8007bb4 <__malloc_lock+0x8>)
 8007bae:	f7ff bf01 	b.w	80079b4 <__retarget_lock_acquire_recursive>
 8007bb2:	bf00      	nop
 8007bb4:	20004bf4 	.word	0x20004bf4

08007bb8 <__malloc_unlock>:
 8007bb8:	4801      	ldr	r0, [pc, #4]	@ (8007bc0 <__malloc_unlock+0x8>)
 8007bba:	f7ff befc 	b.w	80079b6 <__retarget_lock_release_recursive>
 8007bbe:	bf00      	nop
 8007bc0:	20004bf4 	.word	0x20004bf4

08007bc4 <__ssputs_r>:
 8007bc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bc8:	688e      	ldr	r6, [r1, #8]
 8007bca:	461f      	mov	r7, r3
 8007bcc:	42be      	cmp	r6, r7
 8007bce:	680b      	ldr	r3, [r1, #0]
 8007bd0:	4682      	mov	sl, r0
 8007bd2:	460c      	mov	r4, r1
 8007bd4:	4690      	mov	r8, r2
 8007bd6:	d82d      	bhi.n	8007c34 <__ssputs_r+0x70>
 8007bd8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007bdc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007be0:	d026      	beq.n	8007c30 <__ssputs_r+0x6c>
 8007be2:	6965      	ldr	r5, [r4, #20]
 8007be4:	6909      	ldr	r1, [r1, #16]
 8007be6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007bea:	eba3 0901 	sub.w	r9, r3, r1
 8007bee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007bf2:	1c7b      	adds	r3, r7, #1
 8007bf4:	444b      	add	r3, r9
 8007bf6:	106d      	asrs	r5, r5, #1
 8007bf8:	429d      	cmp	r5, r3
 8007bfa:	bf38      	it	cc
 8007bfc:	461d      	movcc	r5, r3
 8007bfe:	0553      	lsls	r3, r2, #21
 8007c00:	d527      	bpl.n	8007c52 <__ssputs_r+0x8e>
 8007c02:	4629      	mov	r1, r5
 8007c04:	f7ff ff52 	bl	8007aac <_malloc_r>
 8007c08:	4606      	mov	r6, r0
 8007c0a:	b360      	cbz	r0, 8007c66 <__ssputs_r+0xa2>
 8007c0c:	6921      	ldr	r1, [r4, #16]
 8007c0e:	464a      	mov	r2, r9
 8007c10:	f7ff fed2 	bl	80079b8 <memcpy>
 8007c14:	89a3      	ldrh	r3, [r4, #12]
 8007c16:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007c1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c1e:	81a3      	strh	r3, [r4, #12]
 8007c20:	6126      	str	r6, [r4, #16]
 8007c22:	6165      	str	r5, [r4, #20]
 8007c24:	444e      	add	r6, r9
 8007c26:	eba5 0509 	sub.w	r5, r5, r9
 8007c2a:	6026      	str	r6, [r4, #0]
 8007c2c:	60a5      	str	r5, [r4, #8]
 8007c2e:	463e      	mov	r6, r7
 8007c30:	42be      	cmp	r6, r7
 8007c32:	d900      	bls.n	8007c36 <__ssputs_r+0x72>
 8007c34:	463e      	mov	r6, r7
 8007c36:	6820      	ldr	r0, [r4, #0]
 8007c38:	4632      	mov	r2, r6
 8007c3a:	4641      	mov	r1, r8
 8007c3c:	f000 faa6 	bl	800818c <memmove>
 8007c40:	68a3      	ldr	r3, [r4, #8]
 8007c42:	1b9b      	subs	r3, r3, r6
 8007c44:	60a3      	str	r3, [r4, #8]
 8007c46:	6823      	ldr	r3, [r4, #0]
 8007c48:	4433      	add	r3, r6
 8007c4a:	6023      	str	r3, [r4, #0]
 8007c4c:	2000      	movs	r0, #0
 8007c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c52:	462a      	mov	r2, r5
 8007c54:	f000 fac4 	bl	80081e0 <_realloc_r>
 8007c58:	4606      	mov	r6, r0
 8007c5a:	2800      	cmp	r0, #0
 8007c5c:	d1e0      	bne.n	8007c20 <__ssputs_r+0x5c>
 8007c5e:	6921      	ldr	r1, [r4, #16]
 8007c60:	4650      	mov	r0, sl
 8007c62:	f7ff feb7 	bl	80079d4 <_free_r>
 8007c66:	230c      	movs	r3, #12
 8007c68:	f8ca 3000 	str.w	r3, [sl]
 8007c6c:	89a3      	ldrh	r3, [r4, #12]
 8007c6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c72:	81a3      	strh	r3, [r4, #12]
 8007c74:	f04f 30ff 	mov.w	r0, #4294967295
 8007c78:	e7e9      	b.n	8007c4e <__ssputs_r+0x8a>
	...

08007c7c <_svfiprintf_r>:
 8007c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c80:	4698      	mov	r8, r3
 8007c82:	898b      	ldrh	r3, [r1, #12]
 8007c84:	061b      	lsls	r3, r3, #24
 8007c86:	b09d      	sub	sp, #116	@ 0x74
 8007c88:	4607      	mov	r7, r0
 8007c8a:	460d      	mov	r5, r1
 8007c8c:	4614      	mov	r4, r2
 8007c8e:	d510      	bpl.n	8007cb2 <_svfiprintf_r+0x36>
 8007c90:	690b      	ldr	r3, [r1, #16]
 8007c92:	b973      	cbnz	r3, 8007cb2 <_svfiprintf_r+0x36>
 8007c94:	2140      	movs	r1, #64	@ 0x40
 8007c96:	f7ff ff09 	bl	8007aac <_malloc_r>
 8007c9a:	6028      	str	r0, [r5, #0]
 8007c9c:	6128      	str	r0, [r5, #16]
 8007c9e:	b930      	cbnz	r0, 8007cae <_svfiprintf_r+0x32>
 8007ca0:	230c      	movs	r3, #12
 8007ca2:	603b      	str	r3, [r7, #0]
 8007ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ca8:	b01d      	add	sp, #116	@ 0x74
 8007caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cae:	2340      	movs	r3, #64	@ 0x40
 8007cb0:	616b      	str	r3, [r5, #20]
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cb6:	2320      	movs	r3, #32
 8007cb8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007cbc:	f8cd 800c 	str.w	r8, [sp, #12]
 8007cc0:	2330      	movs	r3, #48	@ 0x30
 8007cc2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007e60 <_svfiprintf_r+0x1e4>
 8007cc6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007cca:	f04f 0901 	mov.w	r9, #1
 8007cce:	4623      	mov	r3, r4
 8007cd0:	469a      	mov	sl, r3
 8007cd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007cd6:	b10a      	cbz	r2, 8007cdc <_svfiprintf_r+0x60>
 8007cd8:	2a25      	cmp	r2, #37	@ 0x25
 8007cda:	d1f9      	bne.n	8007cd0 <_svfiprintf_r+0x54>
 8007cdc:	ebba 0b04 	subs.w	fp, sl, r4
 8007ce0:	d00b      	beq.n	8007cfa <_svfiprintf_r+0x7e>
 8007ce2:	465b      	mov	r3, fp
 8007ce4:	4622      	mov	r2, r4
 8007ce6:	4629      	mov	r1, r5
 8007ce8:	4638      	mov	r0, r7
 8007cea:	f7ff ff6b 	bl	8007bc4 <__ssputs_r>
 8007cee:	3001      	adds	r0, #1
 8007cf0:	f000 80a7 	beq.w	8007e42 <_svfiprintf_r+0x1c6>
 8007cf4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cf6:	445a      	add	r2, fp
 8007cf8:	9209      	str	r2, [sp, #36]	@ 0x24
 8007cfa:	f89a 3000 	ldrb.w	r3, [sl]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	f000 809f 	beq.w	8007e42 <_svfiprintf_r+0x1c6>
 8007d04:	2300      	movs	r3, #0
 8007d06:	f04f 32ff 	mov.w	r2, #4294967295
 8007d0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d0e:	f10a 0a01 	add.w	sl, sl, #1
 8007d12:	9304      	str	r3, [sp, #16]
 8007d14:	9307      	str	r3, [sp, #28]
 8007d16:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007d1a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d1c:	4654      	mov	r4, sl
 8007d1e:	2205      	movs	r2, #5
 8007d20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d24:	484e      	ldr	r0, [pc, #312]	@ (8007e60 <_svfiprintf_r+0x1e4>)
 8007d26:	f7f8 fa7b 	bl	8000220 <memchr>
 8007d2a:	9a04      	ldr	r2, [sp, #16]
 8007d2c:	b9d8      	cbnz	r0, 8007d66 <_svfiprintf_r+0xea>
 8007d2e:	06d0      	lsls	r0, r2, #27
 8007d30:	bf44      	itt	mi
 8007d32:	2320      	movmi	r3, #32
 8007d34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d38:	0711      	lsls	r1, r2, #28
 8007d3a:	bf44      	itt	mi
 8007d3c:	232b      	movmi	r3, #43	@ 0x2b
 8007d3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d42:	f89a 3000 	ldrb.w	r3, [sl]
 8007d46:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d48:	d015      	beq.n	8007d76 <_svfiprintf_r+0xfa>
 8007d4a:	9a07      	ldr	r2, [sp, #28]
 8007d4c:	4654      	mov	r4, sl
 8007d4e:	2000      	movs	r0, #0
 8007d50:	f04f 0c0a 	mov.w	ip, #10
 8007d54:	4621      	mov	r1, r4
 8007d56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d5a:	3b30      	subs	r3, #48	@ 0x30
 8007d5c:	2b09      	cmp	r3, #9
 8007d5e:	d94b      	bls.n	8007df8 <_svfiprintf_r+0x17c>
 8007d60:	b1b0      	cbz	r0, 8007d90 <_svfiprintf_r+0x114>
 8007d62:	9207      	str	r2, [sp, #28]
 8007d64:	e014      	b.n	8007d90 <_svfiprintf_r+0x114>
 8007d66:	eba0 0308 	sub.w	r3, r0, r8
 8007d6a:	fa09 f303 	lsl.w	r3, r9, r3
 8007d6e:	4313      	orrs	r3, r2
 8007d70:	9304      	str	r3, [sp, #16]
 8007d72:	46a2      	mov	sl, r4
 8007d74:	e7d2      	b.n	8007d1c <_svfiprintf_r+0xa0>
 8007d76:	9b03      	ldr	r3, [sp, #12]
 8007d78:	1d19      	adds	r1, r3, #4
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	9103      	str	r1, [sp, #12]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	bfbb      	ittet	lt
 8007d82:	425b      	neglt	r3, r3
 8007d84:	f042 0202 	orrlt.w	r2, r2, #2
 8007d88:	9307      	strge	r3, [sp, #28]
 8007d8a:	9307      	strlt	r3, [sp, #28]
 8007d8c:	bfb8      	it	lt
 8007d8e:	9204      	strlt	r2, [sp, #16]
 8007d90:	7823      	ldrb	r3, [r4, #0]
 8007d92:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d94:	d10a      	bne.n	8007dac <_svfiprintf_r+0x130>
 8007d96:	7863      	ldrb	r3, [r4, #1]
 8007d98:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d9a:	d132      	bne.n	8007e02 <_svfiprintf_r+0x186>
 8007d9c:	9b03      	ldr	r3, [sp, #12]
 8007d9e:	1d1a      	adds	r2, r3, #4
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	9203      	str	r2, [sp, #12]
 8007da4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007da8:	3402      	adds	r4, #2
 8007daa:	9305      	str	r3, [sp, #20]
 8007dac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007e70 <_svfiprintf_r+0x1f4>
 8007db0:	7821      	ldrb	r1, [r4, #0]
 8007db2:	2203      	movs	r2, #3
 8007db4:	4650      	mov	r0, sl
 8007db6:	f7f8 fa33 	bl	8000220 <memchr>
 8007dba:	b138      	cbz	r0, 8007dcc <_svfiprintf_r+0x150>
 8007dbc:	9b04      	ldr	r3, [sp, #16]
 8007dbe:	eba0 000a 	sub.w	r0, r0, sl
 8007dc2:	2240      	movs	r2, #64	@ 0x40
 8007dc4:	4082      	lsls	r2, r0
 8007dc6:	4313      	orrs	r3, r2
 8007dc8:	3401      	adds	r4, #1
 8007dca:	9304      	str	r3, [sp, #16]
 8007dcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dd0:	4824      	ldr	r0, [pc, #144]	@ (8007e64 <_svfiprintf_r+0x1e8>)
 8007dd2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007dd6:	2206      	movs	r2, #6
 8007dd8:	f7f8 fa22 	bl	8000220 <memchr>
 8007ddc:	2800      	cmp	r0, #0
 8007dde:	d036      	beq.n	8007e4e <_svfiprintf_r+0x1d2>
 8007de0:	4b21      	ldr	r3, [pc, #132]	@ (8007e68 <_svfiprintf_r+0x1ec>)
 8007de2:	bb1b      	cbnz	r3, 8007e2c <_svfiprintf_r+0x1b0>
 8007de4:	9b03      	ldr	r3, [sp, #12]
 8007de6:	3307      	adds	r3, #7
 8007de8:	f023 0307 	bic.w	r3, r3, #7
 8007dec:	3308      	adds	r3, #8
 8007dee:	9303      	str	r3, [sp, #12]
 8007df0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007df2:	4433      	add	r3, r6
 8007df4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007df6:	e76a      	b.n	8007cce <_svfiprintf_r+0x52>
 8007df8:	fb0c 3202 	mla	r2, ip, r2, r3
 8007dfc:	460c      	mov	r4, r1
 8007dfe:	2001      	movs	r0, #1
 8007e00:	e7a8      	b.n	8007d54 <_svfiprintf_r+0xd8>
 8007e02:	2300      	movs	r3, #0
 8007e04:	3401      	adds	r4, #1
 8007e06:	9305      	str	r3, [sp, #20]
 8007e08:	4619      	mov	r1, r3
 8007e0a:	f04f 0c0a 	mov.w	ip, #10
 8007e0e:	4620      	mov	r0, r4
 8007e10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e14:	3a30      	subs	r2, #48	@ 0x30
 8007e16:	2a09      	cmp	r2, #9
 8007e18:	d903      	bls.n	8007e22 <_svfiprintf_r+0x1a6>
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d0c6      	beq.n	8007dac <_svfiprintf_r+0x130>
 8007e1e:	9105      	str	r1, [sp, #20]
 8007e20:	e7c4      	b.n	8007dac <_svfiprintf_r+0x130>
 8007e22:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e26:	4604      	mov	r4, r0
 8007e28:	2301      	movs	r3, #1
 8007e2a:	e7f0      	b.n	8007e0e <_svfiprintf_r+0x192>
 8007e2c:	ab03      	add	r3, sp, #12
 8007e2e:	9300      	str	r3, [sp, #0]
 8007e30:	462a      	mov	r2, r5
 8007e32:	4b0e      	ldr	r3, [pc, #56]	@ (8007e6c <_svfiprintf_r+0x1f0>)
 8007e34:	a904      	add	r1, sp, #16
 8007e36:	4638      	mov	r0, r7
 8007e38:	f3af 8000 	nop.w
 8007e3c:	1c42      	adds	r2, r0, #1
 8007e3e:	4606      	mov	r6, r0
 8007e40:	d1d6      	bne.n	8007df0 <_svfiprintf_r+0x174>
 8007e42:	89ab      	ldrh	r3, [r5, #12]
 8007e44:	065b      	lsls	r3, r3, #25
 8007e46:	f53f af2d 	bmi.w	8007ca4 <_svfiprintf_r+0x28>
 8007e4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e4c:	e72c      	b.n	8007ca8 <_svfiprintf_r+0x2c>
 8007e4e:	ab03      	add	r3, sp, #12
 8007e50:	9300      	str	r3, [sp, #0]
 8007e52:	462a      	mov	r2, r5
 8007e54:	4b05      	ldr	r3, [pc, #20]	@ (8007e6c <_svfiprintf_r+0x1f0>)
 8007e56:	a904      	add	r1, sp, #16
 8007e58:	4638      	mov	r0, r7
 8007e5a:	f000 f879 	bl	8007f50 <_printf_i>
 8007e5e:	e7ed      	b.n	8007e3c <_svfiprintf_r+0x1c0>
 8007e60:	08008568 	.word	0x08008568
 8007e64:	08008572 	.word	0x08008572
 8007e68:	00000000 	.word	0x00000000
 8007e6c:	08007bc5 	.word	0x08007bc5
 8007e70:	0800856e 	.word	0x0800856e

08007e74 <_printf_common>:
 8007e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e78:	4616      	mov	r6, r2
 8007e7a:	4698      	mov	r8, r3
 8007e7c:	688a      	ldr	r2, [r1, #8]
 8007e7e:	690b      	ldr	r3, [r1, #16]
 8007e80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007e84:	4293      	cmp	r3, r2
 8007e86:	bfb8      	it	lt
 8007e88:	4613      	movlt	r3, r2
 8007e8a:	6033      	str	r3, [r6, #0]
 8007e8c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007e90:	4607      	mov	r7, r0
 8007e92:	460c      	mov	r4, r1
 8007e94:	b10a      	cbz	r2, 8007e9a <_printf_common+0x26>
 8007e96:	3301      	adds	r3, #1
 8007e98:	6033      	str	r3, [r6, #0]
 8007e9a:	6823      	ldr	r3, [r4, #0]
 8007e9c:	0699      	lsls	r1, r3, #26
 8007e9e:	bf42      	ittt	mi
 8007ea0:	6833      	ldrmi	r3, [r6, #0]
 8007ea2:	3302      	addmi	r3, #2
 8007ea4:	6033      	strmi	r3, [r6, #0]
 8007ea6:	6825      	ldr	r5, [r4, #0]
 8007ea8:	f015 0506 	ands.w	r5, r5, #6
 8007eac:	d106      	bne.n	8007ebc <_printf_common+0x48>
 8007eae:	f104 0a19 	add.w	sl, r4, #25
 8007eb2:	68e3      	ldr	r3, [r4, #12]
 8007eb4:	6832      	ldr	r2, [r6, #0]
 8007eb6:	1a9b      	subs	r3, r3, r2
 8007eb8:	42ab      	cmp	r3, r5
 8007eba:	dc26      	bgt.n	8007f0a <_printf_common+0x96>
 8007ebc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007ec0:	6822      	ldr	r2, [r4, #0]
 8007ec2:	3b00      	subs	r3, #0
 8007ec4:	bf18      	it	ne
 8007ec6:	2301      	movne	r3, #1
 8007ec8:	0692      	lsls	r2, r2, #26
 8007eca:	d42b      	bmi.n	8007f24 <_printf_common+0xb0>
 8007ecc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ed0:	4641      	mov	r1, r8
 8007ed2:	4638      	mov	r0, r7
 8007ed4:	47c8      	blx	r9
 8007ed6:	3001      	adds	r0, #1
 8007ed8:	d01e      	beq.n	8007f18 <_printf_common+0xa4>
 8007eda:	6823      	ldr	r3, [r4, #0]
 8007edc:	6922      	ldr	r2, [r4, #16]
 8007ede:	f003 0306 	and.w	r3, r3, #6
 8007ee2:	2b04      	cmp	r3, #4
 8007ee4:	bf02      	ittt	eq
 8007ee6:	68e5      	ldreq	r5, [r4, #12]
 8007ee8:	6833      	ldreq	r3, [r6, #0]
 8007eea:	1aed      	subeq	r5, r5, r3
 8007eec:	68a3      	ldr	r3, [r4, #8]
 8007eee:	bf0c      	ite	eq
 8007ef0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ef4:	2500      	movne	r5, #0
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	bfc4      	itt	gt
 8007efa:	1a9b      	subgt	r3, r3, r2
 8007efc:	18ed      	addgt	r5, r5, r3
 8007efe:	2600      	movs	r6, #0
 8007f00:	341a      	adds	r4, #26
 8007f02:	42b5      	cmp	r5, r6
 8007f04:	d11a      	bne.n	8007f3c <_printf_common+0xc8>
 8007f06:	2000      	movs	r0, #0
 8007f08:	e008      	b.n	8007f1c <_printf_common+0xa8>
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	4652      	mov	r2, sl
 8007f0e:	4641      	mov	r1, r8
 8007f10:	4638      	mov	r0, r7
 8007f12:	47c8      	blx	r9
 8007f14:	3001      	adds	r0, #1
 8007f16:	d103      	bne.n	8007f20 <_printf_common+0xac>
 8007f18:	f04f 30ff 	mov.w	r0, #4294967295
 8007f1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f20:	3501      	adds	r5, #1
 8007f22:	e7c6      	b.n	8007eb2 <_printf_common+0x3e>
 8007f24:	18e1      	adds	r1, r4, r3
 8007f26:	1c5a      	adds	r2, r3, #1
 8007f28:	2030      	movs	r0, #48	@ 0x30
 8007f2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007f2e:	4422      	add	r2, r4
 8007f30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007f34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007f38:	3302      	adds	r3, #2
 8007f3a:	e7c7      	b.n	8007ecc <_printf_common+0x58>
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	4622      	mov	r2, r4
 8007f40:	4641      	mov	r1, r8
 8007f42:	4638      	mov	r0, r7
 8007f44:	47c8      	blx	r9
 8007f46:	3001      	adds	r0, #1
 8007f48:	d0e6      	beq.n	8007f18 <_printf_common+0xa4>
 8007f4a:	3601      	adds	r6, #1
 8007f4c:	e7d9      	b.n	8007f02 <_printf_common+0x8e>
	...

08007f50 <_printf_i>:
 8007f50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f54:	7e0f      	ldrb	r7, [r1, #24]
 8007f56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007f58:	2f78      	cmp	r7, #120	@ 0x78
 8007f5a:	4691      	mov	r9, r2
 8007f5c:	4680      	mov	r8, r0
 8007f5e:	460c      	mov	r4, r1
 8007f60:	469a      	mov	sl, r3
 8007f62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007f66:	d807      	bhi.n	8007f78 <_printf_i+0x28>
 8007f68:	2f62      	cmp	r7, #98	@ 0x62
 8007f6a:	d80a      	bhi.n	8007f82 <_printf_i+0x32>
 8007f6c:	2f00      	cmp	r7, #0
 8007f6e:	f000 80d1 	beq.w	8008114 <_printf_i+0x1c4>
 8007f72:	2f58      	cmp	r7, #88	@ 0x58
 8007f74:	f000 80b8 	beq.w	80080e8 <_printf_i+0x198>
 8007f78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007f80:	e03a      	b.n	8007ff8 <_printf_i+0xa8>
 8007f82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007f86:	2b15      	cmp	r3, #21
 8007f88:	d8f6      	bhi.n	8007f78 <_printf_i+0x28>
 8007f8a:	a101      	add	r1, pc, #4	@ (adr r1, 8007f90 <_printf_i+0x40>)
 8007f8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f90:	08007fe9 	.word	0x08007fe9
 8007f94:	08007ffd 	.word	0x08007ffd
 8007f98:	08007f79 	.word	0x08007f79
 8007f9c:	08007f79 	.word	0x08007f79
 8007fa0:	08007f79 	.word	0x08007f79
 8007fa4:	08007f79 	.word	0x08007f79
 8007fa8:	08007ffd 	.word	0x08007ffd
 8007fac:	08007f79 	.word	0x08007f79
 8007fb0:	08007f79 	.word	0x08007f79
 8007fb4:	08007f79 	.word	0x08007f79
 8007fb8:	08007f79 	.word	0x08007f79
 8007fbc:	080080fb 	.word	0x080080fb
 8007fc0:	08008027 	.word	0x08008027
 8007fc4:	080080b5 	.word	0x080080b5
 8007fc8:	08007f79 	.word	0x08007f79
 8007fcc:	08007f79 	.word	0x08007f79
 8007fd0:	0800811d 	.word	0x0800811d
 8007fd4:	08007f79 	.word	0x08007f79
 8007fd8:	08008027 	.word	0x08008027
 8007fdc:	08007f79 	.word	0x08007f79
 8007fe0:	08007f79 	.word	0x08007f79
 8007fe4:	080080bd 	.word	0x080080bd
 8007fe8:	6833      	ldr	r3, [r6, #0]
 8007fea:	1d1a      	adds	r2, r3, #4
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	6032      	str	r2, [r6, #0]
 8007ff0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ff4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	e09c      	b.n	8008136 <_printf_i+0x1e6>
 8007ffc:	6833      	ldr	r3, [r6, #0]
 8007ffe:	6820      	ldr	r0, [r4, #0]
 8008000:	1d19      	adds	r1, r3, #4
 8008002:	6031      	str	r1, [r6, #0]
 8008004:	0606      	lsls	r6, r0, #24
 8008006:	d501      	bpl.n	800800c <_printf_i+0xbc>
 8008008:	681d      	ldr	r5, [r3, #0]
 800800a:	e003      	b.n	8008014 <_printf_i+0xc4>
 800800c:	0645      	lsls	r5, r0, #25
 800800e:	d5fb      	bpl.n	8008008 <_printf_i+0xb8>
 8008010:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008014:	2d00      	cmp	r5, #0
 8008016:	da03      	bge.n	8008020 <_printf_i+0xd0>
 8008018:	232d      	movs	r3, #45	@ 0x2d
 800801a:	426d      	negs	r5, r5
 800801c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008020:	4858      	ldr	r0, [pc, #352]	@ (8008184 <_printf_i+0x234>)
 8008022:	230a      	movs	r3, #10
 8008024:	e011      	b.n	800804a <_printf_i+0xfa>
 8008026:	6821      	ldr	r1, [r4, #0]
 8008028:	6833      	ldr	r3, [r6, #0]
 800802a:	0608      	lsls	r0, r1, #24
 800802c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008030:	d402      	bmi.n	8008038 <_printf_i+0xe8>
 8008032:	0649      	lsls	r1, r1, #25
 8008034:	bf48      	it	mi
 8008036:	b2ad      	uxthmi	r5, r5
 8008038:	2f6f      	cmp	r7, #111	@ 0x6f
 800803a:	4852      	ldr	r0, [pc, #328]	@ (8008184 <_printf_i+0x234>)
 800803c:	6033      	str	r3, [r6, #0]
 800803e:	bf14      	ite	ne
 8008040:	230a      	movne	r3, #10
 8008042:	2308      	moveq	r3, #8
 8008044:	2100      	movs	r1, #0
 8008046:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800804a:	6866      	ldr	r6, [r4, #4]
 800804c:	60a6      	str	r6, [r4, #8]
 800804e:	2e00      	cmp	r6, #0
 8008050:	db05      	blt.n	800805e <_printf_i+0x10e>
 8008052:	6821      	ldr	r1, [r4, #0]
 8008054:	432e      	orrs	r6, r5
 8008056:	f021 0104 	bic.w	r1, r1, #4
 800805a:	6021      	str	r1, [r4, #0]
 800805c:	d04b      	beq.n	80080f6 <_printf_i+0x1a6>
 800805e:	4616      	mov	r6, r2
 8008060:	fbb5 f1f3 	udiv	r1, r5, r3
 8008064:	fb03 5711 	mls	r7, r3, r1, r5
 8008068:	5dc7      	ldrb	r7, [r0, r7]
 800806a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800806e:	462f      	mov	r7, r5
 8008070:	42bb      	cmp	r3, r7
 8008072:	460d      	mov	r5, r1
 8008074:	d9f4      	bls.n	8008060 <_printf_i+0x110>
 8008076:	2b08      	cmp	r3, #8
 8008078:	d10b      	bne.n	8008092 <_printf_i+0x142>
 800807a:	6823      	ldr	r3, [r4, #0]
 800807c:	07df      	lsls	r7, r3, #31
 800807e:	d508      	bpl.n	8008092 <_printf_i+0x142>
 8008080:	6923      	ldr	r3, [r4, #16]
 8008082:	6861      	ldr	r1, [r4, #4]
 8008084:	4299      	cmp	r1, r3
 8008086:	bfde      	ittt	le
 8008088:	2330      	movle	r3, #48	@ 0x30
 800808a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800808e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008092:	1b92      	subs	r2, r2, r6
 8008094:	6122      	str	r2, [r4, #16]
 8008096:	f8cd a000 	str.w	sl, [sp]
 800809a:	464b      	mov	r3, r9
 800809c:	aa03      	add	r2, sp, #12
 800809e:	4621      	mov	r1, r4
 80080a0:	4640      	mov	r0, r8
 80080a2:	f7ff fee7 	bl	8007e74 <_printf_common>
 80080a6:	3001      	adds	r0, #1
 80080a8:	d14a      	bne.n	8008140 <_printf_i+0x1f0>
 80080aa:	f04f 30ff 	mov.w	r0, #4294967295
 80080ae:	b004      	add	sp, #16
 80080b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080b4:	6823      	ldr	r3, [r4, #0]
 80080b6:	f043 0320 	orr.w	r3, r3, #32
 80080ba:	6023      	str	r3, [r4, #0]
 80080bc:	4832      	ldr	r0, [pc, #200]	@ (8008188 <_printf_i+0x238>)
 80080be:	2778      	movs	r7, #120	@ 0x78
 80080c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80080c4:	6823      	ldr	r3, [r4, #0]
 80080c6:	6831      	ldr	r1, [r6, #0]
 80080c8:	061f      	lsls	r7, r3, #24
 80080ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80080ce:	d402      	bmi.n	80080d6 <_printf_i+0x186>
 80080d0:	065f      	lsls	r7, r3, #25
 80080d2:	bf48      	it	mi
 80080d4:	b2ad      	uxthmi	r5, r5
 80080d6:	6031      	str	r1, [r6, #0]
 80080d8:	07d9      	lsls	r1, r3, #31
 80080da:	bf44      	itt	mi
 80080dc:	f043 0320 	orrmi.w	r3, r3, #32
 80080e0:	6023      	strmi	r3, [r4, #0]
 80080e2:	b11d      	cbz	r5, 80080ec <_printf_i+0x19c>
 80080e4:	2310      	movs	r3, #16
 80080e6:	e7ad      	b.n	8008044 <_printf_i+0xf4>
 80080e8:	4826      	ldr	r0, [pc, #152]	@ (8008184 <_printf_i+0x234>)
 80080ea:	e7e9      	b.n	80080c0 <_printf_i+0x170>
 80080ec:	6823      	ldr	r3, [r4, #0]
 80080ee:	f023 0320 	bic.w	r3, r3, #32
 80080f2:	6023      	str	r3, [r4, #0]
 80080f4:	e7f6      	b.n	80080e4 <_printf_i+0x194>
 80080f6:	4616      	mov	r6, r2
 80080f8:	e7bd      	b.n	8008076 <_printf_i+0x126>
 80080fa:	6833      	ldr	r3, [r6, #0]
 80080fc:	6825      	ldr	r5, [r4, #0]
 80080fe:	6961      	ldr	r1, [r4, #20]
 8008100:	1d18      	adds	r0, r3, #4
 8008102:	6030      	str	r0, [r6, #0]
 8008104:	062e      	lsls	r6, r5, #24
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	d501      	bpl.n	800810e <_printf_i+0x1be>
 800810a:	6019      	str	r1, [r3, #0]
 800810c:	e002      	b.n	8008114 <_printf_i+0x1c4>
 800810e:	0668      	lsls	r0, r5, #25
 8008110:	d5fb      	bpl.n	800810a <_printf_i+0x1ba>
 8008112:	8019      	strh	r1, [r3, #0]
 8008114:	2300      	movs	r3, #0
 8008116:	6123      	str	r3, [r4, #16]
 8008118:	4616      	mov	r6, r2
 800811a:	e7bc      	b.n	8008096 <_printf_i+0x146>
 800811c:	6833      	ldr	r3, [r6, #0]
 800811e:	1d1a      	adds	r2, r3, #4
 8008120:	6032      	str	r2, [r6, #0]
 8008122:	681e      	ldr	r6, [r3, #0]
 8008124:	6862      	ldr	r2, [r4, #4]
 8008126:	2100      	movs	r1, #0
 8008128:	4630      	mov	r0, r6
 800812a:	f7f8 f879 	bl	8000220 <memchr>
 800812e:	b108      	cbz	r0, 8008134 <_printf_i+0x1e4>
 8008130:	1b80      	subs	r0, r0, r6
 8008132:	6060      	str	r0, [r4, #4]
 8008134:	6863      	ldr	r3, [r4, #4]
 8008136:	6123      	str	r3, [r4, #16]
 8008138:	2300      	movs	r3, #0
 800813a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800813e:	e7aa      	b.n	8008096 <_printf_i+0x146>
 8008140:	6923      	ldr	r3, [r4, #16]
 8008142:	4632      	mov	r2, r6
 8008144:	4649      	mov	r1, r9
 8008146:	4640      	mov	r0, r8
 8008148:	47d0      	blx	sl
 800814a:	3001      	adds	r0, #1
 800814c:	d0ad      	beq.n	80080aa <_printf_i+0x15a>
 800814e:	6823      	ldr	r3, [r4, #0]
 8008150:	079b      	lsls	r3, r3, #30
 8008152:	d413      	bmi.n	800817c <_printf_i+0x22c>
 8008154:	68e0      	ldr	r0, [r4, #12]
 8008156:	9b03      	ldr	r3, [sp, #12]
 8008158:	4298      	cmp	r0, r3
 800815a:	bfb8      	it	lt
 800815c:	4618      	movlt	r0, r3
 800815e:	e7a6      	b.n	80080ae <_printf_i+0x15e>
 8008160:	2301      	movs	r3, #1
 8008162:	4632      	mov	r2, r6
 8008164:	4649      	mov	r1, r9
 8008166:	4640      	mov	r0, r8
 8008168:	47d0      	blx	sl
 800816a:	3001      	adds	r0, #1
 800816c:	d09d      	beq.n	80080aa <_printf_i+0x15a>
 800816e:	3501      	adds	r5, #1
 8008170:	68e3      	ldr	r3, [r4, #12]
 8008172:	9903      	ldr	r1, [sp, #12]
 8008174:	1a5b      	subs	r3, r3, r1
 8008176:	42ab      	cmp	r3, r5
 8008178:	dcf2      	bgt.n	8008160 <_printf_i+0x210>
 800817a:	e7eb      	b.n	8008154 <_printf_i+0x204>
 800817c:	2500      	movs	r5, #0
 800817e:	f104 0619 	add.w	r6, r4, #25
 8008182:	e7f5      	b.n	8008170 <_printf_i+0x220>
 8008184:	08008579 	.word	0x08008579
 8008188:	0800858a 	.word	0x0800858a

0800818c <memmove>:
 800818c:	4288      	cmp	r0, r1
 800818e:	b510      	push	{r4, lr}
 8008190:	eb01 0402 	add.w	r4, r1, r2
 8008194:	d902      	bls.n	800819c <memmove+0x10>
 8008196:	4284      	cmp	r4, r0
 8008198:	4623      	mov	r3, r4
 800819a:	d807      	bhi.n	80081ac <memmove+0x20>
 800819c:	1e43      	subs	r3, r0, #1
 800819e:	42a1      	cmp	r1, r4
 80081a0:	d008      	beq.n	80081b4 <memmove+0x28>
 80081a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80081a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80081aa:	e7f8      	b.n	800819e <memmove+0x12>
 80081ac:	4402      	add	r2, r0
 80081ae:	4601      	mov	r1, r0
 80081b0:	428a      	cmp	r2, r1
 80081b2:	d100      	bne.n	80081b6 <memmove+0x2a>
 80081b4:	bd10      	pop	{r4, pc}
 80081b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80081ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80081be:	e7f7      	b.n	80081b0 <memmove+0x24>

080081c0 <_sbrk_r>:
 80081c0:	b538      	push	{r3, r4, r5, lr}
 80081c2:	4d06      	ldr	r5, [pc, #24]	@ (80081dc <_sbrk_r+0x1c>)
 80081c4:	2300      	movs	r3, #0
 80081c6:	4604      	mov	r4, r0
 80081c8:	4608      	mov	r0, r1
 80081ca:	602b      	str	r3, [r5, #0]
 80081cc:	f7f8 ff54 	bl	8001078 <_sbrk>
 80081d0:	1c43      	adds	r3, r0, #1
 80081d2:	d102      	bne.n	80081da <_sbrk_r+0x1a>
 80081d4:	682b      	ldr	r3, [r5, #0]
 80081d6:	b103      	cbz	r3, 80081da <_sbrk_r+0x1a>
 80081d8:	6023      	str	r3, [r4, #0]
 80081da:	bd38      	pop	{r3, r4, r5, pc}
 80081dc:	20004bf0 	.word	0x20004bf0

080081e0 <_realloc_r>:
 80081e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081e4:	4607      	mov	r7, r0
 80081e6:	4614      	mov	r4, r2
 80081e8:	460d      	mov	r5, r1
 80081ea:	b921      	cbnz	r1, 80081f6 <_realloc_r+0x16>
 80081ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081f0:	4611      	mov	r1, r2
 80081f2:	f7ff bc5b 	b.w	8007aac <_malloc_r>
 80081f6:	b92a      	cbnz	r2, 8008204 <_realloc_r+0x24>
 80081f8:	f7ff fbec 	bl	80079d4 <_free_r>
 80081fc:	4625      	mov	r5, r4
 80081fe:	4628      	mov	r0, r5
 8008200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008204:	f000 f81a 	bl	800823c <_malloc_usable_size_r>
 8008208:	4284      	cmp	r4, r0
 800820a:	4606      	mov	r6, r0
 800820c:	d802      	bhi.n	8008214 <_realloc_r+0x34>
 800820e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008212:	d8f4      	bhi.n	80081fe <_realloc_r+0x1e>
 8008214:	4621      	mov	r1, r4
 8008216:	4638      	mov	r0, r7
 8008218:	f7ff fc48 	bl	8007aac <_malloc_r>
 800821c:	4680      	mov	r8, r0
 800821e:	b908      	cbnz	r0, 8008224 <_realloc_r+0x44>
 8008220:	4645      	mov	r5, r8
 8008222:	e7ec      	b.n	80081fe <_realloc_r+0x1e>
 8008224:	42b4      	cmp	r4, r6
 8008226:	4622      	mov	r2, r4
 8008228:	4629      	mov	r1, r5
 800822a:	bf28      	it	cs
 800822c:	4632      	movcs	r2, r6
 800822e:	f7ff fbc3 	bl	80079b8 <memcpy>
 8008232:	4629      	mov	r1, r5
 8008234:	4638      	mov	r0, r7
 8008236:	f7ff fbcd 	bl	80079d4 <_free_r>
 800823a:	e7f1      	b.n	8008220 <_realloc_r+0x40>

0800823c <_malloc_usable_size_r>:
 800823c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008240:	1f18      	subs	r0, r3, #4
 8008242:	2b00      	cmp	r3, #0
 8008244:	bfbc      	itt	lt
 8008246:	580b      	ldrlt	r3, [r1, r0]
 8008248:	18c0      	addlt	r0, r0, r3
 800824a:	4770      	bx	lr

0800824c <_init>:
 800824c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800824e:	bf00      	nop
 8008250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008252:	bc08      	pop	{r3}
 8008254:	469e      	mov	lr, r3
 8008256:	4770      	bx	lr

08008258 <_fini>:
 8008258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800825a:	bf00      	nop
 800825c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800825e:	bc08      	pop	{r3}
 8008260:	469e      	mov	lr, r3
 8008262:	4770      	bx	lr
