<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › cx23885 › cx23885-reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cx23885-reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Driver for the Conexant CX23885 PCIe bridge</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (c) 2006 Steven Toth &lt;stoth@linuxtv.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *  (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _CX23885_REG_H_</span>
<span class="cp">#define _CX23885_REG_H_</span>

<span class="cm">/*</span>
<span class="cm">Address Map</span>
<span class="cm">0x00000000 -&gt; 0x00009000   TX SRAM  (Fifos)</span>
<span class="cm">0x00010000 -&gt; 0x00013c00   RX SRAM  CMDS + CDT</span>

<span class="cm">EACH CMDS struct is 0x80 bytes long</span>

<span class="cm">DMAx_PTR1 = 0x03040 address of first cluster</span>
<span class="cm">DMAx_PTR2 = 0x10600 address of the CDT</span>
<span class="cm">DMAx_CNT1 = cluster size in (bytes &gt;&gt; 4) -1</span>
<span class="cm">DMAx_CNT2 = total cdt size for all entries &gt;&gt; 3</span>

<span class="cm">Cluster Descriptor entry = 4 DWORDS</span>
<span class="cm"> DWORD 0 -&gt; ptr to cluster</span>
<span class="cm"> DWORD 1 Reserved</span>
<span class="cm"> DWORD 2 Reserved</span>
<span class="cm"> DWORD 3 Reserved</span>

<span class="cm">Channel manager Data Structure entry = 20 DWORD</span>
<span class="cm">  0  IntialProgramCounterLow</span>
<span class="cm">  1  IntialProgramCounterHigh</span>
<span class="cm">  2  ClusterDescriptorTableBase</span>
<span class="cm">  3  ClusterDescriptorTableSize</span>
<span class="cm">  4  InstructionQueueBase</span>
<span class="cm">  5  InstructionQueueSize</span>
<span class="cm">...  Reserved</span>
<span class="cm"> 19  Reserved</span>
<span class="cm">*/</span>

<span class="cm">/* Risc Instructions */</span>
<span class="cp">#define RISC_CNT_INC		 0x00010000</span>
<span class="cp">#define RISC_CNT_RESET		 0x00030000</span>
<span class="cp">#define RISC_IRQ1		 0x01000000</span>
<span class="cp">#define RISC_IRQ2		 0x02000000</span>
<span class="cp">#define RISC_EOL		 0x04000000</span>
<span class="cp">#define RISC_SOL		 0x08000000</span>
<span class="cp">#define RISC_WRITE		 0x10000000</span>
<span class="cp">#define RISC_SKIP		 0x20000000</span>
<span class="cp">#define RISC_JUMP		 0x70000000</span>
<span class="cp">#define RISC_SYNC		 0x80000000</span>
<span class="cp">#define RISC_RESYNC		 0x80008000</span>
<span class="cp">#define RISC_READ		 0x90000000</span>
<span class="cp">#define RISC_WRITERM		 0xB0000000</span>
<span class="cp">#define RISC_WRITECM		 0xC0000000</span>
<span class="cp">#define RISC_WRITECR		 0xD0000000</span>
<span class="cp">#define RISC_WRITEC		 0x50000000</span>
<span class="cp">#define RISC_READC		 0xA0000000</span>


<span class="cm">/* Audio and Video Core */</span>
<span class="cp">#define HOST_REG1		0x00000000</span>
<span class="cp">#define HOST_REG2		0x00000001</span>
<span class="cp">#define HOST_REG3		0x00000002</span>

<span class="cm">/* Chip Configuration Registers */</span>
<span class="cp">#define CHIP_CTRL		0x00000100</span>
<span class="cp">#define AFE_CTRL		0x00000104</span>
<span class="cp">#define VID_PLL_INT_POST	0x00000108</span>
<span class="cp">#define VID_PLL_FRAC		0x0000010C</span>
<span class="cp">#define AUX_PLL_INT_POST	0x00000110</span>
<span class="cp">#define AUX_PLL_FRAC		0x00000114</span>
<span class="cp">#define SYS_PLL_INT_POST	0x00000118</span>
<span class="cp">#define SYS_PLL_FRAC		0x0000011C</span>
<span class="cp">#define PIN_CTRL		0x00000120</span>
<span class="cp">#define AUD_IO_CTRL		0x00000124</span>
<span class="cp">#define AUD_LOCK1		0x00000128</span>
<span class="cp">#define AUD_LOCK2		0x0000012C</span>
<span class="cp">#define POWER_CTRL		0x00000130</span>
<span class="cp">#define AFE_DIAG_CTRL1		0x00000134</span>
<span class="cp">#define AFE_DIAG_CTRL3		0x0000013C</span>
<span class="cp">#define PLL_DIAG_CTRL		0x00000140</span>
<span class="cp">#define AFE_CLK_OUT_CTRL	0x00000144</span>
<span class="cp">#define DLL1_DIAG_CTRL		0x0000015C</span>

<span class="cm">/* GPIO[23:19] Output Enable */</span>
<span class="cp">#define GPIO2_OUT_EN_REG	0x00000160</span>
<span class="cm">/* GPIO[23:19] Data Registers */</span>
<span class="cp">#define GPIO2			0x00000164</span>

<span class="cp">#define IFADC_CTRL		0x00000180</span>

<span class="cm">/* Infrared Remote Registers */</span>
<span class="cp">#define IR_CNTRL_REG	0x00000200</span>
<span class="cp">#define IR_TXCLK_REG	0x00000204</span>
<span class="cp">#define IR_RXCLK_REG	0x00000208</span>
<span class="cp">#define IR_CDUTY_REG	0x0000020C</span>
<span class="cp">#define IR_STAT_REG	0x00000210</span>
<span class="cp">#define IR_IRQEN_REG	0x00000214</span>
<span class="cp">#define IR_FILTR_REG	0x00000218</span>
<span class="cp">#define IR_FIFO_REG	0x0000023C</span>

<span class="cm">/* Video Decoder Registers */</span>
<span class="cp">#define MODE_CTRL		0x00000400</span>
<span class="cp">#define OUT_CTRL1		0x00000404</span>
<span class="cp">#define OUT_CTRL2		0x00000408</span>
<span class="cp">#define GEN_STAT		0x0000040C</span>
<span class="cp">#define INT_STAT_MASK		0x00000410</span>
<span class="cp">#define LUMA_CTRL		0x00000414</span>
<span class="cp">#define HSCALE_CTRL		0x00000418</span>
<span class="cp">#define VSCALE_CTRL		0x0000041C</span>
<span class="cp">#define CHROMA_CTRL		0x00000420</span>
<span class="cp">#define VBI_LINE_CTRL1		0x00000424</span>
<span class="cp">#define VBI_LINE_CTRL2		0x00000428</span>
<span class="cp">#define VBI_LINE_CTRL3		0x0000042C</span>
<span class="cp">#define VBI_LINE_CTRL4		0x00000430</span>
<span class="cp">#define VBI_LINE_CTRL5		0x00000434</span>
<span class="cp">#define VBI_FC_CFG		0x00000438</span>
<span class="cp">#define VBI_MISC_CFG1		0x0000043C</span>
<span class="cp">#define VBI_MISC_CFG2		0x00000440</span>
<span class="cp">#define VBI_PAY1		0x00000444</span>
<span class="cp">#define VBI_PAY2		0x00000448</span>
<span class="cp">#define VBI_CUST1_CFG1		0x0000044C</span>
<span class="cp">#define VBI_CUST1_CFG2		0x00000450</span>
<span class="cp">#define VBI_CUST1_CFG3		0x00000454</span>
<span class="cp">#define VBI_CUST2_CFG1		0x00000458</span>
<span class="cp">#define VBI_CUST2_CFG2		0x0000045C</span>
<span class="cp">#define VBI_CUST2_CFG3		0x00000460</span>
<span class="cp">#define VBI_CUST3_CFG1		0x00000464</span>
<span class="cp">#define VBI_CUST3_CFG2		0x00000468</span>
<span class="cp">#define VBI_CUST3_CFG3		0x0000046C</span>
<span class="cp">#define HORIZ_TIM_CTRL		0x00000470</span>
<span class="cp">#define VERT_TIM_CTRL		0x00000474</span>
<span class="cp">#define SRC_COMB_CFG		0x00000478</span>
<span class="cp">#define CHROMA_VBIOFF_CFG	0x0000047C</span>
<span class="cp">#define FIELD_COUNT		0x00000480</span>
<span class="cp">#define MISC_TIM_CTRL		0x00000484</span>
<span class="cp">#define DFE_CTRL1		0x00000488</span>
<span class="cp">#define DFE_CTRL2		0x0000048C</span>
<span class="cp">#define DFE_CTRL3		0x00000490</span>
<span class="cp">#define PLL_CTRL		0x00000494</span>
<span class="cp">#define HTL_CTRL		0x00000498</span>
<span class="cp">#define COMB_CTRL		0x0000049C</span>
<span class="cp">#define CRUSH_CTRL		0x000004A0</span>
<span class="cp">#define SOFT_RST_CTRL		0x000004A4</span>
<span class="cp">#define CX885_VERSION		0x000004B4</span>
<span class="cp">#define VBI_PASS_CTRL		0x000004BC</span>

<span class="cm">/* Audio Decoder Registers */</span>
<span class="cm">/* 8051 Configuration */</span>
<span class="cp">#define DL_CTL		0x00000800</span>
<span class="cp">#define STD_DET_STATUS	0x00000804</span>
<span class="cp">#define STD_DET_CTL	0x00000808</span>
<span class="cp">#define DW8051_INT	0x0000080C</span>
<span class="cp">#define GENERAL_CTL	0x00000810</span>
<span class="cp">#define AAGC_CTL	0x00000814</span>
<span class="cp">#define DEMATRIX_CTL	0x000008CC</span>
<span class="cp">#define PATH1_CTL1	0x000008D0</span>
<span class="cp">#define PATH1_VOL_CTL	0x000008D4</span>
<span class="cp">#define PATH1_EQ_CTL	0x000008D8</span>
<span class="cp">#define PATH1_SC_CTL	0x000008DC</span>
<span class="cp">#define PATH2_CTL1	0x000008E0</span>
<span class="cp">#define PATH2_VOL_CTL	0x000008E4</span>
<span class="cp">#define PATH2_EQ_CTL	0x000008E8</span>
<span class="cp">#define PATH2_SC_CTL	0x000008EC</span>

<span class="cm">/* Sample Rate Converter */</span>
<span class="cp">#define SRC_CTL		0x000008F0</span>
<span class="cp">#define SRC_LF_COEF	0x000008F4</span>
<span class="cp">#define SRC1_CTL	0x000008F8</span>
<span class="cp">#define SRC2_CTL	0x000008FC</span>
<span class="cp">#define SRC3_CTL	0x00000900</span>
<span class="cp">#define SRC4_CTL	0x00000904</span>
<span class="cp">#define SRC5_CTL	0x00000908</span>
<span class="cp">#define SRC6_CTL	0x0000090C</span>
<span class="cp">#define BAND_OUT_SEL	0x00000910</span>
<span class="cp">#define I2S_N_CTL	0x00000914</span>
<span class="cp">#define I2S_OUT_CTL	0x00000918</span>
<span class="cp">#define AUTOCONFIG_REG	0x000009C4</span>

<span class="cm">/* Audio ADC Registers */</span>
<span class="cp">#define DSM_CTRL1	0x00000000</span>
<span class="cp">#define DSM_CTRL2	0x00000001</span>
<span class="cp">#define CHP_EN_CTRL	0x00000002</span>
<span class="cp">#define CHP_CLK_CTRL1	0x00000004</span>
<span class="cp">#define CHP_CLK_CTRL2	0x00000005</span>
<span class="cp">#define BG_REF_CTRL	0x00000006</span>
<span class="cp">#define SD2_SW_CTRL1	0x00000008</span>
<span class="cp">#define SD2_SW_CTRL2	0x00000009</span>
<span class="cp">#define SD2_BIAS_CTRL	0x0000000A</span>
<span class="cp">#define AMP_BIAS_CTRL	0x0000000C</span>
<span class="cp">#define CH_PWR_CTRL1	0x0000000E</span>
<span class="cp">#define FLD_CH_SEL      (1 &lt;&lt; 3)</span>
<span class="cp">#define CH_PWR_CTRL2	0x0000000F</span>
<span class="cp">#define DSM_STATUS1	0x00000010</span>
<span class="cp">#define DSM_STATUS2	0x00000011</span>
<span class="cp">#define DIG_CTL1	0x00000012</span>
<span class="cp">#define DIG_CTL2	0x00000013</span>
<span class="cp">#define I2S_TX_CFG	0x0000001A</span>

<span class="cp">#define DEV_CNTRL2	0x00040000</span>

<span class="cp">#define PCI_MSK_IR        (1 &lt;&lt; 28)</span>
<span class="cp">#define PCI_MSK_AV_CORE   (1 &lt;&lt; 27)</span>
<span class="cp">#define PCI_MSK_GPIO1     (1 &lt;&lt; 24)</span>
<span class="cp">#define PCI_MSK_GPIO0     (1 &lt;&lt; 23)</span>
<span class="cp">#define PCI_MSK_APB_DMA   (1 &lt;&lt; 12)</span>
<span class="cp">#define PCI_MSK_AL_WR     (1 &lt;&lt; 11)</span>
<span class="cp">#define PCI_MSK_AL_RD     (1 &lt;&lt; 10)</span>
<span class="cp">#define PCI_MSK_RISC_WR   (1 &lt;&lt;  9)</span>
<span class="cp">#define PCI_MSK_RISC_RD   (1 &lt;&lt;  8)</span>
<span class="cp">#define PCI_MSK_AUD_EXT   (1 &lt;&lt;  4)</span>
<span class="cp">#define PCI_MSK_AUD_INT   (1 &lt;&lt;  3)</span>
<span class="cp">#define PCI_MSK_VID_C     (1 &lt;&lt;  2)</span>
<span class="cp">#define PCI_MSK_VID_B     (1 &lt;&lt;  1)</span>
<span class="cp">#define PCI_MSK_VID_A      1</span>
<span class="cp">#define PCI_INT_MSK	0x00040010</span>

<span class="cp">#define PCI_INT_STAT	0x00040014</span>
<span class="cp">#define PCI_INT_MSTAT	0x00040018</span>

<span class="cp">#define VID_A_INT_MSK	0x00040020</span>
<span class="cp">#define VID_A_INT_STAT	0x00040024</span>
<span class="cp">#define VID_A_INT_MSTAT	0x00040028</span>
<span class="cp">#define VID_A_INT_SSTAT	0x0004002C</span>

<span class="cp">#define VID_B_INT_MSK	0x00040030</span>
<span class="cp">#define VID_B_MSK_BAD_PKT     (1 &lt;&lt; 20)</span>
<span class="cp">#define VID_B_MSK_VBI_OPC_ERR (1 &lt;&lt; 17)</span>
<span class="cp">#define VID_B_MSK_OPC_ERR     (1 &lt;&lt; 16)</span>
<span class="cp">#define VID_B_MSK_VBI_SYNC    (1 &lt;&lt; 13)</span>
<span class="cp">#define VID_B_MSK_SYNC        (1 &lt;&lt; 12)</span>
<span class="cp">#define VID_B_MSK_VBI_OF      (1 &lt;&lt;  9)</span>
<span class="cp">#define VID_B_MSK_OF          (1 &lt;&lt;  8)</span>
<span class="cp">#define VID_B_MSK_VBI_RISCI2  (1 &lt;&lt;  5)</span>
<span class="cp">#define VID_B_MSK_RISCI2      (1 &lt;&lt;  4)</span>
<span class="cp">#define VID_B_MSK_VBI_RISCI1  (1 &lt;&lt;  1)</span>
<span class="cp">#define VID_B_MSK_RISCI1       1</span>
<span class="cp">#define VID_B_INT_STAT	0x00040034</span>
<span class="cp">#define VID_B_INT_MSTAT	0x00040038</span>
<span class="cp">#define VID_B_INT_SSTAT	0x0004003C</span>

<span class="cp">#define VID_B_MSK_BAD_PKT (1 &lt;&lt; 20)</span>
<span class="cp">#define VID_B_MSK_OPC_ERR (1 &lt;&lt; 16)</span>
<span class="cp">#define VID_B_MSK_SYNC    (1 &lt;&lt; 12)</span>
<span class="cp">#define VID_B_MSK_OF      (1 &lt;&lt;  8)</span>
<span class="cp">#define VID_B_MSK_RISCI2  (1 &lt;&lt;  4)</span>
<span class="cp">#define VID_B_MSK_RISCI1   1</span>

<span class="cp">#define VID_C_MSK_BAD_PKT (1 &lt;&lt; 20)</span>
<span class="cp">#define VID_C_MSK_OPC_ERR (1 &lt;&lt; 16)</span>
<span class="cp">#define VID_C_MSK_SYNC    (1 &lt;&lt; 12)</span>
<span class="cp">#define VID_C_MSK_OF      (1 &lt;&lt;  8)</span>
<span class="cp">#define VID_C_MSK_RISCI2  (1 &lt;&lt;  4)</span>
<span class="cp">#define VID_C_MSK_RISCI1   1</span>

<span class="cm">/* A superset for testing purposes */</span>
<span class="cp">#define VID_BC_MSK_BAD_PKT (1 &lt;&lt; 20)</span>
<span class="cp">#define VID_BC_MSK_OPC_ERR (1 &lt;&lt; 16)</span>
<span class="cp">#define VID_BC_MSK_SYNC    (1 &lt;&lt; 12)</span>
<span class="cp">#define VID_BC_MSK_OF      (1 &lt;&lt;  8)</span>
<span class="cp">#define VID_BC_MSK_VBI_RISCI2 (1 &lt;&lt;  5)</span>
<span class="cp">#define VID_BC_MSK_RISCI2  (1 &lt;&lt;  4)</span>
<span class="cp">#define VID_BC_MSK_VBI_RISCI1 (1 &lt;&lt;  1)</span>
<span class="cp">#define VID_BC_MSK_RISCI1   1</span>

<span class="cp">#define VID_C_INT_MSK	0x00040040</span>
<span class="cp">#define VID_C_INT_STAT	0x00040044</span>
<span class="cp">#define VID_C_INT_MSTAT	0x00040048</span>
<span class="cp">#define VID_C_INT_SSTAT	0x0004004C</span>

<span class="cp">#define AUDIO_INT_INT_MSK	0x00040050</span>
<span class="cp">#define AUDIO_INT_INT_STAT	0x00040054</span>
<span class="cp">#define AUDIO_INT_INT_MSTAT	0x00040058</span>
<span class="cp">#define AUDIO_INT_INT_SSTAT	0x0004005C</span>

<span class="cp">#define AUDIO_EXT_INT_MSK	0x00040060</span>
<span class="cp">#define AUDIO_EXT_INT_STAT	0x00040064</span>
<span class="cp">#define AUDIO_EXT_INT_MSTAT	0x00040068</span>
<span class="cp">#define AUDIO_EXT_INT_SSTAT	0x0004006C</span>

<span class="cp">#define RDR_CFG0	0x00050000</span>
<span class="cp">#define RDR_CFG1	0x00050004</span>
<span class="cp">#define RDR_CFG2	0x00050008</span>
<span class="cp">#define RDR_RDRCTL1	0x0005030c</span>
<span class="cp">#define RDR_TLCTL0	0x00050318</span>

<span class="cm">/* APB DMAC Current Buffer Pointer */</span>
<span class="cp">#define DMA1_PTR1	0x00100000</span>
<span class="cp">#define DMA2_PTR1	0x00100004</span>
<span class="cp">#define DMA3_PTR1	0x00100008</span>
<span class="cp">#define DMA4_PTR1	0x0010000C</span>
<span class="cp">#define DMA5_PTR1	0x00100010</span>
<span class="cp">#define DMA6_PTR1	0x00100014</span>
<span class="cp">#define DMA7_PTR1	0x00100018</span>
<span class="cp">#define DMA8_PTR1	0x0010001C</span>

<span class="cm">/* APB DMAC Current Table Pointer */</span>
<span class="cp">#define DMA1_PTR2	0x00100040</span>
<span class="cp">#define DMA2_PTR2	0x00100044</span>
<span class="cp">#define DMA3_PTR2	0x00100048</span>
<span class="cp">#define DMA4_PTR2	0x0010004C</span>
<span class="cp">#define DMA5_PTR2	0x00100050</span>
<span class="cp">#define DMA6_PTR2	0x00100054</span>
<span class="cp">#define DMA7_PTR2	0x00100058</span>
<span class="cp">#define DMA8_PTR2	0x0010005C</span>

<span class="cm">/* APB DMAC Buffer Limit */</span>
<span class="cp">#define DMA1_CNT1	0x00100080</span>
<span class="cp">#define DMA2_CNT1	0x00100084</span>
<span class="cp">#define DMA3_CNT1	0x00100088</span>
<span class="cp">#define DMA4_CNT1	0x0010008C</span>
<span class="cp">#define DMA5_CNT1	0x00100090</span>
<span class="cp">#define DMA6_CNT1	0x00100094</span>
<span class="cp">#define DMA7_CNT1	0x00100098</span>
<span class="cp">#define DMA8_CNT1	0x0010009C</span>

<span class="cm">/* APB DMAC Table Size */</span>
<span class="cp">#define DMA1_CNT2	0x001000C0</span>
<span class="cp">#define DMA2_CNT2	0x001000C4</span>
<span class="cp">#define DMA3_CNT2	0x001000C8</span>
<span class="cp">#define DMA4_CNT2	0x001000CC</span>
<span class="cp">#define DMA5_CNT2	0x001000D0</span>
<span class="cp">#define DMA6_CNT2	0x001000D4</span>
<span class="cp">#define DMA7_CNT2	0x001000D8</span>
<span class="cp">#define DMA8_CNT2	0x001000DC</span>

<span class="cm">/* Timer Counters */</span>
<span class="cp">#define TM_CNT_LDW	0x00110000</span>
<span class="cp">#define TM_CNT_UW	0x00110004</span>
<span class="cp">#define TM_LMT_LDW	0x00110008</span>
<span class="cp">#define TM_LMT_UW	0x0011000C</span>

<span class="cm">/* GPIO */</span>
<span class="cp">#define GP0_IO		0x00110010</span>
<span class="cp">#define GPIO_ISM	0x00110014</span>
<span class="cp">#define SOFT_RESET	0x0011001C</span>

<span class="cm">/* GPIO (417 Microsoftcontroller) RW Data */</span>
<span class="cp">#define MC417_RWD	0x00110020</span>

<span class="cm">/* GPIO (417 Microsoftcontroller) Output Enable, Low Active */</span>
<span class="cp">#define MC417_OEN	0x00110024</span>
<span class="cp">#define MC417_CTL	0x00110028</span>
<span class="cp">#define ALT_PIN_OUT_SEL 0x0011002C</span>
<span class="cp">#define CLK_DELAY	0x00110048</span>
<span class="cp">#define PAD_CTRL	0x0011004C</span>

<span class="cm">/* Video A Interface */</span>
<span class="cp">#define VID_A_GPCNT		0x00130020</span>
<span class="cp">#define VBI_A_GPCNT		0x00130024</span>
<span class="cp">#define VID_A_GPCNT_CTL		0x00130030</span>
<span class="cp">#define VBI_A_GPCNT_CTL		0x00130034</span>
<span class="cp">#define VID_A_DMA_CTL		0x00130040</span>
<span class="cp">#define VID_A_VIP_CTRL		0x00130080</span>
<span class="cp">#define VID_A_PIXEL_FRMT	0x00130084</span>
<span class="cp">#define VID_A_VBI_CTRL		0x00130088</span>

<span class="cm">/* Video B Interface */</span>
<span class="cp">#define VID_B_DMA		0x00130100</span>
<span class="cp">#define VBI_B_DMA		0x00130108</span>
<span class="cp">#define VID_B_GPCNT		0x00130120</span>
<span class="cp">#define VBI_B_GPCNT		0x00130124</span>
<span class="cp">#define VID_B_GPCNT_CTL		0x00130134</span>
<span class="cp">#define VBI_B_GPCNT_CTL		0x00130138</span>
<span class="cp">#define VID_B_DMA_CTL		0x00130140</span>
<span class="cp">#define VID_B_SRC_SEL		0x00130144</span>
<span class="cp">#define VID_B_LNGTH		0x00130150</span>
<span class="cp">#define VID_B_HW_SOP_CTL	0x00130154</span>
<span class="cp">#define VID_B_GEN_CTL		0x00130158</span>
<span class="cp">#define VID_B_BD_PKT_STATUS	0x0013015C</span>
<span class="cp">#define VID_B_SOP_STATUS	0x00130160</span>
<span class="cp">#define VID_B_FIFO_OVFL_STAT	0x00130164</span>
<span class="cp">#define VID_B_VLD_MISC		0x00130168</span>
<span class="cp">#define VID_B_TS_CLK_EN		0x0013016C</span>
<span class="cp">#define VID_B_VIP_CTRL		0x00130180</span>
<span class="cp">#define VID_B_PIXEL_FRMT	0x00130184</span>

<span class="cm">/* Video C Interface */</span>
<span class="cp">#define VID_C_GPCNT		0x00130220</span>
<span class="cp">#define VID_C_GPCNT_CTL		0x00130230</span>
<span class="cp">#define VBI_C_GPCNT_CTL		0x00130234</span>
<span class="cp">#define VID_C_DMA_CTL		0x00130240</span>
<span class="cp">#define VID_C_LNGTH		0x00130250</span>
<span class="cp">#define VID_C_HW_SOP_CTL	0x00130254</span>
<span class="cp">#define VID_C_GEN_CTL		0x00130258</span>
<span class="cp">#define VID_C_BD_PKT_STATUS	0x0013025C</span>
<span class="cp">#define VID_C_SOP_STATUS	0x00130260</span>
<span class="cp">#define VID_C_FIFO_OVFL_STAT	0x00130264</span>
<span class="cp">#define VID_C_VLD_MISC		0x00130268</span>
<span class="cp">#define VID_C_TS_CLK_EN		0x0013026C</span>

<span class="cm">/* Internal Audio Interface */</span>
<span class="cp">#define AUD_INT_A_GPCNT		0x00140020</span>
<span class="cp">#define AUD_INT_B_GPCNT		0x00140024</span>
<span class="cp">#define AUD_INT_A_GPCNT_CTL	0x00140030</span>
<span class="cp">#define AUD_INT_B_GPCNT_CTL	0x00140034</span>
<span class="cp">#define AUD_INT_DMA_CTL		0x00140040</span>
<span class="cp">#define AUD_INT_A_LNGTH		0x00140050</span>
<span class="cp">#define AUD_INT_B_LNGTH		0x00140054</span>
<span class="cp">#define AUD_INT_A_MODE		0x00140058</span>
<span class="cp">#define AUD_INT_B_MODE		0x0014005C</span>

<span class="cm">/* External Audio Interface */</span>
<span class="cp">#define AUD_EXT_DMA		0x00140100</span>
<span class="cp">#define AUD_EXT_GPCNT		0x00140120</span>
<span class="cp">#define AUD_EXT_GPCNT_CTL	0x00140130</span>
<span class="cp">#define AUD_EXT_DMA_CTL		0x00140140</span>
<span class="cp">#define AUD_EXT_LNGTH		0x00140150</span>
<span class="cp">#define AUD_EXT_A_MODE		0x00140158</span>

<span class="cm">/* I2C Bus 1 */</span>
<span class="cp">#define I2C1_ADDR	0x00180000</span>
<span class="cp">#define I2C1_WDATA	0x00180004</span>
<span class="cp">#define I2C1_CTRL	0x00180008</span>
<span class="cp">#define I2C1_RDATA	0x0018000C</span>
<span class="cp">#define I2C1_STAT	0x00180010</span>

<span class="cm">/* I2C Bus 2 */</span>
<span class="cp">#define I2C2_ADDR	0x00190000</span>
<span class="cp">#define I2C2_WDATA	0x00190004</span>
<span class="cp">#define I2C2_CTRL	0x00190008</span>
<span class="cp">#define I2C2_RDATA	0x0019000C</span>
<span class="cp">#define I2C2_STAT	0x00190010</span>

<span class="cm">/* I2C Bus 3 */</span>
<span class="cp">#define I2C3_ADDR	0x001A0000</span>
<span class="cp">#define I2C3_WDATA	0x001A0004</span>
<span class="cp">#define I2C3_CTRL	0x001A0008</span>
<span class="cp">#define I2C3_RDATA	0x001A000C</span>
<span class="cp">#define I2C3_STAT	0x001A0010</span>

<span class="cm">/* UART */</span>
<span class="cp">#define UART_CTL	0x001B0000</span>
<span class="cp">#define UART_BRD	0x001B0004</span>
<span class="cp">#define UART_ISR	0x001B000C</span>
<span class="cp">#define UART_CNT	0x001B0010</span>

<span class="cp">#endif </span><span class="cm">/* _CX23885_REG_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
