Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Mar 26 07:39:24 2023
| Host         : DESKTOP-M50IQ3R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Traffic_Light_Controller_timing_summary_routed.rpt -pb Traffic_Light_Controller_timing_summary_routed.pb -rpx Traffic_Light_Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Traffic_Light_Controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   58          inf        0.000                      0                   58           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ew_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.043ns  (logic 3.250ns (53.783%)  route 2.793ns (46.217%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_onehot_state_reg[1]/Q
                         net (fo=2, routed)           1.264     1.720    ns_y_OBUF
    SLICE_X0Y51          LUT4 (Prop_lut4_I2_O)        0.124     1.844 r  ew_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     3.373    ew_r_OBUF
    T10                  OBUF (Prop_obuf_I_O)         2.670     6.043 r  ew_r_OBUF_inst/O
                         net (fo=0)                   0.000     6.043    ew_r
    T10                                                               r  ew_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ns_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.622ns  (logic 3.230ns (57.455%)  route 2.392ns (42.545%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.680     1.136    FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.124     1.260 r  ns_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.712     2.972    ns_r_OBUF
    T13                  OBUF (Prop_obuf_I_O)         2.650     5.622 r  ns_r_OBUF_inst/O
                         net (fo=0)                   0.000     5.622    ns_r
    T13                                                               r  ns_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            ns_y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.969ns  (logic 3.103ns (62.444%)  route 1.866ns (37.556%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]_lopt_replica/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_onehot_state_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.866     2.322    FSM_onehot_state_reg[1]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         2.647     4.969 r  ns_y_OBUF_inst/O
                         net (fo=0)                   0.000     4.969    ns_y
    V14                                                               r  ns_y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 2.247ns (45.341%)  route 2.709ns (54.659%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  timer_reg[29]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  timer_reg[29]/Q
                         net (fo=2, routed)           0.867     1.323    timer_reg[29]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.124     1.447 r  FSM_onehot_state[5]_i_7/O
                         net (fo=1, routed)           0.797     2.245    FSM_onehot_state[5]_i_7_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I4_O)        0.124     2.369 f  FSM_onehot_state[5]_i_3/O
                         net (fo=4, routed)           1.044     3.413    FSM_onehot_state[5]_i_3_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.124     3.537 r  timer[0]_i_2/O
                         net (fo=1, routed)           0.000     3.537    timer[0]_i_2_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.938 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.938    timer_reg[0]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.052 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.052    timer_reg[4]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.166 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.166    timer_reg[8]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.280 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.280    timer_reg[12]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.394 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.394    timer_reg[16]_i_1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.508    timer_reg[20]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.622 r  timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.622    timer_reg[24]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.956 r  timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.956    timer_reg[28]_i_1_n_6
    SLICE_X0Y61          FDRE                                         r  timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.935ns  (logic 2.226ns (45.109%)  route 2.709ns (54.891%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  timer_reg[29]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  timer_reg[29]/Q
                         net (fo=2, routed)           0.867     1.323    timer_reg[29]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.124     1.447 r  FSM_onehot_state[5]_i_7/O
                         net (fo=1, routed)           0.797     2.245    FSM_onehot_state[5]_i_7_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I4_O)        0.124     2.369 f  FSM_onehot_state[5]_i_3/O
                         net (fo=4, routed)           1.044     3.413    FSM_onehot_state[5]_i_3_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.124     3.537 r  timer[0]_i_2/O
                         net (fo=1, routed)           0.000     3.537    timer[0]_i_2_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.938 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.938    timer_reg[0]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.052 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.052    timer_reg[4]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.166 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.166    timer_reg[8]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.280 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.280    timer_reg[12]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.394 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.394    timer_reg[16]_i_1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.508    timer_reg[20]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.622 r  timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.622    timer_reg[24]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.935 r  timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.935    timer_reg[28]_i_1_n_4
    SLICE_X0Y61          FDRE                                         r  timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            ew_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.915ns  (logic 3.242ns (65.970%)  route 1.673ns (34.030%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[3]_lopt_replica/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FSM_onehot_state_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.673     2.092    FSM_onehot_state_reg[3]_lopt_replica_1
    R10                  OBUF (Prop_obuf_I_O)         2.823     4.915 r  ew_g_OBUF_inst/O
                         net (fo=0)                   0.000     4.915    ew_g
    R10                                                               r  ew_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.861ns  (logic 2.152ns (44.273%)  route 2.709ns (55.727%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  timer_reg[29]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  timer_reg[29]/Q
                         net (fo=2, routed)           0.867     1.323    timer_reg[29]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.124     1.447 r  FSM_onehot_state[5]_i_7/O
                         net (fo=1, routed)           0.797     2.245    FSM_onehot_state[5]_i_7_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I4_O)        0.124     2.369 f  FSM_onehot_state[5]_i_3/O
                         net (fo=4, routed)           1.044     3.413    FSM_onehot_state[5]_i_3_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.124     3.537 r  timer[0]_i_2/O
                         net (fo=1, routed)           0.000     3.537    timer[0]_i_2_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.938 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.938    timer_reg[0]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.052 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.052    timer_reg[4]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.166 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.166    timer_reg[8]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.280 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.280    timer_reg[12]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.394 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.394    timer_reg[16]_i_1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.508    timer_reg[20]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.622 r  timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.622    timer_reg[24]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.861 r  timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.861    timer_reg[28]_i_1_n_5
    SLICE_X0Y61          FDRE                                         r  timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.845ns  (logic 2.136ns (44.089%)  route 2.709ns (55.911%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  timer_reg[29]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  timer_reg[29]/Q
                         net (fo=2, routed)           0.867     1.323    timer_reg[29]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.124     1.447 r  FSM_onehot_state[5]_i_7/O
                         net (fo=1, routed)           0.797     2.245    FSM_onehot_state[5]_i_7_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I4_O)        0.124     2.369 f  FSM_onehot_state[5]_i_3/O
                         net (fo=4, routed)           1.044     3.413    FSM_onehot_state[5]_i_3_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.124     3.537 r  timer[0]_i_2/O
                         net (fo=1, routed)           0.000     3.537    timer[0]_i_2_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.938 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.938    timer_reg[0]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.052 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.052    timer_reg[4]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.166 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.166    timer_reg[8]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.280 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.280    timer_reg[12]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.394 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.394    timer_reg[16]_i_1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.508    timer_reg[20]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.622 r  timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.622    timer_reg[24]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.845 r  timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.845    timer_reg[28]_i_1_n_7
    SLICE_X0Y61          FDRE                                         r  timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.842ns  (logic 2.133ns (44.054%)  route 2.709ns (55.946%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  timer_reg[29]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  timer_reg[29]/Q
                         net (fo=2, routed)           0.867     1.323    timer_reg[29]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.124     1.447 r  FSM_onehot_state[5]_i_7/O
                         net (fo=1, routed)           0.797     2.245    FSM_onehot_state[5]_i_7_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I4_O)        0.124     2.369 f  FSM_onehot_state[5]_i_3/O
                         net (fo=4, routed)           1.044     3.413    FSM_onehot_state[5]_i_3_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.124     3.537 r  timer[0]_i_2/O
                         net (fo=1, routed)           0.000     3.537    timer[0]_i_2_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.938 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.938    timer_reg[0]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.052 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.052    timer_reg[4]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.166 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.166    timer_reg[8]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.280 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.280    timer_reg[12]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.394 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.394    timer_reg[16]_i_1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.508    timer_reg[20]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.842 r  timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.842    timer_reg[24]_i_1_n_6
    SLICE_X0Y60          FDRE                                         r  timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.821ns  (logic 2.112ns (43.811%)  route 2.709ns (56.189%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  timer_reg[29]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  timer_reg[29]/Q
                         net (fo=2, routed)           0.867     1.323    timer_reg[29]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.124     1.447 r  FSM_onehot_state[5]_i_7/O
                         net (fo=1, routed)           0.797     2.245    FSM_onehot_state[5]_i_7_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I4_O)        0.124     2.369 f  FSM_onehot_state[5]_i_3/O
                         net (fo=4, routed)           1.044     3.413    FSM_onehot_state[5]_i_3_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.124     3.537 r  timer[0]_i_2/O
                         net (fo=1, routed)           0.000     3.537    timer[0]_i_2_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.938 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.938    timer_reg[0]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.052 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.052    timer_reg[4]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.166 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.166    timer_reg[8]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.280 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.280    timer_reg[12]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.394 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.394    timer_reg[16]_i_1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.508    timer_reg[20]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.821 r  timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.821    timer_reg[24]_i_1_n_4
    SLICE_X0Y60          FDRE                                         r  timer_reg[27]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.121     0.262    ew_y_OBUF
    SLICE_X1Y51          FDRE                                         r  FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.356%)  route 0.134ns (48.644%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.134     0.275    ns_g_OBUF
    SLICE_X0Y51          FDRE                                         r  FSM_onehot_state_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.503%)  route 0.150ns (51.497%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.150     0.291    FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y51          FDRE                                         r  FSM_onehot_state_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (42.984%)  route 0.187ns (57.016%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[5]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[5]/Q
                         net (fo=4, routed)           0.187     0.328    FSM_onehot_state_reg_n_0_[5]
    SLICE_X0Y52          FDRE                                         r  FSM_onehot_state_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.112%)  route 0.194ns (57.888%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.194     0.335    ns_g_OBUF
    SLICE_X0Y51          FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.856%)  route 0.204ns (59.144%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.204     0.345    FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y51          FDRE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  timer_reg[0]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timer_reg[0]/Q
                         net (fo=3, routed)           0.088     0.229    timer_reg[0]
    SLICE_X0Y54          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.353 r  timer_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.353    timer_reg[0]_i_1_n_6
    SLICE_X0Y54          FDRE                                         r  timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (37.998%)  route 0.230ns (62.002%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[5]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[5]/Q
                         net (fo=4, routed)           0.230     0.371    FSM_onehot_state_reg_n_0_[5]
    SLICE_X0Y51          FDRE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE                         0.000     0.000 r  timer_reg[14]/C
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timer_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    timer_reg[14]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    timer_reg[12]_i_1_n_5
    SLICE_X0Y57          FDRE                                         r  timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE                         0.000     0.000 r  timer_reg[22]/C
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timer_reg[22]/Q
                         net (fo=2, routed)           0.133     0.274    timer_reg[22]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    timer_reg[20]_i_1_n_5
    SLICE_X0Y59          FDRE                                         r  timer_reg[22]/D
  -------------------------------------------------------------------    -------------------





