# do {oled_tb_simulate.do}
# vsim -voptargs=""+acc"" -L unisims_ver -L unimacro_ver -L secureip -L xil_defaultlib -lib xil_defaultlib xil_defaultlib.oled_tb xil_defaultlib.glbl 
# Start time: 11:35:55 on Dec 15,2018
# //  ModelSim PE 10.4c Jul 20 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading xil_defaultlib.oled_tb
# Loading xil_defaultlib.Control
# Loading xil_defaultlib.Display_OLED
# Loading xil_defaultlib.glbl
# ** Fatal: (vsim-3365) ../../../WaduES.srcs/sim_1/new/oled_tb.v(14): Too many port connections. Expected 9, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /oled_tb/c File: ../../../WaduES.srcs/sources_1/new/Control.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./oled_tb_simulate.do PAUSED at line 9
# End time: 11:36:11 on Dec 15,2018, Elapsed time: 0:00:16
# Errors: 1, Warnings: 0
