<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: RISC-V-main/rtl/as_rv32i_basereg copy.v File Reference</title>
<link href="tabs.vss" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.vss" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.vss" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.vss" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('as__rv32i__basereg_01copy_8c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">as_rv32i_basereg copy.v File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Regfile Controller for the 32 integer base registers.  
<a href="#details">More...</a></p>

<p><a href="as__rv32i__basereg_01copy_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:afaefc21cb8f993bf5f451bed1c034603"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__basereg_01copy_8c.html#afaefc21cb8f993bf5f451bed1c034603">as_rv32i_basereg</a> (input wire i_clk, input wire i_ce_read, input wire[4:0] i_rs1_addr, input wire[4:0] i_rs2_addr, input wire[4:0] i_rd_addr, input wire[31:0] i_rd, input wire i_wr, output wire[31:0] o_rs1, output wire[31:0] o_rs2)</td></tr>
<tr class="memdesc:afaefc21cb8f993bf5f451bed1c034603"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top-level module for controlling a register file.  <br /></td></tr>
<tr class="separator:afaefc21cb8f993bf5f451bed1c034603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3426fa2b5cdb6c273f0dfaa881231a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__basereg_01copy_8c.html#a2f3426fa2b5cdb6c273f0dfaa881231a">always</a> (posedge i_clk) begin if(<a class="el" href="as__rv32i__basereg_01copy_8c.html#a71aa662be44b0a20994e1d9bd66ac9c5">write_to_basereg</a>) begin <a class="el" href="as__rv32i__basereg_01copy_8c.html#a4cf7b2b805c7b1080557fbdf6c83c7b0">base_regfile</a>[i_rd_addr]&lt;</td></tr>
<tr class="memdesc:a2f3426fa2b5cdb6c273f0dfaa881231a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequential logic for read and write operations.  <br /></td></tr>
<tr class="separator:a2f3426fa2b5cdb6c273f0dfaa881231a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a2a5b50d7194d389e652468a638a072df"><td class="memItemLeft" align="right" valign="top">reg[4:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__basereg_01copy_8c.html#a2a5b50d7194d389e652468a638a072df">rs1_addr_q</a></td></tr>
<tr class="separator:a2a5b50d7194d389e652468a638a072df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98205fb1bff347bc3963e33980d07e3e"><td class="memItemLeft" align="right" valign="top">reg[4:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__basereg_01copy_8c.html#a98205fb1bff347bc3963e33980d07e3e">rs2_addr_q</a></td></tr>
<tr class="separator:a98205fb1bff347bc3963e33980d07e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf7b2b805c7b1080557fbdf6c83c7b0"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__basereg_01copy_8c.html#a4cf7b2b805c7b1080557fbdf6c83c7b0">base_regfile</a> [31:1]</td></tr>
<tr class="memdesc:a4cf7b2b805c7b1080557fbdf6c83c7b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base register file (with base_regfile[0] hardwired to zero)  <br /></td></tr>
<tr class="separator:a4cf7b2b805c7b1080557fbdf6c83c7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71aa662be44b0a20994e1d9bd66ac9c5"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__basereg_01copy_8c.html#a71aa662be44b0a20994e1d9bd66ac9c5">write_to_basereg</a></td></tr>
<tr class="separator:a71aa662be44b0a20994e1d9bd66ac9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Regfile Controller for the 32 integer base registers. </p>
<p>@company UQAC </p><dl class="section author"><dt>Author</dt><dd>SHACHA</dd></dl>
<dl class="section date"><dt>Date</dt><dd>07/07/2023 01:34:30 PM</dd></dl>
<p>@module as_rv32i_basereg </p>
<p>Dependencies:</p>
<p>Revision: Revision 0.01 - File Created Additional Comments: </p>

<p class="definition">Definition in file <a class="el" href="as__rv32i__basereg_01copy_8c_source.html">as_rv32i_basereg copy.v</a>.</p>
</div><h2 class="groupheader">Function Documentation</h2>
<a id="a2f3426fa2b5cdb6c273f0dfaa881231a" name="a2f3426fa2b5cdb6c273f0dfaa881231a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f3426fa2b5cdb6c273f0dfaa881231a">&#9670;&#160;</a></span>always()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">always </td>
          <td>(</td>
          <td class="paramtype">posedge&#160;</td>
          <td class="paramname"><em>i_clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sequential logic for read and write operations. </p>
<p>This block handles synchronous read and write operations based on clock signals. It reads source register addresses and data to be written, and it updates the base register file. &lt; Only write to register if stage 5 is previously enabled (output of stage 5[WRITEBACK] is registered so delayed by 1 clk) Synchronous write </p>

</div>
</div>
<a id="afaefc21cb8f993bf5f451bed1c034603" name="afaefc21cb8f993bf5f451bed1c034603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaefc21cb8f993bf5f451bed1c034603">&#9670;&#160;</a></span>as_rv32i_basereg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none module as_rv32i_basereg </td>
          <td>(</td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_ce_read</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_rs1_addr</em>[4:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_rs2_addr</em>[4:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_rd_addr</em>[4:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_rd</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_wr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output wire&#160;</td>
          <td class="paramname"><em>o_rs1</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output wire&#160;</td>
          <td class="paramname"><em>o_rs2</em>[31:0]&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Top-level module for controlling a register file. </p>
<p>This module handles the read and write operations for a 32-integer base register file. It includes support for synchronous read and write operations, and it avoids writing to the reserved base register 0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i_clk</td><td>Clock signal  </td></tr>
    <tr><td class="paramname">i_ce_read</td><td>Clock enable for reading from basereg [STAGE 2]  </td></tr>
    <tr><td class="paramname">i_rs1_addr</td><td>Source register 1 address  </td></tr>
    <tr><td class="paramname">i_rs2_addr</td><td>Source register 2 address  </td></tr>
    <tr><td class="paramname">i_rd_addr</td><td>Destination register address  </td></tr>
    <tr><td class="paramname">i_rd</td><td>Data to be written to destination register  </td></tr>
    <tr><td class="paramname">i_wr</td><td>Write enable  </td></tr>
    <tr><td class="paramname">o_rs1</td><td>Source register 1 value  </td></tr>
    <tr><td class="paramname">o_rs2</td><td>Source register 2 value </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a4cf7b2b805c7b1080557fbdf6c83c7b0" name="a4cf7b2b805c7b1080557fbdf6c83c7b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf7b2b805c7b1080557fbdf6c83c7b0">&#9670;&#160;</a></span>base_regfile</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] base_regfile[31:1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base register file (with base_regfile[0] hardwired to zero) </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__basereg_01copy_8c_source.html#l00043">43</a> of file <a class="el" href="as__rv32i__basereg_01copy_8c_source.html">as_rv32i_basereg copy.v</a>.</p>

</div>
</div>
<a id="a2a5b50d7194d389e652468a638a072df" name="a2a5b50d7194d389e652468a638a072df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a5b50d7194d389e652468a638a072df">&#9670;&#160;</a></span>rs1_addr_q</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [4:0] rs1_addr_q</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__basereg_01copy_8c_source.html#l00042">42</a> of file <a class="el" href="as__rv32i__basereg_01copy_8c_source.html">as_rv32i_basereg copy.v</a>.</p>

</div>
</div>
<a id="a98205fb1bff347bc3963e33980d07e3e" name="a98205fb1bff347bc3963e33980d07e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98205fb1bff347bc3963e33980d07e3e">&#9670;&#160;</a></span>rs2_addr_q</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [4:0] rs2_addr_q</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__basereg_01copy_8c_source.html#l00042">42</a> of file <a class="el" href="as__rv32i__basereg_01copy_8c_source.html">as_rv32i_basereg copy.v</a>.</p>

</div>
</div>
<a id="a71aa662be44b0a20994e1d9bd66ac9c5" name="a71aa662be44b0a20994e1d9bd66ac9c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71aa662be44b0a20994e1d9bd66ac9c5">&#9670;&#160;</a></span>write_to_basereg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire write_to_basereg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__basereg_01copy_8c_source.html#l00044">44</a> of file <a class="el" href="as__rv32i__basereg_01copy_8c_source.html">as_rv32i_basereg copy.v</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_35191fc563656ec8e3f935b60461952d.html">RISC-V-main</a></li><li class="navelem"><a class="el" href="dir_2820ad9171bf05546b333ebb8bc9bb96.html">rtl</a></li><li class="navelem"><a class="el" href="as__rv32i__basereg_01copy_8c.html">as_rv32i_basereg copy.v</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
