# ECE-552-Single-Cycle-Processor

My final project for ECE 552 consisted of designing a pipelined, single-cycle, RISC processor in verilog/system verilog. 
