!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
AMF_MC_BASE	comm_define.h	1074;"	d
AMF_MC_LIMIT	comm_define.h	1075;"	d
AMT_COMM_BASE	comm_define.h	1072;"	d
AMT_MC_BASE	reg_define.h	225;"	d
APP_ERR_BUS_AdvisoryNonFatal	module_reg.h	244;"	d
APP_ERR_BUS_Bad_DLLP	module_reg.h	241;"	d
APP_ERR_BUS_Bad_TLP	module_reg.h	240;"	d
APP_ERR_BUS_CPL	module_reg.h	224;"	d
APP_ERR_BUS_Completer	module_reg.h	223;"	d
APP_ERR_BUS_Corrected	module_reg.h	230;"	d
APP_ERR_BUS_Data_Link	module_reg.h	237;"	d
APP_ERR_BUS_Deferrable	module_reg.h	233;"	d
APP_ERR_BUS_ECRC	module_reg.h	226;"	d
APP_ERR_BUS_Flow_Control	module_reg.h	238;"	d
APP_ERR_BUS_Header_Log	module_reg.h	245;"	d
APP_ERR_BUS_IDE_Checkfail	module_reg.h	234;"	d
APP_ERR_BUS_IDE_Misrouted	module_reg.h	235;"	d
APP_ERR_BUS_IDE_PCRC	module_reg.h	236;"	d
APP_ERR_BUS_Malformed	module_reg.h	220;"	d
APP_ERR_BUS_Poisoned	module_reg.h	227;"	d
APP_ERR_BUS_PoisonedEgress	module_reg.h	232;"	d
APP_ERR_BUS_REPLAY	module_reg.h	242;"	d
APP_ERR_BUS_ReceiverEr	module_reg.h	239;"	d
APP_ERR_BUS_ReceiverOverflow	module_reg.h	221;"	d
APP_ERR_BUS_Replay_Timer	module_reg.h	243;"	d
APP_ERR_BUS_Reserved0	module_reg.h	228;"	d
APP_ERR_BUS_Reserved1	module_reg.h	231;"	d
APP_ERR_BUS_Uncorrectable	module_reg.h	229;"	d
APP_ERR_BUS_Unexpected	module_reg.h	222;"	d
APP_ERR_BUS_Unsupported	module_reg.h	225;"	d
APU_REG_PCIE_PF_INT_MUX_BASE	reg_define.h	8781;"	d
APU_REG_PCIE_PF_INT_MUX_ENABLE	reg_define.h	8789;"	d
APU_REG_PCIE_PF_INT_MUX_ENABLE_32	reg_define.h	8791;"	d
APU_REG_PCIE_PF_INT_MUX_SRC_MASK	reg_define.h	8784;"	d
APU_REG_PCIE_PF_INT_MUX_SRC_PEND	reg_define.h	8785;"	d
APU_REG_PCIE_PF_INT_MUX_SRC_PRIORITY	reg_define.h	8783;"	d
APU_REG_PCIE_PF_INT_MUX_SRC_SOFT	reg_define.h	8782;"	d
APU_REG_PCIE_PF_INT_MUX_TARGET_CLAIM	reg_define.h	8790;"	d
APU_REG_PCIE_PF_INT_MUX_TARGET_MASK	reg_define.h	8788;"	d
APU_REG_PCIE_PF_INT_MUX_TARGET_PRIORITY	reg_define.h	8787;"	d
APU_REG_PCIE_PF_INT_MUX_TARGET_SOFT	reg_define.h	8786;"	d
APU_SHARED_SRAM_BASE	comm_define.h	18;"	d
ASSERT	mm.c	30;"	d	file:
BAR0_REG_BASE	comm_define.h	25;"	d
BAR2GPU	module_reg.h	8;"	d
BAR_RD	mt-emu-drv.h	/^	BAR_RD       = 1$/;"	e	enum:__anon10
BAR_WR	mt-emu-drv.h	/^	BAR_WR       = 0,$/;"	e	enum:__anon10
BASE_ADDR_CLK_RST_DISP	comm_define.h	1179;"	d
BASE_ADDR_UART	comm_define.h	953;"	d
BIF_CFG_BASE	comm_define.h	56;"	d
BIF_CFG_LIMIT	comm_define.h	57;"	d
BIF_COMM_BASE	comm_define.h	1045;"	d
BODA955_CFG_BASE	comm_define.h	200;"	d
BODA955_CFG_LIMIT	comm_define.h	201;"	d
BOOT_COMM_BASE	comm_define.h	1069;"	d
CE_CFG_BASE	comm_define.h	639;"	d
CE_FE_BASE	comm_define.h	606;"	d
CE_FE_LIMIT	comm_define.h	607;"	d
CE_PCIE_BASE	comm_define.h	608;"	d
CE_PCIE_LIMIT	comm_define.h	609;"	d
CMC	mt-emu-intr.c	43;"	d	file:
CODA980_COMM_BASE	comm_define.h	1062;"	d
CODE_SPACE_SIZE	comm_define.h	965;"	d
COMM_ADDR	comm_define.h	1044;"	d
COMM_BASE	comm_define.h	970;"	d
COMM_BASE	comm_define.h	972;"	d
COMM_SPACE_SIZE	comm_define.h	964;"	d
CPATH	Makefile	/^export CPATH:=${PWD}\/lib$/;"	m
CS_CFG_BASE	comm_define.h	618;"	d
CS_CFG_LIMIT	comm_define.h	619;"	d
CS_CLK_SWITCH_FLAG	comm_define.h	1066;"	d
DDRC_SOC_CHA_NUM	comm_define.h	1214;"	d
DDRC_TB_BK_BITS	comm_define.h	1225;"	d
DDRC_TB_BK_BITS	comm_define.h	1233;"	d
DDRC_TB_BK_BITS	comm_define.h	1241;"	d
DDRC_TB_CHN_NUM	comm_define.h	1213;"	d
DDRC_TB_COL_BITS	comm_define.h	1228;"	d
DDRC_TB_COL_BITS	comm_define.h	1230;"	d
DDRC_TB_COL_BITS	comm_define.h	1239;"	d
DDRC_TB_COL_BITS	comm_define.h	1247;"	d
DDRC_TB_INT_INSV	comm_define.h	1250;"	d
DDRC_TB_ROW_BITS	comm_define.h	1226;"	d
DDRC_TB_ROW_BITS	comm_define.h	1235;"	d
DDRC_TB_ROW_BITS	comm_define.h	1237;"	d
DDRC_TB_ROW_BITS	comm_define.h	1243;"	d
DDRC_TB_ROW_BITS	comm_define.h	1245;"	d
DDR_8G	comm_define.h	1221;"	d
DDR_BASE	comm_define.h	22;"	d
DDR_CH_NUM	comm_define.h	958;"	d
DDR_CH_NUM	comm_define.h	960;"	d
DDR_COMM_BASE	comm_define.h	1071;"	d
DDR_CRG_0_CFG_BASE	comm_define.h	102;"	d
DDR_CRG_0_CFG_LIMIT	comm_define.h	103;"	d
DDR_CRG_1_CFG_BASE	comm_define.h	104;"	d
DDR_CRG_1_CFG_LIMIT	comm_define.h	105;"	d
DDR_CRG_CFG_BASE	comm_define.h	644;"	d
DDR_CRG_CFG_LIMIT	comm_define.h	645;"	d
DDR_CTRL_0_CFG_BASE	comm_define.h	534;"	d
DDR_CTRL_0_CFG_LIMIT	comm_define.h	535;"	d
DDR_CTRL_10_CFG_BASE	comm_define.h	594;"	d
DDR_CTRL_10_CFG_LIMIT	comm_define.h	595;"	d
DDR_CTRL_11_CFG_BASE	comm_define.h	600;"	d
DDR_CTRL_11_CFG_LIMIT	comm_define.h	601;"	d
DDR_CTRL_1_CFG_BASE	comm_define.h	540;"	d
DDR_CTRL_1_CFG_LIMIT	comm_define.h	541;"	d
DDR_CTRL_2_CFG_BASE	comm_define.h	546;"	d
DDR_CTRL_2_CFG_LIMIT	comm_define.h	547;"	d
DDR_CTRL_3_CFG_BASE	comm_define.h	552;"	d
DDR_CTRL_3_CFG_LIMIT	comm_define.h	553;"	d
DDR_CTRL_4_CFG_BASE	comm_define.h	558;"	d
DDR_CTRL_4_CFG_LIMIT	comm_define.h	559;"	d
DDR_CTRL_5_CFG_BASE	comm_define.h	564;"	d
DDR_CTRL_5_CFG_LIMIT	comm_define.h	565;"	d
DDR_CTRL_6_CFG_BASE	comm_define.h	570;"	d
DDR_CTRL_6_CFG_LIMIT	comm_define.h	571;"	d
DDR_CTRL_7_CFG_BASE	comm_define.h	576;"	d
DDR_CTRL_7_CFG_LIMIT	comm_define.h	577;"	d
DDR_CTRL_8_CFG_BASE	comm_define.h	582;"	d
DDR_CTRL_8_CFG_LIMIT	comm_define.h	583;"	d
DDR_CTRL_9_CFG_BASE	comm_define.h	588;"	d
DDR_CTRL_9_CFG_LIMIT	comm_define.h	589;"	d
DDR_CTRL_CFG_BASE	comm_define.h	845;"	d
DDR_CTRL_CFG_LIMIT	comm_define.h	857;"	d
DDR_CTRL_OFFSET_BY_ID	comm_define.h	1215;"	d
DDR_LIMIT	comm_define.h	23;"	d
DDR_MISC_0_CFG_BASE	comm_define.h	538;"	d
DDR_MISC_0_CFG_LIMIT	comm_define.h	539;"	d
DDR_MISC_10_CFG_BASE	comm_define.h	598;"	d
DDR_MISC_10_CFG_LIMIT	comm_define.h	599;"	d
DDR_MISC_11_CFG_BASE	comm_define.h	604;"	d
DDR_MISC_11_CFG_LIMIT	comm_define.h	605;"	d
DDR_MISC_1_CFG_BASE	comm_define.h	544;"	d
DDR_MISC_1_CFG_LIMIT	comm_define.h	545;"	d
DDR_MISC_2_CFG_BASE	comm_define.h	550;"	d
DDR_MISC_2_CFG_LIMIT	comm_define.h	551;"	d
DDR_MISC_3_CFG_BASE	comm_define.h	556;"	d
DDR_MISC_3_CFG_LIMIT	comm_define.h	557;"	d
DDR_MISC_4_CFG_BASE	comm_define.h	562;"	d
DDR_MISC_4_CFG_LIMIT	comm_define.h	563;"	d
DDR_MISC_5_CFG_BASE	comm_define.h	568;"	d
DDR_MISC_5_CFG_LIMIT	comm_define.h	569;"	d
DDR_MISC_6_CFG_BASE	comm_define.h	574;"	d
DDR_MISC_6_CFG_LIMIT	comm_define.h	575;"	d
DDR_MISC_7_CFG_BASE	comm_define.h	580;"	d
DDR_MISC_7_CFG_LIMIT	comm_define.h	581;"	d
DDR_MISC_8_CFG_BASE	comm_define.h	586;"	d
DDR_MISC_8_CFG_LIMIT	comm_define.h	587;"	d
DDR_MISC_9_CFG_BASE	comm_define.h	592;"	d
DDR_MISC_9_CFG_LIMIT	comm_define.h	593;"	d
DDR_MISC_CFG_BASE	comm_define.h	893;"	d
DDR_MISC_CFG_LIMIT	comm_define.h	905;"	d
DDR_PHY_0_CFG_BASE	comm_define.h	536;"	d
DDR_PHY_0_CFG_LIMIT	comm_define.h	537;"	d
DDR_PHY_10_CFG_BASE	comm_define.h	596;"	d
DDR_PHY_10_CFG_LIMIT	comm_define.h	597;"	d
DDR_PHY_11_CFG_BASE	comm_define.h	602;"	d
DDR_PHY_11_CFG_LIMIT	comm_define.h	603;"	d
DDR_PHY_1_CFG_BASE	comm_define.h	542;"	d
DDR_PHY_1_CFG_LIMIT	comm_define.h	543;"	d
DDR_PHY_2_CFG_BASE	comm_define.h	548;"	d
DDR_PHY_2_CFG_LIMIT	comm_define.h	549;"	d
DDR_PHY_3_CFG_BASE	comm_define.h	554;"	d
DDR_PHY_3_CFG_LIMIT	comm_define.h	555;"	d
DDR_PHY_4_CFG_BASE	comm_define.h	560;"	d
DDR_PHY_4_CFG_LIMIT	comm_define.h	561;"	d
DDR_PHY_5_CFG_BASE	comm_define.h	566;"	d
DDR_PHY_5_CFG_LIMIT	comm_define.h	567;"	d
DDR_PHY_6_CFG_BASE	comm_define.h	572;"	d
DDR_PHY_6_CFG_LIMIT	comm_define.h	573;"	d
DDR_PHY_7_CFG_BASE	comm_define.h	578;"	d
DDR_PHY_7_CFG_LIMIT	comm_define.h	579;"	d
DDR_PHY_8_CFG_BASE	comm_define.h	584;"	d
DDR_PHY_8_CFG_LIMIT	comm_define.h	585;"	d
DDR_PHY_9_CFG_BASE	comm_define.h	590;"	d
DDR_PHY_9_CFG_LIMIT	comm_define.h	591;"	d
DDR_PHY_CFG_BASE	comm_define.h	869;"	d
DDR_PHY_CFG_LIMIT	comm_define.h	881;"	d
DDR_RANDOM_SIZE	comm_define.h	21;"	d
DDR_SZ	mt-emu-drv.h	66;"	d
DDR_SZ_FREE	mt-emu-drv.h	68;"	d
DDR_SZ_GB	Makefile	/^DDR_SZ_GB ?= 48$/;"	m
DDR_SZ_GB	mt-emu-drv.h	50;"	d
DDR_SZ_RESV	mt-emu-drv.h	67;"	d
DEBUG_ENDSIM	comm_define.h	992;"	d
DEBUG_ENDSIM	comm_define.h	994;"	d
DEBUG_ENDSIM	comm_define.h	997;"	d
DE_0_CFG_BASE	comm_define.h	124;"	d
DE_0_CFG_LIMIT	comm_define.h	125;"	d
DE_1_CFG_BASE	comm_define.h	126;"	d
DE_1_CFG_LIMIT	comm_define.h	127;"	d
DE_2_CFG_BASE	comm_define.h	128;"	d
DE_2_CFG_LIMIT	comm_define.h	129;"	d
DE_3_CFG_BASE	comm_define.h	130;"	d
DE_3_CFG_LIMIT	comm_define.h	131;"	d
DE_CFG_BASE	comm_define.h	650;"	d
DE_CFG_LIMIT	comm_define.h	651;"	d
DISP_AMT_BASE	reg_define.h	223;"	d
DISP_COMM_BASE	comm_define.h	1048;"	d
DISP_CRG_CFG_BASE	comm_define.h	132;"	d
DISP_CRG_CFG_LIMIT	comm_define.h	133;"	d
DISP_CURSOR_DIR	comm_define.h	1173;"	d
DISP_DWCDSC_CDS_DW	comm_define.h	1184;"	d
DISP_DWCDSC_NUM_SYNC_CTRLS	comm_define.h	1183;"	d
DISP_ENDSIM	comm_define.h	1170;"	d
DISP_FRAME_NUM	comm_define.h	1160;"	d
DISP_MON_NUM	comm_define.h	1158;"	d
DISP_PIXEL_WIDTH	comm_define.h	1176;"	d
DISP_PORT_NUM	comm_define.h	1175;"	d
DISP_SS_AMT_CFG_BASE	comm_define.h	178;"	d
DISP_SS_AMT_CFG_LIMIT	comm_define.h	179;"	d
DISP_SS_NOC_CFG_BASE	comm_define.h	374;"	d
DISP_SS_NOC_CFG_LIMIT	comm_define.h	375;"	d
DISP_SS_TZC_CFG_BASE	comm_define.h	176;"	d
DISP_SS_TZC_CFG_LIMIT	comm_define.h	177;"	d
DMAC_COMM_BASE	comm_define.h	1049;"	d
DMAENGINE_H	dmaengine.h	7;"	d
DMA_CH_DESC_BIT_CHAIN_EN	mt-emu-mtdma-bare.h	111;"	d
DMA_CH_DESC_BIT_INTR_EN	mt-emu-mtdma-bare.h	110;"	d
DMA_CH_EN_BIT_DESC_MST1	mt-emu-mtdma-bare.h	108;"	d
DMA_CH_EN_BIT_DUMMY	mt-emu-mtdma-bare.h	114;"	d
DMA_CH_EN_BIT_ENABLE	mt-emu-mtdma-bare.h	107;"	d
DMA_CH_EN_BIT_NOCROSS	mt-emu-mtdma-bare.h	113;"	d
DMA_CH_INTR_BIT_DONE	mt-emu-mtdma-bare.h	101;"	d
DMA_CH_INTR_BIT_ERR_CFG	mt-emu-mtdma-bare.h	104;"	d
DMA_CH_INTR_BIT_ERR_DATA	mt-emu-mtdma-bare.h	102;"	d
DMA_CH_INTR_BIT_ERR_DESC_READ	mt-emu-mtdma-bare.h	103;"	d
DMA_CH_INTR_BIT_ERR_DUMMY_READ	mt-emu-mtdma-bare.h	105;"	d
DMA_CH_STATUS_BUSY	mt-emu-mtdma-bare.h	99;"	d
DMA_DESC_IN_DEVICE	mt-emu-drv.h	219;"	d
DMA_DESC_IN_HOST	mt-emu-drv.h	220;"	d
DMA_DEV_TO_DEV	mt-emu-drv.h	/^	DMA_DEV_TO_DEV,$/;"	e	enum:dma_transfer_direction
DMA_DEV_TO_MEM	mt-emu-drv.h	/^	DMA_DEV_TO_MEM,$/;"	e	enum:dma_transfer_direction
DMA_MEM_TO_DEV	mt-emu-drv.h	/^	DMA_MEM_TO_DEV,$/;"	e	enum:dma_transfer_direction
DMA_MEM_TO_MEM	mt-emu-drv.h	/^	DMA_MEM_TO_MEM,$/;"	e	enum:dma_transfer_direction
DMA_RD_CH_DEPTH	mt-emu-mtdma-bare.h	116;"	d
DMA_RESV_MEM	Makefile	/^DMA_RESV_MEM ?= 1$/;"	m
DMA_RESV_MEM	mt-emu-drv.h	38;"	d
DMA_TRANS_NONE	mt-emu-drv.h	/^	DMA_TRANS_NONE,$/;"	e	enum:dma_transfer_direction
DMA_WR_CH_DEPTH	mt-emu-mtdma-bare.h	117;"	d
DOMAIN_NUM_DV	comm_define.h	977;"	d
DPC_NUM	comm_define.h	1157;"	d
DPRINT	mm.c	20;"	d	file:
DPRINT	mm.c	22;"	d	file:
DPRINT	mm.c	25;"	d	file:
DPTX_CTRL_0_CFG_BASE	comm_define.h	108;"	d
DPTX_CTRL_0_CFG_LIMIT	comm_define.h	109;"	d
DPTX_CTRL_1_CFG_BASE	comm_define.h	110;"	d
DPTX_CTRL_1_CFG_LIMIT	comm_define.h	111;"	d
DPTX_CTRL_2_CFG_BASE	comm_define.h	112;"	d
DPTX_CTRL_2_CFG_LIMIT	comm_define.h	113;"	d
DPTX_CTRL_3_CFG_BASE	comm_define.h	114;"	d
DPTX_CTRL_3_CFG_LIMIT	comm_define.h	115;"	d
DPTX_CTRL_CFG_BASE	comm_define.h	646;"	d
DPTX_CTRL_CFG_LIMIT	comm_define.h	647;"	d
DPTX_CUST_0_CFG_BASE	comm_define.h	152;"	d
DPTX_CUST_0_CFG_LIMIT	comm_define.h	153;"	d
DPTX_CUST_1_CFG_BASE	comm_define.h	154;"	d
DPTX_CUST_1_CFG_LIMIT	comm_define.h	155;"	d
DPTX_CUST_2_CFG_BASE	comm_define.h	156;"	d
DPTX_CUST_2_CFG_LIMIT	comm_define.h	157;"	d
DPTX_CUST_3_CFG_BASE	comm_define.h	158;"	d
DPTX_CUST_3_CFG_LIMIT	comm_define.h	159;"	d
DPTX_CUST_CFG_BASE	comm_define.h	656;"	d
DPTX_CUST_CFG_LIMIT	comm_define.h	657;"	d
DPTX_PHY_0_CFG_BASE	comm_define.h	116;"	d
DPTX_PHY_0_CFG_LIMIT	comm_define.h	117;"	d
DPTX_PHY_1_CFG_BASE	comm_define.h	118;"	d
DPTX_PHY_1_CFG_LIMIT	comm_define.h	119;"	d
DPTX_PHY_2_CFG_BASE	comm_define.h	120;"	d
DPTX_PHY_2_CFG_LIMIT	comm_define.h	121;"	d
DPTX_PHY_3_CFG_BASE	comm_define.h	122;"	d
DPTX_PHY_3_CFG_LIMIT	comm_define.h	123;"	d
DPTX_PHY_CFG_BASE	comm_define.h	648;"	d
DPTX_PHY_CFG_LIMIT	comm_define.h	649;"	d
DP_COMM_BASE	comm_define.h	1056;"	d
DP_CRG_CFG_BASE	comm_define.h	134;"	d
DP_CRG_CFG_LIMIT	comm_define.h	135;"	d
DP_NUM	comm_define.h	1186;"	d
DP_PHY_RAWAONLANEN_DIG_FAST_FLAGS_1	reg_define.h	5320;"	d
DP_PHY_RAWAONLANEN_DIG_FAST_FLAGS_2	reg_define.h	5321;"	d
DP_PHY_RAWAONLANEN_DIG_FAST_FLAGS_2_1	reg_define.h	5324;"	d
DP_PHY_RAWAONLANEN_DIG_FAST_FLAGS_2_2	reg_define.h	5325;"	d
DP_PHY_RAWAONLANEN_DIG_FAST_FLAGS_2_3	reg_define.h	5326;"	d
DP_PHY_RAWAONLANEN_DIG_FAST_FLAGS_2_4	reg_define.h	5327;"	d
DP_PHY_RAWAONLANEN_DIG_FAST_FLAGS_3	reg_define.h	5322;"	d
DP_PHY_RAWAONLANEN_DIG_FAST_FLAGS_4	reg_define.h	5323;"	d
DP_PHY_RAWCMN_DIG_AON_CMN_SRAM_BL_CFG	reg_define.h	5314;"	d
DP_PHY_RAWLANEN_DIG_PCS_XF_TX_OVRD_IN_1	reg_define.h	5316;"	d
DP_PHY_RAWLANEN_DIG_PCS_XF_TX_OVRD_IN_2	reg_define.h	5317;"	d
DP_PHY_RAWLANEN_DIG_PCS_XF_TX_OVRD_IN_3	reg_define.h	5318;"	d
DP_PHY_RAWLANEN_DIG_PCS_XF_TX_OVRD_IN_4	reg_define.h	5319;"	d
DP_PHY_SUP_DIG_MPLLB_OVRD_IN_0	reg_define.h	5315;"	d
DP_RESET_FLAG	comm_define.h	1171;"	d
DP_SRC_NUM	comm_define.h	1177;"	d
DSC_0_CFG_BASE	comm_define.h	160;"	d
DSC_0_CFG_LIMIT	comm_define.h	161;"	d
DSC_1_CFG_BASE	comm_define.h	162;"	d
DSC_1_CFG_LIMIT	comm_define.h	163;"	d
DSC_2_CFG_BASE	comm_define.h	164;"	d
DSC_2_CFG_LIMIT	comm_define.h	165;"	d
DSC_3_CFG_BASE	comm_define.h	166;"	d
DSC_3_CFG_LIMIT	comm_define.h	167;"	d
DSC_CFG_BASE	comm_define.h	658;"	d
DSC_CFG_LIMIT	comm_define.h	659;"	d
DSP_COMM_BASE	comm_define.h	1054;"	d
DW_PCIE_VSEC_DMA_ID	module_reg.h	182;"	d
DW_PCIE_VSEC_RAS_DES_ID	module_reg.h	183;"	d
EATA_CFG_MC_BASE	comm_define.h	1080;"	d
EATA_CFG_MC_LIMIT	comm_define.h	1081;"	d
EATA_DESC_DEST_ADDR	eata_api.c	36;"	d	file:
EATA_DESC_DEST_ADDR	eata_api.c	40;"	d	file:
EATA_DESC_IDX	eata_api.c	37;"	d	file:
EATA_DESC_IDX	eata_api.c	41;"	d	file:
EATA_DESC_MC_BASE	comm_define.h	1082;"	d
EATA_DESC_MC_LIMIT	comm_define.h	1083;"	d
EATA_DESC_NUM	eata_api.c	29;"	d	file:
EATA_DESC_SIZE	eata_api.c	35;"	d	file:
EATA_DESC_SIZE	eata_api.c	39;"	d	file:
EATA_DESC_VALID	eata_api.c	33;"	d	file:
EATA_REG_OF_ADDR_ERR_high_VMn	eata_api.c	73;"	d	file:
EATA_REG_OF_ADDR_ERR_low_VMn	eata_api.c	72;"	d	file:
EATA_REG_OF_CTRL	eata_api.c	59;"	d	file:
EATA_REG_OF_DESCx_VMn	eata_api.c	75;"	d	file:
EATA_REG_OF_FWD_ADDR_high	eata_api.c	62;"	d	file:
EATA_REG_OF_FWD_ADDR_low	eata_api.c	61;"	d	file:
EATA_REG_OF_HYP_ID	eata_api.c	60;"	d	file:
EATA_REG_OF_INT_ST	eata_api.c	67;"	d	file:
EATA_REG_OF_OSID_SET	eata_api.c	69;"	d	file:
EATA_REG_OF_PF_OSID_INT_CLEAR	eata_api.c	70;"	d	file:
EATA_REG_OF_PF_OSID_INT_ENABLE	eata_api.c	71;"	d	file:
EATA_REG_OF_TZC_ACTION	eata_api.c	44;"	d	file:
EATA_REG_OF_TZC_INT_CLEAR	eata_api.c	48;"	d	file:
EATA_REG_OF_TZC_INT_STATUS	eata_api.c	47;"	d	file:
EATA_REG_OF_TZC_KEEPER	eata_api.c	45;"	d	file:
EATA_REG_OF_TZC_REGION_ATTRIBUTES	eata_api.c	53;"	d	file:
EATA_REG_OF_TZC_REGION_BASE_HIGH	eata_api.c	50;"	d	file:
EATA_REG_OF_TZC_REGION_BASE_LOW	eata_api.c	49;"	d	file:
EATA_REG_OF_TZC_REGION_ID_ACCESS0	eata_api.c	54;"	d	file:
EATA_REG_OF_TZC_REGION_ID_ACCESS1	eata_api.c	55;"	d	file:
EATA_REG_OF_TZC_REGION_ID_ACCESS2	eata_api.c	56;"	d	file:
EATA_REG_OF_TZC_REGION_ID_ACCESS3	eata_api.c	57;"	d	file:
EATA_REG_OF_TZC_REGION_TOP_HIGH	eata_api.c	52;"	d	file:
EATA_REG_OF_TZC_REGION_TOP_LOW	eata_api.c	51;"	d	file:
EATA_REG_OF_TZC_SPEC_CTRL	eata_api.c	46;"	d	file:
EATA_REG_OF_VF_CFG_EN	eata_api.c	68;"	d	file:
EATA_REG_OF_VMINT_CTRL_HIGH	eata_api.c	66;"	d	file:
EATA_REG_OF_VMINT_CTRL_LOW	eata_api.c	65;"	d	file:
EATA_REG_OF_VMINT_ST_HIGH	eata_api.c	64;"	d	file:
EATA_REG_OF_VMINT_ST_LOW	eata_api.c	63;"	d	file:
EATA_TF_CFG_MC_BASE	comm_define.h	1078;"	d
EATA_TF_CFG_MC_LIMIT	comm_define.h	1079;"	d
EATA_VF_NUM	eata_api.c	28;"	d	file:
EATA_VF_NUM_PER_GPU	eata_api.c	31;"	d	file:
EATA_VID_NUM	eata_api.c	30;"	d	file:
EFUSE_BITS_ADDR_WIDTH	comm_define.h	1259;"	d
EFUSE_BITS_NUM	comm_define.h	1261;"	d
EFUSE_BYTE_ADDR_WIDTH	comm_define.h	1260;"	d
EFUSE_BYTE_NUM	comm_define.h	1267;"	d
EFUSE_CFG_BASE	comm_define.h	58;"	d
EFUSE_CFG_LIMIT	comm_define.h	59;"	d
EFUSE_DW_NUM	comm_define.h	1268;"	d
EFUSE_TRST_BITS_NUM	comm_define.h	1270;"	d
EFUSE_TRST_BYTE_NUM	comm_define.h	1271;"	d
EFUSE_TRST_DW_NUM	comm_define.h	1272;"	d
EFUSE_X_NUM	comm_define.h	1269;"	d
EMU_DBG_BASE	module_reg.h	12;"	d
FECB	mt-emu-intr.c	40;"	d	file:
FECM	mt-emu-intr.c	41;"	d	file:
FEC_CFG_FLAG	comm_define.h	1018;"	d
FEC_CMP_FILE_A_NAME	comm_define.h	1037;"	d
FEC_CMP_FILE_B_NAME	comm_define.h	1038;"	d
FEC_CMP_FILE_LINES	comm_define.h	1039;"	d
FEC_COMM_BASE	comm_define.h	1051;"	d
FEC_DUMP_FILE_ADDR	comm_define.h	1034;"	d
FEC_DUMP_FILE_BYTES	comm_define.h	1035;"	d
FEC_DUMP_FILE_MODE	comm_define.h	1031;"	d
FEC_DUMP_FILE_NAME	comm_define.h	1030;"	d
FEC_DUMP_FILE_OFFSET	comm_define.h	1032;"	d
FEC_DUMP_FILE_SIZE	comm_define.h	1033;"	d
FEC_DUMP_FILE_WIDTH	comm_define.h	1036;"	d
FEC_LOAD_CODE_FLAG	comm_define.h	1065;"	d
FEC_LOAD_FILE_ADDR	comm_define.h	1027;"	d
FEC_LOAD_FILE_BYTES	comm_define.h	1028;"	d
FEC_LOAD_FILE_NAME	comm_define.h	1024;"	d
FEC_LOAD_FILE_OFFSET	comm_define.h	1025;"	d
FEC_LOAD_FILE_SIZE	comm_define.h	1026;"	d
FEC_LOAD_FILE_WIDTH	comm_define.h	1029;"	d
FEC_PRINT_ADDR	comm_define.h	1041;"	d
FEC_PRINT_TYPE	comm_define.h	1040;"	d
FEC_SRAM_BASE	comm_define.h	532;"	d
FEC_SRAM_LIMIT	comm_define.h	533;"	d
FEC_TOOL_BASE	comm_define.h	968;"	d
FE_AMT_BASE	reg_define.h	221;"	d
FE_AMT_CFG_BASE	comm_define.h	44;"	d
FE_AMT_CFG_LIMIT	comm_define.h	45;"	d
FE_CRG_CFG_BASE	comm_define.h	40;"	d
FE_CRG_CFG_LIMIT	comm_define.h	41;"	d
FE_GIC_CFG_BASE	comm_define.h	30;"	d
FE_GIC_CFG_LIMIT	comm_define.h	31;"	d
FE_SS_CFG_AUD_BASE	comm_define.h	34;"	d
FE_SS_CFG_AUD_LIMIT	comm_define.h	35;"	d
FE_SS_CFG_NS_BASE	comm_define.h	36;"	d
FE_SS_CFG_NS_LIMIT	comm_define.h	37;"	d
FE_SS_CFG_S_BASE	comm_define.h	38;"	d
FE_SS_CFG_S_LIMIT	comm_define.h	39;"	d
FE_SS_NOC_CFG_BASE	comm_define.h	370;"	d
FE_SS_NOC_CFG_LIMIT	comm_define.h	371;"	d
FE_TIMER_CFG_BASE	comm_define.h	50;"	d
FE_TIMER_CFG_LIMIT	comm_define.h	51;"	d
FE_TS_CFG_BASE	comm_define.h	46;"	d
FE_TS_CFG_LIMIT	comm_define.h	47;"	d
FE_TS_CFG_RO_BASE	comm_define.h	48;"	d
FE_TS_CFG_RO_LIMIT	comm_define.h	49;"	d
FE_TZC_CFG_BASE	comm_define.h	42;"	d
FE_TZC_CFG_LIMIT	comm_define.h	43;"	d
FE_UART_CFG_BASE	comm_define.h	32;"	d
FE_UART_CFG_LIMIT	comm_define.h	33;"	d
FLASH_NS_BASE	comm_define.h	360;"	d
FLASH_NS_LIMIT	comm_define.h	361;"	d
FLASH_S_BASE	comm_define.h	612;"	d
FLASH_S_LIMIT	comm_define.h	613;"	d
GET_CH_32	mt-emu-mtdma-bare.h	136;"	d
GET_COMM_32	mt-emu-mtdma-bare.h	130;"	d
GET_LL_32	mt-emu-mtdma-bare.h	142;"	d
GIC_EXTRA_SPI_NUM	comm_define.h	1207;"	d
GIC_INTS_NUM	comm_define.h	1208;"	d
GIC_MIN_PRI	comm_define.h	1205;"	d
GIC_SGI_PPI_NUM	comm_define.h	1206;"	d
GPU2BAR	module_reg.h	9;"	d
GPU_0_CFG_BASE	comm_define.h	340;"	d
GPU_0_CFG_LIMIT	comm_define.h	341;"	d
GPU_1_CFG_BASE	comm_define.h	342;"	d
GPU_1_CFG_LIMIT	comm_define.h	343;"	d
GPU_2_CFG_BASE	comm_define.h	344;"	d
GPU_2_CFG_LIMIT	comm_define.h	345;"	d
GPU_3_CFG_BASE	comm_define.h	346;"	d
GPU_3_CFG_LIMIT	comm_define.h	347;"	d
GPU_4_CFG_BASE	comm_define.h	348;"	d
GPU_4_CFG_LIMIT	comm_define.h	349;"	d
GPU_5_CFG_BASE	comm_define.h	350;"	d
GPU_5_CFG_LIMIT	comm_define.h	351;"	d
GPU_6_CFG_BASE	comm_define.h	352;"	d
GPU_6_CFG_LIMIT	comm_define.h	353;"	d
GPU_7_CFG_BASE	comm_define.h	354;"	d
GPU_7_CFG_LIMIT	comm_define.h	355;"	d
GPU_AMT_0_CFG_BASE	comm_define.h	260;"	d
GPU_AMT_0_CFG_LIMIT	comm_define.h	261;"	d
GPU_AMT_1_CFG_BASE	comm_define.h	270;"	d
GPU_AMT_1_CFG_LIMIT	comm_define.h	271;"	d
GPU_AMT_2_CFG_BASE	comm_define.h	280;"	d
GPU_AMT_2_CFG_LIMIT	comm_define.h	281;"	d
GPU_AMT_3_CFG_BASE	comm_define.h	290;"	d
GPU_AMT_3_CFG_LIMIT	comm_define.h	291;"	d
GPU_AMT_4_CFG_BASE	comm_define.h	300;"	d
GPU_AMT_4_CFG_LIMIT	comm_define.h	301;"	d
GPU_AMT_5_CFG_BASE	comm_define.h	310;"	d
GPU_AMT_5_CFG_LIMIT	comm_define.h	311;"	d
GPU_AMT_6_CFG_BASE	comm_define.h	320;"	d
GPU_AMT_6_CFG_LIMIT	comm_define.h	321;"	d
GPU_AMT_7_CFG_BASE	comm_define.h	330;"	d
GPU_AMT_7_CFG_LIMIT	comm_define.h	331;"	d
GPU_AMT_CFG_BASE	comm_define.h	678;"	d
GPU_AMT_CFG_LIMIT	comm_define.h	679;"	d
GPU_BAR0_SHARED_SRAM_BASE	comm_define.h	15;"	d
GPU_BAR2_SHARED_SRAM_BASE	comm_define.h	16;"	d
GPU_BAR4_SHARED_SRAM_BASE	comm_define.h	17;"	d
GPU_COMM_BASE	comm_define.h	1073;"	d
GPU_CORE_NUM	comm_define.h	1194;"	d
GPU_CRG_0_CFG_BASE	comm_define.h	94;"	d
GPU_CRG_0_CFG_LIMIT	comm_define.h	95;"	d
GPU_CRG_1_CFG_BASE	comm_define.h	96;"	d
GPU_CRG_1_CFG_LIMIT	comm_define.h	97;"	d
GPU_CRG_2_CFG_BASE	comm_define.h	98;"	d
GPU_CRG_2_CFG_LIMIT	comm_define.h	99;"	d
GPU_CRG_3_CFG_BASE	comm_define.h	100;"	d
GPU_CRG_3_CFG_LIMIT	comm_define.h	101;"	d
GPU_CRG_CFG_BASE	comm_define.h	642;"	d
GPU_CRG_CFG_LIMIT	comm_define.h	643;"	d
GPU_EATA_0_DS_CFG_BASE	comm_define.h	268;"	d
GPU_EATA_0_DS_CFG_LIMIT	comm_define.h	269;"	d
GPU_EATA_0_GC_CFG_BASE	comm_define.h	266;"	d
GPU_EATA_0_GC_CFG_LIMIT	comm_define.h	267;"	d
GPU_EATA_0_TF_CFG_BASE	comm_define.h	264;"	d
GPU_EATA_0_TF_CFG_LIMIT	comm_define.h	265;"	d
GPU_EATA_1_DS_CFG_BASE	comm_define.h	278;"	d
GPU_EATA_1_DS_CFG_LIMIT	comm_define.h	279;"	d
GPU_EATA_1_GC_CFG_BASE	comm_define.h	276;"	d
GPU_EATA_1_GC_CFG_LIMIT	comm_define.h	277;"	d
GPU_EATA_1_TF_CFG_BASE	comm_define.h	274;"	d
GPU_EATA_1_TF_CFG_LIMIT	comm_define.h	275;"	d
GPU_EATA_2_DS_CFG_BASE	comm_define.h	288;"	d
GPU_EATA_2_DS_CFG_LIMIT	comm_define.h	289;"	d
GPU_EATA_2_GC_CFG_BASE	comm_define.h	286;"	d
GPU_EATA_2_GC_CFG_LIMIT	comm_define.h	287;"	d
GPU_EATA_2_TF_CFG_BASE	comm_define.h	284;"	d
GPU_EATA_2_TF_CFG_LIMIT	comm_define.h	285;"	d
GPU_EATA_3_DS_CFG_BASE	comm_define.h	298;"	d
GPU_EATA_3_DS_CFG_LIMIT	comm_define.h	299;"	d
GPU_EATA_3_GC_CFG_BASE	comm_define.h	296;"	d
GPU_EATA_3_GC_CFG_LIMIT	comm_define.h	297;"	d
GPU_EATA_3_TF_CFG_BASE	comm_define.h	294;"	d
GPU_EATA_3_TF_CFG_LIMIT	comm_define.h	295;"	d
GPU_EATA_4_DS_CFG_BASE	comm_define.h	308;"	d
GPU_EATA_4_DS_CFG_LIMIT	comm_define.h	309;"	d
GPU_EATA_4_GC_CFG_BASE	comm_define.h	306;"	d
GPU_EATA_4_GC_CFG_LIMIT	comm_define.h	307;"	d
GPU_EATA_4_TF_CFG_BASE	comm_define.h	304;"	d
GPU_EATA_4_TF_CFG_LIMIT	comm_define.h	305;"	d
GPU_EATA_5_DS_CFG_BASE	comm_define.h	318;"	d
GPU_EATA_5_DS_CFG_LIMIT	comm_define.h	319;"	d
GPU_EATA_5_GC_CFG_BASE	comm_define.h	316;"	d
GPU_EATA_5_GC_CFG_LIMIT	comm_define.h	317;"	d
GPU_EATA_5_TF_CFG_BASE	comm_define.h	314;"	d
GPU_EATA_5_TF_CFG_LIMIT	comm_define.h	315;"	d
GPU_EATA_6_DS_CFG_BASE	comm_define.h	328;"	d
GPU_EATA_6_DS_CFG_LIMIT	comm_define.h	329;"	d
GPU_EATA_6_GC_CFG_BASE	comm_define.h	326;"	d
GPU_EATA_6_GC_CFG_LIMIT	comm_define.h	327;"	d
GPU_EATA_6_TF_CFG_BASE	comm_define.h	324;"	d
GPU_EATA_6_TF_CFG_LIMIT	comm_define.h	325;"	d
GPU_EATA_7_DS_CFG_BASE	comm_define.h	338;"	d
GPU_EATA_7_DS_CFG_LIMIT	comm_define.h	339;"	d
GPU_EATA_7_GC_CFG_BASE	comm_define.h	336;"	d
GPU_EATA_7_GC_CFG_LIMIT	comm_define.h	337;"	d
GPU_EATA_7_TF_CFG_BASE	comm_define.h	334;"	d
GPU_EATA_7_TF_CFG_LIMIT	comm_define.h	335;"	d
GPU_EATA_DS_CFG_BASE	comm_define.h	686;"	d
GPU_EATA_DS_CFG_LIMIT	comm_define.h	687;"	d
GPU_EATA_GC_CFG_BASE	comm_define.h	684;"	d
GPU_EATA_GC_CFG_LIMIT	comm_define.h	685;"	d
GPU_EATA_TF_CFG_BASE	comm_define.h	682;"	d
GPU_EATA_TF_CFG_LIMIT	comm_define.h	683;"	d
GPU_OSID	module_reg.h	49;"	d
GPU_REG_BASE	comm_define.h	24;"	d
GPU_SS_CFG_NS_BASE	comm_define.h	356;"	d
GPU_SS_CFG_NS_LIMIT	comm_define.h	357;"	d
GPU_SS_CFG_S_BASE	comm_define.h	358;"	d
GPU_SS_CFG_S_LIMIT	comm_define.h	359;"	d
GPU_SS_NS_BASE	comm_define.h	1086;"	d
GPU_SS_NS_LIMIT	comm_define.h	1087;"	d
GPU_SS_S_BASE	comm_define.h	1088;"	d
GPU_SS_S_LIMIT	comm_define.h	1089;"	d
GPU_TZC_0_CFG_BASE	comm_define.h	262;"	d
GPU_TZC_0_CFG_LIMIT	comm_define.h	263;"	d
GPU_TZC_1_CFG_BASE	comm_define.h	272;"	d
GPU_TZC_1_CFG_LIMIT	comm_define.h	273;"	d
GPU_TZC_2_CFG_BASE	comm_define.h	282;"	d
GPU_TZC_2_CFG_LIMIT	comm_define.h	283;"	d
GPU_TZC_3_CFG_BASE	comm_define.h	292;"	d
GPU_TZC_3_CFG_LIMIT	comm_define.h	293;"	d
GPU_TZC_4_CFG_BASE	comm_define.h	302;"	d
GPU_TZC_4_CFG_LIMIT	comm_define.h	303;"	d
GPU_TZC_5_CFG_BASE	comm_define.h	312;"	d
GPU_TZC_5_CFG_LIMIT	comm_define.h	313;"	d
GPU_TZC_6_CFG_BASE	comm_define.h	322;"	d
GPU_TZC_6_CFG_LIMIT	comm_define.h	323;"	d
GPU_TZC_7_CFG_BASE	comm_define.h	332;"	d
GPU_TZC_7_CFG_LIMIT	comm_define.h	333;"	d
GPU_TZC_CFG_BASE	comm_define.h	680;"	d
GPU_TZC_CFG_LIMIT	comm_define.h	681;"	d
HDCP_0_CFG_BASE	comm_define.h	144;"	d
HDCP_0_CFG_LIMIT	comm_define.h	145;"	d
HDCP_1_CFG_BASE	comm_define.h	146;"	d
HDCP_1_CFG_LIMIT	comm_define.h	147;"	d
HDCP_2_CFG_BASE	comm_define.h	148;"	d
HDCP_2_CFG_LIMIT	comm_define.h	149;"	d
HDCP_3_CFG_BASE	comm_define.h	150;"	d
HDCP_3_CFG_LIMIT	comm_define.h	151;"	d
HDCP_CFG_BASE	comm_define.h	654;"	d
HDCP_CFG_LIMIT	comm_define.h	655;"	d
HEIGHT	mm.c	31;"	d	file:
HOST	mt-emu-intr.c	42;"	d	file:
HOST_COMM_BASE	comm_define.h	1053;"	d
I2C_MST0_CFG_BASE	comm_define.h	66;"	d
I2C_MST0_CFG_LIMIT	comm_define.h	67;"	d
I2C_MST1_CFG_BASE	comm_define.h	68;"	d
I2C_MST1_CFG_LIMIT	comm_define.h	69;"	d
I2C_MST_CFG_BASE	comm_define.h	640;"	d
I2C_MST_CFG_LIMIT	comm_define.h	641;"	d
I2C_MST_COMM_BASE	comm_define.h	1058;"	d
I2C_SLV_CFG_BASE	comm_define.h	88;"	d
I2C_SLV_CFG_LIMIT	comm_define.h	89;"	d
I2S_0_CFG_BASE	comm_define.h	168;"	d
I2S_0_CFG_LIMIT	comm_define.h	169;"	d
I2S_1_CFG_BASE	comm_define.h	170;"	d
I2S_1_CFG_LIMIT	comm_define.h	171;"	d
I2S_2_CFG_BASE	comm_define.h	172;"	d
I2S_2_CFG_LIMIT	comm_define.h	173;"	d
I2S_3_CFG_BASE	comm_define.h	174;"	d
I2S_3_CFG_LIMIT	comm_define.h	175;"	d
I2S_CFG_BASE	comm_define.h	660;"	d
I2S_CFG_LIMIT	comm_define.h	661;"	d
I2S_COMM_BASE	comm_define.h	1059;"	d
I2S_NUM	comm_define.h	1189;"	d
IATU_INB_NUM	mt-emu.h	16;"	d
IATU_NUM	mt-emu-drv.h	47;"	d
IATU_OUTB_NUM	mt-emu.h	15;"	d
INTD_CFG_BASE	comm_define.h	86;"	d
INTD_CFG_LIMIT	comm_define.h	87;"	d
INTD_ERR	qy_intd_def.h	10;"	d
INTD_INTS_NUM	comm_define.h	1204;"	d
INTD_PLC	qy_intd_def.h	255;"	d
INTD_PLC_DSP	qy_intd_def.h	260;"	d
INTD_PLC_FEC	qy_intd_def.h	258;"	d
INTD_PLC_PCIE	qy_intd_def.h	259;"	d
INTD_PLC_SMC	qy_intd_def.h	257;"	d
INTD_RES_ERR_NUM	comm_define.h	1203;"	d
INTD_SGI	qy_intd_def.h	14;"	d
INTD_SGI_BASE	qy_intd_def.h	11;"	d
INTD_SGI_DSP_CMD	qy_intd_def.h	20;"	d
INTD_SGI_DSP_RES	qy_intd_def.h	21;"	d
INTD_SGI_FEC_CMD	qy_intd_def.h	22;"	d
INTD_SGI_FEC_RES	qy_intd_def.h	23;"	d
INTD_SGI_NUM	comm_define.h	1202;"	d
INTD_SGI_PF0_TEST	qy_intd_def.h	18;"	d
INTD_SGI_PF1_TEST	qy_intd_def.h	19;"	d
INTD_SGI_SMC_CMD	qy_intd_def.h	24;"	d
INTD_SGI_SMC_RES	qy_intd_def.h	25;"	d
INTD_SPI	qy_intd_def.h	15;"	d
INTD_SPI_AUD_IRQ	qy_intd_def.h	53;"	d
INTD_SPI_BASE	qy_intd_def.h	12;"	d
INTD_SPI_BIF_INT_O	qy_intd_def.h	29;"	d
INTD_SPI_BODA955_INTR	qy_intd_def.h	126;"	d
INTD_SPI_CLKREQ_IRQ	qy_intd_def.h	41;"	d
INTD_SPI_CONNECT_SUBM_PVTC_IRQ	qy_intd_def.h	167;"	d
INTD_SPI_DISP_SS_OTHER_I2S0_IRQ	qy_intd_def.h	58;"	d
INTD_SPI_DISP_SS_OTHER_I2S1_IRQ	qy_intd_def.h	59;"	d
INTD_SPI_DISP_SS_OTHER_I2S2_IRQ	qy_intd_def.h	60;"	d
INTD_SPI_DISP_SS_OTHER_I2S3_IRQ	qy_intd_def.h	61;"	d
INTD_SPI_DISP_TZCINT	qy_intd_def.h	163;"	d
INTD_SPI_DMA_INT	qy_intd_def.h	28;"	d
INTD_SPI_DPC0_IRQ	qy_intd_def.h	54;"	d
INTD_SPI_DPC1_IRQ	qy_intd_def.h	55;"	d
INTD_SPI_DPC2_IRQ	qy_intd_def.h	56;"	d
INTD_SPI_DPC3_IRQ	qy_intd_def.h	57;"	d
INTD_SPI_DPTX0_DP	qy_intd_def.h	98;"	d
INTD_SPI_DPTX0_HPI	qy_intd_def.h	100;"	d
INTD_SPI_DPTX0_TRNG	qy_intd_def.h	99;"	d
INTD_SPI_DPTX1_DP	qy_intd_def.h	101;"	d
INTD_SPI_DPTX1_HPI	qy_intd_def.h	103;"	d
INTD_SPI_DPTX1_TRNG	qy_intd_def.h	102;"	d
INTD_SPI_DPTX2_DP	qy_intd_def.h	104;"	d
INTD_SPI_DPTX2_HPI	qy_intd_def.h	106;"	d
INTD_SPI_DPTX2_TRNG	qy_intd_def.h	105;"	d
INTD_SPI_DPTX3_DP	qy_intd_def.h	107;"	d
INTD_SPI_DPTX3_HPI	qy_intd_def.h	109;"	d
INTD_SPI_DPTX3_TRNG	qy_intd_def.h	108;"	d
INTD_SPI_DSC0_INTR	qy_intd_def.h	62;"	d
INTD_SPI_DSC1_INTR	qy_intd_def.h	63;"	d
INTD_SPI_DSC2_INTR	qy_intd_def.h	64;"	d
INTD_SPI_DSC3_INTR	qy_intd_def.h	65;"	d
INTD_SPI_FEC_TZCINT	qy_intd_def.h	157;"	d
INTD_SPI_FE_DMA_CH_MRG_INTR	qy_intd_def.h	45;"	d
INTD_SPI_FE_DMA_COMM_ALARM_INTR	qy_intd_def.h	46;"	d
INTD_SPI_FE_SS_IRQ	qy_intd_def.h	47;"	d
INTD_SPI_FE_TIMER0_INTC_INT	qy_intd_def.h	49;"	d
INTD_SPI_FE_TIMER1_INTC_INT	qy_intd_def.h	50;"	d
INTD_SPI_FE_TIMER2_INTC_INT	qy_intd_def.h	51;"	d
INTD_SPI_FE_TO_PCIE_SGI	qy_intd_def.h	187;"	d
INTD_SPI_FE_TO_SMC_SGI	qy_intd_def.h	186;"	d
INTD_SPI_FE_WDOG_RST_INT	qy_intd_def.h	52;"	d
INTD_SPI_GPU0_EATA_INT	qy_intd_def.h	141;"	d
INTD_SPI_GPU0_IRQ	qy_intd_def.h	66;"	d
INTD_SPI_GPU0_TZC_INT	qy_intd_def.h	142;"	d
INTD_SPI_GPU1_EATA_INT	qy_intd_def.h	143;"	d
INTD_SPI_GPU1_IRQ	qy_intd_def.h	67;"	d
INTD_SPI_GPU1_TZC_INT	qy_intd_def.h	144;"	d
INTD_SPI_GPU2_EATA_INT	qy_intd_def.h	145;"	d
INTD_SPI_GPU2_IRQ	qy_intd_def.h	68;"	d
INTD_SPI_GPU2_TZC_INT	qy_intd_def.h	146;"	d
INTD_SPI_GPU3_EATA_INT	qy_intd_def.h	147;"	d
INTD_SPI_GPU3_IRQ	qy_intd_def.h	69;"	d
INTD_SPI_GPU3_TZC_INT	qy_intd_def.h	148;"	d
INTD_SPI_GPU4_EATA_INT	qy_intd_def.h	149;"	d
INTD_SPI_GPU4_IRQ	qy_intd_def.h	70;"	d
INTD_SPI_GPU4_TZC_INT	qy_intd_def.h	150;"	d
INTD_SPI_GPU5_EATA_INT	qy_intd_def.h	151;"	d
INTD_SPI_GPU5_IRQ	qy_intd_def.h	71;"	d
INTD_SPI_GPU5_TZC_INT	qy_intd_def.h	152;"	d
INTD_SPI_GPU6_EATA_INT	qy_intd_def.h	153;"	d
INTD_SPI_GPU6_IRQ	qy_intd_def.h	72;"	d
INTD_SPI_GPU6_TZC_INT	qy_intd_def.h	154;"	d
INTD_SPI_GPU7_EATA_INT	qy_intd_def.h	155;"	d
INTD_SPI_GPU7_IRQ	qy_intd_def.h	73;"	d
INTD_SPI_GPU7_TZC_INT	qy_intd_def.h	156;"	d
INTD_SPI_I2C0_INT	qy_intd_def.h	31;"	d
INTD_SPI_I2C1_INT	qy_intd_def.h	32;"	d
INTD_SPI_I2CS_INT	qy_intd_def.h	33;"	d
INTD_SPI_INT_NUM	comm_define.h	1200;"	d
INTD_SPI_IRQ_MSS_LLC0	qy_intd_def.h	74;"	d
INTD_SPI_IRQ_MSS_LLC1	qy_intd_def.h	75;"	d
INTD_SPI_IRQ_MSS_LLC10	qy_intd_def.h	84;"	d
INTD_SPI_IRQ_MSS_LLC11	qy_intd_def.h	85;"	d
INTD_SPI_IRQ_MSS_LLC12	qy_intd_def.h	86;"	d
INTD_SPI_IRQ_MSS_LLC13	qy_intd_def.h	87;"	d
INTD_SPI_IRQ_MSS_LLC14	qy_intd_def.h	88;"	d
INTD_SPI_IRQ_MSS_LLC15	qy_intd_def.h	89;"	d
INTD_SPI_IRQ_MSS_LLC16	qy_intd_def.h	90;"	d
INTD_SPI_IRQ_MSS_LLC17	qy_intd_def.h	91;"	d
INTD_SPI_IRQ_MSS_LLC18	qy_intd_def.h	92;"	d
INTD_SPI_IRQ_MSS_LLC19	qy_intd_def.h	93;"	d
INTD_SPI_IRQ_MSS_LLC2	qy_intd_def.h	76;"	d
INTD_SPI_IRQ_MSS_LLC20	qy_intd_def.h	94;"	d
INTD_SPI_IRQ_MSS_LLC21	qy_intd_def.h	95;"	d
INTD_SPI_IRQ_MSS_LLC22	qy_intd_def.h	96;"	d
INTD_SPI_IRQ_MSS_LLC23	qy_intd_def.h	97;"	d
INTD_SPI_IRQ_MSS_LLC3	qy_intd_def.h	77;"	d
INTD_SPI_IRQ_MSS_LLC4	qy_intd_def.h	78;"	d
INTD_SPI_IRQ_MSS_LLC5	qy_intd_def.h	79;"	d
INTD_SPI_IRQ_MSS_LLC6	qy_intd_def.h	80;"	d
INTD_SPI_IRQ_MSS_LLC7	qy_intd_def.h	81;"	d
INTD_SPI_IRQ_MSS_LLC8	qy_intd_def.h	82;"	d
INTD_SPI_IRQ_MSS_LLC9	qy_intd_def.h	83;"	d
INTD_SPI_JPEG0_INTR	qy_intd_def.h	137;"	d
INTD_SPI_JPEG1_INTR	qy_intd_def.h	138;"	d
INTD_SPI_JPEG2_INTR	qy_intd_def.h	139;"	d
INTD_SPI_JPEG3_INTR	qy_intd_def.h	140;"	d
INTD_SPI_MTLINK_SS0_INT1	qy_intd_def.h	168;"	d
INTD_SPI_MTLINK_SS0_INT2	qy_intd_def.h	169;"	d
INTD_SPI_MTLINK_SS0_INT3	qy_intd_def.h	170;"	d
INTD_SPI_MTLINK_SS1_INT1	qy_intd_def.h	171;"	d
INTD_SPI_MTLINK_SS1_INT2	qy_intd_def.h	172;"	d
INTD_SPI_MTLINK_SS1_INT3	qy_intd_def.h	173;"	d
INTD_SPI_MTLINK_SS2_INT1	qy_intd_def.h	174;"	d
INTD_SPI_MTLINK_SS2_INT2	qy_intd_def.h	175;"	d
INTD_SPI_MTLINK_SS2_INT3	qy_intd_def.h	176;"	d
INTD_SPI_MTLINK_SS3_INT1	qy_intd_def.h	177;"	d
INTD_SPI_MTLINK_SS3_INT2	qy_intd_def.h	178;"	d
INTD_SPI_MTLINK_SS3_INT3	qy_intd_def.h	179;"	d
INTD_SPI_MTLINK_SS4_INT1	qy_intd_def.h	180;"	d
INTD_SPI_MTLINK_SS4_INT2	qy_intd_def.h	181;"	d
INTD_SPI_MTLINK_SS4_INT3	qy_intd_def.h	182;"	d
INTD_SPI_MTLINK_SS5_INT1	qy_intd_def.h	183;"	d
INTD_SPI_MTLINK_SS5_INT2	qy_intd_def.h	184;"	d
INTD_SPI_MTLINK_SS5_INT3	qy_intd_def.h	185;"	d
INTD_SPI_MTLINK_TZCINT0	qy_intd_def.h	192;"	d
INTD_SPI_MTLINK_TZCINT1	qy_intd_def.h	193;"	d
INTD_SPI_MTLINK_TZCINT2	qy_intd_def.h	194;"	d
INTD_SPI_MTLINK_TZCINT3	qy_intd_def.h	195;"	d
INTD_SPI_MTLINK_TZCINT4	qy_intd_def.h	196;"	d
INTD_SPI_MTLINK_TZCINT5	qy_intd_def.h	197;"	d
INTD_SPI_NUM	comm_define.h	1201;"	d
INTD_SPI_PAD_INTC_INT	qy_intd_def.h	35;"	d
INTD_SPI_PCIE_DMAC_EATA_INT	qy_intd_def.h	161;"	d
INTD_SPI_PCIE_INT_1	qy_intd_def.h	110;"	d
INTD_SPI_PCIE_INT_10	qy_intd_def.h	119;"	d
INTD_SPI_PCIE_INT_11	qy_intd_def.h	120;"	d
INTD_SPI_PCIE_INT_12	qy_intd_def.h	121;"	d
INTD_SPI_PCIE_INT_13	qy_intd_def.h	122;"	d
INTD_SPI_PCIE_INT_14	qy_intd_def.h	123;"	d
INTD_SPI_PCIE_INT_15	qy_intd_def.h	188;"	d
INTD_SPI_PCIE_INT_16	qy_intd_def.h	189;"	d
INTD_SPI_PCIE_INT_17	qy_intd_def.h	190;"	d
INTD_SPI_PCIE_INT_18	qy_intd_def.h	191;"	d
INTD_SPI_PCIE_INT_2	qy_intd_def.h	111;"	d
INTD_SPI_PCIE_INT_3	qy_intd_def.h	112;"	d
INTD_SPI_PCIE_INT_4	qy_intd_def.h	113;"	d
INTD_SPI_PCIE_INT_5	qy_intd_def.h	114;"	d
INTD_SPI_PCIE_INT_6	qy_intd_def.h	115;"	d
INTD_SPI_PCIE_INT_7	qy_intd_def.h	116;"	d
INTD_SPI_PCIE_INT_8	qy_intd_def.h	117;"	d
INTD_SPI_PCIE_INT_9	qy_intd_def.h	118;"	d
INTD_SPI_PCIE_TZCINT	qy_intd_def.h	162;"	d
INTD_SPI_PMU_GPIO_INT	qy_intd_def.h	40;"	d
INTD_SPI_PWM_NS_INTC_INT	qy_intd_def.h	44;"	d
INTD_SPI_PWM_S_INTC_INT	qy_intd_def.h	39;"	d
INTD_SPI_QSPI_S_T_MAIN_TIMEOUT	qy_intd_def.h	164;"	d
INTD_SPI_RES_NUM	comm_define.h	1199;"	d
INTD_SPI_SM_PLL_IN_LOCK_INT	qy_intd_def.h	125;"	d
INTD_SPI_SM_PLL_OUT_LOCK_INT	qy_intd_def.h	124;"	d
INTD_SPI_SM_TZCINT	qy_intd_def.h	160;"	d
INTD_SPI_SPI_BOOT_INTR	qy_intd_def.h	30;"	d
INTD_SPI_TE_NS_INT	qy_intd_def.h	43;"	d
INTD_SPI_TE_S_INT	qy_intd_def.h	42;"	d
INTD_SPI_TIMER0_INTC_INT	qy_intd_def.h	36;"	d
INTD_SPI_TIMER1_INTC_INT	qy_intd_def.h	37;"	d
INTD_SPI_TIMER2_INTC_INT	qy_intd_def.h	38;"	d
INTD_SPI_UART0_INTR	qy_intd_def.h	34;"	d
INTD_SPI_UART1_INTR	qy_intd_def.h	48;"	d
INTD_SPI_VID_NOC_EATA_INT_0	qy_intd_def.h	159;"	d
INTD_SPI_VID_NOC_EATA_INT_1	qy_intd_def.h	199;"	d
INTD_SPI_VID_NOC_EATA_INT_2	qy_intd_def.h	201;"	d
INTD_SPI_VID_NOC_TZCINT_0	qy_intd_def.h	158;"	d
INTD_SPI_VID_NOC_TZCINT_1	qy_intd_def.h	198;"	d
INTD_SPI_VID_NOC_TZCINT_2	qy_intd_def.h	200;"	d
INTD_SPI_WAVE517_0_VPU_INTR	qy_intd_def.h	127;"	d
INTD_SPI_WAVE517_1_VPU_INTR	qy_intd_def.h	128;"	d
INTD_SPI_WAVE517_2_VPU_INTR	qy_intd_def.h	129;"	d
INTD_SPI_WAVE517_3_VPU_INTR	qy_intd_def.h	130;"	d
INTD_SPI_WAVE517_4_VPU_INTR	qy_intd_def.h	131;"	d
INTD_SPI_WAVE517_5_VPU_INTR	qy_intd_def.h	132;"	d
INTD_SPI_WAVE627_0_VPU_INTR	qy_intd_def.h	133;"	d
INTD_SPI_WAVE627_1_VPU_INTR	qy_intd_def.h	134;"	d
INTD_SPI_WAVE627_2_VPU_INTR	qy_intd_def.h	135;"	d
INTD_SPI_WAVE627_3_VPU_INTR	qy_intd_def.h	136;"	d
INTD_TARGET	qy_intd_def.h	256;"	d
INTD_TARGET_DSP	qy_intd_def.h	264;"	d
INTD_TARGET_FEC	qy_intd_def.h	262;"	d
INTD_TARGET_PCIE	qy_intd_def.h	263;"	d
INTD_TARGET_SMC	qy_intd_def.h	261;"	d
INT_COMM_BASE	comm_define.h	1052;"	d
INT_NO_AUD	comm_define.h	1115;"	d
INT_NO_BIF	comm_define.h	1096;"	d
INT_NO_BODA955	comm_define.h	1127;"	d
INT_NO_CLKREQ	comm_define.h	1105;"	d
INT_NO_DISP_HDR0	comm_define.h	1141;"	d
INT_NO_DISP_HDR1	comm_define.h	1142;"	d
INT_NO_DISP_TZC	comm_define.h	1139;"	d
INT_NO_DP	comm_define.h	1121;"	d
INT_NO_DPC	comm_define.h	1116;"	d
INT_NO_DSC	comm_define.h	1118;"	d
INT_NO_FE_DMA_CH_MRG	comm_define.h	1109;"	d
INT_NO_FE_DMA_COMM_ALARM	comm_define.h	1110;"	d
INT_NO_FE_SS	comm_define.h	1111;"	d
INT_NO_FE_TIMER	comm_define.h	1113;"	d
INT_NO_FE_TO_PCIE	comm_define.h	1146;"	d
INT_NO_FE_TO_SMC	comm_define.h	1145;"	d
INT_NO_FE_TZC	comm_define.h	1133;"	d
INT_NO_FE_WDG_RST	comm_define.h	1114;"	d
INT_NO_GPU	comm_define.h	1119;"	d
INT_NO_GPU_EATA	comm_define.h	1131;"	d
INT_NO_GPU_TZC	comm_define.h	1132;"	d
INT_NO_HDCP	comm_define.h	1123;"	d
INT_NO_I2C_MST	comm_define.h	1098;"	d
INT_NO_I2S	comm_define.h	1117;"	d
INT_NO_JPEG	comm_define.h	1130;"	d
INT_NO_MSS_LLC	comm_define.h	1120;"	d
INT_NO_NOC_MTLINK_SS	comm_define.h	1144;"	d
INT_NO_NOC_MTLINK_TZC	comm_define.h	1148;"	d
INT_NO_NOC_PVT	comm_define.h	1143;"	d
INT_NO_PADC	comm_define.h	1101;"	d
INT_NO_PCIE_A	comm_define.h	1124;"	d
INT_NO_PCIE_B	comm_define.h	1147;"	d
INT_NO_PCIE_DMA_EATE	comm_define.h	1137;"	d
INT_NO_PCIE_TZC	comm_define.h	1138;"	d
INT_NO_PMU_GPIO	comm_define.h	1104;"	d
INT_NO_PWM_NS	comm_define.h	1108;"	d
INT_NO_PWM_S	comm_define.h	1103;"	d
INT_NO_QSPI	comm_define.h	1097;"	d
INT_NO_QSPI_TIMEOUT	comm_define.h	1140;"	d
INT_NO_SMBUS	comm_define.h	1099;"	d
INT_NO_SMC_DMAC	comm_define.h	1095;"	d
INT_NO_SM_PLL_IN_LOCK	comm_define.h	1126;"	d
INT_NO_SM_PLL_OUT_LOCK	comm_define.h	1125;"	d
INT_NO_SM_TZC	comm_define.h	1136;"	d
INT_NO_TE_NS	comm_define.h	1107;"	d
INT_NO_TE_S	comm_define.h	1106;"	d
INT_NO_TIMER	comm_define.h	1102;"	d
INT_NO_TRNG	comm_define.h	1122;"	d
INT_NO_UART0	comm_define.h	1100;"	d
INT_NO_UART1	comm_define.h	1112;"	d
INT_NO_VID_EATA0	comm_define.h	1135;"	d
INT_NO_VID_EATA1	comm_define.h	1150;"	d
INT_NO_VID_TZC0	comm_define.h	1134;"	d
INT_NO_VID_TZC1	comm_define.h	1149;"	d
INT_NO_WAVE517	comm_define.h	1128;"	d
INT_NO_WAVE627	comm_define.h	1129;"	d
INT_SEC_BASE	comm_define.h	1055;"	d
IRQ_DISABLE	mt-emu-drv.h	/^    IRQ_DISABLE                     = 0,$/;"	e	enum:__anon9
IRQ_LEGACY	mt-emu-drv.h	/^    IRQ_LEGACY                      = 1,$/;"	e	enum:__anon9
IRQ_MSI	mt-emu-drv.h	/^    IRQ_MSI                         = 2,$/;"	e	enum:__anon9
IRQ_MSIX	mt-emu-drv.h	/^    IRQ_MSIX                        = 4$/;"	e	enum:__anon9
JPEG_0_CFG_BASE	comm_define.h	222;"	d
JPEG_0_CFG_LIMIT	comm_define.h	223;"	d
JPEG_1_CFG_BASE	comm_define.h	224;"	d
JPEG_1_CFG_LIMIT	comm_define.h	225;"	d
JPEG_2_CFG_BASE	comm_define.h	226;"	d
JPEG_2_CFG_LIMIT	comm_define.h	227;"	d
JPEG_3_CFG_BASE	comm_define.h	228;"	d
JPEG_3_CFG_LIMIT	comm_define.h	229;"	d
JPEG_CFG_BASE	comm_define.h	664;"	d
JPEG_CFG_LIMIT	comm_define.h	665;"	d
KERNELDIR	Makefile	/^KERNELDIR ?= \/lib\/modules\/$(shell uname -r)\/build$/;"	m
KEY_TO_VALUE	mm.h	30;"	d
LADDR_APU	mt-emu-drv.h	79;"	d
LADDR_MTDMA_LL_RD	mt-emu-drv.h	81;"	d
LADDR_MTDMA_LL_WR	mt-emu-drv.h	80;"	d
LADDR_MTDMA_TEST	mt-emu-drv.h	92;"	d
LADDR_OUTBOUND	mt-emu-drv.h	70;"	d
LADDR_P2P	mt-emu-drv.h	95;"	d
LADDR_VGPU	mt-emu-drv.h	90;"	d
LADDR_VGPU_BASE	mt-emu-drv.h	86;"	d
LADDR_VGPU_BASE	mt-emu-drv.h	88;"	d
LEFT	mm.c	/^    LEFT,$/;"	e	enum:__anon11	file:
LINK0_MEM_BASE	comm_define.h	622;"	d
LINK0_MEM_LIMIT	comm_define.h	623;"	d
LINK1_MEM_BASE	comm_define.h	624;"	d
LINK1_MEM_LIMIT	comm_define.h	625;"	d
LINK2_MEM_BASE	comm_define.h	626;"	d
LINK2_MEM_LIMIT	comm_define.h	627;"	d
LINK3_MEM_BASE	comm_define.h	628;"	d
LINK3_MEM_LIMIT	comm_define.h	629;"	d
LINK_AMT_0_CFG_BASE	comm_define.h	478;"	d
LINK_AMT_0_CFG_LIMIT	comm_define.h	479;"	d
LINK_AMT_1_CFG_BASE	comm_define.h	492;"	d
LINK_AMT_1_CFG_LIMIT	comm_define.h	493;"	d
LINK_AMT_2_CFG_BASE	comm_define.h	506;"	d
LINK_AMT_2_CFG_LIMIT	comm_define.h	507;"	d
LINK_AMT_3_CFG_BASE	comm_define.h	520;"	d
LINK_AMT_3_CFG_LIMIT	comm_define.h	521;"	d
LINK_AMT_CFG_BASE	comm_define.h	821;"	d
LINK_AMT_CFG_LIMIT	comm_define.h	827;"	d
LINK_ITR_0_CFG_BASE	comm_define.h	474;"	d
LINK_ITR_0_CFG_LIMIT	comm_define.h	475;"	d
LINK_ITR_1_CFG_BASE	comm_define.h	488;"	d
LINK_ITR_1_CFG_LIMIT	comm_define.h	489;"	d
LINK_ITR_2_CFG_BASE	comm_define.h	502;"	d
LINK_ITR_2_CFG_LIMIT	comm_define.h	503;"	d
LINK_ITR_3_CFG_BASE	comm_define.h	516;"	d
LINK_ITR_3_CFG_LIMIT	comm_define.h	517;"	d
LINK_ITR_CFG_BASE	comm_define.h	797;"	d
LINK_ITR_CFG_LIMIT	comm_define.h	803;"	d
LINK_MEM_CFG_BASE	comm_define.h	917;"	d
LINK_MEM_CFG_LIMIT	comm_define.h	923;"	d
LINK_NOC_0_CFG_BASE	comm_define.h	484;"	d
LINK_NOC_0_CFG_LIMIT	comm_define.h	485;"	d
LINK_NOC_1_CFG_BASE	comm_define.h	498;"	d
LINK_NOC_1_CFG_LIMIT	comm_define.h	499;"	d
LINK_NOC_2_CFG_BASE	comm_define.h	512;"	d
LINK_NOC_2_CFG_LIMIT	comm_define.h	513;"	d
LINK_NOC_3_CFG_BASE	comm_define.h	526;"	d
LINK_NOC_3_CFG_LIMIT	comm_define.h	527;"	d
LINK_NOC_CFG_BASE	comm_define.h	929;"	d
LINK_NOC_CFG_LIMIT	comm_define.h	935;"	d
LINK_SRD_0_CFG_BASE	comm_define.h	472;"	d
LINK_SRD_0_CFG_LIMIT	comm_define.h	473;"	d
LINK_SRD_1_CFG_BASE	comm_define.h	486;"	d
LINK_SRD_1_CFG_LIMIT	comm_define.h	487;"	d
LINK_SRD_2_CFG_BASE	comm_define.h	500;"	d
LINK_SRD_2_CFG_LIMIT	comm_define.h	501;"	d
LINK_SRD_3_CFG_BASE	comm_define.h	514;"	d
LINK_SRD_3_CFG_LIMIT	comm_define.h	515;"	d
LINK_SRD_CFG_BASE	comm_define.h	785;"	d
LINK_SRD_CFG_LIMIT	comm_define.h	791;"	d
LINK_TZC_0_CFG_BASE	comm_define.h	476;"	d
LINK_TZC_0_CFG_LIMIT	comm_define.h	477;"	d
LINK_TZC_1_CFG_BASE	comm_define.h	490;"	d
LINK_TZC_1_CFG_LIMIT	comm_define.h	491;"	d
LINK_TZC_2_CFG_BASE	comm_define.h	504;"	d
LINK_TZC_2_CFG_LIMIT	comm_define.h	505;"	d
LINK_TZC_3_CFG_BASE	comm_define.h	518;"	d
LINK_TZC_3_CFG_LIMIT	comm_define.h	519;"	d
LINK_TZC_CFG_BASE	comm_define.h	809;"	d
LINK_TZC_CFG_LIMIT	comm_define.h	815;"	d
LINK_WRAP_0_CFG_BASE	comm_define.h	480;"	d
LINK_WRAP_0_CFG_LIMIT	comm_define.h	481;"	d
LINK_WRAP_1_CFG_BASE	comm_define.h	494;"	d
LINK_WRAP_1_CFG_LIMIT	comm_define.h	495;"	d
LINK_WRAP_2_CFG_BASE	comm_define.h	508;"	d
LINK_WRAP_2_CFG_LIMIT	comm_define.h	509;"	d
LINK_WRAP_3_CFG_BASE	comm_define.h	522;"	d
LINK_WRAP_3_CFG_LIMIT	comm_define.h	523;"	d
LINK_WRAP_CFG_BASE	comm_define.h	833;"	d
LINK_WRAP_CFG_LIMIT	comm_define.h	839;"	d
LINK_WRAP_H_0_CFG_BASE	comm_define.h	482;"	d
LINK_WRAP_H_0_CFG_LIMIT	comm_define.h	483;"	d
LINK_WRAP_H_1_CFG_BASE	comm_define.h	496;"	d
LINK_WRAP_H_1_CFG_LIMIT	comm_define.h	497;"	d
LINK_WRAP_H_2_CFG_BASE	comm_define.h	510;"	d
LINK_WRAP_H_2_CFG_LIMIT	comm_define.h	511;"	d
LINK_WRAP_H_3_CFG_BASE	comm_define.h	524;"	d
LINK_WRAP_H_3_CFG_LIMIT	comm_define.h	525;"	d
LINK_WRAP_H_CFG_BASE	comm_define.h	941;"	d
LINK_WRAP_H_CFG_LIMIT	comm_define.h	947;"	d
LLC_CFG_BASE	comm_define.h	1181;"	d
LLC_SRAM_SIZE	comm_define.h	962;"	d
LLC_WARP_0_0_CFG_BASE	comm_define.h	376;"	d
LLC_WARP_0_0_CFG_LIMIT	comm_define.h	377;"	d
LLC_WRAP_0_1_CFG_BASE	comm_define.h	378;"	d
LLC_WRAP_0_1_CFG_LIMIT	comm_define.h	379;"	d
LLC_WRAP_10_0_CFG_BASE	comm_define.h	416;"	d
LLC_WRAP_10_0_CFG_LIMIT	comm_define.h	417;"	d
LLC_WRAP_10_1_CFG_BASE	comm_define.h	418;"	d
LLC_WRAP_10_1_CFG_LIMIT	comm_define.h	419;"	d
LLC_WRAP_11_0_CFG_BASE	comm_define.h	420;"	d
LLC_WRAP_11_0_CFG_LIMIT	comm_define.h	421;"	d
LLC_WRAP_11_1_CFG_BASE	comm_define.h	422;"	d
LLC_WRAP_11_1_CFG_LIMIT	comm_define.h	423;"	d
LLC_WRAP_12_0_CFG_BASE	comm_define.h	424;"	d
LLC_WRAP_12_0_CFG_LIMIT	comm_define.h	425;"	d
LLC_WRAP_12_1_CFG_BASE	comm_define.h	426;"	d
LLC_WRAP_12_1_CFG_LIMIT	comm_define.h	427;"	d
LLC_WRAP_13_0_CFG_BASE	comm_define.h	428;"	d
LLC_WRAP_13_0_CFG_LIMIT	comm_define.h	429;"	d
LLC_WRAP_13_1_CFG_BASE	comm_define.h	430;"	d
LLC_WRAP_13_1_CFG_LIMIT	comm_define.h	431;"	d
LLC_WRAP_14_0_CFG_BASE	comm_define.h	432;"	d
LLC_WRAP_14_0_CFG_LIMIT	comm_define.h	433;"	d
LLC_WRAP_14_1_CFG_BASE	comm_define.h	434;"	d
LLC_WRAP_14_1_CFG_LIMIT	comm_define.h	435;"	d
LLC_WRAP_15_0_CFG_BASE	comm_define.h	436;"	d
LLC_WRAP_15_0_CFG_LIMIT	comm_define.h	437;"	d
LLC_WRAP_15_1_CFG_BASE	comm_define.h	438;"	d
LLC_WRAP_15_1_CFG_LIMIT	comm_define.h	439;"	d
LLC_WRAP_16_0_CFG_BASE	comm_define.h	440;"	d
LLC_WRAP_16_0_CFG_LIMIT	comm_define.h	441;"	d
LLC_WRAP_16_1_CFG_BASE	comm_define.h	442;"	d
LLC_WRAP_16_1_CFG_LIMIT	comm_define.h	443;"	d
LLC_WRAP_17_0_CFG_BASE	comm_define.h	444;"	d
LLC_WRAP_17_0_CFG_LIMIT	comm_define.h	445;"	d
LLC_WRAP_17_1_CFG_BASE	comm_define.h	446;"	d
LLC_WRAP_17_1_CFG_LIMIT	comm_define.h	447;"	d
LLC_WRAP_18_0_CFG_BASE	comm_define.h	448;"	d
LLC_WRAP_18_0_CFG_LIMIT	comm_define.h	449;"	d
LLC_WRAP_18_1_CFG_BASE	comm_define.h	450;"	d
LLC_WRAP_18_1_CFG_LIMIT	comm_define.h	451;"	d
LLC_WRAP_19_0_CFG_BASE	comm_define.h	452;"	d
LLC_WRAP_19_0_CFG_LIMIT	comm_define.h	453;"	d
LLC_WRAP_19_1_CFG_BASE	comm_define.h	454;"	d
LLC_WRAP_19_1_CFG_LIMIT	comm_define.h	455;"	d
LLC_WRAP_1_0_CFG_BASE	comm_define.h	380;"	d
LLC_WRAP_1_0_CFG_LIMIT	comm_define.h	381;"	d
LLC_WRAP_1_1_CFG_BASE	comm_define.h	382;"	d
LLC_WRAP_1_1_CFG_LIMIT	comm_define.h	383;"	d
LLC_WRAP_20_0_CFG_BASE	comm_define.h	456;"	d
LLC_WRAP_20_0_CFG_LIMIT	comm_define.h	457;"	d
LLC_WRAP_20_1_CFG_BASE	comm_define.h	458;"	d
LLC_WRAP_20_1_CFG_LIMIT	comm_define.h	459;"	d
LLC_WRAP_21_0_CFG_BASE	comm_define.h	460;"	d
LLC_WRAP_21_0_CFG_LIMIT	comm_define.h	461;"	d
LLC_WRAP_21_1_CFG_BASE	comm_define.h	462;"	d
LLC_WRAP_21_1_CFG_LIMIT	comm_define.h	463;"	d
LLC_WRAP_22_0_CFG_BASE	comm_define.h	464;"	d
LLC_WRAP_22_0_CFG_LIMIT	comm_define.h	465;"	d
LLC_WRAP_22_1_CFG_BASE	comm_define.h	466;"	d
LLC_WRAP_22_1_CFG_LIMIT	comm_define.h	467;"	d
LLC_WRAP_23_0_CFG_BASE	comm_define.h	468;"	d
LLC_WRAP_23_0_CFG_LIMIT	comm_define.h	469;"	d
LLC_WRAP_23_1_CFG_BASE	comm_define.h	470;"	d
LLC_WRAP_23_1_CFG_LIMIT	comm_define.h	471;"	d
LLC_WRAP_2_0_CFG_BASE	comm_define.h	384;"	d
LLC_WRAP_2_0_CFG_LIMIT	comm_define.h	385;"	d
LLC_WRAP_2_1_CFG_BASE	comm_define.h	386;"	d
LLC_WRAP_2_1_CFG_LIMIT	comm_define.h	387;"	d
LLC_WRAP_3_0_CFG_BASE	comm_define.h	388;"	d
LLC_WRAP_3_0_CFG_LIMIT	comm_define.h	389;"	d
LLC_WRAP_3_1_CFG_BASE	comm_define.h	390;"	d
LLC_WRAP_3_1_CFG_LIMIT	comm_define.h	391;"	d
LLC_WRAP_4_0_CFG_BASE	comm_define.h	392;"	d
LLC_WRAP_4_0_CFG_LIMIT	comm_define.h	393;"	d
LLC_WRAP_4_1_CFG_BASE	comm_define.h	394;"	d
LLC_WRAP_4_1_CFG_LIMIT	comm_define.h	395;"	d
LLC_WRAP_5_0_CFG_BASE	comm_define.h	396;"	d
LLC_WRAP_5_0_CFG_LIMIT	comm_define.h	397;"	d
LLC_WRAP_5_1_CFG_BASE	comm_define.h	398;"	d
LLC_WRAP_5_1_CFG_LIMIT	comm_define.h	399;"	d
LLC_WRAP_6_0_CFG_BASE	comm_define.h	400;"	d
LLC_WRAP_6_0_CFG_LIMIT	comm_define.h	401;"	d
LLC_WRAP_6_1_CFG_BASE	comm_define.h	402;"	d
LLC_WRAP_6_1_CFG_LIMIT	comm_define.h	403;"	d
LLC_WRAP_7_0_CFG_BASE	comm_define.h	404;"	d
LLC_WRAP_7_0_CFG_LIMIT	comm_define.h	405;"	d
LLC_WRAP_7_1_CFG_BASE	comm_define.h	406;"	d
LLC_WRAP_7_1_CFG_LIMIT	comm_define.h	407;"	d
LLC_WRAP_8_0_CFG_BASE	comm_define.h	408;"	d
LLC_WRAP_8_0_CFG_LIMIT	comm_define.h	409;"	d
LLC_WRAP_8_1_CFG_BASE	comm_define.h	410;"	d
LLC_WRAP_8_1_CFG_LIMIT	comm_define.h	411;"	d
LLC_WRAP_9_0_CFG_BASE	comm_define.h	412;"	d
LLC_WRAP_9_0_CFG_LIMIT	comm_define.h	413;"	d
LLC_WRAP_9_1_CFG_BASE	comm_define.h	414;"	d
LLC_WRAP_9_1_CFG_LIMIT	comm_define.h	415;"	d
LLC_WRAP_CFG_BASE	comm_define.h	688;"	d
LLC_WRAP_CFG_LIMIT	comm_define.h	736;"	d
LOWPOWER_CFG_FLAG	comm_define.h	1019;"	d
LVADDR_VGPU_MTDMA_LL_RD	mt-emu-drv.h	83;"	d
LVADDR_VGPU_MTDMA_LL_WR	mt-emu-drv.h	82;"	d
MAIN_NOC_CFG_BASE	comm_define.h	362;"	d
MAIN_NOC_CFG_LIMIT	comm_define.h	363;"	d
MAKE_KEY	mm.h	29;"	d
MAX	mm.c	32;"	d	file:
MC_CFG_BASE	comm_define.h	1084;"	d
MC_CFG_LIMIT	comm_define.h	1085;"	d
MEM_TRUSTENGINE_SIZE	reg_define.h	3443;"	d
MEM_TRUSTENGINE_SRAM_RADDR_OFFSET	reg_define.h	3446;"	d
MEM_TRUSTENGINE_SRAM_RDATA_OFFSET	reg_define.h	3447;"	d
MEM_TRUSTENGINE_SRAM_WADDR_OFFSET	reg_define.h	3444;"	d
MEM_TRUSTENGINE_SRAM_WDATA_OFFSET	reg_define.h	3445;"	d
META	mt-emu-intr.c	44;"	d	file:
MMU_MAX_CTXT_NUM	mmu_init_pagetable.h	31;"	d
MMU_MAX_PA_POOL_NUM	mmu_init_pagetable.h	40;"	d
MMU_MAX_VA_POOL_NUM	mmu_init_pagetable.h	33;"	d
MMU_PAGE_SIZE	mmu_init_pagetable.h	38;"	d
MMU_PAGE_SIZE_RAND_ENABLE	mmu_init_pagetable.h	37;"	d
MMU_PA_BASE_ADDR	mmu_init_pagetable.h	35;"	d
MMU_PC_BASE_ADDR	mmu_init_pagetable.h	42;"	d
MMU_PD_BASE_ADDR	mmu_init_pagetable.h	44;"	d
MMU_PR_BASE_ADDR	mmu_init_pagetable.h	43;"	d
MMU_PT_BASE_ADDR	mmu_init_pagetable.h	45;"	d
MMU_VA_BASE_ADDR	mmu_init_pagetable.h	34;"	d
MSIX_BIT_EN	module_reg.h	256;"	d
MSIX_CAP_OFF	module_reg.h	253;"	d
MSI_BIT_EN	module_reg.h	255;"	d
MSI_CAP_OFF	module_reg.h	252;"	d
MST0_ARLEN	mt-emu-mtdma-bare.h	119;"	d
MST0_AWLEN	mt-emu-mtdma-bare.h	120;"	d
MST1_ARLEN	mt-emu-mtdma-bare.h	121;"	d
MST1_AWLEN	mt-emu-mtdma-bare.h	122;"	d
MTDMA_BUF_SIZE	mt-emu-drv.h	100;"	d
MTDMA_BUF_SIZE	mt-emu-drv.h	102;"	d
MTDMA_BUF_ST	mt-emu-dmabuf.c	32;"	d	file:
MTDMA_BUF_START	mt-emu-drv.h	178;"	d
MTDMA_MAX_RD_CH	mt-emu-mtdma-core.h	22;"	d
MTDMA_MAX_WR_CH	mt-emu-mtdma-core.h	21;"	d
MTDMA_MF_MTDMA_COMPAT	mt-emu-gpu.c	38;"	d	file:
MTDMA_MF_MTDMA_COMPAT	mt-emu-vgpu.c	38;"	d	file:
MTDMA_MF_MTDMA_LEGACY	mt-emu-gpu.c	36;"	d	file:
MTDMA_MF_MTDMA_LEGACY	mt-emu-vgpu.c	36;"	d	file:
MTDMA_MF_MTDMA_UNROLL	mt-emu-gpu.c	37;"	d	file:
MTDMA_MF_MTDMA_UNROLL	mt-emu-vgpu.c	37;"	d	file:
MTDMA_MMU	mt-emu-drv.h	7;"	d
MTDMA_NATIVE	mt-emu-gpu.c	40;"	d	file:
MTDMA_NATIVE	mt-emu-vgpu.c	40;"	d	file:
MTDMA_NATIVE_PL	mt-emu-gpu.c	39;"	d	file:
MTDMA_NATIVE_PL	mt-emu-vgpu.c	39;"	d	file:
MTDMA_REQ_NONE	mt-emu-mtdma-core.h	/^	MTDMA_REQ_NONE = 0,$/;"	e	enum:mtdma_request
MTDMA_REQ_PAUSE	mt-emu-mtdma-core.h	/^	MTDMA_REQ_PAUSE$/;"	e	enum:mtdma_request
MTDMA_REQ_STOP	mt-emu-mtdma-core.h	/^	MTDMA_REQ_STOP,$/;"	e	enum:mtdma_request
MTDMA_SELF_TEST_PATTERN	mt-emu-drv.h	172;"	d
MTDMA_SELF_TEST_PATTERN_INC	mt-emu-drv.h	173;"	d
MTDMA_SELF_TEST_RANDOM	mt-emu-drv.h	174;"	d
MTDMA_SELF_TEST_SPEED	mt-emu-drv.h	175;"	d
MTDMA_ST_BUSY	mt-emu-mtdma-core.h	/^	MTDMA_ST_BUSY$/;"	e	enum:mtdma_status
MTDMA_ST_IDLE	mt-emu-mtdma-core.h	/^	MTDMA_ST_IDLE = 0,$/;"	e	enum:mtdma_status
MTDMA_ST_PAUSE	mt-emu-mtdma-core.h	/^	MTDMA_ST_PAUSE,$/;"	e	enum:mtdma_status
MTLINK_AMT_BASE	reg_define.h	226;"	d
MT_APU_NAME	mt-emu-drv.h	25;"	d
MT_DMA_COMM_BASE	comm_define.h	1090;"	d
MT_DMA_COM_BASE	reg_define.h	477;"	d
MT_DMA_RCH_BASE	reg_define.h	478;"	d
MT_DMA_WCH_BASE	reg_define.h	479;"	d
MT_EMU_TYPE_APU	mt-emu-drv.h	/^    MT_EMU_TYPE_APU                 ,$/;"	e	enum:__anon7
MT_EMU_TYPE_GPU	mt-emu-drv.h	/^    MT_EMU_TYPE_GPU                 = 0,$/;"	e	enum:__anon7
MT_EMU_TYPE_VGPU	mt-emu-drv.h	/^    MT_EMU_TYPE_VGPU                ,$/;"	e	enum:__anon7
MT_GPU_NAME	mt-emu-drv.h	24;"	d
MT_IOCTL_BAR_RW	mt-emu-drv.h	107;"	d
MT_IOCTL_CFG_RW	mt-emu-drv.h	108;"	d
MT_IOCTL_DMAISR_SET	mt-emu-drv.h	118;"	d
MT_IOCTL_GET_POWER	mt-emu-drv.h	112;"	d
MT_IOCTL_IPC	mt-emu-drv.h	114;"	d
MT_IOCTL_IRQ_INIT	mt-emu-drv.h	115;"	d
MT_IOCTL_MTDMA_BARE_RW	mt-emu-drv.h	116;"	d
MT_IOCTL_MTDMA_RW	mt-emu-drv.h	117;"	d
MT_IOCTL_READ_ROM	mt-emu-drv.h	109;"	d
MT_IOCTL_RESUME	mt-emu-drv.h	111;"	d
MT_IOCTL_SUSPEND	mt-emu-drv.h	110;"	d
MT_IOCTL_TRIG_INT	mt-emu-drv.h	119;"	d
MT_IOCTL_WAIT_INT	mt-emu-drv.h	113;"	d
MT_MTDMA_NAME	mt-emu-drv.h	27;"	d
MT_VGPU_NAME	mt-emu-drv.h	26;"	d
NAON_DOMAIN_NUM	comm_define.h	1274;"	d
NDS_PLIC_FEATURE_PREEMPT	qy_plic.h	9;"	d
NDS_PLIC_FEATURE_VECTORED	qy_plic.h	10;"	d
NOC	comm_define.h	1281;"	d
NOC_CRG_CFG_BASE	comm_define.h	92;"	d
NOC_CRG_CFG_LIMIT	comm_define.h	93;"	d
NOC_PMU_CFG_BASE	comm_define.h	106;"	d
NOC_PMU_CFG_LIMIT	comm_define.h	107;"	d
OUTB_LADDR	mt-emu-drv.h	91;"	d
P2P_OUTB_SIZE	mt-emu-drv.h	94;"	d
PADC_CFG_BASE	comm_define.h	84;"	d
PADC_CFG_LIMIT	comm_define.h	85;"	d
PAGE_SIZE_16KB	mmu_init_pagetable.h	/^	PAGE_SIZE_16KB,$/;"	e	enum:__anon12
PAGE_SIZE_256KB	mmu_init_pagetable.h	/^	PAGE_SIZE_256KB,$/;"	e	enum:__anon12
PAGE_SIZE_2MB	mmu_init_pagetable.h	/^	PAGE_SIZE_2MB,$/;"	e	enum:__anon12
PAGE_SIZE_32MB	mmu_init_pagetable.h	/^	PAGE_SIZE_32MB,$/;"	e	enum:__anon12
PAGE_SIZE_4KB	mmu_init_pagetable.h	/^	PAGE_SIZE_4KB,$/;"	e	enum:__anon12
PAGE_SIZE_512MB	mmu_init_pagetable.h	/^	PAGE_SIZE_512MB$/;"	e	enum:__anon12
PAGE_SIZE_64KB	mmu_init_pagetable.h	/^	PAGE_SIZE_64KB,$/;"	e	enum:__anon12
PAGE_SIZE_8KB	mmu_init_pagetable.h	/^	PAGE_SIZE_8KB,$/;"	e	enum:__anon12
PCIEF_CMD_RES_ADDR	module_reg.h	25;"	d
PCIEF_DATA_ADDR	module_reg.h	24;"	d
PCIEF_DSP_CMD_ADDR	module_reg.h	30;"	d
PCIEF_DSP_RES_ADDR	module_reg.h	31;"	d
PCIEF_FEC_CMD_ADDR	module_reg.h	28;"	d
PCIEF_FEC_RES_ADDR	module_reg.h	29;"	d
PCIEF_PERF_DMA_EN	module_reg.h	22;"	d
PCIEF_PERF_EN	module_reg.h	20;"	d
PCIEF_PERF_OUTB_EN	module_reg.h	21;"	d
PCIEF_SIM_TRIG_ADDR0	module_reg.h	16;"	d
PCIEF_SIM_TRIG_ADDR1	module_reg.h	17;"	d
PCIEF_SIM_TRIG_ADDR2	module_reg.h	18;"	d
PCIEF_SIM_TRIG_ADDR3	module_reg.h	19;"	d
PCIEF_SMC_CMD_ADDR	module_reg.h	26;"	d
PCIEF_SMC_RES_ADDR	module_reg.h	27;"	d
PCIEF_TGT_DSP	mt-emu-drv.h	121;"	d
PCIEF_TGT_FEC	mt-emu-drv.h	122;"	d
PCIEF_TGT_SMC	mt-emu-drv.h	123;"	d
PCIE_AMT_BASE	reg_define.h	222;"	d
PCIE_ATU_BAR_MODE_ENABLE	module_reg.h	136;"	d
PCIE_ATU_BUS	module_reg.h	145;"	d
PCIE_ATU_CR1	module_reg.h	127;"	d
PCIE_ATU_CR2	module_reg.h	134;"	d
PCIE_ATU_DEV	module_reg.h	146;"	d
PCIE_ATU_DMA_BYPASS	module_reg.h	137;"	d
PCIE_ATU_ENABLE	module_reg.h	135;"	d
PCIE_ATU_FUNC	module_reg.h	147;"	d
PCIE_ATU_FUNC_NUM	module_reg.h	133;"	d
PCIE_ATU_FUNC_NUM_MATCH_EN	module_reg.h	140;"	d
PCIE_ATU_INCREASE_REGION_SIZE	module_reg.h	128;"	d
PCIE_ATU_LIMIT	module_reg.h	143;"	d
PCIE_ATU_LOWER_BASE	module_reg.h	141;"	d
PCIE_ATU_LOWER_TARGET	module_reg.h	144;"	d
PCIE_ATU_REGION_INBOUND	module_reg.h	125;"	d
PCIE_ATU_REGION_OUTBOUND	module_reg.h	126;"	d
PCIE_ATU_TYPE_CFG0	module_reg.h	131;"	d
PCIE_ATU_TYPE_CFG1	module_reg.h	132;"	d
PCIE_ATU_TYPE_IO	module_reg.h	130;"	d
PCIE_ATU_TYPE_MEM	module_reg.h	129;"	d
PCIE_ATU_UNR_LOWER_BASE	module_reg.h	173;"	d
PCIE_ATU_UNR_LOWER_LIMIT	module_reg.h	175;"	d
PCIE_ATU_UNR_LOWER_TARGET	module_reg.h	176;"	d
PCIE_ATU_UNR_REGION_CTRL1	module_reg.h	171;"	d
PCIE_ATU_UNR_REGION_CTRL2	module_reg.h	172;"	d
PCIE_ATU_UNR_REGION_CTRL3	module_reg.h	178;"	d
PCIE_ATU_UNR_UPPER_BASE	module_reg.h	174;"	d
PCIE_ATU_UNR_UPPER_LIMIT	module_reg.h	179;"	d
PCIE_ATU_UNR_UPPER_TARGET	module_reg.h	177;"	d
PCIE_ATU_UPPER_BASE	module_reg.h	142;"	d
PCIE_ATU_UPPER_TARGET	module_reg.h	148;"	d
PCIE_ATU_VFBAR_MODE_ENABLE	module_reg.h	138;"	d
PCIE_ATU_VFMATCH_ENABLE	module_reg.h	139;"	d
PCIE_ATU_VIEWPORT	module_reg.h	124;"	d
PCIE_COMM_BASE	comm_define.h	1070;"	d
PCIE_CTRL_CFG_BASE	comm_define.h	180;"	d
PCIE_CTRL_CFG_LIMIT	comm_define.h	181;"	d
PCIE_DBI_RO_WR_EN	module_reg.h	151;"	d
PCIE_DMAC_CFG_BASE	comm_define.h	192;"	d
PCIE_DMAC_CFG_LIMIT	comm_define.h	193;"	d
PCIE_DMA_CH_NUM	mt-emu-drv.h	53;"	d
PCIE_DMA_CH_RD_NUM	mt-emu-drv.h	54;"	d
PCIE_DMA_CH_WR_NUM	mt-emu-drv.h	55;"	d
PCIE_DMA_EATA_DS_CFG_BASE	comm_define.h	198;"	d
PCIE_DMA_EATA_DS_CFG_LIMIT	comm_define.h	199;"	d
PCIE_DMA_EATA_GC_CFG_BASE	comm_define.h	196;"	d
PCIE_DMA_EATA_GC_CFG_LIMIT	comm_define.h	197;"	d
PCIE_DMA_EATA_TF_CFG_BASE	comm_define.h	194;"	d
PCIE_DMA_EATA_TF_CFG_LIMIT	comm_define.h	195;"	d
PCIE_DMA_IDX	mt-emu.h	18;"	d
PCIE_GEN3_EQ_CONTROL_OFF	module_reg.h	119;"	d
PCIE_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF	module_reg.h	118;"	d
PCIE_GEN3_RALATED_OFF	module_reg.h	116;"	d
PCIE_LINK_WIDTH_SPEED_CONTROL	module_reg.h	101;"	d
PCIE_MBOX_DSP	mt-emu.h	24;"	d
PCIE_MBOX_FEC	mt-emu.h	23;"	d
PCIE_MBOX_SMC	mt-emu.h	22;"	d
PCIE_MISC_CONTROL_1_OFF	module_reg.h	150;"	d
PCIE_MSIX_DOORBELL	module_reg.h	153;"	d
PCIE_MSIX_DOORBELL_PF_SHIFT	module_reg.h	154;"	d
PCIE_MSIX_DOORBELL_VF_ACTIVE	module_reg.h	156;"	d
PCIE_MSIX_DOORBELL_VF_SHIFT	module_reg.h	155;"	d
PCIE_MSI_ADDR_HI	module_reg.h	112;"	d
PCIE_MSI_ADDR_LO	module_reg.h	111;"	d
PCIE_MSI_INTR0_ENABLE	module_reg.h	113;"	d
PCIE_MSI_INTR0_MASK	module_reg.h	114;"	d
PCIE_MSI_INTR0_STATUS	module_reg.h	115;"	d
PCIE_PHY_CFG_APP_REG_BASE	reg_define.h	29;"	d
PCIE_PHY_CFG_BASE	comm_define.h	184;"	d
PCIE_PHY_CFG_LIMIT	comm_define.h	185;"	d
PCIE_PLIC_CFG_BASE	comm_define.h	182;"	d
PCIE_PLIC_CFG_LIMIT	comm_define.h	183;"	d
PCIE_PL_CHK_REG_CHK_REG_COMPARISON_ERROR	module_reg.h	161;"	d
PCIE_PL_CHK_REG_CHK_REG_COMPLETE	module_reg.h	163;"	d
PCIE_PL_CHK_REG_CHK_REG_CONTINUOUS	module_reg.h	160;"	d
PCIE_PL_CHK_REG_CHK_REG_LOGIC_ERROR	module_reg.h	162;"	d
PCIE_PL_CHK_REG_CHK_REG_START	module_reg.h	159;"	d
PCIE_PL_CHK_REG_CONTROL_STATUS	module_reg.h	158;"	d
PCIE_PL_CHK_REG_ERR_ADDR	module_reg.h	165;"	d
PCIE_PORT_AFR	module_reg.h	71;"	d
PCIE_PORT_DEBUG0	module_reg.h	94;"	d
PCIE_PORT_DEBUG1	module_reg.h	97;"	d
PCIE_PORT_DEBUG1_LINK_IN_TRAINING	module_reg.h	99;"	d
PCIE_PORT_DEBUG1_LINK_UP	module_reg.h	98;"	d
PCIE_PORT_LINK_CONTROL	module_reg.h	82;"	d
PCIE_PORT_MULTI_LANE_CTRL	module_reg.h	121;"	d
PCIE_RAS_DES_CAP_HEADER_REG	module_reg.h	186;"	d
PCIE_RAS_DES_EINJ0_CRC_REG	module_reg.h	194;"	d
PCIE_RAS_DES_EINJ1_SEQNUM_REG	module_reg.h	195;"	d
PCIE_RAS_DES_EINJ2_DLLP_REG	module_reg.h	196;"	d
PCIE_RAS_DES_EINJ3_SYMBOL_REG	module_reg.h	197;"	d
PCIE_RAS_DES_EINJ4_FC_REG	module_reg.h	198;"	d
PCIE_RAS_DES_EINJ5_SP_TLP_REG	module_reg.h	199;"	d
PCIE_RAS_DES_EINJ6_CHANGE_POINT_Hi_REG	module_reg.h	202;"	d
PCIE_RAS_DES_EINJ6_CHANGE_VALUE_Hi_REG	module_reg.h	203;"	d
PCIE_RAS_DES_EINJ6_COMPARE_POINT_Hi_REG	module_reg.h	200;"	d
PCIE_RAS_DES_EINJ6_COMPARE_VALUE_Hi_REG	module_reg.h	201;"	d
PCIE_RAS_DES_EINJ6_TLP_REG	module_reg.h	204;"	d
PCIE_RAS_DES_EINJ_ENABLE_REG	module_reg.h	193;"	d
PCIE_RAS_DES_EVENT_COUNTER_CONTROL_REG	module_reg.h	188;"	d
PCIE_RAS_DES_EVENT_COUNTER_DATA_REG	module_reg.h	189;"	d
PCIE_RAS_DES_SD_CONTROL1_REG	module_reg.h	205;"	d
PCIE_RAS_DES_SD_CONTROL2_REG	module_reg.h	206;"	d
PCIE_RAS_DES_SD_EQ_CONTROL1_REG	module_reg.h	213;"	d
PCIE_RAS_DES_SD_EQ_CONTROL2_REG	module_reg.h	214;"	d
PCIE_RAS_DES_SD_EQ_CONTROL3_REG	module_reg.h	215;"	d
PCIE_RAS_DES_SD_EQ_STATUS1_REG	module_reg.h	216;"	d
PCIE_RAS_DES_SD_EQ_STATUS2_REG	module_reg.h	217;"	d
PCIE_RAS_DES_SD_EQ_STATUS3_REG	module_reg.h	218;"	d
PCIE_RAS_DES_SD_STATUS_L1LANE_REG	module_reg.h	207;"	d
PCIE_RAS_DES_SD_STATUS_L1LTSSM_REG	module_reg.h	208;"	d
PCIE_RAS_DES_SD_STATUS_L2_REG	module_reg.h	210;"	d
PCIE_RAS_DES_SD_STATUS_L3FC_REG	module_reg.h	211;"	d
PCIE_RAS_DES_SD_STATUS_L3_REG	module_reg.h	212;"	d
PCIE_RAS_DES_SD_STATUS_PM_REG	module_reg.h	209;"	d
PCIE_RAS_DES_TIME_BASED_ANALYSIS_CONTROL_REG	module_reg.h	190;"	d
PCIE_RAS_DES_TIME_BASED_ANALYSIS_DATA_63_32_REG	module_reg.h	192;"	d
PCIE_RAS_DES_TIME_BASED_ANALYSIS_DATA_REG	module_reg.h	191;"	d
PCIE_RAS_DES_VENDOR_SPECIFIC_HEADER_REG	module_reg.h	187;"	d
PCIE_SS_AMT_CFG_BASE	comm_define.h	190;"	d
PCIE_SS_AMT_CFG_LIMIT	comm_define.h	191;"	d
PCIE_SS_APP_CORE_INIT_RST_REG	reg_define.h	30;"	d
PCIE_SS_CFG_BASE	comm_define.h	186;"	d
PCIE_SS_CFG_GPUADDR_BASE	reg_define.h	8428;"	d
PCIE_SS_CFG_GPUADDR_LIMIT	reg_define.h	8429;"	d
PCIE_SS_CFG_LIMIT	comm_define.h	187;"	d
PCIE_SS_CFG_MSI_TABLE_BASE	reg_define.h	28;"	d
PCIE_SS_CFG_VF_517_BASE	reg_define.h	8432;"	d
PCIE_SS_CFG_VF_627_BASE	reg_define.h	8433;"	d
PCIE_SS_CFG_VF_DMA_BASE	reg_define.h	8431;"	d
PCIE_SS_INT_ENABLE_0_REG	reg_define.h	31;"	d
PCIE_SS_INT_ENABLE_1_REG	reg_define.h	33;"	d
PCIE_SS_INT_ENSTS0_INT10_PF0_ATTN_IND	qy_intd_def.h	215;"	d
PCIE_SS_INT_ENSTS0_INT10_PF0_EML_CTRL	qy_intd_def.h	219;"	d
PCIE_SS_INT_ENSTS0_INT10_PF0_PWR_CTRL	qy_intd_def.h	217;"	d
PCIE_SS_INT_ENSTS0_INT10_PF0_PWR_IND	qy_intd_def.h	213;"	d
PCIE_SS_INT_ENSTS0_INT10_PF1_ATTN_IND	qy_intd_def.h	216;"	d
PCIE_SS_INT_ENSTS0_INT10_PF1_EML_CTRL	qy_intd_def.h	220;"	d
PCIE_SS_INT_ENSTS0_INT10_PF1_PWR_CTRL	qy_intd_def.h	218;"	d
PCIE_SS_INT_ENSTS0_INT10_PF1_PWR_IND	qy_intd_def.h	214;"	d
PCIE_SS_INT_ENSTS0_INT1_CFG_COR_ERR	qy_intd_def.h	209;"	d
PCIE_SS_INT_ENSTS0_INT1_CFG_LINK_EQ	qy_intd_def.h	208;"	d
PCIE_SS_INT_ENSTS0_INT1_CFG_RES0	qy_intd_def.h	210;"	d
PCIE_SS_INT_ENSTS0_INT3_APP_PARITY_ERR	qy_intd_def.h	207;"	d
PCIE_SS_INT_ENSTS0_INT3_CFG_UNCOR_ERR	qy_intd_def.h	205;"	d
PCIE_SS_INT_ENSTS0_INT3_RADM_QOVERFLOW_ERR	qy_intd_def.h	206;"	d
PCIE_SS_INT_ENSTS0_INT5_LINK_UP	qy_intd_def.h	212;"	d
PCIE_SS_INT_ENSTS0_INT5_REQ_RST	qy_intd_def.h	211;"	d
PCIE_SS_INT_ENSTS1_INT19_DMA_PF1	qy_intd_def.h	250;"	d
PCIE_SS_INT_ENSTS1_INT2_DMA_COMM	qy_intd_def.h	224;"	d
PCIE_SS_INT_ENSTS1_INT2_DMA_PF0	qy_intd_def.h	223;"	d
PCIE_SS_INT_ENSTS1_INT9_AER_RC_ERR0	qy_intd_def.h	230;"	d
PCIE_SS_INT_ENSTS1_INT9_AER_RC_ERR1	qy_intd_def.h	231;"	d
PCIE_SS_INT_ENSTS1_INT9_AER_RC_MSI0	qy_intd_def.h	232;"	d
PCIE_SS_INT_ENSTS1_INT9_AER_RC_MSI1	qy_intd_def.h	233;"	d
PCIE_SS_INT_ENSTS1_INT9_BW_MGT_INT	qy_intd_def.h	235;"	d
PCIE_SS_INT_ENSTS1_INT9_BW_MGT_MSI	qy_intd_def.h	237;"	d
PCIE_SS_INT_ENSTS1_INT9_CFG_PME_INT0	qy_intd_def.h	225;"	d
PCIE_SS_INT_ENSTS1_INT9_CFG_PME_INT1	qy_intd_def.h	226;"	d
PCIE_SS_INT_ENSTS1_INT9_CFG_PME_MSI0	qy_intd_def.h	227;"	d
PCIE_SS_INT_ENSTS1_INT9_CFG_PME_MSI1	qy_intd_def.h	228;"	d
PCIE_SS_INT_ENSTS1_INT9_DPC_INT	qy_intd_def.h	238;"	d
PCIE_SS_INT_ENSTS1_INT9_DPC_MSI	qy_intd_def.h	239;"	d
PCIE_SS_INT_ENSTS1_INT9_HP_INT0	qy_intd_def.h	240;"	d
PCIE_SS_INT_ENSTS1_INT9_HP_INT1	qy_intd_def.h	241;"	d
PCIE_SS_INT_ENSTS1_INT9_HP_MSI0	qy_intd_def.h	242;"	d
PCIE_SS_INT_ENSTS1_INT9_HP_MSI1	qy_intd_def.h	243;"	d
PCIE_SS_INT_ENSTS1_INT9_HP_PME0	qy_intd_def.h	244;"	d
PCIE_SS_INT_ENSTS1_INT9_HP_PME1	qy_intd_def.h	245;"	d
PCIE_SS_INT_ENSTS1_INT9_INTA	qy_intd_def.h	246;"	d
PCIE_SS_INT_ENSTS1_INT9_INTB	qy_intd_def.h	247;"	d
PCIE_SS_INT_ENSTS1_INT9_INTC	qy_intd_def.h	248;"	d
PCIE_SS_INT_ENSTS1_INT9_INTD	qy_intd_def.h	249;"	d
PCIE_SS_INT_ENSTS1_INT9_LINK_AUTO_BW_INT	qy_intd_def.h	234;"	d
PCIE_SS_INT_ENSTS1_INT9_LINK_AUTO_BW_MSI	qy_intd_def.h	236;"	d
PCIE_SS_INT_ENSTS1_INT9_MSI_CTRL	qy_intd_def.h	229;"	d
PCIE_SS_INT_STATUS_0_REG	reg_define.h	32;"	d
PCIE_SS_INT_STATUS_1_REG	reg_define.h	34;"	d
PCIE_SS_NOC_CFG_BASE	comm_define.h	364;"	d
PCIE_SS_NOC_CFG_LIMIT	comm_define.h	365;"	d
PCIE_SS_TZC_CFG_BASE	comm_define.h	188;"	d
PCIE_SS_TZC_CFG_LIMIT	comm_define.h	189;"	d
PCIE_USE_MBOX	mt-emu.h	20;"	d
PCI_DEVICE_ID_MT_HS_GPU	mt-emu-drv.h	19;"	d
PCI_DEVICE_ID_MT_HS_VGPU	mt-emu-drv.h	20;"	d
PCI_DEVICE_ID_MT_LS_APU	mt-emu-drv.h	22;"	d
PCI_DEVICE_ID_MT_LS_GPU	mt-emu-drv.h	21;"	d
PCI_DEVICE_ID_MT_LS_VGPU	mt-emu-drv.h	23;"	d
PCI_DEVICE_ID_MT_PH1S_GPU	mt-emu-drv.h	17;"	d
PCI_DEVICE_ID_MT_PH1S_VGPU	mt-emu-drv.h	18;"	d
PCI_DEVICE_ID_MT_QY2_APU	mt-emu-drv.h	15;"	d
PCI_DEVICE_ID_MT_QY2_GPU	mt-emu-drv.h	14;"	d
PCI_DEVICE_ID_MT_QY2_VGPU	mt-emu-drv.h	16;"	d
PCI_DEVICE_ID_MT_QY_APU	mt-emu-drv.h	12;"	d
PCI_DEVICE_ID_MT_QY_GPU	mt-emu-drv.h	11;"	d
PCI_DEVICE_ID_MT_QY_VGPU	mt-emu-drv.h	13;"	d
PCI_VENDOR_ID_MT	mt-emu-drv.h	10;"	d
PF_NUM_MAX	mt-emu-drv.h	41;"	d
PF_VF_REG_PCIE_STEP	module_reg.h	258;"	d
PH_BD_INTD_CFG_BASE	mt-emu-intr.c	27;"	d	file:
PH_BD_INTGRP_MUX_BASE	mt-emu-intr.c	28;"	d	file:
PH_BD_REG_INTMUX_SRCGRP_EN	mt-emu-intr.c	33;"	d	file:
PH_BD_REG_INTMUX_SRC_MUX	mt-emu-intr.c	35;"	d	file:
PH_CD_INTD_CFG_BASE	mt-emu-intr.c	29;"	d	file:
PH_CD_INTGRP_MUX_BASE	mt-emu-intr.c	30;"	d	file:
PH_CD_REG_INTMUX_SRCGRP_EN	mt-emu-intr.c	34;"	d	file:
PH_CD_REG_INTMUX_SRC_MUX	mt-emu-intr.c	36;"	d	file:
PH_PCIE_INTR_INIT_H_H	mt-emu-intr.h	2;"	d
PH_REG_INTD_SPIC	mt-emu-intr.c	32;"	d	file:
PLIC_CLAIM_OFFSET	qy_plic.h	29;"	d
PLIC_CLAIM_SHIFT_PER_TARGET	qy_plic.h	30;"	d
PLIC_ENABLE_OFFSET	qy_plic.h	21;"	d
PLIC_ENABLE_SHIFT_PER_TARGET	qy_plic.h	22;"	d
PLIC_PENDING_OFFSET	qy_plic.h	17;"	d
PLIC_PENDING_SHIFT_PER_SOURCE	qy_plic.h	18;"	d
PLIC_PRIORITY_OFFSET	qy_plic.h	13;"	d
PLIC_PRIORITY_SHIFT_PER_SOURCE	qy_plic.h	14;"	d
PLIC_TARGET_PF0_START	mt-emu-drv.h	147;"	d
PLIC_TARGET_PF1_START	mt-emu-drv.h	148;"	d
PLIC_THRESHOLD_OFFSET	qy_plic.h	25;"	d
PLIC_THRESHOLD_SHIFT_PER_TARGET	qy_plic.h	26;"	d
PMU_CFG_BASE	comm_define.h	62;"	d
PMU_CFG_LIMIT	comm_define.h	63;"	d
PMU_COMM_BASE	comm_define.h	1067;"	d
PORT_AFR_CC_N_FTS	module_reg.h	75;"	d
PORT_AFR_CC_N_FTS_MASK	module_reg.h	74;"	d
PORT_AFR_ENTER_ASPM	module_reg.h	76;"	d
PORT_AFR_L0S_ENTRANCE_LAT_MASK	module_reg.h	78;"	d
PORT_AFR_L0S_ENTRANCE_LAT_SHIFT	module_reg.h	77;"	d
PORT_AFR_L1_ENTRANCE_LAT_MASK	module_reg.h	80;"	d
PORT_AFR_L1_ENTRANCE_LAT_SHIFT	module_reg.h	79;"	d
PORT_AFR_N_FTS	module_reg.h	73;"	d
PORT_AFR_N_FTS_MASK	module_reg.h	72;"	d
PORT_LINK_DLL_LINK_EN	module_reg.h	83;"	d
PORT_LINK_FAST_LINK_MODE	module_reg.h	84;"	d
PORT_LINK_FAST_LINK_RATE_RSV	module_reg.h	85;"	d
PORT_LINK_MODE	module_reg.h	87;"	d
PORT_LINK_MODE_16_LANES	module_reg.h	92;"	d
PORT_LINK_MODE_1_LANES	module_reg.h	88;"	d
PORT_LINK_MODE_2_LANES	module_reg.h	89;"	d
PORT_LINK_MODE_4_LANES	module_reg.h	90;"	d
PORT_LINK_MODE_8_LANES	module_reg.h	91;"	d
PORT_LINK_MODE_MASK	module_reg.h	86;"	d
PORT_LOGIC_LINK_WIDTH	module_reg.h	105;"	d
PORT_LOGIC_LINK_WIDTH_1_LANES	module_reg.h	106;"	d
PORT_LOGIC_LINK_WIDTH_2_LANES	module_reg.h	107;"	d
PORT_LOGIC_LINK_WIDTH_4_LANES	module_reg.h	108;"	d
PORT_LOGIC_LINK_WIDTH_8_LANES	module_reg.h	109;"	d
PORT_LOGIC_LINK_WIDTH_MASK	module_reg.h	104;"	d
PORT_LOGIC_LTSSM_STATE_L0	module_reg.h	96;"	d
PORT_LOGIC_LTSSM_STATE_MASK	module_reg.h	95;"	d
PORT_LOGIC_N_FTS_MASK	module_reg.h	102;"	d
PORT_LOGIC_SPEED_CHANGE	module_reg.h	103;"	d
PORT_MLTI_UPCFG_SUPPORT	module_reg.h	122;"	d
PRINT_DEBUG	comm_define.h	986;"	d
PRINT_ERROR	comm_define.h	984;"	d
PRINT_FATAL	comm_define.h	983;"	d
PRINT_INFO	comm_define.h	987;"	d
PRINT_WARNING	comm_define.h	985;"	d
PVT_CFG_BASE	comm_define.h	90;"	d
PVT_CFG_LIMIT	comm_define.h	91;"	d
PVT_COMM_BASE	comm_define.h	1061;"	d
PVT_NOC_REG_IRQ_EN_ADDR	reg_define.h	1458;"	d
PVT_NOC_REG_IRQ_PD_MASK_ADDR	reg_define.h	1465;"	d
PVT_NOC_REG_IRQ_PD_RAW_ADDR	reg_define.h	1473;"	d
PVT_NOC_REG_IRQ_PD_STATUS_ADDR	reg_define.h	1469;"	d
PVT_NOC_REG_IRQ_RES0_ADDR	reg_define.h	1459;"	d
PVT_NOC_REG_IRQ_RES1_ADDR	reg_define.h	1460;"	d
PVT_NOC_REG_IRQ_RES2_ADDR	reg_define.h	1461;"	d
PVT_NOC_REG_IRQ_TR_MASK_ADDR	reg_define.h	1462;"	d
PVT_NOC_REG_IRQ_TR_RAW_ADDR	reg_define.h	1470;"	d
PVT_NOC_REG_IRQ_TR_STATUS_ADDR	reg_define.h	1466;"	d
PVT_NOC_REG_IRQ_TS_MASK_ADDR	reg_define.h	1463;"	d
PVT_NOC_REG_IRQ_TS_RAW_ADDR	reg_define.h	1471;"	d
PVT_NOC_REG_IRQ_TS_STATUS_ADDR	reg_define.h	1467;"	d
PVT_NOC_REG_IRQ_VM_MASK_ADDR	reg_define.h	1464;"	d
PVT_NOC_REG_IRQ_VM_RAW_ADDR	reg_define.h	1472;"	d
PVT_NOC_REG_IRQ_VM_STATUS_ADDR	reg_define.h	1468;"	d
PVT_NOC_REG_PD_00_ALARMA_CFG_ADDR	reg_define.h	1596;"	d
PVT_NOC_REG_PD_00_ALARMB_CFG_ADDR	reg_define.h	1597;"	d
PVT_NOC_REG_PD_00_HILO_RESET_ADDR	reg_define.h	1599;"	d
PVT_NOC_REG_PD_00_IRQ_CLEAR_ADDR	reg_define.h	1590;"	d
PVT_NOC_REG_PD_00_IRQ_ENABLE_ADDR	reg_define.h	1588;"	d
PVT_NOC_REG_PD_00_IRQ_STATUS_ADDR	reg_define.h	1589;"	d
PVT_NOC_REG_PD_00_IRQ_TEST_ADDR	reg_define.h	1591;"	d
PVT_NOC_REG_PD_00_RES0_ADDR	reg_define.h	1595;"	d
PVT_NOC_REG_PD_00_SDIF_DATA_ADDR	reg_define.h	1594;"	d
PVT_NOC_REG_PD_00_SDIF_DONE_ADDR	reg_define.h	1593;"	d
PVT_NOC_REG_PD_00_SDIF_RDATA_ADDR	reg_define.h	1592;"	d
PVT_NOC_REG_PD_00_SMPL_HILO_ADDR	reg_define.h	1598;"	d
PVT_NOC_REG_PD_01_ALARMA_CFG_ADDR	reg_define.h	1608;"	d
PVT_NOC_REG_PD_01_ALARMB_CFG_ADDR	reg_define.h	1609;"	d
PVT_NOC_REG_PD_01_HILO_RESET_ADDR	reg_define.h	1611;"	d
PVT_NOC_REG_PD_01_IRQ_CLEAR_ADDR	reg_define.h	1602;"	d
PVT_NOC_REG_PD_01_IRQ_ENABLE_ADDR	reg_define.h	1600;"	d
PVT_NOC_REG_PD_01_IRQ_STATUS_ADDR	reg_define.h	1601;"	d
PVT_NOC_REG_PD_01_IRQ_TEST_ADDR	reg_define.h	1603;"	d
PVT_NOC_REG_PD_01_RES0_ADDR	reg_define.h	1607;"	d
PVT_NOC_REG_PD_01_SDIF_DATA_ADDR	reg_define.h	1606;"	d
PVT_NOC_REG_PD_01_SDIF_DONE_ADDR	reg_define.h	1605;"	d
PVT_NOC_REG_PD_01_SDIF_RDATA_ADDR	reg_define.h	1604;"	d
PVT_NOC_REG_PD_01_SMPL_HILO_ADDR	reg_define.h	1610;"	d
PVT_NOC_REG_PD_02_ALARMA_CFG_ADDR	reg_define.h	1620;"	d
PVT_NOC_REG_PD_02_ALARMB_CFG_ADDR	reg_define.h	1621;"	d
PVT_NOC_REG_PD_02_HILO_RESET_ADDR	reg_define.h	1623;"	d
PVT_NOC_REG_PD_02_IRQ_CLEAR_ADDR	reg_define.h	1614;"	d
PVT_NOC_REG_PD_02_IRQ_ENABLE_ADDR	reg_define.h	1612;"	d
PVT_NOC_REG_PD_02_IRQ_STATUS_ADDR	reg_define.h	1613;"	d
PVT_NOC_REG_PD_02_IRQ_TEST_ADDR	reg_define.h	1615;"	d
PVT_NOC_REG_PD_02_RES0_ADDR	reg_define.h	1619;"	d
PVT_NOC_REG_PD_02_SDIF_DATA_ADDR	reg_define.h	1618;"	d
PVT_NOC_REG_PD_02_SDIF_DONE_ADDR	reg_define.h	1617;"	d
PVT_NOC_REG_PD_02_SDIF_RDATA_ADDR	reg_define.h	1616;"	d
PVT_NOC_REG_PD_02_SMPL_HILO_ADDR	reg_define.h	1622;"	d
PVT_NOC_REG_PD_03_ALARMA_CFG_ADDR	reg_define.h	1632;"	d
PVT_NOC_REG_PD_03_ALARMB_CFG_ADDR	reg_define.h	1633;"	d
PVT_NOC_REG_PD_03_HILO_RESET_ADDR	reg_define.h	1635;"	d
PVT_NOC_REG_PD_03_IRQ_CLEAR_ADDR	reg_define.h	1626;"	d
PVT_NOC_REG_PD_03_IRQ_ENABLE_ADDR	reg_define.h	1624;"	d
PVT_NOC_REG_PD_03_IRQ_STATUS_ADDR	reg_define.h	1625;"	d
PVT_NOC_REG_PD_03_IRQ_TEST_ADDR	reg_define.h	1627;"	d
PVT_NOC_REG_PD_03_RES0_ADDR	reg_define.h	1631;"	d
PVT_NOC_REG_PD_03_SDIF_DATA_ADDR	reg_define.h	1630;"	d
PVT_NOC_REG_PD_03_SDIF_DONE_ADDR	reg_define.h	1629;"	d
PVT_NOC_REG_PD_03_SDIF_RDATA_ADDR	reg_define.h	1628;"	d
PVT_NOC_REG_PD_03_SMPL_HILO_ADDR	reg_define.h	1634;"	d
PVT_NOC_REG_PD_04_ALARMA_CFG_ADDR	reg_define.h	1644;"	d
PVT_NOC_REG_PD_04_ALARMB_CFG_ADDR	reg_define.h	1645;"	d
PVT_NOC_REG_PD_04_HILO_RESET_ADDR	reg_define.h	1647;"	d
PVT_NOC_REG_PD_04_IRQ_CLEAR_ADDR	reg_define.h	1638;"	d
PVT_NOC_REG_PD_04_IRQ_ENABLE_ADDR	reg_define.h	1636;"	d
PVT_NOC_REG_PD_04_IRQ_STATUS_ADDR	reg_define.h	1637;"	d
PVT_NOC_REG_PD_04_IRQ_TEST_ADDR	reg_define.h	1639;"	d
PVT_NOC_REG_PD_04_RES0_ADDR	reg_define.h	1643;"	d
PVT_NOC_REG_PD_04_SDIF_DATA_ADDR	reg_define.h	1642;"	d
PVT_NOC_REG_PD_04_SDIF_DONE_ADDR	reg_define.h	1641;"	d
PVT_NOC_REG_PD_04_SDIF_RDATA_ADDR	reg_define.h	1640;"	d
PVT_NOC_REG_PD_04_SMPL_HILO_ADDR	reg_define.h	1646;"	d
PVT_NOC_REG_PD_05_ALARMA_CFG_ADDR	reg_define.h	1656;"	d
PVT_NOC_REG_PD_05_ALARMB_CFG_ADDR	reg_define.h	1657;"	d
PVT_NOC_REG_PD_05_HILO_RESET_ADDR	reg_define.h	1659;"	d
PVT_NOC_REG_PD_05_IRQ_CLEAR_ADDR	reg_define.h	1650;"	d
PVT_NOC_REG_PD_05_IRQ_ENABLE_ADDR	reg_define.h	1648;"	d
PVT_NOC_REG_PD_05_IRQ_STATUS_ADDR	reg_define.h	1649;"	d
PVT_NOC_REG_PD_05_IRQ_TEST_ADDR	reg_define.h	1651;"	d
PVT_NOC_REG_PD_05_RES0_ADDR	reg_define.h	1655;"	d
PVT_NOC_REG_PD_05_SDIF_DATA_ADDR	reg_define.h	1654;"	d
PVT_NOC_REG_PD_05_SDIF_DONE_ADDR	reg_define.h	1653;"	d
PVT_NOC_REG_PD_05_SDIF_RDATA_ADDR	reg_define.h	1652;"	d
PVT_NOC_REG_PD_05_SMPL_HILO_ADDR	reg_define.h	1658;"	d
PVT_NOC_REG_PD_06_ALARMA_CFG_ADDR	reg_define.h	1668;"	d
PVT_NOC_REG_PD_06_ALARMB_CFG_ADDR	reg_define.h	1669;"	d
PVT_NOC_REG_PD_06_HILO_RESET_ADDR	reg_define.h	1671;"	d
PVT_NOC_REG_PD_06_IRQ_CLEAR_ADDR	reg_define.h	1662;"	d
PVT_NOC_REG_PD_06_IRQ_ENABLE_ADDR	reg_define.h	1660;"	d
PVT_NOC_REG_PD_06_IRQ_STATUS_ADDR	reg_define.h	1661;"	d
PVT_NOC_REG_PD_06_IRQ_TEST_ADDR	reg_define.h	1663;"	d
PVT_NOC_REG_PD_06_RES0_ADDR	reg_define.h	1667;"	d
PVT_NOC_REG_PD_06_SDIF_DATA_ADDR	reg_define.h	1666;"	d
PVT_NOC_REG_PD_06_SDIF_DONE_ADDR	reg_define.h	1665;"	d
PVT_NOC_REG_PD_06_SDIF_RDATA_ADDR	reg_define.h	1664;"	d
PVT_NOC_REG_PD_06_SMPL_HILO_ADDR	reg_define.h	1670;"	d
PVT_NOC_REG_PD_07_ALARMA_CFG_ADDR	reg_define.h	1680;"	d
PVT_NOC_REG_PD_07_ALARMB_CFG_ADDR	reg_define.h	1681;"	d
PVT_NOC_REG_PD_07_HILO_RESET_ADDR	reg_define.h	1683;"	d
PVT_NOC_REG_PD_07_IRQ_CLEAR_ADDR	reg_define.h	1674;"	d
PVT_NOC_REG_PD_07_IRQ_ENABLE_ADDR	reg_define.h	1672;"	d
PVT_NOC_REG_PD_07_IRQ_STATUS_ADDR	reg_define.h	1673;"	d
PVT_NOC_REG_PD_07_IRQ_TEST_ADDR	reg_define.h	1675;"	d
PVT_NOC_REG_PD_07_RES0_ADDR	reg_define.h	1679;"	d
PVT_NOC_REG_PD_07_SDIF_DATA_ADDR	reg_define.h	1678;"	d
PVT_NOC_REG_PD_07_SDIF_DONE_ADDR	reg_define.h	1677;"	d
PVT_NOC_REG_PD_07_SDIF_RDATA_ADDR	reg_define.h	1676;"	d
PVT_NOC_REG_PD_07_SMPL_HILO_ADDR	reg_define.h	1682;"	d
PVT_NOC_REG_PD_08_ALARMA_CFG_ADDR	reg_define.h	1692;"	d
PVT_NOC_REG_PD_08_ALARMB_CFG_ADDR	reg_define.h	1693;"	d
PVT_NOC_REG_PD_08_HILO_RESET_ADDR	reg_define.h	1695;"	d
PVT_NOC_REG_PD_08_IRQ_CLEAR_ADDR	reg_define.h	1686;"	d
PVT_NOC_REG_PD_08_IRQ_ENABLE_ADDR	reg_define.h	1684;"	d
PVT_NOC_REG_PD_08_IRQ_STATUS_ADDR	reg_define.h	1685;"	d
PVT_NOC_REG_PD_08_IRQ_TEST_ADDR	reg_define.h	1687;"	d
PVT_NOC_REG_PD_08_RES0_ADDR	reg_define.h	1691;"	d
PVT_NOC_REG_PD_08_SDIF_DATA_ADDR	reg_define.h	1690;"	d
PVT_NOC_REG_PD_08_SDIF_DONE_ADDR	reg_define.h	1689;"	d
PVT_NOC_REG_PD_08_SDIF_RDATA_ADDR	reg_define.h	1688;"	d
PVT_NOC_REG_PD_08_SMPL_HILO_ADDR	reg_define.h	1694;"	d
PVT_NOC_REG_PD_09_ALARMA_CFG_ADDR	reg_define.h	1704;"	d
PVT_NOC_REG_PD_09_ALARMB_CFG_ADDR	reg_define.h	1705;"	d
PVT_NOC_REG_PD_09_HILO_RESET_ADDR	reg_define.h	1707;"	d
PVT_NOC_REG_PD_09_IRQ_CLEAR_ADDR	reg_define.h	1698;"	d
PVT_NOC_REG_PD_09_IRQ_ENABLE_ADDR	reg_define.h	1696;"	d
PVT_NOC_REG_PD_09_IRQ_STATUS_ADDR	reg_define.h	1697;"	d
PVT_NOC_REG_PD_09_IRQ_TEST_ADDR	reg_define.h	1699;"	d
PVT_NOC_REG_PD_09_RES0_ADDR	reg_define.h	1703;"	d
PVT_NOC_REG_PD_09_SDIF_DATA_ADDR	reg_define.h	1702;"	d
PVT_NOC_REG_PD_09_SDIF_DONE_ADDR	reg_define.h	1701;"	d
PVT_NOC_REG_PD_09_SDIF_RDATA_ADDR	reg_define.h	1700;"	d
PVT_NOC_REG_PD_09_SMPL_HILO_ADDR	reg_define.h	1706;"	d
PVT_NOC_REG_PD_10_ALARMA_CFG_ADDR	reg_define.h	1716;"	d
PVT_NOC_REG_PD_10_ALARMB_CFG_ADDR	reg_define.h	1717;"	d
PVT_NOC_REG_PD_10_HILO_RESET_ADDR	reg_define.h	1719;"	d
PVT_NOC_REG_PD_10_IRQ_CLEAR_ADDR	reg_define.h	1710;"	d
PVT_NOC_REG_PD_10_IRQ_ENABLE_ADDR	reg_define.h	1708;"	d
PVT_NOC_REG_PD_10_IRQ_STATUS_ADDR	reg_define.h	1709;"	d
PVT_NOC_REG_PD_10_IRQ_TEST_ADDR	reg_define.h	1711;"	d
PVT_NOC_REG_PD_10_RES0_ADDR	reg_define.h	1715;"	d
PVT_NOC_REG_PD_10_SDIF_DATA_ADDR	reg_define.h	1714;"	d
PVT_NOC_REG_PD_10_SDIF_DONE_ADDR	reg_define.h	1713;"	d
PVT_NOC_REG_PD_10_SDIF_RDATA_ADDR	reg_define.h	1712;"	d
PVT_NOC_REG_PD_10_SMPL_HILO_ADDR	reg_define.h	1718;"	d
PVT_NOC_REG_PD_CMN_CLK_SYNTH_ADDR	reg_define.h	1579;"	d
PVT_NOC_REG_PD_CMN_SDIF_ADDR	reg_define.h	1582;"	d
PVT_NOC_REG_PD_CMN_SDIF_CTRL_ADDR	reg_define.h	1584;"	d
PVT_NOC_REG_PD_CMN_SDIF_DISABLE_ADDR	reg_define.h	1580;"	d
PVT_NOC_REG_PD_CMN_SDIF_HALT_ADDR	reg_define.h	1583;"	d
PVT_NOC_REG_PD_CMN_SDIF_STATUS_ADDR	reg_define.h	1581;"	d
PVT_NOC_REG_PD_CMN_SMPL_CLR_ADDR	reg_define.h	1586;"	d
PVT_NOC_REG_PD_CMN_SMPL_CNT_ADDR	reg_define.h	1587;"	d
PVT_NOC_REG_PD_CMN_SMPL_CTRL_ADDR	reg_define.h	1585;"	d
PVT_NOC_REG_PVT_COMP_ID_ADDR	reg_define.h	1446;"	d
PVT_NOC_REG_PVT_ID_NUM_ADDR	reg_define.h	1448;"	d
PVT_NOC_REG_PVT_IP_CFG_ADDR	reg_define.h	1447;"	d
PVT_NOC_REG_PVT_LOCK_STATUS_ADDR	reg_define.h	1451;"	d
PVT_NOC_REG_PVT_REG_LOCK_ADDR	reg_define.h	1450;"	d
PVT_NOC_REG_PVT_TAM_CLEAR_ADDR	reg_define.h	1453;"	d
PVT_NOC_REG_PVT_TAM_STATUS_ADDR	reg_define.h	1452;"	d
PVT_NOC_REG_PVT_TMR_CTRL_ADDR	reg_define.h	1454;"	d
PVT_NOC_REG_PVT_TMR_IRQ_CLEAR_ADDR	reg_define.h	1456;"	d
PVT_NOC_REG_PVT_TMR_IRQ_TEST_ADDR	reg_define.h	1457;"	d
PVT_NOC_REG_PVT_TMR_STATUS_ADDR	reg_define.h	1455;"	d
PVT_NOC_REG_PVT_TM_SCRATCH_ADDR	reg_define.h	1449;"	d
PVT_NOC_REG_TS_00_ALARMA_CFG_ADDR	reg_define.h	1491;"	d
PVT_NOC_REG_TS_00_ALARMB_CFG_ADDR	reg_define.h	1492;"	d
PVT_NOC_REG_TS_00_HILO_RESET_ADDR	reg_define.h	1494;"	d
PVT_NOC_REG_TS_00_IRQ_CLEAR_ADDR	reg_define.h	1485;"	d
PVT_NOC_REG_TS_00_IRQ_ENABLE_ADDR	reg_define.h	1483;"	d
PVT_NOC_REG_TS_00_IRQ_STATUS_ADDR	reg_define.h	1484;"	d
PVT_NOC_REG_TS_00_IRQ_TEST_ADDR	reg_define.h	1486;"	d
PVT_NOC_REG_TS_00_RES0_ADDR	reg_define.h	1490;"	d
PVT_NOC_REG_TS_00_SDIF_DATA_ADDR	reg_define.h	1489;"	d
PVT_NOC_REG_TS_00_SDIF_DONE_ADDR	reg_define.h	1488;"	d
PVT_NOC_REG_TS_00_SDIF_RDATA_ADDR	reg_define.h	1487;"	d
PVT_NOC_REG_TS_00_SMPL_HILO_ADDR	reg_define.h	1493;"	d
PVT_NOC_REG_TS_01_ALARMA_CFG_ADDR	reg_define.h	1503;"	d
PVT_NOC_REG_TS_01_ALARMB_CFG_ADDR	reg_define.h	1504;"	d
PVT_NOC_REG_TS_01_HILO_RESET_ADDR	reg_define.h	1506;"	d
PVT_NOC_REG_TS_01_IRQ_CLEAR_ADDR	reg_define.h	1497;"	d
PVT_NOC_REG_TS_01_IRQ_ENABLE_ADDR	reg_define.h	1495;"	d
PVT_NOC_REG_TS_01_IRQ_STATUS_ADDR	reg_define.h	1496;"	d
PVT_NOC_REG_TS_01_IRQ_TEST_ADDR	reg_define.h	1498;"	d
PVT_NOC_REG_TS_01_RES0_ADDR	reg_define.h	1502;"	d
PVT_NOC_REG_TS_01_SDIF_DATA_ADDR	reg_define.h	1501;"	d
PVT_NOC_REG_TS_01_SDIF_DONE_ADDR	reg_define.h	1500;"	d
PVT_NOC_REG_TS_01_SDIF_RDATA_ADDR	reg_define.h	1499;"	d
PVT_NOC_REG_TS_01_SMPL_HILO_ADDR	reg_define.h	1505;"	d
PVT_NOC_REG_TS_02_ALARMA_CFG_ADDR	reg_define.h	1515;"	d
PVT_NOC_REG_TS_02_ALARMB_CFG_ADDR	reg_define.h	1516;"	d
PVT_NOC_REG_TS_02_HILO_RESET_ADDR	reg_define.h	1518;"	d
PVT_NOC_REG_TS_02_IRQ_CLEAR_ADDR	reg_define.h	1509;"	d
PVT_NOC_REG_TS_02_IRQ_ENABLE_ADDR	reg_define.h	1507;"	d
PVT_NOC_REG_TS_02_IRQ_STATUS_ADDR	reg_define.h	1508;"	d
PVT_NOC_REG_TS_02_IRQ_TEST_ADDR	reg_define.h	1510;"	d
PVT_NOC_REG_TS_02_RES0_ADDR	reg_define.h	1514;"	d
PVT_NOC_REG_TS_02_SDIF_DATA_ADDR	reg_define.h	1513;"	d
PVT_NOC_REG_TS_02_SDIF_DONE_ADDR	reg_define.h	1512;"	d
PVT_NOC_REG_TS_02_SDIF_RDATA_ADDR	reg_define.h	1511;"	d
PVT_NOC_REG_TS_02_SMPL_HILO_ADDR	reg_define.h	1517;"	d
PVT_NOC_REG_TS_03_ALARMA_CFG_ADDR	reg_define.h	1527;"	d
PVT_NOC_REG_TS_03_ALARMB_CFG_ADDR	reg_define.h	1528;"	d
PVT_NOC_REG_TS_03_HILO_RESET_ADDR	reg_define.h	1530;"	d
PVT_NOC_REG_TS_03_IRQ_CLEAR_ADDR	reg_define.h	1521;"	d
PVT_NOC_REG_TS_03_IRQ_ENABLE_ADDR	reg_define.h	1519;"	d
PVT_NOC_REG_TS_03_IRQ_STATUS_ADDR	reg_define.h	1520;"	d
PVT_NOC_REG_TS_03_IRQ_TEST_ADDR	reg_define.h	1522;"	d
PVT_NOC_REG_TS_03_RES0_ADDR	reg_define.h	1526;"	d
PVT_NOC_REG_TS_03_SDIF_DATA_ADDR	reg_define.h	1525;"	d
PVT_NOC_REG_TS_03_SDIF_DONE_ADDR	reg_define.h	1524;"	d
PVT_NOC_REG_TS_03_SDIF_RDATA_ADDR	reg_define.h	1523;"	d
PVT_NOC_REG_TS_03_SMPL_HILO_ADDR	reg_define.h	1529;"	d
PVT_NOC_REG_TS_04_ALARMA_CFG_ADDR	reg_define.h	1539;"	d
PVT_NOC_REG_TS_04_ALARMB_CFG_ADDR	reg_define.h	1540;"	d
PVT_NOC_REG_TS_04_HILO_RESET_ADDR	reg_define.h	1542;"	d
PVT_NOC_REG_TS_04_IRQ_CLEAR_ADDR	reg_define.h	1533;"	d
PVT_NOC_REG_TS_04_IRQ_ENABLE_ADDR	reg_define.h	1531;"	d
PVT_NOC_REG_TS_04_IRQ_STATUS_ADDR	reg_define.h	1532;"	d
PVT_NOC_REG_TS_04_IRQ_TEST_ADDR	reg_define.h	1534;"	d
PVT_NOC_REG_TS_04_RES0_ADDR	reg_define.h	1538;"	d
PVT_NOC_REG_TS_04_SDIF_DATA_ADDR	reg_define.h	1537;"	d
PVT_NOC_REG_TS_04_SDIF_DONE_ADDR	reg_define.h	1536;"	d
PVT_NOC_REG_TS_04_SDIF_RDATA_ADDR	reg_define.h	1535;"	d
PVT_NOC_REG_TS_04_SMPL_HILO_ADDR	reg_define.h	1541;"	d
PVT_NOC_REG_TS_05_ALARMA_CFG_ADDR	reg_define.h	1551;"	d
PVT_NOC_REG_TS_05_ALARMB_CFG_ADDR	reg_define.h	1552;"	d
PVT_NOC_REG_TS_05_HILO_RESET_ADDR	reg_define.h	1554;"	d
PVT_NOC_REG_TS_05_IRQ_CLEAR_ADDR	reg_define.h	1545;"	d
PVT_NOC_REG_TS_05_IRQ_ENABLE_ADDR	reg_define.h	1543;"	d
PVT_NOC_REG_TS_05_IRQ_STATUS_ADDR	reg_define.h	1544;"	d
PVT_NOC_REG_TS_05_IRQ_TEST_ADDR	reg_define.h	1546;"	d
PVT_NOC_REG_TS_05_RES0_ADDR	reg_define.h	1550;"	d
PVT_NOC_REG_TS_05_SDIF_DATA_ADDR	reg_define.h	1549;"	d
PVT_NOC_REG_TS_05_SDIF_DONE_ADDR	reg_define.h	1548;"	d
PVT_NOC_REG_TS_05_SDIF_RDATA_ADDR	reg_define.h	1547;"	d
PVT_NOC_REG_TS_05_SMPL_HILO_ADDR	reg_define.h	1553;"	d
PVT_NOC_REG_TS_06_ALARMA_CFG_ADDR	reg_define.h	1563;"	d
PVT_NOC_REG_TS_06_ALARMB_CFG_ADDR	reg_define.h	1564;"	d
PVT_NOC_REG_TS_06_HILO_RESET_ADDR	reg_define.h	1566;"	d
PVT_NOC_REG_TS_06_IRQ_CLEAR_ADDR	reg_define.h	1557;"	d
PVT_NOC_REG_TS_06_IRQ_ENABLE_ADDR	reg_define.h	1555;"	d
PVT_NOC_REG_TS_06_IRQ_STATUS_ADDR	reg_define.h	1556;"	d
PVT_NOC_REG_TS_06_IRQ_TEST_ADDR	reg_define.h	1558;"	d
PVT_NOC_REG_TS_06_RES0_ADDR	reg_define.h	1562;"	d
PVT_NOC_REG_TS_06_SDIF_DATA_ADDR	reg_define.h	1561;"	d
PVT_NOC_REG_TS_06_SDIF_DONE_ADDR	reg_define.h	1560;"	d
PVT_NOC_REG_TS_06_SDIF_RDATA_ADDR	reg_define.h	1559;"	d
PVT_NOC_REG_TS_06_SMPL_HILO_ADDR	reg_define.h	1565;"	d
PVT_NOC_REG_TS_07_ALARMA_CFG_ADDR	reg_define.h	1575;"	d
PVT_NOC_REG_TS_07_ALARMB_CFG_ADDR	reg_define.h	1576;"	d
PVT_NOC_REG_TS_07_HILO_RESET_ADDR	reg_define.h	1578;"	d
PVT_NOC_REG_TS_07_IRQ_CLEAR_ADDR	reg_define.h	1569;"	d
PVT_NOC_REG_TS_07_IRQ_ENABLE_ADDR	reg_define.h	1567;"	d
PVT_NOC_REG_TS_07_IRQ_STATUS_ADDR	reg_define.h	1568;"	d
PVT_NOC_REG_TS_07_IRQ_TEST_ADDR	reg_define.h	1570;"	d
PVT_NOC_REG_TS_07_RES0_ADDR	reg_define.h	1574;"	d
PVT_NOC_REG_TS_07_SDIF_DATA_ADDR	reg_define.h	1573;"	d
PVT_NOC_REG_TS_07_SDIF_DONE_ADDR	reg_define.h	1572;"	d
PVT_NOC_REG_TS_07_SDIF_RDATA_ADDR	reg_define.h	1571;"	d
PVT_NOC_REG_TS_07_SMPL_HILO_ADDR	reg_define.h	1577;"	d
PVT_NOC_REG_TS_CMN_CLK_SYNTH_ADDR	reg_define.h	1474;"	d
PVT_NOC_REG_TS_CMN_SDIF_ADDR	reg_define.h	1477;"	d
PVT_NOC_REG_TS_CMN_SDIF_CTRL_ADDR	reg_define.h	1479;"	d
PVT_NOC_REG_TS_CMN_SDIF_DISABLE_ADDR	reg_define.h	1475;"	d
PVT_NOC_REG_TS_CMN_SDIF_HALT_ADDR	reg_define.h	1478;"	d
PVT_NOC_REG_TS_CMN_SDIF_STATUS_ADDR	reg_define.h	1476;"	d
PVT_NOC_REG_TS_CMN_SMPL_CLR_ADDR	reg_define.h	1481;"	d
PVT_NOC_REG_TS_CMN_SMPL_CNT_ADDR	reg_define.h	1482;"	d
PVT_NOC_REG_TS_CMN_SMPL_CTRL_ADDR	reg_define.h	1480;"	d
PVT_NOC_REG_VM_00_CH_00_ALARMA_CFG_ADDR	reg_define.h	1759;"	d
PVT_NOC_REG_VM_00_CH_00_ALARMB_CFG_ADDR	reg_define.h	1760;"	d
PVT_NOC_REG_VM_00_CH_00_HILO_RESET_ADDR	reg_define.h	1762;"	d
PVT_NOC_REG_VM_00_CH_00_SDIF_DATA_ADDR	reg_define.h	1743;"	d
PVT_NOC_REG_VM_00_CH_00_SMPL_HILO_ADDR	reg_define.h	1761;"	d
PVT_NOC_REG_VM_00_CH_01_ALARMA_CFG_ADDR	reg_define.h	1763;"	d
PVT_NOC_REG_VM_00_CH_01_ALARMB_CFG_ADDR	reg_define.h	1764;"	d
PVT_NOC_REG_VM_00_CH_01_HILO_RESET_ADDR	reg_define.h	1766;"	d
PVT_NOC_REG_VM_00_CH_01_SDIF_DATA_ADDR	reg_define.h	1744;"	d
PVT_NOC_REG_VM_00_CH_01_SMPL_HILO_ADDR	reg_define.h	1765;"	d
PVT_NOC_REG_VM_00_CH_02_ALARMA_CFG_ADDR	reg_define.h	1767;"	d
PVT_NOC_REG_VM_00_CH_02_ALARMB_CFG_ADDR	reg_define.h	1768;"	d
PVT_NOC_REG_VM_00_CH_02_HILO_RESET_ADDR	reg_define.h	1770;"	d
PVT_NOC_REG_VM_00_CH_02_SDIF_DATA_ADDR	reg_define.h	1745;"	d
PVT_NOC_REG_VM_00_CH_02_SMPL_HILO_ADDR	reg_define.h	1769;"	d
PVT_NOC_REG_VM_00_CH_03_ALARMA_CFG_ADDR	reg_define.h	1771;"	d
PVT_NOC_REG_VM_00_CH_03_ALARMB_CFG_ADDR	reg_define.h	1772;"	d
PVT_NOC_REG_VM_00_CH_03_HILO_RESET_ADDR	reg_define.h	1774;"	d
PVT_NOC_REG_VM_00_CH_03_SDIF_DATA_ADDR	reg_define.h	1746;"	d
PVT_NOC_REG_VM_00_CH_03_SMPL_HILO_ADDR	reg_define.h	1773;"	d
PVT_NOC_REG_VM_00_CH_04_ALARMA_CFG_ADDR	reg_define.h	1775;"	d
PVT_NOC_REG_VM_00_CH_04_ALARMB_CFG_ADDR	reg_define.h	1776;"	d
PVT_NOC_REG_VM_00_CH_04_HILO_RESET_ADDR	reg_define.h	1778;"	d
PVT_NOC_REG_VM_00_CH_04_SDIF_DATA_ADDR	reg_define.h	1747;"	d
PVT_NOC_REG_VM_00_CH_04_SMPL_HILO_ADDR	reg_define.h	1777;"	d
PVT_NOC_REG_VM_00_CH_05_ALARMA_CFG_ADDR	reg_define.h	1779;"	d
PVT_NOC_REG_VM_00_CH_05_ALARMB_CFG_ADDR	reg_define.h	1780;"	d
PVT_NOC_REG_VM_00_CH_05_HILO_RESET_ADDR	reg_define.h	1782;"	d
PVT_NOC_REG_VM_00_CH_05_SDIF_DATA_ADDR	reg_define.h	1748;"	d
PVT_NOC_REG_VM_00_CH_05_SMPL_HILO_ADDR	reg_define.h	1781;"	d
PVT_NOC_REG_VM_00_CH_06_ALARMA_CFG_ADDR	reg_define.h	1783;"	d
PVT_NOC_REG_VM_00_CH_06_ALARMB_CFG_ADDR	reg_define.h	1784;"	d
PVT_NOC_REG_VM_00_CH_06_HILO_RESET_ADDR	reg_define.h	1786;"	d
PVT_NOC_REG_VM_00_CH_06_SDIF_DATA_ADDR	reg_define.h	1749;"	d
PVT_NOC_REG_VM_00_CH_06_SMPL_HILO_ADDR	reg_define.h	1785;"	d
PVT_NOC_REG_VM_00_CH_07_ALARMA_CFG_ADDR	reg_define.h	1787;"	d
PVT_NOC_REG_VM_00_CH_07_ALARMB_CFG_ADDR	reg_define.h	1788;"	d
PVT_NOC_REG_VM_00_CH_07_HILO_RESET_ADDR	reg_define.h	1790;"	d
PVT_NOC_REG_VM_00_CH_07_SDIF_DATA_ADDR	reg_define.h	1750;"	d
PVT_NOC_REG_VM_00_CH_07_SMPL_HILO_ADDR	reg_define.h	1789;"	d
PVT_NOC_REG_VM_00_CH_08_ALARMA_CFG_ADDR	reg_define.h	1791;"	d
PVT_NOC_REG_VM_00_CH_08_ALARMB_CFG_ADDR	reg_define.h	1792;"	d
PVT_NOC_REG_VM_00_CH_08_HILO_RESET_ADDR	reg_define.h	1794;"	d
PVT_NOC_REG_VM_00_CH_08_SDIF_DATA_ADDR	reg_define.h	1751;"	d
PVT_NOC_REG_VM_00_CH_08_SMPL_HILO_ADDR	reg_define.h	1793;"	d
PVT_NOC_REG_VM_00_CH_09_ALARMA_CFG_ADDR	reg_define.h	1795;"	d
PVT_NOC_REG_VM_00_CH_09_ALARMB_CFG_ADDR	reg_define.h	1796;"	d
PVT_NOC_REG_VM_00_CH_09_HILO_RESET_ADDR	reg_define.h	1798;"	d
PVT_NOC_REG_VM_00_CH_09_SDIF_DATA_ADDR	reg_define.h	1752;"	d
PVT_NOC_REG_VM_00_CH_09_SMPL_HILO_ADDR	reg_define.h	1797;"	d
PVT_NOC_REG_VM_00_CH_10_ALARMA_CFG_ADDR	reg_define.h	1799;"	d
PVT_NOC_REG_VM_00_CH_10_ALARMB_CFG_ADDR	reg_define.h	1800;"	d
PVT_NOC_REG_VM_00_CH_10_HILO_RESET_ADDR	reg_define.h	1802;"	d
PVT_NOC_REG_VM_00_CH_10_SDIF_DATA_ADDR	reg_define.h	1753;"	d
PVT_NOC_REG_VM_00_CH_10_SMPL_HILO_ADDR	reg_define.h	1801;"	d
PVT_NOC_REG_VM_00_CH_11_ALARMA_CFG_ADDR	reg_define.h	1803;"	d
PVT_NOC_REG_VM_00_CH_11_ALARMB_CFG_ADDR	reg_define.h	1804;"	d
PVT_NOC_REG_VM_00_CH_11_HILO_RESET_ADDR	reg_define.h	1806;"	d
PVT_NOC_REG_VM_00_CH_11_SDIF_DATA_ADDR	reg_define.h	1754;"	d
PVT_NOC_REG_VM_00_CH_11_SMPL_HILO_ADDR	reg_define.h	1805;"	d
PVT_NOC_REG_VM_00_CH_12_ALARMA_CFG_ADDR	reg_define.h	1807;"	d
PVT_NOC_REG_VM_00_CH_12_ALARMB_CFG_ADDR	reg_define.h	1808;"	d
PVT_NOC_REG_VM_00_CH_12_HILO_RESET_ADDR	reg_define.h	1810;"	d
PVT_NOC_REG_VM_00_CH_12_SDIF_DATA_ADDR	reg_define.h	1755;"	d
PVT_NOC_REG_VM_00_CH_12_SMPL_HILO_ADDR	reg_define.h	1809;"	d
PVT_NOC_REG_VM_00_CH_13_ALARMA_CFG_ADDR	reg_define.h	1811;"	d
PVT_NOC_REG_VM_00_CH_13_ALARMB_CFG_ADDR	reg_define.h	1812;"	d
PVT_NOC_REG_VM_00_CH_13_HILO_RESET_ADDR	reg_define.h	1814;"	d
PVT_NOC_REG_VM_00_CH_13_SDIF_DATA_ADDR	reg_define.h	1756;"	d
PVT_NOC_REG_VM_00_CH_13_SMPL_HILO_ADDR	reg_define.h	1813;"	d
PVT_NOC_REG_VM_00_CH_14_ALARMA_CFG_ADDR	reg_define.h	1815;"	d
PVT_NOC_REG_VM_00_CH_14_ALARMB_CFG_ADDR	reg_define.h	1816;"	d
PVT_NOC_REG_VM_00_CH_14_HILO_RESET_ADDR	reg_define.h	1818;"	d
PVT_NOC_REG_VM_00_CH_14_SDIF_DATA_ADDR	reg_define.h	1757;"	d
PVT_NOC_REG_VM_00_CH_14_SMPL_HILO_ADDR	reg_define.h	1817;"	d
PVT_NOC_REG_VM_00_CH_15_ALARMA_CFG_ADDR	reg_define.h	1819;"	d
PVT_NOC_REG_VM_00_CH_15_ALARMB_CFG_ADDR	reg_define.h	1820;"	d
PVT_NOC_REG_VM_00_CH_15_HILO_RESET_ADDR	reg_define.h	1822;"	d
PVT_NOC_REG_VM_00_CH_15_SDIF_DATA_ADDR	reg_define.h	1758;"	d
PVT_NOC_REG_VM_00_CH_15_SMPL_HILO_ADDR	reg_define.h	1821;"	d
PVT_NOC_REG_VM_00_IRQ_ALARMA_CLR_ADDR	reg_define.h	1735;"	d
PVT_NOC_REG_VM_00_IRQ_ALARMA_ENABLE_ADDR	reg_define.h	1733;"	d
PVT_NOC_REG_VM_00_IRQ_ALARMA_STATUS_ADDR	reg_define.h	1734;"	d
PVT_NOC_REG_VM_00_IRQ_ALARMA_TEST_ADDR	reg_define.h	1736;"	d
PVT_NOC_REG_VM_00_IRQ_ALARMB_CLR_ADDR	reg_define.h	1739;"	d
PVT_NOC_REG_VM_00_IRQ_ALARMB_ENABLE_ADDR	reg_define.h	1737;"	d
PVT_NOC_REG_VM_00_IRQ_ALARMB_STATUS_ADDR	reg_define.h	1738;"	d
PVT_NOC_REG_VM_00_IRQ_ALARMB_TEST_ADDR	reg_define.h	1740;"	d
PVT_NOC_REG_VM_00_IRQ_CLEAR_ADDR	reg_define.h	1731;"	d
PVT_NOC_REG_VM_00_IRQ_ENABLE_ADDR	reg_define.h	1729;"	d
PVT_NOC_REG_VM_00_IRQ_STATUS_ADDR	reg_define.h	1730;"	d
PVT_NOC_REG_VM_00_IRQ_TEST_ADDR	reg_define.h	1732;"	d
PVT_NOC_REG_VM_00_SDIF_DONE_ADDR	reg_define.h	1742;"	d
PVT_NOC_REG_VM_00_SDIF_RDATA_ADDR	reg_define.h	1741;"	d
PVT_NOC_REG_VM_01_CH_00_ALARMA_CFG_ADDR	reg_define.h	1853;"	d
PVT_NOC_REG_VM_01_CH_00_ALARMB_CFG_ADDR	reg_define.h	1854;"	d
PVT_NOC_REG_VM_01_CH_00_HILO_RESET_ADDR	reg_define.h	1856;"	d
PVT_NOC_REG_VM_01_CH_00_SDIF_DATA_ADDR	reg_define.h	1837;"	d
PVT_NOC_REG_VM_01_CH_00_SMPL_HILO_ADDR	reg_define.h	1855;"	d
PVT_NOC_REG_VM_01_CH_01_ALARMA_CFG_ADDR	reg_define.h	1857;"	d
PVT_NOC_REG_VM_01_CH_01_ALARMB_CFG_ADDR	reg_define.h	1858;"	d
PVT_NOC_REG_VM_01_CH_01_HILO_RESET_ADDR	reg_define.h	1860;"	d
PVT_NOC_REG_VM_01_CH_01_SDIF_DATA_ADDR	reg_define.h	1838;"	d
PVT_NOC_REG_VM_01_CH_01_SMPL_HILO_ADDR	reg_define.h	1859;"	d
PVT_NOC_REG_VM_01_CH_02_ALARMA_CFG_ADDR	reg_define.h	1861;"	d
PVT_NOC_REG_VM_01_CH_02_ALARMB_CFG_ADDR	reg_define.h	1862;"	d
PVT_NOC_REG_VM_01_CH_02_HILO_RESET_ADDR	reg_define.h	1864;"	d
PVT_NOC_REG_VM_01_CH_02_SDIF_DATA_ADDR	reg_define.h	1839;"	d
PVT_NOC_REG_VM_01_CH_02_SMPL_HILO_ADDR	reg_define.h	1863;"	d
PVT_NOC_REG_VM_01_CH_03_ALARMA_CFG_ADDR	reg_define.h	1865;"	d
PVT_NOC_REG_VM_01_CH_03_ALARMB_CFG_ADDR	reg_define.h	1866;"	d
PVT_NOC_REG_VM_01_CH_03_HILO_RESET_ADDR	reg_define.h	1868;"	d
PVT_NOC_REG_VM_01_CH_03_SDIF_DATA_ADDR	reg_define.h	1840;"	d
PVT_NOC_REG_VM_01_CH_03_SMPL_HILO_ADDR	reg_define.h	1867;"	d
PVT_NOC_REG_VM_01_CH_04_ALARMA_CFG_ADDR	reg_define.h	1869;"	d
PVT_NOC_REG_VM_01_CH_04_ALARMB_CFG_ADDR	reg_define.h	1870;"	d
PVT_NOC_REG_VM_01_CH_04_HILO_RESET_ADDR	reg_define.h	1872;"	d
PVT_NOC_REG_VM_01_CH_04_SDIF_DATA_ADDR	reg_define.h	1841;"	d
PVT_NOC_REG_VM_01_CH_04_SMPL_HILO_ADDR	reg_define.h	1871;"	d
PVT_NOC_REG_VM_01_CH_05_ALARMA_CFG_ADDR	reg_define.h	1873;"	d
PVT_NOC_REG_VM_01_CH_05_ALARMB_CFG_ADDR	reg_define.h	1874;"	d
PVT_NOC_REG_VM_01_CH_05_HILO_RESET_ADDR	reg_define.h	1876;"	d
PVT_NOC_REG_VM_01_CH_05_SDIF_DATA_ADDR	reg_define.h	1842;"	d
PVT_NOC_REG_VM_01_CH_05_SMPL_HILO_ADDR	reg_define.h	1875;"	d
PVT_NOC_REG_VM_01_CH_06_ALARMA_CFG_ADDR	reg_define.h	1877;"	d
PVT_NOC_REG_VM_01_CH_06_ALARMB_CFG_ADDR	reg_define.h	1878;"	d
PVT_NOC_REG_VM_01_CH_06_HILO_RESET_ADDR	reg_define.h	1880;"	d
PVT_NOC_REG_VM_01_CH_06_SDIF_DATA_ADDR	reg_define.h	1843;"	d
PVT_NOC_REG_VM_01_CH_06_SMPL_HILO_ADDR	reg_define.h	1879;"	d
PVT_NOC_REG_VM_01_CH_07_ALARMA_CFG_ADDR	reg_define.h	1881;"	d
PVT_NOC_REG_VM_01_CH_07_ALARMB_CFG_ADDR	reg_define.h	1882;"	d
PVT_NOC_REG_VM_01_CH_07_HILO_RESET_ADDR	reg_define.h	1884;"	d
PVT_NOC_REG_VM_01_CH_07_SDIF_DATA_ADDR	reg_define.h	1844;"	d
PVT_NOC_REG_VM_01_CH_07_SMPL_HILO_ADDR	reg_define.h	1883;"	d
PVT_NOC_REG_VM_01_CH_08_ALARMA_CFG_ADDR	reg_define.h	1885;"	d
PVT_NOC_REG_VM_01_CH_08_ALARMB_CFG_ADDR	reg_define.h	1886;"	d
PVT_NOC_REG_VM_01_CH_08_HILO_RESET_ADDR	reg_define.h	1888;"	d
PVT_NOC_REG_VM_01_CH_08_SDIF_DATA_ADDR	reg_define.h	1845;"	d
PVT_NOC_REG_VM_01_CH_08_SMPL_HILO_ADDR	reg_define.h	1887;"	d
PVT_NOC_REG_VM_01_CH_09_ALARMA_CFG_ADDR	reg_define.h	1889;"	d
PVT_NOC_REG_VM_01_CH_09_ALARMB_CFG_ADDR	reg_define.h	1890;"	d
PVT_NOC_REG_VM_01_CH_09_HILO_RESET_ADDR	reg_define.h	1892;"	d
PVT_NOC_REG_VM_01_CH_09_SDIF_DATA_ADDR	reg_define.h	1846;"	d
PVT_NOC_REG_VM_01_CH_09_SMPL_HILO_ADDR	reg_define.h	1891;"	d
PVT_NOC_REG_VM_01_CH_10_ALARMA_CFG_ADDR	reg_define.h	1893;"	d
PVT_NOC_REG_VM_01_CH_10_ALARMB_CFG_ADDR	reg_define.h	1894;"	d
PVT_NOC_REG_VM_01_CH_10_HILO_RESET_ADDR	reg_define.h	1896;"	d
PVT_NOC_REG_VM_01_CH_10_SDIF_DATA_ADDR	reg_define.h	1847;"	d
PVT_NOC_REG_VM_01_CH_10_SMPL_HILO_ADDR	reg_define.h	1895;"	d
PVT_NOC_REG_VM_01_CH_11_ALARMA_CFG_ADDR	reg_define.h	1897;"	d
PVT_NOC_REG_VM_01_CH_11_ALARMB_CFG_ADDR	reg_define.h	1898;"	d
PVT_NOC_REG_VM_01_CH_11_HILO_RESET_ADDR	reg_define.h	1900;"	d
PVT_NOC_REG_VM_01_CH_11_SDIF_DATA_ADDR	reg_define.h	1848;"	d
PVT_NOC_REG_VM_01_CH_11_SMPL_HILO_ADDR	reg_define.h	1899;"	d
PVT_NOC_REG_VM_01_CH_12_ALARMA_CFG_ADDR	reg_define.h	1901;"	d
PVT_NOC_REG_VM_01_CH_12_ALARMB_CFG_ADDR	reg_define.h	1902;"	d
PVT_NOC_REG_VM_01_CH_12_HILO_RESET_ADDR	reg_define.h	1904;"	d
PVT_NOC_REG_VM_01_CH_12_SDIF_DATA_ADDR	reg_define.h	1849;"	d
PVT_NOC_REG_VM_01_CH_12_SMPL_HILO_ADDR	reg_define.h	1903;"	d
PVT_NOC_REG_VM_01_CH_13_ALARMA_CFG_ADDR	reg_define.h	1905;"	d
PVT_NOC_REG_VM_01_CH_13_ALARMB_CFG_ADDR	reg_define.h	1906;"	d
PVT_NOC_REG_VM_01_CH_13_HILO_RESET_ADDR	reg_define.h	1908;"	d
PVT_NOC_REG_VM_01_CH_13_SDIF_DATA_ADDR	reg_define.h	1850;"	d
PVT_NOC_REG_VM_01_CH_13_SMPL_HILO_ADDR	reg_define.h	1907;"	d
PVT_NOC_REG_VM_01_CH_14_ALARMA_CFG_ADDR	reg_define.h	1909;"	d
PVT_NOC_REG_VM_01_CH_14_ALARMB_CFG_ADDR	reg_define.h	1910;"	d
PVT_NOC_REG_VM_01_CH_14_HILO_RESET_ADDR	reg_define.h	1912;"	d
PVT_NOC_REG_VM_01_CH_14_SDIF_DATA_ADDR	reg_define.h	1851;"	d
PVT_NOC_REG_VM_01_CH_14_SMPL_HILO_ADDR	reg_define.h	1911;"	d
PVT_NOC_REG_VM_01_CH_15_ALARMA_CFG_ADDR	reg_define.h	1913;"	d
PVT_NOC_REG_VM_01_CH_15_ALARMB_CFG_ADDR	reg_define.h	1914;"	d
PVT_NOC_REG_VM_01_CH_15_HILO_RESET_ADDR	reg_define.h	1916;"	d
PVT_NOC_REG_VM_01_CH_15_SDIF_DATA_ADDR	reg_define.h	1852;"	d
PVT_NOC_REG_VM_01_CH_15_SMPL_HILO_ADDR	reg_define.h	1915;"	d
PVT_NOC_REG_VM_01_IRQ_ALARMA_CLR_ADDR	reg_define.h	1829;"	d
PVT_NOC_REG_VM_01_IRQ_ALARMA_ENABLE_ADDR	reg_define.h	1827;"	d
PVT_NOC_REG_VM_01_IRQ_ALARMA_STATUS_ADDR	reg_define.h	1828;"	d
PVT_NOC_REG_VM_01_IRQ_ALARMA_TEST_ADDR	reg_define.h	1830;"	d
PVT_NOC_REG_VM_01_IRQ_ALARMB_CLR_ADDR	reg_define.h	1833;"	d
PVT_NOC_REG_VM_01_IRQ_ALARMB_ENABLE_ADDR	reg_define.h	1831;"	d
PVT_NOC_REG_VM_01_IRQ_ALARMB_STATUS_ADDR	reg_define.h	1832;"	d
PVT_NOC_REG_VM_01_IRQ_ALARMB_TEST_ADDR	reg_define.h	1834;"	d
PVT_NOC_REG_VM_01_IRQ_CLEAR_ADDR	reg_define.h	1825;"	d
PVT_NOC_REG_VM_01_IRQ_ENABLE_ADDR	reg_define.h	1823;"	d
PVT_NOC_REG_VM_01_IRQ_STATUS_ADDR	reg_define.h	1824;"	d
PVT_NOC_REG_VM_01_IRQ_TEST_ADDR	reg_define.h	1826;"	d
PVT_NOC_REG_VM_01_SDIF_DONE_ADDR	reg_define.h	1836;"	d
PVT_NOC_REG_VM_01_SDIF_RDATA_ADDR	reg_define.h	1835;"	d
PVT_NOC_REG_VM_02_CH_00_ALARMA_CFG_ADDR	reg_define.h	1947;"	d
PVT_NOC_REG_VM_02_CH_00_ALARMB_CFG_ADDR	reg_define.h	1948;"	d
PVT_NOC_REG_VM_02_CH_00_HILO_RESET_ADDR	reg_define.h	1950;"	d
PVT_NOC_REG_VM_02_CH_00_SDIF_DATA_ADDR	reg_define.h	1931;"	d
PVT_NOC_REG_VM_02_CH_00_SMPL_HILO_ADDR	reg_define.h	1949;"	d
PVT_NOC_REG_VM_02_CH_01_ALARMA_CFG_ADDR	reg_define.h	1951;"	d
PVT_NOC_REG_VM_02_CH_01_ALARMB_CFG_ADDR	reg_define.h	1952;"	d
PVT_NOC_REG_VM_02_CH_01_HILO_RESET_ADDR	reg_define.h	1954;"	d
PVT_NOC_REG_VM_02_CH_01_SDIF_DATA_ADDR	reg_define.h	1932;"	d
PVT_NOC_REG_VM_02_CH_01_SMPL_HILO_ADDR	reg_define.h	1953;"	d
PVT_NOC_REG_VM_02_CH_02_ALARMA_CFG_ADDR	reg_define.h	1955;"	d
PVT_NOC_REG_VM_02_CH_02_ALARMB_CFG_ADDR	reg_define.h	1956;"	d
PVT_NOC_REG_VM_02_CH_02_HILO_RESET_ADDR	reg_define.h	1958;"	d
PVT_NOC_REG_VM_02_CH_02_SDIF_DATA_ADDR	reg_define.h	1933;"	d
PVT_NOC_REG_VM_02_CH_02_SMPL_HILO_ADDR	reg_define.h	1957;"	d
PVT_NOC_REG_VM_02_CH_03_ALARMA_CFG_ADDR	reg_define.h	1959;"	d
PVT_NOC_REG_VM_02_CH_03_ALARMB_CFG_ADDR	reg_define.h	1960;"	d
PVT_NOC_REG_VM_02_CH_03_HILO_RESET_ADDR	reg_define.h	1962;"	d
PVT_NOC_REG_VM_02_CH_03_SDIF_DATA_ADDR	reg_define.h	1934;"	d
PVT_NOC_REG_VM_02_CH_03_SMPL_HILO_ADDR	reg_define.h	1961;"	d
PVT_NOC_REG_VM_02_CH_04_ALARMA_CFG_ADDR	reg_define.h	1963;"	d
PVT_NOC_REG_VM_02_CH_04_ALARMB_CFG_ADDR	reg_define.h	1964;"	d
PVT_NOC_REG_VM_02_CH_04_HILO_RESET_ADDR	reg_define.h	1966;"	d
PVT_NOC_REG_VM_02_CH_04_SDIF_DATA_ADDR	reg_define.h	1935;"	d
PVT_NOC_REG_VM_02_CH_04_SMPL_HILO_ADDR	reg_define.h	1965;"	d
PVT_NOC_REG_VM_02_CH_05_ALARMA_CFG_ADDR	reg_define.h	1967;"	d
PVT_NOC_REG_VM_02_CH_05_ALARMB_CFG_ADDR	reg_define.h	1968;"	d
PVT_NOC_REG_VM_02_CH_05_HILO_RESET_ADDR	reg_define.h	1970;"	d
PVT_NOC_REG_VM_02_CH_05_SDIF_DATA_ADDR	reg_define.h	1936;"	d
PVT_NOC_REG_VM_02_CH_05_SMPL_HILO_ADDR	reg_define.h	1969;"	d
PVT_NOC_REG_VM_02_CH_06_ALARMA_CFG_ADDR	reg_define.h	1971;"	d
PVT_NOC_REG_VM_02_CH_06_ALARMB_CFG_ADDR	reg_define.h	1972;"	d
PVT_NOC_REG_VM_02_CH_06_HILO_RESET_ADDR	reg_define.h	1974;"	d
PVT_NOC_REG_VM_02_CH_06_SDIF_DATA_ADDR	reg_define.h	1937;"	d
PVT_NOC_REG_VM_02_CH_06_SMPL_HILO_ADDR	reg_define.h	1973;"	d
PVT_NOC_REG_VM_02_CH_07_ALARMA_CFG_ADDR	reg_define.h	1975;"	d
PVT_NOC_REG_VM_02_CH_07_ALARMB_CFG_ADDR	reg_define.h	1976;"	d
PVT_NOC_REG_VM_02_CH_07_HILO_RESET_ADDR	reg_define.h	1978;"	d
PVT_NOC_REG_VM_02_CH_07_SDIF_DATA_ADDR	reg_define.h	1938;"	d
PVT_NOC_REG_VM_02_CH_07_SMPL_HILO_ADDR	reg_define.h	1977;"	d
PVT_NOC_REG_VM_02_CH_08_ALARMA_CFG_ADDR	reg_define.h	1979;"	d
PVT_NOC_REG_VM_02_CH_08_ALARMB_CFG_ADDR	reg_define.h	1980;"	d
PVT_NOC_REG_VM_02_CH_08_HILO_RESET_ADDR	reg_define.h	1982;"	d
PVT_NOC_REG_VM_02_CH_08_SDIF_DATA_ADDR	reg_define.h	1939;"	d
PVT_NOC_REG_VM_02_CH_08_SMPL_HILO_ADDR	reg_define.h	1981;"	d
PVT_NOC_REG_VM_02_CH_09_ALARMA_CFG_ADDR	reg_define.h	1983;"	d
PVT_NOC_REG_VM_02_CH_09_ALARMB_CFG_ADDR	reg_define.h	1984;"	d
PVT_NOC_REG_VM_02_CH_09_HILO_RESET_ADDR	reg_define.h	1986;"	d
PVT_NOC_REG_VM_02_CH_09_SDIF_DATA_ADDR	reg_define.h	1940;"	d
PVT_NOC_REG_VM_02_CH_09_SMPL_HILO_ADDR	reg_define.h	1985;"	d
PVT_NOC_REG_VM_02_CH_10_ALARMA_CFG_ADDR	reg_define.h	1987;"	d
PVT_NOC_REG_VM_02_CH_10_ALARMB_CFG_ADDR	reg_define.h	1988;"	d
PVT_NOC_REG_VM_02_CH_10_HILO_RESET_ADDR	reg_define.h	1990;"	d
PVT_NOC_REG_VM_02_CH_10_SDIF_DATA_ADDR	reg_define.h	1941;"	d
PVT_NOC_REG_VM_02_CH_10_SMPL_HILO_ADDR	reg_define.h	1989;"	d
PVT_NOC_REG_VM_02_CH_11_ALARMA_CFG_ADDR	reg_define.h	1991;"	d
PVT_NOC_REG_VM_02_CH_11_ALARMB_CFG_ADDR	reg_define.h	1992;"	d
PVT_NOC_REG_VM_02_CH_11_HILO_RESET_ADDR	reg_define.h	1994;"	d
PVT_NOC_REG_VM_02_CH_11_SDIF_DATA_ADDR	reg_define.h	1942;"	d
PVT_NOC_REG_VM_02_CH_11_SMPL_HILO_ADDR	reg_define.h	1993;"	d
PVT_NOC_REG_VM_02_CH_12_ALARMA_CFG_ADDR	reg_define.h	1995;"	d
PVT_NOC_REG_VM_02_CH_12_ALARMB_CFG_ADDR	reg_define.h	1996;"	d
PVT_NOC_REG_VM_02_CH_12_HILO_RESET_ADDR	reg_define.h	1998;"	d
PVT_NOC_REG_VM_02_CH_12_SDIF_DATA_ADDR	reg_define.h	1943;"	d
PVT_NOC_REG_VM_02_CH_12_SMPL_HILO_ADDR	reg_define.h	1997;"	d
PVT_NOC_REG_VM_02_CH_13_ALARMA_CFG_ADDR	reg_define.h	1999;"	d
PVT_NOC_REG_VM_02_CH_13_ALARMB_CFG_ADDR	reg_define.h	2000;"	d
PVT_NOC_REG_VM_02_CH_13_HILO_RESET_ADDR	reg_define.h	2002;"	d
PVT_NOC_REG_VM_02_CH_13_SDIF_DATA_ADDR	reg_define.h	1944;"	d
PVT_NOC_REG_VM_02_CH_13_SMPL_HILO_ADDR	reg_define.h	2001;"	d
PVT_NOC_REG_VM_02_CH_14_ALARMA_CFG_ADDR	reg_define.h	2003;"	d
PVT_NOC_REG_VM_02_CH_14_ALARMB_CFG_ADDR	reg_define.h	2004;"	d
PVT_NOC_REG_VM_02_CH_14_HILO_RESET_ADDR	reg_define.h	2006;"	d
PVT_NOC_REG_VM_02_CH_14_SDIF_DATA_ADDR	reg_define.h	1945;"	d
PVT_NOC_REG_VM_02_CH_14_SMPL_HILO_ADDR	reg_define.h	2005;"	d
PVT_NOC_REG_VM_02_CH_15_ALARMA_CFG_ADDR	reg_define.h	2007;"	d
PVT_NOC_REG_VM_02_CH_15_ALARMB_CFG_ADDR	reg_define.h	2008;"	d
PVT_NOC_REG_VM_02_CH_15_HILO_RESET_ADDR	reg_define.h	2010;"	d
PVT_NOC_REG_VM_02_CH_15_SDIF_DATA_ADDR	reg_define.h	1946;"	d
PVT_NOC_REG_VM_02_CH_15_SMPL_HILO_ADDR	reg_define.h	2009;"	d
PVT_NOC_REG_VM_02_IRQ_ALARMA_CLR_ADDR	reg_define.h	1923;"	d
PVT_NOC_REG_VM_02_IRQ_ALARMA_ENABLE_ADDR	reg_define.h	1921;"	d
PVT_NOC_REG_VM_02_IRQ_ALARMA_STATUS_ADDR	reg_define.h	1922;"	d
PVT_NOC_REG_VM_02_IRQ_ALARMA_TEST_ADDR	reg_define.h	1924;"	d
PVT_NOC_REG_VM_02_IRQ_ALARMB_CLR_ADDR	reg_define.h	1927;"	d
PVT_NOC_REG_VM_02_IRQ_ALARMB_ENABLE_ADDR	reg_define.h	1925;"	d
PVT_NOC_REG_VM_02_IRQ_ALARMB_STATUS_ADDR	reg_define.h	1926;"	d
PVT_NOC_REG_VM_02_IRQ_ALARMB_TEST_ADDR	reg_define.h	1928;"	d
PVT_NOC_REG_VM_02_IRQ_CLEAR_ADDR	reg_define.h	1919;"	d
PVT_NOC_REG_VM_02_IRQ_ENABLE_ADDR	reg_define.h	1917;"	d
PVT_NOC_REG_VM_02_IRQ_STATUS_ADDR	reg_define.h	1918;"	d
PVT_NOC_REG_VM_02_IRQ_TEST_ADDR	reg_define.h	1920;"	d
PVT_NOC_REG_VM_02_SDIF_DONE_ADDR	reg_define.h	1930;"	d
PVT_NOC_REG_VM_02_SDIF_RDATA_ADDR	reg_define.h	1929;"	d
PVT_NOC_REG_VM_03_CH_00_ALARMA_CFG_ADDR	reg_define.h	2041;"	d
PVT_NOC_REG_VM_03_CH_00_ALARMB_CFG_ADDR	reg_define.h	2042;"	d
PVT_NOC_REG_VM_03_CH_00_HILO_RESET_ADDR	reg_define.h	2044;"	d
PVT_NOC_REG_VM_03_CH_00_SDIF_DATA_ADDR	reg_define.h	2025;"	d
PVT_NOC_REG_VM_03_CH_00_SMPL_HILO_ADDR	reg_define.h	2043;"	d
PVT_NOC_REG_VM_03_CH_01_ALARMA_CFG_ADDR	reg_define.h	2045;"	d
PVT_NOC_REG_VM_03_CH_01_ALARMB_CFG_ADDR	reg_define.h	2046;"	d
PVT_NOC_REG_VM_03_CH_01_HILO_RESET_ADDR	reg_define.h	2048;"	d
PVT_NOC_REG_VM_03_CH_01_SDIF_DATA_ADDR	reg_define.h	2026;"	d
PVT_NOC_REG_VM_03_CH_01_SMPL_HILO_ADDR	reg_define.h	2047;"	d
PVT_NOC_REG_VM_03_CH_02_ALARMA_CFG_ADDR	reg_define.h	2049;"	d
PVT_NOC_REG_VM_03_CH_02_ALARMB_CFG_ADDR	reg_define.h	2050;"	d
PVT_NOC_REG_VM_03_CH_02_HILO_RESET_ADDR	reg_define.h	2052;"	d
PVT_NOC_REG_VM_03_CH_02_SDIF_DATA_ADDR	reg_define.h	2027;"	d
PVT_NOC_REG_VM_03_CH_02_SMPL_HILO_ADDR	reg_define.h	2051;"	d
PVT_NOC_REG_VM_03_CH_03_ALARMA_CFG_ADDR	reg_define.h	2053;"	d
PVT_NOC_REG_VM_03_CH_03_ALARMB_CFG_ADDR	reg_define.h	2054;"	d
PVT_NOC_REG_VM_03_CH_03_HILO_RESET_ADDR	reg_define.h	2056;"	d
PVT_NOC_REG_VM_03_CH_03_SDIF_DATA_ADDR	reg_define.h	2028;"	d
PVT_NOC_REG_VM_03_CH_03_SMPL_HILO_ADDR	reg_define.h	2055;"	d
PVT_NOC_REG_VM_03_CH_04_ALARMA_CFG_ADDR	reg_define.h	2057;"	d
PVT_NOC_REG_VM_03_CH_04_ALARMB_CFG_ADDR	reg_define.h	2058;"	d
PVT_NOC_REG_VM_03_CH_04_HILO_RESET_ADDR	reg_define.h	2060;"	d
PVT_NOC_REG_VM_03_CH_04_SDIF_DATA_ADDR	reg_define.h	2029;"	d
PVT_NOC_REG_VM_03_CH_04_SMPL_HILO_ADDR	reg_define.h	2059;"	d
PVT_NOC_REG_VM_03_CH_05_ALARMA_CFG_ADDR	reg_define.h	2061;"	d
PVT_NOC_REG_VM_03_CH_05_ALARMB_CFG_ADDR	reg_define.h	2062;"	d
PVT_NOC_REG_VM_03_CH_05_HILO_RESET_ADDR	reg_define.h	2064;"	d
PVT_NOC_REG_VM_03_CH_05_SDIF_DATA_ADDR	reg_define.h	2030;"	d
PVT_NOC_REG_VM_03_CH_05_SMPL_HILO_ADDR	reg_define.h	2063;"	d
PVT_NOC_REG_VM_03_CH_06_ALARMA_CFG_ADDR	reg_define.h	2065;"	d
PVT_NOC_REG_VM_03_CH_06_ALARMB_CFG_ADDR	reg_define.h	2066;"	d
PVT_NOC_REG_VM_03_CH_06_HILO_RESET_ADDR	reg_define.h	2068;"	d
PVT_NOC_REG_VM_03_CH_06_SDIF_DATA_ADDR	reg_define.h	2031;"	d
PVT_NOC_REG_VM_03_CH_06_SMPL_HILO_ADDR	reg_define.h	2067;"	d
PVT_NOC_REG_VM_03_CH_07_ALARMA_CFG_ADDR	reg_define.h	2069;"	d
PVT_NOC_REG_VM_03_CH_07_ALARMB_CFG_ADDR	reg_define.h	2070;"	d
PVT_NOC_REG_VM_03_CH_07_HILO_RESET_ADDR	reg_define.h	2072;"	d
PVT_NOC_REG_VM_03_CH_07_SDIF_DATA_ADDR	reg_define.h	2032;"	d
PVT_NOC_REG_VM_03_CH_07_SMPL_HILO_ADDR	reg_define.h	2071;"	d
PVT_NOC_REG_VM_03_CH_08_ALARMA_CFG_ADDR	reg_define.h	2073;"	d
PVT_NOC_REG_VM_03_CH_08_ALARMB_CFG_ADDR	reg_define.h	2074;"	d
PVT_NOC_REG_VM_03_CH_08_HILO_RESET_ADDR	reg_define.h	2076;"	d
PVT_NOC_REG_VM_03_CH_08_SDIF_DATA_ADDR	reg_define.h	2033;"	d
PVT_NOC_REG_VM_03_CH_08_SMPL_HILO_ADDR	reg_define.h	2075;"	d
PVT_NOC_REG_VM_03_CH_09_ALARMA_CFG_ADDR	reg_define.h	2077;"	d
PVT_NOC_REG_VM_03_CH_09_ALARMB_CFG_ADDR	reg_define.h	2078;"	d
PVT_NOC_REG_VM_03_CH_09_HILO_RESET_ADDR	reg_define.h	2080;"	d
PVT_NOC_REG_VM_03_CH_09_SDIF_DATA_ADDR	reg_define.h	2034;"	d
PVT_NOC_REG_VM_03_CH_09_SMPL_HILO_ADDR	reg_define.h	2079;"	d
PVT_NOC_REG_VM_03_CH_10_ALARMA_CFG_ADDR	reg_define.h	2081;"	d
PVT_NOC_REG_VM_03_CH_10_ALARMB_CFG_ADDR	reg_define.h	2082;"	d
PVT_NOC_REG_VM_03_CH_10_HILO_RESET_ADDR	reg_define.h	2084;"	d
PVT_NOC_REG_VM_03_CH_10_SDIF_DATA_ADDR	reg_define.h	2035;"	d
PVT_NOC_REG_VM_03_CH_10_SMPL_HILO_ADDR	reg_define.h	2083;"	d
PVT_NOC_REG_VM_03_CH_11_ALARMA_CFG_ADDR	reg_define.h	2085;"	d
PVT_NOC_REG_VM_03_CH_11_ALARMB_CFG_ADDR	reg_define.h	2086;"	d
PVT_NOC_REG_VM_03_CH_11_HILO_RESET_ADDR	reg_define.h	2088;"	d
PVT_NOC_REG_VM_03_CH_11_SDIF_DATA_ADDR	reg_define.h	2036;"	d
PVT_NOC_REG_VM_03_CH_11_SMPL_HILO_ADDR	reg_define.h	2087;"	d
PVT_NOC_REG_VM_03_CH_12_ALARMA_CFG_ADDR	reg_define.h	2089;"	d
PVT_NOC_REG_VM_03_CH_12_ALARMB_CFG_ADDR	reg_define.h	2090;"	d
PVT_NOC_REG_VM_03_CH_12_HILO_RESET_ADDR	reg_define.h	2092;"	d
PVT_NOC_REG_VM_03_CH_12_SDIF_DATA_ADDR	reg_define.h	2037;"	d
PVT_NOC_REG_VM_03_CH_12_SMPL_HILO_ADDR	reg_define.h	2091;"	d
PVT_NOC_REG_VM_03_CH_13_ALARMA_CFG_ADDR	reg_define.h	2093;"	d
PVT_NOC_REG_VM_03_CH_13_ALARMB_CFG_ADDR	reg_define.h	2094;"	d
PVT_NOC_REG_VM_03_CH_13_HILO_RESET_ADDR	reg_define.h	2096;"	d
PVT_NOC_REG_VM_03_CH_13_SDIF_DATA_ADDR	reg_define.h	2038;"	d
PVT_NOC_REG_VM_03_CH_13_SMPL_HILO_ADDR	reg_define.h	2095;"	d
PVT_NOC_REG_VM_03_CH_14_ALARMA_CFG_ADDR	reg_define.h	2097;"	d
PVT_NOC_REG_VM_03_CH_14_ALARMB_CFG_ADDR	reg_define.h	2098;"	d
PVT_NOC_REG_VM_03_CH_14_HILO_RESET_ADDR	reg_define.h	2100;"	d
PVT_NOC_REG_VM_03_CH_14_SDIF_DATA_ADDR	reg_define.h	2039;"	d
PVT_NOC_REG_VM_03_CH_14_SMPL_HILO_ADDR	reg_define.h	2099;"	d
PVT_NOC_REG_VM_03_CH_15_ALARMA_CFG_ADDR	reg_define.h	2101;"	d
PVT_NOC_REG_VM_03_CH_15_ALARMB_CFG_ADDR	reg_define.h	2102;"	d
PVT_NOC_REG_VM_03_CH_15_HILO_RESET_ADDR	reg_define.h	2104;"	d
PVT_NOC_REG_VM_03_CH_15_SDIF_DATA_ADDR	reg_define.h	2040;"	d
PVT_NOC_REG_VM_03_CH_15_SMPL_HILO_ADDR	reg_define.h	2103;"	d
PVT_NOC_REG_VM_03_IRQ_ALARMA_CLR_ADDR	reg_define.h	2017;"	d
PVT_NOC_REG_VM_03_IRQ_ALARMA_ENABLE_ADDR	reg_define.h	2015;"	d
PVT_NOC_REG_VM_03_IRQ_ALARMA_STATUS_ADDR	reg_define.h	2016;"	d
PVT_NOC_REG_VM_03_IRQ_ALARMA_TEST_ADDR	reg_define.h	2018;"	d
PVT_NOC_REG_VM_03_IRQ_ALARMB_CLR_ADDR	reg_define.h	2021;"	d
PVT_NOC_REG_VM_03_IRQ_ALARMB_ENABLE_ADDR	reg_define.h	2019;"	d
PVT_NOC_REG_VM_03_IRQ_ALARMB_STATUS_ADDR	reg_define.h	2020;"	d
PVT_NOC_REG_VM_03_IRQ_ALARMB_TEST_ADDR	reg_define.h	2022;"	d
PVT_NOC_REG_VM_03_IRQ_CLEAR_ADDR	reg_define.h	2013;"	d
PVT_NOC_REG_VM_03_IRQ_ENABLE_ADDR	reg_define.h	2011;"	d
PVT_NOC_REG_VM_03_IRQ_STATUS_ADDR	reg_define.h	2012;"	d
PVT_NOC_REG_VM_03_IRQ_TEST_ADDR	reg_define.h	2014;"	d
PVT_NOC_REG_VM_03_SDIF_DONE_ADDR	reg_define.h	2024;"	d
PVT_NOC_REG_VM_03_SDIF_RDATA_ADDR	reg_define.h	2023;"	d
PVT_NOC_REG_VM_04_CH_00_ALARMA_CFG_ADDR	reg_define.h	2135;"	d
PVT_NOC_REG_VM_04_CH_00_ALARMB_CFG_ADDR	reg_define.h	2136;"	d
PVT_NOC_REG_VM_04_CH_00_HILO_RESET_ADDR	reg_define.h	2138;"	d
PVT_NOC_REG_VM_04_CH_00_SDIF_DATA_ADDR	reg_define.h	2119;"	d
PVT_NOC_REG_VM_04_CH_00_SMPL_HILO_ADDR	reg_define.h	2137;"	d
PVT_NOC_REG_VM_04_CH_01_ALARMA_CFG_ADDR	reg_define.h	2139;"	d
PVT_NOC_REG_VM_04_CH_01_ALARMB_CFG_ADDR	reg_define.h	2140;"	d
PVT_NOC_REG_VM_04_CH_01_HILO_RESET_ADDR	reg_define.h	2142;"	d
PVT_NOC_REG_VM_04_CH_01_SDIF_DATA_ADDR	reg_define.h	2120;"	d
PVT_NOC_REG_VM_04_CH_01_SMPL_HILO_ADDR	reg_define.h	2141;"	d
PVT_NOC_REG_VM_04_CH_02_ALARMA_CFG_ADDR	reg_define.h	2143;"	d
PVT_NOC_REG_VM_04_CH_02_ALARMB_CFG_ADDR	reg_define.h	2144;"	d
PVT_NOC_REG_VM_04_CH_02_HILO_RESET_ADDR	reg_define.h	2146;"	d
PVT_NOC_REG_VM_04_CH_02_SDIF_DATA_ADDR	reg_define.h	2121;"	d
PVT_NOC_REG_VM_04_CH_02_SMPL_HILO_ADDR	reg_define.h	2145;"	d
PVT_NOC_REG_VM_04_CH_03_ALARMA_CFG_ADDR	reg_define.h	2147;"	d
PVT_NOC_REG_VM_04_CH_03_ALARMB_CFG_ADDR	reg_define.h	2148;"	d
PVT_NOC_REG_VM_04_CH_03_HILO_RESET_ADDR	reg_define.h	2150;"	d
PVT_NOC_REG_VM_04_CH_03_SDIF_DATA_ADDR	reg_define.h	2122;"	d
PVT_NOC_REG_VM_04_CH_03_SMPL_HILO_ADDR	reg_define.h	2149;"	d
PVT_NOC_REG_VM_04_CH_04_ALARMA_CFG_ADDR	reg_define.h	2151;"	d
PVT_NOC_REG_VM_04_CH_04_ALARMB_CFG_ADDR	reg_define.h	2152;"	d
PVT_NOC_REG_VM_04_CH_04_HILO_RESET_ADDR	reg_define.h	2154;"	d
PVT_NOC_REG_VM_04_CH_04_SDIF_DATA_ADDR	reg_define.h	2123;"	d
PVT_NOC_REG_VM_04_CH_04_SMPL_HILO_ADDR	reg_define.h	2153;"	d
PVT_NOC_REG_VM_04_CH_05_ALARMA_CFG_ADDR	reg_define.h	2155;"	d
PVT_NOC_REG_VM_04_CH_05_ALARMB_CFG_ADDR	reg_define.h	2156;"	d
PVT_NOC_REG_VM_04_CH_05_HILO_RESET_ADDR	reg_define.h	2158;"	d
PVT_NOC_REG_VM_04_CH_05_SDIF_DATA_ADDR	reg_define.h	2124;"	d
PVT_NOC_REG_VM_04_CH_05_SMPL_HILO_ADDR	reg_define.h	2157;"	d
PVT_NOC_REG_VM_04_CH_06_ALARMA_CFG_ADDR	reg_define.h	2159;"	d
PVT_NOC_REG_VM_04_CH_06_ALARMB_CFG_ADDR	reg_define.h	2160;"	d
PVT_NOC_REG_VM_04_CH_06_HILO_RESET_ADDR	reg_define.h	2162;"	d
PVT_NOC_REG_VM_04_CH_06_SDIF_DATA_ADDR	reg_define.h	2125;"	d
PVT_NOC_REG_VM_04_CH_06_SMPL_HILO_ADDR	reg_define.h	2161;"	d
PVT_NOC_REG_VM_04_CH_07_ALARMA_CFG_ADDR	reg_define.h	2163;"	d
PVT_NOC_REG_VM_04_CH_07_ALARMB_CFG_ADDR	reg_define.h	2164;"	d
PVT_NOC_REG_VM_04_CH_07_HILO_RESET_ADDR	reg_define.h	2166;"	d
PVT_NOC_REG_VM_04_CH_07_SDIF_DATA_ADDR	reg_define.h	2126;"	d
PVT_NOC_REG_VM_04_CH_07_SMPL_HILO_ADDR	reg_define.h	2165;"	d
PVT_NOC_REG_VM_04_CH_08_ALARMA_CFG_ADDR	reg_define.h	2167;"	d
PVT_NOC_REG_VM_04_CH_08_ALARMB_CFG_ADDR	reg_define.h	2168;"	d
PVT_NOC_REG_VM_04_CH_08_HILO_RESET_ADDR	reg_define.h	2170;"	d
PVT_NOC_REG_VM_04_CH_08_SDIF_DATA_ADDR	reg_define.h	2127;"	d
PVT_NOC_REG_VM_04_CH_08_SMPL_HILO_ADDR	reg_define.h	2169;"	d
PVT_NOC_REG_VM_04_CH_09_ALARMA_CFG_ADDR	reg_define.h	2171;"	d
PVT_NOC_REG_VM_04_CH_09_ALARMB_CFG_ADDR	reg_define.h	2172;"	d
PVT_NOC_REG_VM_04_CH_09_HILO_RESET_ADDR	reg_define.h	2174;"	d
PVT_NOC_REG_VM_04_CH_09_SDIF_DATA_ADDR	reg_define.h	2128;"	d
PVT_NOC_REG_VM_04_CH_09_SMPL_HILO_ADDR	reg_define.h	2173;"	d
PVT_NOC_REG_VM_04_CH_10_ALARMA_CFG_ADDR	reg_define.h	2175;"	d
PVT_NOC_REG_VM_04_CH_10_ALARMB_CFG_ADDR	reg_define.h	2176;"	d
PVT_NOC_REG_VM_04_CH_10_HILO_RESET_ADDR	reg_define.h	2178;"	d
PVT_NOC_REG_VM_04_CH_10_SDIF_DATA_ADDR	reg_define.h	2129;"	d
PVT_NOC_REG_VM_04_CH_10_SMPL_HILO_ADDR	reg_define.h	2177;"	d
PVT_NOC_REG_VM_04_CH_11_ALARMA_CFG_ADDR	reg_define.h	2179;"	d
PVT_NOC_REG_VM_04_CH_11_ALARMB_CFG_ADDR	reg_define.h	2180;"	d
PVT_NOC_REG_VM_04_CH_11_HILO_RESET_ADDR	reg_define.h	2182;"	d
PVT_NOC_REG_VM_04_CH_11_SDIF_DATA_ADDR	reg_define.h	2130;"	d
PVT_NOC_REG_VM_04_CH_11_SMPL_HILO_ADDR	reg_define.h	2181;"	d
PVT_NOC_REG_VM_04_CH_12_ALARMA_CFG_ADDR	reg_define.h	2183;"	d
PVT_NOC_REG_VM_04_CH_12_ALARMB_CFG_ADDR	reg_define.h	2184;"	d
PVT_NOC_REG_VM_04_CH_12_HILO_RESET_ADDR	reg_define.h	2186;"	d
PVT_NOC_REG_VM_04_CH_12_SDIF_DATA_ADDR	reg_define.h	2131;"	d
PVT_NOC_REG_VM_04_CH_12_SMPL_HILO_ADDR	reg_define.h	2185;"	d
PVT_NOC_REG_VM_04_CH_13_ALARMA_CFG_ADDR	reg_define.h	2187;"	d
PVT_NOC_REG_VM_04_CH_13_ALARMB_CFG_ADDR	reg_define.h	2188;"	d
PVT_NOC_REG_VM_04_CH_13_HILO_RESET_ADDR	reg_define.h	2190;"	d
PVT_NOC_REG_VM_04_CH_13_SDIF_DATA_ADDR	reg_define.h	2132;"	d
PVT_NOC_REG_VM_04_CH_13_SMPL_HILO_ADDR	reg_define.h	2189;"	d
PVT_NOC_REG_VM_04_CH_14_ALARMA_CFG_ADDR	reg_define.h	2191;"	d
PVT_NOC_REG_VM_04_CH_14_ALARMB_CFG_ADDR	reg_define.h	2192;"	d
PVT_NOC_REG_VM_04_CH_14_HILO_RESET_ADDR	reg_define.h	2194;"	d
PVT_NOC_REG_VM_04_CH_14_SDIF_DATA_ADDR	reg_define.h	2133;"	d
PVT_NOC_REG_VM_04_CH_14_SMPL_HILO_ADDR	reg_define.h	2193;"	d
PVT_NOC_REG_VM_04_CH_15_ALARMA_CFG_ADDR	reg_define.h	2195;"	d
PVT_NOC_REG_VM_04_CH_15_ALARMB_CFG_ADDR	reg_define.h	2196;"	d
PVT_NOC_REG_VM_04_CH_15_HILO_RESET_ADDR	reg_define.h	2198;"	d
PVT_NOC_REG_VM_04_CH_15_SDIF_DATA_ADDR	reg_define.h	2134;"	d
PVT_NOC_REG_VM_04_CH_15_SMPL_HILO_ADDR	reg_define.h	2197;"	d
PVT_NOC_REG_VM_04_IRQ_ALARMA_CLR_ADDR	reg_define.h	2111;"	d
PVT_NOC_REG_VM_04_IRQ_ALARMA_ENABLE_ADDR	reg_define.h	2109;"	d
PVT_NOC_REG_VM_04_IRQ_ALARMA_STATUS_ADDR	reg_define.h	2110;"	d
PVT_NOC_REG_VM_04_IRQ_ALARMA_TEST_ADDR	reg_define.h	2112;"	d
PVT_NOC_REG_VM_04_IRQ_ALARMB_CLR_ADDR	reg_define.h	2115;"	d
PVT_NOC_REG_VM_04_IRQ_ALARMB_ENABLE_ADDR	reg_define.h	2113;"	d
PVT_NOC_REG_VM_04_IRQ_ALARMB_STATUS_ADDR	reg_define.h	2114;"	d
PVT_NOC_REG_VM_04_IRQ_ALARMB_TEST_ADDR	reg_define.h	2116;"	d
PVT_NOC_REG_VM_04_IRQ_CLEAR_ADDR	reg_define.h	2107;"	d
PVT_NOC_REG_VM_04_IRQ_ENABLE_ADDR	reg_define.h	2105;"	d
PVT_NOC_REG_VM_04_IRQ_STATUS_ADDR	reg_define.h	2106;"	d
PVT_NOC_REG_VM_04_IRQ_TEST_ADDR	reg_define.h	2108;"	d
PVT_NOC_REG_VM_04_SDIF_DONE_ADDR	reg_define.h	2118;"	d
PVT_NOC_REG_VM_04_SDIF_RDATA_ADDR	reg_define.h	2117;"	d
PVT_NOC_REG_VM_05_CH_00_ALARMA_CFG_ADDR	reg_define.h	2229;"	d
PVT_NOC_REG_VM_05_CH_00_ALARMB_CFG_ADDR	reg_define.h	2230;"	d
PVT_NOC_REG_VM_05_CH_00_HILO_RESET_ADDR	reg_define.h	2232;"	d
PVT_NOC_REG_VM_05_CH_00_SDIF_DATA_ADDR	reg_define.h	2213;"	d
PVT_NOC_REG_VM_05_CH_00_SMPL_HILO_ADDR	reg_define.h	2231;"	d
PVT_NOC_REG_VM_05_CH_01_ALARMA_CFG_ADDR	reg_define.h	2233;"	d
PVT_NOC_REG_VM_05_CH_01_ALARMB_CFG_ADDR	reg_define.h	2234;"	d
PVT_NOC_REG_VM_05_CH_01_HILO_RESET_ADDR	reg_define.h	2236;"	d
PVT_NOC_REG_VM_05_CH_01_SDIF_DATA_ADDR	reg_define.h	2214;"	d
PVT_NOC_REG_VM_05_CH_01_SMPL_HILO_ADDR	reg_define.h	2235;"	d
PVT_NOC_REG_VM_05_CH_02_ALARMA_CFG_ADDR	reg_define.h	2237;"	d
PVT_NOC_REG_VM_05_CH_02_ALARMB_CFG_ADDR	reg_define.h	2238;"	d
PVT_NOC_REG_VM_05_CH_02_HILO_RESET_ADDR	reg_define.h	2240;"	d
PVT_NOC_REG_VM_05_CH_02_SDIF_DATA_ADDR	reg_define.h	2215;"	d
PVT_NOC_REG_VM_05_CH_02_SMPL_HILO_ADDR	reg_define.h	2239;"	d
PVT_NOC_REG_VM_05_CH_03_ALARMA_CFG_ADDR	reg_define.h	2241;"	d
PVT_NOC_REG_VM_05_CH_03_ALARMB_CFG_ADDR	reg_define.h	2242;"	d
PVT_NOC_REG_VM_05_CH_03_HILO_RESET_ADDR	reg_define.h	2244;"	d
PVT_NOC_REG_VM_05_CH_03_SDIF_DATA_ADDR	reg_define.h	2216;"	d
PVT_NOC_REG_VM_05_CH_03_SMPL_HILO_ADDR	reg_define.h	2243;"	d
PVT_NOC_REG_VM_05_CH_04_ALARMA_CFG_ADDR	reg_define.h	2245;"	d
PVT_NOC_REG_VM_05_CH_04_ALARMB_CFG_ADDR	reg_define.h	2246;"	d
PVT_NOC_REG_VM_05_CH_04_HILO_RESET_ADDR	reg_define.h	2248;"	d
PVT_NOC_REG_VM_05_CH_04_SDIF_DATA_ADDR	reg_define.h	2217;"	d
PVT_NOC_REG_VM_05_CH_04_SMPL_HILO_ADDR	reg_define.h	2247;"	d
PVT_NOC_REG_VM_05_CH_05_ALARMA_CFG_ADDR	reg_define.h	2249;"	d
PVT_NOC_REG_VM_05_CH_05_ALARMB_CFG_ADDR	reg_define.h	2250;"	d
PVT_NOC_REG_VM_05_CH_05_HILO_RESET_ADDR	reg_define.h	2252;"	d
PVT_NOC_REG_VM_05_CH_05_SDIF_DATA_ADDR	reg_define.h	2218;"	d
PVT_NOC_REG_VM_05_CH_05_SMPL_HILO_ADDR	reg_define.h	2251;"	d
PVT_NOC_REG_VM_05_CH_06_ALARMA_CFG_ADDR	reg_define.h	2253;"	d
PVT_NOC_REG_VM_05_CH_06_ALARMB_CFG_ADDR	reg_define.h	2254;"	d
PVT_NOC_REG_VM_05_CH_06_HILO_RESET_ADDR	reg_define.h	2256;"	d
PVT_NOC_REG_VM_05_CH_06_SDIF_DATA_ADDR	reg_define.h	2219;"	d
PVT_NOC_REG_VM_05_CH_06_SMPL_HILO_ADDR	reg_define.h	2255;"	d
PVT_NOC_REG_VM_05_CH_07_ALARMA_CFG_ADDR	reg_define.h	2257;"	d
PVT_NOC_REG_VM_05_CH_07_ALARMB_CFG_ADDR	reg_define.h	2258;"	d
PVT_NOC_REG_VM_05_CH_07_HILO_RESET_ADDR	reg_define.h	2260;"	d
PVT_NOC_REG_VM_05_CH_07_SDIF_DATA_ADDR	reg_define.h	2220;"	d
PVT_NOC_REG_VM_05_CH_07_SMPL_HILO_ADDR	reg_define.h	2259;"	d
PVT_NOC_REG_VM_05_CH_08_ALARMA_CFG_ADDR	reg_define.h	2261;"	d
PVT_NOC_REG_VM_05_CH_08_ALARMB_CFG_ADDR	reg_define.h	2262;"	d
PVT_NOC_REG_VM_05_CH_08_HILO_RESET_ADDR	reg_define.h	2264;"	d
PVT_NOC_REG_VM_05_CH_08_SDIF_DATA_ADDR	reg_define.h	2221;"	d
PVT_NOC_REG_VM_05_CH_08_SMPL_HILO_ADDR	reg_define.h	2263;"	d
PVT_NOC_REG_VM_05_CH_09_ALARMA_CFG_ADDR	reg_define.h	2265;"	d
PVT_NOC_REG_VM_05_CH_09_ALARMB_CFG_ADDR	reg_define.h	2266;"	d
PVT_NOC_REG_VM_05_CH_09_HILO_RESET_ADDR	reg_define.h	2268;"	d
PVT_NOC_REG_VM_05_CH_09_SDIF_DATA_ADDR	reg_define.h	2222;"	d
PVT_NOC_REG_VM_05_CH_09_SMPL_HILO_ADDR	reg_define.h	2267;"	d
PVT_NOC_REG_VM_05_CH_10_ALARMA_CFG_ADDR	reg_define.h	2269;"	d
PVT_NOC_REG_VM_05_CH_10_ALARMB_CFG_ADDR	reg_define.h	2270;"	d
PVT_NOC_REG_VM_05_CH_10_HILO_RESET_ADDR	reg_define.h	2272;"	d
PVT_NOC_REG_VM_05_CH_10_SDIF_DATA_ADDR	reg_define.h	2223;"	d
PVT_NOC_REG_VM_05_CH_10_SMPL_HILO_ADDR	reg_define.h	2271;"	d
PVT_NOC_REG_VM_05_CH_11_ALARMA_CFG_ADDR	reg_define.h	2273;"	d
PVT_NOC_REG_VM_05_CH_11_ALARMB_CFG_ADDR	reg_define.h	2274;"	d
PVT_NOC_REG_VM_05_CH_11_HILO_RESET_ADDR	reg_define.h	2276;"	d
PVT_NOC_REG_VM_05_CH_11_SDIF_DATA_ADDR	reg_define.h	2224;"	d
PVT_NOC_REG_VM_05_CH_11_SMPL_HILO_ADDR	reg_define.h	2275;"	d
PVT_NOC_REG_VM_05_CH_12_ALARMA_CFG_ADDR	reg_define.h	2277;"	d
PVT_NOC_REG_VM_05_CH_12_ALARMB_CFG_ADDR	reg_define.h	2278;"	d
PVT_NOC_REG_VM_05_CH_12_HILO_RESET_ADDR	reg_define.h	2280;"	d
PVT_NOC_REG_VM_05_CH_12_SDIF_DATA_ADDR	reg_define.h	2225;"	d
PVT_NOC_REG_VM_05_CH_12_SMPL_HILO_ADDR	reg_define.h	2279;"	d
PVT_NOC_REG_VM_05_CH_13_ALARMA_CFG_ADDR	reg_define.h	2281;"	d
PVT_NOC_REG_VM_05_CH_13_ALARMB_CFG_ADDR	reg_define.h	2282;"	d
PVT_NOC_REG_VM_05_CH_13_HILO_RESET_ADDR	reg_define.h	2284;"	d
PVT_NOC_REG_VM_05_CH_13_SDIF_DATA_ADDR	reg_define.h	2226;"	d
PVT_NOC_REG_VM_05_CH_13_SMPL_HILO_ADDR	reg_define.h	2283;"	d
PVT_NOC_REG_VM_05_CH_14_ALARMA_CFG_ADDR	reg_define.h	2285;"	d
PVT_NOC_REG_VM_05_CH_14_ALARMB_CFG_ADDR	reg_define.h	2286;"	d
PVT_NOC_REG_VM_05_CH_14_HILO_RESET_ADDR	reg_define.h	2288;"	d
PVT_NOC_REG_VM_05_CH_14_SDIF_DATA_ADDR	reg_define.h	2227;"	d
PVT_NOC_REG_VM_05_CH_14_SMPL_HILO_ADDR	reg_define.h	2287;"	d
PVT_NOC_REG_VM_05_CH_15_ALARMA_CFG_ADDR	reg_define.h	2289;"	d
PVT_NOC_REG_VM_05_CH_15_ALARMB_CFG_ADDR	reg_define.h	2290;"	d
PVT_NOC_REG_VM_05_CH_15_HILO_RESET_ADDR	reg_define.h	2292;"	d
PVT_NOC_REG_VM_05_CH_15_SDIF_DATA_ADDR	reg_define.h	2228;"	d
PVT_NOC_REG_VM_05_CH_15_SMPL_HILO_ADDR	reg_define.h	2291;"	d
PVT_NOC_REG_VM_05_IRQ_ALARMA_CLR_ADDR	reg_define.h	2205;"	d
PVT_NOC_REG_VM_05_IRQ_ALARMA_ENABLE_ADDR	reg_define.h	2203;"	d
PVT_NOC_REG_VM_05_IRQ_ALARMA_STATUS_ADDR	reg_define.h	2204;"	d
PVT_NOC_REG_VM_05_IRQ_ALARMA_TEST_ADDR	reg_define.h	2206;"	d
PVT_NOC_REG_VM_05_IRQ_ALARMB_CLR_ADDR	reg_define.h	2209;"	d
PVT_NOC_REG_VM_05_IRQ_ALARMB_ENABLE_ADDR	reg_define.h	2207;"	d
PVT_NOC_REG_VM_05_IRQ_ALARMB_STATUS_ADDR	reg_define.h	2208;"	d
PVT_NOC_REG_VM_05_IRQ_ALARMB_TEST_ADDR	reg_define.h	2210;"	d
PVT_NOC_REG_VM_05_IRQ_CLEAR_ADDR	reg_define.h	2201;"	d
PVT_NOC_REG_VM_05_IRQ_ENABLE_ADDR	reg_define.h	2199;"	d
PVT_NOC_REG_VM_05_IRQ_STATUS_ADDR	reg_define.h	2200;"	d
PVT_NOC_REG_VM_05_IRQ_TEST_ADDR	reg_define.h	2202;"	d
PVT_NOC_REG_VM_05_SDIF_DONE_ADDR	reg_define.h	2212;"	d
PVT_NOC_REG_VM_05_SDIF_RDATA_ADDR	reg_define.h	2211;"	d
PVT_NOC_REG_VM_06_CH_00_ALARMA_CFG_ADDR	reg_define.h	2323;"	d
PVT_NOC_REG_VM_06_CH_00_ALARMB_CFG_ADDR	reg_define.h	2324;"	d
PVT_NOC_REG_VM_06_CH_00_HILO_RESET_ADDR	reg_define.h	2326;"	d
PVT_NOC_REG_VM_06_CH_00_SDIF_DATA_ADDR	reg_define.h	2307;"	d
PVT_NOC_REG_VM_06_CH_00_SMPL_HILO_ADDR	reg_define.h	2325;"	d
PVT_NOC_REG_VM_06_CH_01_ALARMA_CFG_ADDR	reg_define.h	2327;"	d
PVT_NOC_REG_VM_06_CH_01_ALARMB_CFG_ADDR	reg_define.h	2328;"	d
PVT_NOC_REG_VM_06_CH_01_HILO_RESET_ADDR	reg_define.h	2330;"	d
PVT_NOC_REG_VM_06_CH_01_SDIF_DATA_ADDR	reg_define.h	2308;"	d
PVT_NOC_REG_VM_06_CH_01_SMPL_HILO_ADDR	reg_define.h	2329;"	d
PVT_NOC_REG_VM_06_CH_02_ALARMA_CFG_ADDR	reg_define.h	2331;"	d
PVT_NOC_REG_VM_06_CH_02_ALARMB_CFG_ADDR	reg_define.h	2332;"	d
PVT_NOC_REG_VM_06_CH_02_HILO_RESET_ADDR	reg_define.h	2334;"	d
PVT_NOC_REG_VM_06_CH_02_SDIF_DATA_ADDR	reg_define.h	2309;"	d
PVT_NOC_REG_VM_06_CH_02_SMPL_HILO_ADDR	reg_define.h	2333;"	d
PVT_NOC_REG_VM_06_CH_03_ALARMA_CFG_ADDR	reg_define.h	2335;"	d
PVT_NOC_REG_VM_06_CH_03_ALARMB_CFG_ADDR	reg_define.h	2336;"	d
PVT_NOC_REG_VM_06_CH_03_HILO_RESET_ADDR	reg_define.h	2338;"	d
PVT_NOC_REG_VM_06_CH_03_SDIF_DATA_ADDR	reg_define.h	2310;"	d
PVT_NOC_REG_VM_06_CH_03_SMPL_HILO_ADDR	reg_define.h	2337;"	d
PVT_NOC_REG_VM_06_CH_04_ALARMA_CFG_ADDR	reg_define.h	2339;"	d
PVT_NOC_REG_VM_06_CH_04_ALARMB_CFG_ADDR	reg_define.h	2340;"	d
PVT_NOC_REG_VM_06_CH_04_HILO_RESET_ADDR	reg_define.h	2342;"	d
PVT_NOC_REG_VM_06_CH_04_SDIF_DATA_ADDR	reg_define.h	2311;"	d
PVT_NOC_REG_VM_06_CH_04_SMPL_HILO_ADDR	reg_define.h	2341;"	d
PVT_NOC_REG_VM_06_CH_05_ALARMA_CFG_ADDR	reg_define.h	2343;"	d
PVT_NOC_REG_VM_06_CH_05_ALARMB_CFG_ADDR	reg_define.h	2344;"	d
PVT_NOC_REG_VM_06_CH_05_HILO_RESET_ADDR	reg_define.h	2346;"	d
PVT_NOC_REG_VM_06_CH_05_SDIF_DATA_ADDR	reg_define.h	2312;"	d
PVT_NOC_REG_VM_06_CH_05_SMPL_HILO_ADDR	reg_define.h	2345;"	d
PVT_NOC_REG_VM_06_CH_06_ALARMA_CFG_ADDR	reg_define.h	2347;"	d
PVT_NOC_REG_VM_06_CH_06_ALARMB_CFG_ADDR	reg_define.h	2348;"	d
PVT_NOC_REG_VM_06_CH_06_HILO_RESET_ADDR	reg_define.h	2350;"	d
PVT_NOC_REG_VM_06_CH_06_SDIF_DATA_ADDR	reg_define.h	2313;"	d
PVT_NOC_REG_VM_06_CH_06_SMPL_HILO_ADDR	reg_define.h	2349;"	d
PVT_NOC_REG_VM_06_CH_07_ALARMA_CFG_ADDR	reg_define.h	2351;"	d
PVT_NOC_REG_VM_06_CH_07_ALARMB_CFG_ADDR	reg_define.h	2352;"	d
PVT_NOC_REG_VM_06_CH_07_HILO_RESET_ADDR	reg_define.h	2354;"	d
PVT_NOC_REG_VM_06_CH_07_SDIF_DATA_ADDR	reg_define.h	2314;"	d
PVT_NOC_REG_VM_06_CH_07_SMPL_HILO_ADDR	reg_define.h	2353;"	d
PVT_NOC_REG_VM_06_CH_08_ALARMA_CFG_ADDR	reg_define.h	2355;"	d
PVT_NOC_REG_VM_06_CH_08_ALARMB_CFG_ADDR	reg_define.h	2356;"	d
PVT_NOC_REG_VM_06_CH_08_HILO_RESET_ADDR	reg_define.h	2358;"	d
PVT_NOC_REG_VM_06_CH_08_SDIF_DATA_ADDR	reg_define.h	2315;"	d
PVT_NOC_REG_VM_06_CH_08_SMPL_HILO_ADDR	reg_define.h	2357;"	d
PVT_NOC_REG_VM_06_CH_09_ALARMA_CFG_ADDR	reg_define.h	2359;"	d
PVT_NOC_REG_VM_06_CH_09_ALARMB_CFG_ADDR	reg_define.h	2360;"	d
PVT_NOC_REG_VM_06_CH_09_HILO_RESET_ADDR	reg_define.h	2362;"	d
PVT_NOC_REG_VM_06_CH_09_SDIF_DATA_ADDR	reg_define.h	2316;"	d
PVT_NOC_REG_VM_06_CH_09_SMPL_HILO_ADDR	reg_define.h	2361;"	d
PVT_NOC_REG_VM_06_CH_10_ALARMA_CFG_ADDR	reg_define.h	2363;"	d
PVT_NOC_REG_VM_06_CH_10_ALARMB_CFG_ADDR	reg_define.h	2364;"	d
PVT_NOC_REG_VM_06_CH_10_HILO_RESET_ADDR	reg_define.h	2366;"	d
PVT_NOC_REG_VM_06_CH_10_SDIF_DATA_ADDR	reg_define.h	2317;"	d
PVT_NOC_REG_VM_06_CH_10_SMPL_HILO_ADDR	reg_define.h	2365;"	d
PVT_NOC_REG_VM_06_CH_11_ALARMA_CFG_ADDR	reg_define.h	2367;"	d
PVT_NOC_REG_VM_06_CH_11_ALARMB_CFG_ADDR	reg_define.h	2368;"	d
PVT_NOC_REG_VM_06_CH_11_HILO_RESET_ADDR	reg_define.h	2370;"	d
PVT_NOC_REG_VM_06_CH_11_SDIF_DATA_ADDR	reg_define.h	2318;"	d
PVT_NOC_REG_VM_06_CH_11_SMPL_HILO_ADDR	reg_define.h	2369;"	d
PVT_NOC_REG_VM_06_CH_12_ALARMA_CFG_ADDR	reg_define.h	2371;"	d
PVT_NOC_REG_VM_06_CH_12_ALARMB_CFG_ADDR	reg_define.h	2372;"	d
PVT_NOC_REG_VM_06_CH_12_HILO_RESET_ADDR	reg_define.h	2374;"	d
PVT_NOC_REG_VM_06_CH_12_SDIF_DATA_ADDR	reg_define.h	2319;"	d
PVT_NOC_REG_VM_06_CH_12_SMPL_HILO_ADDR	reg_define.h	2373;"	d
PVT_NOC_REG_VM_06_CH_13_ALARMA_CFG_ADDR	reg_define.h	2375;"	d
PVT_NOC_REG_VM_06_CH_13_ALARMB_CFG_ADDR	reg_define.h	2376;"	d
PVT_NOC_REG_VM_06_CH_13_HILO_RESET_ADDR	reg_define.h	2378;"	d
PVT_NOC_REG_VM_06_CH_13_SDIF_DATA_ADDR	reg_define.h	2320;"	d
PVT_NOC_REG_VM_06_CH_13_SMPL_HILO_ADDR	reg_define.h	2377;"	d
PVT_NOC_REG_VM_06_CH_14_ALARMA_CFG_ADDR	reg_define.h	2379;"	d
PVT_NOC_REG_VM_06_CH_14_ALARMB_CFG_ADDR	reg_define.h	2380;"	d
PVT_NOC_REG_VM_06_CH_14_HILO_RESET_ADDR	reg_define.h	2382;"	d
PVT_NOC_REG_VM_06_CH_14_SDIF_DATA_ADDR	reg_define.h	2321;"	d
PVT_NOC_REG_VM_06_CH_14_SMPL_HILO_ADDR	reg_define.h	2381;"	d
PVT_NOC_REG_VM_06_CH_15_ALARMA_CFG_ADDR	reg_define.h	2383;"	d
PVT_NOC_REG_VM_06_CH_15_ALARMB_CFG_ADDR	reg_define.h	2384;"	d
PVT_NOC_REG_VM_06_CH_15_HILO_RESET_ADDR	reg_define.h	2386;"	d
PVT_NOC_REG_VM_06_CH_15_SDIF_DATA_ADDR	reg_define.h	2322;"	d
PVT_NOC_REG_VM_06_CH_15_SMPL_HILO_ADDR	reg_define.h	2385;"	d
PVT_NOC_REG_VM_06_IRQ_ALARMA_CLR_ADDR	reg_define.h	2299;"	d
PVT_NOC_REG_VM_06_IRQ_ALARMA_ENABLE_ADDR	reg_define.h	2297;"	d
PVT_NOC_REG_VM_06_IRQ_ALARMA_STATUS_ADDR	reg_define.h	2298;"	d
PVT_NOC_REG_VM_06_IRQ_ALARMA_TEST_ADDR	reg_define.h	2300;"	d
PVT_NOC_REG_VM_06_IRQ_ALARMB_CLR_ADDR	reg_define.h	2303;"	d
PVT_NOC_REG_VM_06_IRQ_ALARMB_ENABLE_ADDR	reg_define.h	2301;"	d
PVT_NOC_REG_VM_06_IRQ_ALARMB_STATUS_ADDR	reg_define.h	2302;"	d
PVT_NOC_REG_VM_06_IRQ_ALARMB_TEST_ADDR	reg_define.h	2304;"	d
PVT_NOC_REG_VM_06_IRQ_CLEAR_ADDR	reg_define.h	2295;"	d
PVT_NOC_REG_VM_06_IRQ_ENABLE_ADDR	reg_define.h	2293;"	d
PVT_NOC_REG_VM_06_IRQ_STATUS_ADDR	reg_define.h	2294;"	d
PVT_NOC_REG_VM_06_IRQ_TEST_ADDR	reg_define.h	2296;"	d
PVT_NOC_REG_VM_06_SDIF_DONE_ADDR	reg_define.h	2306;"	d
PVT_NOC_REG_VM_06_SDIF_RDATA_ADDR	reg_define.h	2305;"	d
PVT_NOC_REG_VM_07_CH_00_ALARMA_CFG_ADDR	reg_define.h	2417;"	d
PVT_NOC_REG_VM_07_CH_00_ALARMB_CFG_ADDR	reg_define.h	2418;"	d
PVT_NOC_REG_VM_07_CH_00_HILO_RESET_ADDR	reg_define.h	2420;"	d
PVT_NOC_REG_VM_07_CH_00_SDIF_DATA_ADDR	reg_define.h	2401;"	d
PVT_NOC_REG_VM_07_CH_00_SMPL_HILO_ADDR	reg_define.h	2419;"	d
PVT_NOC_REG_VM_07_CH_01_ALARMA_CFG_ADDR	reg_define.h	2421;"	d
PVT_NOC_REG_VM_07_CH_01_ALARMB_CFG_ADDR	reg_define.h	2422;"	d
PVT_NOC_REG_VM_07_CH_01_HILO_RESET_ADDR	reg_define.h	2424;"	d
PVT_NOC_REG_VM_07_CH_01_SDIF_DATA_ADDR	reg_define.h	2402;"	d
PVT_NOC_REG_VM_07_CH_01_SMPL_HILO_ADDR	reg_define.h	2423;"	d
PVT_NOC_REG_VM_07_CH_02_ALARMA_CFG_ADDR	reg_define.h	2425;"	d
PVT_NOC_REG_VM_07_CH_02_ALARMB_CFG_ADDR	reg_define.h	2426;"	d
PVT_NOC_REG_VM_07_CH_02_HILO_RESET_ADDR	reg_define.h	2428;"	d
PVT_NOC_REG_VM_07_CH_02_SDIF_DATA_ADDR	reg_define.h	2403;"	d
PVT_NOC_REG_VM_07_CH_02_SMPL_HILO_ADDR	reg_define.h	2427;"	d
PVT_NOC_REG_VM_07_CH_03_ALARMA_CFG_ADDR	reg_define.h	2429;"	d
PVT_NOC_REG_VM_07_CH_03_ALARMB_CFG_ADDR	reg_define.h	2430;"	d
PVT_NOC_REG_VM_07_CH_03_HILO_RESET_ADDR	reg_define.h	2432;"	d
PVT_NOC_REG_VM_07_CH_03_SDIF_DATA_ADDR	reg_define.h	2404;"	d
PVT_NOC_REG_VM_07_CH_03_SMPL_HILO_ADDR	reg_define.h	2431;"	d
PVT_NOC_REG_VM_07_CH_04_ALARMA_CFG_ADDR	reg_define.h	2433;"	d
PVT_NOC_REG_VM_07_CH_04_ALARMB_CFG_ADDR	reg_define.h	2434;"	d
PVT_NOC_REG_VM_07_CH_04_HILO_RESET_ADDR	reg_define.h	2436;"	d
PVT_NOC_REG_VM_07_CH_04_SDIF_DATA_ADDR	reg_define.h	2405;"	d
PVT_NOC_REG_VM_07_CH_04_SMPL_HILO_ADDR	reg_define.h	2435;"	d
PVT_NOC_REG_VM_07_CH_05_ALARMA_CFG_ADDR	reg_define.h	2437;"	d
PVT_NOC_REG_VM_07_CH_05_ALARMB_CFG_ADDR	reg_define.h	2438;"	d
PVT_NOC_REG_VM_07_CH_05_HILO_RESET_ADDR	reg_define.h	2440;"	d
PVT_NOC_REG_VM_07_CH_05_SDIF_DATA_ADDR	reg_define.h	2406;"	d
PVT_NOC_REG_VM_07_CH_05_SMPL_HILO_ADDR	reg_define.h	2439;"	d
PVT_NOC_REG_VM_07_CH_06_ALARMA_CFG_ADDR	reg_define.h	2441;"	d
PVT_NOC_REG_VM_07_CH_06_ALARMB_CFG_ADDR	reg_define.h	2442;"	d
PVT_NOC_REG_VM_07_CH_06_HILO_RESET_ADDR	reg_define.h	2444;"	d
PVT_NOC_REG_VM_07_CH_06_SDIF_DATA_ADDR	reg_define.h	2407;"	d
PVT_NOC_REG_VM_07_CH_06_SMPL_HILO_ADDR	reg_define.h	2443;"	d
PVT_NOC_REG_VM_07_CH_07_ALARMA_CFG_ADDR	reg_define.h	2445;"	d
PVT_NOC_REG_VM_07_CH_07_ALARMB_CFG_ADDR	reg_define.h	2446;"	d
PVT_NOC_REG_VM_07_CH_07_HILO_RESET_ADDR	reg_define.h	2448;"	d
PVT_NOC_REG_VM_07_CH_07_SDIF_DATA_ADDR	reg_define.h	2408;"	d
PVT_NOC_REG_VM_07_CH_07_SMPL_HILO_ADDR	reg_define.h	2447;"	d
PVT_NOC_REG_VM_07_CH_08_ALARMA_CFG_ADDR	reg_define.h	2449;"	d
PVT_NOC_REG_VM_07_CH_08_ALARMB_CFG_ADDR	reg_define.h	2450;"	d
PVT_NOC_REG_VM_07_CH_08_HILO_RESET_ADDR	reg_define.h	2452;"	d
PVT_NOC_REG_VM_07_CH_08_SDIF_DATA_ADDR	reg_define.h	2409;"	d
PVT_NOC_REG_VM_07_CH_08_SMPL_HILO_ADDR	reg_define.h	2451;"	d
PVT_NOC_REG_VM_07_CH_09_ALARMA_CFG_ADDR	reg_define.h	2453;"	d
PVT_NOC_REG_VM_07_CH_09_ALARMB_CFG_ADDR	reg_define.h	2454;"	d
PVT_NOC_REG_VM_07_CH_09_HILO_RESET_ADDR	reg_define.h	2456;"	d
PVT_NOC_REG_VM_07_CH_09_SDIF_DATA_ADDR	reg_define.h	2410;"	d
PVT_NOC_REG_VM_07_CH_09_SMPL_HILO_ADDR	reg_define.h	2455;"	d
PVT_NOC_REG_VM_07_CH_10_ALARMA_CFG_ADDR	reg_define.h	2457;"	d
PVT_NOC_REG_VM_07_CH_10_ALARMB_CFG_ADDR	reg_define.h	2458;"	d
PVT_NOC_REG_VM_07_CH_10_HILO_RESET_ADDR	reg_define.h	2460;"	d
PVT_NOC_REG_VM_07_CH_10_SDIF_DATA_ADDR	reg_define.h	2411;"	d
PVT_NOC_REG_VM_07_CH_10_SMPL_HILO_ADDR	reg_define.h	2459;"	d
PVT_NOC_REG_VM_07_CH_11_ALARMA_CFG_ADDR	reg_define.h	2461;"	d
PVT_NOC_REG_VM_07_CH_11_ALARMB_CFG_ADDR	reg_define.h	2462;"	d
PVT_NOC_REG_VM_07_CH_11_HILO_RESET_ADDR	reg_define.h	2464;"	d
PVT_NOC_REG_VM_07_CH_11_SDIF_DATA_ADDR	reg_define.h	2412;"	d
PVT_NOC_REG_VM_07_CH_11_SMPL_HILO_ADDR	reg_define.h	2463;"	d
PVT_NOC_REG_VM_07_CH_12_ALARMA_CFG_ADDR	reg_define.h	2465;"	d
PVT_NOC_REG_VM_07_CH_12_ALARMB_CFG_ADDR	reg_define.h	2466;"	d
PVT_NOC_REG_VM_07_CH_12_HILO_RESET_ADDR	reg_define.h	2468;"	d
PVT_NOC_REG_VM_07_CH_12_SDIF_DATA_ADDR	reg_define.h	2413;"	d
PVT_NOC_REG_VM_07_CH_12_SMPL_HILO_ADDR	reg_define.h	2467;"	d
PVT_NOC_REG_VM_07_CH_13_ALARMA_CFG_ADDR	reg_define.h	2469;"	d
PVT_NOC_REG_VM_07_CH_13_ALARMB_CFG_ADDR	reg_define.h	2470;"	d
PVT_NOC_REG_VM_07_CH_13_HILO_RESET_ADDR	reg_define.h	2472;"	d
PVT_NOC_REG_VM_07_CH_13_SDIF_DATA_ADDR	reg_define.h	2414;"	d
PVT_NOC_REG_VM_07_CH_13_SMPL_HILO_ADDR	reg_define.h	2471;"	d
PVT_NOC_REG_VM_07_CH_14_ALARMA_CFG_ADDR	reg_define.h	2473;"	d
PVT_NOC_REG_VM_07_CH_14_ALARMB_CFG_ADDR	reg_define.h	2474;"	d
PVT_NOC_REG_VM_07_CH_14_HILO_RESET_ADDR	reg_define.h	2476;"	d
PVT_NOC_REG_VM_07_CH_14_SDIF_DATA_ADDR	reg_define.h	2415;"	d
PVT_NOC_REG_VM_07_CH_14_SMPL_HILO_ADDR	reg_define.h	2475;"	d
PVT_NOC_REG_VM_07_CH_15_ALARMA_CFG_ADDR	reg_define.h	2477;"	d
PVT_NOC_REG_VM_07_CH_15_ALARMB_CFG_ADDR	reg_define.h	2478;"	d
PVT_NOC_REG_VM_07_CH_15_HILO_RESET_ADDR	reg_define.h	2480;"	d
PVT_NOC_REG_VM_07_CH_15_SDIF_DATA_ADDR	reg_define.h	2416;"	d
PVT_NOC_REG_VM_07_CH_15_SMPL_HILO_ADDR	reg_define.h	2479;"	d
PVT_NOC_REG_VM_07_IRQ_ALARMA_CLR_ADDR	reg_define.h	2393;"	d
PVT_NOC_REG_VM_07_IRQ_ALARMA_ENABLE_ADDR	reg_define.h	2391;"	d
PVT_NOC_REG_VM_07_IRQ_ALARMA_STATUS_ADDR	reg_define.h	2392;"	d
PVT_NOC_REG_VM_07_IRQ_ALARMA_TEST_ADDR	reg_define.h	2394;"	d
PVT_NOC_REG_VM_07_IRQ_ALARMB_CLR_ADDR	reg_define.h	2397;"	d
PVT_NOC_REG_VM_07_IRQ_ALARMB_ENABLE_ADDR	reg_define.h	2395;"	d
PVT_NOC_REG_VM_07_IRQ_ALARMB_STATUS_ADDR	reg_define.h	2396;"	d
PVT_NOC_REG_VM_07_IRQ_ALARMB_TEST_ADDR	reg_define.h	2398;"	d
PVT_NOC_REG_VM_07_IRQ_CLEAR_ADDR	reg_define.h	2389;"	d
PVT_NOC_REG_VM_07_IRQ_ENABLE_ADDR	reg_define.h	2387;"	d
PVT_NOC_REG_VM_07_IRQ_STATUS_ADDR	reg_define.h	2388;"	d
PVT_NOC_REG_VM_07_IRQ_TEST_ADDR	reg_define.h	2390;"	d
PVT_NOC_REG_VM_07_SDIF_DONE_ADDR	reg_define.h	2400;"	d
PVT_NOC_REG_VM_07_SDIF_RDATA_ADDR	reg_define.h	2399;"	d
PVT_NOC_REG_VM_CMN_CLK_SYNTH_ADDR	reg_define.h	1720;"	d
PVT_NOC_REG_VM_CMN_SDIF_ADDR	reg_define.h	1723;"	d
PVT_NOC_REG_VM_CMN_SDIF_CTRL_ADDR	reg_define.h	1725;"	d
PVT_NOC_REG_VM_CMN_SDIF_DISABLE_ADDR	reg_define.h	1721;"	d
PVT_NOC_REG_VM_CMN_SDIF_HALT_ADDR	reg_define.h	1724;"	d
PVT_NOC_REG_VM_CMN_SDIF_STATUS_ADDR	reg_define.h	1722;"	d
PVT_NOC_REG_VM_CMN_SMPL_CLR_ADDR	reg_define.h	1727;"	d
PVT_NOC_REG_VM_CMN_SMPL_CNT_ADDR	reg_define.h	1728;"	d
PVT_NOC_REG_VM_CMN_SMPL_CTRL_ADDR	reg_define.h	1726;"	d
PWM_CFG_NS_BASE	comm_define.h	52;"	d
PWM_CFG_NS_LIMIT	comm_define.h	53;"	d
PWM_CFG_S_BASE	comm_define.h	78;"	d
PWM_CFG_S_LIMIT	comm_define.h	79;"	d
P_ALLOC	mm.c	28;"	d	file:
P_FREE	mm.c	29;"	d	file:
QSPI_CFG_BASE	comm_define.h	614;"	d
QSPI_CFG_LIMIT	comm_define.h	615;"	d
QSPI_XIP_CFG_BASE	comm_define.h	616;"	d
QSPI_XIP_CFG_LIMIT	comm_define.h	617;"	d
QY_AUD_BAR_MAP	mt-emu.h	11;"	d
QY_AUD_VECTORS	mt-emu.h	10;"	d
QY_GPU_BAR_MAP	mt-emu.h	8;"	d
QY_GPU_VECTORS	mt-emu.h	5;"	d
QY_INT_SRC_MAX_NUM	mt-emu-drv.h	/^    QY_INT_SRC_MAX_NUM=32$/;"	e	enum:__anon8
QY_INT_SRC_SGI_DSP_RES	mt-emu-drv.h	/^    QY_INT_SRC_SGI_DSP_RES          = 0,$/;"	e	enum:__anon8
QY_INT_SRC_SGI_FEC_RES	mt-emu-drv.h	/^    QY_INT_SRC_SGI_FEC_RES          ,$/;"	e	enum:__anon8
QY_INT_SRC_SGI_PF0_TEST	mt-emu-drv.h	/^    QY_INT_SRC_SGI_PF0_TEST         ,$/;"	e	enum:__anon8
QY_INT_SRC_SGI_PF1_TEST	mt-emu-drv.h	/^    QY_INT_SRC_SGI_PF1_TEST         ,$/;"	e	enum:__anon8
QY_INT_SRC_SGI_SMC_RES	mt-emu-drv.h	/^    QY_INT_SRC_SGI_SMC_RES          ,$/;"	e	enum:__anon8
QY_INT_SRC_SPI_PCIE_DMA	mt-emu-drv.h	/^    QY_INT_SRC_SPI_PCIE_DMA         ,$/;"	e	enum:__anon8
QY_INT_SRC_SPI_PCIE_INT_1	mt-emu-drv.h	/^    QY_INT_SRC_SPI_PCIE_INT_1       ,$/;"	e	enum:__anon8
QY_INT_SRC_SPI_PCIE_INT_3	mt-emu-drv.h	/^    QY_INT_SRC_SPI_PCIE_INT_3       ,$/;"	e	enum:__anon8
QY_INT_SRC_SPI_PCIE_INT_4	mt-emu-drv.h	/^    QY_INT_SRC_SPI_PCIE_INT_4       ,$/;"	e	enum:__anon8
QY_INT_SRC_SPI_PCIE_INT_5	mt-emu-drv.h	/^    QY_INT_SRC_SPI_PCIE_INT_5       ,$/;"	e	enum:__anon8
QY_INT_SRC_SPI_PCIE_INT_6	mt-emu-drv.h	/^    QY_INT_SRC_SPI_PCIE_INT_6       ,$/;"	e	enum:__anon8
QY_INT_SRC_VF_DMA_RCH	mt-emu-drv.h	/^    QY_INT_SRC_VF_DMA_RCH           ,$/;"	e	enum:__anon8
QY_INT_SRC_VF_DMA_WCH	mt-emu-drv.h	/^    QY_INT_SRC_VF_DMA_WCH           ,$/;"	e	enum:__anon8
QY_INT_SRC_VF_GPU	mt-emu-drv.h	/^    QY_INT_SRC_VF_GPU               ,$/;"	e	enum:__anon8
QY_INT_SRC_VF_SOFT0	mt-emu-drv.h	/^    QY_INT_SRC_VF_SOFT0              ,$/;"	e	enum:__anon8
QY_INT_SRC_VF_SOFT1	mt-emu-drv.h	/^    QY_INT_SRC_VF_SOFT1              ,$/;"	e	enum:__anon8
QY_INT_SRC_VF_W517	mt-emu-drv.h	/^    QY_INT_SRC_VF_W517              ,$/;"	e	enum:__anon8
QY_INT_SRC_VF_W627	mt-emu-drv.h	/^    QY_INT_SRC_VF_W627              ,$/;"	e	enum:__anon8
QY_MAX_RW	mt-emu-drv.h	29;"	d
QY_VECTORS_MAX	mt-emu.h	6;"	d
QY_VPU_VECTORS	mt-emu.h	13;"	d
REG_ARUSER	reg_define.h	3571;"	d
REG_ATA_DESCRIPTOR00	reg_define.h	3546;"	d
REG_ATA_DESCRIPTOR01	reg_define.h	3547;"	d
REG_ATA_DESCRIPTOR02	reg_define.h	3548;"	d
REG_ATA_DESCRIPTOR03	reg_define.h	3549;"	d
REG_ATA_DESCRIPTOR04	reg_define.h	3550;"	d
REG_ATA_DESCRIPTOR05	reg_define.h	3551;"	d
REG_ATA_DESCRIPTOR06	reg_define.h	3552;"	d
REG_ATA_DESCRIPTOR07	reg_define.h	3553;"	d
REG_ATA_DESCRIPTOR08	reg_define.h	3554;"	d
REG_ATA_DESCRIPTOR09	reg_define.h	3555;"	d
REG_ATA_DESCRIPTOR10	reg_define.h	3556;"	d
REG_ATA_DESCRIPTOR11	reg_define.h	3557;"	d
REG_ATA_DESCRIPTOR12	reg_define.h	3558;"	d
REG_ATA_DESCRIPTOR13	reg_define.h	3559;"	d
REG_ATA_DESCRIPTOR14	reg_define.h	3560;"	d
REG_ATA_DESCRIPTOR15	reg_define.h	3561;"	d
REG_AWUSER	reg_define.h	3570;"	d
REG_BASE	comm_define.h	26;"	d
REG_BASE_IMAGE_ARUSER	reg_define.h	2834;"	d
REG_BASE_IMAGE_BYTE_SIZE	reg_define.h	2851;"	d
REG_BASE_IMAGE_HCROP_SIZE	reg_define.h	2836;"	d
REG_BASE_IMAGE_IN_FORMAT	reg_define.h	2832;"	d
REG_BASE_IMAGE_SIZE	reg_define.h	2833;"	d
REG_BASE_IMAGE_WCROP_SIZE	reg_define.h	2835;"	d
REG_BASE_PCIe_INTC	qy_plic.h	32;"	d
REG_BASE_PLANE0_CTRL1	reg_define.h	2837;"	d
REG_BASE_PLANE0_CTRL2	reg_define.h	2838;"	d
REG_BASE_PLANE0_END_ADDR_H	reg_define.h	2841;"	d
REG_BASE_PLANE0_END_ADDR_L	reg_define.h	2842;"	d
REG_BASE_PLANE0_START_ADDR_H	reg_define.h	2839;"	d
REG_BASE_PLANE0_START_ADDR_L	reg_define.h	2840;"	d
REG_BASE_PLANE0_STRIDE	reg_define.h	2843;"	d
REG_BASE_PLANE1_CTRL1	reg_define.h	2844;"	d
REG_BASE_PLANE1_CTRL2	reg_define.h	2845;"	d
REG_BASE_PLANE1_END_ADDR_H	reg_define.h	2848;"	d
REG_BASE_PLANE1_END_ADDR_L	reg_define.h	2849;"	d
REG_BASE_PLANE1_START_ADDR_H	reg_define.h	2846;"	d
REG_BASE_PLANE1_START_ADDR_L	reg_define.h	2847;"	d
REG_BASE_PLANE1_STRIDE	reg_define.h	2850;"	d
REG_BG_COLOR_1	reg_define.h	2825;"	d
REG_BG_COLOR_2	reg_define.h	2826;"	d
REG_BG_COLOR_3	reg_define.h	2827;"	d
REG_BS_CR_FIR	reg_define.h	2763;"	d
REG_BS_CSC	reg_define.h	2762;"	d
REG_BS_DFX	reg_define.h	2761;"	d
REG_BS_KA1	reg_define.h	2764;"	d
REG_BS_KA2	reg_define.h	2767;"	d
REG_BS_KA3	reg_define.h	2770;"	d
REG_BS_KB1	reg_define.h	2765;"	d
REG_BS_KB2	reg_define.h	2768;"	d
REG_BS_KB3	reg_define.h	2771;"	d
REG_BS_KC1	reg_define.h	2766;"	d
REG_BS_KC2	reg_define.h	2769;"	d
REG_BS_KC3	reg_define.h	2772;"	d
REG_BS_MAP_ALPHA	reg_define.h	2819;"	d
REG_BS_SX	reg_define.h	2773;"	d
REG_BS_SY	reg_define.h	2774;"	d
REG_BS_SZ	reg_define.h	2775;"	d
REG_BS_TOP	reg_define.h	2813;"	d
REG_CE_ACE_PROT_CTRL	reg_define.h	8587;"	d
REG_CE_AXI_CTRL	reg_define.h	8579;"	d
REG_CE_AXI_STATUS	reg_define.h	8599;"	d
REG_CE_CLK_CTRL_MODE	reg_define.h	8565;"	d
REG_CE_CTRL_INVAL	reg_define.h	8582;"	d
REG_CE_DEBUG_REG_INDIRECT	reg_define.h	8601;"	d
REG_CE_DEBUG_REG_READ	reg_define.h	8602;"	d
REG_CE_DUMMY_RD	reg_define.h	8600;"	d
REG_CE_FBCDC_CC	reg_define.h	8583;"	d
REG_CE_FBCDC_YUV	reg_define.h	8584;"	d
REG_CE_FBC_LOSSY_ALPHA_THRESH	reg_define.h	8595;"	d
REG_CE_FBC_LOSSY_COLOUR_DIFF_10BIT_THRESH	reg_define.h	8597;"	d
REG_CE_FBC_LOSSY_COLOUR_DIFF_8BIT_THRESH	reg_define.h	8596;"	d
REG_CE_FBC_LOSSY_THRESH_ARGB10	reg_define.h	8591;"	d
REG_CE_FBC_LOSSY_THRESH_YUV10P10	reg_define.h	8593;"	d
REG_CE_FBC_LOSSY_THRESH_YUV10P16	reg_define.h	8594;"	d
REG_CE_FBC_LOSSY_THRESH_YUV8	reg_define.h	8592;"	d
REG_CE_FBC_PREDICTOR_MODE	reg_define.h	8598;"	d
REG_CE_FBDC_FILETER_ENABLE	reg_define.h	8588;"	d
REG_CE_FBDC_FILTER_CLEAR	reg_define.h	8590;"	d
REG_CE_FBDC_FILTER_STATUS	reg_define.h	8589;"	d
REG_CE_IDLE	reg_define.h	8563;"	d
REG_CE_LOCAL_EVENT	reg_define.h	8567;"	d
REG_CE_LOCAL_EVENT_CLEAR	reg_define.h	8569;"	d
REG_CE_LOCAL_EVENT_ENABLE	reg_define.h	8568;"	d
REG_CE_MMU_CBASE_MAPPING	reg_define.h	8572;"	d
REG_CE_MMU_CBASE_MAPPING_CONTEXT	reg_define.h	8571;"	d
REG_CE_MMU_CTRL_INVAL	reg_define.h	8570;"	d
REG_CE_MMU_FAULT_STATUS	reg_define.h	8573;"	d
REG_CE_MMU_OSID_CTXT_MAPPING0	reg_define.h	8580;"	d
REG_CE_MMU_OSID_CTXT_MAPPING1	reg_define.h	8581;"	d
REG_CE_MMU_PAGE_SIZE_RANGE_FOUR	reg_define.h	8578;"	d
REG_CE_MMU_PAGE_SIZE_RANGE_ONE	reg_define.h	8575;"	d
REG_CE_MMU_PAGE_SIZE_RANGE_THREE	reg_define.h	8577;"	d
REG_CE_MMU_PAGE_SIZE_RANGE_TWO	reg_define.h	8576;"	d
REG_CE_MMU_STATUS	reg_define.h	8574;"	d
REG_CE_MODE_CTRL	reg_define.h	8566;"	d
REG_CE_PCIE	reg_define.h	8586;"	d
REG_CE_QUEUE_0_CB	reg_define.h	8607;"	d
REG_CE_QUEUE_0_CB_BASE	reg_define.h	8606;"	d
REG_CE_QUEUE_0_CB_QUEUE	reg_define.h	8609;"	d
REG_CE_QUEUE_0_CB_READ	reg_define.h	8611;"	d
REG_CE_QUEUE_0_CB_READ_POINTER_UPDATE	reg_define.h	8610;"	d
REG_CE_QUEUE_0_CB_WRITE_POINTER_GUARD	reg_define.h	8608;"	d
REG_CE_QUEUE_0_CONTEXT_BASE	reg_define.h	8613;"	d
REG_CE_QUEUE_0_CONTEXT_MAPPING_QUEUE	reg_define.h	8603;"	d
REG_CE_QUEUE_0_CONTEXT_STORE	reg_define.h	8614;"	d
REG_CE_QUEUE_0_CONTEXT_STORE_STATUS	reg_define.h	8615;"	d
REG_CE_QUEUE_0_DATA_EXPECTED	reg_define.h	8617;"	d
REG_CE_QUEUE_0_DATA_RETURNED	reg_define.h	8618;"	d
REG_CE_QUEUE_0_FENCE	reg_define.h	8612;"	d
REG_CE_QUEUE_0_MMU	reg_define.h	8621;"	d
REG_CE_QUEUE_0_PRIMARY_CORE	reg_define.h	8604;"	d
REG_CE_QUEUE_0_RESUME	reg_define.h	8620;"	d
REG_CE_QUEUE_0_SIGNAL_ADDRESS	reg_define.h	8616;"	d
REG_CE_QUEUE_0_SIGNAL_MODE	reg_define.h	8619;"	d
REG_CE_QUEUE_0_START	reg_define.h	8605;"	d
REG_CE_QUEUE_1_CB	reg_define.h	8626;"	d
REG_CE_QUEUE_1_CB_BASE	reg_define.h	8625;"	d
REG_CE_QUEUE_1_CB_QUEUE	reg_define.h	8628;"	d
REG_CE_QUEUE_1_CB_READ	reg_define.h	8630;"	d
REG_CE_QUEUE_1_CB_READ_POINTER_UPDATE	reg_define.h	8629;"	d
REG_CE_QUEUE_1_CB_WRITE_POINTER_GUARD	reg_define.h	8627;"	d
REG_CE_QUEUE_1_CONTEXT_BASE	reg_define.h	8632;"	d
REG_CE_QUEUE_1_CONTEXT_MAPPING_QUEUE	reg_define.h	8622;"	d
REG_CE_QUEUE_1_CONTEXT_STORE	reg_define.h	8633;"	d
REG_CE_QUEUE_1_CONTEXT_STORE_STATUS	reg_define.h	8634;"	d
REG_CE_QUEUE_1_DATA_EXPECTED	reg_define.h	8636;"	d
REG_CE_QUEUE_1_DATA_RETURNED	reg_define.h	8637;"	d
REG_CE_QUEUE_1_FENCE	reg_define.h	8631;"	d
REG_CE_QUEUE_1_MMU	reg_define.h	8640;"	d
REG_CE_QUEUE_1_PRIMARY_CORE	reg_define.h	8623;"	d
REG_CE_QUEUE_1_RESUME	reg_define.h	8639;"	d
REG_CE_QUEUE_1_SIGNAL_ADDRESS	reg_define.h	8635;"	d
REG_CE_QUEUE_1_SIGNAL_MODE	reg_define.h	8638;"	d
REG_CE_QUEUE_1_START	reg_define.h	8624;"	d
REG_CE_QUEUE_2_CB	reg_define.h	8645;"	d
REG_CE_QUEUE_2_CB_BASE	reg_define.h	8644;"	d
REG_CE_QUEUE_2_CB_QUEUE	reg_define.h	8647;"	d
REG_CE_QUEUE_2_CB_READ	reg_define.h	8649;"	d
REG_CE_QUEUE_2_CB_READ_POINTER_UPDATE	reg_define.h	8648;"	d
REG_CE_QUEUE_2_CB_WRITE_POINTER_GUARD	reg_define.h	8646;"	d
REG_CE_QUEUE_2_CONTEXT_BASE	reg_define.h	8651;"	d
REG_CE_QUEUE_2_CONTEXT_MAPPING_QUEUE	reg_define.h	8641;"	d
REG_CE_QUEUE_2_CONTEXT_STORE	reg_define.h	8652;"	d
REG_CE_QUEUE_2_CONTEXT_STORE_STATUS	reg_define.h	8653;"	d
REG_CE_QUEUE_2_DATA_EXPECTED	reg_define.h	8655;"	d
REG_CE_QUEUE_2_DATA_RETURNED	reg_define.h	8656;"	d
REG_CE_QUEUE_2_FENCE	reg_define.h	8650;"	d
REG_CE_QUEUE_2_MMU	reg_define.h	8659;"	d
REG_CE_QUEUE_2_PRIMARY_CORE	reg_define.h	8642;"	d
REG_CE_QUEUE_2_RESUME	reg_define.h	8658;"	d
REG_CE_QUEUE_2_SIGNAL_ADDRESS	reg_define.h	8654;"	d
REG_CE_QUEUE_2_SIGNAL_MODE	reg_define.h	8657;"	d
REG_CE_QUEUE_2_START	reg_define.h	8643;"	d
REG_CE_QUEUE_3_CB	reg_define.h	8664;"	d
REG_CE_QUEUE_3_CB_BASE	reg_define.h	8663;"	d
REG_CE_QUEUE_3_CB_QUEUE	reg_define.h	8666;"	d
REG_CE_QUEUE_3_CB_READ	reg_define.h	8668;"	d
REG_CE_QUEUE_3_CB_READ_POINTER_UPDATE	reg_define.h	8667;"	d
REG_CE_QUEUE_3_CB_WRITE_POINTER_GUARD	reg_define.h	8665;"	d
REG_CE_QUEUE_3_CONTEXT_BASE	reg_define.h	8670;"	d
REG_CE_QUEUE_3_CONTEXT_MAPPING_QUEUE	reg_define.h	8660;"	d
REG_CE_QUEUE_3_CONTEXT_STORE	reg_define.h	8671;"	d
REG_CE_QUEUE_3_CONTEXT_STORE_STATUS	reg_define.h	8672;"	d
REG_CE_QUEUE_3_DATA_EXPECTED	reg_define.h	8674;"	d
REG_CE_QUEUE_3_DATA_RETURNED	reg_define.h	8675;"	d
REG_CE_QUEUE_3_FENCE	reg_define.h	8669;"	d
REG_CE_QUEUE_3_MMU	reg_define.h	8678;"	d
REG_CE_QUEUE_3_PRIMARY_CORE	reg_define.h	8661;"	d
REG_CE_QUEUE_3_RESUME	reg_define.h	8677;"	d
REG_CE_QUEUE_3_SIGNAL_ADDRESS	reg_define.h	8673;"	d
REG_CE_QUEUE_3_SIGNAL_MODE	reg_define.h	8676;"	d
REG_CE_QUEUE_3_START	reg_define.h	8662;"	d
REG_CE_QUEUE_4_CB	reg_define.h	8683;"	d
REG_CE_QUEUE_4_CB_BASE	reg_define.h	8682;"	d
REG_CE_QUEUE_4_CB_QUEUE	reg_define.h	8685;"	d
REG_CE_QUEUE_4_CB_READ	reg_define.h	8687;"	d
REG_CE_QUEUE_4_CB_READ_POINTER_UPDATE	reg_define.h	8686;"	d
REG_CE_QUEUE_4_CB_WRITE_POINTER_GUARD	reg_define.h	8684;"	d
REG_CE_QUEUE_4_CONTEXT_BASE	reg_define.h	8689;"	d
REG_CE_QUEUE_4_CONTEXT_MAPPING_QUEUE	reg_define.h	8679;"	d
REG_CE_QUEUE_4_CONTEXT_STORE	reg_define.h	8690;"	d
REG_CE_QUEUE_4_CONTEXT_STORE_STATUS	reg_define.h	8691;"	d
REG_CE_QUEUE_4_DATA_EXPECTED	reg_define.h	8693;"	d
REG_CE_QUEUE_4_DATA_RETURNED	reg_define.h	8694;"	d
REG_CE_QUEUE_4_FENCE	reg_define.h	8688;"	d
REG_CE_QUEUE_4_MMU	reg_define.h	8697;"	d
REG_CE_QUEUE_4_PRIMARY_CORE	reg_define.h	8680;"	d
REG_CE_QUEUE_4_RESUME	reg_define.h	8696;"	d
REG_CE_QUEUE_4_SIGNAL_ADDRESS	reg_define.h	8692;"	d
REG_CE_QUEUE_4_SIGNAL_MODE	reg_define.h	8695;"	d
REG_CE_QUEUE_4_START	reg_define.h	8681;"	d
REG_CE_QUEUE_5_CB	reg_define.h	8702;"	d
REG_CE_QUEUE_5_CB_BASE	reg_define.h	8701;"	d
REG_CE_QUEUE_5_CB_QUEUE	reg_define.h	8704;"	d
REG_CE_QUEUE_5_CB_READ	reg_define.h	8706;"	d
REG_CE_QUEUE_5_CB_READ_POINTER_UPDATE	reg_define.h	8705;"	d
REG_CE_QUEUE_5_CB_WRITE_POINTER_GUARD	reg_define.h	8703;"	d
REG_CE_QUEUE_5_CONTEXT_BASE	reg_define.h	8708;"	d
REG_CE_QUEUE_5_CONTEXT_MAPPING_QUEUE	reg_define.h	8698;"	d
REG_CE_QUEUE_5_CONTEXT_STORE	reg_define.h	8709;"	d
REG_CE_QUEUE_5_CONTEXT_STORE_STATUS	reg_define.h	8710;"	d
REG_CE_QUEUE_5_DATA_EXPECTED	reg_define.h	8712;"	d
REG_CE_QUEUE_5_DATA_RETURNED	reg_define.h	8713;"	d
REG_CE_QUEUE_5_FENCE	reg_define.h	8707;"	d
REG_CE_QUEUE_5_MMU	reg_define.h	8716;"	d
REG_CE_QUEUE_5_PRIMARY_CORE	reg_define.h	8699;"	d
REG_CE_QUEUE_5_RESUME	reg_define.h	8715;"	d
REG_CE_QUEUE_5_SIGNAL_ADDRESS	reg_define.h	8711;"	d
REG_CE_QUEUE_5_SIGNAL_MODE	reg_define.h	8714;"	d
REG_CE_QUEUE_5_START	reg_define.h	8700;"	d
REG_CE_QUEUE_6_CB	reg_define.h	8721;"	d
REG_CE_QUEUE_6_CB_BASE	reg_define.h	8720;"	d
REG_CE_QUEUE_6_CB_QUEUE	reg_define.h	8723;"	d
REG_CE_QUEUE_6_CB_READ	reg_define.h	8725;"	d
REG_CE_QUEUE_6_CB_READ_POINTER_UPDATE	reg_define.h	8724;"	d
REG_CE_QUEUE_6_CB_WRITE_POINTER_GUARD	reg_define.h	8722;"	d
REG_CE_QUEUE_6_CONTEXT_BASE	reg_define.h	8727;"	d
REG_CE_QUEUE_6_CONTEXT_MAPPING_QUEUE	reg_define.h	8717;"	d
REG_CE_QUEUE_6_CONTEXT_STORE	reg_define.h	8728;"	d
REG_CE_QUEUE_6_CONTEXT_STORE_STATUS	reg_define.h	8729;"	d
REG_CE_QUEUE_6_DATA_EXPECTED	reg_define.h	8731;"	d
REG_CE_QUEUE_6_DATA_RETURNED	reg_define.h	8732;"	d
REG_CE_QUEUE_6_FENCE	reg_define.h	8726;"	d
REG_CE_QUEUE_6_MMU	reg_define.h	8735;"	d
REG_CE_QUEUE_6_PRIMARY_CORE	reg_define.h	8718;"	d
REG_CE_QUEUE_6_RESUME	reg_define.h	8734;"	d
REG_CE_QUEUE_6_SIGNAL_ADDRESS	reg_define.h	8730;"	d
REG_CE_QUEUE_6_SIGNAL_MODE	reg_define.h	8733;"	d
REG_CE_QUEUE_6_START	reg_define.h	8719;"	d
REG_CE_QUEUE_7_CB	reg_define.h	8740;"	d
REG_CE_QUEUE_7_CB_BASE	reg_define.h	8739;"	d
REG_CE_QUEUE_7_CB_QUEUE	reg_define.h	8742;"	d
REG_CE_QUEUE_7_CB_READ	reg_define.h	8744;"	d
REG_CE_QUEUE_7_CB_READ_POINTER_UPDATE	reg_define.h	8743;"	d
REG_CE_QUEUE_7_CB_WRITE_POINTER_GUARD	reg_define.h	8741;"	d
REG_CE_QUEUE_7_CONTEXT_BASE	reg_define.h	8746;"	d
REG_CE_QUEUE_7_CONTEXT_MAPPING_QUEUE	reg_define.h	8736;"	d
REG_CE_QUEUE_7_CONTEXT_STORE	reg_define.h	8747;"	d
REG_CE_QUEUE_7_CONTEXT_STORE_STATUS	reg_define.h	8748;"	d
REG_CE_QUEUE_7_DATA_EXPECTED	reg_define.h	8750;"	d
REG_CE_QUEUE_7_DATA_RETURNED	reg_define.h	8751;"	d
REG_CE_QUEUE_7_FENCE	reg_define.h	8745;"	d
REG_CE_QUEUE_7_MMU	reg_define.h	8754;"	d
REG_CE_QUEUE_7_PRIMARY_CORE	reg_define.h	8737;"	d
REG_CE_QUEUE_7_RESUME	reg_define.h	8753;"	d
REG_CE_QUEUE_7_SIGNAL_ADDRESS	reg_define.h	8749;"	d
REG_CE_QUEUE_7_SIGNAL_MODE	reg_define.h	8752;"	d
REG_CE_QUEUE_7_START	reg_define.h	8738;"	d
REG_CE_RESET	reg_define.h	8564;"	d
REG_CE_TIMEOUT_COUNT	reg_define.h	8585;"	d
REG_CFG_UPDATE_EN	reg_define.h	2917;"	d
REG_CLK_RST_UART_BIAS	reg_define.h	402;"	d
REG_CURSOR_IMAGE_ARUSER	reg_define.h	2894;"	d
REG_CURSOR_IMAGE_HCROP_SIZE	reg_define.h	2896;"	d
REG_CURSOR_IMAGE_IN_FORMAT	reg_define.h	2892;"	d
REG_CURSOR_IMAGE_SIZE	reg_define.h	2893;"	d
REG_CURSOR_IMAGE_WCROP_SIZE	reg_define.h	2895;"	d
REG_CURSOR_MAP_ALPHA	reg_define.h	2822;"	d
REG_CURSOR_PLANE0_CTRL1	reg_define.h	2897;"	d
REG_CURSOR_PLANE0_CTRL2	reg_define.h	2898;"	d
REG_CURSOR_PLANE0_END_ADDR_H	reg_define.h	2901;"	d
REG_CURSOR_PLANE0_END_ADDR_L	reg_define.h	2902;"	d
REG_CURSOR_PLANE0_START_ADDR_H	reg_define.h	2899;"	d
REG_CURSOR_PLANE0_START_ADDR_L	reg_define.h	2900;"	d
REG_CURSOR_PLANE0_STRIDE	reg_define.h	2903;"	d
REG_CURSOR_TOP	reg_define.h	2816;"	d
REG_DDRC_TB_SV_C_SYNC_REG_ADDR	reg_define.h	209;"	d
REG_DDRC_TB_SV_C_SYNC_REG_ADDR	reg_define.h	211;"	d
REG_DDR_CRG_REGS_DDRPLL_CAL_CTRL	reg_define.h	853;"	d
REG_DDR_CRG_REGS_DDRPLL_CAL_STS	reg_define.h	854;"	d
REG_DDR_CRG_REGS_DDRPLL_DIV	reg_define.h	846;"	d
REG_DDR_CRG_REGS_DDRPLL_FRAC	reg_define.h	849;"	d
REG_DDR_CRG_REGS_DDRPLL_GLBCTRL	reg_define.h	850;"	d
REG_DDR_CRG_REGS_DDRPLL_POSTDIV01	reg_define.h	847;"	d
REG_DDR_CRG_REGS_DDRPLL_POSTDIV2345	reg_define.h	848;"	d
REG_DDR_CRG_REGS_DDRPLL_RSVCTRL	reg_define.h	852;"	d
REG_DDR_CRG_REGS_DDRPLL_STS	reg_define.h	851;"	d
REG_DDR_CRG_REGS_DDR_CGEN	reg_define.h	855;"	d
REG_DDR_CRG_REGS_DDR_RSV	reg_define.h	860;"	d
REG_DDR_CRG_REGS_DDR_SSMOD	reg_define.h	859;"	d
REG_DDR_CRG_REGS_DDR_SWRST	reg_define.h	856;"	d
REG_DDR_CRG_REGS_LLC_CGEN	reg_define.h	857;"	d
REG_DDR_CRG_REGS_LLC_SWRST	reg_define.h	858;"	d
REG_DDR_MT_SCHSTAT_ADDR	reg_define.h	212;"	d
REG_DE_IRQ_MASK_L	reg_define.h	2930;"	d
REG_DE_IRQ_RAW_L	reg_define.h	2929;"	d
REG_DE_IRQ_STATUS_L	reg_define.h	2931;"	d
REG_DISP_AMT_ADDR_LINK_ENABLE	reg_define.h	1060;"	d
REG_DISP_AMT_ADDR_MODE_CTRL	reg_define.h	1059;"	d
REG_DISP_AMT_AR_CACHE	reg_define.h	1063;"	d
REG_DISP_AMT_AW_CACHE	reg_define.h	1062;"	d
REG_DISP_AMT_ROUTING_TABLE_SYNC	reg_define.h	1061;"	d
REG_DISP_CRG_REGS_DISPPLL_CAL_CTRL	reg_define.h	689;"	d
REG_DISP_CRG_REGS_DISPPLL_CAL_STS	reg_define.h	690;"	d
REG_DISP_CRG_REGS_DISPPLL_DIV	reg_define.h	682;"	d
REG_DISP_CRG_REGS_DISPPLL_FRAC	reg_define.h	685;"	d
REG_DISP_CRG_REGS_DISPPLL_GLBCTRL	reg_define.h	686;"	d
REG_DISP_CRG_REGS_DISPPLL_POSTDIV01	reg_define.h	683;"	d
REG_DISP_CRG_REGS_DISPPLL_POSTDIV2345	reg_define.h	684;"	d
REG_DISP_CRG_REGS_DISPPLL_RSVCTRL	reg_define.h	688;"	d
REG_DISP_CRG_REGS_DISPPLL_STS	reg_define.h	687;"	d
REG_DISP_CRG_REGS_DISP_CGEN	reg_define.h	761;"	d
REG_DISP_CRG_REGS_DISP_CLKMUX	reg_define.h	766;"	d
REG_DISP_CRG_REGS_DISP_CLKSEL	reg_define.h	775;"	d
REG_DISP_CRG_REGS_DISP_CMP0	reg_define.h	771;"	d
REG_DISP_CRG_REGS_DISP_CMP1	reg_define.h	772;"	d
REG_DISP_CRG_REGS_DISP_CMP2	reg_define.h	773;"	d
REG_DISP_CRG_REGS_DISP_CMP3	reg_define.h	774;"	d
REG_DISP_CRG_REGS_DISP_I2S0	reg_define.h	764;"	d
REG_DISP_CRG_REGS_DISP_I2S1	reg_define.h	765;"	d
REG_DISP_CRG_REGS_DISP_RSV	reg_define.h	763;"	d
REG_DISP_CRG_REGS_DISP_SWRST	reg_define.h	762;"	d
REG_DISP_CRG_REGS_DISP_UNCMP0	reg_define.h	767;"	d
REG_DISP_CRG_REGS_DISP_UNCMP1	reg_define.h	768;"	d
REG_DISP_CRG_REGS_DISP_UNCMP2	reg_define.h	769;"	d
REG_DISP_CRG_REGS_DISP_UNCMP3	reg_define.h	770;"	d
REG_DISP_CRG_REGS_I2S0PLL_CAL_CTRL	reg_define.h	748;"	d
REG_DISP_CRG_REGS_I2S0PLL_CAL_STS	reg_define.h	749;"	d
REG_DISP_CRG_REGS_I2S0PLL_DIV	reg_define.h	741;"	d
REG_DISP_CRG_REGS_I2S0PLL_FRAC	reg_define.h	744;"	d
REG_DISP_CRG_REGS_I2S0PLL_GLBCTRL	reg_define.h	745;"	d
REG_DISP_CRG_REGS_I2S0PLL_POSTDIV01	reg_define.h	742;"	d
REG_DISP_CRG_REGS_I2S0PLL_POSTDIV2345	reg_define.h	743;"	d
REG_DISP_CRG_REGS_I2S0PLL_RSVCTRL	reg_define.h	747;"	d
REG_DISP_CRG_REGS_I2S0PLL_STS	reg_define.h	746;"	d
REG_DISP_CRG_REGS_I2S1PLL_CAL_CTRL	reg_define.h	758;"	d
REG_DISP_CRG_REGS_I2S1PLL_CAL_STS	reg_define.h	759;"	d
REG_DISP_CRG_REGS_I2S1PLL_DIV	reg_define.h	751;"	d
REG_DISP_CRG_REGS_I2S1PLL_FRAC	reg_define.h	754;"	d
REG_DISP_CRG_REGS_I2S1PLL_GLBCTRL	reg_define.h	755;"	d
REG_DISP_CRG_REGS_I2S1PLL_POSTDIV01	reg_define.h	752;"	d
REG_DISP_CRG_REGS_I2S1PLL_POSTDIV2345	reg_define.h	753;"	d
REG_DISP_CRG_REGS_I2S1PLL_RSVCTRL	reg_define.h	757;"	d
REG_DISP_CRG_REGS_I2S1PLL_STS	reg_define.h	756;"	d
REG_DISP_CRG_REGS_PIX0PLL_CAL_CTRL	reg_define.h	698;"	d
REG_DISP_CRG_REGS_PIX0PLL_CAL_STS	reg_define.h	699;"	d
REG_DISP_CRG_REGS_PIX0PLL_DIV	reg_define.h	691;"	d
REG_DISP_CRG_REGS_PIX0PLL_FRAC	reg_define.h	694;"	d
REG_DISP_CRG_REGS_PIX0PLL_GLBCTRL	reg_define.h	695;"	d
REG_DISP_CRG_REGS_PIX0PLL_POSTDIV01	reg_define.h	692;"	d
REG_DISP_CRG_REGS_PIX0PLL_POSTDIV2345	reg_define.h	693;"	d
REG_DISP_CRG_REGS_PIX0PLL_RSVCTRL	reg_define.h	697;"	d
REG_DISP_CRG_REGS_PIX0PLL_STS	reg_define.h	696;"	d
REG_DISP_CRG_REGS_PIX1PLL_CAL_CTRL	reg_define.h	708;"	d
REG_DISP_CRG_REGS_PIX1PLL_CAL_STS	reg_define.h	709;"	d
REG_DISP_CRG_REGS_PIX1PLL_DIV	reg_define.h	701;"	d
REG_DISP_CRG_REGS_PIX1PLL_FRAC	reg_define.h	704;"	d
REG_DISP_CRG_REGS_PIX1PLL_GLBCTRL	reg_define.h	705;"	d
REG_DISP_CRG_REGS_PIX1PLL_POSTDIV01	reg_define.h	702;"	d
REG_DISP_CRG_REGS_PIX1PLL_POSTDIV2345	reg_define.h	703;"	d
REG_DISP_CRG_REGS_PIX1PLL_RSVCTRL	reg_define.h	707;"	d
REG_DISP_CRG_REGS_PIX1PLL_STS	reg_define.h	706;"	d
REG_DISP_CRG_REGS_PIX2PLL_CAL_CTRL	reg_define.h	718;"	d
REG_DISP_CRG_REGS_PIX2PLL_CAL_STS	reg_define.h	719;"	d
REG_DISP_CRG_REGS_PIX2PLL_DIV	reg_define.h	711;"	d
REG_DISP_CRG_REGS_PIX2PLL_FRAC	reg_define.h	714;"	d
REG_DISP_CRG_REGS_PIX2PLL_GLBCTRL	reg_define.h	715;"	d
REG_DISP_CRG_REGS_PIX2PLL_POSTDIV01	reg_define.h	712;"	d
REG_DISP_CRG_REGS_PIX2PLL_POSTDIV2345	reg_define.h	713;"	d
REG_DISP_CRG_REGS_PIX2PLL_RSVCTRL	reg_define.h	717;"	d
REG_DISP_CRG_REGS_PIX2PLL_STS	reg_define.h	716;"	d
REG_DISP_CRG_REGS_PIX3PLL_CAL_CTRL	reg_define.h	728;"	d
REG_DISP_CRG_REGS_PIX3PLL_CAL_STS	reg_define.h	729;"	d
REG_DISP_CRG_REGS_PIX3PLL_DIV	reg_define.h	721;"	d
REG_DISP_CRG_REGS_PIX3PLL_FRAC	reg_define.h	724;"	d
REG_DISP_CRG_REGS_PIX3PLL_GLBCTRL	reg_define.h	725;"	d
REG_DISP_CRG_REGS_PIX3PLL_POSTDIV01	reg_define.h	722;"	d
REG_DISP_CRG_REGS_PIX3PLL_POSTDIV2345	reg_define.h	723;"	d
REG_DISP_CRG_REGS_PIX3PLL_RSVCTRL	reg_define.h	727;"	d
REG_DISP_CRG_REGS_PIX3PLL_STS	reg_define.h	726;"	d
REG_DISP_CRG_REGS_PROCPLL_CAL_CTRL	reg_define.h	738;"	d
REG_DISP_CRG_REGS_PROCPLL_CAL_STS	reg_define.h	739;"	d
REG_DISP_CRG_REGS_PROCPLL_DIV	reg_define.h	731;"	d
REG_DISP_CRG_REGS_PROCPLL_FRAC	reg_define.h	734;"	d
REG_DISP_CRG_REGS_PROCPLL_GLBCTRL	reg_define.h	735;"	d
REG_DISP_CRG_REGS_PROCPLL_POSTDIV01	reg_define.h	732;"	d
REG_DISP_CRG_REGS_PROCPLL_POSTDIV2345	reg_define.h	733;"	d
REG_DISP_CRG_REGS_PROCPLL_RSVCTRL	reg_define.h	737;"	d
REG_DISP_CRG_REGS_PROCPLL_STS	reg_define.h	736;"	d
REG_DISP_TZC_ACTION	reg_define.h	1030;"	d
REG_DISP_TZC_INT_CLEAR	reg_define.h	1034;"	d
REG_DISP_TZC_INT_STATUS	reg_define.h	1033;"	d
REG_DISP_TZC_KEEPER	reg_define.h	1031;"	d
REG_DISP_TZC_REGION_ATTRIBUTES	reg_define.h	1048;"	d
REG_DISP_TZC_REGION_ATTRIBUTES_0	reg_define.h	1037;"	d
REG_DISP_TZC_REGION_BASE_HIGH	reg_define.h	1045;"	d
REG_DISP_TZC_REGION_BASE_LOW	reg_define.h	1044;"	d
REG_DISP_TZC_REGION_RD_LOW_ID_ACCESS	reg_define.h	1052;"	d
REG_DISP_TZC_REGION_RD_LOW_ID_ACCESS_0	reg_define.h	1041;"	d
REG_DISP_TZC_REGION_RD_TOP_ID_ACCESS	reg_define.h	1053;"	d
REG_DISP_TZC_REGION_RD_TOP_ID_ACCESS_0	reg_define.h	1042;"	d
REG_DISP_TZC_REGION_TOP_HIGH	reg_define.h	1047;"	d
REG_DISP_TZC_REGION_TOP_HIGH_0	reg_define.h	1036;"	d
REG_DISP_TZC_REGION_TOP_LOW	reg_define.h	1046;"	d
REG_DISP_TZC_REGION_TOP_LOW_0	reg_define.h	1035;"	d
REG_DISP_TZC_REGION_WR_LOW_ID_ACCESS	reg_define.h	1050;"	d
REG_DISP_TZC_REGION_WR_LOW_ID_ACCESS_0	reg_define.h	1039;"	d
REG_DISP_TZC_REGION_WR_TOP_ID_ACCESS	reg_define.h	1051;"	d
REG_DISP_TZC_REGION_WR_TOP_ID_ACCESS_0	reg_define.h	1040;"	d
REG_DISP_TZC_SPEC_CTRL	reg_define.h	1032;"	d
REG_DMAC_CFG	reg_define.h	2485;"	d
REG_DMAC_CH_ABORT	reg_define.h	2487;"	d
REG_DMAC_CH_CTRL	reg_define.h	2490;"	d
REG_DMAC_CH_DST_ADDR_H	reg_define.h	2495;"	d
REG_DMAC_CH_DST_ADDR_L	reg_define.h	2494;"	d
REG_DMAC_CH_EN	reg_define.h	2489;"	d
REG_DMAC_CH_LL_PTR_H	reg_define.h	2497;"	d
REG_DMAC_CH_LL_PTR_L	reg_define.h	2496;"	d
REG_DMAC_CH_SRC_ADDR_H	reg_define.h	2493;"	d
REG_DMAC_CH_SRC_ADDR_L	reg_define.h	2492;"	d
REG_DMAC_CH_TRAN_SIZE	reg_define.h	2491;"	d
REG_DMAC_CTRL	reg_define.h	2486;"	d
REG_DMAC_ID_REV	reg_define.h	2484;"	d
REG_DMAC_INTR_ST	reg_define.h	2488;"	d
REG_DMA_BASE	module_reg.h	260;"	d
REG_DMA_CHAN_BASE	mt-emu-mtdma-bare.h	4;"	d
REG_DMA_CH_ACNT	mt-emu-mtdma-bare.h	83;"	d
REG_DMA_CH_DAR_H	mt-emu-mtdma-bare.h	87;"	d
REG_DMA_CH_DAR_L	mt-emu-mtdma-bare.h	86;"	d
REG_DMA_CH_DESC_OPT	mt-emu-mtdma-bare.h	82;"	d
REG_DMA_CH_DIRECTION	mt-emu-mtdma-bare.h	69;"	d
REG_DMA_CH_ENABLE	mt-emu-mtdma-bare.h	68;"	d
REG_DMA_CH_FC	mt-emu-mtdma-bare.h	75;"	d
REG_DMA_CH_INTR_IMSK	mt-emu-mtdma-bare.h	77;"	d
REG_DMA_CH_INTR_RAW	mt-emu-mtdma-bare.h	78;"	d
REG_DMA_CH_INTR_STATUS	mt-emu-mtdma-bare.h	79;"	d
REG_DMA_CH_LAR_H	mt-emu-mtdma-bare.h	89;"	d
REG_DMA_CH_LAR_L	mt-emu-mtdma-bare.h	88;"	d
REG_DMA_CH_LBAR_BASIC	mt-emu-mtdma-bare.h	81;"	d
REG_DMA_CH_MMU_ADDR_TYPE	mt-emu-mtdma-bare.h	74;"	d
REG_DMA_CH_SAR_H	mt-emu-mtdma-bare.h	85;"	d
REG_DMA_CH_SAR_L	mt-emu-mtdma-bare.h	84;"	d
REG_DMA_CH_SIZE	module_reg.h	261;"	d
REG_DMA_CH_STATUS	mt-emu-mtdma-bare.h	80;"	d
REG_DMA_CH_USER	mt-emu-mtdma-bare.h	76;"	d
REG_DMA_COMM_BASE	mt-emu-mtdma-bare.h	5;"	d
REG_DMA_COMM_BASIC_PARAM	mt-emu-mtdma-bare.h	17;"	d
REG_DMA_COMM_CH_NUM	mt-emu-mtdma-bare.h	21;"	d
REG_DMA_COMM_CH_OSID	mt-emu-mtdma-bare.h	20;"	d
REG_DMA_COMM_COMM_ALARM_IMSK	mt-emu-mtdma-bare.h	30;"	d
REG_DMA_COMM_COMM_ALARM_RAW	mt-emu-mtdma-bare.h	31;"	d
REG_DMA_COMM_COMM_ALARM_STATUS	mt-emu-mtdma-bare.h	32;"	d
REG_DMA_COMM_COMM_ENABLE	mt-emu-mtdma-bare.h	18;"	d
REG_DMA_COMM_MRG_PF0_IMSK	mt-emu-mtdma-bare.h	53;"	d
REG_DMA_COMM_MRG_PF0_STS	mt-emu-mtdma-bare.h	54;"	d
REG_DMA_COMM_MRG_PF1_STS	mt-emu-mtdma-bare.h	65;"	d
REG_DMA_COMM_MST0_BLEN	mt-emu-mtdma-bare.h	22;"	d
REG_DMA_COMM_MST0_CACHE	mt-emu-mtdma-bare.h	23;"	d
REG_DMA_COMM_MST0_PROT	mt-emu-mtdma-bare.h	24;"	d
REG_DMA_COMM_MST1_BLEN	mt-emu-mtdma-bare.h	26;"	d
REG_DMA_COMM_MST1_CACHE	mt-emu-mtdma-bare.h	27;"	d
REG_DMA_COMM_MST1_CACHE	mt-emu-mtdma-bare.h	29;"	d
REG_DMA_COMM_MST1_PROT	mt-emu-mtdma-bare.h	28;"	d
REG_DMA_COMM_MST2_CACHE	mt-emu-mtdma-bare.h	25;"	d
REG_DMA_COMM_OSID_SUPER	mt-emu-mtdma-bare.h	19;"	d
REG_DMA_COMM_RD_MRG_PF0_IMSK_C128	mt-emu-mtdma-bare.h	36;"	d
REG_DMA_COMM_RD_MRG_PF0_IMSK_C32	mt-emu-mtdma-bare.h	33;"	d
REG_DMA_COMM_RD_MRG_PF0_IMSK_C64	mt-emu-mtdma-bare.h	34;"	d
REG_DMA_COMM_RD_MRG_PF0_IMSK_C96	mt-emu-mtdma-bare.h	35;"	d
REG_DMA_COMM_RD_MRG_PF0_STS_C128	mt-emu-mtdma-bare.h	41;"	d
REG_DMA_COMM_RD_MRG_PF0_STS_C32	mt-emu-mtdma-bare.h	38;"	d
REG_DMA_COMM_RD_MRG_PF0_STS_C64	mt-emu-mtdma-bare.h	39;"	d
REG_DMA_COMM_RD_MRG_PF0_STS_C96	mt-emu-mtdma-bare.h	40;"	d
REG_DMA_COMM_RD_MRG_PF1_IMSK_H	mt-emu-mtdma-bare.h	58;"	d
REG_DMA_COMM_RD_MRG_PF1_IMSK_L	mt-emu-mtdma-bare.h	57;"	d
REG_DMA_COMM_RD_MRG_PF1_STS_H	mt-emu-mtdma-bare.h	60;"	d
REG_DMA_COMM_RD_MRG_PF1_STS_L	mt-emu-mtdma-bare.h	59;"	d
REG_DMA_COMM_WORK_STS	mt-emu-mtdma-bare.h	55;"	d
REG_DMA_COMM_WR_MRG_PF0_IMSK_C128	mt-emu-mtdma-bare.h	46;"	d
REG_DMA_COMM_WR_MRG_PF0_IMSK_C32	mt-emu-mtdma-bare.h	43;"	d
REG_DMA_COMM_WR_MRG_PF0_IMSK_C64	mt-emu-mtdma-bare.h	44;"	d
REG_DMA_COMM_WR_MRG_PF0_IMSK_C96	mt-emu-mtdma-bare.h	45;"	d
REG_DMA_COMM_WR_MRG_PF0_STS_C128	mt-emu-mtdma-bare.h	51;"	d
REG_DMA_COMM_WR_MRG_PF0_STS_C32	mt-emu-mtdma-bare.h	48;"	d
REG_DMA_COMM_WR_MRG_PF0_STS_C64	mt-emu-mtdma-bare.h	49;"	d
REG_DMA_COMM_WR_MRG_PF0_STS_C96	mt-emu-mtdma-bare.h	50;"	d
REG_DMA_COMM_WR_MRG_PF1_IMSK_H	mt-emu-mtdma-bare.h	62;"	d
REG_DMA_COMM_WR_MRG_PF1_IMSK_L	mt-emu-mtdma-bare.h	61;"	d
REG_DMA_COMM_WR_MRG_PF1_STS_H	mt-emu-mtdma-bare.h	64;"	d
REG_DMA_COMM_WR_MRG_PF1_STS_L	mt-emu-mtdma-bare.h	63;"	d
REG_DMA_COMM_WR_MRG_R_STS_0	mt-emu-mtdma-bare.h	7;"	d
REG_DMA_COMM_WR_MRG_R_STS_1	mt-emu-mtdma-bare.h	8;"	d
REG_DMA_COMM_WR_MRG_R_STS_2	mt-emu-mtdma-bare.h	9;"	d
REG_DMA_COMM_WR_MRG_R_STS_3	mt-emu-mtdma-bare.h	10;"	d
REG_DMA_COMM_WR_MRG_W_STS_0	mt-emu-mtdma-bare.h	12;"	d
REG_DMA_COMM_WR_MRG_W_STS_1	mt-emu-mtdma-bare.h	13;"	d
REG_DMA_COMM_WR_MRG_W_STS_2	mt-emu-mtdma-bare.h	14;"	d
REG_DMA_COMM_WR_MRG_W_STS_3	mt-emu-mtdma-bare.h	15;"	d
REG_DMA_GLOBAL_CRTL_1	reg_define.h	2828;"	d
REG_DMA_GLOBAL_CRTL_2	reg_define.h	2829;"	d
REG_DMA_GLOBAL_CRTL_4	reg_define.h	2830;"	d
REG_DMA_GLOBAL_CRTL_5	reg_define.h	2831;"	d
REG_DMA_RCH_INTR_RAW	mt-emu-mtdma-bare.h	91;"	d
REG_DPTX_AG_CONFIG1	reg_define.h	5250;"	d
REG_DPTX_AG_CONFIG2	reg_define.h	5251;"	d
REG_DPTX_AG_CONFIG3	reg_define.h	5252;"	d
REG_DPTX_AG_CONFIG4	reg_define.h	5253;"	d
REG_DPTX_AG_CONFIG5	reg_define.h	5254;"	d
REG_DPTX_AG_CONFIG6	reg_define.h	5255;"	d
REG_DPTX_AG_SWRSTZ	reg_define.h	5249;"	d
REG_DPTX_AUD_CONFIG1	reg_define.h	3609;"	d
REG_DPTX_AUX_100000US_CNT_LIMIT	reg_define.h	3774;"	d
REG_DPTX_AUX_2000US_CNT_LIMIT	reg_define.h	3773;"	d
REG_DPTX_AUX_250US_CNT_LIMIT	reg_define.h	3772;"	d
REG_DPTX_AUX_CMD	reg_define.h	3766;"	d
REG_DPTX_AUX_DATA0	reg_define.h	3768;"	d
REG_DPTX_AUX_DATA1	reg_define.h	3769;"	d
REG_DPTX_AUX_DATA2	reg_define.h	3770;"	d
REG_DPTX_AUX_DATA3	reg_define.h	3771;"	d
REG_DPTX_AUX_STATUS	reg_define.h	3767;"	d
REG_DPTX_CCTL	reg_define.h	3581;"	d
REG_DPTX_COMBO_PHY_CTRL1	reg_define.h	3776;"	d
REG_DPTX_COMBO_PHY_STATUS1	reg_define.h	3777;"	d
REG_DPTX_CONFIG_REG1	reg_define.h	3578;"	d
REG_DPTX_CONFIG_REG2	reg_define.h	3579;"	d
REG_DPTX_CONFIG_REG3	reg_define.h	3580;"	d
REG_DPTX_CUSTOMPAT0	reg_define.h	3761;"	d
REG_DPTX_CUSTOMPAT1	reg_define.h	3762;"	d
REG_DPTX_CUSTOMPAT2	reg_define.h	3763;"	d
REG_DPTX_DSC_CTL_0	reg_define.h	3592;"	d
REG_DPTX_DSC_HWCFG_0	reg_define.h	3591;"	d
REG_DPTX_DSC_INTSTS_0	reg_define.h	3593;"	d
REG_DPTX_DSC_PPS_0	reg_define.h	5256;"	d
REG_DPTX_DSC_PPS_1	reg_define.h	5257;"	d
REG_DPTX_DSC_PPS_10	reg_define.h	5266;"	d
REG_DPTX_DSC_PPS_11	reg_define.h	5267;"	d
REG_DPTX_DSC_PPS_12	reg_define.h	5268;"	d
REG_DPTX_DSC_PPS_13	reg_define.h	5269;"	d
REG_DPTX_DSC_PPS_14	reg_define.h	5270;"	d
REG_DPTX_DSC_PPS_15	reg_define.h	5271;"	d
REG_DPTX_DSC_PPS_16	reg_define.h	5272;"	d
REG_DPTX_DSC_PPS_17	reg_define.h	5273;"	d
REG_DPTX_DSC_PPS_18	reg_define.h	5274;"	d
REG_DPTX_DSC_PPS_19	reg_define.h	5275;"	d
REG_DPTX_DSC_PPS_2	reg_define.h	5258;"	d
REG_DPTX_DSC_PPS_20	reg_define.h	5276;"	d
REG_DPTX_DSC_PPS_21	reg_define.h	5277;"	d
REG_DPTX_DSC_PPS_22	reg_define.h	5278;"	d
REG_DPTX_DSC_PPS_23	reg_define.h	5279;"	d
REG_DPTX_DSC_PPS_24	reg_define.h	5280;"	d
REG_DPTX_DSC_PPS_25	reg_define.h	5281;"	d
REG_DPTX_DSC_PPS_26	reg_define.h	5282;"	d
REG_DPTX_DSC_PPS_27	reg_define.h	5283;"	d
REG_DPTX_DSC_PPS_28	reg_define.h	5284;"	d
REG_DPTX_DSC_PPS_29	reg_define.h	5285;"	d
REG_DPTX_DSC_PPS_3	reg_define.h	5259;"	d
REG_DPTX_DSC_PPS_30	reg_define.h	5286;"	d
REG_DPTX_DSC_PPS_31	reg_define.h	5287;"	d
REG_DPTX_DSC_PPS_4	reg_define.h	5260;"	d
REG_DPTX_DSC_PPS_5	reg_define.h	5261;"	d
REG_DPTX_DSC_PPS_6	reg_define.h	5262;"	d
REG_DPTX_DSC_PPS_7	reg_define.h	5263;"	d
REG_DPTX_DSC_PPS_8	reg_define.h	5264;"	d
REG_DPTX_DSC_PPS_9	reg_define.h	5265;"	d
REG_DPTX_GENERAL_INTERRUPT	reg_define.h	3778;"	d
REG_DPTX_GENERAL_INTERRUPT_ENABLE	reg_define.h	3779;"	d
REG_DPTX_HBR2_COMPLIANCE_SCRAMBLER_RESET	reg_define.h	3764;"	d
REG_DPTX_HDCP22GPIOCHNGSTS	reg_define.h	5231;"	d
REG_DPTX_HDCP22GPIOSTS	reg_define.h	5230;"	d
REG_DPTX_HDCPAPIINTCLR	reg_define.h	3784;"	d
REG_DPTX_HDCPAPIINTMSK	reg_define.h	3786;"	d
REG_DPTX_HDCPAPIINTSTAT	reg_define.h	3785;"	d
REG_DPTX_HDCPCFG	reg_define.h	3782;"	d
REG_DPTX_HDCPKSVMEMCTRL	reg_define.h	3787;"	d
REG_DPTX_HDCPOBS	reg_define.h	3783;"	d
REG_DPTX_HDCPREG_AN0	reg_define.h	5223;"	d
REG_DPTX_HDCPREG_AN1	reg_define.h	5224;"	d
REG_DPTX_HDCPREG_ANCONF	reg_define.h	5222;"	d
REG_DPTX_HDCPREG_BKSV0	reg_define.h	5220;"	d
REG_DPTX_HDCPREG_BKSV1	reg_define.h	5221;"	d
REG_DPTX_HDCPREG_DPK0	reg_define.h	5228;"	d
REG_DPTX_HDCPREG_DPK1	reg_define.h	5229;"	d
REG_DPTX_HDCPREG_DPK_CRC	reg_define.h	5232;"	d
REG_DPTX_HDCPREG_RMLCTL	reg_define.h	5225;"	d
REG_DPTX_HDCPREG_RMLSTS	reg_define.h	5226;"	d
REG_DPTX_HDCPREG_SEED	reg_define.h	5227;"	d
REG_DPTX_HDCP_REVOC_RAM_0	reg_define.h	3788;"	d
REG_DPTX_HDCP_REVOC_RAM_1	reg_define.h	3789;"	d
REG_DPTX_HDCP_REVOC_RAM_10	reg_define.h	3798;"	d
REG_DPTX_HDCP_REVOC_RAM_100	reg_define.h	3888;"	d
REG_DPTX_HDCP_REVOC_RAM_1000	reg_define.h	4788;"	d
REG_DPTX_HDCP_REVOC_RAM_1001	reg_define.h	4789;"	d
REG_DPTX_HDCP_REVOC_RAM_1002	reg_define.h	4790;"	d
REG_DPTX_HDCP_REVOC_RAM_1003	reg_define.h	4791;"	d
REG_DPTX_HDCP_REVOC_RAM_1004	reg_define.h	4792;"	d
REG_DPTX_HDCP_REVOC_RAM_1005	reg_define.h	4793;"	d
REG_DPTX_HDCP_REVOC_RAM_1006	reg_define.h	4794;"	d
REG_DPTX_HDCP_REVOC_RAM_1007	reg_define.h	4795;"	d
REG_DPTX_HDCP_REVOC_RAM_1008	reg_define.h	4796;"	d
REG_DPTX_HDCP_REVOC_RAM_1009	reg_define.h	4797;"	d
REG_DPTX_HDCP_REVOC_RAM_101	reg_define.h	3889;"	d
REG_DPTX_HDCP_REVOC_RAM_1010	reg_define.h	4798;"	d
REG_DPTX_HDCP_REVOC_RAM_1011	reg_define.h	4799;"	d
REG_DPTX_HDCP_REVOC_RAM_1012	reg_define.h	4800;"	d
REG_DPTX_HDCP_REVOC_RAM_1013	reg_define.h	4801;"	d
REG_DPTX_HDCP_REVOC_RAM_1014	reg_define.h	4802;"	d
REG_DPTX_HDCP_REVOC_RAM_1015	reg_define.h	4803;"	d
REG_DPTX_HDCP_REVOC_RAM_1016	reg_define.h	4804;"	d
REG_DPTX_HDCP_REVOC_RAM_1017	reg_define.h	4805;"	d
REG_DPTX_HDCP_REVOC_RAM_1018	reg_define.h	4806;"	d
REG_DPTX_HDCP_REVOC_RAM_1019	reg_define.h	4807;"	d
REG_DPTX_HDCP_REVOC_RAM_102	reg_define.h	3890;"	d
REG_DPTX_HDCP_REVOC_RAM_1020	reg_define.h	4808;"	d
REG_DPTX_HDCP_REVOC_RAM_1021	reg_define.h	4809;"	d
REG_DPTX_HDCP_REVOC_RAM_1022	reg_define.h	4810;"	d
REG_DPTX_HDCP_REVOC_RAM_1023	reg_define.h	4811;"	d
REG_DPTX_HDCP_REVOC_RAM_1024	reg_define.h	4812;"	d
REG_DPTX_HDCP_REVOC_RAM_1025	reg_define.h	4813;"	d
REG_DPTX_HDCP_REVOC_RAM_1026	reg_define.h	4814;"	d
REG_DPTX_HDCP_REVOC_RAM_1027	reg_define.h	4815;"	d
REG_DPTX_HDCP_REVOC_RAM_1028	reg_define.h	4816;"	d
REG_DPTX_HDCP_REVOC_RAM_1029	reg_define.h	4817;"	d
REG_DPTX_HDCP_REVOC_RAM_103	reg_define.h	3891;"	d
REG_DPTX_HDCP_REVOC_RAM_1030	reg_define.h	4818;"	d
REG_DPTX_HDCP_REVOC_RAM_1031	reg_define.h	4819;"	d
REG_DPTX_HDCP_REVOC_RAM_1032	reg_define.h	4820;"	d
REG_DPTX_HDCP_REVOC_RAM_1033	reg_define.h	4821;"	d
REG_DPTX_HDCP_REVOC_RAM_1034	reg_define.h	4822;"	d
REG_DPTX_HDCP_REVOC_RAM_1035	reg_define.h	4823;"	d
REG_DPTX_HDCP_REVOC_RAM_1036	reg_define.h	4824;"	d
REG_DPTX_HDCP_REVOC_RAM_1037	reg_define.h	4825;"	d
REG_DPTX_HDCP_REVOC_RAM_1038	reg_define.h	4826;"	d
REG_DPTX_HDCP_REVOC_RAM_1039	reg_define.h	4827;"	d
REG_DPTX_HDCP_REVOC_RAM_104	reg_define.h	3892;"	d
REG_DPTX_HDCP_REVOC_RAM_1040	reg_define.h	4828;"	d
REG_DPTX_HDCP_REVOC_RAM_1041	reg_define.h	4829;"	d
REG_DPTX_HDCP_REVOC_RAM_1042	reg_define.h	4830;"	d
REG_DPTX_HDCP_REVOC_RAM_1043	reg_define.h	4831;"	d
REG_DPTX_HDCP_REVOC_RAM_1044	reg_define.h	4832;"	d
REG_DPTX_HDCP_REVOC_RAM_1045	reg_define.h	4833;"	d
REG_DPTX_HDCP_REVOC_RAM_1046	reg_define.h	4834;"	d
REG_DPTX_HDCP_REVOC_RAM_1047	reg_define.h	4835;"	d
REG_DPTX_HDCP_REVOC_RAM_1048	reg_define.h	4836;"	d
REG_DPTX_HDCP_REVOC_RAM_1049	reg_define.h	4837;"	d
REG_DPTX_HDCP_REVOC_RAM_105	reg_define.h	3893;"	d
REG_DPTX_HDCP_REVOC_RAM_1050	reg_define.h	4838;"	d
REG_DPTX_HDCP_REVOC_RAM_1051	reg_define.h	4839;"	d
REG_DPTX_HDCP_REVOC_RAM_1052	reg_define.h	4840;"	d
REG_DPTX_HDCP_REVOC_RAM_1053	reg_define.h	4841;"	d
REG_DPTX_HDCP_REVOC_RAM_1054	reg_define.h	4842;"	d
REG_DPTX_HDCP_REVOC_RAM_1055	reg_define.h	4843;"	d
REG_DPTX_HDCP_REVOC_RAM_1056	reg_define.h	4844;"	d
REG_DPTX_HDCP_REVOC_RAM_1057	reg_define.h	4845;"	d
REG_DPTX_HDCP_REVOC_RAM_1058	reg_define.h	4846;"	d
REG_DPTX_HDCP_REVOC_RAM_1059	reg_define.h	4847;"	d
REG_DPTX_HDCP_REVOC_RAM_106	reg_define.h	3894;"	d
REG_DPTX_HDCP_REVOC_RAM_1060	reg_define.h	4848;"	d
REG_DPTX_HDCP_REVOC_RAM_1061	reg_define.h	4849;"	d
REG_DPTX_HDCP_REVOC_RAM_1062	reg_define.h	4850;"	d
REG_DPTX_HDCP_REVOC_RAM_1063	reg_define.h	4851;"	d
REG_DPTX_HDCP_REVOC_RAM_1064	reg_define.h	4852;"	d
REG_DPTX_HDCP_REVOC_RAM_1065	reg_define.h	4853;"	d
REG_DPTX_HDCP_REVOC_RAM_1066	reg_define.h	4854;"	d
REG_DPTX_HDCP_REVOC_RAM_1067	reg_define.h	4855;"	d
REG_DPTX_HDCP_REVOC_RAM_1068	reg_define.h	4856;"	d
REG_DPTX_HDCP_REVOC_RAM_1069	reg_define.h	4857;"	d
REG_DPTX_HDCP_REVOC_RAM_107	reg_define.h	3895;"	d
REG_DPTX_HDCP_REVOC_RAM_1070	reg_define.h	4858;"	d
REG_DPTX_HDCP_REVOC_RAM_1071	reg_define.h	4859;"	d
REG_DPTX_HDCP_REVOC_RAM_1072	reg_define.h	4860;"	d
REG_DPTX_HDCP_REVOC_RAM_1073	reg_define.h	4861;"	d
REG_DPTX_HDCP_REVOC_RAM_1074	reg_define.h	4862;"	d
REG_DPTX_HDCP_REVOC_RAM_1075	reg_define.h	4863;"	d
REG_DPTX_HDCP_REVOC_RAM_1076	reg_define.h	4864;"	d
REG_DPTX_HDCP_REVOC_RAM_1077	reg_define.h	4865;"	d
REG_DPTX_HDCP_REVOC_RAM_1078	reg_define.h	4866;"	d
REG_DPTX_HDCP_REVOC_RAM_1079	reg_define.h	4867;"	d
REG_DPTX_HDCP_REVOC_RAM_108	reg_define.h	3896;"	d
REG_DPTX_HDCP_REVOC_RAM_1080	reg_define.h	4868;"	d
REG_DPTX_HDCP_REVOC_RAM_1081	reg_define.h	4869;"	d
REG_DPTX_HDCP_REVOC_RAM_1082	reg_define.h	4870;"	d
REG_DPTX_HDCP_REVOC_RAM_1083	reg_define.h	4871;"	d
REG_DPTX_HDCP_REVOC_RAM_1084	reg_define.h	4872;"	d
REG_DPTX_HDCP_REVOC_RAM_1085	reg_define.h	4873;"	d
REG_DPTX_HDCP_REVOC_RAM_1086	reg_define.h	4874;"	d
REG_DPTX_HDCP_REVOC_RAM_1087	reg_define.h	4875;"	d
REG_DPTX_HDCP_REVOC_RAM_1088	reg_define.h	4876;"	d
REG_DPTX_HDCP_REVOC_RAM_1089	reg_define.h	4877;"	d
REG_DPTX_HDCP_REVOC_RAM_109	reg_define.h	3897;"	d
REG_DPTX_HDCP_REVOC_RAM_1090	reg_define.h	4878;"	d
REG_DPTX_HDCP_REVOC_RAM_1091	reg_define.h	4879;"	d
REG_DPTX_HDCP_REVOC_RAM_1092	reg_define.h	4880;"	d
REG_DPTX_HDCP_REVOC_RAM_1093	reg_define.h	4881;"	d
REG_DPTX_HDCP_REVOC_RAM_1094	reg_define.h	4882;"	d
REG_DPTX_HDCP_REVOC_RAM_1095	reg_define.h	4883;"	d
REG_DPTX_HDCP_REVOC_RAM_1096	reg_define.h	4884;"	d
REG_DPTX_HDCP_REVOC_RAM_1097	reg_define.h	4885;"	d
REG_DPTX_HDCP_REVOC_RAM_1098	reg_define.h	4886;"	d
REG_DPTX_HDCP_REVOC_RAM_1099	reg_define.h	4887;"	d
REG_DPTX_HDCP_REVOC_RAM_11	reg_define.h	3799;"	d
REG_DPTX_HDCP_REVOC_RAM_110	reg_define.h	3898;"	d
REG_DPTX_HDCP_REVOC_RAM_1100	reg_define.h	4888;"	d
REG_DPTX_HDCP_REVOC_RAM_1101	reg_define.h	4889;"	d
REG_DPTX_HDCP_REVOC_RAM_1102	reg_define.h	4890;"	d
REG_DPTX_HDCP_REVOC_RAM_1103	reg_define.h	4891;"	d
REG_DPTX_HDCP_REVOC_RAM_1104	reg_define.h	4892;"	d
REG_DPTX_HDCP_REVOC_RAM_1105	reg_define.h	4893;"	d
REG_DPTX_HDCP_REVOC_RAM_1106	reg_define.h	4894;"	d
REG_DPTX_HDCP_REVOC_RAM_1107	reg_define.h	4895;"	d
REG_DPTX_HDCP_REVOC_RAM_1108	reg_define.h	4896;"	d
REG_DPTX_HDCP_REVOC_RAM_1109	reg_define.h	4897;"	d
REG_DPTX_HDCP_REVOC_RAM_111	reg_define.h	3899;"	d
REG_DPTX_HDCP_REVOC_RAM_1110	reg_define.h	4898;"	d
REG_DPTX_HDCP_REVOC_RAM_1111	reg_define.h	4899;"	d
REG_DPTX_HDCP_REVOC_RAM_1112	reg_define.h	4900;"	d
REG_DPTX_HDCP_REVOC_RAM_1113	reg_define.h	4901;"	d
REG_DPTX_HDCP_REVOC_RAM_1114	reg_define.h	4902;"	d
REG_DPTX_HDCP_REVOC_RAM_1115	reg_define.h	4903;"	d
REG_DPTX_HDCP_REVOC_RAM_1116	reg_define.h	4904;"	d
REG_DPTX_HDCP_REVOC_RAM_1117	reg_define.h	4905;"	d
REG_DPTX_HDCP_REVOC_RAM_1118	reg_define.h	4906;"	d
REG_DPTX_HDCP_REVOC_RAM_1119	reg_define.h	4907;"	d
REG_DPTX_HDCP_REVOC_RAM_112	reg_define.h	3900;"	d
REG_DPTX_HDCP_REVOC_RAM_1120	reg_define.h	4908;"	d
REG_DPTX_HDCP_REVOC_RAM_1121	reg_define.h	4909;"	d
REG_DPTX_HDCP_REVOC_RAM_1122	reg_define.h	4910;"	d
REG_DPTX_HDCP_REVOC_RAM_1123	reg_define.h	4911;"	d
REG_DPTX_HDCP_REVOC_RAM_1124	reg_define.h	4912;"	d
REG_DPTX_HDCP_REVOC_RAM_1125	reg_define.h	4913;"	d
REG_DPTX_HDCP_REVOC_RAM_1126	reg_define.h	4914;"	d
REG_DPTX_HDCP_REVOC_RAM_1127	reg_define.h	4915;"	d
REG_DPTX_HDCP_REVOC_RAM_1128	reg_define.h	4916;"	d
REG_DPTX_HDCP_REVOC_RAM_1129	reg_define.h	4917;"	d
REG_DPTX_HDCP_REVOC_RAM_113	reg_define.h	3901;"	d
REG_DPTX_HDCP_REVOC_RAM_1130	reg_define.h	4918;"	d
REG_DPTX_HDCP_REVOC_RAM_1131	reg_define.h	4919;"	d
REG_DPTX_HDCP_REVOC_RAM_1132	reg_define.h	4920;"	d
REG_DPTX_HDCP_REVOC_RAM_1133	reg_define.h	4921;"	d
REG_DPTX_HDCP_REVOC_RAM_1134	reg_define.h	4922;"	d
REG_DPTX_HDCP_REVOC_RAM_1135	reg_define.h	4923;"	d
REG_DPTX_HDCP_REVOC_RAM_1136	reg_define.h	4924;"	d
REG_DPTX_HDCP_REVOC_RAM_1137	reg_define.h	4925;"	d
REG_DPTX_HDCP_REVOC_RAM_1138	reg_define.h	4926;"	d
REG_DPTX_HDCP_REVOC_RAM_1139	reg_define.h	4927;"	d
REG_DPTX_HDCP_REVOC_RAM_114	reg_define.h	3902;"	d
REG_DPTX_HDCP_REVOC_RAM_1140	reg_define.h	4928;"	d
REG_DPTX_HDCP_REVOC_RAM_1141	reg_define.h	4929;"	d
REG_DPTX_HDCP_REVOC_RAM_1142	reg_define.h	4930;"	d
REG_DPTX_HDCP_REVOC_RAM_1143	reg_define.h	4931;"	d
REG_DPTX_HDCP_REVOC_RAM_1144	reg_define.h	4932;"	d
REG_DPTX_HDCP_REVOC_RAM_1145	reg_define.h	4933;"	d
REG_DPTX_HDCP_REVOC_RAM_1146	reg_define.h	4934;"	d
REG_DPTX_HDCP_REVOC_RAM_1147	reg_define.h	4935;"	d
REG_DPTX_HDCP_REVOC_RAM_1148	reg_define.h	4936;"	d
REG_DPTX_HDCP_REVOC_RAM_1149	reg_define.h	4937;"	d
REG_DPTX_HDCP_REVOC_RAM_115	reg_define.h	3903;"	d
REG_DPTX_HDCP_REVOC_RAM_1150	reg_define.h	4938;"	d
REG_DPTX_HDCP_REVOC_RAM_1151	reg_define.h	4939;"	d
REG_DPTX_HDCP_REVOC_RAM_1152	reg_define.h	4940;"	d
REG_DPTX_HDCP_REVOC_RAM_1153	reg_define.h	4941;"	d
REG_DPTX_HDCP_REVOC_RAM_1154	reg_define.h	4942;"	d
REG_DPTX_HDCP_REVOC_RAM_1155	reg_define.h	4943;"	d
REG_DPTX_HDCP_REVOC_RAM_1156	reg_define.h	4944;"	d
REG_DPTX_HDCP_REVOC_RAM_1157	reg_define.h	4945;"	d
REG_DPTX_HDCP_REVOC_RAM_1158	reg_define.h	4946;"	d
REG_DPTX_HDCP_REVOC_RAM_1159	reg_define.h	4947;"	d
REG_DPTX_HDCP_REVOC_RAM_116	reg_define.h	3904;"	d
REG_DPTX_HDCP_REVOC_RAM_1160	reg_define.h	4948;"	d
REG_DPTX_HDCP_REVOC_RAM_1161	reg_define.h	4949;"	d
REG_DPTX_HDCP_REVOC_RAM_1162	reg_define.h	4950;"	d
REG_DPTX_HDCP_REVOC_RAM_1163	reg_define.h	4951;"	d
REG_DPTX_HDCP_REVOC_RAM_1164	reg_define.h	4952;"	d
REG_DPTX_HDCP_REVOC_RAM_1165	reg_define.h	4953;"	d
REG_DPTX_HDCP_REVOC_RAM_1166	reg_define.h	4954;"	d
REG_DPTX_HDCP_REVOC_RAM_1167	reg_define.h	4955;"	d
REG_DPTX_HDCP_REVOC_RAM_1168	reg_define.h	4956;"	d
REG_DPTX_HDCP_REVOC_RAM_1169	reg_define.h	4957;"	d
REG_DPTX_HDCP_REVOC_RAM_117	reg_define.h	3905;"	d
REG_DPTX_HDCP_REVOC_RAM_1170	reg_define.h	4958;"	d
REG_DPTX_HDCP_REVOC_RAM_1171	reg_define.h	4959;"	d
REG_DPTX_HDCP_REVOC_RAM_1172	reg_define.h	4960;"	d
REG_DPTX_HDCP_REVOC_RAM_1173	reg_define.h	4961;"	d
REG_DPTX_HDCP_REVOC_RAM_1174	reg_define.h	4962;"	d
REG_DPTX_HDCP_REVOC_RAM_1175	reg_define.h	4963;"	d
REG_DPTX_HDCP_REVOC_RAM_1176	reg_define.h	4964;"	d
REG_DPTX_HDCP_REVOC_RAM_1177	reg_define.h	4965;"	d
REG_DPTX_HDCP_REVOC_RAM_1178	reg_define.h	4966;"	d
REG_DPTX_HDCP_REVOC_RAM_1179	reg_define.h	4967;"	d
REG_DPTX_HDCP_REVOC_RAM_118	reg_define.h	3906;"	d
REG_DPTX_HDCP_REVOC_RAM_1180	reg_define.h	4968;"	d
REG_DPTX_HDCP_REVOC_RAM_1181	reg_define.h	4969;"	d
REG_DPTX_HDCP_REVOC_RAM_1182	reg_define.h	4970;"	d
REG_DPTX_HDCP_REVOC_RAM_1183	reg_define.h	4971;"	d
REG_DPTX_HDCP_REVOC_RAM_1184	reg_define.h	4972;"	d
REG_DPTX_HDCP_REVOC_RAM_1185	reg_define.h	4973;"	d
REG_DPTX_HDCP_REVOC_RAM_1186	reg_define.h	4974;"	d
REG_DPTX_HDCP_REVOC_RAM_1187	reg_define.h	4975;"	d
REG_DPTX_HDCP_REVOC_RAM_1188	reg_define.h	4976;"	d
REG_DPTX_HDCP_REVOC_RAM_1189	reg_define.h	4977;"	d
REG_DPTX_HDCP_REVOC_RAM_119	reg_define.h	3907;"	d
REG_DPTX_HDCP_REVOC_RAM_1190	reg_define.h	4978;"	d
REG_DPTX_HDCP_REVOC_RAM_1191	reg_define.h	4979;"	d
REG_DPTX_HDCP_REVOC_RAM_1192	reg_define.h	4980;"	d
REG_DPTX_HDCP_REVOC_RAM_1193	reg_define.h	4981;"	d
REG_DPTX_HDCP_REVOC_RAM_1194	reg_define.h	4982;"	d
REG_DPTX_HDCP_REVOC_RAM_1195	reg_define.h	4983;"	d
REG_DPTX_HDCP_REVOC_RAM_1196	reg_define.h	4984;"	d
REG_DPTX_HDCP_REVOC_RAM_1197	reg_define.h	4985;"	d
REG_DPTX_HDCP_REVOC_RAM_1198	reg_define.h	4986;"	d
REG_DPTX_HDCP_REVOC_RAM_1199	reg_define.h	4987;"	d
REG_DPTX_HDCP_REVOC_RAM_12	reg_define.h	3800;"	d
REG_DPTX_HDCP_REVOC_RAM_120	reg_define.h	3908;"	d
REG_DPTX_HDCP_REVOC_RAM_1200	reg_define.h	4988;"	d
REG_DPTX_HDCP_REVOC_RAM_1201	reg_define.h	4989;"	d
REG_DPTX_HDCP_REVOC_RAM_1202	reg_define.h	4990;"	d
REG_DPTX_HDCP_REVOC_RAM_1203	reg_define.h	4991;"	d
REG_DPTX_HDCP_REVOC_RAM_1204	reg_define.h	4992;"	d
REG_DPTX_HDCP_REVOC_RAM_1205	reg_define.h	4993;"	d
REG_DPTX_HDCP_REVOC_RAM_1206	reg_define.h	4994;"	d
REG_DPTX_HDCP_REVOC_RAM_1207	reg_define.h	4995;"	d
REG_DPTX_HDCP_REVOC_RAM_1208	reg_define.h	4996;"	d
REG_DPTX_HDCP_REVOC_RAM_1209	reg_define.h	4997;"	d
REG_DPTX_HDCP_REVOC_RAM_121	reg_define.h	3909;"	d
REG_DPTX_HDCP_REVOC_RAM_1210	reg_define.h	4998;"	d
REG_DPTX_HDCP_REVOC_RAM_1211	reg_define.h	4999;"	d
REG_DPTX_HDCP_REVOC_RAM_1212	reg_define.h	5000;"	d
REG_DPTX_HDCP_REVOC_RAM_1213	reg_define.h	5001;"	d
REG_DPTX_HDCP_REVOC_RAM_1214	reg_define.h	5002;"	d
REG_DPTX_HDCP_REVOC_RAM_1215	reg_define.h	5003;"	d
REG_DPTX_HDCP_REVOC_RAM_1216	reg_define.h	5004;"	d
REG_DPTX_HDCP_REVOC_RAM_1217	reg_define.h	5005;"	d
REG_DPTX_HDCP_REVOC_RAM_1218	reg_define.h	5006;"	d
REG_DPTX_HDCP_REVOC_RAM_1219	reg_define.h	5007;"	d
REG_DPTX_HDCP_REVOC_RAM_122	reg_define.h	3910;"	d
REG_DPTX_HDCP_REVOC_RAM_1220	reg_define.h	5008;"	d
REG_DPTX_HDCP_REVOC_RAM_1221	reg_define.h	5009;"	d
REG_DPTX_HDCP_REVOC_RAM_1222	reg_define.h	5010;"	d
REG_DPTX_HDCP_REVOC_RAM_1223	reg_define.h	5011;"	d
REG_DPTX_HDCP_REVOC_RAM_1224	reg_define.h	5012;"	d
REG_DPTX_HDCP_REVOC_RAM_1225	reg_define.h	5013;"	d
REG_DPTX_HDCP_REVOC_RAM_1226	reg_define.h	5014;"	d
REG_DPTX_HDCP_REVOC_RAM_1227	reg_define.h	5015;"	d
REG_DPTX_HDCP_REVOC_RAM_1228	reg_define.h	5016;"	d
REG_DPTX_HDCP_REVOC_RAM_1229	reg_define.h	5017;"	d
REG_DPTX_HDCP_REVOC_RAM_123	reg_define.h	3911;"	d
REG_DPTX_HDCP_REVOC_RAM_1230	reg_define.h	5018;"	d
REG_DPTX_HDCP_REVOC_RAM_1231	reg_define.h	5019;"	d
REG_DPTX_HDCP_REVOC_RAM_1232	reg_define.h	5020;"	d
REG_DPTX_HDCP_REVOC_RAM_1233	reg_define.h	5021;"	d
REG_DPTX_HDCP_REVOC_RAM_1234	reg_define.h	5022;"	d
REG_DPTX_HDCP_REVOC_RAM_1235	reg_define.h	5023;"	d
REG_DPTX_HDCP_REVOC_RAM_1236	reg_define.h	5024;"	d
REG_DPTX_HDCP_REVOC_RAM_1237	reg_define.h	5025;"	d
REG_DPTX_HDCP_REVOC_RAM_1238	reg_define.h	5026;"	d
REG_DPTX_HDCP_REVOC_RAM_1239	reg_define.h	5027;"	d
REG_DPTX_HDCP_REVOC_RAM_124	reg_define.h	3912;"	d
REG_DPTX_HDCP_REVOC_RAM_1240	reg_define.h	5028;"	d
REG_DPTX_HDCP_REVOC_RAM_1241	reg_define.h	5029;"	d
REG_DPTX_HDCP_REVOC_RAM_1242	reg_define.h	5030;"	d
REG_DPTX_HDCP_REVOC_RAM_1243	reg_define.h	5031;"	d
REG_DPTX_HDCP_REVOC_RAM_1244	reg_define.h	5032;"	d
REG_DPTX_HDCP_REVOC_RAM_1245	reg_define.h	5033;"	d
REG_DPTX_HDCP_REVOC_RAM_1246	reg_define.h	5034;"	d
REG_DPTX_HDCP_REVOC_RAM_1247	reg_define.h	5035;"	d
REG_DPTX_HDCP_REVOC_RAM_1248	reg_define.h	5036;"	d
REG_DPTX_HDCP_REVOC_RAM_1249	reg_define.h	5037;"	d
REG_DPTX_HDCP_REVOC_RAM_125	reg_define.h	3913;"	d
REG_DPTX_HDCP_REVOC_RAM_1250	reg_define.h	5038;"	d
REG_DPTX_HDCP_REVOC_RAM_1251	reg_define.h	5039;"	d
REG_DPTX_HDCP_REVOC_RAM_1252	reg_define.h	5040;"	d
REG_DPTX_HDCP_REVOC_RAM_1253	reg_define.h	5041;"	d
REG_DPTX_HDCP_REVOC_RAM_1254	reg_define.h	5042;"	d
REG_DPTX_HDCP_REVOC_RAM_1255	reg_define.h	5043;"	d
REG_DPTX_HDCP_REVOC_RAM_1256	reg_define.h	5044;"	d
REG_DPTX_HDCP_REVOC_RAM_1257	reg_define.h	5045;"	d
REG_DPTX_HDCP_REVOC_RAM_1258	reg_define.h	5046;"	d
REG_DPTX_HDCP_REVOC_RAM_1259	reg_define.h	5047;"	d
REG_DPTX_HDCP_REVOC_RAM_126	reg_define.h	3914;"	d
REG_DPTX_HDCP_REVOC_RAM_1260	reg_define.h	5048;"	d
REG_DPTX_HDCP_REVOC_RAM_1261	reg_define.h	5049;"	d
REG_DPTX_HDCP_REVOC_RAM_1262	reg_define.h	5050;"	d
REG_DPTX_HDCP_REVOC_RAM_1263	reg_define.h	5051;"	d
REG_DPTX_HDCP_REVOC_RAM_1264	reg_define.h	5052;"	d
REG_DPTX_HDCP_REVOC_RAM_1265	reg_define.h	5053;"	d
REG_DPTX_HDCP_REVOC_RAM_1266	reg_define.h	5054;"	d
REG_DPTX_HDCP_REVOC_RAM_1267	reg_define.h	5055;"	d
REG_DPTX_HDCP_REVOC_RAM_1268	reg_define.h	5056;"	d
REG_DPTX_HDCP_REVOC_RAM_1269	reg_define.h	5057;"	d
REG_DPTX_HDCP_REVOC_RAM_127	reg_define.h	3915;"	d
REG_DPTX_HDCP_REVOC_RAM_1270	reg_define.h	5058;"	d
REG_DPTX_HDCP_REVOC_RAM_1271	reg_define.h	5059;"	d
REG_DPTX_HDCP_REVOC_RAM_1272	reg_define.h	5060;"	d
REG_DPTX_HDCP_REVOC_RAM_1273	reg_define.h	5061;"	d
REG_DPTX_HDCP_REVOC_RAM_1274	reg_define.h	5062;"	d
REG_DPTX_HDCP_REVOC_RAM_1275	reg_define.h	5063;"	d
REG_DPTX_HDCP_REVOC_RAM_1276	reg_define.h	5064;"	d
REG_DPTX_HDCP_REVOC_RAM_1277	reg_define.h	5065;"	d
REG_DPTX_HDCP_REVOC_RAM_1278	reg_define.h	5066;"	d
REG_DPTX_HDCP_REVOC_RAM_1279	reg_define.h	5067;"	d
REG_DPTX_HDCP_REVOC_RAM_128	reg_define.h	3916;"	d
REG_DPTX_HDCP_REVOC_RAM_1280	reg_define.h	5068;"	d
REG_DPTX_HDCP_REVOC_RAM_1281	reg_define.h	5069;"	d
REG_DPTX_HDCP_REVOC_RAM_1282	reg_define.h	5070;"	d
REG_DPTX_HDCP_REVOC_RAM_1283	reg_define.h	5071;"	d
REG_DPTX_HDCP_REVOC_RAM_1284	reg_define.h	5072;"	d
REG_DPTX_HDCP_REVOC_RAM_1285	reg_define.h	5073;"	d
REG_DPTX_HDCP_REVOC_RAM_1286	reg_define.h	5074;"	d
REG_DPTX_HDCP_REVOC_RAM_1287	reg_define.h	5075;"	d
REG_DPTX_HDCP_REVOC_RAM_1288	reg_define.h	5076;"	d
REG_DPTX_HDCP_REVOC_RAM_1289	reg_define.h	5077;"	d
REG_DPTX_HDCP_REVOC_RAM_129	reg_define.h	3917;"	d
REG_DPTX_HDCP_REVOC_RAM_1290	reg_define.h	5078;"	d
REG_DPTX_HDCP_REVOC_RAM_1291	reg_define.h	5079;"	d
REG_DPTX_HDCP_REVOC_RAM_1292	reg_define.h	5080;"	d
REG_DPTX_HDCP_REVOC_RAM_1293	reg_define.h	5081;"	d
REG_DPTX_HDCP_REVOC_RAM_1294	reg_define.h	5082;"	d
REG_DPTX_HDCP_REVOC_RAM_1295	reg_define.h	5083;"	d
REG_DPTX_HDCP_REVOC_RAM_1296	reg_define.h	5084;"	d
REG_DPTX_HDCP_REVOC_RAM_1297	reg_define.h	5085;"	d
REG_DPTX_HDCP_REVOC_RAM_1298	reg_define.h	5086;"	d
REG_DPTX_HDCP_REVOC_RAM_1299	reg_define.h	5087;"	d
REG_DPTX_HDCP_REVOC_RAM_13	reg_define.h	3801;"	d
REG_DPTX_HDCP_REVOC_RAM_130	reg_define.h	3918;"	d
REG_DPTX_HDCP_REVOC_RAM_1300	reg_define.h	5088;"	d
REG_DPTX_HDCP_REVOC_RAM_1301	reg_define.h	5089;"	d
REG_DPTX_HDCP_REVOC_RAM_1302	reg_define.h	5090;"	d
REG_DPTX_HDCP_REVOC_RAM_1303	reg_define.h	5091;"	d
REG_DPTX_HDCP_REVOC_RAM_1304	reg_define.h	5092;"	d
REG_DPTX_HDCP_REVOC_RAM_1305	reg_define.h	5093;"	d
REG_DPTX_HDCP_REVOC_RAM_1306	reg_define.h	5094;"	d
REG_DPTX_HDCP_REVOC_RAM_1307	reg_define.h	5095;"	d
REG_DPTX_HDCP_REVOC_RAM_1308	reg_define.h	5096;"	d
REG_DPTX_HDCP_REVOC_RAM_1309	reg_define.h	5097;"	d
REG_DPTX_HDCP_REVOC_RAM_131	reg_define.h	3919;"	d
REG_DPTX_HDCP_REVOC_RAM_1310	reg_define.h	5098;"	d
REG_DPTX_HDCP_REVOC_RAM_1311	reg_define.h	5099;"	d
REG_DPTX_HDCP_REVOC_RAM_1312	reg_define.h	5100;"	d
REG_DPTX_HDCP_REVOC_RAM_1313	reg_define.h	5101;"	d
REG_DPTX_HDCP_REVOC_RAM_1314	reg_define.h	5102;"	d
REG_DPTX_HDCP_REVOC_RAM_1315	reg_define.h	5103;"	d
REG_DPTX_HDCP_REVOC_RAM_1316	reg_define.h	5104;"	d
REG_DPTX_HDCP_REVOC_RAM_1317	reg_define.h	5105;"	d
REG_DPTX_HDCP_REVOC_RAM_1318	reg_define.h	5106;"	d
REG_DPTX_HDCP_REVOC_RAM_1319	reg_define.h	5107;"	d
REG_DPTX_HDCP_REVOC_RAM_132	reg_define.h	3920;"	d
REG_DPTX_HDCP_REVOC_RAM_1320	reg_define.h	5108;"	d
REG_DPTX_HDCP_REVOC_RAM_1321	reg_define.h	5109;"	d
REG_DPTX_HDCP_REVOC_RAM_1322	reg_define.h	5110;"	d
REG_DPTX_HDCP_REVOC_RAM_1323	reg_define.h	5111;"	d
REG_DPTX_HDCP_REVOC_RAM_1324	reg_define.h	5112;"	d
REG_DPTX_HDCP_REVOC_RAM_1325	reg_define.h	5113;"	d
REG_DPTX_HDCP_REVOC_RAM_1326	reg_define.h	5114;"	d
REG_DPTX_HDCP_REVOC_RAM_1327	reg_define.h	5115;"	d
REG_DPTX_HDCP_REVOC_RAM_1328	reg_define.h	5116;"	d
REG_DPTX_HDCP_REVOC_RAM_1329	reg_define.h	5117;"	d
REG_DPTX_HDCP_REVOC_RAM_133	reg_define.h	3921;"	d
REG_DPTX_HDCP_REVOC_RAM_1330	reg_define.h	5118;"	d
REG_DPTX_HDCP_REVOC_RAM_1331	reg_define.h	5119;"	d
REG_DPTX_HDCP_REVOC_RAM_1332	reg_define.h	5120;"	d
REG_DPTX_HDCP_REVOC_RAM_1333	reg_define.h	5121;"	d
REG_DPTX_HDCP_REVOC_RAM_1334	reg_define.h	5122;"	d
REG_DPTX_HDCP_REVOC_RAM_1335	reg_define.h	5123;"	d
REG_DPTX_HDCP_REVOC_RAM_1336	reg_define.h	5124;"	d
REG_DPTX_HDCP_REVOC_RAM_1337	reg_define.h	5125;"	d
REG_DPTX_HDCP_REVOC_RAM_1338	reg_define.h	5126;"	d
REG_DPTX_HDCP_REVOC_RAM_1339	reg_define.h	5127;"	d
REG_DPTX_HDCP_REVOC_RAM_134	reg_define.h	3922;"	d
REG_DPTX_HDCP_REVOC_RAM_1340	reg_define.h	5128;"	d
REG_DPTX_HDCP_REVOC_RAM_1341	reg_define.h	5129;"	d
REG_DPTX_HDCP_REVOC_RAM_1342	reg_define.h	5130;"	d
REG_DPTX_HDCP_REVOC_RAM_1343	reg_define.h	5131;"	d
REG_DPTX_HDCP_REVOC_RAM_1344	reg_define.h	5132;"	d
REG_DPTX_HDCP_REVOC_RAM_1345	reg_define.h	5133;"	d
REG_DPTX_HDCP_REVOC_RAM_1346	reg_define.h	5134;"	d
REG_DPTX_HDCP_REVOC_RAM_1347	reg_define.h	5135;"	d
REG_DPTX_HDCP_REVOC_RAM_1348	reg_define.h	5136;"	d
REG_DPTX_HDCP_REVOC_RAM_1349	reg_define.h	5137;"	d
REG_DPTX_HDCP_REVOC_RAM_135	reg_define.h	3923;"	d
REG_DPTX_HDCP_REVOC_RAM_1350	reg_define.h	5138;"	d
REG_DPTX_HDCP_REVOC_RAM_1351	reg_define.h	5139;"	d
REG_DPTX_HDCP_REVOC_RAM_1352	reg_define.h	5140;"	d
REG_DPTX_HDCP_REVOC_RAM_1353	reg_define.h	5141;"	d
REG_DPTX_HDCP_REVOC_RAM_1354	reg_define.h	5142;"	d
REG_DPTX_HDCP_REVOC_RAM_1355	reg_define.h	5143;"	d
REG_DPTX_HDCP_REVOC_RAM_1356	reg_define.h	5144;"	d
REG_DPTX_HDCP_REVOC_RAM_1357	reg_define.h	5145;"	d
REG_DPTX_HDCP_REVOC_RAM_1358	reg_define.h	5146;"	d
REG_DPTX_HDCP_REVOC_RAM_1359	reg_define.h	5147;"	d
REG_DPTX_HDCP_REVOC_RAM_136	reg_define.h	3924;"	d
REG_DPTX_HDCP_REVOC_RAM_1360	reg_define.h	5148;"	d
REG_DPTX_HDCP_REVOC_RAM_1361	reg_define.h	5149;"	d
REG_DPTX_HDCP_REVOC_RAM_1362	reg_define.h	5150;"	d
REG_DPTX_HDCP_REVOC_RAM_1363	reg_define.h	5151;"	d
REG_DPTX_HDCP_REVOC_RAM_1364	reg_define.h	5152;"	d
REG_DPTX_HDCP_REVOC_RAM_1365	reg_define.h	5153;"	d
REG_DPTX_HDCP_REVOC_RAM_1366	reg_define.h	5154;"	d
REG_DPTX_HDCP_REVOC_RAM_1367	reg_define.h	5155;"	d
REG_DPTX_HDCP_REVOC_RAM_1368	reg_define.h	5156;"	d
REG_DPTX_HDCP_REVOC_RAM_1369	reg_define.h	5157;"	d
REG_DPTX_HDCP_REVOC_RAM_137	reg_define.h	3925;"	d
REG_DPTX_HDCP_REVOC_RAM_1370	reg_define.h	5158;"	d
REG_DPTX_HDCP_REVOC_RAM_1371	reg_define.h	5159;"	d
REG_DPTX_HDCP_REVOC_RAM_1372	reg_define.h	5160;"	d
REG_DPTX_HDCP_REVOC_RAM_1373	reg_define.h	5161;"	d
REG_DPTX_HDCP_REVOC_RAM_1374	reg_define.h	5162;"	d
REG_DPTX_HDCP_REVOC_RAM_1375	reg_define.h	5163;"	d
REG_DPTX_HDCP_REVOC_RAM_1376	reg_define.h	5164;"	d
REG_DPTX_HDCP_REVOC_RAM_1377	reg_define.h	5165;"	d
REG_DPTX_HDCP_REVOC_RAM_1378	reg_define.h	5166;"	d
REG_DPTX_HDCP_REVOC_RAM_1379	reg_define.h	5167;"	d
REG_DPTX_HDCP_REVOC_RAM_138	reg_define.h	3926;"	d
REG_DPTX_HDCP_REVOC_RAM_1380	reg_define.h	5168;"	d
REG_DPTX_HDCP_REVOC_RAM_1381	reg_define.h	5169;"	d
REG_DPTX_HDCP_REVOC_RAM_1382	reg_define.h	5170;"	d
REG_DPTX_HDCP_REVOC_RAM_1383	reg_define.h	5171;"	d
REG_DPTX_HDCP_REVOC_RAM_1384	reg_define.h	5172;"	d
REG_DPTX_HDCP_REVOC_RAM_1385	reg_define.h	5173;"	d
REG_DPTX_HDCP_REVOC_RAM_1386	reg_define.h	5174;"	d
REG_DPTX_HDCP_REVOC_RAM_1387	reg_define.h	5175;"	d
REG_DPTX_HDCP_REVOC_RAM_1388	reg_define.h	5176;"	d
REG_DPTX_HDCP_REVOC_RAM_1389	reg_define.h	5177;"	d
REG_DPTX_HDCP_REVOC_RAM_139	reg_define.h	3927;"	d
REG_DPTX_HDCP_REVOC_RAM_1390	reg_define.h	5178;"	d
REG_DPTX_HDCP_REVOC_RAM_1391	reg_define.h	5179;"	d
REG_DPTX_HDCP_REVOC_RAM_1392	reg_define.h	5180;"	d
REG_DPTX_HDCP_REVOC_RAM_1393	reg_define.h	5181;"	d
REG_DPTX_HDCP_REVOC_RAM_1394	reg_define.h	5182;"	d
REG_DPTX_HDCP_REVOC_RAM_1395	reg_define.h	5183;"	d
REG_DPTX_HDCP_REVOC_RAM_1396	reg_define.h	5184;"	d
REG_DPTX_HDCP_REVOC_RAM_1397	reg_define.h	5185;"	d
REG_DPTX_HDCP_REVOC_RAM_1398	reg_define.h	5186;"	d
REG_DPTX_HDCP_REVOC_RAM_1399	reg_define.h	5187;"	d
REG_DPTX_HDCP_REVOC_RAM_14	reg_define.h	3802;"	d
REG_DPTX_HDCP_REVOC_RAM_140	reg_define.h	3928;"	d
REG_DPTX_HDCP_REVOC_RAM_1400	reg_define.h	5188;"	d
REG_DPTX_HDCP_REVOC_RAM_1401	reg_define.h	5189;"	d
REG_DPTX_HDCP_REVOC_RAM_1402	reg_define.h	5190;"	d
REG_DPTX_HDCP_REVOC_RAM_1403	reg_define.h	5191;"	d
REG_DPTX_HDCP_REVOC_RAM_1404	reg_define.h	5192;"	d
REG_DPTX_HDCP_REVOC_RAM_1405	reg_define.h	5193;"	d
REG_DPTX_HDCP_REVOC_RAM_1406	reg_define.h	5194;"	d
REG_DPTX_HDCP_REVOC_RAM_1407	reg_define.h	5195;"	d
REG_DPTX_HDCP_REVOC_RAM_1408	reg_define.h	5196;"	d
REG_DPTX_HDCP_REVOC_RAM_1409	reg_define.h	5197;"	d
REG_DPTX_HDCP_REVOC_RAM_141	reg_define.h	3929;"	d
REG_DPTX_HDCP_REVOC_RAM_1410	reg_define.h	5198;"	d
REG_DPTX_HDCP_REVOC_RAM_1411	reg_define.h	5199;"	d
REG_DPTX_HDCP_REVOC_RAM_1412	reg_define.h	5200;"	d
REG_DPTX_HDCP_REVOC_RAM_1413	reg_define.h	5201;"	d
REG_DPTX_HDCP_REVOC_RAM_1414	reg_define.h	5202;"	d
REG_DPTX_HDCP_REVOC_RAM_1415	reg_define.h	5203;"	d
REG_DPTX_HDCP_REVOC_RAM_1416	reg_define.h	5204;"	d
REG_DPTX_HDCP_REVOC_RAM_1417	reg_define.h	5205;"	d
REG_DPTX_HDCP_REVOC_RAM_1418	reg_define.h	5206;"	d
REG_DPTX_HDCP_REVOC_RAM_1419	reg_define.h	5207;"	d
REG_DPTX_HDCP_REVOC_RAM_142	reg_define.h	3930;"	d
REG_DPTX_HDCP_REVOC_RAM_1420	reg_define.h	5208;"	d
REG_DPTX_HDCP_REVOC_RAM_1421	reg_define.h	5209;"	d
REG_DPTX_HDCP_REVOC_RAM_1422	reg_define.h	5210;"	d
REG_DPTX_HDCP_REVOC_RAM_1423	reg_define.h	5211;"	d
REG_DPTX_HDCP_REVOC_RAM_1424	reg_define.h	5212;"	d
REG_DPTX_HDCP_REVOC_RAM_1425	reg_define.h	5213;"	d
REG_DPTX_HDCP_REVOC_RAM_1426	reg_define.h	5214;"	d
REG_DPTX_HDCP_REVOC_RAM_1427	reg_define.h	5215;"	d
REG_DPTX_HDCP_REVOC_RAM_1428	reg_define.h	5216;"	d
REG_DPTX_HDCP_REVOC_RAM_1429	reg_define.h	5217;"	d
REG_DPTX_HDCP_REVOC_RAM_143	reg_define.h	3931;"	d
REG_DPTX_HDCP_REVOC_RAM_1430	reg_define.h	5218;"	d
REG_DPTX_HDCP_REVOC_RAM_1431	reg_define.h	5219;"	d
REG_DPTX_HDCP_REVOC_RAM_144	reg_define.h	3932;"	d
REG_DPTX_HDCP_REVOC_RAM_145	reg_define.h	3933;"	d
REG_DPTX_HDCP_REVOC_RAM_146	reg_define.h	3934;"	d
REG_DPTX_HDCP_REVOC_RAM_147	reg_define.h	3935;"	d
REG_DPTX_HDCP_REVOC_RAM_148	reg_define.h	3936;"	d
REG_DPTX_HDCP_REVOC_RAM_149	reg_define.h	3937;"	d
REG_DPTX_HDCP_REVOC_RAM_15	reg_define.h	3803;"	d
REG_DPTX_HDCP_REVOC_RAM_150	reg_define.h	3938;"	d
REG_DPTX_HDCP_REVOC_RAM_151	reg_define.h	3939;"	d
REG_DPTX_HDCP_REVOC_RAM_152	reg_define.h	3940;"	d
REG_DPTX_HDCP_REVOC_RAM_153	reg_define.h	3941;"	d
REG_DPTX_HDCP_REVOC_RAM_154	reg_define.h	3942;"	d
REG_DPTX_HDCP_REVOC_RAM_155	reg_define.h	3943;"	d
REG_DPTX_HDCP_REVOC_RAM_156	reg_define.h	3944;"	d
REG_DPTX_HDCP_REVOC_RAM_157	reg_define.h	3945;"	d
REG_DPTX_HDCP_REVOC_RAM_158	reg_define.h	3946;"	d
REG_DPTX_HDCP_REVOC_RAM_159	reg_define.h	3947;"	d
REG_DPTX_HDCP_REVOC_RAM_16	reg_define.h	3804;"	d
REG_DPTX_HDCP_REVOC_RAM_160	reg_define.h	3948;"	d
REG_DPTX_HDCP_REVOC_RAM_161	reg_define.h	3949;"	d
REG_DPTX_HDCP_REVOC_RAM_162	reg_define.h	3950;"	d
REG_DPTX_HDCP_REVOC_RAM_163	reg_define.h	3951;"	d
REG_DPTX_HDCP_REVOC_RAM_164	reg_define.h	3952;"	d
REG_DPTX_HDCP_REVOC_RAM_165	reg_define.h	3953;"	d
REG_DPTX_HDCP_REVOC_RAM_166	reg_define.h	3954;"	d
REG_DPTX_HDCP_REVOC_RAM_167	reg_define.h	3955;"	d
REG_DPTX_HDCP_REVOC_RAM_168	reg_define.h	3956;"	d
REG_DPTX_HDCP_REVOC_RAM_169	reg_define.h	3957;"	d
REG_DPTX_HDCP_REVOC_RAM_17	reg_define.h	3805;"	d
REG_DPTX_HDCP_REVOC_RAM_170	reg_define.h	3958;"	d
REG_DPTX_HDCP_REVOC_RAM_171	reg_define.h	3959;"	d
REG_DPTX_HDCP_REVOC_RAM_172	reg_define.h	3960;"	d
REG_DPTX_HDCP_REVOC_RAM_173	reg_define.h	3961;"	d
REG_DPTX_HDCP_REVOC_RAM_174	reg_define.h	3962;"	d
REG_DPTX_HDCP_REVOC_RAM_175	reg_define.h	3963;"	d
REG_DPTX_HDCP_REVOC_RAM_176	reg_define.h	3964;"	d
REG_DPTX_HDCP_REVOC_RAM_177	reg_define.h	3965;"	d
REG_DPTX_HDCP_REVOC_RAM_178	reg_define.h	3966;"	d
REG_DPTX_HDCP_REVOC_RAM_179	reg_define.h	3967;"	d
REG_DPTX_HDCP_REVOC_RAM_18	reg_define.h	3806;"	d
REG_DPTX_HDCP_REVOC_RAM_180	reg_define.h	3968;"	d
REG_DPTX_HDCP_REVOC_RAM_181	reg_define.h	3969;"	d
REG_DPTX_HDCP_REVOC_RAM_182	reg_define.h	3970;"	d
REG_DPTX_HDCP_REVOC_RAM_183	reg_define.h	3971;"	d
REG_DPTX_HDCP_REVOC_RAM_184	reg_define.h	3972;"	d
REG_DPTX_HDCP_REVOC_RAM_185	reg_define.h	3973;"	d
REG_DPTX_HDCP_REVOC_RAM_186	reg_define.h	3974;"	d
REG_DPTX_HDCP_REVOC_RAM_187	reg_define.h	3975;"	d
REG_DPTX_HDCP_REVOC_RAM_188	reg_define.h	3976;"	d
REG_DPTX_HDCP_REVOC_RAM_189	reg_define.h	3977;"	d
REG_DPTX_HDCP_REVOC_RAM_19	reg_define.h	3807;"	d
REG_DPTX_HDCP_REVOC_RAM_190	reg_define.h	3978;"	d
REG_DPTX_HDCP_REVOC_RAM_191	reg_define.h	3979;"	d
REG_DPTX_HDCP_REVOC_RAM_192	reg_define.h	3980;"	d
REG_DPTX_HDCP_REVOC_RAM_193	reg_define.h	3981;"	d
REG_DPTX_HDCP_REVOC_RAM_194	reg_define.h	3982;"	d
REG_DPTX_HDCP_REVOC_RAM_195	reg_define.h	3983;"	d
REG_DPTX_HDCP_REVOC_RAM_196	reg_define.h	3984;"	d
REG_DPTX_HDCP_REVOC_RAM_197	reg_define.h	3985;"	d
REG_DPTX_HDCP_REVOC_RAM_198	reg_define.h	3986;"	d
REG_DPTX_HDCP_REVOC_RAM_199	reg_define.h	3987;"	d
REG_DPTX_HDCP_REVOC_RAM_2	reg_define.h	3790;"	d
REG_DPTX_HDCP_REVOC_RAM_20	reg_define.h	3808;"	d
REG_DPTX_HDCP_REVOC_RAM_200	reg_define.h	3988;"	d
REG_DPTX_HDCP_REVOC_RAM_201	reg_define.h	3989;"	d
REG_DPTX_HDCP_REVOC_RAM_202	reg_define.h	3990;"	d
REG_DPTX_HDCP_REVOC_RAM_203	reg_define.h	3991;"	d
REG_DPTX_HDCP_REVOC_RAM_204	reg_define.h	3992;"	d
REG_DPTX_HDCP_REVOC_RAM_205	reg_define.h	3993;"	d
REG_DPTX_HDCP_REVOC_RAM_206	reg_define.h	3994;"	d
REG_DPTX_HDCP_REVOC_RAM_207	reg_define.h	3995;"	d
REG_DPTX_HDCP_REVOC_RAM_208	reg_define.h	3996;"	d
REG_DPTX_HDCP_REVOC_RAM_209	reg_define.h	3997;"	d
REG_DPTX_HDCP_REVOC_RAM_21	reg_define.h	3809;"	d
REG_DPTX_HDCP_REVOC_RAM_210	reg_define.h	3998;"	d
REG_DPTX_HDCP_REVOC_RAM_211	reg_define.h	3999;"	d
REG_DPTX_HDCP_REVOC_RAM_212	reg_define.h	4000;"	d
REG_DPTX_HDCP_REVOC_RAM_213	reg_define.h	4001;"	d
REG_DPTX_HDCP_REVOC_RAM_214	reg_define.h	4002;"	d
REG_DPTX_HDCP_REVOC_RAM_215	reg_define.h	4003;"	d
REG_DPTX_HDCP_REVOC_RAM_216	reg_define.h	4004;"	d
REG_DPTX_HDCP_REVOC_RAM_217	reg_define.h	4005;"	d
REG_DPTX_HDCP_REVOC_RAM_218	reg_define.h	4006;"	d
REG_DPTX_HDCP_REVOC_RAM_219	reg_define.h	4007;"	d
REG_DPTX_HDCP_REVOC_RAM_22	reg_define.h	3810;"	d
REG_DPTX_HDCP_REVOC_RAM_220	reg_define.h	4008;"	d
REG_DPTX_HDCP_REVOC_RAM_221	reg_define.h	4009;"	d
REG_DPTX_HDCP_REVOC_RAM_222	reg_define.h	4010;"	d
REG_DPTX_HDCP_REVOC_RAM_223	reg_define.h	4011;"	d
REG_DPTX_HDCP_REVOC_RAM_224	reg_define.h	4012;"	d
REG_DPTX_HDCP_REVOC_RAM_225	reg_define.h	4013;"	d
REG_DPTX_HDCP_REVOC_RAM_226	reg_define.h	4014;"	d
REG_DPTX_HDCP_REVOC_RAM_227	reg_define.h	4015;"	d
REG_DPTX_HDCP_REVOC_RAM_228	reg_define.h	4016;"	d
REG_DPTX_HDCP_REVOC_RAM_229	reg_define.h	4017;"	d
REG_DPTX_HDCP_REVOC_RAM_23	reg_define.h	3811;"	d
REG_DPTX_HDCP_REVOC_RAM_230	reg_define.h	4018;"	d
REG_DPTX_HDCP_REVOC_RAM_231	reg_define.h	4019;"	d
REG_DPTX_HDCP_REVOC_RAM_232	reg_define.h	4020;"	d
REG_DPTX_HDCP_REVOC_RAM_233	reg_define.h	4021;"	d
REG_DPTX_HDCP_REVOC_RAM_234	reg_define.h	4022;"	d
REG_DPTX_HDCP_REVOC_RAM_235	reg_define.h	4023;"	d
REG_DPTX_HDCP_REVOC_RAM_236	reg_define.h	4024;"	d
REG_DPTX_HDCP_REVOC_RAM_237	reg_define.h	4025;"	d
REG_DPTX_HDCP_REVOC_RAM_238	reg_define.h	4026;"	d
REG_DPTX_HDCP_REVOC_RAM_239	reg_define.h	4027;"	d
REG_DPTX_HDCP_REVOC_RAM_24	reg_define.h	3812;"	d
REG_DPTX_HDCP_REVOC_RAM_240	reg_define.h	4028;"	d
REG_DPTX_HDCP_REVOC_RAM_241	reg_define.h	4029;"	d
REG_DPTX_HDCP_REVOC_RAM_242	reg_define.h	4030;"	d
REG_DPTX_HDCP_REVOC_RAM_243	reg_define.h	4031;"	d
REG_DPTX_HDCP_REVOC_RAM_244	reg_define.h	4032;"	d
REG_DPTX_HDCP_REVOC_RAM_245	reg_define.h	4033;"	d
REG_DPTX_HDCP_REVOC_RAM_246	reg_define.h	4034;"	d
REG_DPTX_HDCP_REVOC_RAM_247	reg_define.h	4035;"	d
REG_DPTX_HDCP_REVOC_RAM_248	reg_define.h	4036;"	d
REG_DPTX_HDCP_REVOC_RAM_249	reg_define.h	4037;"	d
REG_DPTX_HDCP_REVOC_RAM_25	reg_define.h	3813;"	d
REG_DPTX_HDCP_REVOC_RAM_250	reg_define.h	4038;"	d
REG_DPTX_HDCP_REVOC_RAM_251	reg_define.h	4039;"	d
REG_DPTX_HDCP_REVOC_RAM_252	reg_define.h	4040;"	d
REG_DPTX_HDCP_REVOC_RAM_253	reg_define.h	4041;"	d
REG_DPTX_HDCP_REVOC_RAM_254	reg_define.h	4042;"	d
REG_DPTX_HDCP_REVOC_RAM_255	reg_define.h	4043;"	d
REG_DPTX_HDCP_REVOC_RAM_256	reg_define.h	4044;"	d
REG_DPTX_HDCP_REVOC_RAM_257	reg_define.h	4045;"	d
REG_DPTX_HDCP_REVOC_RAM_258	reg_define.h	4046;"	d
REG_DPTX_HDCP_REVOC_RAM_259	reg_define.h	4047;"	d
REG_DPTX_HDCP_REVOC_RAM_26	reg_define.h	3814;"	d
REG_DPTX_HDCP_REVOC_RAM_260	reg_define.h	4048;"	d
REG_DPTX_HDCP_REVOC_RAM_261	reg_define.h	4049;"	d
REG_DPTX_HDCP_REVOC_RAM_262	reg_define.h	4050;"	d
REG_DPTX_HDCP_REVOC_RAM_263	reg_define.h	4051;"	d
REG_DPTX_HDCP_REVOC_RAM_264	reg_define.h	4052;"	d
REG_DPTX_HDCP_REVOC_RAM_265	reg_define.h	4053;"	d
REG_DPTX_HDCP_REVOC_RAM_266	reg_define.h	4054;"	d
REG_DPTX_HDCP_REVOC_RAM_267	reg_define.h	4055;"	d
REG_DPTX_HDCP_REVOC_RAM_268	reg_define.h	4056;"	d
REG_DPTX_HDCP_REVOC_RAM_269	reg_define.h	4057;"	d
REG_DPTX_HDCP_REVOC_RAM_27	reg_define.h	3815;"	d
REG_DPTX_HDCP_REVOC_RAM_270	reg_define.h	4058;"	d
REG_DPTX_HDCP_REVOC_RAM_271	reg_define.h	4059;"	d
REG_DPTX_HDCP_REVOC_RAM_272	reg_define.h	4060;"	d
REG_DPTX_HDCP_REVOC_RAM_273	reg_define.h	4061;"	d
REG_DPTX_HDCP_REVOC_RAM_274	reg_define.h	4062;"	d
REG_DPTX_HDCP_REVOC_RAM_275	reg_define.h	4063;"	d
REG_DPTX_HDCP_REVOC_RAM_276	reg_define.h	4064;"	d
REG_DPTX_HDCP_REVOC_RAM_277	reg_define.h	4065;"	d
REG_DPTX_HDCP_REVOC_RAM_278	reg_define.h	4066;"	d
REG_DPTX_HDCP_REVOC_RAM_279	reg_define.h	4067;"	d
REG_DPTX_HDCP_REVOC_RAM_28	reg_define.h	3816;"	d
REG_DPTX_HDCP_REVOC_RAM_280	reg_define.h	4068;"	d
REG_DPTX_HDCP_REVOC_RAM_281	reg_define.h	4069;"	d
REG_DPTX_HDCP_REVOC_RAM_282	reg_define.h	4070;"	d
REG_DPTX_HDCP_REVOC_RAM_283	reg_define.h	4071;"	d
REG_DPTX_HDCP_REVOC_RAM_284	reg_define.h	4072;"	d
REG_DPTX_HDCP_REVOC_RAM_285	reg_define.h	4073;"	d
REG_DPTX_HDCP_REVOC_RAM_286	reg_define.h	4074;"	d
REG_DPTX_HDCP_REVOC_RAM_287	reg_define.h	4075;"	d
REG_DPTX_HDCP_REVOC_RAM_288	reg_define.h	4076;"	d
REG_DPTX_HDCP_REVOC_RAM_289	reg_define.h	4077;"	d
REG_DPTX_HDCP_REVOC_RAM_29	reg_define.h	3817;"	d
REG_DPTX_HDCP_REVOC_RAM_290	reg_define.h	4078;"	d
REG_DPTX_HDCP_REVOC_RAM_291	reg_define.h	4079;"	d
REG_DPTX_HDCP_REVOC_RAM_292	reg_define.h	4080;"	d
REG_DPTX_HDCP_REVOC_RAM_293	reg_define.h	4081;"	d
REG_DPTX_HDCP_REVOC_RAM_294	reg_define.h	4082;"	d
REG_DPTX_HDCP_REVOC_RAM_295	reg_define.h	4083;"	d
REG_DPTX_HDCP_REVOC_RAM_296	reg_define.h	4084;"	d
REG_DPTX_HDCP_REVOC_RAM_297	reg_define.h	4085;"	d
REG_DPTX_HDCP_REVOC_RAM_298	reg_define.h	4086;"	d
REG_DPTX_HDCP_REVOC_RAM_299	reg_define.h	4087;"	d
REG_DPTX_HDCP_REVOC_RAM_3	reg_define.h	3791;"	d
REG_DPTX_HDCP_REVOC_RAM_30	reg_define.h	3818;"	d
REG_DPTX_HDCP_REVOC_RAM_300	reg_define.h	4088;"	d
REG_DPTX_HDCP_REVOC_RAM_301	reg_define.h	4089;"	d
REG_DPTX_HDCP_REVOC_RAM_302	reg_define.h	4090;"	d
REG_DPTX_HDCP_REVOC_RAM_303	reg_define.h	4091;"	d
REG_DPTX_HDCP_REVOC_RAM_304	reg_define.h	4092;"	d
REG_DPTX_HDCP_REVOC_RAM_305	reg_define.h	4093;"	d
REG_DPTX_HDCP_REVOC_RAM_306	reg_define.h	4094;"	d
REG_DPTX_HDCP_REVOC_RAM_307	reg_define.h	4095;"	d
REG_DPTX_HDCP_REVOC_RAM_308	reg_define.h	4096;"	d
REG_DPTX_HDCP_REVOC_RAM_309	reg_define.h	4097;"	d
REG_DPTX_HDCP_REVOC_RAM_31	reg_define.h	3819;"	d
REG_DPTX_HDCP_REVOC_RAM_310	reg_define.h	4098;"	d
REG_DPTX_HDCP_REVOC_RAM_311	reg_define.h	4099;"	d
REG_DPTX_HDCP_REVOC_RAM_312	reg_define.h	4100;"	d
REG_DPTX_HDCP_REVOC_RAM_313	reg_define.h	4101;"	d
REG_DPTX_HDCP_REVOC_RAM_314	reg_define.h	4102;"	d
REG_DPTX_HDCP_REVOC_RAM_315	reg_define.h	4103;"	d
REG_DPTX_HDCP_REVOC_RAM_316	reg_define.h	4104;"	d
REG_DPTX_HDCP_REVOC_RAM_317	reg_define.h	4105;"	d
REG_DPTX_HDCP_REVOC_RAM_318	reg_define.h	4106;"	d
REG_DPTX_HDCP_REVOC_RAM_319	reg_define.h	4107;"	d
REG_DPTX_HDCP_REVOC_RAM_32	reg_define.h	3820;"	d
REG_DPTX_HDCP_REVOC_RAM_320	reg_define.h	4108;"	d
REG_DPTX_HDCP_REVOC_RAM_321	reg_define.h	4109;"	d
REG_DPTX_HDCP_REVOC_RAM_322	reg_define.h	4110;"	d
REG_DPTX_HDCP_REVOC_RAM_323	reg_define.h	4111;"	d
REG_DPTX_HDCP_REVOC_RAM_324	reg_define.h	4112;"	d
REG_DPTX_HDCP_REVOC_RAM_325	reg_define.h	4113;"	d
REG_DPTX_HDCP_REVOC_RAM_326	reg_define.h	4114;"	d
REG_DPTX_HDCP_REVOC_RAM_327	reg_define.h	4115;"	d
REG_DPTX_HDCP_REVOC_RAM_328	reg_define.h	4116;"	d
REG_DPTX_HDCP_REVOC_RAM_329	reg_define.h	4117;"	d
REG_DPTX_HDCP_REVOC_RAM_33	reg_define.h	3821;"	d
REG_DPTX_HDCP_REVOC_RAM_330	reg_define.h	4118;"	d
REG_DPTX_HDCP_REVOC_RAM_331	reg_define.h	4119;"	d
REG_DPTX_HDCP_REVOC_RAM_332	reg_define.h	4120;"	d
REG_DPTX_HDCP_REVOC_RAM_333	reg_define.h	4121;"	d
REG_DPTX_HDCP_REVOC_RAM_334	reg_define.h	4122;"	d
REG_DPTX_HDCP_REVOC_RAM_335	reg_define.h	4123;"	d
REG_DPTX_HDCP_REVOC_RAM_336	reg_define.h	4124;"	d
REG_DPTX_HDCP_REVOC_RAM_337	reg_define.h	4125;"	d
REG_DPTX_HDCP_REVOC_RAM_338	reg_define.h	4126;"	d
REG_DPTX_HDCP_REVOC_RAM_339	reg_define.h	4127;"	d
REG_DPTX_HDCP_REVOC_RAM_34	reg_define.h	3822;"	d
REG_DPTX_HDCP_REVOC_RAM_340	reg_define.h	4128;"	d
REG_DPTX_HDCP_REVOC_RAM_341	reg_define.h	4129;"	d
REG_DPTX_HDCP_REVOC_RAM_342	reg_define.h	4130;"	d
REG_DPTX_HDCP_REVOC_RAM_343	reg_define.h	4131;"	d
REG_DPTX_HDCP_REVOC_RAM_344	reg_define.h	4132;"	d
REG_DPTX_HDCP_REVOC_RAM_345	reg_define.h	4133;"	d
REG_DPTX_HDCP_REVOC_RAM_346	reg_define.h	4134;"	d
REG_DPTX_HDCP_REVOC_RAM_347	reg_define.h	4135;"	d
REG_DPTX_HDCP_REVOC_RAM_348	reg_define.h	4136;"	d
REG_DPTX_HDCP_REVOC_RAM_349	reg_define.h	4137;"	d
REG_DPTX_HDCP_REVOC_RAM_35	reg_define.h	3823;"	d
REG_DPTX_HDCP_REVOC_RAM_350	reg_define.h	4138;"	d
REG_DPTX_HDCP_REVOC_RAM_351	reg_define.h	4139;"	d
REG_DPTX_HDCP_REVOC_RAM_352	reg_define.h	4140;"	d
REG_DPTX_HDCP_REVOC_RAM_353	reg_define.h	4141;"	d
REG_DPTX_HDCP_REVOC_RAM_354	reg_define.h	4142;"	d
REG_DPTX_HDCP_REVOC_RAM_355	reg_define.h	4143;"	d
REG_DPTX_HDCP_REVOC_RAM_356	reg_define.h	4144;"	d
REG_DPTX_HDCP_REVOC_RAM_357	reg_define.h	4145;"	d
REG_DPTX_HDCP_REVOC_RAM_358	reg_define.h	4146;"	d
REG_DPTX_HDCP_REVOC_RAM_359	reg_define.h	4147;"	d
REG_DPTX_HDCP_REVOC_RAM_36	reg_define.h	3824;"	d
REG_DPTX_HDCP_REVOC_RAM_360	reg_define.h	4148;"	d
REG_DPTX_HDCP_REVOC_RAM_361	reg_define.h	4149;"	d
REG_DPTX_HDCP_REVOC_RAM_362	reg_define.h	4150;"	d
REG_DPTX_HDCP_REVOC_RAM_363	reg_define.h	4151;"	d
REG_DPTX_HDCP_REVOC_RAM_364	reg_define.h	4152;"	d
REG_DPTX_HDCP_REVOC_RAM_365	reg_define.h	4153;"	d
REG_DPTX_HDCP_REVOC_RAM_366	reg_define.h	4154;"	d
REG_DPTX_HDCP_REVOC_RAM_367	reg_define.h	4155;"	d
REG_DPTX_HDCP_REVOC_RAM_368	reg_define.h	4156;"	d
REG_DPTX_HDCP_REVOC_RAM_369	reg_define.h	4157;"	d
REG_DPTX_HDCP_REVOC_RAM_37	reg_define.h	3825;"	d
REG_DPTX_HDCP_REVOC_RAM_370	reg_define.h	4158;"	d
REG_DPTX_HDCP_REVOC_RAM_371	reg_define.h	4159;"	d
REG_DPTX_HDCP_REVOC_RAM_372	reg_define.h	4160;"	d
REG_DPTX_HDCP_REVOC_RAM_373	reg_define.h	4161;"	d
REG_DPTX_HDCP_REVOC_RAM_374	reg_define.h	4162;"	d
REG_DPTX_HDCP_REVOC_RAM_375	reg_define.h	4163;"	d
REG_DPTX_HDCP_REVOC_RAM_376	reg_define.h	4164;"	d
REG_DPTX_HDCP_REVOC_RAM_377	reg_define.h	4165;"	d
REG_DPTX_HDCP_REVOC_RAM_378	reg_define.h	4166;"	d
REG_DPTX_HDCP_REVOC_RAM_379	reg_define.h	4167;"	d
REG_DPTX_HDCP_REVOC_RAM_38	reg_define.h	3826;"	d
REG_DPTX_HDCP_REVOC_RAM_380	reg_define.h	4168;"	d
REG_DPTX_HDCP_REVOC_RAM_381	reg_define.h	4169;"	d
REG_DPTX_HDCP_REVOC_RAM_382	reg_define.h	4170;"	d
REG_DPTX_HDCP_REVOC_RAM_383	reg_define.h	4171;"	d
REG_DPTX_HDCP_REVOC_RAM_384	reg_define.h	4172;"	d
REG_DPTX_HDCP_REVOC_RAM_385	reg_define.h	4173;"	d
REG_DPTX_HDCP_REVOC_RAM_386	reg_define.h	4174;"	d
REG_DPTX_HDCP_REVOC_RAM_387	reg_define.h	4175;"	d
REG_DPTX_HDCP_REVOC_RAM_388	reg_define.h	4176;"	d
REG_DPTX_HDCP_REVOC_RAM_389	reg_define.h	4177;"	d
REG_DPTX_HDCP_REVOC_RAM_39	reg_define.h	3827;"	d
REG_DPTX_HDCP_REVOC_RAM_390	reg_define.h	4178;"	d
REG_DPTX_HDCP_REVOC_RAM_391	reg_define.h	4179;"	d
REG_DPTX_HDCP_REVOC_RAM_392	reg_define.h	4180;"	d
REG_DPTX_HDCP_REVOC_RAM_393	reg_define.h	4181;"	d
REG_DPTX_HDCP_REVOC_RAM_394	reg_define.h	4182;"	d
REG_DPTX_HDCP_REVOC_RAM_395	reg_define.h	4183;"	d
REG_DPTX_HDCP_REVOC_RAM_396	reg_define.h	4184;"	d
REG_DPTX_HDCP_REVOC_RAM_397	reg_define.h	4185;"	d
REG_DPTX_HDCP_REVOC_RAM_398	reg_define.h	4186;"	d
REG_DPTX_HDCP_REVOC_RAM_399	reg_define.h	4187;"	d
REG_DPTX_HDCP_REVOC_RAM_4	reg_define.h	3792;"	d
REG_DPTX_HDCP_REVOC_RAM_40	reg_define.h	3828;"	d
REG_DPTX_HDCP_REVOC_RAM_400	reg_define.h	4188;"	d
REG_DPTX_HDCP_REVOC_RAM_401	reg_define.h	4189;"	d
REG_DPTX_HDCP_REVOC_RAM_402	reg_define.h	4190;"	d
REG_DPTX_HDCP_REVOC_RAM_403	reg_define.h	4191;"	d
REG_DPTX_HDCP_REVOC_RAM_404	reg_define.h	4192;"	d
REG_DPTX_HDCP_REVOC_RAM_405	reg_define.h	4193;"	d
REG_DPTX_HDCP_REVOC_RAM_406	reg_define.h	4194;"	d
REG_DPTX_HDCP_REVOC_RAM_407	reg_define.h	4195;"	d
REG_DPTX_HDCP_REVOC_RAM_408	reg_define.h	4196;"	d
REG_DPTX_HDCP_REVOC_RAM_409	reg_define.h	4197;"	d
REG_DPTX_HDCP_REVOC_RAM_41	reg_define.h	3829;"	d
REG_DPTX_HDCP_REVOC_RAM_410	reg_define.h	4198;"	d
REG_DPTX_HDCP_REVOC_RAM_411	reg_define.h	4199;"	d
REG_DPTX_HDCP_REVOC_RAM_412	reg_define.h	4200;"	d
REG_DPTX_HDCP_REVOC_RAM_413	reg_define.h	4201;"	d
REG_DPTX_HDCP_REVOC_RAM_414	reg_define.h	4202;"	d
REG_DPTX_HDCP_REVOC_RAM_415	reg_define.h	4203;"	d
REG_DPTX_HDCP_REVOC_RAM_416	reg_define.h	4204;"	d
REG_DPTX_HDCP_REVOC_RAM_417	reg_define.h	4205;"	d
REG_DPTX_HDCP_REVOC_RAM_418	reg_define.h	4206;"	d
REG_DPTX_HDCP_REVOC_RAM_419	reg_define.h	4207;"	d
REG_DPTX_HDCP_REVOC_RAM_42	reg_define.h	3830;"	d
REG_DPTX_HDCP_REVOC_RAM_420	reg_define.h	4208;"	d
REG_DPTX_HDCP_REVOC_RAM_421	reg_define.h	4209;"	d
REG_DPTX_HDCP_REVOC_RAM_422	reg_define.h	4210;"	d
REG_DPTX_HDCP_REVOC_RAM_423	reg_define.h	4211;"	d
REG_DPTX_HDCP_REVOC_RAM_424	reg_define.h	4212;"	d
REG_DPTX_HDCP_REVOC_RAM_425	reg_define.h	4213;"	d
REG_DPTX_HDCP_REVOC_RAM_426	reg_define.h	4214;"	d
REG_DPTX_HDCP_REVOC_RAM_427	reg_define.h	4215;"	d
REG_DPTX_HDCP_REVOC_RAM_428	reg_define.h	4216;"	d
REG_DPTX_HDCP_REVOC_RAM_429	reg_define.h	4217;"	d
REG_DPTX_HDCP_REVOC_RAM_43	reg_define.h	3831;"	d
REG_DPTX_HDCP_REVOC_RAM_430	reg_define.h	4218;"	d
REG_DPTX_HDCP_REVOC_RAM_431	reg_define.h	4219;"	d
REG_DPTX_HDCP_REVOC_RAM_432	reg_define.h	4220;"	d
REG_DPTX_HDCP_REVOC_RAM_433	reg_define.h	4221;"	d
REG_DPTX_HDCP_REVOC_RAM_434	reg_define.h	4222;"	d
REG_DPTX_HDCP_REVOC_RAM_435	reg_define.h	4223;"	d
REG_DPTX_HDCP_REVOC_RAM_436	reg_define.h	4224;"	d
REG_DPTX_HDCP_REVOC_RAM_437	reg_define.h	4225;"	d
REG_DPTX_HDCP_REVOC_RAM_438	reg_define.h	4226;"	d
REG_DPTX_HDCP_REVOC_RAM_439	reg_define.h	4227;"	d
REG_DPTX_HDCP_REVOC_RAM_44	reg_define.h	3832;"	d
REG_DPTX_HDCP_REVOC_RAM_440	reg_define.h	4228;"	d
REG_DPTX_HDCP_REVOC_RAM_441	reg_define.h	4229;"	d
REG_DPTX_HDCP_REVOC_RAM_442	reg_define.h	4230;"	d
REG_DPTX_HDCP_REVOC_RAM_443	reg_define.h	4231;"	d
REG_DPTX_HDCP_REVOC_RAM_444	reg_define.h	4232;"	d
REG_DPTX_HDCP_REVOC_RAM_445	reg_define.h	4233;"	d
REG_DPTX_HDCP_REVOC_RAM_446	reg_define.h	4234;"	d
REG_DPTX_HDCP_REVOC_RAM_447	reg_define.h	4235;"	d
REG_DPTX_HDCP_REVOC_RAM_448	reg_define.h	4236;"	d
REG_DPTX_HDCP_REVOC_RAM_449	reg_define.h	4237;"	d
REG_DPTX_HDCP_REVOC_RAM_45	reg_define.h	3833;"	d
REG_DPTX_HDCP_REVOC_RAM_450	reg_define.h	4238;"	d
REG_DPTX_HDCP_REVOC_RAM_451	reg_define.h	4239;"	d
REG_DPTX_HDCP_REVOC_RAM_452	reg_define.h	4240;"	d
REG_DPTX_HDCP_REVOC_RAM_453	reg_define.h	4241;"	d
REG_DPTX_HDCP_REVOC_RAM_454	reg_define.h	4242;"	d
REG_DPTX_HDCP_REVOC_RAM_455	reg_define.h	4243;"	d
REG_DPTX_HDCP_REVOC_RAM_456	reg_define.h	4244;"	d
REG_DPTX_HDCP_REVOC_RAM_457	reg_define.h	4245;"	d
REG_DPTX_HDCP_REVOC_RAM_458	reg_define.h	4246;"	d
REG_DPTX_HDCP_REVOC_RAM_459	reg_define.h	4247;"	d
REG_DPTX_HDCP_REVOC_RAM_46	reg_define.h	3834;"	d
REG_DPTX_HDCP_REVOC_RAM_460	reg_define.h	4248;"	d
REG_DPTX_HDCP_REVOC_RAM_461	reg_define.h	4249;"	d
REG_DPTX_HDCP_REVOC_RAM_462	reg_define.h	4250;"	d
REG_DPTX_HDCP_REVOC_RAM_463	reg_define.h	4251;"	d
REG_DPTX_HDCP_REVOC_RAM_464	reg_define.h	4252;"	d
REG_DPTX_HDCP_REVOC_RAM_465	reg_define.h	4253;"	d
REG_DPTX_HDCP_REVOC_RAM_466	reg_define.h	4254;"	d
REG_DPTX_HDCP_REVOC_RAM_467	reg_define.h	4255;"	d
REG_DPTX_HDCP_REVOC_RAM_468	reg_define.h	4256;"	d
REG_DPTX_HDCP_REVOC_RAM_469	reg_define.h	4257;"	d
REG_DPTX_HDCP_REVOC_RAM_47	reg_define.h	3835;"	d
REG_DPTX_HDCP_REVOC_RAM_470	reg_define.h	4258;"	d
REG_DPTX_HDCP_REVOC_RAM_471	reg_define.h	4259;"	d
REG_DPTX_HDCP_REVOC_RAM_472	reg_define.h	4260;"	d
REG_DPTX_HDCP_REVOC_RAM_473	reg_define.h	4261;"	d
REG_DPTX_HDCP_REVOC_RAM_474	reg_define.h	4262;"	d
REG_DPTX_HDCP_REVOC_RAM_475	reg_define.h	4263;"	d
REG_DPTX_HDCP_REVOC_RAM_476	reg_define.h	4264;"	d
REG_DPTX_HDCP_REVOC_RAM_477	reg_define.h	4265;"	d
REG_DPTX_HDCP_REVOC_RAM_478	reg_define.h	4266;"	d
REG_DPTX_HDCP_REVOC_RAM_479	reg_define.h	4267;"	d
REG_DPTX_HDCP_REVOC_RAM_48	reg_define.h	3836;"	d
REG_DPTX_HDCP_REVOC_RAM_480	reg_define.h	4268;"	d
REG_DPTX_HDCP_REVOC_RAM_481	reg_define.h	4269;"	d
REG_DPTX_HDCP_REVOC_RAM_482	reg_define.h	4270;"	d
REG_DPTX_HDCP_REVOC_RAM_483	reg_define.h	4271;"	d
REG_DPTX_HDCP_REVOC_RAM_484	reg_define.h	4272;"	d
REG_DPTX_HDCP_REVOC_RAM_485	reg_define.h	4273;"	d
REG_DPTX_HDCP_REVOC_RAM_486	reg_define.h	4274;"	d
REG_DPTX_HDCP_REVOC_RAM_487	reg_define.h	4275;"	d
REG_DPTX_HDCP_REVOC_RAM_488	reg_define.h	4276;"	d
REG_DPTX_HDCP_REVOC_RAM_489	reg_define.h	4277;"	d
REG_DPTX_HDCP_REVOC_RAM_49	reg_define.h	3837;"	d
REG_DPTX_HDCP_REVOC_RAM_490	reg_define.h	4278;"	d
REG_DPTX_HDCP_REVOC_RAM_491	reg_define.h	4279;"	d
REG_DPTX_HDCP_REVOC_RAM_492	reg_define.h	4280;"	d
REG_DPTX_HDCP_REVOC_RAM_493	reg_define.h	4281;"	d
REG_DPTX_HDCP_REVOC_RAM_494	reg_define.h	4282;"	d
REG_DPTX_HDCP_REVOC_RAM_495	reg_define.h	4283;"	d
REG_DPTX_HDCP_REVOC_RAM_496	reg_define.h	4284;"	d
REG_DPTX_HDCP_REVOC_RAM_497	reg_define.h	4285;"	d
REG_DPTX_HDCP_REVOC_RAM_498	reg_define.h	4286;"	d
REG_DPTX_HDCP_REVOC_RAM_499	reg_define.h	4287;"	d
REG_DPTX_HDCP_REVOC_RAM_5	reg_define.h	3793;"	d
REG_DPTX_HDCP_REVOC_RAM_50	reg_define.h	3838;"	d
REG_DPTX_HDCP_REVOC_RAM_500	reg_define.h	4288;"	d
REG_DPTX_HDCP_REVOC_RAM_501	reg_define.h	4289;"	d
REG_DPTX_HDCP_REVOC_RAM_502	reg_define.h	4290;"	d
REG_DPTX_HDCP_REVOC_RAM_503	reg_define.h	4291;"	d
REG_DPTX_HDCP_REVOC_RAM_504	reg_define.h	4292;"	d
REG_DPTX_HDCP_REVOC_RAM_505	reg_define.h	4293;"	d
REG_DPTX_HDCP_REVOC_RAM_506	reg_define.h	4294;"	d
REG_DPTX_HDCP_REVOC_RAM_507	reg_define.h	4295;"	d
REG_DPTX_HDCP_REVOC_RAM_508	reg_define.h	4296;"	d
REG_DPTX_HDCP_REVOC_RAM_509	reg_define.h	4297;"	d
REG_DPTX_HDCP_REVOC_RAM_51	reg_define.h	3839;"	d
REG_DPTX_HDCP_REVOC_RAM_510	reg_define.h	4298;"	d
REG_DPTX_HDCP_REVOC_RAM_511	reg_define.h	4299;"	d
REG_DPTX_HDCP_REVOC_RAM_512	reg_define.h	4300;"	d
REG_DPTX_HDCP_REVOC_RAM_513	reg_define.h	4301;"	d
REG_DPTX_HDCP_REVOC_RAM_514	reg_define.h	4302;"	d
REG_DPTX_HDCP_REVOC_RAM_515	reg_define.h	4303;"	d
REG_DPTX_HDCP_REVOC_RAM_516	reg_define.h	4304;"	d
REG_DPTX_HDCP_REVOC_RAM_517	reg_define.h	4305;"	d
REG_DPTX_HDCP_REVOC_RAM_518	reg_define.h	4306;"	d
REG_DPTX_HDCP_REVOC_RAM_519	reg_define.h	4307;"	d
REG_DPTX_HDCP_REVOC_RAM_52	reg_define.h	3840;"	d
REG_DPTX_HDCP_REVOC_RAM_520	reg_define.h	4308;"	d
REG_DPTX_HDCP_REVOC_RAM_521	reg_define.h	4309;"	d
REG_DPTX_HDCP_REVOC_RAM_522	reg_define.h	4310;"	d
REG_DPTX_HDCP_REVOC_RAM_523	reg_define.h	4311;"	d
REG_DPTX_HDCP_REVOC_RAM_524	reg_define.h	4312;"	d
REG_DPTX_HDCP_REVOC_RAM_525	reg_define.h	4313;"	d
REG_DPTX_HDCP_REVOC_RAM_526	reg_define.h	4314;"	d
REG_DPTX_HDCP_REVOC_RAM_527	reg_define.h	4315;"	d
REG_DPTX_HDCP_REVOC_RAM_528	reg_define.h	4316;"	d
REG_DPTX_HDCP_REVOC_RAM_529	reg_define.h	4317;"	d
REG_DPTX_HDCP_REVOC_RAM_53	reg_define.h	3841;"	d
REG_DPTX_HDCP_REVOC_RAM_530	reg_define.h	4318;"	d
REG_DPTX_HDCP_REVOC_RAM_531	reg_define.h	4319;"	d
REG_DPTX_HDCP_REVOC_RAM_532	reg_define.h	4320;"	d
REG_DPTX_HDCP_REVOC_RAM_533	reg_define.h	4321;"	d
REG_DPTX_HDCP_REVOC_RAM_534	reg_define.h	4322;"	d
REG_DPTX_HDCP_REVOC_RAM_535	reg_define.h	4323;"	d
REG_DPTX_HDCP_REVOC_RAM_536	reg_define.h	4324;"	d
REG_DPTX_HDCP_REVOC_RAM_537	reg_define.h	4325;"	d
REG_DPTX_HDCP_REVOC_RAM_538	reg_define.h	4326;"	d
REG_DPTX_HDCP_REVOC_RAM_539	reg_define.h	4327;"	d
REG_DPTX_HDCP_REVOC_RAM_54	reg_define.h	3842;"	d
REG_DPTX_HDCP_REVOC_RAM_540	reg_define.h	4328;"	d
REG_DPTX_HDCP_REVOC_RAM_541	reg_define.h	4329;"	d
REG_DPTX_HDCP_REVOC_RAM_542	reg_define.h	4330;"	d
REG_DPTX_HDCP_REVOC_RAM_543	reg_define.h	4331;"	d
REG_DPTX_HDCP_REVOC_RAM_544	reg_define.h	4332;"	d
REG_DPTX_HDCP_REVOC_RAM_545	reg_define.h	4333;"	d
REG_DPTX_HDCP_REVOC_RAM_546	reg_define.h	4334;"	d
REG_DPTX_HDCP_REVOC_RAM_547	reg_define.h	4335;"	d
REG_DPTX_HDCP_REVOC_RAM_548	reg_define.h	4336;"	d
REG_DPTX_HDCP_REVOC_RAM_549	reg_define.h	4337;"	d
REG_DPTX_HDCP_REVOC_RAM_55	reg_define.h	3843;"	d
REG_DPTX_HDCP_REVOC_RAM_550	reg_define.h	4338;"	d
REG_DPTX_HDCP_REVOC_RAM_551	reg_define.h	4339;"	d
REG_DPTX_HDCP_REVOC_RAM_552	reg_define.h	4340;"	d
REG_DPTX_HDCP_REVOC_RAM_553	reg_define.h	4341;"	d
REG_DPTX_HDCP_REVOC_RAM_554	reg_define.h	4342;"	d
REG_DPTX_HDCP_REVOC_RAM_555	reg_define.h	4343;"	d
REG_DPTX_HDCP_REVOC_RAM_556	reg_define.h	4344;"	d
REG_DPTX_HDCP_REVOC_RAM_557	reg_define.h	4345;"	d
REG_DPTX_HDCP_REVOC_RAM_558	reg_define.h	4346;"	d
REG_DPTX_HDCP_REVOC_RAM_559	reg_define.h	4347;"	d
REG_DPTX_HDCP_REVOC_RAM_56	reg_define.h	3844;"	d
REG_DPTX_HDCP_REVOC_RAM_560	reg_define.h	4348;"	d
REG_DPTX_HDCP_REVOC_RAM_561	reg_define.h	4349;"	d
REG_DPTX_HDCP_REVOC_RAM_562	reg_define.h	4350;"	d
REG_DPTX_HDCP_REVOC_RAM_563	reg_define.h	4351;"	d
REG_DPTX_HDCP_REVOC_RAM_564	reg_define.h	4352;"	d
REG_DPTX_HDCP_REVOC_RAM_565	reg_define.h	4353;"	d
REG_DPTX_HDCP_REVOC_RAM_566	reg_define.h	4354;"	d
REG_DPTX_HDCP_REVOC_RAM_567	reg_define.h	4355;"	d
REG_DPTX_HDCP_REVOC_RAM_568	reg_define.h	4356;"	d
REG_DPTX_HDCP_REVOC_RAM_569	reg_define.h	4357;"	d
REG_DPTX_HDCP_REVOC_RAM_57	reg_define.h	3845;"	d
REG_DPTX_HDCP_REVOC_RAM_570	reg_define.h	4358;"	d
REG_DPTX_HDCP_REVOC_RAM_571	reg_define.h	4359;"	d
REG_DPTX_HDCP_REVOC_RAM_572	reg_define.h	4360;"	d
REG_DPTX_HDCP_REVOC_RAM_573	reg_define.h	4361;"	d
REG_DPTX_HDCP_REVOC_RAM_574	reg_define.h	4362;"	d
REG_DPTX_HDCP_REVOC_RAM_575	reg_define.h	4363;"	d
REG_DPTX_HDCP_REVOC_RAM_576	reg_define.h	4364;"	d
REG_DPTX_HDCP_REVOC_RAM_577	reg_define.h	4365;"	d
REG_DPTX_HDCP_REVOC_RAM_578	reg_define.h	4366;"	d
REG_DPTX_HDCP_REVOC_RAM_579	reg_define.h	4367;"	d
REG_DPTX_HDCP_REVOC_RAM_58	reg_define.h	3846;"	d
REG_DPTX_HDCP_REVOC_RAM_580	reg_define.h	4368;"	d
REG_DPTX_HDCP_REVOC_RAM_581	reg_define.h	4369;"	d
REG_DPTX_HDCP_REVOC_RAM_582	reg_define.h	4370;"	d
REG_DPTX_HDCP_REVOC_RAM_583	reg_define.h	4371;"	d
REG_DPTX_HDCP_REVOC_RAM_584	reg_define.h	4372;"	d
REG_DPTX_HDCP_REVOC_RAM_585	reg_define.h	4373;"	d
REG_DPTX_HDCP_REVOC_RAM_586	reg_define.h	4374;"	d
REG_DPTX_HDCP_REVOC_RAM_587	reg_define.h	4375;"	d
REG_DPTX_HDCP_REVOC_RAM_588	reg_define.h	4376;"	d
REG_DPTX_HDCP_REVOC_RAM_589	reg_define.h	4377;"	d
REG_DPTX_HDCP_REVOC_RAM_59	reg_define.h	3847;"	d
REG_DPTX_HDCP_REVOC_RAM_590	reg_define.h	4378;"	d
REG_DPTX_HDCP_REVOC_RAM_591	reg_define.h	4379;"	d
REG_DPTX_HDCP_REVOC_RAM_592	reg_define.h	4380;"	d
REG_DPTX_HDCP_REVOC_RAM_593	reg_define.h	4381;"	d
REG_DPTX_HDCP_REVOC_RAM_594	reg_define.h	4382;"	d
REG_DPTX_HDCP_REVOC_RAM_595	reg_define.h	4383;"	d
REG_DPTX_HDCP_REVOC_RAM_596	reg_define.h	4384;"	d
REG_DPTX_HDCP_REVOC_RAM_597	reg_define.h	4385;"	d
REG_DPTX_HDCP_REVOC_RAM_598	reg_define.h	4386;"	d
REG_DPTX_HDCP_REVOC_RAM_599	reg_define.h	4387;"	d
REG_DPTX_HDCP_REVOC_RAM_6	reg_define.h	3794;"	d
REG_DPTX_HDCP_REVOC_RAM_60	reg_define.h	3848;"	d
REG_DPTX_HDCP_REVOC_RAM_600	reg_define.h	4388;"	d
REG_DPTX_HDCP_REVOC_RAM_601	reg_define.h	4389;"	d
REG_DPTX_HDCP_REVOC_RAM_602	reg_define.h	4390;"	d
REG_DPTX_HDCP_REVOC_RAM_603	reg_define.h	4391;"	d
REG_DPTX_HDCP_REVOC_RAM_604	reg_define.h	4392;"	d
REG_DPTX_HDCP_REVOC_RAM_605	reg_define.h	4393;"	d
REG_DPTX_HDCP_REVOC_RAM_606	reg_define.h	4394;"	d
REG_DPTX_HDCP_REVOC_RAM_607	reg_define.h	4395;"	d
REG_DPTX_HDCP_REVOC_RAM_608	reg_define.h	4396;"	d
REG_DPTX_HDCP_REVOC_RAM_609	reg_define.h	4397;"	d
REG_DPTX_HDCP_REVOC_RAM_61	reg_define.h	3849;"	d
REG_DPTX_HDCP_REVOC_RAM_610	reg_define.h	4398;"	d
REG_DPTX_HDCP_REVOC_RAM_611	reg_define.h	4399;"	d
REG_DPTX_HDCP_REVOC_RAM_612	reg_define.h	4400;"	d
REG_DPTX_HDCP_REVOC_RAM_613	reg_define.h	4401;"	d
REG_DPTX_HDCP_REVOC_RAM_614	reg_define.h	4402;"	d
REG_DPTX_HDCP_REVOC_RAM_615	reg_define.h	4403;"	d
REG_DPTX_HDCP_REVOC_RAM_616	reg_define.h	4404;"	d
REG_DPTX_HDCP_REVOC_RAM_617	reg_define.h	4405;"	d
REG_DPTX_HDCP_REVOC_RAM_618	reg_define.h	4406;"	d
REG_DPTX_HDCP_REVOC_RAM_619	reg_define.h	4407;"	d
REG_DPTX_HDCP_REVOC_RAM_62	reg_define.h	3850;"	d
REG_DPTX_HDCP_REVOC_RAM_620	reg_define.h	4408;"	d
REG_DPTX_HDCP_REVOC_RAM_621	reg_define.h	4409;"	d
REG_DPTX_HDCP_REVOC_RAM_622	reg_define.h	4410;"	d
REG_DPTX_HDCP_REVOC_RAM_623	reg_define.h	4411;"	d
REG_DPTX_HDCP_REVOC_RAM_624	reg_define.h	4412;"	d
REG_DPTX_HDCP_REVOC_RAM_625	reg_define.h	4413;"	d
REG_DPTX_HDCP_REVOC_RAM_626	reg_define.h	4414;"	d
REG_DPTX_HDCP_REVOC_RAM_627	reg_define.h	4415;"	d
REG_DPTX_HDCP_REVOC_RAM_628	reg_define.h	4416;"	d
REG_DPTX_HDCP_REVOC_RAM_629	reg_define.h	4417;"	d
REG_DPTX_HDCP_REVOC_RAM_63	reg_define.h	3851;"	d
REG_DPTX_HDCP_REVOC_RAM_630	reg_define.h	4418;"	d
REG_DPTX_HDCP_REVOC_RAM_631	reg_define.h	4419;"	d
REG_DPTX_HDCP_REVOC_RAM_632	reg_define.h	4420;"	d
REG_DPTX_HDCP_REVOC_RAM_633	reg_define.h	4421;"	d
REG_DPTX_HDCP_REVOC_RAM_634	reg_define.h	4422;"	d
REG_DPTX_HDCP_REVOC_RAM_635	reg_define.h	4423;"	d
REG_DPTX_HDCP_REVOC_RAM_636	reg_define.h	4424;"	d
REG_DPTX_HDCP_REVOC_RAM_637	reg_define.h	4425;"	d
REG_DPTX_HDCP_REVOC_RAM_638	reg_define.h	4426;"	d
REG_DPTX_HDCP_REVOC_RAM_639	reg_define.h	4427;"	d
REG_DPTX_HDCP_REVOC_RAM_64	reg_define.h	3852;"	d
REG_DPTX_HDCP_REVOC_RAM_640	reg_define.h	4428;"	d
REG_DPTX_HDCP_REVOC_RAM_641	reg_define.h	4429;"	d
REG_DPTX_HDCP_REVOC_RAM_642	reg_define.h	4430;"	d
REG_DPTX_HDCP_REVOC_RAM_643	reg_define.h	4431;"	d
REG_DPTX_HDCP_REVOC_RAM_644	reg_define.h	4432;"	d
REG_DPTX_HDCP_REVOC_RAM_645	reg_define.h	4433;"	d
REG_DPTX_HDCP_REVOC_RAM_646	reg_define.h	4434;"	d
REG_DPTX_HDCP_REVOC_RAM_647	reg_define.h	4435;"	d
REG_DPTX_HDCP_REVOC_RAM_648	reg_define.h	4436;"	d
REG_DPTX_HDCP_REVOC_RAM_649	reg_define.h	4437;"	d
REG_DPTX_HDCP_REVOC_RAM_65	reg_define.h	3853;"	d
REG_DPTX_HDCP_REVOC_RAM_650	reg_define.h	4438;"	d
REG_DPTX_HDCP_REVOC_RAM_651	reg_define.h	4439;"	d
REG_DPTX_HDCP_REVOC_RAM_652	reg_define.h	4440;"	d
REG_DPTX_HDCP_REVOC_RAM_653	reg_define.h	4441;"	d
REG_DPTX_HDCP_REVOC_RAM_654	reg_define.h	4442;"	d
REG_DPTX_HDCP_REVOC_RAM_655	reg_define.h	4443;"	d
REG_DPTX_HDCP_REVOC_RAM_656	reg_define.h	4444;"	d
REG_DPTX_HDCP_REVOC_RAM_657	reg_define.h	4445;"	d
REG_DPTX_HDCP_REVOC_RAM_658	reg_define.h	4446;"	d
REG_DPTX_HDCP_REVOC_RAM_659	reg_define.h	4447;"	d
REG_DPTX_HDCP_REVOC_RAM_66	reg_define.h	3854;"	d
REG_DPTX_HDCP_REVOC_RAM_660	reg_define.h	4448;"	d
REG_DPTX_HDCP_REVOC_RAM_661	reg_define.h	4449;"	d
REG_DPTX_HDCP_REVOC_RAM_662	reg_define.h	4450;"	d
REG_DPTX_HDCP_REVOC_RAM_663	reg_define.h	4451;"	d
REG_DPTX_HDCP_REVOC_RAM_664	reg_define.h	4452;"	d
REG_DPTX_HDCP_REVOC_RAM_665	reg_define.h	4453;"	d
REG_DPTX_HDCP_REVOC_RAM_666	reg_define.h	4454;"	d
REG_DPTX_HDCP_REVOC_RAM_667	reg_define.h	4455;"	d
REG_DPTX_HDCP_REVOC_RAM_668	reg_define.h	4456;"	d
REG_DPTX_HDCP_REVOC_RAM_669	reg_define.h	4457;"	d
REG_DPTX_HDCP_REVOC_RAM_67	reg_define.h	3855;"	d
REG_DPTX_HDCP_REVOC_RAM_670	reg_define.h	4458;"	d
REG_DPTX_HDCP_REVOC_RAM_671	reg_define.h	4459;"	d
REG_DPTX_HDCP_REVOC_RAM_672	reg_define.h	4460;"	d
REG_DPTX_HDCP_REVOC_RAM_673	reg_define.h	4461;"	d
REG_DPTX_HDCP_REVOC_RAM_674	reg_define.h	4462;"	d
REG_DPTX_HDCP_REVOC_RAM_675	reg_define.h	4463;"	d
REG_DPTX_HDCP_REVOC_RAM_676	reg_define.h	4464;"	d
REG_DPTX_HDCP_REVOC_RAM_677	reg_define.h	4465;"	d
REG_DPTX_HDCP_REVOC_RAM_678	reg_define.h	4466;"	d
REG_DPTX_HDCP_REVOC_RAM_679	reg_define.h	4467;"	d
REG_DPTX_HDCP_REVOC_RAM_68	reg_define.h	3856;"	d
REG_DPTX_HDCP_REVOC_RAM_680	reg_define.h	4468;"	d
REG_DPTX_HDCP_REVOC_RAM_681	reg_define.h	4469;"	d
REG_DPTX_HDCP_REVOC_RAM_682	reg_define.h	4470;"	d
REG_DPTX_HDCP_REVOC_RAM_683	reg_define.h	4471;"	d
REG_DPTX_HDCP_REVOC_RAM_684	reg_define.h	4472;"	d
REG_DPTX_HDCP_REVOC_RAM_685	reg_define.h	4473;"	d
REG_DPTX_HDCP_REVOC_RAM_686	reg_define.h	4474;"	d
REG_DPTX_HDCP_REVOC_RAM_687	reg_define.h	4475;"	d
REG_DPTX_HDCP_REVOC_RAM_688	reg_define.h	4476;"	d
REG_DPTX_HDCP_REVOC_RAM_689	reg_define.h	4477;"	d
REG_DPTX_HDCP_REVOC_RAM_69	reg_define.h	3857;"	d
REG_DPTX_HDCP_REVOC_RAM_690	reg_define.h	4478;"	d
REG_DPTX_HDCP_REVOC_RAM_691	reg_define.h	4479;"	d
REG_DPTX_HDCP_REVOC_RAM_692	reg_define.h	4480;"	d
REG_DPTX_HDCP_REVOC_RAM_693	reg_define.h	4481;"	d
REG_DPTX_HDCP_REVOC_RAM_694	reg_define.h	4482;"	d
REG_DPTX_HDCP_REVOC_RAM_695	reg_define.h	4483;"	d
REG_DPTX_HDCP_REVOC_RAM_696	reg_define.h	4484;"	d
REG_DPTX_HDCP_REVOC_RAM_697	reg_define.h	4485;"	d
REG_DPTX_HDCP_REVOC_RAM_698	reg_define.h	4486;"	d
REG_DPTX_HDCP_REVOC_RAM_699	reg_define.h	4487;"	d
REG_DPTX_HDCP_REVOC_RAM_7	reg_define.h	3795;"	d
REG_DPTX_HDCP_REVOC_RAM_70	reg_define.h	3858;"	d
REG_DPTX_HDCP_REVOC_RAM_700	reg_define.h	4488;"	d
REG_DPTX_HDCP_REVOC_RAM_701	reg_define.h	4489;"	d
REG_DPTX_HDCP_REVOC_RAM_702	reg_define.h	4490;"	d
REG_DPTX_HDCP_REVOC_RAM_703	reg_define.h	4491;"	d
REG_DPTX_HDCP_REVOC_RAM_704	reg_define.h	4492;"	d
REG_DPTX_HDCP_REVOC_RAM_705	reg_define.h	4493;"	d
REG_DPTX_HDCP_REVOC_RAM_706	reg_define.h	4494;"	d
REG_DPTX_HDCP_REVOC_RAM_707	reg_define.h	4495;"	d
REG_DPTX_HDCP_REVOC_RAM_708	reg_define.h	4496;"	d
REG_DPTX_HDCP_REVOC_RAM_709	reg_define.h	4497;"	d
REG_DPTX_HDCP_REVOC_RAM_71	reg_define.h	3859;"	d
REG_DPTX_HDCP_REVOC_RAM_710	reg_define.h	4498;"	d
REG_DPTX_HDCP_REVOC_RAM_711	reg_define.h	4499;"	d
REG_DPTX_HDCP_REVOC_RAM_712	reg_define.h	4500;"	d
REG_DPTX_HDCP_REVOC_RAM_713	reg_define.h	4501;"	d
REG_DPTX_HDCP_REVOC_RAM_714	reg_define.h	4502;"	d
REG_DPTX_HDCP_REVOC_RAM_715	reg_define.h	4503;"	d
REG_DPTX_HDCP_REVOC_RAM_716	reg_define.h	4504;"	d
REG_DPTX_HDCP_REVOC_RAM_717	reg_define.h	4505;"	d
REG_DPTX_HDCP_REVOC_RAM_718	reg_define.h	4506;"	d
REG_DPTX_HDCP_REVOC_RAM_719	reg_define.h	4507;"	d
REG_DPTX_HDCP_REVOC_RAM_72	reg_define.h	3860;"	d
REG_DPTX_HDCP_REVOC_RAM_720	reg_define.h	4508;"	d
REG_DPTX_HDCP_REVOC_RAM_721	reg_define.h	4509;"	d
REG_DPTX_HDCP_REVOC_RAM_722	reg_define.h	4510;"	d
REG_DPTX_HDCP_REVOC_RAM_723	reg_define.h	4511;"	d
REG_DPTX_HDCP_REVOC_RAM_724	reg_define.h	4512;"	d
REG_DPTX_HDCP_REVOC_RAM_725	reg_define.h	4513;"	d
REG_DPTX_HDCP_REVOC_RAM_726	reg_define.h	4514;"	d
REG_DPTX_HDCP_REVOC_RAM_727	reg_define.h	4515;"	d
REG_DPTX_HDCP_REVOC_RAM_728	reg_define.h	4516;"	d
REG_DPTX_HDCP_REVOC_RAM_729	reg_define.h	4517;"	d
REG_DPTX_HDCP_REVOC_RAM_73	reg_define.h	3861;"	d
REG_DPTX_HDCP_REVOC_RAM_730	reg_define.h	4518;"	d
REG_DPTX_HDCP_REVOC_RAM_731	reg_define.h	4519;"	d
REG_DPTX_HDCP_REVOC_RAM_732	reg_define.h	4520;"	d
REG_DPTX_HDCP_REVOC_RAM_733	reg_define.h	4521;"	d
REG_DPTX_HDCP_REVOC_RAM_734	reg_define.h	4522;"	d
REG_DPTX_HDCP_REVOC_RAM_735	reg_define.h	4523;"	d
REG_DPTX_HDCP_REVOC_RAM_736	reg_define.h	4524;"	d
REG_DPTX_HDCP_REVOC_RAM_737	reg_define.h	4525;"	d
REG_DPTX_HDCP_REVOC_RAM_738	reg_define.h	4526;"	d
REG_DPTX_HDCP_REVOC_RAM_739	reg_define.h	4527;"	d
REG_DPTX_HDCP_REVOC_RAM_74	reg_define.h	3862;"	d
REG_DPTX_HDCP_REVOC_RAM_740	reg_define.h	4528;"	d
REG_DPTX_HDCP_REVOC_RAM_741	reg_define.h	4529;"	d
REG_DPTX_HDCP_REVOC_RAM_742	reg_define.h	4530;"	d
REG_DPTX_HDCP_REVOC_RAM_743	reg_define.h	4531;"	d
REG_DPTX_HDCP_REVOC_RAM_744	reg_define.h	4532;"	d
REG_DPTX_HDCP_REVOC_RAM_745	reg_define.h	4533;"	d
REG_DPTX_HDCP_REVOC_RAM_746	reg_define.h	4534;"	d
REG_DPTX_HDCP_REVOC_RAM_747	reg_define.h	4535;"	d
REG_DPTX_HDCP_REVOC_RAM_748	reg_define.h	4536;"	d
REG_DPTX_HDCP_REVOC_RAM_749	reg_define.h	4537;"	d
REG_DPTX_HDCP_REVOC_RAM_75	reg_define.h	3863;"	d
REG_DPTX_HDCP_REVOC_RAM_750	reg_define.h	4538;"	d
REG_DPTX_HDCP_REVOC_RAM_751	reg_define.h	4539;"	d
REG_DPTX_HDCP_REVOC_RAM_752	reg_define.h	4540;"	d
REG_DPTX_HDCP_REVOC_RAM_753	reg_define.h	4541;"	d
REG_DPTX_HDCP_REVOC_RAM_754	reg_define.h	4542;"	d
REG_DPTX_HDCP_REVOC_RAM_755	reg_define.h	4543;"	d
REG_DPTX_HDCP_REVOC_RAM_756	reg_define.h	4544;"	d
REG_DPTX_HDCP_REVOC_RAM_757	reg_define.h	4545;"	d
REG_DPTX_HDCP_REVOC_RAM_758	reg_define.h	4546;"	d
REG_DPTX_HDCP_REVOC_RAM_759	reg_define.h	4547;"	d
REG_DPTX_HDCP_REVOC_RAM_76	reg_define.h	3864;"	d
REG_DPTX_HDCP_REVOC_RAM_760	reg_define.h	4548;"	d
REG_DPTX_HDCP_REVOC_RAM_761	reg_define.h	4549;"	d
REG_DPTX_HDCP_REVOC_RAM_762	reg_define.h	4550;"	d
REG_DPTX_HDCP_REVOC_RAM_763	reg_define.h	4551;"	d
REG_DPTX_HDCP_REVOC_RAM_764	reg_define.h	4552;"	d
REG_DPTX_HDCP_REVOC_RAM_765	reg_define.h	4553;"	d
REG_DPTX_HDCP_REVOC_RAM_766	reg_define.h	4554;"	d
REG_DPTX_HDCP_REVOC_RAM_767	reg_define.h	4555;"	d
REG_DPTX_HDCP_REVOC_RAM_768	reg_define.h	4556;"	d
REG_DPTX_HDCP_REVOC_RAM_769	reg_define.h	4557;"	d
REG_DPTX_HDCP_REVOC_RAM_77	reg_define.h	3865;"	d
REG_DPTX_HDCP_REVOC_RAM_770	reg_define.h	4558;"	d
REG_DPTX_HDCP_REVOC_RAM_771	reg_define.h	4559;"	d
REG_DPTX_HDCP_REVOC_RAM_772	reg_define.h	4560;"	d
REG_DPTX_HDCP_REVOC_RAM_773	reg_define.h	4561;"	d
REG_DPTX_HDCP_REVOC_RAM_774	reg_define.h	4562;"	d
REG_DPTX_HDCP_REVOC_RAM_775	reg_define.h	4563;"	d
REG_DPTX_HDCP_REVOC_RAM_776	reg_define.h	4564;"	d
REG_DPTX_HDCP_REVOC_RAM_777	reg_define.h	4565;"	d
REG_DPTX_HDCP_REVOC_RAM_778	reg_define.h	4566;"	d
REG_DPTX_HDCP_REVOC_RAM_779	reg_define.h	4567;"	d
REG_DPTX_HDCP_REVOC_RAM_78	reg_define.h	3866;"	d
REG_DPTX_HDCP_REVOC_RAM_780	reg_define.h	4568;"	d
REG_DPTX_HDCP_REVOC_RAM_781	reg_define.h	4569;"	d
REG_DPTX_HDCP_REVOC_RAM_782	reg_define.h	4570;"	d
REG_DPTX_HDCP_REVOC_RAM_783	reg_define.h	4571;"	d
REG_DPTX_HDCP_REVOC_RAM_784	reg_define.h	4572;"	d
REG_DPTX_HDCP_REVOC_RAM_785	reg_define.h	4573;"	d
REG_DPTX_HDCP_REVOC_RAM_786	reg_define.h	4574;"	d
REG_DPTX_HDCP_REVOC_RAM_787	reg_define.h	4575;"	d
REG_DPTX_HDCP_REVOC_RAM_788	reg_define.h	4576;"	d
REG_DPTX_HDCP_REVOC_RAM_789	reg_define.h	4577;"	d
REG_DPTX_HDCP_REVOC_RAM_79	reg_define.h	3867;"	d
REG_DPTX_HDCP_REVOC_RAM_790	reg_define.h	4578;"	d
REG_DPTX_HDCP_REVOC_RAM_791	reg_define.h	4579;"	d
REG_DPTX_HDCP_REVOC_RAM_792	reg_define.h	4580;"	d
REG_DPTX_HDCP_REVOC_RAM_793	reg_define.h	4581;"	d
REG_DPTX_HDCP_REVOC_RAM_794	reg_define.h	4582;"	d
REG_DPTX_HDCP_REVOC_RAM_795	reg_define.h	4583;"	d
REG_DPTX_HDCP_REVOC_RAM_796	reg_define.h	4584;"	d
REG_DPTX_HDCP_REVOC_RAM_797	reg_define.h	4585;"	d
REG_DPTX_HDCP_REVOC_RAM_798	reg_define.h	4586;"	d
REG_DPTX_HDCP_REVOC_RAM_799	reg_define.h	4587;"	d
REG_DPTX_HDCP_REVOC_RAM_8	reg_define.h	3796;"	d
REG_DPTX_HDCP_REVOC_RAM_80	reg_define.h	3868;"	d
REG_DPTX_HDCP_REVOC_RAM_800	reg_define.h	4588;"	d
REG_DPTX_HDCP_REVOC_RAM_801	reg_define.h	4589;"	d
REG_DPTX_HDCP_REVOC_RAM_802	reg_define.h	4590;"	d
REG_DPTX_HDCP_REVOC_RAM_803	reg_define.h	4591;"	d
REG_DPTX_HDCP_REVOC_RAM_804	reg_define.h	4592;"	d
REG_DPTX_HDCP_REVOC_RAM_805	reg_define.h	4593;"	d
REG_DPTX_HDCP_REVOC_RAM_806	reg_define.h	4594;"	d
REG_DPTX_HDCP_REVOC_RAM_807	reg_define.h	4595;"	d
REG_DPTX_HDCP_REVOC_RAM_808	reg_define.h	4596;"	d
REG_DPTX_HDCP_REVOC_RAM_809	reg_define.h	4597;"	d
REG_DPTX_HDCP_REVOC_RAM_81	reg_define.h	3869;"	d
REG_DPTX_HDCP_REVOC_RAM_810	reg_define.h	4598;"	d
REG_DPTX_HDCP_REVOC_RAM_811	reg_define.h	4599;"	d
REG_DPTX_HDCP_REVOC_RAM_812	reg_define.h	4600;"	d
REG_DPTX_HDCP_REVOC_RAM_813	reg_define.h	4601;"	d
REG_DPTX_HDCP_REVOC_RAM_814	reg_define.h	4602;"	d
REG_DPTX_HDCP_REVOC_RAM_815	reg_define.h	4603;"	d
REG_DPTX_HDCP_REVOC_RAM_816	reg_define.h	4604;"	d
REG_DPTX_HDCP_REVOC_RAM_817	reg_define.h	4605;"	d
REG_DPTX_HDCP_REVOC_RAM_818	reg_define.h	4606;"	d
REG_DPTX_HDCP_REVOC_RAM_819	reg_define.h	4607;"	d
REG_DPTX_HDCP_REVOC_RAM_82	reg_define.h	3870;"	d
REG_DPTX_HDCP_REVOC_RAM_820	reg_define.h	4608;"	d
REG_DPTX_HDCP_REVOC_RAM_821	reg_define.h	4609;"	d
REG_DPTX_HDCP_REVOC_RAM_822	reg_define.h	4610;"	d
REG_DPTX_HDCP_REVOC_RAM_823	reg_define.h	4611;"	d
REG_DPTX_HDCP_REVOC_RAM_824	reg_define.h	4612;"	d
REG_DPTX_HDCP_REVOC_RAM_825	reg_define.h	4613;"	d
REG_DPTX_HDCP_REVOC_RAM_826	reg_define.h	4614;"	d
REG_DPTX_HDCP_REVOC_RAM_827	reg_define.h	4615;"	d
REG_DPTX_HDCP_REVOC_RAM_828	reg_define.h	4616;"	d
REG_DPTX_HDCP_REVOC_RAM_829	reg_define.h	4617;"	d
REG_DPTX_HDCP_REVOC_RAM_83	reg_define.h	3871;"	d
REG_DPTX_HDCP_REVOC_RAM_830	reg_define.h	4618;"	d
REG_DPTX_HDCP_REVOC_RAM_831	reg_define.h	4619;"	d
REG_DPTX_HDCP_REVOC_RAM_832	reg_define.h	4620;"	d
REG_DPTX_HDCP_REVOC_RAM_833	reg_define.h	4621;"	d
REG_DPTX_HDCP_REVOC_RAM_834	reg_define.h	4622;"	d
REG_DPTX_HDCP_REVOC_RAM_835	reg_define.h	4623;"	d
REG_DPTX_HDCP_REVOC_RAM_836	reg_define.h	4624;"	d
REG_DPTX_HDCP_REVOC_RAM_837	reg_define.h	4625;"	d
REG_DPTX_HDCP_REVOC_RAM_838	reg_define.h	4626;"	d
REG_DPTX_HDCP_REVOC_RAM_839	reg_define.h	4627;"	d
REG_DPTX_HDCP_REVOC_RAM_84	reg_define.h	3872;"	d
REG_DPTX_HDCP_REVOC_RAM_840	reg_define.h	4628;"	d
REG_DPTX_HDCP_REVOC_RAM_841	reg_define.h	4629;"	d
REG_DPTX_HDCP_REVOC_RAM_842	reg_define.h	4630;"	d
REG_DPTX_HDCP_REVOC_RAM_843	reg_define.h	4631;"	d
REG_DPTX_HDCP_REVOC_RAM_844	reg_define.h	4632;"	d
REG_DPTX_HDCP_REVOC_RAM_845	reg_define.h	4633;"	d
REG_DPTX_HDCP_REVOC_RAM_846	reg_define.h	4634;"	d
REG_DPTX_HDCP_REVOC_RAM_847	reg_define.h	4635;"	d
REG_DPTX_HDCP_REVOC_RAM_848	reg_define.h	4636;"	d
REG_DPTX_HDCP_REVOC_RAM_849	reg_define.h	4637;"	d
REG_DPTX_HDCP_REVOC_RAM_85	reg_define.h	3873;"	d
REG_DPTX_HDCP_REVOC_RAM_850	reg_define.h	4638;"	d
REG_DPTX_HDCP_REVOC_RAM_851	reg_define.h	4639;"	d
REG_DPTX_HDCP_REVOC_RAM_852	reg_define.h	4640;"	d
REG_DPTX_HDCP_REVOC_RAM_853	reg_define.h	4641;"	d
REG_DPTX_HDCP_REVOC_RAM_854	reg_define.h	4642;"	d
REG_DPTX_HDCP_REVOC_RAM_855	reg_define.h	4643;"	d
REG_DPTX_HDCP_REVOC_RAM_856	reg_define.h	4644;"	d
REG_DPTX_HDCP_REVOC_RAM_857	reg_define.h	4645;"	d
REG_DPTX_HDCP_REVOC_RAM_858	reg_define.h	4646;"	d
REG_DPTX_HDCP_REVOC_RAM_859	reg_define.h	4647;"	d
REG_DPTX_HDCP_REVOC_RAM_86	reg_define.h	3874;"	d
REG_DPTX_HDCP_REVOC_RAM_860	reg_define.h	4648;"	d
REG_DPTX_HDCP_REVOC_RAM_861	reg_define.h	4649;"	d
REG_DPTX_HDCP_REVOC_RAM_862	reg_define.h	4650;"	d
REG_DPTX_HDCP_REVOC_RAM_863	reg_define.h	4651;"	d
REG_DPTX_HDCP_REVOC_RAM_864	reg_define.h	4652;"	d
REG_DPTX_HDCP_REVOC_RAM_865	reg_define.h	4653;"	d
REG_DPTX_HDCP_REVOC_RAM_866	reg_define.h	4654;"	d
REG_DPTX_HDCP_REVOC_RAM_867	reg_define.h	4655;"	d
REG_DPTX_HDCP_REVOC_RAM_868	reg_define.h	4656;"	d
REG_DPTX_HDCP_REVOC_RAM_869	reg_define.h	4657;"	d
REG_DPTX_HDCP_REVOC_RAM_87	reg_define.h	3875;"	d
REG_DPTX_HDCP_REVOC_RAM_870	reg_define.h	4658;"	d
REG_DPTX_HDCP_REVOC_RAM_871	reg_define.h	4659;"	d
REG_DPTX_HDCP_REVOC_RAM_872	reg_define.h	4660;"	d
REG_DPTX_HDCP_REVOC_RAM_873	reg_define.h	4661;"	d
REG_DPTX_HDCP_REVOC_RAM_874	reg_define.h	4662;"	d
REG_DPTX_HDCP_REVOC_RAM_875	reg_define.h	4663;"	d
REG_DPTX_HDCP_REVOC_RAM_876	reg_define.h	4664;"	d
REG_DPTX_HDCP_REVOC_RAM_877	reg_define.h	4665;"	d
REG_DPTX_HDCP_REVOC_RAM_878	reg_define.h	4666;"	d
REG_DPTX_HDCP_REVOC_RAM_879	reg_define.h	4667;"	d
REG_DPTX_HDCP_REVOC_RAM_88	reg_define.h	3876;"	d
REG_DPTX_HDCP_REVOC_RAM_880	reg_define.h	4668;"	d
REG_DPTX_HDCP_REVOC_RAM_881	reg_define.h	4669;"	d
REG_DPTX_HDCP_REVOC_RAM_882	reg_define.h	4670;"	d
REG_DPTX_HDCP_REVOC_RAM_883	reg_define.h	4671;"	d
REG_DPTX_HDCP_REVOC_RAM_884	reg_define.h	4672;"	d
REG_DPTX_HDCP_REVOC_RAM_885	reg_define.h	4673;"	d
REG_DPTX_HDCP_REVOC_RAM_886	reg_define.h	4674;"	d
REG_DPTX_HDCP_REVOC_RAM_887	reg_define.h	4675;"	d
REG_DPTX_HDCP_REVOC_RAM_888	reg_define.h	4676;"	d
REG_DPTX_HDCP_REVOC_RAM_889	reg_define.h	4677;"	d
REG_DPTX_HDCP_REVOC_RAM_89	reg_define.h	3877;"	d
REG_DPTX_HDCP_REVOC_RAM_890	reg_define.h	4678;"	d
REG_DPTX_HDCP_REVOC_RAM_891	reg_define.h	4679;"	d
REG_DPTX_HDCP_REVOC_RAM_892	reg_define.h	4680;"	d
REG_DPTX_HDCP_REVOC_RAM_893	reg_define.h	4681;"	d
REG_DPTX_HDCP_REVOC_RAM_894	reg_define.h	4682;"	d
REG_DPTX_HDCP_REVOC_RAM_895	reg_define.h	4683;"	d
REG_DPTX_HDCP_REVOC_RAM_896	reg_define.h	4684;"	d
REG_DPTX_HDCP_REVOC_RAM_897	reg_define.h	4685;"	d
REG_DPTX_HDCP_REVOC_RAM_898	reg_define.h	4686;"	d
REG_DPTX_HDCP_REVOC_RAM_899	reg_define.h	4687;"	d
REG_DPTX_HDCP_REVOC_RAM_9	reg_define.h	3797;"	d
REG_DPTX_HDCP_REVOC_RAM_90	reg_define.h	3878;"	d
REG_DPTX_HDCP_REVOC_RAM_900	reg_define.h	4688;"	d
REG_DPTX_HDCP_REVOC_RAM_901	reg_define.h	4689;"	d
REG_DPTX_HDCP_REVOC_RAM_902	reg_define.h	4690;"	d
REG_DPTX_HDCP_REVOC_RAM_903	reg_define.h	4691;"	d
REG_DPTX_HDCP_REVOC_RAM_904	reg_define.h	4692;"	d
REG_DPTX_HDCP_REVOC_RAM_905	reg_define.h	4693;"	d
REG_DPTX_HDCP_REVOC_RAM_906	reg_define.h	4694;"	d
REG_DPTX_HDCP_REVOC_RAM_907	reg_define.h	4695;"	d
REG_DPTX_HDCP_REVOC_RAM_908	reg_define.h	4696;"	d
REG_DPTX_HDCP_REVOC_RAM_909	reg_define.h	4697;"	d
REG_DPTX_HDCP_REVOC_RAM_91	reg_define.h	3879;"	d
REG_DPTX_HDCP_REVOC_RAM_910	reg_define.h	4698;"	d
REG_DPTX_HDCP_REVOC_RAM_911	reg_define.h	4699;"	d
REG_DPTX_HDCP_REVOC_RAM_912	reg_define.h	4700;"	d
REG_DPTX_HDCP_REVOC_RAM_913	reg_define.h	4701;"	d
REG_DPTX_HDCP_REVOC_RAM_914	reg_define.h	4702;"	d
REG_DPTX_HDCP_REVOC_RAM_915	reg_define.h	4703;"	d
REG_DPTX_HDCP_REVOC_RAM_916	reg_define.h	4704;"	d
REG_DPTX_HDCP_REVOC_RAM_917	reg_define.h	4705;"	d
REG_DPTX_HDCP_REVOC_RAM_918	reg_define.h	4706;"	d
REG_DPTX_HDCP_REVOC_RAM_919	reg_define.h	4707;"	d
REG_DPTX_HDCP_REVOC_RAM_92	reg_define.h	3880;"	d
REG_DPTX_HDCP_REVOC_RAM_920	reg_define.h	4708;"	d
REG_DPTX_HDCP_REVOC_RAM_921	reg_define.h	4709;"	d
REG_DPTX_HDCP_REVOC_RAM_922	reg_define.h	4710;"	d
REG_DPTX_HDCP_REVOC_RAM_923	reg_define.h	4711;"	d
REG_DPTX_HDCP_REVOC_RAM_924	reg_define.h	4712;"	d
REG_DPTX_HDCP_REVOC_RAM_925	reg_define.h	4713;"	d
REG_DPTX_HDCP_REVOC_RAM_926	reg_define.h	4714;"	d
REG_DPTX_HDCP_REVOC_RAM_927	reg_define.h	4715;"	d
REG_DPTX_HDCP_REVOC_RAM_928	reg_define.h	4716;"	d
REG_DPTX_HDCP_REVOC_RAM_929	reg_define.h	4717;"	d
REG_DPTX_HDCP_REVOC_RAM_93	reg_define.h	3881;"	d
REG_DPTX_HDCP_REVOC_RAM_930	reg_define.h	4718;"	d
REG_DPTX_HDCP_REVOC_RAM_931	reg_define.h	4719;"	d
REG_DPTX_HDCP_REVOC_RAM_932	reg_define.h	4720;"	d
REG_DPTX_HDCP_REVOC_RAM_933	reg_define.h	4721;"	d
REG_DPTX_HDCP_REVOC_RAM_934	reg_define.h	4722;"	d
REG_DPTX_HDCP_REVOC_RAM_935	reg_define.h	4723;"	d
REG_DPTX_HDCP_REVOC_RAM_936	reg_define.h	4724;"	d
REG_DPTX_HDCP_REVOC_RAM_937	reg_define.h	4725;"	d
REG_DPTX_HDCP_REVOC_RAM_938	reg_define.h	4726;"	d
REG_DPTX_HDCP_REVOC_RAM_939	reg_define.h	4727;"	d
REG_DPTX_HDCP_REVOC_RAM_94	reg_define.h	3882;"	d
REG_DPTX_HDCP_REVOC_RAM_940	reg_define.h	4728;"	d
REG_DPTX_HDCP_REVOC_RAM_941	reg_define.h	4729;"	d
REG_DPTX_HDCP_REVOC_RAM_942	reg_define.h	4730;"	d
REG_DPTX_HDCP_REVOC_RAM_943	reg_define.h	4731;"	d
REG_DPTX_HDCP_REVOC_RAM_944	reg_define.h	4732;"	d
REG_DPTX_HDCP_REVOC_RAM_945	reg_define.h	4733;"	d
REG_DPTX_HDCP_REVOC_RAM_946	reg_define.h	4734;"	d
REG_DPTX_HDCP_REVOC_RAM_947	reg_define.h	4735;"	d
REG_DPTX_HDCP_REVOC_RAM_948	reg_define.h	4736;"	d
REG_DPTX_HDCP_REVOC_RAM_949	reg_define.h	4737;"	d
REG_DPTX_HDCP_REVOC_RAM_95	reg_define.h	3883;"	d
REG_DPTX_HDCP_REVOC_RAM_950	reg_define.h	4738;"	d
REG_DPTX_HDCP_REVOC_RAM_951	reg_define.h	4739;"	d
REG_DPTX_HDCP_REVOC_RAM_952	reg_define.h	4740;"	d
REG_DPTX_HDCP_REVOC_RAM_953	reg_define.h	4741;"	d
REG_DPTX_HDCP_REVOC_RAM_954	reg_define.h	4742;"	d
REG_DPTX_HDCP_REVOC_RAM_955	reg_define.h	4743;"	d
REG_DPTX_HDCP_REVOC_RAM_956	reg_define.h	4744;"	d
REG_DPTX_HDCP_REVOC_RAM_957	reg_define.h	4745;"	d
REG_DPTX_HDCP_REVOC_RAM_958	reg_define.h	4746;"	d
REG_DPTX_HDCP_REVOC_RAM_959	reg_define.h	4747;"	d
REG_DPTX_HDCP_REVOC_RAM_96	reg_define.h	3884;"	d
REG_DPTX_HDCP_REVOC_RAM_960	reg_define.h	4748;"	d
REG_DPTX_HDCP_REVOC_RAM_961	reg_define.h	4749;"	d
REG_DPTX_HDCP_REVOC_RAM_962	reg_define.h	4750;"	d
REG_DPTX_HDCP_REVOC_RAM_963	reg_define.h	4751;"	d
REG_DPTX_HDCP_REVOC_RAM_964	reg_define.h	4752;"	d
REG_DPTX_HDCP_REVOC_RAM_965	reg_define.h	4753;"	d
REG_DPTX_HDCP_REVOC_RAM_966	reg_define.h	4754;"	d
REG_DPTX_HDCP_REVOC_RAM_967	reg_define.h	4755;"	d
REG_DPTX_HDCP_REVOC_RAM_968	reg_define.h	4756;"	d
REG_DPTX_HDCP_REVOC_RAM_969	reg_define.h	4757;"	d
REG_DPTX_HDCP_REVOC_RAM_97	reg_define.h	3885;"	d
REG_DPTX_HDCP_REVOC_RAM_970	reg_define.h	4758;"	d
REG_DPTX_HDCP_REVOC_RAM_971	reg_define.h	4759;"	d
REG_DPTX_HDCP_REVOC_RAM_972	reg_define.h	4760;"	d
REG_DPTX_HDCP_REVOC_RAM_973	reg_define.h	4761;"	d
REG_DPTX_HDCP_REVOC_RAM_974	reg_define.h	4762;"	d
REG_DPTX_HDCP_REVOC_RAM_975	reg_define.h	4763;"	d
REG_DPTX_HDCP_REVOC_RAM_976	reg_define.h	4764;"	d
REG_DPTX_HDCP_REVOC_RAM_977	reg_define.h	4765;"	d
REG_DPTX_HDCP_REVOC_RAM_978	reg_define.h	4766;"	d
REG_DPTX_HDCP_REVOC_RAM_979	reg_define.h	4767;"	d
REG_DPTX_HDCP_REVOC_RAM_98	reg_define.h	3886;"	d
REG_DPTX_HDCP_REVOC_RAM_980	reg_define.h	4768;"	d
REG_DPTX_HDCP_REVOC_RAM_981	reg_define.h	4769;"	d
REG_DPTX_HDCP_REVOC_RAM_982	reg_define.h	4770;"	d
REG_DPTX_HDCP_REVOC_RAM_983	reg_define.h	4771;"	d
REG_DPTX_HDCP_REVOC_RAM_984	reg_define.h	4772;"	d
REG_DPTX_HDCP_REVOC_RAM_985	reg_define.h	4773;"	d
REG_DPTX_HDCP_REVOC_RAM_986	reg_define.h	4774;"	d
REG_DPTX_HDCP_REVOC_RAM_987	reg_define.h	4775;"	d
REG_DPTX_HDCP_REVOC_RAM_988	reg_define.h	4776;"	d
REG_DPTX_HDCP_REVOC_RAM_989	reg_define.h	4777;"	d
REG_DPTX_HDCP_REVOC_RAM_99	reg_define.h	3887;"	d
REG_DPTX_HDCP_REVOC_RAM_990	reg_define.h	4778;"	d
REG_DPTX_HDCP_REVOC_RAM_991	reg_define.h	4779;"	d
REG_DPTX_HDCP_REVOC_RAM_992	reg_define.h	4780;"	d
REG_DPTX_HDCP_REVOC_RAM_993	reg_define.h	4781;"	d
REG_DPTX_HDCP_REVOC_RAM_994	reg_define.h	4782;"	d
REG_DPTX_HDCP_REVOC_RAM_995	reg_define.h	4783;"	d
REG_DPTX_HDCP_REVOC_RAM_996	reg_define.h	4784;"	d
REG_DPTX_HDCP_REVOC_RAM_997	reg_define.h	4785;"	d
REG_DPTX_HDCP_REVOC_RAM_998	reg_define.h	4786;"	d
REG_DPTX_HDCP_REVOC_RAM_999	reg_define.h	4787;"	d
REG_DPTX_HPD_INTERRUPT_ENABLE	reg_define.h	3781;"	d
REG_DPTX_HPD_STATUS	reg_define.h	3780;"	d
REG_DPTX_ID	reg_define.h	3577;"	d
REG_DPTX_MST_VCP_TABLE_REG_0	reg_define.h	3583;"	d
REG_DPTX_MST_VCP_TABLE_REG_1	reg_define.h	3584;"	d
REG_DPTX_MST_VCP_TABLE_REG_2	reg_define.h	3585;"	d
REG_DPTX_MST_VCP_TABLE_REG_3	reg_define.h	3586;"	d
REG_DPTX_MST_VCP_TABLE_REG_4	reg_define.h	3587;"	d
REG_DPTX_MST_VCP_TABLE_REG_5	reg_define.h	3588;"	d
REG_DPTX_MST_VCP_TABLE_REG_6	reg_define.h	3589;"	d
REG_DPTX_MST_VCP_TABLE_REG_7	reg_define.h	3590;"	d
REG_DPTX_MVID_CONFIG1	reg_define.h	3607;"	d
REG_DPTX_MVID_CONFIG2	reg_define.h	3608;"	d
REG_DPTX_PHYIF_CTRL	reg_define.h	3759;"	d
REG_DPTX_PHYIF_PWRDOWN_CTRL	reg_define.h	3765;"	d
REG_DPTX_PHY_TX_EQ	reg_define.h	3760;"	d
REG_DPTX_SDP_DB3_DB0	reg_define.h	2926;"	d
REG_DPTX_SDP_DB7_DB4	reg_define.h	2927;"	d
REG_DPTX_SDP_DB8	reg_define.h	2928;"	d
REG_DPTX_SDP_HB3_HB0	reg_define.h	2925;"	d
REG_DPTX_SDP_HORIZONTAL_CTRL	reg_define.h	3611;"	d
REG_DPTX_SDP_MANUAL_CTRL	reg_define.h	3613;"	d
REG_DPTX_SDP_REGISTER_BANK_0	reg_define.h	3615;"	d
REG_DPTX_SDP_REGISTER_BANK_1	reg_define.h	3616;"	d
REG_DPTX_SDP_REGISTER_BANK_10	reg_define.h	3625;"	d
REG_DPTX_SDP_REGISTER_BANK_100	reg_define.h	3715;"	d
REG_DPTX_SDP_REGISTER_BANK_101	reg_define.h	3716;"	d
REG_DPTX_SDP_REGISTER_BANK_102	reg_define.h	3717;"	d
REG_DPTX_SDP_REGISTER_BANK_103	reg_define.h	3718;"	d
REG_DPTX_SDP_REGISTER_BANK_104	reg_define.h	3719;"	d
REG_DPTX_SDP_REGISTER_BANK_105	reg_define.h	3720;"	d
REG_DPTX_SDP_REGISTER_BANK_106	reg_define.h	3721;"	d
REG_DPTX_SDP_REGISTER_BANK_107	reg_define.h	3722;"	d
REG_DPTX_SDP_REGISTER_BANK_108	reg_define.h	3723;"	d
REG_DPTX_SDP_REGISTER_BANK_109	reg_define.h	3724;"	d
REG_DPTX_SDP_REGISTER_BANK_11	reg_define.h	3626;"	d
REG_DPTX_SDP_REGISTER_BANK_110	reg_define.h	3725;"	d
REG_DPTX_SDP_REGISTER_BANK_111	reg_define.h	3726;"	d
REG_DPTX_SDP_REGISTER_BANK_112	reg_define.h	3727;"	d
REG_DPTX_SDP_REGISTER_BANK_113	reg_define.h	3728;"	d
REG_DPTX_SDP_REGISTER_BANK_114	reg_define.h	3729;"	d
REG_DPTX_SDP_REGISTER_BANK_115	reg_define.h	3730;"	d
REG_DPTX_SDP_REGISTER_BANK_116	reg_define.h	3731;"	d
REG_DPTX_SDP_REGISTER_BANK_117	reg_define.h	3732;"	d
REG_DPTX_SDP_REGISTER_BANK_118	reg_define.h	3733;"	d
REG_DPTX_SDP_REGISTER_BANK_119	reg_define.h	3734;"	d
REG_DPTX_SDP_REGISTER_BANK_12	reg_define.h	3627;"	d
REG_DPTX_SDP_REGISTER_BANK_120	reg_define.h	3735;"	d
REG_DPTX_SDP_REGISTER_BANK_121	reg_define.h	3736;"	d
REG_DPTX_SDP_REGISTER_BANK_122	reg_define.h	3737;"	d
REG_DPTX_SDP_REGISTER_BANK_123	reg_define.h	3738;"	d
REG_DPTX_SDP_REGISTER_BANK_124	reg_define.h	3739;"	d
REG_DPTX_SDP_REGISTER_BANK_125	reg_define.h	3740;"	d
REG_DPTX_SDP_REGISTER_BANK_126	reg_define.h	3741;"	d
REG_DPTX_SDP_REGISTER_BANK_127	reg_define.h	3742;"	d
REG_DPTX_SDP_REGISTER_BANK_128	reg_define.h	3743;"	d
REG_DPTX_SDP_REGISTER_BANK_129	reg_define.h	3744;"	d
REG_DPTX_SDP_REGISTER_BANK_13	reg_define.h	3628;"	d
REG_DPTX_SDP_REGISTER_BANK_130	reg_define.h	3745;"	d
REG_DPTX_SDP_REGISTER_BANK_131	reg_define.h	3746;"	d
REG_DPTX_SDP_REGISTER_BANK_132	reg_define.h	3747;"	d
REG_DPTX_SDP_REGISTER_BANK_133	reg_define.h	3748;"	d
REG_DPTX_SDP_REGISTER_BANK_134	reg_define.h	3749;"	d
REG_DPTX_SDP_REGISTER_BANK_135	reg_define.h	3750;"	d
REG_DPTX_SDP_REGISTER_BANK_136	reg_define.h	3751;"	d
REG_DPTX_SDP_REGISTER_BANK_137	reg_define.h	3752;"	d
REG_DPTX_SDP_REGISTER_BANK_138	reg_define.h	3753;"	d
REG_DPTX_SDP_REGISTER_BANK_139	reg_define.h	3754;"	d
REG_DPTX_SDP_REGISTER_BANK_14	reg_define.h	3629;"	d
REG_DPTX_SDP_REGISTER_BANK_140	reg_define.h	3755;"	d
REG_DPTX_SDP_REGISTER_BANK_141	reg_define.h	3756;"	d
REG_DPTX_SDP_REGISTER_BANK_142	reg_define.h	3757;"	d
REG_DPTX_SDP_REGISTER_BANK_143	reg_define.h	3758;"	d
REG_DPTX_SDP_REGISTER_BANK_15	reg_define.h	3630;"	d
REG_DPTX_SDP_REGISTER_BANK_16	reg_define.h	3631;"	d
REG_DPTX_SDP_REGISTER_BANK_17	reg_define.h	3632;"	d
REG_DPTX_SDP_REGISTER_BANK_18	reg_define.h	3633;"	d
REG_DPTX_SDP_REGISTER_BANK_19	reg_define.h	3634;"	d
REG_DPTX_SDP_REGISTER_BANK_2	reg_define.h	3617;"	d
REG_DPTX_SDP_REGISTER_BANK_20	reg_define.h	3635;"	d
REG_DPTX_SDP_REGISTER_BANK_21	reg_define.h	3636;"	d
REG_DPTX_SDP_REGISTER_BANK_22	reg_define.h	3637;"	d
REG_DPTX_SDP_REGISTER_BANK_23	reg_define.h	3638;"	d
REG_DPTX_SDP_REGISTER_BANK_24	reg_define.h	3639;"	d
REG_DPTX_SDP_REGISTER_BANK_25	reg_define.h	3640;"	d
REG_DPTX_SDP_REGISTER_BANK_26	reg_define.h	3641;"	d
REG_DPTX_SDP_REGISTER_BANK_27	reg_define.h	3642;"	d
REG_DPTX_SDP_REGISTER_BANK_28	reg_define.h	3643;"	d
REG_DPTX_SDP_REGISTER_BANK_29	reg_define.h	3644;"	d
REG_DPTX_SDP_REGISTER_BANK_3	reg_define.h	3618;"	d
REG_DPTX_SDP_REGISTER_BANK_30	reg_define.h	3645;"	d
REG_DPTX_SDP_REGISTER_BANK_31	reg_define.h	3646;"	d
REG_DPTX_SDP_REGISTER_BANK_32	reg_define.h	3647;"	d
REG_DPTX_SDP_REGISTER_BANK_33	reg_define.h	3648;"	d
REG_DPTX_SDP_REGISTER_BANK_34	reg_define.h	3649;"	d
REG_DPTX_SDP_REGISTER_BANK_35	reg_define.h	3650;"	d
REG_DPTX_SDP_REGISTER_BANK_36	reg_define.h	3651;"	d
REG_DPTX_SDP_REGISTER_BANK_37	reg_define.h	3652;"	d
REG_DPTX_SDP_REGISTER_BANK_38	reg_define.h	3653;"	d
REG_DPTX_SDP_REGISTER_BANK_39	reg_define.h	3654;"	d
REG_DPTX_SDP_REGISTER_BANK_4	reg_define.h	3619;"	d
REG_DPTX_SDP_REGISTER_BANK_40	reg_define.h	3655;"	d
REG_DPTX_SDP_REGISTER_BANK_41	reg_define.h	3656;"	d
REG_DPTX_SDP_REGISTER_BANK_42	reg_define.h	3657;"	d
REG_DPTX_SDP_REGISTER_BANK_43	reg_define.h	3658;"	d
REG_DPTX_SDP_REGISTER_BANK_44	reg_define.h	3659;"	d
REG_DPTX_SDP_REGISTER_BANK_45	reg_define.h	3660;"	d
REG_DPTX_SDP_REGISTER_BANK_46	reg_define.h	3661;"	d
REG_DPTX_SDP_REGISTER_BANK_47	reg_define.h	3662;"	d
REG_DPTX_SDP_REGISTER_BANK_48	reg_define.h	3663;"	d
REG_DPTX_SDP_REGISTER_BANK_49	reg_define.h	3664;"	d
REG_DPTX_SDP_REGISTER_BANK_5	reg_define.h	3620;"	d
REG_DPTX_SDP_REGISTER_BANK_50	reg_define.h	3665;"	d
REG_DPTX_SDP_REGISTER_BANK_51	reg_define.h	3666;"	d
REG_DPTX_SDP_REGISTER_BANK_52	reg_define.h	3667;"	d
REG_DPTX_SDP_REGISTER_BANK_53	reg_define.h	3668;"	d
REG_DPTX_SDP_REGISTER_BANK_54	reg_define.h	3669;"	d
REG_DPTX_SDP_REGISTER_BANK_55	reg_define.h	3670;"	d
REG_DPTX_SDP_REGISTER_BANK_56	reg_define.h	3671;"	d
REG_DPTX_SDP_REGISTER_BANK_57	reg_define.h	3672;"	d
REG_DPTX_SDP_REGISTER_BANK_58	reg_define.h	3673;"	d
REG_DPTX_SDP_REGISTER_BANK_59	reg_define.h	3674;"	d
REG_DPTX_SDP_REGISTER_BANK_6	reg_define.h	3621;"	d
REG_DPTX_SDP_REGISTER_BANK_60	reg_define.h	3675;"	d
REG_DPTX_SDP_REGISTER_BANK_61	reg_define.h	3676;"	d
REG_DPTX_SDP_REGISTER_BANK_62	reg_define.h	3677;"	d
REG_DPTX_SDP_REGISTER_BANK_63	reg_define.h	3678;"	d
REG_DPTX_SDP_REGISTER_BANK_64	reg_define.h	3679;"	d
REG_DPTX_SDP_REGISTER_BANK_65	reg_define.h	3680;"	d
REG_DPTX_SDP_REGISTER_BANK_66	reg_define.h	3681;"	d
REG_DPTX_SDP_REGISTER_BANK_67	reg_define.h	3682;"	d
REG_DPTX_SDP_REGISTER_BANK_68	reg_define.h	3683;"	d
REG_DPTX_SDP_REGISTER_BANK_69	reg_define.h	3684;"	d
REG_DPTX_SDP_REGISTER_BANK_7	reg_define.h	3622;"	d
REG_DPTX_SDP_REGISTER_BANK_70	reg_define.h	3685;"	d
REG_DPTX_SDP_REGISTER_BANK_71	reg_define.h	3686;"	d
REG_DPTX_SDP_REGISTER_BANK_72	reg_define.h	3687;"	d
REG_DPTX_SDP_REGISTER_BANK_73	reg_define.h	3688;"	d
REG_DPTX_SDP_REGISTER_BANK_74	reg_define.h	3689;"	d
REG_DPTX_SDP_REGISTER_BANK_75	reg_define.h	3690;"	d
REG_DPTX_SDP_REGISTER_BANK_76	reg_define.h	3691;"	d
REG_DPTX_SDP_REGISTER_BANK_77	reg_define.h	3692;"	d
REG_DPTX_SDP_REGISTER_BANK_78	reg_define.h	3693;"	d
REG_DPTX_SDP_REGISTER_BANK_79	reg_define.h	3694;"	d
REG_DPTX_SDP_REGISTER_BANK_8	reg_define.h	3623;"	d
REG_DPTX_SDP_REGISTER_BANK_80	reg_define.h	3695;"	d
REG_DPTX_SDP_REGISTER_BANK_81	reg_define.h	3696;"	d
REG_DPTX_SDP_REGISTER_BANK_82	reg_define.h	3697;"	d
REG_DPTX_SDP_REGISTER_BANK_83	reg_define.h	3698;"	d
REG_DPTX_SDP_REGISTER_BANK_84	reg_define.h	3699;"	d
REG_DPTX_SDP_REGISTER_BANK_85	reg_define.h	3700;"	d
REG_DPTX_SDP_REGISTER_BANK_86	reg_define.h	3701;"	d
REG_DPTX_SDP_REGISTER_BANK_87	reg_define.h	3702;"	d
REG_DPTX_SDP_REGISTER_BANK_88	reg_define.h	3703;"	d
REG_DPTX_SDP_REGISTER_BANK_89	reg_define.h	3704;"	d
REG_DPTX_SDP_REGISTER_BANK_9	reg_define.h	3624;"	d
REG_DPTX_SDP_REGISTER_BANK_90	reg_define.h	3705;"	d
REG_DPTX_SDP_REGISTER_BANK_91	reg_define.h	3706;"	d
REG_DPTX_SDP_REGISTER_BANK_92	reg_define.h	3707;"	d
REG_DPTX_SDP_REGISTER_BANK_93	reg_define.h	3708;"	d
REG_DPTX_SDP_REGISTER_BANK_94	reg_define.h	3709;"	d
REG_DPTX_SDP_REGISTER_BANK_95	reg_define.h	3710;"	d
REG_DPTX_SDP_REGISTER_BANK_96	reg_define.h	3711;"	d
REG_DPTX_SDP_REGISTER_BANK_97	reg_define.h	3712;"	d
REG_DPTX_SDP_REGISTER_BANK_98	reg_define.h	3713;"	d
REG_DPTX_SDP_REGISTER_BANK_99	reg_define.h	3714;"	d
REG_DPTX_SDP_STATUS_EN	reg_define.h	3614;"	d
REG_DPTX_SDP_STATUS_REGISTER	reg_define.h	3612;"	d
REG_DPTX_SDP_VERTICAL_CTRL	reg_define.h	3610;"	d
REG_DPTX_SOFT_RESET_CTRL	reg_define.h	3582;"	d
REG_DPTX_TYPEC_CTRL	reg_define.h	3775;"	d
REG_DPTX_VERSION_NUMBER	reg_define.h	3575;"	d
REG_DPTX_VERSION_TYPE	reg_define.h	3576;"	d
REG_DPTX_VG_CB_COLOR_A_1	reg_define.h	5245;"	d
REG_DPTX_VG_CB_COLOR_A_2	reg_define.h	5246;"	d
REG_DPTX_VG_CB_COLOR_B_1	reg_define.h	5247;"	d
REG_DPTX_VG_CB_COLOR_B_2	reg_define.h	5248;"	d
REG_DPTX_VG_CB_PATTERN_CONFIG	reg_define.h	5244;"	d
REG_DPTX_VG_CONFIG1	reg_define.h	5234;"	d
REG_DPTX_VG_CONFIG2	reg_define.h	5235;"	d
REG_DPTX_VG_CONFIG3	reg_define.h	5236;"	d
REG_DPTX_VG_CONFIG4	reg_define.h	5237;"	d
REG_DPTX_VG_CONFIG5	reg_define.h	5238;"	d
REG_DPTX_VG_CONFIG6	reg_define.h	5239;"	d
REG_DPTX_VG_RAM_ADDR	reg_define.h	5240;"	d
REG_DPTX_VG_SWRST	reg_define.h	5233;"	d
REG_DPTX_VG_WRT_RAM_CTRL	reg_define.h	5241;"	d
REG_DPTX_VG_WRT_RAM_DATA	reg_define.h	5242;"	d
REG_DPTX_VG_WRT_RAM_STOP_ADDR	reg_define.h	5243;"	d
REG_DPTX_VIDEO_CONFIG1	reg_define.h	3598;"	d
REG_DPTX_VIDEO_CONFIG2	reg_define.h	3599;"	d
REG_DPTX_VIDEO_CONFIG3	reg_define.h	3600;"	d
REG_DPTX_VIDEO_CONFIG4	reg_define.h	3601;"	d
REG_DPTX_VIDEO_CONFIG5	reg_define.h	3602;"	d
REG_DPTX_VIDEO_HBLANK_INTERVAL	reg_define.h	3606;"	d
REG_DPTX_VIDEO_MSA1	reg_define.h	3603;"	d
REG_DPTX_VIDEO_MSA2	reg_define.h	3604;"	d
REG_DPTX_VIDEO_MSA3	reg_define.h	3605;"	d
REG_DPTX_VINPUT_POLARITY_CTRL	reg_define.h	3597;"	d
REG_DPTX_VSAMPLE_CTRL	reg_define.h	3594;"	d
REG_DPTX_VSAMPLE_STUFF_CTRL1	reg_define.h	3595;"	d
REG_DPTX_VSAMPLE_STUFF_CTRL2	reg_define.h	3596;"	d
REG_DP_AUX	reg_define.h	3501;"	d
REG_DP_CRG_DPPLL_CAL_CTRL	reg_define.h	787;"	d
REG_DP_CRG_DPPLL_CAL_STS	reg_define.h	788;"	d
REG_DP_CRG_DPPLL_DIV	reg_define.h	780;"	d
REG_DP_CRG_DPPLL_FRAC	reg_define.h	783;"	d
REG_DP_CRG_DPPLL_GLBCTRL	reg_define.h	784;"	d
REG_DP_CRG_DPPLL_POSTDIV01	reg_define.h	781;"	d
REG_DP_CRG_DPPLL_POSTDIV2345	reg_define.h	782;"	d
REG_DP_CRG_DPPLL_RSVCTRL	reg_define.h	786;"	d
REG_DP_CRG_DPPLL_STS	reg_define.h	785;"	d
REG_DP_CRG_DP_RSV	reg_define.h	790;"	d
REG_DP_CRG_DP_SWRST	reg_define.h	789;"	d
REG_DP_DPK_MUX	reg_define.h	3514;"	d
REG_DP_DPTX_CFG	reg_define.h	3513;"	d
REG_DP_DUK_WORD0	reg_define.h	3508;"	d
REG_DP_DUK_WORD1	reg_define.h	3509;"	d
REG_DP_DUK_WORD2	reg_define.h	3510;"	d
REG_DP_DUK_WORD3	reg_define.h	3511;"	d
REG_DP_KPF_WORD0	reg_define.h	3504;"	d
REG_DP_KPF_WORD1	reg_define.h	3505;"	d
REG_DP_KPF_WORD2	reg_define.h	3506;"	d
REG_DP_KPF_WORD3	reg_define.h	3507;"	d
REG_DP_MESSAGEBUS0	reg_define.h	3519;"	d
REG_DP_MESSAGEBUS0_RDATA	reg_define.h	3572;"	d
REG_DP_MESSAGEBUS1	reg_define.h	3520;"	d
REG_DP_MESSAGEBUS1_RDATA	reg_define.h	3573;"	d
REG_DP_PHY_LANE_CFG	reg_define.h	3518;"	d
REG_DP_PHY_STATUS	reg_define.h	3517;"	d
REG_DP_PIPE_CFG	reg_define.h	3512;"	d
REG_DP_PIPE_TX_CFG	reg_define.h	3516;"	d
REG_DP_SRAM	reg_define.h	3515;"	d
REG_DP_TRNG	reg_define.h	3502;"	d
REG_DP_TRNG_AUTO_AGE	reg_define.h	5382;"	d
REG_DP_TRNG_AUTO_RQSTS	reg_define.h	5381;"	d
REG_DP_TRNG_BUILD_CFG0	reg_define.h	5384;"	d
REG_DP_TRNG_CONTROL	reg_define.h	3503;"	d
REG_DP_TRNG_COREKIT_REL	reg_define.h	5363;"	d
REG_DP_TRNG_CTRL	reg_define.h	5357;"	d
REG_DP_TRNG_FEATURES	reg_define.h	5364;"	d
REG_DP_TRNG_IE	reg_define.h	5361;"	d
REG_DP_TRNG_ISTAT	reg_define.h	5362;"	d
REG_DP_TRNG_MODE	reg_define.h	5359;"	d
REG_DP_TRNG_RAND0	reg_define.h	5365;"	d
REG_DP_TRNG_RAND1	reg_define.h	5366;"	d
REG_DP_TRNG_RAND2	reg_define.h	5367;"	d
REG_DP_TRNG_RAND3	reg_define.h	5368;"	d
REG_DP_TRNG_RAND4	reg_define.h	5369;"	d
REG_DP_TRNG_RAND5	reg_define.h	5370;"	d
REG_DP_TRNG_RAND6	reg_define.h	5371;"	d
REG_DP_TRNG_RAND7	reg_define.h	5372;"	d
REG_DP_TRNG_SEED0	reg_define.h	5373;"	d
REG_DP_TRNG_SEED1	reg_define.h	5374;"	d
REG_DP_TRNG_SEED2	reg_define.h	5375;"	d
REG_DP_TRNG_SEED3	reg_define.h	5376;"	d
REG_DP_TRNG_SEED4	reg_define.h	5377;"	d
REG_DP_TRNG_SEED5	reg_define.h	5378;"	d
REG_DP_TRNG_SEED6	reg_define.h	5379;"	d
REG_DP_TRNG_SEED7	reg_define.h	5380;"	d
REG_DP_TRNG_SMODE	reg_define.h	5360;"	d
REG_DP_TRNG_STAT	reg_define.h	5358;"	d
REG_DP_TRNG_TIME_TO_SEED	reg_define.h	5383;"	d
REG_DSC_BLK0	reg_define.h	168;"	d
REG_DSC_BLK1	reg_define.h	169;"	d
REG_DSC_BLK2	reg_define.h	170;"	d
REG_DSC_CFG_REG0	reg_define.h	153;"	d
REG_DSC_CFG_REG1	reg_define.h	154;"	d
REG_DSC_CFG_REG2	reg_define.h	155;"	d
REG_DSC_CFG_REG3	reg_define.h	156;"	d
REG_DSC_CLK_CNT_GATE	reg_define.h	178;"	d
REG_DSC_CRC2	reg_define.h	3476;"	d
REG_DSC_CTRL0	reg_define.h	157;"	d
REG_DSC_CTRL1	reg_define.h	158;"	d
REG_DSC_ERS	reg_define.h	166;"	d
REG_DSC_NMEM	reg_define.h	167;"	d
REG_DSC_PPS0	reg_define.h	128;"	d
REG_DSC_PPS12	reg_define.h	131;"	d
REG_DSC_PPS16	reg_define.h	132;"	d
REG_DSC_PPS20	reg_define.h	133;"	d
REG_DSC_PPS24	reg_define.h	134;"	d
REG_DSC_PPS28	reg_define.h	135;"	d
REG_DSC_PPS32	reg_define.h	136;"	d
REG_DSC_PPS36	reg_define.h	137;"	d
REG_DSC_PPS4	reg_define.h	129;"	d
REG_DSC_PPS40	reg_define.h	138;"	d
REG_DSC_PPS44	reg_define.h	139;"	d
REG_DSC_PPS48	reg_define.h	140;"	d
REG_DSC_PPS52	reg_define.h	141;"	d
REG_DSC_PPS56	reg_define.h	142;"	d
REG_DSC_PPS60	reg_define.h	143;"	d
REG_DSC_PPS64	reg_define.h	144;"	d
REG_DSC_PPS68	reg_define.h	145;"	d
REG_DSC_PPS72	reg_define.h	146;"	d
REG_DSC_PPS76	reg_define.h	147;"	d
REG_DSC_PPS8	reg_define.h	130;"	d
REG_DSC_PPS80	reg_define.h	148;"	d
REG_DSC_PPS84	reg_define.h	149;"	d
REG_DSC_PPS88	reg_define.h	150;"	d
REG_DSC_PPS92	reg_define.h	151;"	d
REG_DSC_SPM	reg_define.h	165;"	d
REG_DSC_STS0	reg_define.h	159;"	d
REG_DSC_STS1	reg_define.h	160;"	d
REG_DSC_STS10	reg_define.h	175;"	d
REG_DSC_STS11	reg_define.h	176;"	d
REG_DSC_STS2	reg_define.h	161;"	d
REG_DSC_STS3	reg_define.h	162;"	d
REG_DSC_STS4	reg_define.h	163;"	d
REG_DSC_STS5	reg_define.h	164;"	d
REG_DSC_STS6	reg_define.h	171;"	d
REG_DSC_STS7	reg_define.h	172;"	d
REG_DSC_STS8	reg_define.h	173;"	d
REG_DSC_STS9	reg_define.h	174;"	d
REG_DSC_VERSION	reg_define.h	152;"	d
REG_DSP_ATADESCRIPTOR	reg_define.h	1204;"	d
REG_DSP_AUDGPIOI	reg_define.h	1205;"	d
REG_DSP_AUDGPIOO	reg_define.h	1206;"	d
REG_DSP_AUDIRQ	reg_define.h	1201;"	d
REG_DSP_AUDIRQSTATUS	reg_define.h	1202;"	d
REG_DSP_AUDRUNSTALL	reg_define.h	1203;"	d
REG_DSP_AUD_PFAULT_INFO	reg_define.h	1212;"	d
REG_DSP_BUF_ADDR	reg_define.h	1208;"	d
REG_DSP_BUF_HW_RPTR	reg_define.h	1210;"	d
REG_DSP_BUF_SIZE	reg_define.h	1207;"	d
REG_DSP_BUF_SW_WPTR	reg_define.h	1209;"	d
REG_DSP_PCONTROL	reg_define.h	1199;"	d
REG_DSP_PRID	reg_define.h	1197;"	d
REG_DSP_RESETVEC	reg_define.h	1198;"	d
REG_DUMMY_CH_ADDR_H	mt-emu-mtdma-bare.h	72;"	d
REG_DUMMY_CH_ADDR_L	mt-emu-mtdma-bare.h	71;"	d
REG_EFUSE_CTRL_NAON_DELAY_TIME	reg_define.h	375;"	d
REG_EFUSE_CTRL_NOT_UES0	reg_define.h	376;"	d
REG_EFUSE_CTRL_NOT_UES1	reg_define.h	377;"	d
REG_EFUSE_CTRL_REGRW_EFUSE_OPERATION	reg_define.h	367;"	d
REG_EFUSE_CTRL_REGRW_EFUSE_RDATA	reg_define.h	365;"	d
REG_EFUSE_CTRL_REGRW_EFUSE_STATE	reg_define.h	366;"	d
REG_EFUSE_CTRL_REPAIR_BUSY_GRP0	reg_define.h	371;"	d
REG_EFUSE_CTRL_REPAIR_BUSY_GRP1	reg_define.h	372;"	d
REG_EFUSE_CTRL_REPAIR_BUSY_GRP2	reg_define.h	373;"	d
REG_EFUSE_CTRL_REPAIR_DONE_GRP0	reg_define.h	368;"	d
REG_EFUSE_CTRL_REPAIR_DONE_GRP1	reg_define.h	369;"	d
REG_EFUSE_CTRL_REPAIR_DONE_GRP2	reg_define.h	370;"	d
REG_EFUSE_CTRL_REPAIR_STATE	reg_define.h	374;"	d
REG_EFUSE_CTRL_SW_EFUSE_REPAIR_CTRL	reg_define.h	361;"	d
REG_EFUSE_CTRL_SW_PWR_DOMGRP0EN	reg_define.h	362;"	d
REG_EFUSE_CTRL_SW_PWR_DOMGRP1EN	reg_define.h	363;"	d
REG_EFUSE_CTRL_SW_PWR_DOMGRP2EN	reg_define.h	364;"	d
REG_EFUSE_MEM_VAL	reg_define.h	342;"	d
REG_EFUSE_MREG_DEVICE_INFO	reg_define.h	357;"	d
REG_EFUSE_MREG_EFUSE_CHIP_CAL_CFG	reg_define.h	353;"	d
REG_EFUSE_MREG_EFUSE_CHIP_CFG	reg_define.h	352;"	d
REG_EFUSE_MREG_EFUSE_CHIP_CFG_2	reg_define.h	358;"	d
REG_EFUSE_MREG_EFUSE_CHIP_FS_CFG	reg_define.h	354;"	d
REG_EFUSE_MREG_EFUSE_CHIP_FUNC_CTRL	reg_define.h	347;"	d
REG_EFUSE_MREG_EFUSE_CHIP_ID0	reg_define.h	350;"	d
REG_EFUSE_MREG_EFUSE_CHIP_ID1	reg_define.h	351;"	d
REG_EFUSE_MREG_EFUSE_CONTENT_MIRR5	reg_define.h	348;"	d
REG_EFUSE_MREG_EFUSE_CONTENT_MIRR6	reg_define.h	349;"	d
REG_EFUSE_MREG_EFUSE_DOMAIN_REPAIR_EN0	reg_define.h	344;"	d
REG_EFUSE_MREG_EFUSE_DOMAIN_REPAIR_EN1	reg_define.h	345;"	d
REG_EFUSE_MREG_EFUSE_DOMAIN_REPAIR_EN2	reg_define.h	346;"	d
REG_EFUSE_MREG_EFUSE_LOCK_CTRL	reg_define.h	343;"	d
REG_EFUSE_MREG_EFUSE_PROCESS_VALUE_0	reg_define.h	355;"	d
REG_EFUSE_MREG_EFUSE_PROCESS_VALUE_1	reg_define.h	356;"	d
REG_EXT_SDP_CFG	reg_define.h	3525;"	d
REG_FEC_DBGPWR_CTRL	reg_define.h	5441;"	d
REG_FEC_GIC_CFGSDISABLE	reg_define.h	5442;"	d
REG_FEC_INTERRUPT_MASK	reg_define.h	5444;"	d
REG_FEC_INTERRUPT_STATUS	reg_define.h	5443;"	d
REG_FEC_L2_FLUSH	reg_define.h	5440;"	d
REG_FEC_RVBARADDR0	reg_define.h	5436;"	d
REG_FEC_RVBARADDR1	reg_define.h	5437;"	d
REG_FEC_RVBARADDR2	reg_define.h	5438;"	d
REG_FEC_RVBARADDR3	reg_define.h	5439;"	d
REG_FEC_UART_ADDR_OFFSET	reg_define.h	403;"	d
REG_FEC_WDOG_INTERRUPT_MASK	reg_define.h	5446;"	d
REG_FEC_WDOG_INTERRUPT_STATUS	reg_define.h	5445;"	d
REG_FE_AMT_ADDR_LINK_ENABLE	reg_define.h	896;"	d
REG_FE_AMT_ADDR_MODE_CTRL	reg_define.h	895;"	d
REG_FE_AMT_AR_CACHE	reg_define.h	902;"	d
REG_FE_AMT_AW_CACHE	reg_define.h	901;"	d
REG_FE_AMT_MTLINK_ROUTING_CFG	reg_define.h	900;"	d
REG_FE_AMT_ROUTING_TABLE_0	reg_define.h	898;"	d
REG_FE_AMT_ROUTING_TABLE_1	reg_define.h	899;"	d
REG_FE_AMT_ROUTING_TABLE_SYNC	reg_define.h	897;"	d
REG_FE_TIMER_TMR0DH	reg_define.h	2572;"	d
REG_FE_TIMER_TMR0DL	reg_define.h	2571;"	d
REG_FE_TIMER_TMR0TGTH	reg_define.h	2570;"	d
REG_FE_TIMER_TMR0TGTL	reg_define.h	2569;"	d
REG_FE_TIMER_TMR1D	reg_define.h	2574;"	d
REG_FE_TIMER_TMR1TGT	reg_define.h	2573;"	d
REG_FE_TIMER_TMREN	reg_define.h	2565;"	d
REG_FE_TIMER_TMRMODE	reg_define.h	2568;"	d
REG_FE_TIMER_TMRSTART	reg_define.h	2566;"	d
REG_FE_TIMER_TMRSTOP	reg_define.h	2567;"	d
REG_FE_TIMER_TMR_INTMASK	reg_define.h	2581;"	d
REG_FE_TIMER_TMR_SETMASK	reg_define.h	2582;"	d
REG_FE_TIMER_TMR_SRCPND	reg_define.h	2580;"	d
REG_FE_TIMER_TMR_UNMASK	reg_define.h	2583;"	d
REG_FE_TIMER_WD1D	reg_define.h	2577;"	d
REG_FE_TIMER_WD2D	reg_define.h	2578;"	d
REG_FE_TIMER_WDCLR	reg_define.h	2579;"	d
REG_FE_TIMER_WDTGT	reg_define.h	2575;"	d
REG_FE_TIMER_WDWAIT	reg_define.h	2576;"	d
REG_FE_TS_CIDR3	reg_define.h	1352;"	d
REG_FE_TS_CNTCR	reg_define.h	1347;"	d
REG_FE_TS_CNTCVH	reg_define.h	1350;"	d
REG_FE_TS_CNTCVL	reg_define.h	1349;"	d
REG_FE_TS_CNTFID0	reg_define.h	1351;"	d
REG_FE_TS_CNTSR	reg_define.h	1348;"	d
REG_FE_TZC_ACTION	reg_define.h	866;"	d
REG_FE_TZC_INT_CLEAR	reg_define.h	870;"	d
REG_FE_TZC_INT_STATUS	reg_define.h	869;"	d
REG_FE_TZC_KEEPER	reg_define.h	867;"	d
REG_FE_TZC_REGION_ATTRIBUTES	reg_define.h	884;"	d
REG_FE_TZC_REGION_ATTRIBUTES_0	reg_define.h	873;"	d
REG_FE_TZC_REGION_BASE_HIGH	reg_define.h	881;"	d
REG_FE_TZC_REGION_BASE_LOW	reg_define.h	880;"	d
REG_FE_TZC_REGION_RD_LOW_ID_ACCESS	reg_define.h	888;"	d
REG_FE_TZC_REGION_RD_LOW_ID_ACCESS_0	reg_define.h	877;"	d
REG_FE_TZC_REGION_RD_TOP_ID_ACCESS	reg_define.h	889;"	d
REG_FE_TZC_REGION_RD_TOP_ID_ACCESS_0	reg_define.h	878;"	d
REG_FE_TZC_REGION_TOP_HIGH	reg_define.h	883;"	d
REG_FE_TZC_REGION_TOP_HIGH_0	reg_define.h	872;"	d
REG_FE_TZC_REGION_TOP_LOW	reg_define.h	882;"	d
REG_FE_TZC_REGION_TOP_LOW_0	reg_define.h	871;"	d
REG_FE_TZC_REGION_WR_LOW_ID_ACCESS	reg_define.h	886;"	d
REG_FE_TZC_REGION_WR_LOW_ID_ACCESS_0	reg_define.h	875;"	d
REG_FE_TZC_REGION_WR_TOP_ID_ACCESS	reg_define.h	887;"	d
REG_FE_TZC_REGION_WR_TOP_ID_ACCESS_0	reg_define.h	876;"	d
REG_FE_TZC_SPEC_CTRL	reg_define.h	868;"	d
REG_FRC_BCHG_THR0	reg_define.h	2995;"	d
REG_FRC_BCHG_THR1	reg_define.h	2996;"	d
REG_FRC_BCHG_THR2	reg_define.h	2997;"	d
REG_FRC_BCHG_THR3	reg_define.h	2998;"	d
REG_FRC_CTRL	reg_define.h	2993;"	d
REG_FRC_EXP_BITSEL	reg_define.h	2994;"	d
REG_FRC_FRM0_PATTERNBIT0	reg_define.h	2999;"	d
REG_FRC_FRM0_PATTERNBIT1	reg_define.h	3000;"	d
REG_FRC_FRM0_PATTERNBIT2	reg_define.h	3001;"	d
REG_FRC_FRM0_PATTERNBIT3	reg_define.h	3002;"	d
REG_FRC_FRM1_PATTERNBIT0	reg_define.h	3003;"	d
REG_FRC_FRM1_PATTERNBIT1	reg_define.h	3004;"	d
REG_FRC_FRM1_PATTERNBIT2	reg_define.h	3005;"	d
REG_FRC_FRM1_PATTERNBIT3	reg_define.h	3006;"	d
REG_FRC_FRM2_PATTERNBIT0	reg_define.h	3007;"	d
REG_FRC_FRM2_PATTERNBIT1	reg_define.h	3008;"	d
REG_FRC_FRM2_PATTERNBIT2	reg_define.h	3009;"	d
REG_FRC_FRM2_PATTERNBIT3	reg_define.h	3010;"	d
REG_FRC_FRM3_PATTERNBIT0	reg_define.h	3011;"	d
REG_FRC_FRM3_PATTERNBIT1	reg_define.h	3012;"	d
REG_FRC_FRM3_PATTERNBIT2	reg_define.h	3013;"	d
REG_FRC_FRM3_PATTERNBIT3	reg_define.h	3014;"	d
REG_FRC_FRM4_PATTERNBIT0	reg_define.h	3015;"	d
REG_FRC_FRM4_PATTERNBIT1	reg_define.h	3016;"	d
REG_FRC_FRM4_PATTERNBIT2	reg_define.h	3017;"	d
REG_FRC_FRM4_PATTERNBIT3	reg_define.h	3018;"	d
REG_FRC_FRM5_PATTERNBIT0	reg_define.h	3019;"	d
REG_FRC_FRM5_PATTERNBIT1	reg_define.h	3020;"	d
REG_FRC_FRM5_PATTERNBIT2	reg_define.h	3021;"	d
REG_FRC_FRM5_PATTERNBIT3	reg_define.h	3022;"	d
REG_FRC_FRM6_PATTERNBIT0	reg_define.h	3023;"	d
REG_FRC_FRM6_PATTERNBIT1	reg_define.h	3024;"	d
REG_FRC_FRM6_PATTERNBIT2	reg_define.h	3025;"	d
REG_FRC_FRM6_PATTERNBIT3	reg_define.h	3026;"	d
REG_FRC_FRM7_PATTERNBIT0	reg_define.h	3027;"	d
REG_FRC_FRM7_PATTERNBIT1	reg_define.h	3028;"	d
REG_FRC_FRM7_PATTERNBIT2	reg_define.h	3029;"	d
REG_FRC_FRM7_PATTERNBIT3	reg_define.h	3030;"	d
REG_GAMMA_B1_REG1	reg_define.h	2985;"	d
REG_GAMMA_B1_REG2	reg_define.h	2986;"	d
REG_GAMMA_B1_REG4	reg_define.h	2989;"	d
REG_GAMMA_B1_REG5	reg_define.h	2992;"	d
REG_GAMMA_G1_REG1	reg_define.h	2983;"	d
REG_GAMMA_G1_REG2	reg_define.h	2984;"	d
REG_GAMMA_G1_REG4	reg_define.h	2988;"	d
REG_GAMMA_G1_REG5	reg_define.h	2991;"	d
REG_GAMMA_R1_REG1	reg_define.h	2981;"	d
REG_GAMMA_R1_REG2	reg_define.h	2982;"	d
REG_GAMMA_R1_REG4	reg_define.h	2987;"	d
REG_GAMMA_R1_REG5	reg_define.h	2990;"	d
REG_GAMMA_REG	reg_define.h	2980;"	d
REG_GIC_FEC_GICC_ABPR	reg_define.h	3416;"	d
REG_GIC_FEC_GICC_AEOIR	reg_define.h	3418;"	d
REG_GIC_FEC_GICC_AHPPIR	reg_define.h	3419;"	d
REG_GIC_FEC_GICC_AIAR	reg_define.h	3417;"	d
REG_GIC_FEC_GICC_APR0	reg_define.h	3420;"	d
REG_GIC_FEC_GICC_BPR	reg_define.h	3411;"	d
REG_GIC_FEC_GICC_CTLR	reg_define.h	3409;"	d
REG_GIC_FEC_GICC_DIR	reg_define.h	3423;"	d
REG_GIC_FEC_GICC_EOIR	reg_define.h	3413;"	d
REG_GIC_FEC_GICC_HPPIR	reg_define.h	3415;"	d
REG_GIC_FEC_GICC_IAR	reg_define.h	3412;"	d
REG_GIC_FEC_GICC_IIDR	reg_define.h	3422;"	d
REG_GIC_FEC_GICC_NSAPR0	reg_define.h	3421;"	d
REG_GIC_FEC_GICC_PMR	reg_define.h	3410;"	d
REG_GIC_FEC_GICC_RPR	reg_define.h	3414;"	d
REG_GIC_FEC_GICD_CIDR0	reg_define.h	3405;"	d
REG_GIC_FEC_GICD_CIDR1	reg_define.h	3406;"	d
REG_GIC_FEC_GICD_CIDR2	reg_define.h	3407;"	d
REG_GIC_FEC_GICD_CIDR3	reg_define.h	3408;"	d
REG_GIC_FEC_GICD_CPENDSGI	reg_define.h	3395;"	d
REG_GIC_FEC_GICD_CTLR	reg_define.h	3379;"	d
REG_GIC_FEC_GICD_ICACTIVE	reg_define.h	3388;"	d
REG_GIC_FEC_GICD_ICENABLE	reg_define.h	3384;"	d
REG_GIC_FEC_GICD_ICFG	reg_define.h	3391;"	d
REG_GIC_FEC_GICD_ICPEND	reg_define.h	3386;"	d
REG_GIC_FEC_GICD_IGROUP	reg_define.h	3382;"	d
REG_GIC_FEC_GICD_IIDR	reg_define.h	3381;"	d
REG_GIC_FEC_GICD_IPRIORITY	reg_define.h	3389;"	d
REG_GIC_FEC_GICD_ISACTIVE	reg_define.h	3387;"	d
REG_GIC_FEC_GICD_ISENABLE	reg_define.h	3383;"	d
REG_GIC_FEC_GICD_ISPEND	reg_define.h	3385;"	d
REG_GIC_FEC_GICD_ITARGETS	reg_define.h	3390;"	d
REG_GIC_FEC_GICD_PIDR0	reg_define.h	3401;"	d
REG_GIC_FEC_GICD_PIDR1	reg_define.h	3402;"	d
REG_GIC_FEC_GICD_PIDR2	reg_define.h	3403;"	d
REG_GIC_FEC_GICD_PIDR3	reg_define.h	3404;"	d
REG_GIC_FEC_GICD_PIDR4	reg_define.h	3397;"	d
REG_GIC_FEC_GICD_PIDR5	reg_define.h	3398;"	d
REG_GIC_FEC_GICD_PIDR6	reg_define.h	3399;"	d
REG_GIC_FEC_GICD_PIDR7	reg_define.h	3400;"	d
REG_GIC_FEC_GICD_PPISR	reg_define.h	3392;"	d
REG_GIC_FEC_GICD_SGIR	reg_define.h	3394;"	d
REG_GIC_FEC_GICD_SPENDSGI	reg_define.h	3396;"	d
REG_GIC_FEC_GICD_SPISR	reg_define.h	3393;"	d
REG_GIC_FEC_GICD_TYPER	reg_define.h	3380;"	d
REG_GIC_SMC_GICC_ABPR	reg_define.h	3367;"	d
REG_GIC_SMC_GICC_AEOIR	reg_define.h	3369;"	d
REG_GIC_SMC_GICC_AHPPIR	reg_define.h	3370;"	d
REG_GIC_SMC_GICC_AIAR	reg_define.h	3368;"	d
REG_GIC_SMC_GICC_APR0	reg_define.h	3371;"	d
REG_GIC_SMC_GICC_BPR	reg_define.h	3362;"	d
REG_GIC_SMC_GICC_CTLR	reg_define.h	3360;"	d
REG_GIC_SMC_GICC_DIR	reg_define.h	3374;"	d
REG_GIC_SMC_GICC_EOIR	reg_define.h	3364;"	d
REG_GIC_SMC_GICC_HPPIR	reg_define.h	3366;"	d
REG_GIC_SMC_GICC_IAR	reg_define.h	3363;"	d
REG_GIC_SMC_GICC_IIDR	reg_define.h	3373;"	d
REG_GIC_SMC_GICC_NSAPR0	reg_define.h	3372;"	d
REG_GIC_SMC_GICC_PMR	reg_define.h	3361;"	d
REG_GIC_SMC_GICC_RPR	reg_define.h	3365;"	d
REG_GIC_SMC_GICD_CIDR0	reg_define.h	3356;"	d
REG_GIC_SMC_GICD_CIDR1	reg_define.h	3357;"	d
REG_GIC_SMC_GICD_CIDR2	reg_define.h	3358;"	d
REG_GIC_SMC_GICD_CIDR3	reg_define.h	3359;"	d
REG_GIC_SMC_GICD_CPENDSGI	reg_define.h	3346;"	d
REG_GIC_SMC_GICD_CTLR	reg_define.h	3330;"	d
REG_GIC_SMC_GICD_ICACTIVE	reg_define.h	3339;"	d
REG_GIC_SMC_GICD_ICENABLE	reg_define.h	3335;"	d
REG_GIC_SMC_GICD_ICFG	reg_define.h	3342;"	d
REG_GIC_SMC_GICD_ICPEND	reg_define.h	3337;"	d
REG_GIC_SMC_GICD_IGROUP	reg_define.h	3333;"	d
REG_GIC_SMC_GICD_IIDR	reg_define.h	3332;"	d
REG_GIC_SMC_GICD_IPRIORITY	reg_define.h	3340;"	d
REG_GIC_SMC_GICD_ISACTIVE	reg_define.h	3338;"	d
REG_GIC_SMC_GICD_ISENABLE	reg_define.h	3334;"	d
REG_GIC_SMC_GICD_ISPEND	reg_define.h	3336;"	d
REG_GIC_SMC_GICD_ITARGETS	reg_define.h	3341;"	d
REG_GIC_SMC_GICD_PIDR0	reg_define.h	3352;"	d
REG_GIC_SMC_GICD_PIDR1	reg_define.h	3353;"	d
REG_GIC_SMC_GICD_PIDR2	reg_define.h	3354;"	d
REG_GIC_SMC_GICD_PIDR3	reg_define.h	3355;"	d
REG_GIC_SMC_GICD_PIDR4	reg_define.h	3348;"	d
REG_GIC_SMC_GICD_PIDR5	reg_define.h	3349;"	d
REG_GIC_SMC_GICD_PIDR6	reg_define.h	3350;"	d
REG_GIC_SMC_GICD_PIDR7	reg_define.h	3351;"	d
REG_GIC_SMC_GICD_PPISR	reg_define.h	3343;"	d
REG_GIC_SMC_GICD_SGIR	reg_define.h	3345;"	d
REG_GIC_SMC_GICD_SPENDSGI	reg_define.h	3347;"	d
REG_GIC_SMC_GICD_SPISR	reg_define.h	3344;"	d
REG_GIC_SMC_GICD_TYPER	reg_define.h	3331;"	d
REG_GPU_0_AMT_ADDR_LINK_ENABLE	reg_define.h	1265;"	d
REG_GPU_0_AMT_ADDR_MODE_CTRL	reg_define.h	1264;"	d
REG_GPU_0_AMT_AR_CACHE	reg_define.h	1271;"	d
REG_GPU_0_AMT_AW_CACHE	reg_define.h	1270;"	d
REG_GPU_0_AMT_MTLINK_ROUTING_CFG	reg_define.h	1269;"	d
REG_GPU_0_AMT_ROUTING_TABLE_0	reg_define.h	1267;"	d
REG_GPU_0_AMT_ROUTING_TABLE_1	reg_define.h	1268;"	d
REG_GPU_0_AMT_ROUTING_TABLE_SYNC	reg_define.h	1266;"	d
REG_GPU_1_AMT_ADDR_LINK_ENABLE	reg_define.h	1274;"	d
REG_GPU_1_AMT_ADDR_MODE_CTRL	reg_define.h	1273;"	d
REG_GPU_1_AMT_AR_CACHE	reg_define.h	1280;"	d
REG_GPU_1_AMT_AW_CACHE	reg_define.h	1279;"	d
REG_GPU_1_AMT_MTLINK_ROUTING_CFG	reg_define.h	1278;"	d
REG_GPU_1_AMT_ROUTING_TABLE_0	reg_define.h	1276;"	d
REG_GPU_1_AMT_ROUTING_TABLE_1	reg_define.h	1277;"	d
REG_GPU_1_AMT_ROUTING_TABLE_SYNC	reg_define.h	1275;"	d
REG_GPU_2_AMT_ADDR_LINK_ENABLE	reg_define.h	1283;"	d
REG_GPU_2_AMT_ADDR_MODE_CTRL	reg_define.h	1282;"	d
REG_GPU_2_AMT_AR_CACHE	reg_define.h	1289;"	d
REG_GPU_2_AMT_AW_CACHE	reg_define.h	1288;"	d
REG_GPU_2_AMT_MTLINK_ROUTING_CFG	reg_define.h	1287;"	d
REG_GPU_2_AMT_ROUTING_TABLE_0	reg_define.h	1285;"	d
REG_GPU_2_AMT_ROUTING_TABLE_1	reg_define.h	1286;"	d
REG_GPU_2_AMT_ROUTING_TABLE_SYNC	reg_define.h	1284;"	d
REG_GPU_3_AMT_ADDR_LINK_ENABLE	reg_define.h	1292;"	d
REG_GPU_3_AMT_ADDR_MODE_CTRL	reg_define.h	1291;"	d
REG_GPU_3_AMT_AR_CACHE	reg_define.h	1298;"	d
REG_GPU_3_AMT_AW_CACHE	reg_define.h	1297;"	d
REG_GPU_3_AMT_MTLINK_ROUTING_CFG	reg_define.h	1296;"	d
REG_GPU_3_AMT_ROUTING_TABLE_0	reg_define.h	1294;"	d
REG_GPU_3_AMT_ROUTING_TABLE_1	reg_define.h	1295;"	d
REG_GPU_3_AMT_ROUTING_TABLE_SYNC	reg_define.h	1293;"	d
REG_GPU_4_AMT_ADDR_LINK_ENABLE	reg_define.h	1301;"	d
REG_GPU_4_AMT_ADDR_MODE_CTRL	reg_define.h	1300;"	d
REG_GPU_4_AMT_AR_CACHE	reg_define.h	1307;"	d
REG_GPU_4_AMT_AW_CACHE	reg_define.h	1306;"	d
REG_GPU_4_AMT_MTLINK_ROUTING_CFG	reg_define.h	1305;"	d
REG_GPU_4_AMT_ROUTING_TABLE_0	reg_define.h	1303;"	d
REG_GPU_4_AMT_ROUTING_TABLE_1	reg_define.h	1304;"	d
REG_GPU_4_AMT_ROUTING_TABLE_SYNC	reg_define.h	1302;"	d
REG_GPU_5_AMT_ADDR_LINK_ENABLE	reg_define.h	1310;"	d
REG_GPU_5_AMT_ADDR_MODE_CTRL	reg_define.h	1309;"	d
REG_GPU_5_AMT_AR_CACHE	reg_define.h	1316;"	d
REG_GPU_5_AMT_AW_CACHE	reg_define.h	1315;"	d
REG_GPU_5_AMT_MTLINK_ROUTING_CFG	reg_define.h	1314;"	d
REG_GPU_5_AMT_ROUTING_TABLE_0	reg_define.h	1312;"	d
REG_GPU_5_AMT_ROUTING_TABLE_1	reg_define.h	1313;"	d
REG_GPU_5_AMT_ROUTING_TABLE_SYNC	reg_define.h	1311;"	d
REG_GPU_6_AMT_ADDR_LINK_ENABLE	reg_define.h	1319;"	d
REG_GPU_6_AMT_ADDR_MODE_CTRL	reg_define.h	1318;"	d
REG_GPU_6_AMT_AR_CACHE	reg_define.h	1325;"	d
REG_GPU_6_AMT_AW_CACHE	reg_define.h	1324;"	d
REG_GPU_6_AMT_MTLINK_ROUTING_CFG	reg_define.h	1323;"	d
REG_GPU_6_AMT_ROUTING_TABLE_0	reg_define.h	1321;"	d
REG_GPU_6_AMT_ROUTING_TABLE_1	reg_define.h	1322;"	d
REG_GPU_6_AMT_ROUTING_TABLE_SYNC	reg_define.h	1320;"	d
REG_GPU_7_AMT_ADDR_LINK_ENABLE	reg_define.h	1328;"	d
REG_GPU_7_AMT_ADDR_MODE_CTRL	reg_define.h	1327;"	d
REG_GPU_7_AMT_AR_CACHE	reg_define.h	1334;"	d
REG_GPU_7_AMT_AW_CACHE	reg_define.h	1333;"	d
REG_GPU_7_AMT_MTLINK_ROUTING_CFG	reg_define.h	1332;"	d
REG_GPU_7_AMT_ROUTING_TABLE_0	reg_define.h	1330;"	d
REG_GPU_7_AMT_ROUTING_TABLE_1	reg_define.h	1331;"	d
REG_GPU_7_AMT_ROUTING_TABLE_SYNC	reg_define.h	1329;"	d
REG_GPU_APB_NS_GPU_IRQ_ENABLE	reg_define.h	258;"	d
REG_GPU_APB_NS_GPU_IRQ_STATUS	reg_define.h	257;"	d
REG_GPU_APB_NS_GPU_SRAM_RA	reg_define.h	263;"	d
REG_GPU_APB_NS_GPU_SRAM_RM	reg_define.h	260;"	d
REG_GPU_APB_NS_GPU_SRAM_RME	reg_define.h	259;"	d
REG_GPU_APB_NS_GPU_SRAM_SDP2_RA	reg_define.h	264;"	d
REG_GPU_APB_NS_GPU_SRAM_WA	reg_define.h	261;"	d
REG_GPU_APB_NS_GPU_SRAM_WPULSE	reg_define.h	262;"	d
REG_GPU_APB_NS_TIMER_ENABLE	reg_define.h	255;"	d
REG_GPU_APB_NS_TIMER_USC_ENABLE	reg_define.h	256;"	d
REG_GPU_APB_S_ACTUAL_CORE_COUNT	reg_define.h	272;"	d
REG_GPU_APB_S_CORE_COUNT	reg_define.h	271;"	d
REG_GPU_APB_S_EATA_CORE_ID	reg_define.h	273;"	d
REG_GPU_APB_S_LOGICAL_CORE_ID	reg_define.h	270;"	d
REG_GPU_APB_S_PRIMARY_CORE_ID	reg_define.h	269;"	d
REG_GPU_CRG_REGS_AGD_CFG	reg_define.h	839;"	d
REG_GPU_CRG_REGS_GPU0PLL_CAL_CTRL	reg_define.h	829;"	d
REG_GPU_CRG_REGS_GPU0PLL_CAL_STS	reg_define.h	830;"	d
REG_GPU_CRG_REGS_GPU0PLL_DIV	reg_define.h	822;"	d
REG_GPU_CRG_REGS_GPU0PLL_FRAC	reg_define.h	825;"	d
REG_GPU_CRG_REGS_GPU0PLL_GLBCTRL	reg_define.h	826;"	d
REG_GPU_CRG_REGS_GPU0PLL_POSTDIV01	reg_define.h	823;"	d
REG_GPU_CRG_REGS_GPU0PLL_POSTDIV2345	reg_define.h	824;"	d
REG_GPU_CRG_REGS_GPU0PLL_RSVCTRL	reg_define.h	828;"	d
REG_GPU_CRG_REGS_GPU0PLL_STS	reg_define.h	827;"	d
REG_GPU_CRG_REGS_GPU0_SSMOD	reg_define.h	835;"	d
REG_GPU_CRG_REGS_GPU_CGEN	reg_define.h	832;"	d
REG_GPU_CRG_REGS_GPU_DIV	reg_define.h	837;"	d
REG_GPU_CRG_REGS_GPU_PHS	reg_define.h	834;"	d
REG_GPU_CRG_REGS_GPU_RSV	reg_define.h	836;"	d
REG_GPU_CRG_REGS_GPU_SWRST	reg_define.h	833;"	d
REG_GPU_CRG_REGS_PGD_CFG	reg_define.h	838;"	d
REG_GPU_CRG_REGS_VGD_CTRL	reg_define.h	840;"	d
REG_GPU_MC_CFG_CLK_CTRL2	reg_define.h	247;"	d
REG_GPU_MC_CFG_CLK_STATUS2	reg_define.h	248;"	d
REG_GPU_MC_CFG_GPU_TIMER_VALUE	reg_define.h	243;"	d
REG_GPU_MC_CFG_IRQ_OS0_EVENT_CLEAR	reg_define.h	246;"	d
REG_GPU_MC_CFG_USC_FP64_CTRL	reg_define.h	250;"	d
REG_GPU_MC_CFG_USC_IDLE	reg_define.h	249;"	d
REG_GPU_MC_CFG_USC_TIMER_CNT	reg_define.h	245;"	d
REG_GPU_MC_CFG_USC_TIMER_VALUE	reg_define.h	244;"	d
REG_GPU_TZC_ACTION	reg_define.h	1243;"	d
REG_GPU_TZC_INT_CLEAR	reg_define.h	1247;"	d
REG_GPU_TZC_INT_STATUS	reg_define.h	1246;"	d
REG_GPU_TZC_KEEPER	reg_define.h	1244;"	d
REG_GPU_TZC_REGION_ATTRIBUTES	reg_define.h	1253;"	d
REG_GPU_TZC_REGION_BASE_HIGH	reg_define.h	1250;"	d
REG_GPU_TZC_REGION_BASE_LOW	reg_define.h	1249;"	d
REG_GPU_TZC_REGION_RD_LOW_ID_ACCESS	reg_define.h	1257;"	d
REG_GPU_TZC_REGION_RD_TOP_ID_ACCESS	reg_define.h	1258;"	d
REG_GPU_TZC_REGION_TOP_HIGH	reg_define.h	1252;"	d
REG_GPU_TZC_REGION_TOP_LOW	reg_define.h	1251;"	d
REG_GPU_TZC_REGION_WR_LOW_ID_ACCESS	reg_define.h	1255;"	d
REG_GPU_TZC_REGION_WR_TOP_ID_ACCESS	reg_define.h	1256;"	d
REG_GPU_TZC_SPEC_CTRL	reg_define.h	1245;"	d
REG_HDCP_CPU_MB_CTRL	reg_define.h	5347;"	d
REG_HDCP_CPU_MB_OWN	reg_define.h	5348;"	d
REG_HDCP_CPU_MB_P0	reg_define.h	5345;"	d
REG_HDCP_CPU_MB_P1	reg_define.h	5346;"	d
REG_HDCP_ERR_STAT	reg_define.h	5350;"	d
REG_HDCP_FW_ADDR	reg_define.h	5339;"	d
REG_HDCP_FW_INFO_0	reg_define.h	5335;"	d
REG_HDCP_FW_INFO_1	reg_define.h	5336;"	d
REG_HDCP_HOST_CTRL	reg_define.h	5340;"	d
REG_HDCP_HOST_IRQ_EN	reg_define.h	5337;"	d
REG_HDCP_HOST_IRQ_STAT	reg_define.h	5338;"	d
REG_HDCP_HOST_MB_CTRL	reg_define.h	5343;"	d
REG_HDCP_HOST_MB_OWN	reg_define.h	5344;"	d
REG_HDCP_HOST_MB_P0	reg_define.h	5341;"	d
REG_HDCP_HOST_MB_P1	reg_define.h	5342;"	d
REG_HDCP_OOB_STAT	reg_define.h	5349;"	d
REG_HDCP_USER_NOTIFY	reg_define.h	5351;"	d
REG_HDCP_VERSION_0	reg_define.h	5352;"	d
REG_HDR_BS_EOTF_SIG_0	reg_define.h	3134;"	d
REG_HDR_BS_EOTF_SIG_1	reg_define.h	3135;"	d
REG_HDR_BS_EOTF_SIG_FCNT	reg_define.h	3136;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX1_LAYER0	reg_define.h	3033;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX1_LAYER1	reg_define.h	3044;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX1_LAYER2	reg_define.h	3055;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX1_LAYER3	reg_define.h	3066;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX1_LAYER_SHADOW	reg_define.h	3077;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX2_LAYER0	reg_define.h	3034;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX2_LAYER1	reg_define.h	3045;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX2_LAYER2	reg_define.h	3056;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX2_LAYER3	reg_define.h	3067;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX2_LAYER3_SHADOW	reg_define.h	3078;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX3_LAYER0	reg_define.h	3035;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX3_LAYER1	reg_define.h	3046;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX3_LAYER2	reg_define.h	3057;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX3_LAYER3	reg_define.h	3068;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX3_LAYER3_SHADOW	reg_define.h	3079;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX4_LAYER0	reg_define.h	3036;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX4_LAYER1	reg_define.h	3047;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX4_LAYER2	reg_define.h	3058;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX4_LAYER3	reg_define.h	3069;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX4_LAYER3_SHADOW	reg_define.h	3080;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX5_LAYER0	reg_define.h	3037;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX5_LAYER1	reg_define.h	3048;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX5_LAYER2	reg_define.h	3059;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX5_LAYER3	reg_define.h	3070;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX5_LAYER3_SHADOW	reg_define.h	3081;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX6_LAYER0	reg_define.h	3038;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX6_LAYER1	reg_define.h	3049;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX6_LAYER2	reg_define.h	3060;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX6_LAYER3	reg_define.h	3071;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX6_LAYER3_SHADOW	reg_define.h	3082;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX7_LAYER0	reg_define.h	3039;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX7_LAYER1	reg_define.h	3050;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX7_LAYER2	reg_define.h	3061;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX7_LAYER3	reg_define.h	3072;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX7_LAYER3_SHADOW	reg_define.h	3083;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX8_LAYER0	reg_define.h	3040;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX8_LAYER1	reg_define.h	3051;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX8_LAYER2	reg_define.h	3062;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX8_LAYER3	reg_define.h	3073;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX8_LAYER3_SHADOW	reg_define.h	3084;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX9_LAYER0	reg_define.h	3041;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX9_LAYER1	reg_define.h	3052;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX9_LAYER2	reg_define.h	3063;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX9_LAYER3	reg_define.h	3074;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX9_LAYER3_SHADOW	reg_define.h	3085;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_CONTRL_REGISTER_LAYER0	reg_define.h	3032;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_CONTRL_REGISTER_LAYER1	reg_define.h	3043;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_CONTRL_REGISTER_LAYER2	reg_define.h	3054;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_CONTRL_REGISTER_LAYER3	reg_define.h	3065;"	d
REG_HDR_COLOR_CONVERSION_STEP_3_CONTRL_REGISTER_LAYER_SHADOW	reg_define.h	3076;"	d
REG_HDR_CSC_STEP_5_COLOR_MATRIX1	reg_define.h	3088;"	d
REG_HDR_CSC_STEP_5_COLOR_MATRIX10	reg_define.h	3097;"	d
REG_HDR_CSC_STEP_5_COLOR_MATRIX11	reg_define.h	3098;"	d
REG_HDR_CSC_STEP_5_COLOR_MATRIX12	reg_define.h	3099;"	d
REG_HDR_CSC_STEP_5_COLOR_MATRIX2	reg_define.h	3089;"	d
REG_HDR_CSC_STEP_5_COLOR_MATRIX3	reg_define.h	3090;"	d
REG_HDR_CSC_STEP_5_COLOR_MATRIX4	reg_define.h	3091;"	d
REG_HDR_CSC_STEP_5_COLOR_MATRIX5	reg_define.h	3092;"	d
REG_HDR_CSC_STEP_5_COLOR_MATRIX6	reg_define.h	3093;"	d
REG_HDR_CSC_STEP_5_COLOR_MATRIX7	reg_define.h	3094;"	d
REG_HDR_CSC_STEP_5_COLOR_MATRIX8	reg_define.h	3095;"	d
REG_HDR_CSC_STEP_5_COLOR_MATRIX9	reg_define.h	3096;"	d
REG_HDR_CSC_STEP_5_CONTRL_REGISTER	reg_define.h	3087;"	d
REG_HDR_CSC_STEP_8_COLOR_MATRIX1	reg_define.h	3104;"	d
REG_HDR_CSC_STEP_8_COLOR_MATRIX10	reg_define.h	3113;"	d
REG_HDR_CSC_STEP_8_COLOR_MATRIX11	reg_define.h	3114;"	d
REG_HDR_CSC_STEP_8_COLOR_MATRIX12	reg_define.h	3115;"	d
REG_HDR_CSC_STEP_8_COLOR_MATRIX2	reg_define.h	3105;"	d
REG_HDR_CSC_STEP_8_COLOR_MATRIX3	reg_define.h	3106;"	d
REG_HDR_CSC_STEP_8_COLOR_MATRIX4	reg_define.h	3107;"	d
REG_HDR_CSC_STEP_8_COLOR_MATRIX5	reg_define.h	3108;"	d
REG_HDR_CSC_STEP_8_COLOR_MATRIX6	reg_define.h	3109;"	d
REG_HDR_CSC_STEP_8_COLOR_MATRIX7	reg_define.h	3110;"	d
REG_HDR_CSC_STEP_8_COLOR_MATRIX8	reg_define.h	3111;"	d
REG_HDR_CSC_STEP_8_COLOR_MATRIX9	reg_define.h	3112;"	d
REG_HDR_CSC_STEP_8_CONTRL_REGISTER	reg_define.h	3103;"	d
REG_HDR_DEBAND_CONTRL_REGISTER	reg_define.h	3101;"	d
REG_HDR_DITHER_SIG_0	reg_define.h	3158;"	d
REG_HDR_DITHER_SIG_1	reg_define.h	3159;"	d
REG_HDR_DITHER_SIG_FCNT	reg_define.h	3160;"	d
REG_HDR_DYNAMIC_STEP_2_CONTRL_REGISTER_LAYER0	reg_define.h	3031;"	d
REG_HDR_DYNAMIC_STEP_2_CONTRL_REGISTER_LAYER1	reg_define.h	3042;"	d
REG_HDR_DYNAMIC_STEP_2_CONTRL_REGISTER_LAYER2	reg_define.h	3053;"	d
REG_HDR_DYNAMIC_STEP_2_CONTRL_REGISTER_LAYER3	reg_define.h	3064;"	d
REG_HDR_DYNAMIC_STEP_2_CONTRL_REGISTER_LAYER_SHADOW	reg_define.h	3075;"	d
REG_HDR_DYNAMIC_STEP_4_CONTRL_REGISTER	reg_define.h	3086;"	d
REG_HDR_ERDFUS_SIG_0	reg_define.h	3149;"	d
REG_HDR_ERDFUS_SIG_1	reg_define.h	3150;"	d
REG_HDR_ERDFUS_SIG_FCNT	reg_define.h	3151;"	d
REG_HDR_ERR_DIF_STEP_6_CONTRL_REGISTER	reg_define.h	3100;"	d
REG_HDR_INVERSETM_LUT_AXI_H	reg_define.h	3163;"	d
REG_HDR_INVERSETM_LUT_AXI_L	reg_define.h	3164;"	d
REG_HDR_INVERSETM_STEP_11_AVG_REGISTER	reg_define.h	3117;"	d
REG_HDR_INVERSETM_STEP_11_CONTRL_REGISTER	reg_define.h	3116;"	d
REG_HDR_INVERSETM_STEP_11_OVER_REGISTER	reg_define.h	3118;"	d
REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX1	reg_define.h	3120;"	d
REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX10	reg_define.h	3129;"	d
REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX11	reg_define.h	3130;"	d
REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX12	reg_define.h	3131;"	d
REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX2	reg_define.h	3121;"	d
REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX3	reg_define.h	3122;"	d
REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX4	reg_define.h	3123;"	d
REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX5	reg_define.h	3124;"	d
REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX6	reg_define.h	3125;"	d
REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX7	reg_define.h	3126;"	d
REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX8	reg_define.h	3127;"	d
REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX9	reg_define.h	3128;"	d
REG_HDR_INVERSETM_STEP_11_UNDER_REGISTER	reg_define.h	3119;"	d
REG_HDR_ITM_SIG_0	reg_define.h	3155;"	d
REG_HDR_ITM_SIG_1	reg_define.h	3156;"	d
REG_HDR_ITM_SIG_FCNT	reg_define.h	3157;"	d
REG_HDR_LTM_BLOCK	reg_define.h	3168;"	d
REG_HDR_LTM_FRAME	reg_define.h	3167;"	d
REG_HDR_LTM_SIG_0	reg_define.h	3152;"	d
REG_HDR_LTM_SIG_1	reg_define.h	3153;"	d
REG_HDR_LTM_SIG_FCNT	reg_define.h	3154;"	d
REG_HDR_LTM_STEP_7_CONTRL_REGISTER	reg_define.h	3102;"	d
REG_HDR_LUT_AXI_CONTRL	reg_define.h	3165;"	d
REG_HDR_LUT_AXI_H	reg_define.h	3161;"	d
REG_HDR_LUT_AXI_L	reg_define.h	3162;"	d
REG_HDR_LUT_AXI_RD_KICK	reg_define.h	3133;"	d
REG_HDR_LUT_READY_REGISTER	reg_define.h	3132;"	d
REG_HDR_OETF_SIG_0	reg_define.h	3146;"	d
REG_HDR_OETF_SIG_1	reg_define.h	3147;"	d
REG_HDR_OETF_SIG_FCNT	reg_define.h	3148;"	d
REG_HDR_OW0_EOTF_SIG_0	reg_define.h	3137;"	d
REG_HDR_OW0_EOTF_SIG_1	reg_define.h	3138;"	d
REG_HDR_OW0_EOTF_SIG_FCNT	reg_define.h	3139;"	d
REG_HDR_OW1_EOTF_SIG_0	reg_define.h	3140;"	d
REG_HDR_OW1_EOTF_SIG_1	reg_define.h	3141;"	d
REG_HDR_OW1_EOTF_SIG_FCNT	reg_define.h	3142;"	d
REG_HDR_OW2_EOTF_SIG_0	reg_define.h	3143;"	d
REG_HDR_OW2_EOTF_SIG_1	reg_define.h	3144;"	d
REG_HDR_OW2_EOTF_SIG_FCNT	reg_define.h	3145;"	d
REG_HDR_TOP_BYPASS	reg_define.h	3166;"	d
REG_I2C_MST_CONFIGURE	reg_define.h	408;"	d
REG_I2C_MST_CONTROL	reg_define.h	411;"	d
REG_I2C_MST_DCOUNT	reg_define.h	410;"	d
REG_I2C_MST_FIFO_CTRL	reg_define.h	421;"	d
REG_I2C_MST_INTMASK	reg_define.h	417;"	d
REG_I2C_MST_INTSETMASK	reg_define.h	418;"	d
REG_I2C_MST_INTUNMASK	reg_define.h	419;"	d
REG_I2C_MST_PMU_DELAY	reg_define.h	420;"	d
REG_I2C_MST_RX_DATA	reg_define.h	413;"	d
REG_I2C_MST_SLAVEADDR	reg_define.h	409;"	d
REG_I2C_MST_SRCPND	reg_define.h	416;"	d
REG_I2C_MST_STATUS	reg_define.h	414;"	d
REG_I2C_MST_TO_COUNT	reg_define.h	415;"	d
REG_I2C_MST_TX_DATA	reg_define.h	412;"	d
REG_I2S0_CNT	reg_define.h	3562;"	d
REG_I2S1_CNT	reg_define.h	3563;"	d
REG_I2S2_CNT	reg_define.h	3564;"	d
REG_I2S3_CNT	reg_define.h	3565;"	d
REG_I2S_AXUSER	reg_define.h	1418;"	d
REG_I2S_BUF_ADDR	reg_define.h	1390;"	d
REG_I2S_BUF_SIZE	reg_define.h	1389;"	d
REG_I2S_CNT_THRESHOLD	reg_define.h	1396;"	d
REG_I2S_CSTATUS0	reg_define.h	1423;"	d
REG_I2S_CSTATUS1	reg_define.h	1424;"	d
REG_I2S_CSTATUS2	reg_define.h	1425;"	d
REG_I2S_CSTATUS3	reg_define.h	1426;"	d
REG_I2S_CSTATUS4	reg_define.h	1427;"	d
REG_I2S_CSTATUS5	reg_define.h	1428;"	d
REG_I2S_CTL	reg_define.h	1388;"	d
REG_I2S_DESC0	reg_define.h	1401;"	d
REG_I2S_DESC1	reg_define.h	1402;"	d
REG_I2S_DESC10	reg_define.h	1411;"	d
REG_I2S_DESC11	reg_define.h	1412;"	d
REG_I2S_DESC12	reg_define.h	1413;"	d
REG_I2S_DESC13	reg_define.h	1414;"	d
REG_I2S_DESC14	reg_define.h	1415;"	d
REG_I2S_DESC15	reg_define.h	1416;"	d
REG_I2S_DESC2	reg_define.h	1403;"	d
REG_I2S_DESC3	reg_define.h	1404;"	d
REG_I2S_DESC4	reg_define.h	1405;"	d
REG_I2S_DESC5	reg_define.h	1406;"	d
REG_I2S_DESC6	reg_define.h	1407;"	d
REG_I2S_DESC7	reg_define.h	1408;"	d
REG_I2S_DESC8	reg_define.h	1409;"	d
REG_I2S_DESC9	reg_define.h	1410;"	d
REG_I2S_EMPTY	reg_define.h	1420;"	d
REG_I2S_EMPTY_THRESHOLD	reg_define.h	1395;"	d
REG_I2S_HW_RPTR	reg_define.h	1392;"	d
REG_I2S_INT_MASK	reg_define.h	1397;"	d
REG_I2S_INT_STATUS	reg_define.h	1398;"	d
REG_I2S_MODE	reg_define.h	1419;"	d
REG_I2S_PEND_STATUS	reg_define.h	1399;"	d
REG_I2S_SW_WPTR	reg_define.h	1391;"	d
REG_I2S_USTATUS0	reg_define.h	1430;"	d
REG_I2S_USTATUS1	reg_define.h	1431;"	d
REG_I2S_USTATUS2	reg_define.h	1432;"	d
REG_I2S_USTATUS3	reg_define.h	1433;"	d
REG_I2S_USTATUS4	reg_define.h	1434;"	d
REG_I2S_USTATUS5	reg_define.h	1435;"	d
REG_I2S_ZERO	reg_define.h	1393;"	d
REG_INTD_CTRL	reg_define.h	3459;"	d
REG_INTD_ERRC	reg_define.h	3464;"	d
REG_INTD_ERRIN	reg_define.h	3463;"	d
REG_INTD_SGIC	reg_define.h	3465;"	d
REG_INTD_SGIRAW	reg_define.h	3460;"	d
REG_INTD_SGISEC	reg_define.h	3467;"	d
REG_INTD_SPIC	reg_define.h	3466;"	d
REG_INTD_SPIRAW	reg_define.h	3461;"	d
REG_INTD_SPISEC	reg_define.h	3468;"	d
REG_INTD_TST	reg_define.h	3462;"	d
REG_INT_EN_CLEAR	reg_define.h	21;"	d
REG_INT_STATE	reg_define.h	22;"	d
REG_IPI_CFG_STREAM0	reg_define.h	3521;"	d
REG_IPI_CFG_STREAM1	reg_define.h	3522;"	d
REG_IPI_CFG_STREAM2	reg_define.h	3523;"	d
REG_IPI_CFG_STREAM3	reg_define.h	3524;"	d
REG_KEY_COLOR_REG2	reg_define.h	2824;"	d
REG_KEY_COLOR_REG3	reg_define.h	2806;"	d
REG_KEY_COLOR_REG4	reg_define.h	2807;"	d
REG_KEY_COLOR_REG5	reg_define.h	2808;"	d
REG_KEY_COLOR_TOP	reg_define.h	2811;"	d
REG_KEY_IMG_SIZE	reg_define.h	2812;"	d
REG_LANE0_DIG_ASIC_LANE_OVRD_IN	reg_define.h	3482;"	d
REG_LINK_0_AMT_ADDR_LINK_ENABLE	reg_define.h	1144;"	d
REG_LINK_0_AMT_ADDR_MODE_CTRL	reg_define.h	1143;"	d
REG_LINK_0_AMT_AR_CACHE	reg_define.h	1150;"	d
REG_LINK_0_AMT_AW_CACHE	reg_define.h	1149;"	d
REG_LINK_0_AMT_MTLINK_ROUTING_CFG	reg_define.h	1148;"	d
REG_LINK_0_AMT_ROUTING_TABLE_0	reg_define.h	1146;"	d
REG_LINK_0_AMT_ROUTING_TABLE_1	reg_define.h	1147;"	d
REG_LINK_0_AMT_ROUTING_TABLE_SYNC	reg_define.h	1145;"	d
REG_LINK_1_AMT_ADDR_LINK_ENABLE	reg_define.h	1154;"	d
REG_LINK_1_AMT_ADDR_MODE_CTRL	reg_define.h	1153;"	d
REG_LINK_1_AMT_AR_CACHE	reg_define.h	1160;"	d
REG_LINK_1_AMT_AW_CACHE	reg_define.h	1159;"	d
REG_LINK_1_AMT_MTLINK_ROUTING_CFG	reg_define.h	1158;"	d
REG_LINK_1_AMT_ROUTING_TABLE_0	reg_define.h	1156;"	d
REG_LINK_1_AMT_ROUTING_TABLE_1	reg_define.h	1157;"	d
REG_LINK_1_AMT_ROUTING_TABLE_SYNC	reg_define.h	1155;"	d
REG_LINK_2_AMT_ADDR_LINK_ENABLE	reg_define.h	1163;"	d
REG_LINK_2_AMT_ADDR_MODE_CTRL	reg_define.h	1162;"	d
REG_LINK_2_AMT_AR_CACHE	reg_define.h	1169;"	d
REG_LINK_2_AMT_AW_CACHE	reg_define.h	1168;"	d
REG_LINK_2_AMT_MTLINK_ROUTING_CFG	reg_define.h	1167;"	d
REG_LINK_2_AMT_ROUTING_TABLE_0	reg_define.h	1165;"	d
REG_LINK_2_AMT_ROUTING_TABLE_1	reg_define.h	1166;"	d
REG_LINK_2_AMT_ROUTING_TABLE_SYNC	reg_define.h	1164;"	d
REG_LINK_3_AMT_ADDR_LINK_ENABLE	reg_define.h	1173;"	d
REG_LINK_3_AMT_ADDR_MODE_CTRL	reg_define.h	1172;"	d
REG_LINK_3_AMT_AR_CACHE	reg_define.h	1179;"	d
REG_LINK_3_AMT_AW_CACHE	reg_define.h	1178;"	d
REG_LINK_3_AMT_MTLINK_ROUTING_CFG	reg_define.h	1177;"	d
REG_LINK_3_AMT_ROUTING_TABLE_0	reg_define.h	1175;"	d
REG_LINK_3_AMT_ROUTING_TABLE_1	reg_define.h	1176;"	d
REG_LINK_3_AMT_ROUTING_TABLE_SYNC	reg_define.h	1174;"	d
REG_LINK_AXI_BRIDGE_CONFIG1_REG	reg_define.h	86;"	d
REG_LINK_AXI_FC_RX_CONTROL1	reg_define.h	96;"	d
REG_LINK_AXI_FC_RX_CONTROL2	reg_define.h	97;"	d
REG_LINK_AXI_FC_RX_CONTROL3	reg_define.h	98;"	d
REG_LINK_CTRL_WRAP_INTMASK	reg_define.h	106;"	d
REG_LINK_CTRL_WRAP_INTSTATUS	reg_define.h	105;"	d
REG_LINK_D2D_COMMON_INTR	reg_define.h	92;"	d
REG_LINK_D2D_COMMON_INTR2	reg_define.h	94;"	d
REG_LINK_D2D_COMMON_INTR2_MASK	reg_define.h	95;"	d
REG_LINK_D2D_COMMON_INTR_MASK	reg_define.h	93;"	d
REG_LINK_D2D_INTR2_SUMMARY	reg_define.h	88;"	d
REG_LINK_D2D_INTR2_SUMMARY_MASK	reg_define.h	90;"	d
REG_LINK_D2D_INTR_SUMMARY	reg_define.h	87;"	d
REG_LINK_D2D_INTR_SUMMARY_MASK	reg_define.h	89;"	d
REG_LINK_FEC_DEC_PER_CFG	reg_define.h	84;"	d
REG_LINK_FEC_ENC_PER_CFG	reg_define.h	62;"	d
REG_LINK_ILKN_AXI_DOMAIN_INT_MASK	reg_define.h	118;"	d
REG_LINK_ILKN_CONFIG1_REG	reg_define.h	85;"	d
REG_LINK_LKDN_PROT	reg_define.h	117;"	d
REG_LINK_REG_AXI_RX_INTERRUPT	reg_define.h	101;"	d
REG_LINK_REG_AXI_RX_INTERRUPT2	reg_define.h	103;"	d
REG_LINK_REG_AXI_RX_INTERRUPT2_MASK	reg_define.h	104;"	d
REG_LINK_REG_AXI_RX_INTERRUPT_MASK	reg_define.h	102;"	d
REG_LINK_REG_AXI_TX_INTERRUPT	reg_define.h	99;"	d
REG_LINK_REG_AXI_TX_INTERRUPT_MASK	reg_define.h	100;"	d
REG_LINK_SLE_RX_ALIGN	reg_define.h	83;"	d
REG_LINK_SLE_RX_BURST	reg_define.h	68;"	d
REG_LINK_SLE_RX_CAL_INBAND	reg_define.h	73;"	d
REG_LINK_SLE_RX_CFG	reg_define.h	65;"	d
REG_LINK_SLE_RX_EXT_INT	reg_define.h	78;"	d
REG_LINK_SLE_RX_EXT_INT2	reg_define.h	80;"	d
REG_LINK_SLE_RX_EXT_INT2_MASK	reg_define.h	81;"	d
REG_LINK_SLE_RX_EXT_INT_MASK	reg_define.h	79;"	d
REG_LINK_SLE_RX_INT	reg_define.h	74;"	d
REG_LINK_SLE_RX_INT2	reg_define.h	76;"	d
REG_LINK_SLE_RX_INT2_MASK	reg_define.h	77;"	d
REG_LINK_SLE_RX_INT_MASK	reg_define.h	75;"	d
REG_LINK_SLE_RX_LANE	reg_define.h	63;"	d
REG_LINK_SLE_RX_LANE2	reg_define.h	64;"	d
REG_LINK_SLE_RX_METAFRAME	reg_define.h	69;"	d
REG_LINK_SLE_RX_PIPE_ENABLE	reg_define.h	67;"	d
REG_LINK_SLE_RX_RETRANSMIT_CONFIG	reg_define.h	70;"	d
REG_LINK_SLE_RX_RETRANSMIT_TIME_CFG	reg_define.h	71;"	d
REG_LINK_SLE_RX_RETRANSMIT_TIME_CFG2	reg_define.h	72;"	d
REG_LINK_SLE_RX_SEGMENT_ENABLE	reg_define.h	66;"	d
REG_LINK_SLE_RX_WRD_SYNC_CHG	reg_define.h	82;"	d
REG_LINK_SLE_TX_BURST	reg_define.h	50;"	d
REG_LINK_SLE_TX_CAL_INBAND	reg_define.h	57;"	d
REG_LINK_SLE_TX_CFG	reg_define.h	46;"	d
REG_LINK_SLE_TX_CTL	reg_define.h	49;"	d
REG_LINK_SLE_TX_ERRINS0	reg_define.h	53;"	d
REG_LINK_SLE_TX_ERRINS1	reg_define.h	54;"	d
REG_LINK_SLE_TX_ERRINS2	reg_define.h	55;"	d
REG_LINK_SLE_TX_ERRINS3	reg_define.h	56;"	d
REG_LINK_SLE_TX_INT	reg_define.h	58;"	d
REG_LINK_SLE_TX_INT2	reg_define.h	60;"	d
REG_LINK_SLE_TX_INT2_MASK	reg_define.h	61;"	d
REG_LINK_SLE_TX_INT_MASK	reg_define.h	59;"	d
REG_LINK_SLE_TX_LANE	reg_define.h	44;"	d
REG_LINK_SLE_TX_LANE2	reg_define.h	45;"	d
REG_LINK_SLE_TX_METAFRAME	reg_define.h	51;"	d
REG_LINK_SLE_TX_PIPE_ENABLE	reg_define.h	48;"	d
REG_LINK_SLE_TX_RETRANSMIT_CONFIG	reg_define.h	52;"	d
REG_LINK_SLE_TX_SEGMENT_ENABLE	reg_define.h	47;"	d
REG_LINK_SRD_INTR	reg_define.h	120;"	d
REG_LINK_SRD_INTR_CLR	reg_define.h	121;"	d
REG_LINK_SRD_INTR_MASK	reg_define.h	119;"	d
REG_LINK_SRD_SWRST	reg_define.h	122;"	d
REG_LINK_TESTPTN_0	reg_define.h	107;"	d
REG_LINK_TESTPTN_1	reg_define.h	108;"	d
REG_LINK_TESTPTN_2	reg_define.h	109;"	d
REG_LINK_TESTPTN_3	reg_define.h	110;"	d
REG_LINK_TESTPTN_4	reg_define.h	111;"	d
REG_LINK_TESTPTN_5	reg_define.h	112;"	d
REG_LINK_TESTPTN_6	reg_define.h	113;"	d
REG_LINK_TESTPTN_7	reg_define.h	114;"	d
REG_LINK_TESTPTN_8	reg_define.h	115;"	d
REG_LINK_TESTPTN_9	reg_define.h	116;"	d
REG_LINK_TX_AFIFO_WATER_MARK	reg_define.h	91;"	d
REG_LINK_TZC_ACTION	reg_define.h	1122;"	d
REG_LINK_TZC_INT_CLEAR	reg_define.h	1126;"	d
REG_LINK_TZC_INT_STATUS	reg_define.h	1125;"	d
REG_LINK_TZC_KEEPER	reg_define.h	1123;"	d
REG_LINK_TZC_REGION_ATTRIBUTES	reg_define.h	1132;"	d
REG_LINK_TZC_REGION_BASE_HIGH	reg_define.h	1129;"	d
REG_LINK_TZC_REGION_BASE_LOW	reg_define.h	1128;"	d
REG_LINK_TZC_REGION_RD_LOW_ID_ACCESS	reg_define.h	1136;"	d
REG_LINK_TZC_REGION_RD_TOP_ID_ACCESS	reg_define.h	1137;"	d
REG_LINK_TZC_REGION_TOP_HIGH	reg_define.h	1131;"	d
REG_LINK_TZC_REGION_TOP_LOW	reg_define.h	1130;"	d
REG_LINK_TZC_REGION_WR_LOW_ID_ACCESS	reg_define.h	1134;"	d
REG_LINK_TZC_REGION_WR_TOP_ID_ACCESS	reg_define.h	1135;"	d
REG_LINK_TZC_SPEC_CTRL	reg_define.h	1124;"	d
REG_LLC_AXCACHE_OVERRIDE	reg_define.h	285;"	d
REG_LLC_AXIM_RD_OSD_MAX_ADDR	reg_define.h	291;"	d
REG_LLC_AXIM_WR_OSD_MAX_ADDR	reg_define.h	292;"	d
REG_LLC_BUFFER_MODE_EN	reg_define.h	283;"	d
REG_LLC_BUFFER_START_ADDR	reg_define.h	284;"	d
REG_LLC_BYPASS_STS	reg_define.h	336;"	d
REG_LLC_CACHE_BASE_ADDR	reg_define.h	282;"	d
REG_LLC_CACHE_BYPASS_CTRL	reg_define.h	281;"	d
REG_LLC_CACHE_MAINTENANCE_CTRL	reg_define.h	286;"	d
REG_LLC_CACHE_SIZE_ADDR	reg_define.h	293;"	d
REG_LLC_CLRBYPASS	reg_define.h	335;"	d
REG_LLC_DPIPE_ARB_MODE	reg_define.h	290;"	d
REG_LLC_EVICT_ERR_ADDR	reg_define.h	289;"	d
REG_LLC_IDLE	reg_define.h	280;"	d
REG_LLC_INTR_MASK	reg_define.h	288;"	d
REG_LLC_INTR_STATUS	reg_define.h	287;"	d
REG_LLC_PERF_CACHE_RCMD_LEVEL	reg_define.h	302;"	d
REG_LLC_PERF_CACHE_WCMD_LEVEL	reg_define.h	301;"	d
REG_LLC_PERF_CLR	reg_define.h	298;"	d
REG_LLC_PERF_CNT_CACHE_AXI_HITRD	reg_define.h	304;"	d
REG_LLC_PERF_CNT_CACHE_AXI_HITWR	reg_define.h	303;"	d
REG_LLC_PERF_CNT_CACHE_AXI_MISSRD	reg_define.h	306;"	d
REG_LLC_PERF_CNT_CACHE_AXI_MISSWR	reg_define.h	305;"	d
REG_LLC_PERF_CNT_CACHE_DPIPE_BANK_RD	reg_define.h	310;"	d
REG_LLC_PERF_CNT_CACHE_DPIPE_BANK_WR	reg_define.h	309;"	d
REG_LLC_PERF_CNT_CACHE_EVICT	reg_define.h	307;"	d
REG_LLC_PERF_CNT_CACHE_FILL	reg_define.h	308;"	d
REG_LLC_PERF_CNT_CACHE_TAGMEM_CONF	reg_define.h	311;"	d
REG_LLC_PERF_CNT_CACHE_TPIPE_RS	reg_define.h	312;"	d
REG_LLC_PERF_CNT_DMC_AR_BKP	reg_define.h	324;"	d
REG_LLC_PERF_CNT_DMC_AW_BKP	reg_define.h	323;"	d
REG_LLC_PERF_CNT_DMC_RD_BUST	reg_define.h	322;"	d
REG_LLC_PERF_CNT_DMC_RD_FLIT	reg_define.h	320;"	d
REG_LLC_PERF_CNT_DMC_RD_LATENCY	reg_define.h	327;"	d
REG_LLC_PERF_CNT_DMC_WR_BUST	reg_define.h	321;"	d
REG_LLC_PERF_CNT_DMC_WR_FLIT	reg_define.h	319;"	d
REG_LLC_PERF_CNT_DMC_WR_LATENCY	reg_define.h	326;"	d
REG_LLC_PERF_CNT_DMC_W_BKP	reg_define.h	325;"	d
REG_LLC_PERF_CNT_DURATION	reg_define.h	300;"	d
REG_LLC_PERF_CNT_ENTRY_RCMD_BKP	reg_define.h	315;"	d
REG_LLC_PERF_CNT_ENTRY_RCMD_NUM	reg_define.h	313;"	d
REG_LLC_PERF_CNT_ENTRY_RDAT_BKP	reg_define.h	316;"	d
REG_LLC_PERF_CNT_ENTRY_WCMD_BKP	reg_define.h	317;"	d
REG_LLC_PERF_CNT_ENTRY_WCMD_NUM	reg_define.h	314;"	d
REG_LLC_PERF_CNT_ENTRY_WTT_BKP	reg_define.h	318;"	d
REG_LLC_PERF_CNT_UPSTREAM_RD_FLIT_ADDR	reg_define.h	329;"	d
REG_LLC_PERF_CNT_UPSTREAM_WR_FLIT_ADDR	reg_define.h	328;"	d
REG_LLC_PERF_DURATION	reg_define.h	299;"	d
REG_LLC_PERF_TRIG	reg_define.h	297;"	d
REG_LLC_QOS_BOUNDARY_ADDR	reg_define.h	295;"	d
REG_LLC_RESIDENCY_CTRL_ADDR	reg_define.h	294;"	d
REG_LLC_SETBYPASS	reg_define.h	334;"	d
REG_LLC_WRSCH_MAX_ENTRY_ADDR	reg_define.h	296;"	d
REG_MBOX_TO_FEC_ADDR_H	reg_define.h	5450;"	d
REG_MBOX_TO_FEC_ADDR_L	reg_define.h	5451;"	d
REG_MBOX_TO_FEC_SIZE	reg_define.h	5452;"	d
REG_MBOX_TO_PCIE_ADDR_H	reg_define.h	5456;"	d
REG_MBOX_TO_PCIE_ADDR_L	reg_define.h	5457;"	d
REG_MBOX_TO_PCIE_SIZE	reg_define.h	5458;"	d
REG_MBOX_TO_SMC_ADDR_H	reg_define.h	5453;"	d
REG_MBOX_TO_SMC_ADDR_L	reg_define.h	5454;"	d
REG_MBOX_TO_SMC_SIZE	reg_define.h	5455;"	d
REG_MSS_INTR_ENABLE	reg_define.h	332;"	d
REG_MSS_INTR_STATUS	reg_define.h	331;"	d
REG_MT_DMA_CFG_DMA_BASIC_PARAM	reg_define.h	482;"	d
REG_MT_DMA_CFG_DMA_CH_NUM	reg_define.h	486;"	d
REG_MT_DMA_CFG_DMA_CH_OSID	reg_define.h	485;"	d
REG_MT_DMA_CFG_DMA_COMM_ALARM_IMSK	reg_define.h	495;"	d
REG_MT_DMA_CFG_DMA_COMM_ALARM_RAW	reg_define.h	496;"	d
REG_MT_DMA_CFG_DMA_COMM_ALARM_STATUS	reg_define.h	497;"	d
REG_MT_DMA_CFG_DMA_COMM_ENABLE	reg_define.h	483;"	d
REG_MT_DMA_CFG_DMA_MRG_PF0_STS	reg_define.h	506;"	d
REG_MT_DMA_CFG_DMA_MRG_PF1_STS	reg_define.h	515;"	d
REG_MT_DMA_CFG_DMA_MST0_BLEN	reg_define.h	488;"	d
REG_MT_DMA_CFG_DMA_MST0_CACHE	reg_define.h	489;"	d
REG_MT_DMA_CFG_DMA_MST0_PROT	reg_define.h	490;"	d
REG_MT_DMA_CFG_DMA_MST1_BLEN	reg_define.h	492;"	d
REG_MT_DMA_CFG_DMA_MST1_CACHE	reg_define.h	493;"	d
REG_MT_DMA_CFG_DMA_MST1_PROT	reg_define.h	494;"	d
REG_MT_DMA_CFG_DMA_OSID_SUPER	reg_define.h	484;"	d
REG_MT_DMA_CFG_DMA_RCH_ACNT	reg_define.h	525;"	d
REG_MT_DMA_CFG_DMA_RCH_DAR_H	reg_define.h	529;"	d
REG_MT_DMA_CFG_DMA_RCH_DAR_L	reg_define.h	528;"	d
REG_MT_DMA_CFG_DMA_RCH_DESC_OPT	reg_define.h	524;"	d
REG_MT_DMA_CFG_DMA_RCH_ENABLE	reg_define.h	518;"	d
REG_MT_DMA_CFG_DMA_RCH_FC	reg_define.h	519;"	d
REG_MT_DMA_CFG_DMA_RCH_INTR_IMSK	reg_define.h	520;"	d
REG_MT_DMA_CFG_DMA_RCH_INTR_RAW	reg_define.h	521;"	d
REG_MT_DMA_CFG_DMA_RCH_INTR_STATUS	reg_define.h	522;"	d
REG_MT_DMA_CFG_DMA_RCH_LAR_H	reg_define.h	531;"	d
REG_MT_DMA_CFG_DMA_RCH_LAR_L	reg_define.h	530;"	d
REG_MT_DMA_CFG_DMA_RCH_PF	reg_define.h	487;"	d
REG_MT_DMA_CFG_DMA_RCH_SAR_H	reg_define.h	527;"	d
REG_MT_DMA_CFG_DMA_RCH_SAR_L	reg_define.h	526;"	d
REG_MT_DMA_CFG_DMA_RCH_STATUS	reg_define.h	523;"	d
REG_MT_DMA_CFG_DMA_RD_MRG_PF0_IMSK_H	reg_define.h	499;"	d
REG_MT_DMA_CFG_DMA_RD_MRG_PF0_IMSK_L	reg_define.h	498;"	d
REG_MT_DMA_CFG_DMA_RD_MRG_PF0_STS_H	reg_define.h	501;"	d
REG_MT_DMA_CFG_DMA_RD_MRG_PF0_STS_L	reg_define.h	500;"	d
REG_MT_DMA_CFG_DMA_RD_MRG_PF1_IMSK_H	reg_define.h	508;"	d
REG_MT_DMA_CFG_DMA_RD_MRG_PF1_IMSK_L	reg_define.h	507;"	d
REG_MT_DMA_CFG_DMA_RD_MRG_PF1_STS_H	reg_define.h	510;"	d
REG_MT_DMA_CFG_DMA_RD_MRG_PF1_STS_L	reg_define.h	509;"	d
REG_MT_DMA_CFG_DMA_WCH_ACNT	reg_define.h	541;"	d
REG_MT_DMA_CFG_DMA_WCH_DAR_H	reg_define.h	545;"	d
REG_MT_DMA_CFG_DMA_WCH_DAR_L	reg_define.h	544;"	d
REG_MT_DMA_CFG_DMA_WCH_DESC_OPT	reg_define.h	540;"	d
REG_MT_DMA_CFG_DMA_WCH_ENABLE	reg_define.h	533;"	d
REG_MT_DMA_CFG_DMA_WCH_FC	reg_define.h	534;"	d
REG_MT_DMA_CFG_DMA_WCH_INTR_IMSK	reg_define.h	536;"	d
REG_MT_DMA_CFG_DMA_WCH_INTR_RAW	reg_define.h	537;"	d
REG_MT_DMA_CFG_DMA_WCH_INTR_STATUS	reg_define.h	538;"	d
REG_MT_DMA_CFG_DMA_WCH_LAR_H	reg_define.h	547;"	d
REG_MT_DMA_CFG_DMA_WCH_LAR_L	reg_define.h	546;"	d
REG_MT_DMA_CFG_DMA_WCH_PF	reg_define.h	491;"	d
REG_MT_DMA_CFG_DMA_WCH_SAR_H	reg_define.h	543;"	d
REG_MT_DMA_CFG_DMA_WCH_SAR_L	reg_define.h	542;"	d
REG_MT_DMA_CFG_DMA_WCH_STATUS	reg_define.h	539;"	d
REG_MT_DMA_CFG_DMA_WCH_USER	reg_define.h	535;"	d
REG_MT_DMA_CFG_DMA_WORK_STS	reg_define.h	516;"	d
REG_MT_DMA_CFG_DMA_WR_MRG_PF0_IMSK_H	reg_define.h	503;"	d
REG_MT_DMA_CFG_DMA_WR_MRG_PF0_IMSK_L	reg_define.h	502;"	d
REG_MT_DMA_CFG_DMA_WR_MRG_PF0_STS_H	reg_define.h	505;"	d
REG_MT_DMA_CFG_DMA_WR_MRG_PF0_STS_L	reg_define.h	504;"	d
REG_MT_DMA_CFG_DMA_WR_MRG_PF1_IMSK_H	reg_define.h	512;"	d
REG_MT_DMA_CFG_DMA_WR_MRG_PF1_IMSK_L	reg_define.h	511;"	d
REG_MT_DMA_CFG_DMA_WR_MRG_PF1_STS_H	reg_define.h	514;"	d
REG_MT_DMA_CFG_DMA_WR_MRG_PF1_STS_L	reg_define.h	513;"	d
REG_NOC_CRG_REGS_CRGREG_CGEN	reg_define.h	637;"	d
REG_NOC_CRG_REGS_CRGREG_SWRST	reg_define.h	638;"	d
REG_NOC_CRG_REGS_CRG_SWRST	reg_define.h	639;"	d
REG_NOC_CRG_REGS_MAINPLL_CAL_CTRL	reg_define.h	632;"	d
REG_NOC_CRG_REGS_MAINPLL_CAL_STS	reg_define.h	633;"	d
REG_NOC_CRG_REGS_MAINPLL_DIV	reg_define.h	625;"	d
REG_NOC_CRG_REGS_MAINPLL_FRAC	reg_define.h	628;"	d
REG_NOC_CRG_REGS_MAINPLL_GLBCTRL	reg_define.h	629;"	d
REG_NOC_CRG_REGS_MAINPLL_POSTDIV01	reg_define.h	626;"	d
REG_NOC_CRG_REGS_MAINPLL_POSTDIV2345	reg_define.h	627;"	d
REG_NOC_CRG_REGS_MAINPLL_RSVCTRL	reg_define.h	631;"	d
REG_NOC_CRG_REGS_MAINPLL_STS	reg_define.h	630;"	d
REG_NOC_CRG_REGS_MAIN_CGEN	reg_define.h	634;"	d
REG_NOC_CRG_REGS_MAIN_SWRST	reg_define.h	635;"	d
REG_NOC_CRG_REGS_NOC_RSV	reg_define.h	636;"	d
REG_NOC_PMU_IDLE0	reg_define.h	8528;"	d
REG_NOC_PMU_IDLE1	reg_define.h	8529;"	d
REG_NOC_PMU_IDLE2	reg_define.h	8530;"	d
REG_NOC_PMU_IDLE3	reg_define.h	8531;"	d
REG_NOC_PMU_IDLE4	reg_define.h	8532;"	d
REG_NOC_PMU_IDLEACK0	reg_define.h	8533;"	d
REG_NOC_PMU_IDLEACK1	reg_define.h	8534;"	d
REG_NOC_PMU_IDLEACK2	reg_define.h	8535;"	d
REG_NOC_PMU_IDLEACK2	reg_define.h	8536;"	d
REG_NOC_PMU_IDLEACK3	reg_define.h	8537;"	d
REG_NOC_PMU_IDLEACK4	reg_define.h	8538;"	d
REG_NOC_PMU_IDLECTRL	reg_define.h	8522;"	d
REG_NOC_PMU_IDLEDONE	reg_define.h	8516;"	d
REG_NOC_PMU_IDLESEL0	reg_define.h	8517;"	d
REG_NOC_PMU_IDLESEL1	reg_define.h	8518;"	d
REG_NOC_PMU_IDLESEL2	reg_define.h	8519;"	d
REG_NOC_PMU_IDLESEL3	reg_define.h	8520;"	d
REG_NOC_PMU_IDLESEL4	reg_define.h	8521;"	d
REG_NOC_PMU_IDLESTAT0	reg_define.h	8523;"	d
REG_NOC_PMU_IDLESTAT1	reg_define.h	8524;"	d
REG_NOC_PMU_IDLESTAT2	reg_define.h	8525;"	d
REG_NOC_PMU_IDLESTAT3	reg_define.h	8526;"	d
REG_NOC_PMU_IDLESTAT4	reg_define.h	8527;"	d
REG_NOC_PMU_TMRCNT	reg_define.h	8542;"	d
REG_NOC_PMU_TMRCTRL	reg_define.h	8539;"	d
REG_NOC_PMU_TMRPRD	reg_define.h	8540;"	d
REG_NOC_PMU_TMRSTAT	reg_define.h	8541;"	d
REG_NS_MBOX_TO_FEC_ADDR_H	reg_define.h	5414;"	d
REG_NS_MBOX_TO_FEC_ADDR_L	reg_define.h	5415;"	d
REG_NS_MBOX_TO_FEC_INTR_CLEAR	reg_define.h	5418;"	d
REG_NS_MBOX_TO_FEC_INTR_SET	reg_define.h	5417;"	d
REG_NS_MBOX_TO_FEC_INTR_STATUS	reg_define.h	5419;"	d
REG_NS_MBOX_TO_FEC_SIZE	reg_define.h	5416;"	d
REG_NS_MBOX_TO_PCIE_ADDR_H	reg_define.h	5426;"	d
REG_NS_MBOX_TO_PCIE_ADDR_L	reg_define.h	5427;"	d
REG_NS_MBOX_TO_PCIE_INTR_CLEAR	reg_define.h	5430;"	d
REG_NS_MBOX_TO_PCIE_INTR_SET	reg_define.h	5429;"	d
REG_NS_MBOX_TO_PCIE_INTR_STATUS	reg_define.h	5431;"	d
REG_NS_MBOX_TO_PCIE_SIZE	reg_define.h	5428;"	d
REG_NS_MBOX_TO_SMC_ADDR_H	reg_define.h	5420;"	d
REG_NS_MBOX_TO_SMC_ADDR_L	reg_define.h	5421;"	d
REG_NS_MBOX_TO_SMC_INTR_CLEAR	reg_define.h	5424;"	d
REG_NS_MBOX_TO_SMC_INTR_SET	reg_define.h	5423;"	d
REG_NS_MBOX_TO_SMC_INTR_STATUS	reg_define.h	5425;"	d
REG_NS_MBOX_TO_SMC_SIZE	reg_define.h	5422;"	d
REG_OCTRL_GLB_CTRL_1	reg_define.h	2904;"	d
REG_OCTRL_GLB_CTRL_2	reg_define.h	2905;"	d
REG_OFF_RGX_CR_HOST_IRQ	module_reg.h	39;"	d
REG_OFF_RGX_CR_IRQ_OS_EVENT_CLEAR	module_reg.h	38;"	d
REG_OFF_RGX_CR_IRQ_OS_EVENT_STATUS	module_reg.h	37;"	d
REG_OFF_RGX_CR_SYS_BUS_SECURE	module_reg.h	40;"	d
REG_OV_REG1	reg_define.h	2817;"	d
REG_OV_REG2	reg_define.h	2818;"	d
REG_OW0_CR_FIR	reg_define.h	2778;"	d
REG_OW0_CSC	reg_define.h	2777;"	d
REG_OW0_DFX	reg_define.h	2776;"	d
REG_OW0_IMAGE_ARUSER	reg_define.h	2854;"	d
REG_OW0_IMAGE_BYTE_SIZE	reg_define.h	2871;"	d
REG_OW0_IMAGE_HCROP_SIZE	reg_define.h	2856;"	d
REG_OW0_IMAGE_IN_FORMAT	reg_define.h	2852;"	d
REG_OW0_IMAGE_SIZE	reg_define.h	2853;"	d
REG_OW0_IMAGE_WCROP_SIZE	reg_define.h	2855;"	d
REG_OW0_KA1	reg_define.h	2779;"	d
REG_OW0_KA2	reg_define.h	2782;"	d
REG_OW0_KA3	reg_define.h	2785;"	d
REG_OW0_KB1	reg_define.h	2780;"	d
REG_OW0_KB2	reg_define.h	2783;"	d
REG_OW0_KB3	reg_define.h	2786;"	d
REG_OW0_KC1	reg_define.h	2781;"	d
REG_OW0_KC2	reg_define.h	2784;"	d
REG_OW0_KC3	reg_define.h	2787;"	d
REG_OW0_MAP_ALPHA	reg_define.h	2820;"	d
REG_OW0_PLANE0_CTRL1	reg_define.h	2857;"	d
REG_OW0_PLANE0_CTRL2	reg_define.h	2858;"	d
REG_OW0_PLANE0_END_ADDR_H	reg_define.h	2861;"	d
REG_OW0_PLANE0_END_ADDR_L	reg_define.h	2862;"	d
REG_OW0_PLANE0_START_ADDR_H	reg_define.h	2859;"	d
REG_OW0_PLANE0_START_ADDR_L	reg_define.h	2860;"	d
REG_OW0_PLANE0_STRIDE	reg_define.h	2863;"	d
REG_OW0_PLANE1_CTRL1	reg_define.h	2864;"	d
REG_OW0_PLANE1_CTRL2	reg_define.h	2865;"	d
REG_OW0_PLANE1_END_ADDR_H	reg_define.h	2868;"	d
REG_OW0_PLANE1_END_ADDR_L	reg_define.h	2869;"	d
REG_OW0_PLANE1_START_ADDR_H	reg_define.h	2866;"	d
REG_OW0_PLANE1_START_ADDR_L	reg_define.h	2867;"	d
REG_OW0_PLANE1_STRIDE	reg_define.h	2870;"	d
REG_OW0_SX	reg_define.h	2788;"	d
REG_OW0_SY	reg_define.h	2789;"	d
REG_OW0_SZ	reg_define.h	2790;"	d
REG_OW0_TOP	reg_define.h	2814;"	d
REG_OW1_CR_FIR	reg_define.h	2793;"	d
REG_OW1_CSC	reg_define.h	2792;"	d
REG_OW1_DFX	reg_define.h	2791;"	d
REG_OW1_IMAGE_ARUSER	reg_define.h	2874;"	d
REG_OW1_IMAGE_BYTE_SIZE	reg_define.h	2891;"	d
REG_OW1_IMAGE_HCROP_SIZE	reg_define.h	2876;"	d
REG_OW1_IMAGE_IN_FORMAT	reg_define.h	2872;"	d
REG_OW1_IMAGE_SIZE	reg_define.h	2873;"	d
REG_OW1_IMAGE_WCROP_SIZE	reg_define.h	2875;"	d
REG_OW1_KA1	reg_define.h	2794;"	d
REG_OW1_KA2	reg_define.h	2797;"	d
REG_OW1_KA3	reg_define.h	2800;"	d
REG_OW1_KB1	reg_define.h	2795;"	d
REG_OW1_KB2	reg_define.h	2798;"	d
REG_OW1_KB3	reg_define.h	2801;"	d
REG_OW1_KC1	reg_define.h	2796;"	d
REG_OW1_KC2	reg_define.h	2799;"	d
REG_OW1_KC3	reg_define.h	2802;"	d
REG_OW1_MAP_ALPHA	reg_define.h	2821;"	d
REG_OW1_PLANE0_CTRL1	reg_define.h	2877;"	d
REG_OW1_PLANE0_CTRL2	reg_define.h	2878;"	d
REG_OW1_PLANE0_END_ADDR_H	reg_define.h	2881;"	d
REG_OW1_PLANE0_END_ADDR_L	reg_define.h	2882;"	d
REG_OW1_PLANE0_START_ADDR_H	reg_define.h	2879;"	d
REG_OW1_PLANE0_START_ADDR_L	reg_define.h	2880;"	d
REG_OW1_PLANE0_STRIDE	reg_define.h	2883;"	d
REG_OW1_PLANE1_CTRL1	reg_define.h	2884;"	d
REG_OW1_PLANE1_CTRL2	reg_define.h	2885;"	d
REG_OW1_PLANE1_END_ADDR_H	reg_define.h	2888;"	d
REG_OW1_PLANE1_END_ADDR_L	reg_define.h	2889;"	d
REG_OW1_PLANE1_START_ADDR_H	reg_define.h	2886;"	d
REG_OW1_PLANE1_START_ADDR_L	reg_define.h	2887;"	d
REG_OW1_PLANE1_STRIDE	reg_define.h	2890;"	d
REG_OW1_SX	reg_define.h	2803;"	d
REG_OW1_SY	reg_define.h	2804;"	d
REG_OW1_SZ	reg_define.h	2805;"	d
REG_OW1_TOP	reg_define.h	2815;"	d
REG_PADC_BIF_AUSER	reg_define.h	232;"	d
REG_PADC_DMAC_AUSER	reg_define.h	233;"	d
REG_PADC_FLASH_SHADOW_EN	reg_define.h	229;"	d
REG_PADC_FLASH_SHADOW_EN	reg_define.h	2680;"	d
REG_PADC_FUNC_FS0	reg_define.h	2677;"	d
REG_PADC_FUNC_FS1	reg_define.h	2678;"	d
REG_PADC_FUNC_FS2	reg_define.h	2679;"	d
REG_PADC_GPIO0_CFG	reg_define.h	2658;"	d
REG_PADC_GPIO0_DIR	reg_define.h	2661;"	d
REG_PADC_GPIO0_INPUT	reg_define.h	2662;"	d
REG_PADC_GPIO0_OUTPUT	reg_define.h	2659;"	d
REG_PADC_GPIO0_PE	reg_define.h	2660;"	d
REG_PADC_GPIO1_CFG	reg_define.h	2663;"	d
REG_PADC_GPIO1_DIR	reg_define.h	2666;"	d
REG_PADC_GPIO1_INPUT	reg_define.h	2667;"	d
REG_PADC_GPIO1_OUTPUT	reg_define.h	2664;"	d
REG_PADC_GPIO1_PE	reg_define.h	2665;"	d
REG_PADC_GPIO_FS	reg_define.h	2676;"	d
REG_PADC_GPIO_INTE	reg_define.h	2668;"	d
REG_PADC_GPIO_INTMASK	reg_define.h	2673;"	d
REG_PADC_GPIO_INT_NEG	reg_define.h	2670;"	d
REG_PADC_GPIO_INT_POS	reg_define.h	2669;"	d
REG_PADC_GPIO_INT_WIDTH	reg_define.h	2671;"	d
REG_PADC_GPIO_SETMASK	reg_define.h	2674;"	d
REG_PADC_GPIO_SRCPND	reg_define.h	2672;"	d
REG_PADC_GPIO_UNMASK	reg_define.h	2675;"	d
REG_PADC_SMCFG_NS_DIS	reg_define.h	230;"	d
REG_PADC_SMC_AUSER	reg_define.h	234;"	d
REG_PADC_STRAP_SEL	reg_define.h	2681;"	d
REG_PADC_STRAP_SEL_2ND	reg_define.h	2682;"	d
REG_PADC_UART_AUSER	reg_define.h	235;"	d
REG_PCIESS_CTRL_APP_APPS_PM_XMT_PME	reg_define.h	5649;"	d
REG_PCIESS_CTRL_APP_APP_PARITY_ERRS_MASK	reg_define.h	5833;"	d
REG_PCIESS_CTRL_APP_AUX_PM_EN	reg_define.h	5658;"	d
REG_PCIESS_CTRL_APP_BUS_NUM	reg_define.h	5797;"	d
REG_PCIESS_CTRL_APP_CFG_AER_RC_ERR	reg_define.h	5822;"	d
REG_PCIESS_CTRL_APP_CFG_BW_MGT	reg_define.h	5824;"	d
REG_PCIESS_CTRL_APP_CFG_FLR_PF_ACTIVE	reg_define.h	5642;"	d
REG_PCIESS_CTRL_APP_CFG_FLR_VF_ACTIVE_0_31	reg_define.h	5645;"	d
REG_PCIESS_CTRL_APP_CFG_FLR_VF_ACTIVE_32_47	reg_define.h	5646;"	d
REG_PCIESS_CTRL_APP_CFG_HP_SLOT_CTRL_ACCESS	reg_define.h	5633;"	d
REG_PCIESS_CTRL_APP_CFG_HW_AUTO_SP_DIS	reg_define.h	5634;"	d
REG_PCIESS_CTRL_APP_CFG_LINK_AUTO_BW	reg_define.h	5823;"	d
REG_PCIESS_CTRL_APP_CFG_NUM_VF	reg_define.h	5640;"	d
REG_PCIESS_CTRL_APP_CFG_PME	reg_define.h	5821;"	d
REG_PCIESS_CTRL_APP_CFG_SEND	reg_define.h	5704;"	d
REG_PCIESS_CTRL_APP_CFG_VF_BME_0_31	reg_define.h	5637;"	d
REG_PCIESS_CTRL_APP_CFG_VF_BME_32_47	reg_define.h	5638;"	d
REG_PCIESS_CTRL_APP_CFG_VF_EN	reg_define.h	5639;"	d
REG_PCIESS_CTRL_APP_CLK_PM_EN	reg_define.h	5619;"	d
REG_PCIESS_CTRL_APP_CLK_REQ_N	reg_define.h	5618;"	d
REG_PCIESS_CTRL_APP_CORE_IN_DPC	reg_define.h	5801;"	d
REG_PCIESS_CTRL_APP_CORRECTED_ERR_MASK	reg_define.h	5831;"	d
REG_PCIESS_CTRL_APP_CPL_TIMEOUT	reg_define.h	5816;"	d
REG_PCIESS_CTRL_APP_CPL_TIMEOUT_MASK	reg_define.h	5827;"	d
REG_PCIESS_CTRL_APP_CXPL_DEBUG_INFO	reg_define.h	5696;"	d
REG_PCIESS_CTRL_APP_CXPL_DEBUG_INFO_0_31	reg_define.h	5697;"	d
REG_PCIESS_CTRL_APP_CXPL_DEBUG_INFO_32_63	reg_define.h	5698;"	d
REG_PCIESS_CTRL_APP_DBI_RO_WR_DISABLE	reg_define.h	5636;"	d
REG_PCIESS_CTRL_APP_DEVICE_TYPE	reg_define.h	5796;"	d
REG_PCIESS_CTRL_APP_DEV_NUM	reg_define.h	5798;"	d
REG_PCIESS_CTRL_APP_DIAG_CTRL_BUS	reg_define.h	5675;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_0_31	reg_define.h	5709;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1024_1055	reg_define.h	5741;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1056_1087	reg_define.h	5742;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1088_1119	reg_define.h	5743;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1120_1151	reg_define.h	5744;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1152_1183	reg_define.h	5745;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1184_1215	reg_define.h	5746;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1216_1247	reg_define.h	5747;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1248_1279	reg_define.h	5748;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1280_1311	reg_define.h	5749;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_128_159	reg_define.h	5713;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1312_1343	reg_define.h	5750;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1344_1375	reg_define.h	5751;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1376_1407	reg_define.h	5752;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1408_1439	reg_define.h	5753;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1440_1471	reg_define.h	5754;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1472_1503	reg_define.h	5755;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1504_1535	reg_define.h	5756;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1536_1567	reg_define.h	5757;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1568_1599	reg_define.h	5758;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1600_1631	reg_define.h	5759;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_160_191	reg_define.h	5714;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1632_1663	reg_define.h	5760;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1664_1695	reg_define.h	5761;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1696_1727	reg_define.h	5762;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1728_1759	reg_define.h	5763;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1760_1791	reg_define.h	5764;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1792_1823	reg_define.h	5765;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1824_1855	reg_define.h	5766;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1856_1887	reg_define.h	5767;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1888_1919	reg_define.h	5768;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1920_1951	reg_define.h	5769;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_192_223	reg_define.h	5715;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1952_1983	reg_define.h	5770;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_1984_2015	reg_define.h	5771;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2016_2047	reg_define.h	5772;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2048_2079	reg_define.h	5773;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2080_2111	reg_define.h	5774;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2112_2143	reg_define.h	5775;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2144_2175	reg_define.h	5776;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2176_2207	reg_define.h	5777;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2208_2239	reg_define.h	5778;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2240_2271	reg_define.h	5779;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_224_255	reg_define.h	5716;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2272_2303	reg_define.h	5780;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2304_2335	reg_define.h	5781;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2336_2367	reg_define.h	5782;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2368_2399	reg_define.h	5783;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2400_2431	reg_define.h	5784;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2432_2463	reg_define.h	5785;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2464_2495	reg_define.h	5786;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2496_2527	reg_define.h	5787;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2528_2559	reg_define.h	5788;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2560_2591	reg_define.h	5789;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_256_287	reg_define.h	5717;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2592_2623	reg_define.h	5790;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2624_2655	reg_define.h	5791;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2656_2687	reg_define.h	5792;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2688_2719	reg_define.h	5793;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2720_2751	reg_define.h	5794;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_2752_2769	reg_define.h	5795;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_288_319	reg_define.h	5718;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_320_351	reg_define.h	5719;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_32_63	reg_define.h	5710;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_352_383	reg_define.h	5720;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_384_415	reg_define.h	5721;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_416_447	reg_define.h	5722;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_448_479	reg_define.h	5723;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_480_511	reg_define.h	5724;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_512_543	reg_define.h	5725;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_544_575	reg_define.h	5726;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_576_607	reg_define.h	5727;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_608_639	reg_define.h	5728;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_640_671	reg_define.h	5729;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_64_95	reg_define.h	5711;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_672_703	reg_define.h	5730;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_704_735	reg_define.h	5731;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_736_767	reg_define.h	5732;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_768_799	reg_define.h	5733;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_800_831	reg_define.h	5734;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_832_863	reg_define.h	5735;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_864_895	reg_define.h	5736;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_896_927	reg_define.h	5737;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_928_959	reg_define.h	5738;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_960_991	reg_define.h	5739;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_96_127	reg_define.h	5712;"	d
REG_PCIESS_CTRL_APP_DIAG_STATUS_992_1023	reg_define.h	5740;"	d
REG_PCIESS_CTRL_APP_DPC	reg_define.h	5825;"	d
REG_PCIESS_CTRL_APP_ERR_ADVISORY	reg_define.h	5659;"	d
REG_PCIESS_CTRL_APP_ERR_BUS	reg_define.h	5660;"	d
REG_PCIESS_CTRL_APP_ERR_FUNC_NUM	reg_define.h	5661;"	d
REG_PCIESS_CTRL_APP_ERR_VFUNC_ACTIVE	reg_define.h	5662;"	d
REG_PCIESS_CTRL_APP_ERR_VFUNC_NUM	reg_define.h	5663;"	d
REG_PCIESS_CTRL_APP_EXP_ROM_VALIDATION_DETAILS	reg_define.h	5628;"	d
REG_PCIESS_CTRL_APP_EXP_ROM_VALIDATION_DETAILS_STROBE	reg_define.h	5627;"	d
REG_PCIESS_CTRL_APP_EXP_ROM_VALIDATION_STATUS	reg_define.h	5626;"	d
REG_PCIESS_CTRL_APP_EXP_ROM_VALIDATION_STATUS_STROBE	reg_define.h	5625;"	d
REG_PCIESS_CTRL_APP_FLR_FLUSH_CFG	reg_define.h	5840;"	d
REG_PCIESS_CTRL_APP_FLR_FLUSH_PEND	reg_define.h	5842;"	d
REG_PCIESS_CTRL_APP_FLR_FLUSH_RDATA	reg_define.h	5841;"	d
REG_PCIESS_CTRL_APP_FLR_PF_DONE	reg_define.h	5641;"	d
REG_PCIESS_CTRL_APP_FLR_VF_DONE_0_31	reg_define.h	5643;"	d
REG_PCIESS_CTRL_APP_FLR_VF_DONE_32_47	reg_define.h	5644;"	d
REG_PCIESS_CTRL_APP_HDR_LOG_0	reg_define.h	5664;"	d
REG_PCIESS_CTRL_APP_HDR_LOG_1	reg_define.h	5665;"	d
REG_PCIESS_CTRL_APP_HDR_LOG_2	reg_define.h	5666;"	d
REG_PCIESS_CTRL_APP_HDR_LOG_3	reg_define.h	5667;"	d
REG_PCIESS_CTRL_APP_HDR_VALID	reg_define.h	5668;"	d
REG_PCIESS_CTRL_APP_HOLD_PHY_RST	reg_define.h	5617;"	d
REG_PCIESS_CTRL_APP_HOT_PLUG	reg_define.h	5800;"	d
REG_PCIESS_CTRL_APP_HP	reg_define.h	5826;"	d
REG_PCIESS_CTRL_APP_IATU_SETTING	reg_define.h	5812;"	d
REG_PCIESS_CTRL_APP_INIT_RST	reg_define.h	5620;"	d
REG_PCIESS_CTRL_APP_LINK_EQ_REQ_INT_MASK	reg_define.h	5828;"	d
REG_PCIESS_CTRL_APP_LINK_REQ_RST_NOT_MASK	reg_define.h	5834;"	d
REG_PCIESS_CTRL_APP_LINK_UP	reg_define.h	5708;"	d
REG_PCIESS_CTRL_APP_LINK_UP_INT	reg_define.h	5820;"	d
REG_PCIESS_CTRL_APP_LTSSM_ENABLE	reg_define.h	5616;"	d
REG_PCIESS_CTRL_APP_MARGINING_READY	reg_define.h	5669;"	d
REG_PCIESS_CTRL_APP_MARGINING_SOFTWARE_READY	reg_define.h	5670;"	d
REG_PCIESS_CTRL_APP_MESSAGE	reg_define.h	5799;"	d
REG_PCIESS_CTRL_APP_MSI_CTRL_INT	reg_define.h	5811;"	d
REG_PCIESS_CTRL_APP_MSTR_ARMISC_INFO	reg_define.h	5686;"	d
REG_PCIESS_CTRL_APP_MSTR_ARMISC_INFO_HIGH	reg_define.h	5685;"	d
REG_PCIESS_CTRL_APP_MSTR_ARMISC_INFO_LOW	reg_define.h	5684;"	d
REG_PCIESS_CTRL_APP_MSTR_AWMISC_INFO	reg_define.h	5689;"	d
REG_PCIESS_CTRL_APP_MSTR_AWMISC_INFO_HDR_HIGH	reg_define.h	5691;"	d
REG_PCIESS_CTRL_APP_MSTR_AWMISC_INFO_HDR_LOW	reg_define.h	5690;"	d
REG_PCIESS_CTRL_APP_MSTR_AWMISC_INFO_HIGH	reg_define.h	5688;"	d
REG_PCIESS_CTRL_APP_MSTR_AWMISC_INFO_LOW	reg_define.h	5687;"	d
REG_PCIESS_CTRL_APP_MSTR_BMISC_INFO	reg_define.h	5692;"	d
REG_PCIESS_CTRL_APP_MSTR_RMISC	reg_define.h	5693;"	d
REG_PCIESS_CTRL_APP_OSID	reg_define.h	5839;"	d
REG_PCIESS_CTRL_APP_OUTBAND_PWRUP_CMD	reg_define.h	5671;"	d
REG_PCIESS_CTRL_APP_PARITY	reg_define.h	5818;"	d
REG_PCIESS_CTRL_APP_PCIE_SS_INT_ENABLE_0	reg_define.h	5835;"	d
REG_PCIESS_CTRL_APP_PCIE_SS_INT_ENABLE_1	reg_define.h	5837;"	d
REG_PCIESS_CTRL_APP_PCIE_SS_INT_STATUS_0	reg_define.h	5836;"	d
REG_PCIESS_CTRL_APP_PCIE_SS_INT_STATUS_1	reg_define.h	5838;"	d
REG_PCIESS_CTRL_APP_PF0_LEGACY_NUM	reg_define.h	5887;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC0_DW0	reg_define.h	5855;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC0_DW1	reg_define.h	5856;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC0_DW2	reg_define.h	5857;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC0_DW3	reg_define.h	5858;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC1_DW0	reg_define.h	5859;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC1_DW1	reg_define.h	5860;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC1_DW2	reg_define.h	5861;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC1_DW3	reg_define.h	5862;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC2_DW0	reg_define.h	5863;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC2_DW1	reg_define.h	5864;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC2_DW2	reg_define.h	5865;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC2_DW3	reg_define.h	5866;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC3_DW0	reg_define.h	5867;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC3_DW1	reg_define.h	5868;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC3_DW2	reg_define.h	5869;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC3_DW3	reg_define.h	5870;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC4_DW0	reg_define.h	5871;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC4_DW1	reg_define.h	5872;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC4_DW2	reg_define.h	5873;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC4_DW3	reg_define.h	5874;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC5_DW0	reg_define.h	5875;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC5_DW1	reg_define.h	5876;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC5_DW2	reg_define.h	5877;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC5_DW3	reg_define.h	5878;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC6_DW0	reg_define.h	5879;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC6_DW1	reg_define.h	5880;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC6_DW2	reg_define.h	5881;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC6_DW3	reg_define.h	5882;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC7_DW0	reg_define.h	5883;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC7_DW1	reg_define.h	5884;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC7_DW2	reg_define.h	5885;"	d
REG_PCIESS_CTRL_APP_PF0_MSIX_VEC7_DW3	reg_define.h	5886;"	d
REG_PCIESS_CTRL_APP_PF0_PBA_0_31	reg_define.h	5897;"	d
REG_PCIESS_CTRL_APP_PF0_PBA_32_63	reg_define.h	5896;"	d
REG_PCIESS_CTRL_APP_PF0_VEC0_MSI_NUM	reg_define.h	5888;"	d
REG_PCIESS_CTRL_APP_PF0_VEC1_MSI_NUM	reg_define.h	5889;"	d
REG_PCIESS_CTRL_APP_PF0_VEC2_MSI_NUM	reg_define.h	5890;"	d
REG_PCIESS_CTRL_APP_PF0_VEC3_MSI_NUM	reg_define.h	5891;"	d
REG_PCIESS_CTRL_APP_PF0_VEC4_MSI_NUM	reg_define.h	5892;"	d
REG_PCIESS_CTRL_APP_PF0_VEC5_MSI_NUM	reg_define.h	5893;"	d
REG_PCIESS_CTRL_APP_PF0_VEC6_MSI_NUM	reg_define.h	5894;"	d
REG_PCIESS_CTRL_APP_PF0_VEC7_MSI_NUM	reg_define.h	5895;"	d
REG_PCIESS_CTRL_APP_PF1_LEGACY_NUM	reg_define.h	5902;"	d
REG_PCIESS_CTRL_APP_PF1_MSIX_VEC0_DW0	reg_define.h	5898;"	d
REG_PCIESS_CTRL_APP_PF1_MSIX_VEC0_DW1	reg_define.h	5899;"	d
REG_PCIESS_CTRL_APP_PF1_MSIX_VEC0_DW2	reg_define.h	5900;"	d
REG_PCIESS_CTRL_APP_PF1_MSIX_VEC0_DW3	reg_define.h	5901;"	d
REG_PCIESS_CTRL_APP_PF1_PBA_0_31	reg_define.h	5905;"	d
REG_PCIESS_CTRL_APP_PF1_PBA_32_63	reg_define.h	5904;"	d
REG_PCIESS_CTRL_APP_PF1_VEC0_MSI_NUM	reg_define.h	5903;"	d
REG_PCIESS_CTRL_APP_PF_DONE	reg_define.h	5843;"	d
REG_PCIESS_CTRL_APP_PF_INT_NUM	reg_define.h	5852;"	d
REG_PCIESS_CTRL_APP_PF_MONITOR_INT_NUM	reg_define.h	5851;"	d
REG_PCIESS_CTRL_APP_PF_REQ_RETRY_EN	reg_define.h	5630;"	d
REG_PCIESS_CTRL_APP_PHY_MAC_PHYSTATUS	reg_define.h	5674;"	d
REG_PCIESS_CTRL_APP_PM_CURNT_STATE	reg_define.h	5650;"	d
REG_PCIESS_CTRL_APP_PM_DSTATE	reg_define.h	5652;"	d
REG_PCIESS_CTRL_APP_PM_LINKST_IN	reg_define.h	5654;"	d
REG_PCIESS_CTRL_APP_PM_MASTER_STATE	reg_define.h	5655;"	d
REG_PCIESS_CTRL_APP_PM_PME_EN	reg_define.h	5653;"	d
REG_PCIESS_CTRL_APP_PM_SLAVE_STATE	reg_define.h	5656;"	d
REG_PCIESS_CTRL_APP_PM_STATUS	reg_define.h	5657;"	d
REG_PCIESS_CTRL_APP_RADM	reg_define.h	5817;"	d
REG_PCIESS_CTRL_APP_RADM_Q	reg_define.h	5705;"	d
REG_PCIESS_CTRL_APP_RADM_QOVERFLOW_MASK	reg_define.h	5832;"	d
REG_PCIESS_CTRL_APP_RADM_TIMEOUT	reg_define.h	5700;"	d
REG_PCIESS_CTRL_APP_RADM_TIMEOUT_CPL	reg_define.h	5699;"	d
REG_PCIESS_CTRL_APP_RADM_TRGT1_ATU_CBUF_ERR_0_31	reg_define.h	5706;"	d
REG_PCIESS_CTRL_APP_RADM_TRGT1_ATU_CBUF_ERR_32_33	reg_define.h	5707;"	d
REG_PCIESS_CTRL_APP_RADM_TRGT1_VC	reg_define.h	5635;"	d
REG_PCIESS_CTRL_APP_RAS_DES	reg_define.h	5703;"	d
REG_PCIESS_CTRL_APP_RBAR_CTRL_UPDATE	reg_define.h	5694;"	d
REG_PCIESS_CTRL_APP_READY_ENTR_L23	reg_define.h	5622;"	d
REG_PCIESS_CTRL_APP_REQ_ENTR_L1	reg_define.h	5621;"	d
REG_PCIESS_CTRL_APP_REQ_EXIT_L1	reg_define.h	5623;"	d
REG_PCIESS_CTRL_APP_REQ_RETRY_EN	reg_define.h	5629;"	d
REG_PCIESS_CTRL_APP_RTLH_RFC	reg_define.h	5802;"	d
REG_PCIESS_CTRL_APP_RTLH_RFC_DATA_0	reg_define.h	5803;"	d
REG_PCIESS_CTRL_APP_RTLH_RFC_DATA_1	reg_define.h	5804;"	d
REG_PCIESS_CTRL_APP_RTLH_RFC_DATA_2	reg_define.h	5805;"	d
REG_PCIESS_CTRL_APP_RTLH_RFC_DATA_3	reg_define.h	5806;"	d
REG_PCIESS_CTRL_APP_RTLH_RFC_DATA_4	reg_define.h	5807;"	d
REG_PCIESS_CTRL_APP_RTLH_RFC_DATA_5	reg_define.h	5808;"	d
REG_PCIESS_CTRL_APP_RTLH_RFC_DATA_6	reg_define.h	5809;"	d
REG_PCIESS_CTRL_APP_RTLH_RFC_DATA_7	reg_define.h	5810;"	d
REG_PCIESS_CTRL_APP_RX_LANE_FLIP_EN	reg_define.h	5647;"	d
REG_PCIESS_CTRL_APP_SLV_ARMISC	reg_define.h	5676;"	d
REG_PCIESS_CTRL_APP_SLV_AWMISC	reg_define.h	5677;"	d
REG_PCIESS_CTRL_APP_SLV_AWMISC_INFO_HDR_HIGH	reg_define.h	5679;"	d
REG_PCIESS_CTRL_APP_SLV_AWMISC_INFO_HDR_LOW	reg_define.h	5678;"	d
REG_PCIESS_CTRL_APP_SLV_AWMISC_INFO_P	reg_define.h	5680;"	d
REG_PCIESS_CTRL_APP_SLV_BMISC	reg_define.h	5682;"	d
REG_PCIESS_CTRL_APP_SLV_RMISC	reg_define.h	5683;"	d
REG_PCIESS_CTRL_APP_SLV_WMISC_INFO	reg_define.h	5681;"	d
REG_PCIESS_CTRL_APP_SMLH_LTSSM_STATE	reg_define.h	5651;"	d
REG_PCIESS_CTRL_APP_SMLH_REQ_RST	reg_define.h	5819;"	d
REG_PCIESS_CTRL_APP_SOFT_INT	reg_define.h	5815;"	d
REG_PCIESS_CTRL_APP_SOFT_MSI_CLR	reg_define.h	5850;"	d
REG_PCIESS_CTRL_APP_SRIS_MODE	reg_define.h	5615;"	d
REG_PCIESS_CTRL_APP_SYS_AUX_PWR_DET	reg_define.h	5672;"	d
REG_PCIESS_CTRL_APP_TRGT_TIMEOUT	reg_define.h	5701;"	d
REG_PCIESS_CTRL_APP_TRGT_TIMEOUT_CPL	reg_define.h	5702;"	d
REG_PCIESS_CTRL_APP_TX_LANE_FLIP_EN	reg_define.h	5648;"	d
REG_PCIESS_CTRL_APP_UNCOR_ERR_MASK	reg_define.h	5830;"	d
REG_PCIESS_CTRL_APP_USP_EQ_REDO_EXECUTED_INT_MASK	reg_define.h	5829;"	d
REG_PCIESS_CTRL_APP_VEN_MSI_TC	reg_define.h	5673;"	d
REG_PCIESS_CTRL_APP_VF0_DMA_RCH_INT_MASK	reg_define.h	5944;"	d
REG_PCIESS_CTRL_APP_VF0_DMA_WCH_INT_MASK	reg_define.h	5943;"	d
REG_PCIESS_CTRL_APP_VF0_GPU_INT_MASK	reg_define.h	5942;"	d
REG_PCIESS_CTRL_APP_VF0_GPU_INT_SET_H	reg_define.h	5853;"	d
REG_PCIESS_CTRL_APP_VF0_GPU_INT_SET_L	reg_define.h	5854;"	d
REG_PCIESS_CTRL_APP_VF0_HW_INT_TEST	reg_define.h	5959;"	d
REG_PCIESS_CTRL_APP_VF0_INT_MASK	reg_define.h	5947;"	d
REG_PCIESS_CTRL_APP_VF0_INT_NUM	reg_define.h	5949;"	d
REG_PCIESS_CTRL_APP_VF0_INT_STATUS	reg_define.h	5958;"	d
REG_PCIESS_CTRL_APP_VF0_MONITOR_INT_NUM	reg_define.h	5948;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC0_DW0	reg_define.h	5906;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC0_DW1	reg_define.h	5907;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC0_DW2	reg_define.h	5908;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC0_DW3	reg_define.h	5909;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC1_DW0	reg_define.h	5910;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC1_DW1	reg_define.h	5911;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC1_DW2	reg_define.h	5912;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC1_DW3	reg_define.h	5913;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC2_DW0	reg_define.h	5914;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC2_DW1	reg_define.h	5915;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC2_DW2	reg_define.h	5916;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC2_DW3	reg_define.h	5917;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC3_DW0	reg_define.h	5918;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC3_DW1	reg_define.h	5919;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC3_DW2	reg_define.h	5920;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC3_DW3	reg_define.h	5921;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC4_DW0	reg_define.h	5922;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC4_DW1	reg_define.h	5923;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC4_DW2	reg_define.h	5924;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC4_DW3	reg_define.h	5925;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC5_DW0	reg_define.h	5926;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC5_DW1	reg_define.h	5927;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC5_DW2	reg_define.h	5928;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC5_DW3	reg_define.h	5929;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC6_DW0	reg_define.h	5930;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC6_DW1	reg_define.h	5931;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC6_DW2	reg_define.h	5932;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC6_DW3	reg_define.h	5933;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC7_DW0	reg_define.h	5934;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC7_DW1	reg_define.h	5935;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC7_DW2	reg_define.h	5936;"	d
REG_PCIESS_CTRL_APP_VF0_MSIX_VEC7_DW3	reg_define.h	5937;"	d
REG_PCIESS_CTRL_APP_VF0_PBA_0_31	reg_define.h	5939;"	d
REG_PCIESS_CTRL_APP_VF0_PBA_32_63	reg_define.h	5938;"	d
REG_PCIESS_CTRL_APP_VF0_SOFT_INT_CLR	reg_define.h	5961;"	d
REG_PCIESS_CTRL_APP_VF0_SOFT_INT_SET	reg_define.h	5960;"	d
REG_PCIESS_CTRL_APP_VF0_SOFT_INT_STATUS	reg_define.h	5941;"	d
REG_PCIESS_CTRL_APP_VF0_VEC0_MSI_NUM	reg_define.h	5950;"	d
REG_PCIESS_CTRL_APP_VF0_VEC1_MSI_NUM	reg_define.h	5951;"	d
REG_PCIESS_CTRL_APP_VF0_VEC2_MSI_NUM	reg_define.h	5952;"	d
REG_PCIESS_CTRL_APP_VF0_VEC3_MSI_NUM	reg_define.h	5953;"	d
REG_PCIESS_CTRL_APP_VF0_VEC4_MSI_NUM	reg_define.h	5954;"	d
REG_PCIESS_CTRL_APP_VF0_VEC5_MSI_NUM	reg_define.h	5955;"	d
REG_PCIESS_CTRL_APP_VF0_VEC6_MSI_NUM	reg_define.h	5956;"	d
REG_PCIESS_CTRL_APP_VF0_VEC7_MSI_NUM	reg_define.h	5957;"	d
REG_PCIESS_CTRL_APP_VF0_WAVE517_INT_MASK	reg_define.h	5945;"	d
REG_PCIESS_CTRL_APP_VF0_WAVE627_INT_MASK	reg_define.h	5946;"	d
REG_PCIESS_CTRL_APP_VF1	reg_define.h	5996;"	d
REG_PCIESS_CTRL_APP_VF10	reg_define.h	6464;"	d
REG_PCIESS_CTRL_APP_VF10_DMA_RCH_INT_MASK	reg_define.h	6467;"	d
REG_PCIESS_CTRL_APP_VF10_DMA_WCH_INT_MASK	reg_define.h	6466;"	d
REG_PCIESS_CTRL_APP_VF10_GPU_INT_MASK	reg_define.h	6465;"	d
REG_PCIESS_CTRL_APP_VF10_INT_MASK	reg_define.h	6470;"	d
REG_PCIESS_CTRL_APP_VF10_INT_NUM	reg_define.h	6472;"	d
REG_PCIESS_CTRL_APP_VF10_INT_STATUS	reg_define.h	6481;"	d
REG_PCIESS_CTRL_APP_VF10_MONITOR_INT_NUM	reg_define.h	6471;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC0_DW0	reg_define.h	6430;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC0_DW1	reg_define.h	6431;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC0_DW2	reg_define.h	6432;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC0_DW3	reg_define.h	6433;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC1_DW0	reg_define.h	6434;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC1_DW1	reg_define.h	6435;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC1_DW2	reg_define.h	6436;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC1_DW3	reg_define.h	6437;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC2_DW0	reg_define.h	6438;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC2_DW1	reg_define.h	6439;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC2_DW2	reg_define.h	6440;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC2_DW3	reg_define.h	6441;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC3_DW0	reg_define.h	6442;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC3_DW1	reg_define.h	6443;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC3_DW2	reg_define.h	6444;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC3_DW3	reg_define.h	6445;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC4_DW0	reg_define.h	6446;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC4_DW1	reg_define.h	6447;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC4_DW2	reg_define.h	6448;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC4_DW3	reg_define.h	6449;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC5_DW0	reg_define.h	6450;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC5_DW1	reg_define.h	6451;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC5_DW2	reg_define.h	6452;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC5_DW3	reg_define.h	6453;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC6_DW0	reg_define.h	6454;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC6_DW1	reg_define.h	6455;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC6_DW2	reg_define.h	6456;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC6_DW3	reg_define.h	6457;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC7_DW0	reg_define.h	6458;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC7_DW1	reg_define.h	6459;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC7_DW2	reg_define.h	6460;"	d
REG_PCIESS_CTRL_APP_VF10_MSIX_VEC7_DW3	reg_define.h	6461;"	d
REG_PCIESS_CTRL_APP_VF10_PBA_0_31	reg_define.h	6463;"	d
REG_PCIESS_CTRL_APP_VF10_PBA_32_63	reg_define.h	6462;"	d
REG_PCIESS_CTRL_APP_VF10_VEC0_MSI_NUM	reg_define.h	6473;"	d
REG_PCIESS_CTRL_APP_VF10_VEC1_MSI_NUM	reg_define.h	6474;"	d
REG_PCIESS_CTRL_APP_VF10_VEC2_MSI_NUM	reg_define.h	6475;"	d
REG_PCIESS_CTRL_APP_VF10_VEC3_MSI_NUM	reg_define.h	6476;"	d
REG_PCIESS_CTRL_APP_VF10_VEC4_MSI_NUM	reg_define.h	6477;"	d
REG_PCIESS_CTRL_APP_VF10_VEC5_MSI_NUM	reg_define.h	6478;"	d
REG_PCIESS_CTRL_APP_VF10_VEC6_MSI_NUM	reg_define.h	6479;"	d
REG_PCIESS_CTRL_APP_VF10_VEC7_MSI_NUM	reg_define.h	6480;"	d
REG_PCIESS_CTRL_APP_VF10_WAVE517_INT_MASK	reg_define.h	6468;"	d
REG_PCIESS_CTRL_APP_VF10_WAVE627_INT_MASK	reg_define.h	6469;"	d
REG_PCIESS_CTRL_APP_VF11	reg_define.h	6516;"	d
REG_PCIESS_CTRL_APP_VF11_DMA_RCH_INT_MASK	reg_define.h	6519;"	d
REG_PCIESS_CTRL_APP_VF11_DMA_WCH_INT_MASK	reg_define.h	6518;"	d
REG_PCIESS_CTRL_APP_VF11_GPU_INT_MASK	reg_define.h	6517;"	d
REG_PCIESS_CTRL_APP_VF11_INT_MASK	reg_define.h	6522;"	d
REG_PCIESS_CTRL_APP_VF11_INT_NUM	reg_define.h	6524;"	d
REG_PCIESS_CTRL_APP_VF11_INT_STATUS	reg_define.h	6533;"	d
REG_PCIESS_CTRL_APP_VF11_MONITOR_INT_NUM	reg_define.h	6523;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC0_DW0	reg_define.h	6482;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC0_DW1	reg_define.h	6483;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC0_DW2	reg_define.h	6484;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC0_DW3	reg_define.h	6485;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC1_DW0	reg_define.h	6486;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC1_DW1	reg_define.h	6487;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC1_DW2	reg_define.h	6488;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC1_DW3	reg_define.h	6489;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC2_DW0	reg_define.h	6490;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC2_DW1	reg_define.h	6491;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC2_DW2	reg_define.h	6492;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC2_DW3	reg_define.h	6493;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC3_DW0	reg_define.h	6494;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC3_DW1	reg_define.h	6495;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC3_DW2	reg_define.h	6496;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC3_DW3	reg_define.h	6497;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC4_DW0	reg_define.h	6498;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC4_DW1	reg_define.h	6499;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC4_DW2	reg_define.h	6500;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC4_DW3	reg_define.h	6501;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC5_DW0	reg_define.h	6502;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC5_DW1	reg_define.h	6503;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC5_DW2	reg_define.h	6504;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC5_DW3	reg_define.h	6505;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC6_DW0	reg_define.h	6506;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC6_DW1	reg_define.h	6507;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC6_DW2	reg_define.h	6508;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC6_DW3	reg_define.h	6509;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC7_DW0	reg_define.h	6510;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC7_DW1	reg_define.h	6511;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC7_DW2	reg_define.h	6512;"	d
REG_PCIESS_CTRL_APP_VF11_MSIX_VEC7_DW3	reg_define.h	6513;"	d
REG_PCIESS_CTRL_APP_VF11_PBA_0_31	reg_define.h	6515;"	d
REG_PCIESS_CTRL_APP_VF11_PBA_32_63	reg_define.h	6514;"	d
REG_PCIESS_CTRL_APP_VF11_VEC0_MSI_NUM	reg_define.h	6525;"	d
REG_PCIESS_CTRL_APP_VF11_VEC1_MSI_NUM	reg_define.h	6526;"	d
REG_PCIESS_CTRL_APP_VF11_VEC2_MSI_NUM	reg_define.h	6527;"	d
REG_PCIESS_CTRL_APP_VF11_VEC3_MSI_NUM	reg_define.h	6528;"	d
REG_PCIESS_CTRL_APP_VF11_VEC4_MSI_NUM	reg_define.h	6529;"	d
REG_PCIESS_CTRL_APP_VF11_VEC5_MSI_NUM	reg_define.h	6530;"	d
REG_PCIESS_CTRL_APP_VF11_VEC6_MSI_NUM	reg_define.h	6531;"	d
REG_PCIESS_CTRL_APP_VF11_VEC7_MSI_NUM	reg_define.h	6532;"	d
REG_PCIESS_CTRL_APP_VF11_WAVE517_INT_MASK	reg_define.h	6520;"	d
REG_PCIESS_CTRL_APP_VF11_WAVE627_INT_MASK	reg_define.h	6521;"	d
REG_PCIESS_CTRL_APP_VF12	reg_define.h	6568;"	d
REG_PCIESS_CTRL_APP_VF12_DMA_RCH_INT_MASK	reg_define.h	6571;"	d
REG_PCIESS_CTRL_APP_VF12_DMA_WCH_INT_MASK	reg_define.h	6570;"	d
REG_PCIESS_CTRL_APP_VF12_GPU_INT_MASK	reg_define.h	6569;"	d
REG_PCIESS_CTRL_APP_VF12_INT_MASK	reg_define.h	6574;"	d
REG_PCIESS_CTRL_APP_VF12_INT_NUM	reg_define.h	6576;"	d
REG_PCIESS_CTRL_APP_VF12_INT_STATUS	reg_define.h	6585;"	d
REG_PCIESS_CTRL_APP_VF12_MONITOR_INT_NUM	reg_define.h	6575;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC0_DW0	reg_define.h	6534;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC0_DW1	reg_define.h	6535;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC0_DW2	reg_define.h	6536;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC0_DW3	reg_define.h	6537;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC1_DW0	reg_define.h	6538;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC1_DW1	reg_define.h	6539;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC1_DW2	reg_define.h	6540;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC1_DW3	reg_define.h	6541;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC2_DW0	reg_define.h	6542;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC2_DW1	reg_define.h	6543;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC2_DW2	reg_define.h	6544;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC2_DW3	reg_define.h	6545;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC3_DW0	reg_define.h	6546;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC3_DW1	reg_define.h	6547;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC3_DW2	reg_define.h	6548;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC3_DW3	reg_define.h	6549;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC4_DW0	reg_define.h	6550;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC4_DW1	reg_define.h	6551;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC4_DW2	reg_define.h	6552;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC4_DW3	reg_define.h	6553;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC5_DW0	reg_define.h	6554;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC5_DW1	reg_define.h	6555;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC5_DW2	reg_define.h	6556;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC5_DW3	reg_define.h	6557;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC6_DW0	reg_define.h	6558;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC6_DW1	reg_define.h	6559;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC6_DW2	reg_define.h	6560;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC6_DW3	reg_define.h	6561;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC7_DW0	reg_define.h	6562;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC7_DW1	reg_define.h	6563;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC7_DW2	reg_define.h	6564;"	d
REG_PCIESS_CTRL_APP_VF12_MSIX_VEC7_DW3	reg_define.h	6565;"	d
REG_PCIESS_CTRL_APP_VF12_PBA_0_31	reg_define.h	6567;"	d
REG_PCIESS_CTRL_APP_VF12_PBA_32_63	reg_define.h	6566;"	d
REG_PCIESS_CTRL_APP_VF12_VEC0_MSI_NUM	reg_define.h	6577;"	d
REG_PCIESS_CTRL_APP_VF12_VEC1_MSI_NUM	reg_define.h	6578;"	d
REG_PCIESS_CTRL_APP_VF12_VEC2_MSI_NUM	reg_define.h	6579;"	d
REG_PCIESS_CTRL_APP_VF12_VEC3_MSI_NUM	reg_define.h	6580;"	d
REG_PCIESS_CTRL_APP_VF12_VEC4_MSI_NUM	reg_define.h	6581;"	d
REG_PCIESS_CTRL_APP_VF12_VEC5_MSI_NUM	reg_define.h	6582;"	d
REG_PCIESS_CTRL_APP_VF12_VEC6_MSI_NUM	reg_define.h	6583;"	d
REG_PCIESS_CTRL_APP_VF12_VEC7_MSI_NUM	reg_define.h	6584;"	d
REG_PCIESS_CTRL_APP_VF12_WAVE517_INT_MASK	reg_define.h	6572;"	d
REG_PCIESS_CTRL_APP_VF12_WAVE627_INT_MASK	reg_define.h	6573;"	d
REG_PCIESS_CTRL_APP_VF13	reg_define.h	6620;"	d
REG_PCIESS_CTRL_APP_VF13_DMA_RCH_INT_MASK	reg_define.h	6623;"	d
REG_PCIESS_CTRL_APP_VF13_DMA_WCH_INT_MASK	reg_define.h	6622;"	d
REG_PCIESS_CTRL_APP_VF13_GPU_INT_MASK	reg_define.h	6621;"	d
REG_PCIESS_CTRL_APP_VF13_INT_MASK	reg_define.h	6626;"	d
REG_PCIESS_CTRL_APP_VF13_INT_NUM	reg_define.h	6628;"	d
REG_PCIESS_CTRL_APP_VF13_INT_STATUS	reg_define.h	6637;"	d
REG_PCIESS_CTRL_APP_VF13_MONITOR_INT_NUM	reg_define.h	6627;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC0_DW0	reg_define.h	6586;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC0_DW1	reg_define.h	6587;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC0_DW2	reg_define.h	6588;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC0_DW3	reg_define.h	6589;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC1_DW0	reg_define.h	6590;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC1_DW1	reg_define.h	6591;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC1_DW2	reg_define.h	6592;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC1_DW3	reg_define.h	6593;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC2_DW0	reg_define.h	6594;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC2_DW1	reg_define.h	6595;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC2_DW2	reg_define.h	6596;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC2_DW3	reg_define.h	6597;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC3_DW0	reg_define.h	6598;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC3_DW1	reg_define.h	6599;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC3_DW2	reg_define.h	6600;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC3_DW3	reg_define.h	6601;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC4_DW0	reg_define.h	6602;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC4_DW1	reg_define.h	6603;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC4_DW2	reg_define.h	6604;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC4_DW3	reg_define.h	6605;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC5_DW0	reg_define.h	6606;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC5_DW1	reg_define.h	6607;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC5_DW2	reg_define.h	6608;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC5_DW3	reg_define.h	6609;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC6_DW0	reg_define.h	6610;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC6_DW1	reg_define.h	6611;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC6_DW2	reg_define.h	6612;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC6_DW3	reg_define.h	6613;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC7_DW0	reg_define.h	6614;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC7_DW1	reg_define.h	6615;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC7_DW2	reg_define.h	6616;"	d
REG_PCIESS_CTRL_APP_VF13_MSIX_VEC7_DW3	reg_define.h	6617;"	d
REG_PCIESS_CTRL_APP_VF13_PBA_0_31	reg_define.h	6619;"	d
REG_PCIESS_CTRL_APP_VF13_PBA_32_63	reg_define.h	6618;"	d
REG_PCIESS_CTRL_APP_VF13_VEC0_MSI_NUM	reg_define.h	6629;"	d
REG_PCIESS_CTRL_APP_VF13_VEC1_MSI_NUM	reg_define.h	6630;"	d
REG_PCIESS_CTRL_APP_VF13_VEC2_MSI_NUM	reg_define.h	6631;"	d
REG_PCIESS_CTRL_APP_VF13_VEC3_MSI_NUM	reg_define.h	6632;"	d
REG_PCIESS_CTRL_APP_VF13_VEC4_MSI_NUM	reg_define.h	6633;"	d
REG_PCIESS_CTRL_APP_VF13_VEC5_MSI_NUM	reg_define.h	6634;"	d
REG_PCIESS_CTRL_APP_VF13_VEC6_MSI_NUM	reg_define.h	6635;"	d
REG_PCIESS_CTRL_APP_VF13_VEC7_MSI_NUM	reg_define.h	6636;"	d
REG_PCIESS_CTRL_APP_VF13_WAVE517_INT_MASK	reg_define.h	6624;"	d
REG_PCIESS_CTRL_APP_VF13_WAVE627_INT_MASK	reg_define.h	6625;"	d
REG_PCIESS_CTRL_APP_VF14	reg_define.h	6672;"	d
REG_PCIESS_CTRL_APP_VF14_DMA_RCH_INT_MASK	reg_define.h	6675;"	d
REG_PCIESS_CTRL_APP_VF14_DMA_WCH_INT_MASK	reg_define.h	6674;"	d
REG_PCIESS_CTRL_APP_VF14_GPU_INT_MASK	reg_define.h	6673;"	d
REG_PCIESS_CTRL_APP_VF14_INT_MASK	reg_define.h	6678;"	d
REG_PCIESS_CTRL_APP_VF14_INT_NUM	reg_define.h	6680;"	d
REG_PCIESS_CTRL_APP_VF14_INT_STATUS	reg_define.h	6689;"	d
REG_PCIESS_CTRL_APP_VF14_MONITOR_INT_NUM	reg_define.h	6679;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC0_DW0	reg_define.h	6638;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC0_DW1	reg_define.h	6639;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC0_DW2	reg_define.h	6640;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC0_DW3	reg_define.h	6641;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC1_DW0	reg_define.h	6642;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC1_DW1	reg_define.h	6643;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC1_DW2	reg_define.h	6644;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC1_DW3	reg_define.h	6645;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC2_DW0	reg_define.h	6646;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC2_DW1	reg_define.h	6647;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC2_DW2	reg_define.h	6648;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC2_DW3	reg_define.h	6649;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC3_DW0	reg_define.h	6650;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC3_DW1	reg_define.h	6651;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC3_DW2	reg_define.h	6652;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC3_DW3	reg_define.h	6653;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC4_DW0	reg_define.h	6654;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC4_DW1	reg_define.h	6655;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC4_DW2	reg_define.h	6656;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC4_DW3	reg_define.h	6657;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC5_DW0	reg_define.h	6658;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC5_DW1	reg_define.h	6659;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC5_DW2	reg_define.h	6660;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC5_DW3	reg_define.h	6661;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC6_DW0	reg_define.h	6662;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC6_DW1	reg_define.h	6663;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC6_DW2	reg_define.h	6664;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC6_DW3	reg_define.h	6665;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC7_DW0	reg_define.h	6666;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC7_DW1	reg_define.h	6667;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC7_DW2	reg_define.h	6668;"	d
REG_PCIESS_CTRL_APP_VF14_MSIX_VEC7_DW3	reg_define.h	6669;"	d
REG_PCIESS_CTRL_APP_VF14_PBA_0_31	reg_define.h	6671;"	d
REG_PCIESS_CTRL_APP_VF14_PBA_32_63	reg_define.h	6670;"	d
REG_PCIESS_CTRL_APP_VF14_VEC0_MSI_NUM	reg_define.h	6681;"	d
REG_PCIESS_CTRL_APP_VF14_VEC1_MSI_NUM	reg_define.h	6682;"	d
REG_PCIESS_CTRL_APP_VF14_VEC2_MSI_NUM	reg_define.h	6683;"	d
REG_PCIESS_CTRL_APP_VF14_VEC3_MSI_NUM	reg_define.h	6684;"	d
REG_PCIESS_CTRL_APP_VF14_VEC4_MSI_NUM	reg_define.h	6685;"	d
REG_PCIESS_CTRL_APP_VF14_VEC5_MSI_NUM	reg_define.h	6686;"	d
REG_PCIESS_CTRL_APP_VF14_VEC6_MSI_NUM	reg_define.h	6687;"	d
REG_PCIESS_CTRL_APP_VF14_VEC7_MSI_NUM	reg_define.h	6688;"	d
REG_PCIESS_CTRL_APP_VF14_WAVE517_INT_MASK	reg_define.h	6676;"	d
REG_PCIESS_CTRL_APP_VF14_WAVE627_INT_MASK	reg_define.h	6677;"	d
REG_PCIESS_CTRL_APP_VF15	reg_define.h	6724;"	d
REG_PCIESS_CTRL_APP_VF15_DMA_RCH_INT_MASK	reg_define.h	6727;"	d
REG_PCIESS_CTRL_APP_VF15_DMA_WCH_INT_MASK	reg_define.h	6726;"	d
REG_PCIESS_CTRL_APP_VF15_GPU_INT_MASK	reg_define.h	6725;"	d
REG_PCIESS_CTRL_APP_VF15_INT_MASK	reg_define.h	6730;"	d
REG_PCIESS_CTRL_APP_VF15_INT_NUM	reg_define.h	6732;"	d
REG_PCIESS_CTRL_APP_VF15_INT_STATUS	reg_define.h	6741;"	d
REG_PCIESS_CTRL_APP_VF15_MONITOR_INT_NUM	reg_define.h	6731;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC0_DW0	reg_define.h	6690;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC0_DW1	reg_define.h	6691;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC0_DW2	reg_define.h	6692;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC0_DW3	reg_define.h	6693;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC1_DW0	reg_define.h	6694;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC1_DW1	reg_define.h	6695;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC1_DW2	reg_define.h	6696;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC1_DW3	reg_define.h	6697;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC2_DW0	reg_define.h	6698;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC2_DW1	reg_define.h	6699;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC2_DW2	reg_define.h	6700;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC2_DW3	reg_define.h	6701;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC3_DW0	reg_define.h	6702;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC3_DW1	reg_define.h	6703;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC3_DW2	reg_define.h	6704;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC3_DW3	reg_define.h	6705;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC4_DW0	reg_define.h	6706;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC4_DW1	reg_define.h	6707;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC4_DW2	reg_define.h	6708;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC4_DW3	reg_define.h	6709;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC5_DW0	reg_define.h	6710;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC5_DW1	reg_define.h	6711;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC5_DW2	reg_define.h	6712;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC5_DW3	reg_define.h	6713;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC6_DW0	reg_define.h	6714;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC6_DW1	reg_define.h	6715;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC6_DW2	reg_define.h	6716;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC6_DW3	reg_define.h	6717;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC7_DW0	reg_define.h	6718;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC7_DW1	reg_define.h	6719;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC7_DW2	reg_define.h	6720;"	d
REG_PCIESS_CTRL_APP_VF15_MSIX_VEC7_DW3	reg_define.h	6721;"	d
REG_PCIESS_CTRL_APP_VF15_PBA_0_31	reg_define.h	6723;"	d
REG_PCIESS_CTRL_APP_VF15_PBA_32_63	reg_define.h	6722;"	d
REG_PCIESS_CTRL_APP_VF15_VEC0_MSI_NUM	reg_define.h	6733;"	d
REG_PCIESS_CTRL_APP_VF15_VEC1_MSI_NUM	reg_define.h	6734;"	d
REG_PCIESS_CTRL_APP_VF15_VEC2_MSI_NUM	reg_define.h	6735;"	d
REG_PCIESS_CTRL_APP_VF15_VEC3_MSI_NUM	reg_define.h	6736;"	d
REG_PCIESS_CTRL_APP_VF15_VEC4_MSI_NUM	reg_define.h	6737;"	d
REG_PCIESS_CTRL_APP_VF15_VEC5_MSI_NUM	reg_define.h	6738;"	d
REG_PCIESS_CTRL_APP_VF15_VEC6_MSI_NUM	reg_define.h	6739;"	d
REG_PCIESS_CTRL_APP_VF15_VEC7_MSI_NUM	reg_define.h	6740;"	d
REG_PCIESS_CTRL_APP_VF15_WAVE517_INT_MASK	reg_define.h	6728;"	d
REG_PCIESS_CTRL_APP_VF15_WAVE627_INT_MASK	reg_define.h	6729;"	d
REG_PCIESS_CTRL_APP_VF16	reg_define.h	6776;"	d
REG_PCIESS_CTRL_APP_VF16_DMA_RCH_INT_MASK	reg_define.h	6779;"	d
REG_PCIESS_CTRL_APP_VF16_DMA_WCH_INT_MASK	reg_define.h	6778;"	d
REG_PCIESS_CTRL_APP_VF16_GPU_INT_MASK	reg_define.h	6777;"	d
REG_PCIESS_CTRL_APP_VF16_INT_MASK	reg_define.h	6782;"	d
REG_PCIESS_CTRL_APP_VF16_INT_NUM	reg_define.h	6784;"	d
REG_PCIESS_CTRL_APP_VF16_INT_STATUS	reg_define.h	6793;"	d
REG_PCIESS_CTRL_APP_VF16_MONITOR_INT_NUM	reg_define.h	6783;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC0_DW0	reg_define.h	6742;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC0_DW1	reg_define.h	6743;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC0_DW2	reg_define.h	6744;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC0_DW3	reg_define.h	6745;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC1_DW0	reg_define.h	6746;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC1_DW1	reg_define.h	6747;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC1_DW2	reg_define.h	6748;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC1_DW3	reg_define.h	6749;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC2_DW0	reg_define.h	6750;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC2_DW1	reg_define.h	6751;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC2_DW2	reg_define.h	6752;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC2_DW3	reg_define.h	6753;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC3_DW0	reg_define.h	6754;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC3_DW1	reg_define.h	6755;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC3_DW2	reg_define.h	6756;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC3_DW3	reg_define.h	6757;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC4_DW0	reg_define.h	6758;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC4_DW1	reg_define.h	6759;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC4_DW2	reg_define.h	6760;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC4_DW3	reg_define.h	6761;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC5_DW0	reg_define.h	6762;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC5_DW1	reg_define.h	6763;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC5_DW2	reg_define.h	6764;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC5_DW3	reg_define.h	6765;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC6_DW0	reg_define.h	6766;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC6_DW1	reg_define.h	6767;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC6_DW2	reg_define.h	6768;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC6_DW3	reg_define.h	6769;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC7_DW0	reg_define.h	6770;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC7_DW1	reg_define.h	6771;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC7_DW2	reg_define.h	6772;"	d
REG_PCIESS_CTRL_APP_VF16_MSIX_VEC7_DW3	reg_define.h	6773;"	d
REG_PCIESS_CTRL_APP_VF16_PBA_0_31	reg_define.h	6775;"	d
REG_PCIESS_CTRL_APP_VF16_PBA_32_63	reg_define.h	6774;"	d
REG_PCIESS_CTRL_APP_VF16_VEC0_MSI_NUM	reg_define.h	6785;"	d
REG_PCIESS_CTRL_APP_VF16_VEC1_MSI_NUM	reg_define.h	6786;"	d
REG_PCIESS_CTRL_APP_VF16_VEC2_MSI_NUM	reg_define.h	6787;"	d
REG_PCIESS_CTRL_APP_VF16_VEC3_MSI_NUM	reg_define.h	6788;"	d
REG_PCIESS_CTRL_APP_VF16_VEC4_MSI_NUM	reg_define.h	6789;"	d
REG_PCIESS_CTRL_APP_VF16_VEC5_MSI_NUM	reg_define.h	6790;"	d
REG_PCIESS_CTRL_APP_VF16_VEC6_MSI_NUM	reg_define.h	6791;"	d
REG_PCIESS_CTRL_APP_VF16_VEC7_MSI_NUM	reg_define.h	6792;"	d
REG_PCIESS_CTRL_APP_VF16_WAVE517_INT_MASK	reg_define.h	6780;"	d
REG_PCIESS_CTRL_APP_VF16_WAVE627_INT_MASK	reg_define.h	6781;"	d
REG_PCIESS_CTRL_APP_VF17	reg_define.h	6828;"	d
REG_PCIESS_CTRL_APP_VF17_DMA_RCH_INT_MASK	reg_define.h	6831;"	d
REG_PCIESS_CTRL_APP_VF17_DMA_WCH_INT_MASK	reg_define.h	6830;"	d
REG_PCIESS_CTRL_APP_VF17_GPU_INT_MASK	reg_define.h	6829;"	d
REG_PCIESS_CTRL_APP_VF17_INT_MASK	reg_define.h	6834;"	d
REG_PCIESS_CTRL_APP_VF17_INT_NUM	reg_define.h	6836;"	d
REG_PCIESS_CTRL_APP_VF17_INT_STATUS	reg_define.h	6845;"	d
REG_PCIESS_CTRL_APP_VF17_MONITOR_INT_NUM	reg_define.h	6835;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC0_DW0	reg_define.h	6794;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC0_DW1	reg_define.h	6795;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC0_DW2	reg_define.h	6796;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC0_DW3	reg_define.h	6797;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC1_DW0	reg_define.h	6798;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC1_DW1	reg_define.h	6799;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC1_DW2	reg_define.h	6800;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC1_DW3	reg_define.h	6801;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC2_DW0	reg_define.h	6802;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC2_DW1	reg_define.h	6803;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC2_DW2	reg_define.h	6804;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC2_DW3	reg_define.h	6805;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC3_DW0	reg_define.h	6806;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC3_DW1	reg_define.h	6807;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC3_DW2	reg_define.h	6808;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC3_DW3	reg_define.h	6809;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC4_DW0	reg_define.h	6810;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC4_DW1	reg_define.h	6811;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC4_DW2	reg_define.h	6812;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC4_DW3	reg_define.h	6813;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC5_DW0	reg_define.h	6814;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC5_DW1	reg_define.h	6815;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC5_DW2	reg_define.h	6816;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC5_DW3	reg_define.h	6817;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC6_DW0	reg_define.h	6818;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC6_DW1	reg_define.h	6819;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC6_DW2	reg_define.h	6820;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC6_DW3	reg_define.h	6821;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC7_DW0	reg_define.h	6822;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC7_DW1	reg_define.h	6823;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC7_DW2	reg_define.h	6824;"	d
REG_PCIESS_CTRL_APP_VF17_MSIX_VEC7_DW3	reg_define.h	6825;"	d
REG_PCIESS_CTRL_APP_VF17_PBA_0_31	reg_define.h	6827;"	d
REG_PCIESS_CTRL_APP_VF17_PBA_32_63	reg_define.h	6826;"	d
REG_PCIESS_CTRL_APP_VF17_VEC0_MSI_NUM	reg_define.h	6837;"	d
REG_PCIESS_CTRL_APP_VF17_VEC1_MSI_NUM	reg_define.h	6838;"	d
REG_PCIESS_CTRL_APP_VF17_VEC2_MSI_NUM	reg_define.h	6839;"	d
REG_PCIESS_CTRL_APP_VF17_VEC3_MSI_NUM	reg_define.h	6840;"	d
REG_PCIESS_CTRL_APP_VF17_VEC4_MSI_NUM	reg_define.h	6841;"	d
REG_PCIESS_CTRL_APP_VF17_VEC5_MSI_NUM	reg_define.h	6842;"	d
REG_PCIESS_CTRL_APP_VF17_VEC6_MSI_NUM	reg_define.h	6843;"	d
REG_PCIESS_CTRL_APP_VF17_VEC7_MSI_NUM	reg_define.h	6844;"	d
REG_PCIESS_CTRL_APP_VF17_WAVE517_INT_MASK	reg_define.h	6832;"	d
REG_PCIESS_CTRL_APP_VF17_WAVE627_INT_MASK	reg_define.h	6833;"	d
REG_PCIESS_CTRL_APP_VF18	reg_define.h	6880;"	d
REG_PCIESS_CTRL_APP_VF18_DMA_RCH_INT_MASK	reg_define.h	6883;"	d
REG_PCIESS_CTRL_APP_VF18_DMA_WCH_INT_MASK	reg_define.h	6882;"	d
REG_PCIESS_CTRL_APP_VF18_GPU_INT_MASK	reg_define.h	6881;"	d
REG_PCIESS_CTRL_APP_VF18_INT_MASK	reg_define.h	6886;"	d
REG_PCIESS_CTRL_APP_VF18_INT_NUM	reg_define.h	6888;"	d
REG_PCIESS_CTRL_APP_VF18_INT_STATUS	reg_define.h	6897;"	d
REG_PCIESS_CTRL_APP_VF18_MONITOR_INT_NUM	reg_define.h	6887;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC0_DW0	reg_define.h	6846;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC0_DW1	reg_define.h	6847;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC0_DW2	reg_define.h	6848;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC0_DW3	reg_define.h	6849;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC1_DW0	reg_define.h	6850;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC1_DW1	reg_define.h	6851;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC1_DW2	reg_define.h	6852;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC1_DW3	reg_define.h	6853;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC2_DW0	reg_define.h	6854;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC2_DW1	reg_define.h	6855;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC2_DW2	reg_define.h	6856;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC2_DW3	reg_define.h	6857;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC3_DW0	reg_define.h	6858;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC3_DW1	reg_define.h	6859;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC3_DW2	reg_define.h	6860;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC3_DW3	reg_define.h	6861;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC4_DW0	reg_define.h	6862;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC4_DW1	reg_define.h	6863;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC4_DW2	reg_define.h	6864;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC4_DW3	reg_define.h	6865;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC5_DW0	reg_define.h	6866;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC5_DW1	reg_define.h	6867;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC5_DW2	reg_define.h	6868;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC5_DW3	reg_define.h	6869;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC6_DW0	reg_define.h	6870;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC6_DW1	reg_define.h	6871;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC6_DW2	reg_define.h	6872;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC6_DW3	reg_define.h	6873;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC7_DW0	reg_define.h	6874;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC7_DW1	reg_define.h	6875;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC7_DW2	reg_define.h	6876;"	d
REG_PCIESS_CTRL_APP_VF18_MSIX_VEC7_DW3	reg_define.h	6877;"	d
REG_PCIESS_CTRL_APP_VF18_PBA_0_31	reg_define.h	6879;"	d
REG_PCIESS_CTRL_APP_VF18_PBA_32_63	reg_define.h	6878;"	d
REG_PCIESS_CTRL_APP_VF18_VEC0_MSI_NUM	reg_define.h	6889;"	d
REG_PCIESS_CTRL_APP_VF18_VEC1_MSI_NUM	reg_define.h	6890;"	d
REG_PCIESS_CTRL_APP_VF18_VEC2_MSI_NUM	reg_define.h	6891;"	d
REG_PCIESS_CTRL_APP_VF18_VEC3_MSI_NUM	reg_define.h	6892;"	d
REG_PCIESS_CTRL_APP_VF18_VEC4_MSI_NUM	reg_define.h	6893;"	d
REG_PCIESS_CTRL_APP_VF18_VEC5_MSI_NUM	reg_define.h	6894;"	d
REG_PCIESS_CTRL_APP_VF18_VEC6_MSI_NUM	reg_define.h	6895;"	d
REG_PCIESS_CTRL_APP_VF18_VEC7_MSI_NUM	reg_define.h	6896;"	d
REG_PCIESS_CTRL_APP_VF18_WAVE517_INT_MASK	reg_define.h	6884;"	d
REG_PCIESS_CTRL_APP_VF18_WAVE627_INT_MASK	reg_define.h	6885;"	d
REG_PCIESS_CTRL_APP_VF19	reg_define.h	6932;"	d
REG_PCIESS_CTRL_APP_VF19_DMA_RCH_INT_MASK	reg_define.h	6935;"	d
REG_PCIESS_CTRL_APP_VF19_DMA_WCH_INT_MASK	reg_define.h	6934;"	d
REG_PCIESS_CTRL_APP_VF19_GPU_INT_MASK	reg_define.h	6933;"	d
REG_PCIESS_CTRL_APP_VF19_INT_MASK	reg_define.h	6938;"	d
REG_PCIESS_CTRL_APP_VF19_INT_NUM	reg_define.h	6940;"	d
REG_PCIESS_CTRL_APP_VF19_INT_STATUS	reg_define.h	6949;"	d
REG_PCIESS_CTRL_APP_VF19_MONITOR_INT_NUM	reg_define.h	6939;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC0_DW0	reg_define.h	6898;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC0_DW1	reg_define.h	6899;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC0_DW2	reg_define.h	6900;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC0_DW3	reg_define.h	6901;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC1_DW0	reg_define.h	6902;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC1_DW1	reg_define.h	6903;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC1_DW2	reg_define.h	6904;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC1_DW3	reg_define.h	6905;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC2_DW0	reg_define.h	6906;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC2_DW1	reg_define.h	6907;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC2_DW2	reg_define.h	6908;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC2_DW3	reg_define.h	6909;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC3_DW0	reg_define.h	6910;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC3_DW1	reg_define.h	6911;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC3_DW2	reg_define.h	6912;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC3_DW3	reg_define.h	6913;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC4_DW0	reg_define.h	6914;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC4_DW1	reg_define.h	6915;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC4_DW2	reg_define.h	6916;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC4_DW3	reg_define.h	6917;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC5_DW0	reg_define.h	6918;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC5_DW1	reg_define.h	6919;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC5_DW2	reg_define.h	6920;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC5_DW3	reg_define.h	6921;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC6_DW0	reg_define.h	6922;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC6_DW1	reg_define.h	6923;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC6_DW2	reg_define.h	6924;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC6_DW3	reg_define.h	6925;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC7_DW0	reg_define.h	6926;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC7_DW1	reg_define.h	6927;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC7_DW2	reg_define.h	6928;"	d
REG_PCIESS_CTRL_APP_VF19_MSIX_VEC7_DW3	reg_define.h	6929;"	d
REG_PCIESS_CTRL_APP_VF19_PBA_0_31	reg_define.h	6931;"	d
REG_PCIESS_CTRL_APP_VF19_PBA_32_63	reg_define.h	6930;"	d
REG_PCIESS_CTRL_APP_VF19_VEC0_MSI_NUM	reg_define.h	6941;"	d
REG_PCIESS_CTRL_APP_VF19_VEC1_MSI_NUM	reg_define.h	6942;"	d
REG_PCIESS_CTRL_APP_VF19_VEC2_MSI_NUM	reg_define.h	6943;"	d
REG_PCIESS_CTRL_APP_VF19_VEC3_MSI_NUM	reg_define.h	6944;"	d
REG_PCIESS_CTRL_APP_VF19_VEC4_MSI_NUM	reg_define.h	6945;"	d
REG_PCIESS_CTRL_APP_VF19_VEC5_MSI_NUM	reg_define.h	6946;"	d
REG_PCIESS_CTRL_APP_VF19_VEC6_MSI_NUM	reg_define.h	6947;"	d
REG_PCIESS_CTRL_APP_VF19_VEC7_MSI_NUM	reg_define.h	6948;"	d
REG_PCIESS_CTRL_APP_VF19_WAVE517_INT_MASK	reg_define.h	6936;"	d
REG_PCIESS_CTRL_APP_VF19_WAVE627_INT_MASK	reg_define.h	6937;"	d
REG_PCIESS_CTRL_APP_VF1_DMA_RCH_INT_MASK	reg_define.h	5999;"	d
REG_PCIESS_CTRL_APP_VF1_DMA_WCH_INT_MASK	reg_define.h	5998;"	d
REG_PCIESS_CTRL_APP_VF1_GPU_INT_MASK	reg_define.h	5997;"	d
REG_PCIESS_CTRL_APP_VF1_INT_MASK	reg_define.h	6002;"	d
REG_PCIESS_CTRL_APP_VF1_INT_NUM	reg_define.h	6004;"	d
REG_PCIESS_CTRL_APP_VF1_INT_STATUS	reg_define.h	6013;"	d
REG_PCIESS_CTRL_APP_VF1_MONITOR_INT_NUM	reg_define.h	6003;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC0_DW0	reg_define.h	5962;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC0_DW1	reg_define.h	5963;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC0_DW2	reg_define.h	5964;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC0_DW3	reg_define.h	5965;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC1_DW0	reg_define.h	5966;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC1_DW1	reg_define.h	5967;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC1_DW2	reg_define.h	5968;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC1_DW3	reg_define.h	5969;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC2_DW0	reg_define.h	5970;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC2_DW1	reg_define.h	5971;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC2_DW2	reg_define.h	5972;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC2_DW3	reg_define.h	5973;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC3_DW0	reg_define.h	5974;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC3_DW1	reg_define.h	5975;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC3_DW2	reg_define.h	5976;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC3_DW3	reg_define.h	5977;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC4_DW0	reg_define.h	5978;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC4_DW1	reg_define.h	5979;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC4_DW2	reg_define.h	5980;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC4_DW3	reg_define.h	5981;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC5_DW0	reg_define.h	5982;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC5_DW1	reg_define.h	5983;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC5_DW2	reg_define.h	5984;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC5_DW3	reg_define.h	5985;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC6_DW0	reg_define.h	5986;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC6_DW1	reg_define.h	5987;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC6_DW2	reg_define.h	5988;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC6_DW3	reg_define.h	5989;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC7_DW0	reg_define.h	5990;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC7_DW1	reg_define.h	5991;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC7_DW2	reg_define.h	5992;"	d
REG_PCIESS_CTRL_APP_VF1_MSIX_VEC7_DW3	reg_define.h	5993;"	d
REG_PCIESS_CTRL_APP_VF1_PBA_0_31	reg_define.h	5995;"	d
REG_PCIESS_CTRL_APP_VF1_PBA_32_63	reg_define.h	5994;"	d
REG_PCIESS_CTRL_APP_VF1_VEC0_MSI_NUM	reg_define.h	6005;"	d
REG_PCIESS_CTRL_APP_VF1_VEC1_MSI_NUM	reg_define.h	6006;"	d
REG_PCIESS_CTRL_APP_VF1_VEC2_MSI_NUM	reg_define.h	6007;"	d
REG_PCIESS_CTRL_APP_VF1_VEC3_MSI_NUM	reg_define.h	6008;"	d
REG_PCIESS_CTRL_APP_VF1_VEC4_MSI_NUM	reg_define.h	6009;"	d
REG_PCIESS_CTRL_APP_VF1_VEC5_MSI_NUM	reg_define.h	6010;"	d
REG_PCIESS_CTRL_APP_VF1_VEC6_MSI_NUM	reg_define.h	6011;"	d
REG_PCIESS_CTRL_APP_VF1_VEC7_MSI_NUM	reg_define.h	6012;"	d
REG_PCIESS_CTRL_APP_VF1_WAVE517_INT_MASK	reg_define.h	6000;"	d
REG_PCIESS_CTRL_APP_VF1_WAVE627_INT_MASK	reg_define.h	6001;"	d
REG_PCIESS_CTRL_APP_VF2	reg_define.h	6048;"	d
REG_PCIESS_CTRL_APP_VF20	reg_define.h	6984;"	d
REG_PCIESS_CTRL_APP_VF20_DMA_RCH_INT_MASK	reg_define.h	6987;"	d
REG_PCIESS_CTRL_APP_VF20_DMA_WCH_INT_MASK	reg_define.h	6986;"	d
REG_PCIESS_CTRL_APP_VF20_GPU_INT_MASK	reg_define.h	6985;"	d
REG_PCIESS_CTRL_APP_VF20_INT_MASK	reg_define.h	6990;"	d
REG_PCIESS_CTRL_APP_VF20_INT_NUM	reg_define.h	6992;"	d
REG_PCIESS_CTRL_APP_VF20_INT_STATUS	reg_define.h	7001;"	d
REG_PCIESS_CTRL_APP_VF20_MONITOR_INT_NUM	reg_define.h	6991;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC0_DW0	reg_define.h	6950;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC0_DW1	reg_define.h	6951;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC0_DW2	reg_define.h	6952;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC0_DW3	reg_define.h	6953;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC1_DW0	reg_define.h	6954;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC1_DW1	reg_define.h	6955;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC1_DW2	reg_define.h	6956;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC1_DW3	reg_define.h	6957;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC2_DW0	reg_define.h	6958;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC2_DW1	reg_define.h	6959;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC2_DW2	reg_define.h	6960;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC2_DW3	reg_define.h	6961;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC3_DW0	reg_define.h	6962;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC3_DW1	reg_define.h	6963;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC3_DW2	reg_define.h	6964;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC3_DW3	reg_define.h	6965;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC4_DW0	reg_define.h	6966;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC4_DW1	reg_define.h	6967;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC4_DW2	reg_define.h	6968;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC4_DW3	reg_define.h	6969;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC5_DW0	reg_define.h	6970;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC5_DW1	reg_define.h	6971;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC5_DW2	reg_define.h	6972;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC5_DW3	reg_define.h	6973;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC6_DW0	reg_define.h	6974;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC6_DW1	reg_define.h	6975;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC6_DW2	reg_define.h	6976;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC6_DW3	reg_define.h	6977;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC7_DW0	reg_define.h	6978;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC7_DW1	reg_define.h	6979;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC7_DW2	reg_define.h	6980;"	d
REG_PCIESS_CTRL_APP_VF20_MSIX_VEC7_DW3	reg_define.h	6981;"	d
REG_PCIESS_CTRL_APP_VF20_PBA_0_31	reg_define.h	6983;"	d
REG_PCIESS_CTRL_APP_VF20_PBA_32_63	reg_define.h	6982;"	d
REG_PCIESS_CTRL_APP_VF20_VEC0_MSI_NUM	reg_define.h	6993;"	d
REG_PCIESS_CTRL_APP_VF20_VEC1_MSI_NUM	reg_define.h	6994;"	d
REG_PCIESS_CTRL_APP_VF20_VEC2_MSI_NUM	reg_define.h	6995;"	d
REG_PCIESS_CTRL_APP_VF20_VEC3_MSI_NUM	reg_define.h	6996;"	d
REG_PCIESS_CTRL_APP_VF20_VEC4_MSI_NUM	reg_define.h	6997;"	d
REG_PCIESS_CTRL_APP_VF20_VEC5_MSI_NUM	reg_define.h	6998;"	d
REG_PCIESS_CTRL_APP_VF20_VEC6_MSI_NUM	reg_define.h	6999;"	d
REG_PCIESS_CTRL_APP_VF20_VEC7_MSI_NUM	reg_define.h	7000;"	d
REG_PCIESS_CTRL_APP_VF20_WAVE517_INT_MASK	reg_define.h	6988;"	d
REG_PCIESS_CTRL_APP_VF20_WAVE627_INT_MASK	reg_define.h	6989;"	d
REG_PCIESS_CTRL_APP_VF21	reg_define.h	7036;"	d
REG_PCIESS_CTRL_APP_VF21_DMA_RCH_INT_MASK	reg_define.h	7039;"	d
REG_PCIESS_CTRL_APP_VF21_DMA_WCH_INT_MASK	reg_define.h	7038;"	d
REG_PCIESS_CTRL_APP_VF21_GPU_INT_MASK	reg_define.h	7037;"	d
REG_PCIESS_CTRL_APP_VF21_INT_MASK	reg_define.h	7042;"	d
REG_PCIESS_CTRL_APP_VF21_INT_NUM	reg_define.h	7044;"	d
REG_PCIESS_CTRL_APP_VF21_INT_STATUS	reg_define.h	7053;"	d
REG_PCIESS_CTRL_APP_VF21_MONITOR_INT_NUM	reg_define.h	7043;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC0_DW0	reg_define.h	7002;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC0_DW1	reg_define.h	7003;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC0_DW2	reg_define.h	7004;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC0_DW3	reg_define.h	7005;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC1_DW0	reg_define.h	7006;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC1_DW1	reg_define.h	7007;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC1_DW2	reg_define.h	7008;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC1_DW3	reg_define.h	7009;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC2_DW0	reg_define.h	7010;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC2_DW1	reg_define.h	7011;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC2_DW2	reg_define.h	7012;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC2_DW3	reg_define.h	7013;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC3_DW0	reg_define.h	7014;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC3_DW1	reg_define.h	7015;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC3_DW2	reg_define.h	7016;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC3_DW3	reg_define.h	7017;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC4_DW0	reg_define.h	7018;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC4_DW1	reg_define.h	7019;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC4_DW2	reg_define.h	7020;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC4_DW3	reg_define.h	7021;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC5_DW0	reg_define.h	7022;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC5_DW1	reg_define.h	7023;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC5_DW2	reg_define.h	7024;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC5_DW3	reg_define.h	7025;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC6_DW0	reg_define.h	7026;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC6_DW1	reg_define.h	7027;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC6_DW2	reg_define.h	7028;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC6_DW3	reg_define.h	7029;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC7_DW0	reg_define.h	7030;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC7_DW1	reg_define.h	7031;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC7_DW2	reg_define.h	7032;"	d
REG_PCIESS_CTRL_APP_VF21_MSIX_VEC7_DW3	reg_define.h	7033;"	d
REG_PCIESS_CTRL_APP_VF21_PBA_0_31	reg_define.h	7035;"	d
REG_PCIESS_CTRL_APP_VF21_PBA_32_63	reg_define.h	7034;"	d
REG_PCIESS_CTRL_APP_VF21_VEC0_MSI_NUM	reg_define.h	7045;"	d
REG_PCIESS_CTRL_APP_VF21_VEC1_MSI_NUM	reg_define.h	7046;"	d
REG_PCIESS_CTRL_APP_VF21_VEC2_MSI_NUM	reg_define.h	7047;"	d
REG_PCIESS_CTRL_APP_VF21_VEC3_MSI_NUM	reg_define.h	7048;"	d
REG_PCIESS_CTRL_APP_VF21_VEC4_MSI_NUM	reg_define.h	7049;"	d
REG_PCIESS_CTRL_APP_VF21_VEC5_MSI_NUM	reg_define.h	7050;"	d
REG_PCIESS_CTRL_APP_VF21_VEC6_MSI_NUM	reg_define.h	7051;"	d
REG_PCIESS_CTRL_APP_VF21_VEC7_MSI_NUM	reg_define.h	7052;"	d
REG_PCIESS_CTRL_APP_VF21_WAVE517_INT_MASK	reg_define.h	7040;"	d
REG_PCIESS_CTRL_APP_VF21_WAVE627_INT_MASK	reg_define.h	7041;"	d
REG_PCIESS_CTRL_APP_VF22	reg_define.h	7088;"	d
REG_PCIESS_CTRL_APP_VF22_DMA_RCH_INT_MASK	reg_define.h	7091;"	d
REG_PCIESS_CTRL_APP_VF22_DMA_WCH_INT_MASK	reg_define.h	7090;"	d
REG_PCIESS_CTRL_APP_VF22_GPU_INT_MASK	reg_define.h	7089;"	d
REG_PCIESS_CTRL_APP_VF22_INT_MASK	reg_define.h	7094;"	d
REG_PCIESS_CTRL_APP_VF22_INT_NUM	reg_define.h	7096;"	d
REG_PCIESS_CTRL_APP_VF22_INT_STATUS	reg_define.h	7105;"	d
REG_PCIESS_CTRL_APP_VF22_MONITOR_INT_NUM	reg_define.h	7095;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC0_DW0	reg_define.h	7054;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC0_DW1	reg_define.h	7055;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC0_DW2	reg_define.h	7056;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC0_DW3	reg_define.h	7057;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC1_DW0	reg_define.h	7058;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC1_DW1	reg_define.h	7059;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC1_DW2	reg_define.h	7060;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC1_DW3	reg_define.h	7061;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC2_DW0	reg_define.h	7062;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC2_DW1	reg_define.h	7063;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC2_DW2	reg_define.h	7064;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC2_DW3	reg_define.h	7065;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC3_DW0	reg_define.h	7066;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC3_DW1	reg_define.h	7067;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC3_DW2	reg_define.h	7068;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC3_DW3	reg_define.h	7069;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC4_DW0	reg_define.h	7070;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC4_DW1	reg_define.h	7071;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC4_DW2	reg_define.h	7072;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC4_DW3	reg_define.h	7073;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC5_DW0	reg_define.h	7074;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC5_DW1	reg_define.h	7075;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC5_DW2	reg_define.h	7076;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC5_DW3	reg_define.h	7077;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC6_DW0	reg_define.h	7078;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC6_DW1	reg_define.h	7079;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC6_DW2	reg_define.h	7080;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC6_DW3	reg_define.h	7081;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC7_DW0	reg_define.h	7082;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC7_DW1	reg_define.h	7083;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC7_DW2	reg_define.h	7084;"	d
REG_PCIESS_CTRL_APP_VF22_MSIX_VEC7_DW3	reg_define.h	7085;"	d
REG_PCIESS_CTRL_APP_VF22_PBA_0_31	reg_define.h	7087;"	d
REG_PCIESS_CTRL_APP_VF22_PBA_32_63	reg_define.h	7086;"	d
REG_PCIESS_CTRL_APP_VF22_VEC0_MSI_NUM	reg_define.h	7097;"	d
REG_PCIESS_CTRL_APP_VF22_VEC1_MSI_NUM	reg_define.h	7098;"	d
REG_PCIESS_CTRL_APP_VF22_VEC2_MSI_NUM	reg_define.h	7099;"	d
REG_PCIESS_CTRL_APP_VF22_VEC3_MSI_NUM	reg_define.h	7100;"	d
REG_PCIESS_CTRL_APP_VF22_VEC4_MSI_NUM	reg_define.h	7101;"	d
REG_PCIESS_CTRL_APP_VF22_VEC5_MSI_NUM	reg_define.h	7102;"	d
REG_PCIESS_CTRL_APP_VF22_VEC6_MSI_NUM	reg_define.h	7103;"	d
REG_PCIESS_CTRL_APP_VF22_VEC7_MSI_NUM	reg_define.h	7104;"	d
REG_PCIESS_CTRL_APP_VF22_WAVE517_INT_MASK	reg_define.h	7092;"	d
REG_PCIESS_CTRL_APP_VF22_WAVE627_INT_MASK	reg_define.h	7093;"	d
REG_PCIESS_CTRL_APP_VF23	reg_define.h	7140;"	d
REG_PCIESS_CTRL_APP_VF23_DMA_RCH_INT_MASK	reg_define.h	7143;"	d
REG_PCIESS_CTRL_APP_VF23_DMA_WCH_INT_MASK	reg_define.h	7142;"	d
REG_PCIESS_CTRL_APP_VF23_GPU_INT_MASK	reg_define.h	7141;"	d
REG_PCIESS_CTRL_APP_VF23_INT_MASK	reg_define.h	7146;"	d
REG_PCIESS_CTRL_APP_VF23_INT_NUM	reg_define.h	7148;"	d
REG_PCIESS_CTRL_APP_VF23_INT_STATUS	reg_define.h	7157;"	d
REG_PCIESS_CTRL_APP_VF23_MONITOR_INT_NUM	reg_define.h	7147;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC0_DW0	reg_define.h	7106;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC0_DW1	reg_define.h	7107;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC0_DW2	reg_define.h	7108;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC0_DW3	reg_define.h	7109;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC1_DW0	reg_define.h	7110;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC1_DW1	reg_define.h	7111;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC1_DW2	reg_define.h	7112;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC1_DW3	reg_define.h	7113;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC2_DW0	reg_define.h	7114;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC2_DW1	reg_define.h	7115;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC2_DW2	reg_define.h	7116;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC2_DW3	reg_define.h	7117;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC3_DW0	reg_define.h	7118;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC3_DW1	reg_define.h	7119;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC3_DW2	reg_define.h	7120;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC3_DW3	reg_define.h	7121;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC4_DW0	reg_define.h	7122;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC4_DW1	reg_define.h	7123;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC4_DW2	reg_define.h	7124;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC4_DW3	reg_define.h	7125;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC5_DW0	reg_define.h	7126;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC5_DW1	reg_define.h	7127;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC5_DW2	reg_define.h	7128;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC5_DW3	reg_define.h	7129;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC6_DW0	reg_define.h	7130;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC6_DW1	reg_define.h	7131;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC6_DW2	reg_define.h	7132;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC6_DW3	reg_define.h	7133;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC7_DW0	reg_define.h	7134;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC7_DW1	reg_define.h	7135;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC7_DW2	reg_define.h	7136;"	d
REG_PCIESS_CTRL_APP_VF23_MSIX_VEC7_DW3	reg_define.h	7137;"	d
REG_PCIESS_CTRL_APP_VF23_PBA_0_31	reg_define.h	7139;"	d
REG_PCIESS_CTRL_APP_VF23_PBA_32_63	reg_define.h	7138;"	d
REG_PCIESS_CTRL_APP_VF23_VEC0_MSI_NUM	reg_define.h	7149;"	d
REG_PCIESS_CTRL_APP_VF23_VEC1_MSI_NUM	reg_define.h	7150;"	d
REG_PCIESS_CTRL_APP_VF23_VEC2_MSI_NUM	reg_define.h	7151;"	d
REG_PCIESS_CTRL_APP_VF23_VEC3_MSI_NUM	reg_define.h	7152;"	d
REG_PCIESS_CTRL_APP_VF23_VEC4_MSI_NUM	reg_define.h	7153;"	d
REG_PCIESS_CTRL_APP_VF23_VEC5_MSI_NUM	reg_define.h	7154;"	d
REG_PCIESS_CTRL_APP_VF23_VEC6_MSI_NUM	reg_define.h	7155;"	d
REG_PCIESS_CTRL_APP_VF23_VEC7_MSI_NUM	reg_define.h	7156;"	d
REG_PCIESS_CTRL_APP_VF23_WAVE517_INT_MASK	reg_define.h	7144;"	d
REG_PCIESS_CTRL_APP_VF23_WAVE627_INT_MASK	reg_define.h	7145;"	d
REG_PCIESS_CTRL_APP_VF24	reg_define.h	7192;"	d
REG_PCIESS_CTRL_APP_VF24_DMA_RCH_INT_MASK	reg_define.h	7195;"	d
REG_PCIESS_CTRL_APP_VF24_DMA_WCH_INT_MASK	reg_define.h	7194;"	d
REG_PCIESS_CTRL_APP_VF24_GPU_INT_MASK	reg_define.h	7193;"	d
REG_PCIESS_CTRL_APP_VF24_INT_MASK	reg_define.h	7198;"	d
REG_PCIESS_CTRL_APP_VF24_INT_NUM	reg_define.h	7200;"	d
REG_PCIESS_CTRL_APP_VF24_INT_STATUS	reg_define.h	7209;"	d
REG_PCIESS_CTRL_APP_VF24_MONITOR_INT_NUM	reg_define.h	7199;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC0_DW0	reg_define.h	7158;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC0_DW1	reg_define.h	7159;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC0_DW2	reg_define.h	7160;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC0_DW3	reg_define.h	7161;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC1_DW0	reg_define.h	7162;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC1_DW1	reg_define.h	7163;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC1_DW2	reg_define.h	7164;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC1_DW3	reg_define.h	7165;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC2_DW0	reg_define.h	7166;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC2_DW1	reg_define.h	7167;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC2_DW2	reg_define.h	7168;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC2_DW3	reg_define.h	7169;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC3_DW0	reg_define.h	7170;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC3_DW1	reg_define.h	7171;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC3_DW2	reg_define.h	7172;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC3_DW3	reg_define.h	7173;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC4_DW0	reg_define.h	7174;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC4_DW1	reg_define.h	7175;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC4_DW2	reg_define.h	7176;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC4_DW3	reg_define.h	7177;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC5_DW0	reg_define.h	7178;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC5_DW1	reg_define.h	7179;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC5_DW2	reg_define.h	7180;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC5_DW3	reg_define.h	7181;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC6_DW0	reg_define.h	7182;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC6_DW1	reg_define.h	7183;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC6_DW2	reg_define.h	7184;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC6_DW3	reg_define.h	7185;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC7_DW0	reg_define.h	7186;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC7_DW1	reg_define.h	7187;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC7_DW2	reg_define.h	7188;"	d
REG_PCIESS_CTRL_APP_VF24_MSIX_VEC7_DW3	reg_define.h	7189;"	d
REG_PCIESS_CTRL_APP_VF24_PBA_0_31	reg_define.h	7191;"	d
REG_PCIESS_CTRL_APP_VF24_PBA_32_63	reg_define.h	7190;"	d
REG_PCIESS_CTRL_APP_VF24_VEC0_MSI_NUM	reg_define.h	7201;"	d
REG_PCIESS_CTRL_APP_VF24_VEC1_MSI_NUM	reg_define.h	7202;"	d
REG_PCIESS_CTRL_APP_VF24_VEC2_MSI_NUM	reg_define.h	7203;"	d
REG_PCIESS_CTRL_APP_VF24_VEC3_MSI_NUM	reg_define.h	7204;"	d
REG_PCIESS_CTRL_APP_VF24_VEC4_MSI_NUM	reg_define.h	7205;"	d
REG_PCIESS_CTRL_APP_VF24_VEC5_MSI_NUM	reg_define.h	7206;"	d
REG_PCIESS_CTRL_APP_VF24_VEC6_MSI_NUM	reg_define.h	7207;"	d
REG_PCIESS_CTRL_APP_VF24_VEC7_MSI_NUM	reg_define.h	7208;"	d
REG_PCIESS_CTRL_APP_VF24_WAVE517_INT_MASK	reg_define.h	7196;"	d
REG_PCIESS_CTRL_APP_VF24_WAVE627_INT_MASK	reg_define.h	7197;"	d
REG_PCIESS_CTRL_APP_VF25	reg_define.h	7244;"	d
REG_PCIESS_CTRL_APP_VF25_DMA_RCH_INT_MASK	reg_define.h	7247;"	d
REG_PCIESS_CTRL_APP_VF25_DMA_WCH_INT_MASK	reg_define.h	7246;"	d
REG_PCIESS_CTRL_APP_VF25_GPU_INT_MASK	reg_define.h	7245;"	d
REG_PCIESS_CTRL_APP_VF25_INT_MASK	reg_define.h	7250;"	d
REG_PCIESS_CTRL_APP_VF25_INT_NUM	reg_define.h	7252;"	d
REG_PCIESS_CTRL_APP_VF25_INT_STATUS	reg_define.h	7261;"	d
REG_PCIESS_CTRL_APP_VF25_MONITOR_INT_NUM	reg_define.h	7251;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC0_DW0	reg_define.h	7210;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC0_DW1	reg_define.h	7211;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC0_DW2	reg_define.h	7212;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC0_DW3	reg_define.h	7213;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC1_DW0	reg_define.h	7214;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC1_DW1	reg_define.h	7215;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC1_DW2	reg_define.h	7216;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC1_DW3	reg_define.h	7217;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC2_DW0	reg_define.h	7218;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC2_DW1	reg_define.h	7219;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC2_DW2	reg_define.h	7220;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC2_DW3	reg_define.h	7221;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC3_DW0	reg_define.h	7222;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC3_DW1	reg_define.h	7223;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC3_DW2	reg_define.h	7224;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC3_DW3	reg_define.h	7225;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC4_DW0	reg_define.h	7226;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC4_DW1	reg_define.h	7227;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC4_DW2	reg_define.h	7228;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC4_DW3	reg_define.h	7229;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC5_DW0	reg_define.h	7230;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC5_DW1	reg_define.h	7231;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC5_DW2	reg_define.h	7232;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC5_DW3	reg_define.h	7233;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC6_DW0	reg_define.h	7234;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC6_DW1	reg_define.h	7235;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC6_DW2	reg_define.h	7236;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC6_DW3	reg_define.h	7237;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC7_DW0	reg_define.h	7238;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC7_DW1	reg_define.h	7239;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC7_DW2	reg_define.h	7240;"	d
REG_PCIESS_CTRL_APP_VF25_MSIX_VEC7_DW3	reg_define.h	7241;"	d
REG_PCIESS_CTRL_APP_VF25_PBA_0_31	reg_define.h	7243;"	d
REG_PCIESS_CTRL_APP_VF25_PBA_32_63	reg_define.h	7242;"	d
REG_PCIESS_CTRL_APP_VF25_VEC0_MSI_NUM	reg_define.h	7253;"	d
REG_PCIESS_CTRL_APP_VF25_VEC1_MSI_NUM	reg_define.h	7254;"	d
REG_PCIESS_CTRL_APP_VF25_VEC2_MSI_NUM	reg_define.h	7255;"	d
REG_PCIESS_CTRL_APP_VF25_VEC3_MSI_NUM	reg_define.h	7256;"	d
REG_PCIESS_CTRL_APP_VF25_VEC4_MSI_NUM	reg_define.h	7257;"	d
REG_PCIESS_CTRL_APP_VF25_VEC5_MSI_NUM	reg_define.h	7258;"	d
REG_PCIESS_CTRL_APP_VF25_VEC6_MSI_NUM	reg_define.h	7259;"	d
REG_PCIESS_CTRL_APP_VF25_VEC7_MSI_NUM	reg_define.h	7260;"	d
REG_PCIESS_CTRL_APP_VF25_WAVE517_INT_MASK	reg_define.h	7248;"	d
REG_PCIESS_CTRL_APP_VF25_WAVE627_INT_MASK	reg_define.h	7249;"	d
REG_PCIESS_CTRL_APP_VF26	reg_define.h	7296;"	d
REG_PCIESS_CTRL_APP_VF26_DMA_RCH_INT_MASK	reg_define.h	7299;"	d
REG_PCIESS_CTRL_APP_VF26_DMA_WCH_INT_MASK	reg_define.h	7298;"	d
REG_PCIESS_CTRL_APP_VF26_GPU_INT_MASK	reg_define.h	7297;"	d
REG_PCIESS_CTRL_APP_VF26_INT_MASK	reg_define.h	7302;"	d
REG_PCIESS_CTRL_APP_VF26_INT_NUM	reg_define.h	7304;"	d
REG_PCIESS_CTRL_APP_VF26_INT_STATUS	reg_define.h	7313;"	d
REG_PCIESS_CTRL_APP_VF26_MONITOR_INT_NUM	reg_define.h	7303;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC0_DW0	reg_define.h	7262;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC0_DW1	reg_define.h	7263;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC0_DW2	reg_define.h	7264;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC0_DW3	reg_define.h	7265;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC1_DW0	reg_define.h	7266;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC1_DW1	reg_define.h	7267;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC1_DW2	reg_define.h	7268;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC1_DW3	reg_define.h	7269;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC2_DW0	reg_define.h	7270;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC2_DW1	reg_define.h	7271;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC2_DW2	reg_define.h	7272;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC2_DW3	reg_define.h	7273;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC3_DW0	reg_define.h	7274;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC3_DW1	reg_define.h	7275;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC3_DW2	reg_define.h	7276;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC3_DW3	reg_define.h	7277;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC4_DW0	reg_define.h	7278;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC4_DW1	reg_define.h	7279;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC4_DW2	reg_define.h	7280;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC4_DW3	reg_define.h	7281;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC5_DW0	reg_define.h	7282;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC5_DW1	reg_define.h	7283;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC5_DW2	reg_define.h	7284;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC5_DW3	reg_define.h	7285;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC6_DW0	reg_define.h	7286;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC6_DW1	reg_define.h	7287;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC6_DW2	reg_define.h	7288;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC6_DW3	reg_define.h	7289;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC7_DW0	reg_define.h	7290;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC7_DW1	reg_define.h	7291;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC7_DW2	reg_define.h	7292;"	d
REG_PCIESS_CTRL_APP_VF26_MSIX_VEC7_DW3	reg_define.h	7293;"	d
REG_PCIESS_CTRL_APP_VF26_PBA_0_31	reg_define.h	7295;"	d
REG_PCIESS_CTRL_APP_VF26_PBA_32_63	reg_define.h	7294;"	d
REG_PCIESS_CTRL_APP_VF26_VEC0_MSI_NUM	reg_define.h	7305;"	d
REG_PCIESS_CTRL_APP_VF26_VEC1_MSI_NUM	reg_define.h	7306;"	d
REG_PCIESS_CTRL_APP_VF26_VEC2_MSI_NUM	reg_define.h	7307;"	d
REG_PCIESS_CTRL_APP_VF26_VEC3_MSI_NUM	reg_define.h	7308;"	d
REG_PCIESS_CTRL_APP_VF26_VEC4_MSI_NUM	reg_define.h	7309;"	d
REG_PCIESS_CTRL_APP_VF26_VEC5_MSI_NUM	reg_define.h	7310;"	d
REG_PCIESS_CTRL_APP_VF26_VEC6_MSI_NUM	reg_define.h	7311;"	d
REG_PCIESS_CTRL_APP_VF26_VEC7_MSI_NUM	reg_define.h	7312;"	d
REG_PCIESS_CTRL_APP_VF26_WAVE517_INT_MASK	reg_define.h	7300;"	d
REG_PCIESS_CTRL_APP_VF26_WAVE627_INT_MASK	reg_define.h	7301;"	d
REG_PCIESS_CTRL_APP_VF27	reg_define.h	7348;"	d
REG_PCIESS_CTRL_APP_VF27_DMA_RCH_INT_MASK	reg_define.h	7351;"	d
REG_PCIESS_CTRL_APP_VF27_DMA_WCH_INT_MASK	reg_define.h	7350;"	d
REG_PCIESS_CTRL_APP_VF27_GPU_INT_MASK	reg_define.h	7349;"	d
REG_PCIESS_CTRL_APP_VF27_INT_MASK	reg_define.h	7354;"	d
REG_PCIESS_CTRL_APP_VF27_INT_NUM	reg_define.h	7356;"	d
REG_PCIESS_CTRL_APP_VF27_INT_STATUS	reg_define.h	7365;"	d
REG_PCIESS_CTRL_APP_VF27_MONITOR_INT_NUM	reg_define.h	7355;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC0_DW0	reg_define.h	7314;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC0_DW1	reg_define.h	7315;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC0_DW2	reg_define.h	7316;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC0_DW3	reg_define.h	7317;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC1_DW0	reg_define.h	7318;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC1_DW1	reg_define.h	7319;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC1_DW2	reg_define.h	7320;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC1_DW3	reg_define.h	7321;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC2_DW0	reg_define.h	7322;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC2_DW1	reg_define.h	7323;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC2_DW2	reg_define.h	7324;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC2_DW3	reg_define.h	7325;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC3_DW0	reg_define.h	7326;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC3_DW1	reg_define.h	7327;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC3_DW2	reg_define.h	7328;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC3_DW3	reg_define.h	7329;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC4_DW0	reg_define.h	7330;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC4_DW1	reg_define.h	7331;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC4_DW2	reg_define.h	7332;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC4_DW3	reg_define.h	7333;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC5_DW0	reg_define.h	7334;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC5_DW1	reg_define.h	7335;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC5_DW2	reg_define.h	7336;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC5_DW3	reg_define.h	7337;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC6_DW0	reg_define.h	7338;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC6_DW1	reg_define.h	7339;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC6_DW2	reg_define.h	7340;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC6_DW3	reg_define.h	7341;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC7_DW0	reg_define.h	7342;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC7_DW1	reg_define.h	7343;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC7_DW2	reg_define.h	7344;"	d
REG_PCIESS_CTRL_APP_VF27_MSIX_VEC7_DW3	reg_define.h	7345;"	d
REG_PCIESS_CTRL_APP_VF27_PBA_0_31	reg_define.h	7347;"	d
REG_PCIESS_CTRL_APP_VF27_PBA_32_63	reg_define.h	7346;"	d
REG_PCIESS_CTRL_APP_VF27_VEC0_MSI_NUM	reg_define.h	7357;"	d
REG_PCIESS_CTRL_APP_VF27_VEC1_MSI_NUM	reg_define.h	7358;"	d
REG_PCIESS_CTRL_APP_VF27_VEC2_MSI_NUM	reg_define.h	7359;"	d
REG_PCIESS_CTRL_APP_VF27_VEC3_MSI_NUM	reg_define.h	7360;"	d
REG_PCIESS_CTRL_APP_VF27_VEC4_MSI_NUM	reg_define.h	7361;"	d
REG_PCIESS_CTRL_APP_VF27_VEC5_MSI_NUM	reg_define.h	7362;"	d
REG_PCIESS_CTRL_APP_VF27_VEC6_MSI_NUM	reg_define.h	7363;"	d
REG_PCIESS_CTRL_APP_VF27_VEC7_MSI_NUM	reg_define.h	7364;"	d
REG_PCIESS_CTRL_APP_VF27_WAVE517_INT_MASK	reg_define.h	7352;"	d
REG_PCIESS_CTRL_APP_VF27_WAVE627_INT_MASK	reg_define.h	7353;"	d
REG_PCIESS_CTRL_APP_VF28	reg_define.h	7400;"	d
REG_PCIESS_CTRL_APP_VF28_DMA_RCH_INT_MASK	reg_define.h	7403;"	d
REG_PCIESS_CTRL_APP_VF28_DMA_WCH_INT_MASK	reg_define.h	7402;"	d
REG_PCIESS_CTRL_APP_VF28_GPU_INT_MASK	reg_define.h	7401;"	d
REG_PCIESS_CTRL_APP_VF28_INT_MASK	reg_define.h	7406;"	d
REG_PCIESS_CTRL_APP_VF28_INT_NUM	reg_define.h	7408;"	d
REG_PCIESS_CTRL_APP_VF28_INT_STATUS	reg_define.h	7417;"	d
REG_PCIESS_CTRL_APP_VF28_MONITOR_INT_NUM	reg_define.h	7407;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC0_DW0	reg_define.h	7366;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC0_DW1	reg_define.h	7367;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC0_DW2	reg_define.h	7368;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC0_DW3	reg_define.h	7369;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC1_DW0	reg_define.h	7370;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC1_DW1	reg_define.h	7371;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC1_DW2	reg_define.h	7372;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC1_DW3	reg_define.h	7373;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC2_DW0	reg_define.h	7374;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC2_DW1	reg_define.h	7375;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC2_DW2	reg_define.h	7376;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC2_DW3	reg_define.h	7377;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC3_DW0	reg_define.h	7378;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC3_DW1	reg_define.h	7379;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC3_DW2	reg_define.h	7380;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC3_DW3	reg_define.h	7381;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC4_DW0	reg_define.h	7382;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC4_DW1	reg_define.h	7383;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC4_DW2	reg_define.h	7384;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC4_DW3	reg_define.h	7385;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC5_DW0	reg_define.h	7386;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC5_DW1	reg_define.h	7387;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC5_DW2	reg_define.h	7388;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC5_DW3	reg_define.h	7389;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC6_DW0	reg_define.h	7390;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC6_DW1	reg_define.h	7391;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC6_DW2	reg_define.h	7392;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC6_DW3	reg_define.h	7393;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC7_DW0	reg_define.h	7394;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC7_DW1	reg_define.h	7395;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC7_DW2	reg_define.h	7396;"	d
REG_PCIESS_CTRL_APP_VF28_MSIX_VEC7_DW3	reg_define.h	7397;"	d
REG_PCIESS_CTRL_APP_VF28_PBA_0_31	reg_define.h	7399;"	d
REG_PCIESS_CTRL_APP_VF28_PBA_32_63	reg_define.h	7398;"	d
REG_PCIESS_CTRL_APP_VF28_VEC0_MSI_NUM	reg_define.h	7409;"	d
REG_PCIESS_CTRL_APP_VF28_VEC1_MSI_NUM	reg_define.h	7410;"	d
REG_PCIESS_CTRL_APP_VF28_VEC2_MSI_NUM	reg_define.h	7411;"	d
REG_PCIESS_CTRL_APP_VF28_VEC3_MSI_NUM	reg_define.h	7412;"	d
REG_PCIESS_CTRL_APP_VF28_VEC4_MSI_NUM	reg_define.h	7413;"	d
REG_PCIESS_CTRL_APP_VF28_VEC5_MSI_NUM	reg_define.h	7414;"	d
REG_PCIESS_CTRL_APP_VF28_VEC6_MSI_NUM	reg_define.h	7415;"	d
REG_PCIESS_CTRL_APP_VF28_VEC7_MSI_NUM	reg_define.h	7416;"	d
REG_PCIESS_CTRL_APP_VF28_WAVE517_INT_MASK	reg_define.h	7404;"	d
REG_PCIESS_CTRL_APP_VF28_WAVE627_INT_MASK	reg_define.h	7405;"	d
REG_PCIESS_CTRL_APP_VF29	reg_define.h	7452;"	d
REG_PCIESS_CTRL_APP_VF29_DMA_RCH_INT_MASK	reg_define.h	7455;"	d
REG_PCIESS_CTRL_APP_VF29_DMA_WCH_INT_MASK	reg_define.h	7454;"	d
REG_PCIESS_CTRL_APP_VF29_GPU_INT_MASK	reg_define.h	7453;"	d
REG_PCIESS_CTRL_APP_VF29_INT_MASK	reg_define.h	7458;"	d
REG_PCIESS_CTRL_APP_VF29_INT_NUM	reg_define.h	7460;"	d
REG_PCIESS_CTRL_APP_VF29_INT_STATUS	reg_define.h	7469;"	d
REG_PCIESS_CTRL_APP_VF29_MONITOR_INT_NUM	reg_define.h	7459;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC0_DW0	reg_define.h	7418;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC0_DW1	reg_define.h	7419;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC0_DW2	reg_define.h	7420;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC0_DW3	reg_define.h	7421;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC1_DW0	reg_define.h	7422;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC1_DW1	reg_define.h	7423;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC1_DW2	reg_define.h	7424;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC1_DW3	reg_define.h	7425;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC2_DW0	reg_define.h	7426;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC2_DW1	reg_define.h	7427;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC2_DW2	reg_define.h	7428;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC2_DW3	reg_define.h	7429;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC3_DW0	reg_define.h	7430;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC3_DW1	reg_define.h	7431;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC3_DW2	reg_define.h	7432;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC3_DW3	reg_define.h	7433;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC4_DW0	reg_define.h	7434;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC4_DW1	reg_define.h	7435;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC4_DW2	reg_define.h	7436;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC4_DW3	reg_define.h	7437;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC5_DW0	reg_define.h	7438;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC5_DW1	reg_define.h	7439;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC5_DW2	reg_define.h	7440;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC5_DW3	reg_define.h	7441;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC6_DW0	reg_define.h	7442;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC6_DW1	reg_define.h	7443;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC6_DW2	reg_define.h	7444;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC6_DW3	reg_define.h	7445;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC7_DW0	reg_define.h	7446;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC7_DW1	reg_define.h	7447;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC7_DW2	reg_define.h	7448;"	d
REG_PCIESS_CTRL_APP_VF29_MSIX_VEC7_DW3	reg_define.h	7449;"	d
REG_PCIESS_CTRL_APP_VF29_PBA_0_31	reg_define.h	7451;"	d
REG_PCIESS_CTRL_APP_VF29_PBA_32_63	reg_define.h	7450;"	d
REG_PCIESS_CTRL_APP_VF29_VEC0_MSI_NUM	reg_define.h	7461;"	d
REG_PCIESS_CTRL_APP_VF29_VEC1_MSI_NUM	reg_define.h	7462;"	d
REG_PCIESS_CTRL_APP_VF29_VEC2_MSI_NUM	reg_define.h	7463;"	d
REG_PCIESS_CTRL_APP_VF29_VEC3_MSI_NUM	reg_define.h	7464;"	d
REG_PCIESS_CTRL_APP_VF29_VEC4_MSI_NUM	reg_define.h	7465;"	d
REG_PCIESS_CTRL_APP_VF29_VEC5_MSI_NUM	reg_define.h	7466;"	d
REG_PCIESS_CTRL_APP_VF29_VEC6_MSI_NUM	reg_define.h	7467;"	d
REG_PCIESS_CTRL_APP_VF29_VEC7_MSI_NUM	reg_define.h	7468;"	d
REG_PCIESS_CTRL_APP_VF29_WAVE517_INT_MASK	reg_define.h	7456;"	d
REG_PCIESS_CTRL_APP_VF29_WAVE627_INT_MASK	reg_define.h	7457;"	d
REG_PCIESS_CTRL_APP_VF2_DMA_RCH_INT_MASK	reg_define.h	6051;"	d
REG_PCIESS_CTRL_APP_VF2_DMA_WCH_INT_MASK	reg_define.h	6050;"	d
REG_PCIESS_CTRL_APP_VF2_GPU_INT_MASK	reg_define.h	6049;"	d
REG_PCIESS_CTRL_APP_VF2_INT_MASK	reg_define.h	6054;"	d
REG_PCIESS_CTRL_APP_VF2_INT_NUM	reg_define.h	6056;"	d
REG_PCIESS_CTRL_APP_VF2_INT_STATUS	reg_define.h	6065;"	d
REG_PCIESS_CTRL_APP_VF2_MONITOR_INT_NUM	reg_define.h	6055;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC0_DW0	reg_define.h	6014;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC0_DW1	reg_define.h	6015;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC0_DW2	reg_define.h	6016;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC0_DW3	reg_define.h	6017;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC1_DW0	reg_define.h	6018;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC1_DW1	reg_define.h	6019;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC1_DW2	reg_define.h	6020;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC1_DW3	reg_define.h	6021;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC2_DW0	reg_define.h	6022;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC2_DW1	reg_define.h	6023;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC2_DW2	reg_define.h	6024;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC2_DW3	reg_define.h	6025;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC3_DW0	reg_define.h	6026;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC3_DW1	reg_define.h	6027;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC3_DW2	reg_define.h	6028;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC3_DW3	reg_define.h	6029;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC4_DW0	reg_define.h	6030;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC4_DW1	reg_define.h	6031;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC4_DW2	reg_define.h	6032;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC4_DW3	reg_define.h	6033;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC5_DW0	reg_define.h	6034;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC5_DW1	reg_define.h	6035;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC5_DW2	reg_define.h	6036;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC5_DW3	reg_define.h	6037;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC6_DW0	reg_define.h	6038;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC6_DW1	reg_define.h	6039;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC6_DW2	reg_define.h	6040;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC6_DW3	reg_define.h	6041;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC7_DW0	reg_define.h	6042;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC7_DW1	reg_define.h	6043;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC7_DW2	reg_define.h	6044;"	d
REG_PCIESS_CTRL_APP_VF2_MSIX_VEC7_DW3	reg_define.h	6045;"	d
REG_PCIESS_CTRL_APP_VF2_PBA_0_31	reg_define.h	6047;"	d
REG_PCIESS_CTRL_APP_VF2_PBA_32_63	reg_define.h	6046;"	d
REG_PCIESS_CTRL_APP_VF2_VEC0_MSI_NUM	reg_define.h	6057;"	d
REG_PCIESS_CTRL_APP_VF2_VEC1_MSI_NUM	reg_define.h	6058;"	d
REG_PCIESS_CTRL_APP_VF2_VEC2_MSI_NUM	reg_define.h	6059;"	d
REG_PCIESS_CTRL_APP_VF2_VEC3_MSI_NUM	reg_define.h	6060;"	d
REG_PCIESS_CTRL_APP_VF2_VEC4_MSI_NUM	reg_define.h	6061;"	d
REG_PCIESS_CTRL_APP_VF2_VEC5_MSI_NUM	reg_define.h	6062;"	d
REG_PCIESS_CTRL_APP_VF2_VEC6_MSI_NUM	reg_define.h	6063;"	d
REG_PCIESS_CTRL_APP_VF2_VEC7_MSI_NUM	reg_define.h	6064;"	d
REG_PCIESS_CTRL_APP_VF2_WAVE517_INT_MASK	reg_define.h	6052;"	d
REG_PCIESS_CTRL_APP_VF2_WAVE627_INT_MASK	reg_define.h	6053;"	d
REG_PCIESS_CTRL_APP_VF3	reg_define.h	6100;"	d
REG_PCIESS_CTRL_APP_VF30	reg_define.h	7504;"	d
REG_PCIESS_CTRL_APP_VF30_DMA_RCH_INT_MASK	reg_define.h	7507;"	d
REG_PCIESS_CTRL_APP_VF30_DMA_WCH_INT_MASK	reg_define.h	7506;"	d
REG_PCIESS_CTRL_APP_VF30_GPU_INT_MASK	reg_define.h	7505;"	d
REG_PCIESS_CTRL_APP_VF30_INT_MASK	reg_define.h	7510;"	d
REG_PCIESS_CTRL_APP_VF30_INT_NUM	reg_define.h	7512;"	d
REG_PCIESS_CTRL_APP_VF30_INT_STATUS	reg_define.h	7521;"	d
REG_PCIESS_CTRL_APP_VF30_MONITOR_INT_NUM	reg_define.h	7511;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC0_DW0	reg_define.h	7470;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC0_DW1	reg_define.h	7471;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC0_DW2	reg_define.h	7472;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC0_DW3	reg_define.h	7473;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC1_DW0	reg_define.h	7474;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC1_DW1	reg_define.h	7475;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC1_DW2	reg_define.h	7476;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC1_DW3	reg_define.h	7477;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC2_DW0	reg_define.h	7478;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC2_DW1	reg_define.h	7479;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC2_DW2	reg_define.h	7480;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC2_DW3	reg_define.h	7481;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC3_DW0	reg_define.h	7482;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC3_DW1	reg_define.h	7483;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC3_DW2	reg_define.h	7484;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC3_DW3	reg_define.h	7485;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC4_DW0	reg_define.h	7486;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC4_DW1	reg_define.h	7487;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC4_DW2	reg_define.h	7488;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC4_DW3	reg_define.h	7489;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC5_DW0	reg_define.h	7490;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC5_DW1	reg_define.h	7491;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC5_DW2	reg_define.h	7492;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC5_DW3	reg_define.h	7493;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC6_DW0	reg_define.h	7494;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC6_DW1	reg_define.h	7495;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC6_DW2	reg_define.h	7496;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC6_DW3	reg_define.h	7497;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC7_DW0	reg_define.h	7498;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC7_DW1	reg_define.h	7499;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC7_DW2	reg_define.h	7500;"	d
REG_PCIESS_CTRL_APP_VF30_MSIX_VEC7_DW3	reg_define.h	7501;"	d
REG_PCIESS_CTRL_APP_VF30_PBA_0_31	reg_define.h	7503;"	d
REG_PCIESS_CTRL_APP_VF30_PBA_32_63	reg_define.h	7502;"	d
REG_PCIESS_CTRL_APP_VF30_VEC0_MSI_NUM	reg_define.h	7513;"	d
REG_PCIESS_CTRL_APP_VF30_VEC1_MSI_NUM	reg_define.h	7514;"	d
REG_PCIESS_CTRL_APP_VF30_VEC2_MSI_NUM	reg_define.h	7515;"	d
REG_PCIESS_CTRL_APP_VF30_VEC3_MSI_NUM	reg_define.h	7516;"	d
REG_PCIESS_CTRL_APP_VF30_VEC4_MSI_NUM	reg_define.h	7517;"	d
REG_PCIESS_CTRL_APP_VF30_VEC5_MSI_NUM	reg_define.h	7518;"	d
REG_PCIESS_CTRL_APP_VF30_VEC6_MSI_NUM	reg_define.h	7519;"	d
REG_PCIESS_CTRL_APP_VF30_VEC7_MSI_NUM	reg_define.h	7520;"	d
REG_PCIESS_CTRL_APP_VF30_WAVE517_INT_MASK	reg_define.h	7508;"	d
REG_PCIESS_CTRL_APP_VF30_WAVE627_INT_MASK	reg_define.h	7509;"	d
REG_PCIESS_CTRL_APP_VF31	reg_define.h	7556;"	d
REG_PCIESS_CTRL_APP_VF31_DMA_RCH_INT_MASK	reg_define.h	7559;"	d
REG_PCIESS_CTRL_APP_VF31_DMA_WCH_INT_MASK	reg_define.h	7558;"	d
REG_PCIESS_CTRL_APP_VF31_GPU_INT_MASK	reg_define.h	7557;"	d
REG_PCIESS_CTRL_APP_VF31_INT_MASK	reg_define.h	7562;"	d
REG_PCIESS_CTRL_APP_VF31_INT_NUM	reg_define.h	7564;"	d
REG_PCIESS_CTRL_APP_VF31_INT_STATUS	reg_define.h	7573;"	d
REG_PCIESS_CTRL_APP_VF31_MONITOR_INT_NUM	reg_define.h	7563;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC0_DW0	reg_define.h	7522;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC0_DW1	reg_define.h	7523;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC0_DW2	reg_define.h	7524;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC0_DW3	reg_define.h	7525;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC1_DW0	reg_define.h	7526;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC1_DW1	reg_define.h	7527;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC1_DW2	reg_define.h	7528;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC1_DW3	reg_define.h	7529;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC2_DW0	reg_define.h	7530;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC2_DW1	reg_define.h	7531;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC2_DW2	reg_define.h	7532;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC2_DW3	reg_define.h	7533;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC3_DW0	reg_define.h	7534;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC3_DW1	reg_define.h	7535;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC3_DW2	reg_define.h	7536;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC3_DW3	reg_define.h	7537;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC4_DW0	reg_define.h	7538;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC4_DW1	reg_define.h	7539;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC4_DW2	reg_define.h	7540;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC4_DW3	reg_define.h	7541;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC5_DW0	reg_define.h	7542;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC5_DW1	reg_define.h	7543;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC5_DW2	reg_define.h	7544;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC5_DW3	reg_define.h	7545;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC6_DW0	reg_define.h	7546;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC6_DW1	reg_define.h	7547;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC6_DW2	reg_define.h	7548;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC6_DW3	reg_define.h	7549;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC7_DW0	reg_define.h	7550;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC7_DW1	reg_define.h	7551;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC7_DW2	reg_define.h	7552;"	d
REG_PCIESS_CTRL_APP_VF31_MSIX_VEC7_DW3	reg_define.h	7553;"	d
REG_PCIESS_CTRL_APP_VF31_PBA_0_31	reg_define.h	7555;"	d
REG_PCIESS_CTRL_APP_VF31_PBA_32_63	reg_define.h	7554;"	d
REG_PCIESS_CTRL_APP_VF31_VEC0_MSI_NUM	reg_define.h	7565;"	d
REG_PCIESS_CTRL_APP_VF31_VEC1_MSI_NUM	reg_define.h	7566;"	d
REG_PCIESS_CTRL_APP_VF31_VEC2_MSI_NUM	reg_define.h	7567;"	d
REG_PCIESS_CTRL_APP_VF31_VEC3_MSI_NUM	reg_define.h	7568;"	d
REG_PCIESS_CTRL_APP_VF31_VEC4_MSI_NUM	reg_define.h	7569;"	d
REG_PCIESS_CTRL_APP_VF31_VEC5_MSI_NUM	reg_define.h	7570;"	d
REG_PCIESS_CTRL_APP_VF31_VEC6_MSI_NUM	reg_define.h	7571;"	d
REG_PCIESS_CTRL_APP_VF31_VEC7_MSI_NUM	reg_define.h	7572;"	d
REG_PCIESS_CTRL_APP_VF31_WAVE517_INT_MASK	reg_define.h	7560;"	d
REG_PCIESS_CTRL_APP_VF31_WAVE627_INT_MASK	reg_define.h	7561;"	d
REG_PCIESS_CTRL_APP_VF32	reg_define.h	7608;"	d
REG_PCIESS_CTRL_APP_VF32_DMA_RCH_INT_MASK	reg_define.h	7611;"	d
REG_PCIESS_CTRL_APP_VF32_DMA_WCH_INT_MASK	reg_define.h	7610;"	d
REG_PCIESS_CTRL_APP_VF32_GPU_INT_MASK	reg_define.h	7609;"	d
REG_PCIESS_CTRL_APP_VF32_INT_MASK	reg_define.h	7614;"	d
REG_PCIESS_CTRL_APP_VF32_INT_NUM	reg_define.h	7616;"	d
REG_PCIESS_CTRL_APP_VF32_INT_STATUS	reg_define.h	7625;"	d
REG_PCIESS_CTRL_APP_VF32_MONITOR_INT_NUM	reg_define.h	7615;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC0_DW0	reg_define.h	7574;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC0_DW1	reg_define.h	7575;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC0_DW2	reg_define.h	7576;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC0_DW3	reg_define.h	7577;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC1_DW0	reg_define.h	7578;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC1_DW1	reg_define.h	7579;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC1_DW2	reg_define.h	7580;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC1_DW3	reg_define.h	7581;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC2_DW0	reg_define.h	7582;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC2_DW1	reg_define.h	7583;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC2_DW2	reg_define.h	7584;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC2_DW3	reg_define.h	7585;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC3_DW0	reg_define.h	7586;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC3_DW1	reg_define.h	7587;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC3_DW2	reg_define.h	7588;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC3_DW3	reg_define.h	7589;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC4_DW0	reg_define.h	7590;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC4_DW1	reg_define.h	7591;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC4_DW2	reg_define.h	7592;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC4_DW3	reg_define.h	7593;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC5_DW0	reg_define.h	7594;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC5_DW1	reg_define.h	7595;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC5_DW2	reg_define.h	7596;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC5_DW3	reg_define.h	7597;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC6_DW0	reg_define.h	7598;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC6_DW1	reg_define.h	7599;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC6_DW2	reg_define.h	7600;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC6_DW3	reg_define.h	7601;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC7_DW0	reg_define.h	7602;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC7_DW1	reg_define.h	7603;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC7_DW2	reg_define.h	7604;"	d
REG_PCIESS_CTRL_APP_VF32_MSIX_VEC7_DW3	reg_define.h	7605;"	d
REG_PCIESS_CTRL_APP_VF32_PBA_0_31	reg_define.h	7607;"	d
REG_PCIESS_CTRL_APP_VF32_PBA_32_63	reg_define.h	7606;"	d
REG_PCIESS_CTRL_APP_VF32_VEC0_MSI_NUM	reg_define.h	7617;"	d
REG_PCIESS_CTRL_APP_VF32_VEC1_MSI_NUM	reg_define.h	7618;"	d
REG_PCIESS_CTRL_APP_VF32_VEC2_MSI_NUM	reg_define.h	7619;"	d
REG_PCIESS_CTRL_APP_VF32_VEC3_MSI_NUM	reg_define.h	7620;"	d
REG_PCIESS_CTRL_APP_VF32_VEC4_MSI_NUM	reg_define.h	7621;"	d
REG_PCIESS_CTRL_APP_VF32_VEC5_MSI_NUM	reg_define.h	7622;"	d
REG_PCIESS_CTRL_APP_VF32_VEC6_MSI_NUM	reg_define.h	7623;"	d
REG_PCIESS_CTRL_APP_VF32_VEC7_MSI_NUM	reg_define.h	7624;"	d
REG_PCIESS_CTRL_APP_VF32_WAVE517_INT_MASK	reg_define.h	7612;"	d
REG_PCIESS_CTRL_APP_VF32_WAVE627_INT_MASK	reg_define.h	7613;"	d
REG_PCIESS_CTRL_APP_VF33	reg_define.h	7660;"	d
REG_PCIESS_CTRL_APP_VF33_DMA_RCH_INT_MASK	reg_define.h	7663;"	d
REG_PCIESS_CTRL_APP_VF33_DMA_WCH_INT_MASK	reg_define.h	7662;"	d
REG_PCIESS_CTRL_APP_VF33_GPU_INT_MASK	reg_define.h	7661;"	d
REG_PCIESS_CTRL_APP_VF33_INT_MASK	reg_define.h	7666;"	d
REG_PCIESS_CTRL_APP_VF33_INT_NUM	reg_define.h	7668;"	d
REG_PCIESS_CTRL_APP_VF33_INT_STATUS	reg_define.h	7677;"	d
REG_PCIESS_CTRL_APP_VF33_MONITOR_INT_NUM	reg_define.h	7667;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC0_DW0	reg_define.h	7626;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC0_DW1	reg_define.h	7627;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC0_DW2	reg_define.h	7628;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC0_DW3	reg_define.h	7629;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC1_DW0	reg_define.h	7630;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC1_DW1	reg_define.h	7631;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC1_DW2	reg_define.h	7632;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC1_DW3	reg_define.h	7633;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC2_DW0	reg_define.h	7634;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC2_DW1	reg_define.h	7635;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC2_DW2	reg_define.h	7636;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC2_DW3	reg_define.h	7637;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC3_DW0	reg_define.h	7638;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC3_DW1	reg_define.h	7639;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC3_DW2	reg_define.h	7640;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC3_DW3	reg_define.h	7641;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC4_DW0	reg_define.h	7642;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC4_DW1	reg_define.h	7643;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC4_DW2	reg_define.h	7644;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC4_DW3	reg_define.h	7645;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC5_DW0	reg_define.h	7646;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC5_DW1	reg_define.h	7647;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC5_DW2	reg_define.h	7648;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC5_DW3	reg_define.h	7649;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC6_DW0	reg_define.h	7650;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC6_DW1	reg_define.h	7651;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC6_DW2	reg_define.h	7652;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC6_DW3	reg_define.h	7653;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC7_DW0	reg_define.h	7654;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC7_DW1	reg_define.h	7655;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC7_DW2	reg_define.h	7656;"	d
REG_PCIESS_CTRL_APP_VF33_MSIX_VEC7_DW3	reg_define.h	7657;"	d
REG_PCIESS_CTRL_APP_VF33_PBA_0_31	reg_define.h	7659;"	d
REG_PCIESS_CTRL_APP_VF33_PBA_32_63	reg_define.h	7658;"	d
REG_PCIESS_CTRL_APP_VF33_VEC0_MSI_NUM	reg_define.h	7669;"	d
REG_PCIESS_CTRL_APP_VF33_VEC1_MSI_NUM	reg_define.h	7670;"	d
REG_PCIESS_CTRL_APP_VF33_VEC2_MSI_NUM	reg_define.h	7671;"	d
REG_PCIESS_CTRL_APP_VF33_VEC3_MSI_NUM	reg_define.h	7672;"	d
REG_PCIESS_CTRL_APP_VF33_VEC4_MSI_NUM	reg_define.h	7673;"	d
REG_PCIESS_CTRL_APP_VF33_VEC5_MSI_NUM	reg_define.h	7674;"	d
REG_PCIESS_CTRL_APP_VF33_VEC6_MSI_NUM	reg_define.h	7675;"	d
REG_PCIESS_CTRL_APP_VF33_VEC7_MSI_NUM	reg_define.h	7676;"	d
REG_PCIESS_CTRL_APP_VF33_WAVE517_INT_MASK	reg_define.h	7664;"	d
REG_PCIESS_CTRL_APP_VF33_WAVE627_INT_MASK	reg_define.h	7665;"	d
REG_PCIESS_CTRL_APP_VF34	reg_define.h	7712;"	d
REG_PCIESS_CTRL_APP_VF34_DMA_RCH_INT_MASK	reg_define.h	7715;"	d
REG_PCIESS_CTRL_APP_VF34_DMA_WCH_INT_MASK	reg_define.h	7714;"	d
REG_PCIESS_CTRL_APP_VF34_GPU_INT_MASK	reg_define.h	7713;"	d
REG_PCIESS_CTRL_APP_VF34_INT_MASK	reg_define.h	7718;"	d
REG_PCIESS_CTRL_APP_VF34_INT_NUM	reg_define.h	7720;"	d
REG_PCIESS_CTRL_APP_VF34_INT_STATUS	reg_define.h	7729;"	d
REG_PCIESS_CTRL_APP_VF34_MONITOR_INT_NUM	reg_define.h	7719;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC0_DW0	reg_define.h	7678;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC0_DW1	reg_define.h	7679;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC0_DW2	reg_define.h	7680;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC0_DW3	reg_define.h	7681;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC1_DW0	reg_define.h	7682;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC1_DW1	reg_define.h	7683;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC1_DW2	reg_define.h	7684;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC1_DW3	reg_define.h	7685;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC2_DW0	reg_define.h	7686;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC2_DW1	reg_define.h	7687;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC2_DW2	reg_define.h	7688;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC2_DW3	reg_define.h	7689;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC3_DW0	reg_define.h	7690;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC3_DW1	reg_define.h	7691;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC3_DW2	reg_define.h	7692;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC3_DW3	reg_define.h	7693;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC4_DW0	reg_define.h	7694;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC4_DW1	reg_define.h	7695;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC4_DW2	reg_define.h	7696;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC4_DW3	reg_define.h	7697;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC5_DW0	reg_define.h	7698;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC5_DW1	reg_define.h	7699;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC5_DW2	reg_define.h	7700;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC5_DW3	reg_define.h	7701;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC6_DW0	reg_define.h	7702;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC6_DW1	reg_define.h	7703;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC6_DW2	reg_define.h	7704;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC6_DW3	reg_define.h	7705;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC7_DW0	reg_define.h	7706;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC7_DW1	reg_define.h	7707;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC7_DW2	reg_define.h	7708;"	d
REG_PCIESS_CTRL_APP_VF34_MSIX_VEC7_DW3	reg_define.h	7709;"	d
REG_PCIESS_CTRL_APP_VF34_PBA_0_31	reg_define.h	7711;"	d
REG_PCIESS_CTRL_APP_VF34_PBA_32_63	reg_define.h	7710;"	d
REG_PCIESS_CTRL_APP_VF34_VEC0_MSI_NUM	reg_define.h	7721;"	d
REG_PCIESS_CTRL_APP_VF34_VEC1_MSI_NUM	reg_define.h	7722;"	d
REG_PCIESS_CTRL_APP_VF34_VEC2_MSI_NUM	reg_define.h	7723;"	d
REG_PCIESS_CTRL_APP_VF34_VEC3_MSI_NUM	reg_define.h	7724;"	d
REG_PCIESS_CTRL_APP_VF34_VEC4_MSI_NUM	reg_define.h	7725;"	d
REG_PCIESS_CTRL_APP_VF34_VEC5_MSI_NUM	reg_define.h	7726;"	d
REG_PCIESS_CTRL_APP_VF34_VEC6_MSI_NUM	reg_define.h	7727;"	d
REG_PCIESS_CTRL_APP_VF34_VEC7_MSI_NUM	reg_define.h	7728;"	d
REG_PCIESS_CTRL_APP_VF34_WAVE517_INT_MASK	reg_define.h	7716;"	d
REG_PCIESS_CTRL_APP_VF34_WAVE627_INT_MASK	reg_define.h	7717;"	d
REG_PCIESS_CTRL_APP_VF35	reg_define.h	7764;"	d
REG_PCIESS_CTRL_APP_VF35_DMA_RCH_INT_MASK	reg_define.h	7767;"	d
REG_PCIESS_CTRL_APP_VF35_DMA_WCH_INT_MASK	reg_define.h	7766;"	d
REG_PCIESS_CTRL_APP_VF35_GPU_INT_MASK	reg_define.h	7765;"	d
REG_PCIESS_CTRL_APP_VF35_INT_MASK	reg_define.h	7770;"	d
REG_PCIESS_CTRL_APP_VF35_INT_NUM	reg_define.h	7772;"	d
REG_PCIESS_CTRL_APP_VF35_INT_STATUS	reg_define.h	7781;"	d
REG_PCIESS_CTRL_APP_VF35_MONITOR_INT_NUM	reg_define.h	7771;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC0_DW0	reg_define.h	7730;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC0_DW1	reg_define.h	7731;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC0_DW2	reg_define.h	7732;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC0_DW3	reg_define.h	7733;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC1_DW0	reg_define.h	7734;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC1_DW1	reg_define.h	7735;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC1_DW2	reg_define.h	7736;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC1_DW3	reg_define.h	7737;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC2_DW0	reg_define.h	7738;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC2_DW1	reg_define.h	7739;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC2_DW2	reg_define.h	7740;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC2_DW3	reg_define.h	7741;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC3_DW0	reg_define.h	7742;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC3_DW1	reg_define.h	7743;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC3_DW2	reg_define.h	7744;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC3_DW3	reg_define.h	7745;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC4_DW0	reg_define.h	7746;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC4_DW1	reg_define.h	7747;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC4_DW2	reg_define.h	7748;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC4_DW3	reg_define.h	7749;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC5_DW0	reg_define.h	7750;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC5_DW1	reg_define.h	7751;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC5_DW2	reg_define.h	7752;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC5_DW3	reg_define.h	7753;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC6_DW0	reg_define.h	7754;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC6_DW1	reg_define.h	7755;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC6_DW2	reg_define.h	7756;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC6_DW3	reg_define.h	7757;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC7_DW0	reg_define.h	7758;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC7_DW1	reg_define.h	7759;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC7_DW2	reg_define.h	7760;"	d
REG_PCIESS_CTRL_APP_VF35_MSIX_VEC7_DW3	reg_define.h	7761;"	d
REG_PCIESS_CTRL_APP_VF35_PBA_0_31	reg_define.h	7763;"	d
REG_PCIESS_CTRL_APP_VF35_PBA_32_63	reg_define.h	7762;"	d
REG_PCIESS_CTRL_APP_VF35_VEC0_MSI_NUM	reg_define.h	7773;"	d
REG_PCIESS_CTRL_APP_VF35_VEC1_MSI_NUM	reg_define.h	7774;"	d
REG_PCIESS_CTRL_APP_VF35_VEC2_MSI_NUM	reg_define.h	7775;"	d
REG_PCIESS_CTRL_APP_VF35_VEC3_MSI_NUM	reg_define.h	7776;"	d
REG_PCIESS_CTRL_APP_VF35_VEC4_MSI_NUM	reg_define.h	7777;"	d
REG_PCIESS_CTRL_APP_VF35_VEC5_MSI_NUM	reg_define.h	7778;"	d
REG_PCIESS_CTRL_APP_VF35_VEC6_MSI_NUM	reg_define.h	7779;"	d
REG_PCIESS_CTRL_APP_VF35_VEC7_MSI_NUM	reg_define.h	7780;"	d
REG_PCIESS_CTRL_APP_VF35_WAVE517_INT_MASK	reg_define.h	7768;"	d
REG_PCIESS_CTRL_APP_VF35_WAVE627_INT_MASK	reg_define.h	7769;"	d
REG_PCIESS_CTRL_APP_VF36	reg_define.h	7816;"	d
REG_PCIESS_CTRL_APP_VF36_DMA_RCH_INT_MASK	reg_define.h	7819;"	d
REG_PCIESS_CTRL_APP_VF36_DMA_WCH_INT_MASK	reg_define.h	7818;"	d
REG_PCIESS_CTRL_APP_VF36_GPU_INT_MASK	reg_define.h	7817;"	d
REG_PCIESS_CTRL_APP_VF36_INT_MASK	reg_define.h	7822;"	d
REG_PCIESS_CTRL_APP_VF36_INT_NUM	reg_define.h	7824;"	d
REG_PCIESS_CTRL_APP_VF36_INT_STATUS	reg_define.h	7833;"	d
REG_PCIESS_CTRL_APP_VF36_MONITOR_INT_NUM	reg_define.h	7823;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC0_DW0	reg_define.h	7782;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC0_DW1	reg_define.h	7783;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC0_DW2	reg_define.h	7784;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC0_DW3	reg_define.h	7785;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC1_DW0	reg_define.h	7786;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC1_DW1	reg_define.h	7787;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC1_DW2	reg_define.h	7788;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC1_DW3	reg_define.h	7789;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC2_DW0	reg_define.h	7790;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC2_DW1	reg_define.h	7791;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC2_DW2	reg_define.h	7792;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC2_DW3	reg_define.h	7793;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC3_DW0	reg_define.h	7794;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC3_DW1	reg_define.h	7795;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC3_DW2	reg_define.h	7796;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC3_DW3	reg_define.h	7797;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC4_DW0	reg_define.h	7798;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC4_DW1	reg_define.h	7799;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC4_DW2	reg_define.h	7800;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC4_DW3	reg_define.h	7801;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC5_DW0	reg_define.h	7802;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC5_DW1	reg_define.h	7803;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC5_DW2	reg_define.h	7804;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC5_DW3	reg_define.h	7805;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC6_DW0	reg_define.h	7806;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC6_DW1	reg_define.h	7807;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC6_DW2	reg_define.h	7808;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC6_DW3	reg_define.h	7809;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC7_DW0	reg_define.h	7810;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC7_DW1	reg_define.h	7811;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC7_DW2	reg_define.h	7812;"	d
REG_PCIESS_CTRL_APP_VF36_MSIX_VEC7_DW3	reg_define.h	7813;"	d
REG_PCIESS_CTRL_APP_VF36_PBA_0_31	reg_define.h	7815;"	d
REG_PCIESS_CTRL_APP_VF36_PBA_32_63	reg_define.h	7814;"	d
REG_PCIESS_CTRL_APP_VF36_VEC0_MSI_NUM	reg_define.h	7825;"	d
REG_PCIESS_CTRL_APP_VF36_VEC1_MSI_NUM	reg_define.h	7826;"	d
REG_PCIESS_CTRL_APP_VF36_VEC2_MSI_NUM	reg_define.h	7827;"	d
REG_PCIESS_CTRL_APP_VF36_VEC3_MSI_NUM	reg_define.h	7828;"	d
REG_PCIESS_CTRL_APP_VF36_VEC4_MSI_NUM	reg_define.h	7829;"	d
REG_PCIESS_CTRL_APP_VF36_VEC5_MSI_NUM	reg_define.h	7830;"	d
REG_PCIESS_CTRL_APP_VF36_VEC6_MSI_NUM	reg_define.h	7831;"	d
REG_PCIESS_CTRL_APP_VF36_VEC7_MSI_NUM	reg_define.h	7832;"	d
REG_PCIESS_CTRL_APP_VF36_WAVE517_INT_MASK	reg_define.h	7820;"	d
REG_PCIESS_CTRL_APP_VF36_WAVE627_INT_MASK	reg_define.h	7821;"	d
REG_PCIESS_CTRL_APP_VF37	reg_define.h	7868;"	d
REG_PCIESS_CTRL_APP_VF37_DMA_RCH_INT_MASK	reg_define.h	7871;"	d
REG_PCIESS_CTRL_APP_VF37_DMA_WCH_INT_MASK	reg_define.h	7870;"	d
REG_PCIESS_CTRL_APP_VF37_GPU_INT_MASK	reg_define.h	7869;"	d
REG_PCIESS_CTRL_APP_VF37_INT_MASK	reg_define.h	7874;"	d
REG_PCIESS_CTRL_APP_VF37_INT_NUM	reg_define.h	7876;"	d
REG_PCIESS_CTRL_APP_VF37_INT_STATUS	reg_define.h	7885;"	d
REG_PCIESS_CTRL_APP_VF37_MONITOR_INT_NUM	reg_define.h	7875;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC0_DW0	reg_define.h	7834;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC0_DW1	reg_define.h	7835;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC0_DW2	reg_define.h	7836;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC0_DW3	reg_define.h	7837;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC1_DW0	reg_define.h	7838;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC1_DW1	reg_define.h	7839;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC1_DW2	reg_define.h	7840;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC1_DW3	reg_define.h	7841;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC2_DW0	reg_define.h	7842;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC2_DW1	reg_define.h	7843;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC2_DW2	reg_define.h	7844;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC2_DW3	reg_define.h	7845;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC3_DW0	reg_define.h	7846;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC3_DW1	reg_define.h	7847;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC3_DW2	reg_define.h	7848;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC3_DW3	reg_define.h	7849;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC4_DW0	reg_define.h	7850;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC4_DW1	reg_define.h	7851;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC4_DW2	reg_define.h	7852;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC4_DW3	reg_define.h	7853;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC5_DW0	reg_define.h	7854;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC5_DW1	reg_define.h	7855;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC5_DW2	reg_define.h	7856;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC5_DW3	reg_define.h	7857;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC6_DW0	reg_define.h	7858;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC6_DW1	reg_define.h	7859;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC6_DW2	reg_define.h	7860;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC6_DW3	reg_define.h	7861;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC7_DW0	reg_define.h	7862;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC7_DW1	reg_define.h	7863;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC7_DW2	reg_define.h	7864;"	d
REG_PCIESS_CTRL_APP_VF37_MSIX_VEC7_DW3	reg_define.h	7865;"	d
REG_PCIESS_CTRL_APP_VF37_PBA_0_31	reg_define.h	7867;"	d
REG_PCIESS_CTRL_APP_VF37_PBA_32_63	reg_define.h	7866;"	d
REG_PCIESS_CTRL_APP_VF37_VEC0_MSI_NUM	reg_define.h	7877;"	d
REG_PCIESS_CTRL_APP_VF37_VEC1_MSI_NUM	reg_define.h	7878;"	d
REG_PCIESS_CTRL_APP_VF37_VEC2_MSI_NUM	reg_define.h	7879;"	d
REG_PCIESS_CTRL_APP_VF37_VEC3_MSI_NUM	reg_define.h	7880;"	d
REG_PCIESS_CTRL_APP_VF37_VEC4_MSI_NUM	reg_define.h	7881;"	d
REG_PCIESS_CTRL_APP_VF37_VEC5_MSI_NUM	reg_define.h	7882;"	d
REG_PCIESS_CTRL_APP_VF37_VEC6_MSI_NUM	reg_define.h	7883;"	d
REG_PCIESS_CTRL_APP_VF37_VEC7_MSI_NUM	reg_define.h	7884;"	d
REG_PCIESS_CTRL_APP_VF37_WAVE517_INT_MASK	reg_define.h	7872;"	d
REG_PCIESS_CTRL_APP_VF37_WAVE627_INT_MASK	reg_define.h	7873;"	d
REG_PCIESS_CTRL_APP_VF38	reg_define.h	7920;"	d
REG_PCIESS_CTRL_APP_VF38_DMA_RCH_INT_MASK	reg_define.h	7923;"	d
REG_PCIESS_CTRL_APP_VF38_DMA_WCH_INT_MASK	reg_define.h	7922;"	d
REG_PCIESS_CTRL_APP_VF38_GPU_INT_MASK	reg_define.h	7921;"	d
REG_PCIESS_CTRL_APP_VF38_INT_MASK	reg_define.h	7926;"	d
REG_PCIESS_CTRL_APP_VF38_INT_NUM	reg_define.h	7928;"	d
REG_PCIESS_CTRL_APP_VF38_INT_STATUS	reg_define.h	7937;"	d
REG_PCIESS_CTRL_APP_VF38_MONITOR_INT_NUM	reg_define.h	7927;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC0_DW0	reg_define.h	7886;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC0_DW1	reg_define.h	7887;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC0_DW2	reg_define.h	7888;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC0_DW3	reg_define.h	7889;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC1_DW0	reg_define.h	7890;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC1_DW1	reg_define.h	7891;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC1_DW2	reg_define.h	7892;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC1_DW3	reg_define.h	7893;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC2_DW0	reg_define.h	7894;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC2_DW1	reg_define.h	7895;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC2_DW2	reg_define.h	7896;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC2_DW3	reg_define.h	7897;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC3_DW0	reg_define.h	7898;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC3_DW1	reg_define.h	7899;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC3_DW2	reg_define.h	7900;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC3_DW3	reg_define.h	7901;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC4_DW0	reg_define.h	7902;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC4_DW1	reg_define.h	7903;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC4_DW2	reg_define.h	7904;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC4_DW3	reg_define.h	7905;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC5_DW0	reg_define.h	7906;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC5_DW1	reg_define.h	7907;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC5_DW2	reg_define.h	7908;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC5_DW3	reg_define.h	7909;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC6_DW0	reg_define.h	7910;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC6_DW1	reg_define.h	7911;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC6_DW2	reg_define.h	7912;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC6_DW3	reg_define.h	7913;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC7_DW0	reg_define.h	7914;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC7_DW1	reg_define.h	7915;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC7_DW2	reg_define.h	7916;"	d
REG_PCIESS_CTRL_APP_VF38_MSIX_VEC7_DW3	reg_define.h	7917;"	d
REG_PCIESS_CTRL_APP_VF38_PBA_0_31	reg_define.h	7919;"	d
REG_PCIESS_CTRL_APP_VF38_PBA_32_63	reg_define.h	7918;"	d
REG_PCIESS_CTRL_APP_VF38_VEC0_MSI_NUM	reg_define.h	7929;"	d
REG_PCIESS_CTRL_APP_VF38_VEC1_MSI_NUM	reg_define.h	7930;"	d
REG_PCIESS_CTRL_APP_VF38_VEC2_MSI_NUM	reg_define.h	7931;"	d
REG_PCIESS_CTRL_APP_VF38_VEC3_MSI_NUM	reg_define.h	7932;"	d
REG_PCIESS_CTRL_APP_VF38_VEC4_MSI_NUM	reg_define.h	7933;"	d
REG_PCIESS_CTRL_APP_VF38_VEC5_MSI_NUM	reg_define.h	7934;"	d
REG_PCIESS_CTRL_APP_VF38_VEC6_MSI_NUM	reg_define.h	7935;"	d
REG_PCIESS_CTRL_APP_VF38_VEC7_MSI_NUM	reg_define.h	7936;"	d
REG_PCIESS_CTRL_APP_VF38_WAVE517_INT_MASK	reg_define.h	7924;"	d
REG_PCIESS_CTRL_APP_VF38_WAVE627_INT_MASK	reg_define.h	7925;"	d
REG_PCIESS_CTRL_APP_VF39	reg_define.h	7972;"	d
REG_PCIESS_CTRL_APP_VF39_DMA_RCH_INT_MASK	reg_define.h	7975;"	d
REG_PCIESS_CTRL_APP_VF39_DMA_WCH_INT_MASK	reg_define.h	7974;"	d
REG_PCIESS_CTRL_APP_VF39_GPU_INT_MASK	reg_define.h	7973;"	d
REG_PCIESS_CTRL_APP_VF39_INT_MASK	reg_define.h	7978;"	d
REG_PCIESS_CTRL_APP_VF39_INT_NUM	reg_define.h	7980;"	d
REG_PCIESS_CTRL_APP_VF39_INT_STATUS	reg_define.h	7989;"	d
REG_PCIESS_CTRL_APP_VF39_MONITOR_INT_NUM	reg_define.h	7979;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC0_DW0	reg_define.h	7938;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC0_DW1	reg_define.h	7939;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC0_DW2	reg_define.h	7940;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC0_DW3	reg_define.h	7941;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC1_DW0	reg_define.h	7942;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC1_DW1	reg_define.h	7943;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC1_DW2	reg_define.h	7944;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC1_DW3	reg_define.h	7945;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC2_DW0	reg_define.h	7946;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC2_DW1	reg_define.h	7947;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC2_DW2	reg_define.h	7948;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC2_DW3	reg_define.h	7949;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC3_DW0	reg_define.h	7950;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC3_DW1	reg_define.h	7951;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC3_DW2	reg_define.h	7952;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC3_DW3	reg_define.h	7953;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC4_DW0	reg_define.h	7954;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC4_DW1	reg_define.h	7955;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC4_DW2	reg_define.h	7956;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC4_DW3	reg_define.h	7957;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC5_DW0	reg_define.h	7958;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC5_DW1	reg_define.h	7959;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC5_DW2	reg_define.h	7960;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC5_DW3	reg_define.h	7961;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC6_DW0	reg_define.h	7962;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC6_DW1	reg_define.h	7963;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC6_DW2	reg_define.h	7964;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC6_DW3	reg_define.h	7965;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC7_DW0	reg_define.h	7966;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC7_DW1	reg_define.h	7967;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC7_DW2	reg_define.h	7968;"	d
REG_PCIESS_CTRL_APP_VF39_MSIX_VEC7_DW3	reg_define.h	7969;"	d
REG_PCIESS_CTRL_APP_VF39_PBA_0_31	reg_define.h	7971;"	d
REG_PCIESS_CTRL_APP_VF39_PBA_32_63	reg_define.h	7970;"	d
REG_PCIESS_CTRL_APP_VF39_VEC0_MSI_NUM	reg_define.h	7981;"	d
REG_PCIESS_CTRL_APP_VF39_VEC1_MSI_NUM	reg_define.h	7982;"	d
REG_PCIESS_CTRL_APP_VF39_VEC2_MSI_NUM	reg_define.h	7983;"	d
REG_PCIESS_CTRL_APP_VF39_VEC3_MSI_NUM	reg_define.h	7984;"	d
REG_PCIESS_CTRL_APP_VF39_VEC4_MSI_NUM	reg_define.h	7985;"	d
REG_PCIESS_CTRL_APP_VF39_VEC5_MSI_NUM	reg_define.h	7986;"	d
REG_PCIESS_CTRL_APP_VF39_VEC6_MSI_NUM	reg_define.h	7987;"	d
REG_PCIESS_CTRL_APP_VF39_VEC7_MSI_NUM	reg_define.h	7988;"	d
REG_PCIESS_CTRL_APP_VF39_WAVE517_INT_MASK	reg_define.h	7976;"	d
REG_PCIESS_CTRL_APP_VF39_WAVE627_INT_MASK	reg_define.h	7977;"	d
REG_PCIESS_CTRL_APP_VF3_DMA_RCH_INT_MASK	reg_define.h	6103;"	d
REG_PCIESS_CTRL_APP_VF3_DMA_WCH_INT_MASK	reg_define.h	6102;"	d
REG_PCIESS_CTRL_APP_VF3_GPU_INT_MASK	reg_define.h	6101;"	d
REG_PCIESS_CTRL_APP_VF3_INT_MASK	reg_define.h	6106;"	d
REG_PCIESS_CTRL_APP_VF3_INT_NUM	reg_define.h	6108;"	d
REG_PCIESS_CTRL_APP_VF3_INT_STATUS	reg_define.h	6117;"	d
REG_PCIESS_CTRL_APP_VF3_MONITOR_INT_NUM	reg_define.h	6107;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC0_DW0	reg_define.h	6066;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC0_DW1	reg_define.h	6067;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC0_DW2	reg_define.h	6068;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC0_DW3	reg_define.h	6069;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC1_DW0	reg_define.h	6070;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC1_DW1	reg_define.h	6071;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC1_DW2	reg_define.h	6072;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC1_DW3	reg_define.h	6073;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC2_DW0	reg_define.h	6074;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC2_DW1	reg_define.h	6075;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC2_DW2	reg_define.h	6076;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC2_DW3	reg_define.h	6077;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC3_DW0	reg_define.h	6078;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC3_DW1	reg_define.h	6079;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC3_DW2	reg_define.h	6080;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC3_DW3	reg_define.h	6081;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC4_DW0	reg_define.h	6082;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC4_DW1	reg_define.h	6083;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC4_DW2	reg_define.h	6084;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC4_DW3	reg_define.h	6085;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC5_DW0	reg_define.h	6086;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC5_DW1	reg_define.h	6087;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC5_DW2	reg_define.h	6088;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC5_DW3	reg_define.h	6089;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC6_DW0	reg_define.h	6090;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC6_DW1	reg_define.h	6091;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC6_DW2	reg_define.h	6092;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC6_DW3	reg_define.h	6093;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC7_DW0	reg_define.h	6094;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC7_DW1	reg_define.h	6095;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC7_DW2	reg_define.h	6096;"	d
REG_PCIESS_CTRL_APP_VF3_MSIX_VEC7_DW3	reg_define.h	6097;"	d
REG_PCIESS_CTRL_APP_VF3_PBA_0_31	reg_define.h	6099;"	d
REG_PCIESS_CTRL_APP_VF3_PBA_32_63	reg_define.h	6098;"	d
REG_PCIESS_CTRL_APP_VF3_VEC0_MSI_NUM	reg_define.h	6109;"	d
REG_PCIESS_CTRL_APP_VF3_VEC1_MSI_NUM	reg_define.h	6110;"	d
REG_PCIESS_CTRL_APP_VF3_VEC2_MSI_NUM	reg_define.h	6111;"	d
REG_PCIESS_CTRL_APP_VF3_VEC3_MSI_NUM	reg_define.h	6112;"	d
REG_PCIESS_CTRL_APP_VF3_VEC4_MSI_NUM	reg_define.h	6113;"	d
REG_PCIESS_CTRL_APP_VF3_VEC5_MSI_NUM	reg_define.h	6114;"	d
REG_PCIESS_CTRL_APP_VF3_VEC6_MSI_NUM	reg_define.h	6115;"	d
REG_PCIESS_CTRL_APP_VF3_VEC7_MSI_NUM	reg_define.h	6116;"	d
REG_PCIESS_CTRL_APP_VF3_WAVE517_INT_MASK	reg_define.h	6104;"	d
REG_PCIESS_CTRL_APP_VF3_WAVE627_INT_MASK	reg_define.h	6105;"	d
REG_PCIESS_CTRL_APP_VF4	reg_define.h	6152;"	d
REG_PCIESS_CTRL_APP_VF40	reg_define.h	8024;"	d
REG_PCIESS_CTRL_APP_VF40_DMA_RCH_INT_MASK	reg_define.h	8027;"	d
REG_PCIESS_CTRL_APP_VF40_DMA_WCH_INT_MASK	reg_define.h	8026;"	d
REG_PCIESS_CTRL_APP_VF40_GPU_INT_MASK	reg_define.h	8025;"	d
REG_PCIESS_CTRL_APP_VF40_INT_MASK	reg_define.h	8030;"	d
REG_PCIESS_CTRL_APP_VF40_INT_NUM	reg_define.h	8032;"	d
REG_PCIESS_CTRL_APP_VF40_INT_STATUS	reg_define.h	8041;"	d
REG_PCIESS_CTRL_APP_VF40_MONITOR_INT_NUM	reg_define.h	8031;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC0_DW0	reg_define.h	7990;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC0_DW1	reg_define.h	7991;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC0_DW2	reg_define.h	7992;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC0_DW3	reg_define.h	7993;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC1_DW0	reg_define.h	7994;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC1_DW1	reg_define.h	7995;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC1_DW2	reg_define.h	7996;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC1_DW3	reg_define.h	7997;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC2_DW0	reg_define.h	7998;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC2_DW1	reg_define.h	7999;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC2_DW2	reg_define.h	8000;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC2_DW3	reg_define.h	8001;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC3_DW0	reg_define.h	8002;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC3_DW1	reg_define.h	8003;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC3_DW2	reg_define.h	8004;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC3_DW3	reg_define.h	8005;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC4_DW0	reg_define.h	8006;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC4_DW1	reg_define.h	8007;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC4_DW2	reg_define.h	8008;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC4_DW3	reg_define.h	8009;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC5_DW0	reg_define.h	8010;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC5_DW1	reg_define.h	8011;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC5_DW2	reg_define.h	8012;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC5_DW3	reg_define.h	8013;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC6_DW0	reg_define.h	8014;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC6_DW1	reg_define.h	8015;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC6_DW2	reg_define.h	8016;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC6_DW3	reg_define.h	8017;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC7_DW0	reg_define.h	8018;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC7_DW1	reg_define.h	8019;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC7_DW2	reg_define.h	8020;"	d
REG_PCIESS_CTRL_APP_VF40_MSIX_VEC7_DW3	reg_define.h	8021;"	d
REG_PCIESS_CTRL_APP_VF40_PBA_0_31	reg_define.h	8023;"	d
REG_PCIESS_CTRL_APP_VF40_PBA_32_63	reg_define.h	8022;"	d
REG_PCIESS_CTRL_APP_VF40_VEC0_MSI_NUM	reg_define.h	8033;"	d
REG_PCIESS_CTRL_APP_VF40_VEC1_MSI_NUM	reg_define.h	8034;"	d
REG_PCIESS_CTRL_APP_VF40_VEC2_MSI_NUM	reg_define.h	8035;"	d
REG_PCIESS_CTRL_APP_VF40_VEC3_MSI_NUM	reg_define.h	8036;"	d
REG_PCIESS_CTRL_APP_VF40_VEC4_MSI_NUM	reg_define.h	8037;"	d
REG_PCIESS_CTRL_APP_VF40_VEC5_MSI_NUM	reg_define.h	8038;"	d
REG_PCIESS_CTRL_APP_VF40_VEC6_MSI_NUM	reg_define.h	8039;"	d
REG_PCIESS_CTRL_APP_VF40_VEC7_MSI_NUM	reg_define.h	8040;"	d
REG_PCIESS_CTRL_APP_VF40_WAVE517_INT_MASK	reg_define.h	8028;"	d
REG_PCIESS_CTRL_APP_VF40_WAVE627_INT_MASK	reg_define.h	8029;"	d
REG_PCIESS_CTRL_APP_VF41	reg_define.h	8076;"	d
REG_PCIESS_CTRL_APP_VF41_DMA_RCH_INT_MASK	reg_define.h	8079;"	d
REG_PCIESS_CTRL_APP_VF41_DMA_WCH_INT_MASK	reg_define.h	8078;"	d
REG_PCIESS_CTRL_APP_VF41_GPU_INT_MASK	reg_define.h	8077;"	d
REG_PCIESS_CTRL_APP_VF41_INT_MASK	reg_define.h	8082;"	d
REG_PCIESS_CTRL_APP_VF41_INT_NUM	reg_define.h	8084;"	d
REG_PCIESS_CTRL_APP_VF41_INT_STATUS	reg_define.h	8093;"	d
REG_PCIESS_CTRL_APP_VF41_MONITOR_INT_NUM	reg_define.h	8083;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC0_DW0	reg_define.h	8042;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC0_DW1	reg_define.h	8043;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC0_DW2	reg_define.h	8044;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC0_DW3	reg_define.h	8045;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC1_DW0	reg_define.h	8046;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC1_DW1	reg_define.h	8047;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC1_DW2	reg_define.h	8048;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC1_DW3	reg_define.h	8049;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC2_DW0	reg_define.h	8050;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC2_DW1	reg_define.h	8051;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC2_DW2	reg_define.h	8052;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC2_DW3	reg_define.h	8053;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC3_DW0	reg_define.h	8054;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC3_DW1	reg_define.h	8055;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC3_DW2	reg_define.h	8056;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC3_DW3	reg_define.h	8057;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC4_DW0	reg_define.h	8058;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC4_DW1	reg_define.h	8059;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC4_DW2	reg_define.h	8060;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC4_DW3	reg_define.h	8061;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC5_DW0	reg_define.h	8062;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC5_DW1	reg_define.h	8063;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC5_DW2	reg_define.h	8064;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC5_DW3	reg_define.h	8065;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC6_DW0	reg_define.h	8066;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC6_DW1	reg_define.h	8067;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC6_DW2	reg_define.h	8068;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC6_DW3	reg_define.h	8069;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC7_DW0	reg_define.h	8070;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC7_DW1	reg_define.h	8071;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC7_DW2	reg_define.h	8072;"	d
REG_PCIESS_CTRL_APP_VF41_MSIX_VEC7_DW3	reg_define.h	8073;"	d
REG_PCIESS_CTRL_APP_VF41_PBA_0_31	reg_define.h	8075;"	d
REG_PCIESS_CTRL_APP_VF41_PBA_32_63	reg_define.h	8074;"	d
REG_PCIESS_CTRL_APP_VF41_VEC0_MSI_NUM	reg_define.h	8085;"	d
REG_PCIESS_CTRL_APP_VF41_VEC1_MSI_NUM	reg_define.h	8086;"	d
REG_PCIESS_CTRL_APP_VF41_VEC2_MSI_NUM	reg_define.h	8087;"	d
REG_PCIESS_CTRL_APP_VF41_VEC3_MSI_NUM	reg_define.h	8088;"	d
REG_PCIESS_CTRL_APP_VF41_VEC4_MSI_NUM	reg_define.h	8089;"	d
REG_PCIESS_CTRL_APP_VF41_VEC5_MSI_NUM	reg_define.h	8090;"	d
REG_PCIESS_CTRL_APP_VF41_VEC6_MSI_NUM	reg_define.h	8091;"	d
REG_PCIESS_CTRL_APP_VF41_VEC7_MSI_NUM	reg_define.h	8092;"	d
REG_PCIESS_CTRL_APP_VF41_WAVE517_INT_MASK	reg_define.h	8080;"	d
REG_PCIESS_CTRL_APP_VF41_WAVE627_INT_MASK	reg_define.h	8081;"	d
REG_PCIESS_CTRL_APP_VF42	reg_define.h	8128;"	d
REG_PCIESS_CTRL_APP_VF42_DMA_RCH_INT_MASK	reg_define.h	8131;"	d
REG_PCIESS_CTRL_APP_VF42_DMA_WCH_INT_MASK	reg_define.h	8130;"	d
REG_PCIESS_CTRL_APP_VF42_GPU_INT_MASK	reg_define.h	8129;"	d
REG_PCIESS_CTRL_APP_VF42_INT_MASK	reg_define.h	8134;"	d
REG_PCIESS_CTRL_APP_VF42_INT_NUM	reg_define.h	8136;"	d
REG_PCIESS_CTRL_APP_VF42_INT_STATUS	reg_define.h	8145;"	d
REG_PCIESS_CTRL_APP_VF42_MONITOR_INT_NUM	reg_define.h	8135;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC0_DW0	reg_define.h	8094;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC0_DW1	reg_define.h	8095;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC0_DW2	reg_define.h	8096;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC0_DW3	reg_define.h	8097;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC1_DW0	reg_define.h	8098;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC1_DW1	reg_define.h	8099;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC1_DW2	reg_define.h	8100;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC1_DW3	reg_define.h	8101;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC2_DW0	reg_define.h	8102;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC2_DW1	reg_define.h	8103;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC2_DW2	reg_define.h	8104;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC2_DW3	reg_define.h	8105;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC3_DW0	reg_define.h	8106;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC3_DW1	reg_define.h	8107;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC3_DW2	reg_define.h	8108;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC3_DW3	reg_define.h	8109;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC4_DW0	reg_define.h	8110;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC4_DW1	reg_define.h	8111;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC4_DW2	reg_define.h	8112;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC4_DW3	reg_define.h	8113;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC5_DW0	reg_define.h	8114;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC5_DW1	reg_define.h	8115;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC5_DW2	reg_define.h	8116;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC5_DW3	reg_define.h	8117;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC6_DW0	reg_define.h	8118;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC6_DW1	reg_define.h	8119;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC6_DW2	reg_define.h	8120;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC6_DW3	reg_define.h	8121;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC7_DW0	reg_define.h	8122;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC7_DW1	reg_define.h	8123;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC7_DW2	reg_define.h	8124;"	d
REG_PCIESS_CTRL_APP_VF42_MSIX_VEC7_DW3	reg_define.h	8125;"	d
REG_PCIESS_CTRL_APP_VF42_PBA_0_31	reg_define.h	8127;"	d
REG_PCIESS_CTRL_APP_VF42_PBA_32_63	reg_define.h	8126;"	d
REG_PCIESS_CTRL_APP_VF42_VEC0_MSI_NUM	reg_define.h	8137;"	d
REG_PCIESS_CTRL_APP_VF42_VEC1_MSI_NUM	reg_define.h	8138;"	d
REG_PCIESS_CTRL_APP_VF42_VEC2_MSI_NUM	reg_define.h	8139;"	d
REG_PCIESS_CTRL_APP_VF42_VEC3_MSI_NUM	reg_define.h	8140;"	d
REG_PCIESS_CTRL_APP_VF42_VEC4_MSI_NUM	reg_define.h	8141;"	d
REG_PCIESS_CTRL_APP_VF42_VEC5_MSI_NUM	reg_define.h	8142;"	d
REG_PCIESS_CTRL_APP_VF42_VEC6_MSI_NUM	reg_define.h	8143;"	d
REG_PCIESS_CTRL_APP_VF42_VEC7_MSI_NUM	reg_define.h	8144;"	d
REG_PCIESS_CTRL_APP_VF42_WAVE517_INT_MASK	reg_define.h	8132;"	d
REG_PCIESS_CTRL_APP_VF42_WAVE627_INT_MASK	reg_define.h	8133;"	d
REG_PCIESS_CTRL_APP_VF43	reg_define.h	8180;"	d
REG_PCIESS_CTRL_APP_VF43_DMA_RCH_INT_MASK	reg_define.h	8183;"	d
REG_PCIESS_CTRL_APP_VF43_DMA_WCH_INT_MASK	reg_define.h	8182;"	d
REG_PCIESS_CTRL_APP_VF43_GPU_INT_MASK	reg_define.h	8181;"	d
REG_PCIESS_CTRL_APP_VF43_INT_MASK	reg_define.h	8186;"	d
REG_PCIESS_CTRL_APP_VF43_INT_NUM	reg_define.h	8188;"	d
REG_PCIESS_CTRL_APP_VF43_INT_STATUS	reg_define.h	8197;"	d
REG_PCIESS_CTRL_APP_VF43_MONITOR_INT_NUM	reg_define.h	8187;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC0_DW0	reg_define.h	8146;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC0_DW1	reg_define.h	8147;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC0_DW2	reg_define.h	8148;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC0_DW3	reg_define.h	8149;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC1_DW0	reg_define.h	8150;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC1_DW1	reg_define.h	8151;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC1_DW2	reg_define.h	8152;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC1_DW3	reg_define.h	8153;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC2_DW0	reg_define.h	8154;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC2_DW1	reg_define.h	8155;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC2_DW2	reg_define.h	8156;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC2_DW3	reg_define.h	8157;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC3_DW0	reg_define.h	8158;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC3_DW1	reg_define.h	8159;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC3_DW2	reg_define.h	8160;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC3_DW3	reg_define.h	8161;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC4_DW0	reg_define.h	8162;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC4_DW1	reg_define.h	8163;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC4_DW2	reg_define.h	8164;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC4_DW3	reg_define.h	8165;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC5_DW0	reg_define.h	8166;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC5_DW1	reg_define.h	8167;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC5_DW2	reg_define.h	8168;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC5_DW3	reg_define.h	8169;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC6_DW0	reg_define.h	8170;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC6_DW1	reg_define.h	8171;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC6_DW2	reg_define.h	8172;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC6_DW3	reg_define.h	8173;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC7_DW0	reg_define.h	8174;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC7_DW1	reg_define.h	8175;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC7_DW2	reg_define.h	8176;"	d
REG_PCIESS_CTRL_APP_VF43_MSIX_VEC7_DW3	reg_define.h	8177;"	d
REG_PCIESS_CTRL_APP_VF43_PBA_0_31	reg_define.h	8179;"	d
REG_PCIESS_CTRL_APP_VF43_PBA_32_63	reg_define.h	8178;"	d
REG_PCIESS_CTRL_APP_VF43_VEC0_MSI_NUM	reg_define.h	8189;"	d
REG_PCIESS_CTRL_APP_VF43_VEC1_MSI_NUM	reg_define.h	8190;"	d
REG_PCIESS_CTRL_APP_VF43_VEC2_MSI_NUM	reg_define.h	8191;"	d
REG_PCIESS_CTRL_APP_VF43_VEC3_MSI_NUM	reg_define.h	8192;"	d
REG_PCIESS_CTRL_APP_VF43_VEC4_MSI_NUM	reg_define.h	8193;"	d
REG_PCIESS_CTRL_APP_VF43_VEC5_MSI_NUM	reg_define.h	8194;"	d
REG_PCIESS_CTRL_APP_VF43_VEC6_MSI_NUM	reg_define.h	8195;"	d
REG_PCIESS_CTRL_APP_VF43_VEC7_MSI_NUM	reg_define.h	8196;"	d
REG_PCIESS_CTRL_APP_VF43_WAVE517_INT_MASK	reg_define.h	8184;"	d
REG_PCIESS_CTRL_APP_VF43_WAVE627_INT_MASK	reg_define.h	8185;"	d
REG_PCIESS_CTRL_APP_VF44	reg_define.h	8232;"	d
REG_PCIESS_CTRL_APP_VF44_DMA_RCH_INT_MASK	reg_define.h	8235;"	d
REG_PCIESS_CTRL_APP_VF44_DMA_WCH_INT_MASK	reg_define.h	8234;"	d
REG_PCIESS_CTRL_APP_VF44_GPU_INT_MASK	reg_define.h	8233;"	d
REG_PCIESS_CTRL_APP_VF44_INT_MASK	reg_define.h	8238;"	d
REG_PCIESS_CTRL_APP_VF44_INT_NUM	reg_define.h	8240;"	d
REG_PCIESS_CTRL_APP_VF44_INT_STATUS	reg_define.h	8249;"	d
REG_PCIESS_CTRL_APP_VF44_MONITOR_INT_NUM	reg_define.h	8239;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC0_DW0	reg_define.h	8198;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC0_DW1	reg_define.h	8199;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC0_DW2	reg_define.h	8200;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC0_DW3	reg_define.h	8201;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC1_DW0	reg_define.h	8202;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC1_DW1	reg_define.h	8203;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC1_DW2	reg_define.h	8204;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC1_DW3	reg_define.h	8205;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC2_DW0	reg_define.h	8206;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC2_DW1	reg_define.h	8207;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC2_DW2	reg_define.h	8208;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC2_DW3	reg_define.h	8209;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC3_DW0	reg_define.h	8210;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC3_DW1	reg_define.h	8211;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC3_DW2	reg_define.h	8212;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC3_DW3	reg_define.h	8213;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC4_DW0	reg_define.h	8214;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC4_DW1	reg_define.h	8215;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC4_DW2	reg_define.h	8216;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC4_DW3	reg_define.h	8217;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC5_DW0	reg_define.h	8218;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC5_DW1	reg_define.h	8219;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC5_DW2	reg_define.h	8220;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC5_DW3	reg_define.h	8221;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC6_DW0	reg_define.h	8222;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC6_DW1	reg_define.h	8223;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC6_DW2	reg_define.h	8224;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC6_DW3	reg_define.h	8225;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC7_DW0	reg_define.h	8226;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC7_DW1	reg_define.h	8227;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC7_DW2	reg_define.h	8228;"	d
REG_PCIESS_CTRL_APP_VF44_MSIX_VEC7_DW3	reg_define.h	8229;"	d
REG_PCIESS_CTRL_APP_VF44_PBA_0_31	reg_define.h	8231;"	d
REG_PCIESS_CTRL_APP_VF44_PBA_32_63	reg_define.h	8230;"	d
REG_PCIESS_CTRL_APP_VF44_VEC0_MSI_NUM	reg_define.h	8241;"	d
REG_PCIESS_CTRL_APP_VF44_VEC1_MSI_NUM	reg_define.h	8242;"	d
REG_PCIESS_CTRL_APP_VF44_VEC2_MSI_NUM	reg_define.h	8243;"	d
REG_PCIESS_CTRL_APP_VF44_VEC3_MSI_NUM	reg_define.h	8244;"	d
REG_PCIESS_CTRL_APP_VF44_VEC4_MSI_NUM	reg_define.h	8245;"	d
REG_PCIESS_CTRL_APP_VF44_VEC5_MSI_NUM	reg_define.h	8246;"	d
REG_PCIESS_CTRL_APP_VF44_VEC6_MSI_NUM	reg_define.h	8247;"	d
REG_PCIESS_CTRL_APP_VF44_VEC7_MSI_NUM	reg_define.h	8248;"	d
REG_PCIESS_CTRL_APP_VF44_WAVE517_INT_MASK	reg_define.h	8236;"	d
REG_PCIESS_CTRL_APP_VF44_WAVE627_INT_MASK	reg_define.h	8237;"	d
REG_PCIESS_CTRL_APP_VF45	reg_define.h	8284;"	d
REG_PCIESS_CTRL_APP_VF45_DMA_RCH_INT_MASK	reg_define.h	8287;"	d
REG_PCIESS_CTRL_APP_VF45_DMA_WCH_INT_MASK	reg_define.h	8286;"	d
REG_PCIESS_CTRL_APP_VF45_GPU_INT_MASK	reg_define.h	8285;"	d
REG_PCIESS_CTRL_APP_VF45_INT_MASK	reg_define.h	8290;"	d
REG_PCIESS_CTRL_APP_VF45_INT_NUM	reg_define.h	8292;"	d
REG_PCIESS_CTRL_APP_VF45_INT_STATUS	reg_define.h	8301;"	d
REG_PCIESS_CTRL_APP_VF45_MONITOR_INT_NUM	reg_define.h	8291;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC0_DW0	reg_define.h	8250;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC0_DW1	reg_define.h	8251;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC0_DW2	reg_define.h	8252;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC0_DW3	reg_define.h	8253;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC1_DW0	reg_define.h	8254;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC1_DW1	reg_define.h	8255;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC1_DW2	reg_define.h	8256;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC1_DW3	reg_define.h	8257;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC2_DW0	reg_define.h	8258;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC2_DW1	reg_define.h	8259;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC2_DW2	reg_define.h	8260;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC2_DW3	reg_define.h	8261;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC3_DW0	reg_define.h	8262;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC3_DW1	reg_define.h	8263;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC3_DW2	reg_define.h	8264;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC3_DW3	reg_define.h	8265;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC4_DW0	reg_define.h	8266;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC4_DW1	reg_define.h	8267;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC4_DW2	reg_define.h	8268;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC4_DW3	reg_define.h	8269;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC5_DW0	reg_define.h	8270;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC5_DW1	reg_define.h	8271;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC5_DW2	reg_define.h	8272;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC5_DW3	reg_define.h	8273;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC6_DW0	reg_define.h	8274;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC6_DW1	reg_define.h	8275;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC6_DW2	reg_define.h	8276;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC6_DW3	reg_define.h	8277;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC7_DW0	reg_define.h	8278;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC7_DW1	reg_define.h	8279;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC7_DW2	reg_define.h	8280;"	d
REG_PCIESS_CTRL_APP_VF45_MSIX_VEC7_DW3	reg_define.h	8281;"	d
REG_PCIESS_CTRL_APP_VF45_PBA_0_31	reg_define.h	8283;"	d
REG_PCIESS_CTRL_APP_VF45_PBA_32_63	reg_define.h	8282;"	d
REG_PCIESS_CTRL_APP_VF45_VEC0_MSI_NUM	reg_define.h	8293;"	d
REG_PCIESS_CTRL_APP_VF45_VEC1_MSI_NUM	reg_define.h	8294;"	d
REG_PCIESS_CTRL_APP_VF45_VEC2_MSI_NUM	reg_define.h	8295;"	d
REG_PCIESS_CTRL_APP_VF45_VEC3_MSI_NUM	reg_define.h	8296;"	d
REG_PCIESS_CTRL_APP_VF45_VEC4_MSI_NUM	reg_define.h	8297;"	d
REG_PCIESS_CTRL_APP_VF45_VEC5_MSI_NUM	reg_define.h	8298;"	d
REG_PCIESS_CTRL_APP_VF45_VEC6_MSI_NUM	reg_define.h	8299;"	d
REG_PCIESS_CTRL_APP_VF45_VEC7_MSI_NUM	reg_define.h	8300;"	d
REG_PCIESS_CTRL_APP_VF45_WAVE517_INT_MASK	reg_define.h	8288;"	d
REG_PCIESS_CTRL_APP_VF45_WAVE627_INT_MASK	reg_define.h	8289;"	d
REG_PCIESS_CTRL_APP_VF46	reg_define.h	8336;"	d
REG_PCIESS_CTRL_APP_VF46_DMA_RCH_INT_MASK	reg_define.h	8339;"	d
REG_PCIESS_CTRL_APP_VF46_DMA_WCH_INT_MASK	reg_define.h	8338;"	d
REG_PCIESS_CTRL_APP_VF46_GPU_INT_MASK	reg_define.h	8337;"	d
REG_PCIESS_CTRL_APP_VF46_INT_MASK	reg_define.h	8342;"	d
REG_PCIESS_CTRL_APP_VF46_INT_NUM	reg_define.h	8344;"	d
REG_PCIESS_CTRL_APP_VF46_INT_STATUS	reg_define.h	8353;"	d
REG_PCIESS_CTRL_APP_VF46_MONITOR_INT_NUM	reg_define.h	8343;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC0_DW0	reg_define.h	8302;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC0_DW1	reg_define.h	8303;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC0_DW2	reg_define.h	8304;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC0_DW3	reg_define.h	8305;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC1_DW0	reg_define.h	8306;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC1_DW1	reg_define.h	8307;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC1_DW2	reg_define.h	8308;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC1_DW3	reg_define.h	8309;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC2_DW0	reg_define.h	8310;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC2_DW1	reg_define.h	8311;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC2_DW2	reg_define.h	8312;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC2_DW3	reg_define.h	8313;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC3_DW0	reg_define.h	8314;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC3_DW1	reg_define.h	8315;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC3_DW2	reg_define.h	8316;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC3_DW3	reg_define.h	8317;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC4_DW0	reg_define.h	8318;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC4_DW1	reg_define.h	8319;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC4_DW2	reg_define.h	8320;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC4_DW3	reg_define.h	8321;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC5_DW0	reg_define.h	8322;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC5_DW1	reg_define.h	8323;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC5_DW2	reg_define.h	8324;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC5_DW3	reg_define.h	8325;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC6_DW0	reg_define.h	8326;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC6_DW1	reg_define.h	8327;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC6_DW2	reg_define.h	8328;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC6_DW3	reg_define.h	8329;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC7_DW0	reg_define.h	8330;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC7_DW1	reg_define.h	8331;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC7_DW2	reg_define.h	8332;"	d
REG_PCIESS_CTRL_APP_VF46_MSIX_VEC7_DW3	reg_define.h	8333;"	d
REG_PCIESS_CTRL_APP_VF46_PBA_0_31	reg_define.h	8335;"	d
REG_PCIESS_CTRL_APP_VF46_PBA_32_63	reg_define.h	8334;"	d
REG_PCIESS_CTRL_APP_VF46_VEC0_MSI_NUM	reg_define.h	8345;"	d
REG_PCIESS_CTRL_APP_VF46_VEC1_MSI_NUM	reg_define.h	8346;"	d
REG_PCIESS_CTRL_APP_VF46_VEC2_MSI_NUM	reg_define.h	8347;"	d
REG_PCIESS_CTRL_APP_VF46_VEC3_MSI_NUM	reg_define.h	8348;"	d
REG_PCIESS_CTRL_APP_VF46_VEC4_MSI_NUM	reg_define.h	8349;"	d
REG_PCIESS_CTRL_APP_VF46_VEC5_MSI_NUM	reg_define.h	8350;"	d
REG_PCIESS_CTRL_APP_VF46_VEC6_MSI_NUM	reg_define.h	8351;"	d
REG_PCIESS_CTRL_APP_VF46_VEC7_MSI_NUM	reg_define.h	8352;"	d
REG_PCIESS_CTRL_APP_VF46_WAVE517_INT_MASK	reg_define.h	8340;"	d
REG_PCIESS_CTRL_APP_VF46_WAVE627_INT_MASK	reg_define.h	8341;"	d
REG_PCIESS_CTRL_APP_VF47	reg_define.h	8388;"	d
REG_PCIESS_CTRL_APP_VF47_DMA_RCH_INT_MASK	reg_define.h	8391;"	d
REG_PCIESS_CTRL_APP_VF47_DMA_WCH_INT_MASK	reg_define.h	8390;"	d
REG_PCIESS_CTRL_APP_VF47_GPU_INT_MASK	reg_define.h	8389;"	d
REG_PCIESS_CTRL_APP_VF47_INT_MASK	reg_define.h	8394;"	d
REG_PCIESS_CTRL_APP_VF47_INT_NUM	reg_define.h	8396;"	d
REG_PCIESS_CTRL_APP_VF47_INT_STATUS	reg_define.h	8405;"	d
REG_PCIESS_CTRL_APP_VF47_MONITOR_INT_NUM	reg_define.h	8395;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC0_DW0	reg_define.h	8354;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC0_DW1	reg_define.h	8355;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC0_DW2	reg_define.h	8356;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC0_DW3	reg_define.h	8357;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC1_DW0	reg_define.h	8358;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC1_DW1	reg_define.h	8359;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC1_DW2	reg_define.h	8360;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC1_DW3	reg_define.h	8361;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC2_DW0	reg_define.h	8362;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC2_DW1	reg_define.h	8363;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC2_DW2	reg_define.h	8364;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC2_DW3	reg_define.h	8365;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC3_DW0	reg_define.h	8366;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC3_DW1	reg_define.h	8367;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC3_DW2	reg_define.h	8368;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC3_DW3	reg_define.h	8369;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC4_DW0	reg_define.h	8370;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC4_DW1	reg_define.h	8371;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC4_DW2	reg_define.h	8372;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC4_DW3	reg_define.h	8373;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC5_DW0	reg_define.h	8374;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC5_DW1	reg_define.h	8375;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC5_DW2	reg_define.h	8376;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC5_DW3	reg_define.h	8377;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC6_DW0	reg_define.h	8378;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC6_DW1	reg_define.h	8379;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC6_DW2	reg_define.h	8380;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC6_DW3	reg_define.h	8381;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC7_DW0	reg_define.h	8382;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC7_DW1	reg_define.h	8383;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC7_DW2	reg_define.h	8384;"	d
REG_PCIESS_CTRL_APP_VF47_MSIX_VEC7_DW3	reg_define.h	8385;"	d
REG_PCIESS_CTRL_APP_VF47_PBA_0_31	reg_define.h	8387;"	d
REG_PCIESS_CTRL_APP_VF47_PBA_32_63	reg_define.h	8386;"	d
REG_PCIESS_CTRL_APP_VF47_VEC0_MSI_NUM	reg_define.h	8397;"	d
REG_PCIESS_CTRL_APP_VF47_VEC1_MSI_NUM	reg_define.h	8398;"	d
REG_PCIESS_CTRL_APP_VF47_VEC2_MSI_NUM	reg_define.h	8399;"	d
REG_PCIESS_CTRL_APP_VF47_VEC3_MSI_NUM	reg_define.h	8400;"	d
REG_PCIESS_CTRL_APP_VF47_VEC4_MSI_NUM	reg_define.h	8401;"	d
REG_PCIESS_CTRL_APP_VF47_VEC5_MSI_NUM	reg_define.h	8402;"	d
REG_PCIESS_CTRL_APP_VF47_VEC6_MSI_NUM	reg_define.h	8403;"	d
REG_PCIESS_CTRL_APP_VF47_VEC7_MSI_NUM	reg_define.h	8404;"	d
REG_PCIESS_CTRL_APP_VF47_WAVE517_INT_MASK	reg_define.h	8392;"	d
REG_PCIESS_CTRL_APP_VF47_WAVE627_INT_MASK	reg_define.h	8393;"	d
REG_PCIESS_CTRL_APP_VF4_DMA_RCH_INT_MASK	reg_define.h	6155;"	d
REG_PCIESS_CTRL_APP_VF4_DMA_WCH_INT_MASK	reg_define.h	6154;"	d
REG_PCIESS_CTRL_APP_VF4_GPU_INT_MASK	reg_define.h	6153;"	d
REG_PCIESS_CTRL_APP_VF4_INT_MASK	reg_define.h	6158;"	d
REG_PCIESS_CTRL_APP_VF4_INT_NUM	reg_define.h	6160;"	d
REG_PCIESS_CTRL_APP_VF4_INT_STATUS	reg_define.h	6169;"	d
REG_PCIESS_CTRL_APP_VF4_MONITOR_INT_NUM	reg_define.h	6159;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC0_DW0	reg_define.h	6118;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC0_DW1	reg_define.h	6119;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC0_DW2	reg_define.h	6120;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC0_DW3	reg_define.h	6121;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC1_DW0	reg_define.h	6122;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC1_DW1	reg_define.h	6123;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC1_DW2	reg_define.h	6124;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC1_DW3	reg_define.h	6125;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC2_DW0	reg_define.h	6126;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC2_DW1	reg_define.h	6127;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC2_DW2	reg_define.h	6128;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC2_DW3	reg_define.h	6129;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC3_DW0	reg_define.h	6130;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC3_DW1	reg_define.h	6131;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC3_DW2	reg_define.h	6132;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC3_DW3	reg_define.h	6133;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC4_DW0	reg_define.h	6134;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC4_DW1	reg_define.h	6135;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC4_DW2	reg_define.h	6136;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC4_DW3	reg_define.h	6137;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC5_DW0	reg_define.h	6138;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC5_DW1	reg_define.h	6139;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC5_DW2	reg_define.h	6140;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC5_DW3	reg_define.h	6141;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC6_DW0	reg_define.h	6142;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC6_DW1	reg_define.h	6143;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC6_DW2	reg_define.h	6144;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC6_DW3	reg_define.h	6145;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC7_DW0	reg_define.h	6146;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC7_DW1	reg_define.h	6147;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC7_DW2	reg_define.h	6148;"	d
REG_PCIESS_CTRL_APP_VF4_MSIX_VEC7_DW3	reg_define.h	6149;"	d
REG_PCIESS_CTRL_APP_VF4_PBA_0_31	reg_define.h	6151;"	d
REG_PCIESS_CTRL_APP_VF4_PBA_32_63	reg_define.h	6150;"	d
REG_PCIESS_CTRL_APP_VF4_VEC0_MSI_NUM	reg_define.h	6161;"	d
REG_PCIESS_CTRL_APP_VF4_VEC1_MSI_NUM	reg_define.h	6162;"	d
REG_PCIESS_CTRL_APP_VF4_VEC2_MSI_NUM	reg_define.h	6163;"	d
REG_PCIESS_CTRL_APP_VF4_VEC3_MSI_NUM	reg_define.h	6164;"	d
REG_PCIESS_CTRL_APP_VF4_VEC4_MSI_NUM	reg_define.h	6165;"	d
REG_PCIESS_CTRL_APP_VF4_VEC5_MSI_NUM	reg_define.h	6166;"	d
REG_PCIESS_CTRL_APP_VF4_VEC6_MSI_NUM	reg_define.h	6167;"	d
REG_PCIESS_CTRL_APP_VF4_VEC7_MSI_NUM	reg_define.h	6168;"	d
REG_PCIESS_CTRL_APP_VF4_WAVE517_INT_MASK	reg_define.h	6156;"	d
REG_PCIESS_CTRL_APP_VF4_WAVE627_INT_MASK	reg_define.h	6157;"	d
REG_PCIESS_CTRL_APP_VF5	reg_define.h	6204;"	d
REG_PCIESS_CTRL_APP_VF5_DMA_RCH_INT_MASK	reg_define.h	6207;"	d
REG_PCIESS_CTRL_APP_VF5_DMA_WCH_INT_MASK	reg_define.h	6206;"	d
REG_PCIESS_CTRL_APP_VF5_GPU_INT_MASK	reg_define.h	6205;"	d
REG_PCIESS_CTRL_APP_VF5_INT_MASK	reg_define.h	6210;"	d
REG_PCIESS_CTRL_APP_VF5_INT_NUM	reg_define.h	6212;"	d
REG_PCIESS_CTRL_APP_VF5_INT_STATUS	reg_define.h	6221;"	d
REG_PCIESS_CTRL_APP_VF5_MONITOR_INT_NUM	reg_define.h	6211;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC0_DW0	reg_define.h	6170;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC0_DW1	reg_define.h	6171;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC0_DW2	reg_define.h	6172;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC0_DW3	reg_define.h	6173;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC1_DW0	reg_define.h	6174;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC1_DW1	reg_define.h	6175;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC1_DW2	reg_define.h	6176;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC1_DW3	reg_define.h	6177;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC2_DW0	reg_define.h	6178;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC2_DW1	reg_define.h	6179;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC2_DW2	reg_define.h	6180;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC2_DW3	reg_define.h	6181;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC3_DW0	reg_define.h	6182;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC3_DW1	reg_define.h	6183;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC3_DW2	reg_define.h	6184;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC3_DW3	reg_define.h	6185;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC4_DW0	reg_define.h	6186;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC4_DW1	reg_define.h	6187;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC4_DW2	reg_define.h	6188;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC4_DW3	reg_define.h	6189;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC5_DW0	reg_define.h	6190;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC5_DW1	reg_define.h	6191;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC5_DW2	reg_define.h	6192;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC5_DW3	reg_define.h	6193;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC6_DW0	reg_define.h	6194;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC6_DW1	reg_define.h	6195;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC6_DW2	reg_define.h	6196;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC6_DW3	reg_define.h	6197;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC7_DW0	reg_define.h	6198;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC7_DW1	reg_define.h	6199;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC7_DW2	reg_define.h	6200;"	d
REG_PCIESS_CTRL_APP_VF5_MSIX_VEC7_DW3	reg_define.h	6201;"	d
REG_PCIESS_CTRL_APP_VF5_PBA_0_31	reg_define.h	6203;"	d
REG_PCIESS_CTRL_APP_VF5_PBA_32_63	reg_define.h	6202;"	d
REG_PCIESS_CTRL_APP_VF5_VEC0_MSI_NUM	reg_define.h	6213;"	d
REG_PCIESS_CTRL_APP_VF5_VEC1_MSI_NUM	reg_define.h	6214;"	d
REG_PCIESS_CTRL_APP_VF5_VEC2_MSI_NUM	reg_define.h	6215;"	d
REG_PCIESS_CTRL_APP_VF5_VEC3_MSI_NUM	reg_define.h	6216;"	d
REG_PCIESS_CTRL_APP_VF5_VEC4_MSI_NUM	reg_define.h	6217;"	d
REG_PCIESS_CTRL_APP_VF5_VEC5_MSI_NUM	reg_define.h	6218;"	d
REG_PCIESS_CTRL_APP_VF5_VEC6_MSI_NUM	reg_define.h	6219;"	d
REG_PCIESS_CTRL_APP_VF5_VEC7_MSI_NUM	reg_define.h	6220;"	d
REG_PCIESS_CTRL_APP_VF5_WAVE517_INT_MASK	reg_define.h	6208;"	d
REG_PCIESS_CTRL_APP_VF5_WAVE627_INT_MASK	reg_define.h	6209;"	d
REG_PCIESS_CTRL_APP_VF6	reg_define.h	6256;"	d
REG_PCIESS_CTRL_APP_VF6_DMA_RCH_INT_MASK	reg_define.h	6259;"	d
REG_PCIESS_CTRL_APP_VF6_DMA_WCH_INT_MASK	reg_define.h	6258;"	d
REG_PCIESS_CTRL_APP_VF6_GPU_INT_MASK	reg_define.h	6257;"	d
REG_PCIESS_CTRL_APP_VF6_INT_MASK	reg_define.h	6262;"	d
REG_PCIESS_CTRL_APP_VF6_INT_NUM	reg_define.h	6264;"	d
REG_PCIESS_CTRL_APP_VF6_INT_STATUS	reg_define.h	6273;"	d
REG_PCIESS_CTRL_APP_VF6_MONITOR_INT_NUM	reg_define.h	6263;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC0_DW0	reg_define.h	6222;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC0_DW1	reg_define.h	6223;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC0_DW2	reg_define.h	6224;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC0_DW3	reg_define.h	6225;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC1_DW0	reg_define.h	6226;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC1_DW1	reg_define.h	6227;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC1_DW2	reg_define.h	6228;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC1_DW3	reg_define.h	6229;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC2_DW0	reg_define.h	6230;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC2_DW1	reg_define.h	6231;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC2_DW2	reg_define.h	6232;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC2_DW3	reg_define.h	6233;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC3_DW0	reg_define.h	6234;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC3_DW1	reg_define.h	6235;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC3_DW2	reg_define.h	6236;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC3_DW3	reg_define.h	6237;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC4_DW0	reg_define.h	6238;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC4_DW1	reg_define.h	6239;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC4_DW2	reg_define.h	6240;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC4_DW3	reg_define.h	6241;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC5_DW0	reg_define.h	6242;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC5_DW1	reg_define.h	6243;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC5_DW2	reg_define.h	6244;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC5_DW3	reg_define.h	6245;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC6_DW0	reg_define.h	6246;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC6_DW1	reg_define.h	6247;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC6_DW2	reg_define.h	6248;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC6_DW3	reg_define.h	6249;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC7_DW0	reg_define.h	6250;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC7_DW1	reg_define.h	6251;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC7_DW2	reg_define.h	6252;"	d
REG_PCIESS_CTRL_APP_VF6_MSIX_VEC7_DW3	reg_define.h	6253;"	d
REG_PCIESS_CTRL_APP_VF6_PBA_0_31	reg_define.h	6255;"	d
REG_PCIESS_CTRL_APP_VF6_PBA_32_63	reg_define.h	6254;"	d
REG_PCIESS_CTRL_APP_VF6_VEC0_MSI_NUM	reg_define.h	6265;"	d
REG_PCIESS_CTRL_APP_VF6_VEC1_MSI_NUM	reg_define.h	6266;"	d
REG_PCIESS_CTRL_APP_VF6_VEC2_MSI_NUM	reg_define.h	6267;"	d
REG_PCIESS_CTRL_APP_VF6_VEC3_MSI_NUM	reg_define.h	6268;"	d
REG_PCIESS_CTRL_APP_VF6_VEC4_MSI_NUM	reg_define.h	6269;"	d
REG_PCIESS_CTRL_APP_VF6_VEC5_MSI_NUM	reg_define.h	6270;"	d
REG_PCIESS_CTRL_APP_VF6_VEC6_MSI_NUM	reg_define.h	6271;"	d
REG_PCIESS_CTRL_APP_VF6_VEC7_MSI_NUM	reg_define.h	6272;"	d
REG_PCIESS_CTRL_APP_VF6_WAVE517_INT_MASK	reg_define.h	6260;"	d
REG_PCIESS_CTRL_APP_VF6_WAVE627_INT_MASK	reg_define.h	6261;"	d
REG_PCIESS_CTRL_APP_VF7	reg_define.h	6308;"	d
REG_PCIESS_CTRL_APP_VF7_DMA_RCH_INT_MASK	reg_define.h	6311;"	d
REG_PCIESS_CTRL_APP_VF7_DMA_WCH_INT_MASK	reg_define.h	6310;"	d
REG_PCIESS_CTRL_APP_VF7_GPU_INT_MASK	reg_define.h	6309;"	d
REG_PCIESS_CTRL_APP_VF7_INT_MASK	reg_define.h	6314;"	d
REG_PCIESS_CTRL_APP_VF7_INT_NUM	reg_define.h	6316;"	d
REG_PCIESS_CTRL_APP_VF7_INT_STATUS	reg_define.h	6325;"	d
REG_PCIESS_CTRL_APP_VF7_MONITOR_INT_NUM	reg_define.h	6315;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC0_DW0	reg_define.h	6274;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC0_DW1	reg_define.h	6275;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC0_DW2	reg_define.h	6276;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC0_DW3	reg_define.h	6277;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC1_DW0	reg_define.h	6278;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC1_DW1	reg_define.h	6279;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC1_DW2	reg_define.h	6280;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC1_DW3	reg_define.h	6281;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC2_DW0	reg_define.h	6282;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC2_DW1	reg_define.h	6283;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC2_DW2	reg_define.h	6284;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC2_DW3	reg_define.h	6285;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC3_DW0	reg_define.h	6286;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC3_DW1	reg_define.h	6287;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC3_DW2	reg_define.h	6288;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC3_DW3	reg_define.h	6289;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC4_DW0	reg_define.h	6290;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC4_DW1	reg_define.h	6291;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC4_DW2	reg_define.h	6292;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC4_DW3	reg_define.h	6293;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC5_DW0	reg_define.h	6294;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC5_DW1	reg_define.h	6295;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC5_DW2	reg_define.h	6296;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC5_DW3	reg_define.h	6297;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC6_DW0	reg_define.h	6298;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC6_DW1	reg_define.h	6299;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC6_DW2	reg_define.h	6300;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC6_DW3	reg_define.h	6301;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC7_DW0	reg_define.h	6302;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC7_DW1	reg_define.h	6303;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC7_DW2	reg_define.h	6304;"	d
REG_PCIESS_CTRL_APP_VF7_MSIX_VEC7_DW3	reg_define.h	6305;"	d
REG_PCIESS_CTRL_APP_VF7_PBA_0_31	reg_define.h	6307;"	d
REG_PCIESS_CTRL_APP_VF7_PBA_32_63	reg_define.h	6306;"	d
REG_PCIESS_CTRL_APP_VF7_VEC0_MSI_NUM	reg_define.h	6317;"	d
REG_PCIESS_CTRL_APP_VF7_VEC1_MSI_NUM	reg_define.h	6318;"	d
REG_PCIESS_CTRL_APP_VF7_VEC2_MSI_NUM	reg_define.h	6319;"	d
REG_PCIESS_CTRL_APP_VF7_VEC3_MSI_NUM	reg_define.h	6320;"	d
REG_PCIESS_CTRL_APP_VF7_VEC4_MSI_NUM	reg_define.h	6321;"	d
REG_PCIESS_CTRL_APP_VF7_VEC5_MSI_NUM	reg_define.h	6322;"	d
REG_PCIESS_CTRL_APP_VF7_VEC6_MSI_NUM	reg_define.h	6323;"	d
REG_PCIESS_CTRL_APP_VF7_VEC7_MSI_NUM	reg_define.h	6324;"	d
REG_PCIESS_CTRL_APP_VF7_WAVE517_INT_MASK	reg_define.h	6312;"	d
REG_PCIESS_CTRL_APP_VF7_WAVE627_INT_MASK	reg_define.h	6313;"	d
REG_PCIESS_CTRL_APP_VF8	reg_define.h	6360;"	d
REG_PCIESS_CTRL_APP_VF8_DMA_RCH_INT_MASK	reg_define.h	6363;"	d
REG_PCIESS_CTRL_APP_VF8_DMA_WCH_INT_MASK	reg_define.h	6362;"	d
REG_PCIESS_CTRL_APP_VF8_GPU_INT_MASK	reg_define.h	6361;"	d
REG_PCIESS_CTRL_APP_VF8_INT_MASK	reg_define.h	6366;"	d
REG_PCIESS_CTRL_APP_VF8_INT_NUM	reg_define.h	6368;"	d
REG_PCIESS_CTRL_APP_VF8_INT_STATUS	reg_define.h	6377;"	d
REG_PCIESS_CTRL_APP_VF8_MONITOR_INT_NUM	reg_define.h	6367;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC0_DW0	reg_define.h	6326;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC0_DW1	reg_define.h	6327;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC0_DW2	reg_define.h	6328;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC0_DW3	reg_define.h	6329;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC1_DW0	reg_define.h	6330;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC1_DW1	reg_define.h	6331;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC1_DW2	reg_define.h	6332;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC1_DW3	reg_define.h	6333;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC2_DW0	reg_define.h	6334;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC2_DW1	reg_define.h	6335;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC2_DW2	reg_define.h	6336;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC2_DW3	reg_define.h	6337;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC3_DW0	reg_define.h	6338;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC3_DW1	reg_define.h	6339;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC3_DW2	reg_define.h	6340;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC3_DW3	reg_define.h	6341;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC4_DW0	reg_define.h	6342;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC4_DW1	reg_define.h	6343;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC4_DW2	reg_define.h	6344;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC4_DW3	reg_define.h	6345;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC5_DW0	reg_define.h	6346;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC5_DW1	reg_define.h	6347;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC5_DW2	reg_define.h	6348;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC5_DW3	reg_define.h	6349;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC6_DW0	reg_define.h	6350;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC6_DW1	reg_define.h	6351;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC6_DW2	reg_define.h	6352;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC6_DW3	reg_define.h	6353;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC7_DW0	reg_define.h	6354;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC7_DW1	reg_define.h	6355;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC7_DW2	reg_define.h	6356;"	d
REG_PCIESS_CTRL_APP_VF8_MSIX_VEC7_DW3	reg_define.h	6357;"	d
REG_PCIESS_CTRL_APP_VF8_PBA_0_31	reg_define.h	6359;"	d
REG_PCIESS_CTRL_APP_VF8_PBA_32_63	reg_define.h	6358;"	d
REG_PCIESS_CTRL_APP_VF8_VEC0_MSI_NUM	reg_define.h	6369;"	d
REG_PCIESS_CTRL_APP_VF8_VEC1_MSI_NUM	reg_define.h	6370;"	d
REG_PCIESS_CTRL_APP_VF8_VEC2_MSI_NUM	reg_define.h	6371;"	d
REG_PCIESS_CTRL_APP_VF8_VEC3_MSI_NUM	reg_define.h	6372;"	d
REG_PCIESS_CTRL_APP_VF8_VEC4_MSI_NUM	reg_define.h	6373;"	d
REG_PCIESS_CTRL_APP_VF8_VEC5_MSI_NUM	reg_define.h	6374;"	d
REG_PCIESS_CTRL_APP_VF8_VEC6_MSI_NUM	reg_define.h	6375;"	d
REG_PCIESS_CTRL_APP_VF8_VEC7_MSI_NUM	reg_define.h	6376;"	d
REG_PCIESS_CTRL_APP_VF8_WAVE517_INT_MASK	reg_define.h	6364;"	d
REG_PCIESS_CTRL_APP_VF8_WAVE627_INT_MASK	reg_define.h	6365;"	d
REG_PCIESS_CTRL_APP_VF9	reg_define.h	6412;"	d
REG_PCIESS_CTRL_APP_VF9_DMA_RCH_INT_MASK	reg_define.h	6415;"	d
REG_PCIESS_CTRL_APP_VF9_DMA_WCH_INT_MASK	reg_define.h	6414;"	d
REG_PCIESS_CTRL_APP_VF9_GPU_INT_MASK	reg_define.h	6413;"	d
REG_PCIESS_CTRL_APP_VF9_INT_MASK	reg_define.h	6418;"	d
REG_PCIESS_CTRL_APP_VF9_INT_NUM	reg_define.h	6420;"	d
REG_PCIESS_CTRL_APP_VF9_INT_STATUS	reg_define.h	6429;"	d
REG_PCIESS_CTRL_APP_VF9_MONITOR_INT_NUM	reg_define.h	6419;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC0_DW0	reg_define.h	6378;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC0_DW1	reg_define.h	6379;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC0_DW2	reg_define.h	6380;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC0_DW3	reg_define.h	6381;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC1_DW0	reg_define.h	6382;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC1_DW1	reg_define.h	6383;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC1_DW2	reg_define.h	6384;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC1_DW3	reg_define.h	6385;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC2_DW0	reg_define.h	6386;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC2_DW1	reg_define.h	6387;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC2_DW2	reg_define.h	6388;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC2_DW3	reg_define.h	6389;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC3_DW0	reg_define.h	6390;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC3_DW1	reg_define.h	6391;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC3_DW2	reg_define.h	6392;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC3_DW3	reg_define.h	6393;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC4_DW0	reg_define.h	6394;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC4_DW1	reg_define.h	6395;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC4_DW2	reg_define.h	6396;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC4_DW3	reg_define.h	6397;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC5_DW0	reg_define.h	6398;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC5_DW1	reg_define.h	6399;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC5_DW2	reg_define.h	6400;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC5_DW3	reg_define.h	6401;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC6_DW0	reg_define.h	6402;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC6_DW1	reg_define.h	6403;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC6_DW2	reg_define.h	6404;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC6_DW3	reg_define.h	6405;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC7_DW0	reg_define.h	6406;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC7_DW1	reg_define.h	6407;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC7_DW2	reg_define.h	6408;"	d
REG_PCIESS_CTRL_APP_VF9_MSIX_VEC7_DW3	reg_define.h	6409;"	d
REG_PCIESS_CTRL_APP_VF9_PBA_0_31	reg_define.h	6411;"	d
REG_PCIESS_CTRL_APP_VF9_PBA_32_63	reg_define.h	6410;"	d
REG_PCIESS_CTRL_APP_VF9_VEC0_MSI_NUM	reg_define.h	6421;"	d
REG_PCIESS_CTRL_APP_VF9_VEC1_MSI_NUM	reg_define.h	6422;"	d
REG_PCIESS_CTRL_APP_VF9_VEC2_MSI_NUM	reg_define.h	6423;"	d
REG_PCIESS_CTRL_APP_VF9_VEC3_MSI_NUM	reg_define.h	6424;"	d
REG_PCIESS_CTRL_APP_VF9_VEC4_MSI_NUM	reg_define.h	6425;"	d
REG_PCIESS_CTRL_APP_VF9_VEC5_MSI_NUM	reg_define.h	6426;"	d
REG_PCIESS_CTRL_APP_VF9_VEC6_MSI_NUM	reg_define.h	6427;"	d
REG_PCIESS_CTRL_APP_VF9_VEC7_MSI_NUM	reg_define.h	6428;"	d
REG_PCIESS_CTRL_APP_VF9_WAVE517_INT_MASK	reg_define.h	6416;"	d
REG_PCIESS_CTRL_APP_VF9_WAVE627_INT_MASK	reg_define.h	6417;"	d
REG_PCIESS_CTRL_APP_VF_DONE0	reg_define.h	5844;"	d
REG_PCIESS_CTRL_APP_VF_DONE1	reg_define.h	5845;"	d
REG_PCIESS_CTRL_APP_VF_DONE2	reg_define.h	5846;"	d
REG_PCIESS_CTRL_APP_VF_DONE3	reg_define.h	5847;"	d
REG_PCIESS_CTRL_APP_VF_DONE4	reg_define.h	5848;"	d
REG_PCIESS_CTRL_APP_VF_DONE5	reg_define.h	5849;"	d
REG_PCIESS_CTRL_APP_VF_GPU_INT_SET_H	module_reg.h	248;"	d
REG_PCIESS_CTRL_APP_VF_GPU_INT_SET_L	module_reg.h	249;"	d
REG_PCIESS_CTRL_APP_VF_REQ_RETRY_EN_0_31	reg_define.h	5631;"	d
REG_PCIESS_CTRL_APP_VF_REQ_RETRY_EN_32_47	reg_define.h	5632;"	d
REG_PCIESS_CTRL_APP_XFER_PENDING	reg_define.h	5695;"	d
REG_PCIESS_CTRL_PF0_BAR0_OFFSET	reg_define.h	5813;"	d
REG_PCIESS_CTRL_PF1_BAR0_OFFSET	reg_define.h	5814;"	d
REG_PCIESS_GPUADDR	reg_define.h	8430;"	d
REG_PCIE_AMT_ADDR_LINK_ENABLE	reg_define.h	1105;"	d
REG_PCIE_AMT_ADDR_MODE_CTRL	reg_define.h	1104;"	d
REG_PCIE_AMT_AR_CACHE	reg_define.h	1108;"	d
REG_PCIE_AMT_AW_CACHE	reg_define.h	1107;"	d
REG_PCIE_AMT_ROUTING_TABLE_SYNC	reg_define.h	1106;"	d
REG_PCIE_IP_CDM	module_reg.h	55;"	d
REG_PCIE_IP_CDM_DBI0	module_reg.h	63;"	d
REG_PCIE_IP_CDM_DBI2	module_reg.h	64;"	d
REG_PCIE_IP_CDM_PF_DBI0	module_reg.h	61;"	d
REG_PCIE_IP_CDM_PF_DBI2	module_reg.h	62;"	d
REG_PCIE_IP_DMA	module_reg.h	58;"	d
REG_PCIE_IP_IATU	module_reg.h	56;"	d
REG_PCIE_IP_MSIX_PBA	module_reg.h	60;"	d
REG_PCIE_IP_MSIX_TABLE	module_reg.h	59;"	d
REG_PCIE_PF_CTRL_APP_BASE	reg_define.h	8756;"	d
REG_PCIE_PF_CTRL_APP_BASE_ERR_BUS	reg_define.h	8757;"	d
REG_PCIE_PF_CTRL_APP_BASE_ERR_FUNC	reg_define.h	8758;"	d
REG_PCIE_PF_CTRL_APP_BASE_ERR_VF_ACTIVE	reg_define.h	8759;"	d
REG_PCIE_PF_CTRL_APP_BASE_HDR_VALID	reg_define.h	8760;"	d
REG_PCIE_PF_CTRL_APP_PF0_MSI_NUM	reg_define.h	8762;"	d
REG_PCIE_PF_CTRL_APP_PF0_MSI_NUM_CLEAR	reg_define.h	8761;"	d
REG_PCIE_PF_CTRL_APP_PF0_OFFSET	reg_define.h	8767;"	d
REG_PCIE_PF_CTRL_APP_PF0_PBA	reg_define.h	8765;"	d
REG_PCIE_PF_CTRL_APP_PF1_MSI_NUM	reg_define.h	8764;"	d
REG_PCIE_PF_CTRL_APP_PF1_MSI_NUM_CLEAR	reg_define.h	8763;"	d
REG_PCIE_PF_CTRL_APP_PF1_OFFSET	reg_define.h	8768;"	d
REG_PCIE_PF_CTRL_APP_PF1_PBA	reg_define.h	8766;"	d
REG_PCIE_PF_INT_MUX_BASE	reg_define.h	8770;"	d
REG_PCIE_PF_INT_MUX_ENABLE	reg_define.h	8778;"	d
REG_PCIE_PF_INT_MUX_SRC_MASK	reg_define.h	8773;"	d
REG_PCIE_PF_INT_MUX_SRC_PEND	reg_define.h	8774;"	d
REG_PCIE_PF_INT_MUX_SRC_PRIORITY	reg_define.h	8772;"	d
REG_PCIE_PF_INT_MUX_SRC_SOFT	reg_define.h	8771;"	d
REG_PCIE_PF_INT_MUX_TARGET_CLAIM	reg_define.h	8779;"	d
REG_PCIE_PF_INT_MUX_TARGET_MASK	reg_define.h	8777;"	d
REG_PCIE_PF_INT_MUX_TARGET_PRIORITY	reg_define.h	8776;"	d
REG_PCIE_PF_INT_MUX_TARGET_SOFT	reg_define.h	8775;"	d
REG_PCIE_SRIOV	module_reg.h	68;"	d
REG_PCIE_SRIOV_BASE	module_reg.h	67;"	d
REG_PCIE_SS_CTRL_APP_PERI_BASE	reg_define.h	8407;"	d
REG_PCIE_SS_CTRL_APP_PERI_PERF_CNT0_HIG	reg_define.h	8420;"	d
REG_PCIE_SS_CTRL_APP_PERI_PERF_CNT0_LOW	reg_define.h	8419;"	d
REG_PCIE_SS_CTRL_APP_PERI_PERF_CNT1_HIG	reg_define.h	8422;"	d
REG_PCIE_SS_CTRL_APP_PERI_PERF_CNT1_LOW	reg_define.h	8421;"	d
REG_PCIE_SS_CTRL_APP_PERI_PERF_CTRL	reg_define.h	8418;"	d
REG_PCIE_SS_CTRL_APP_PERI_PERF_START	reg_define.h	8417;"	d
REG_PCIE_SS_CTRL_APP_PERI_T0_EIP	reg_define.h	8408;"	d
REG_PCIE_SS_CTRL_APP_PERI_T1_EIP	reg_define.h	8409;"	d
REG_PCIE_SS_CTRL_APP_PERI_T2_EIP	reg_define.h	8410;"	d
REG_PCIE_SS_CTRL_APP_PERI_T3_EIP	reg_define.h	8411;"	d
REG_PCIE_SS_CTRL_APP_PERI_T4_EIP	reg_define.h	8412;"	d
REG_PCIE_SS_CTRL_APP_PERI_T5_EIP	reg_define.h	8413;"	d
REG_PCIE_SS_CTRL_APP_PERI_T6_EIP	reg_define.h	8414;"	d
REG_PCIE_SS_CTRL_APP_PERI_T7_EIP	reg_define.h	8415;"	d
REG_PCIE_SS_CTRL_APP_PERI_T8_EIP	reg_define.h	8416;"	d
REG_PCIE_TZC_ACTION	reg_define.h	1075;"	d
REG_PCIE_TZC_INT_CLEAR	reg_define.h	1079;"	d
REG_PCIE_TZC_INT_STATUS	reg_define.h	1078;"	d
REG_PCIE_TZC_KEEPER	reg_define.h	1076;"	d
REG_PCIE_TZC_REGION_ATTRIBUTES	reg_define.h	1093;"	d
REG_PCIE_TZC_REGION_ATTRIBUTES_0	reg_define.h	1082;"	d
REG_PCIE_TZC_REGION_BASE_HIGH	reg_define.h	1090;"	d
REG_PCIE_TZC_REGION_BASE_LOW	reg_define.h	1089;"	d
REG_PCIE_TZC_REGION_RD_LOW_ID_ACCESS	reg_define.h	1097;"	d
REG_PCIE_TZC_REGION_RD_LOW_ID_ACCESS_0	reg_define.h	1086;"	d
REG_PCIE_TZC_REGION_RD_TOP_ID_ACCESS	reg_define.h	1098;"	d
REG_PCIE_TZC_REGION_RD_TOP_ID_ACCESS_0	reg_define.h	1087;"	d
REG_PCIE_TZC_REGION_TOP_HIGH	reg_define.h	1092;"	d
REG_PCIE_TZC_REGION_TOP_HIGH_0	reg_define.h	1081;"	d
REG_PCIE_TZC_REGION_TOP_LOW	reg_define.h	1091;"	d
REG_PCIE_TZC_REGION_TOP_LOW_0	reg_define.h	1080;"	d
REG_PCIE_TZC_REGION_WR_LOW_ID_ACCESS	reg_define.h	1095;"	d
REG_PCIE_TZC_REGION_WR_LOW_ID_ACCESS_0	reg_define.h	1084;"	d
REG_PCIE_TZC_REGION_WR_TOP_ID_ACCESS	reg_define.h	1096;"	d
REG_PCIE_TZC_REGION_WR_TOP_ID_ACCESS_0	reg_define.h	1085;"	d
REG_PCIE_TZC_SPEC_CTRL	reg_define.h	1077;"	d
REG_PIX0_CNT	reg_define.h	3566;"	d
REG_PIX1_CNT	reg_define.h	3567;"	d
REG_PIX2_CNT	reg_define.h	3568;"	d
REG_PIX3_CNT	reg_define.h	3569;"	d
REG_PLANE_ALPHA	reg_define.h	2823;"	d
REG_PVRIC_AXI_ARID	reg_define.h	2979;"	d
REG_PVRIC_COMPRESS_EN	reg_define.h	2969;"	d
REG_PVRIC_FBDC_CDC_FBC_FBDC_INVAL_OVERRIDE	reg_define.h	2939;"	d
REG_PVRIC_FBDC_CR_CH0123_VAL0	reg_define.h	2944;"	d
REG_PVRIC_FBDC_CR_CH0123_VAL1	reg_define.h	2945;"	d
REG_PVRIC_FBDC_CR_CORE_ID_B	reg_define.h	2950;"	d
REG_PVRIC_FBDC_CR_CORE_ID_C	reg_define.h	2953;"	d
REG_PVRIC_FBDC_CR_CORE_ID_N	reg_define.h	2952;"	d
REG_PVRIC_FBDC_CR_CORE_ID_P	reg_define.h	2949;"	d
REG_PVRIC_FBDC_CR_CORE_ID_V	reg_define.h	2951;"	d
REG_PVRIC_FBDC_CR_CORE_IP_CHANGELIST	reg_define.h	2954;"	d
REG_PVRIC_FBDC_CR_FILTER_CLEAR	reg_define.h	2948;"	d
REG_PVRIC_FBDC_CR_FILTER_ENABLE	reg_define.h	2946;"	d
REG_PVRIC_FBDC_CR_FILTER_STATUS	reg_define.h	2947;"	d
REG_PVRIC_FBDC_CR_UV_VAL0	reg_define.h	2941;"	d
REG_PVRIC_FBDC_CR_UV_VAL1	reg_define.h	2943;"	d
REG_PVRIC_FBDC_CR_Y_VAL0	reg_define.h	2940;"	d
REG_PVRIC_FBDC_CR_Y_VAL1	reg_define.h	2942;"	d
REG_PVRIC_FBDC_ICTRL_FBDC_INVALIDATE_CONTEXT_I	reg_define.h	2937;"	d
REG_PVRIC_FBDC_ICTRL_FBDC_INVALIDATE_CONTEXT_O	reg_define.h	2938;"	d
REG_PVRIC_FBDC_ICTRL_FBDC_INVALIDATE_PENDING_I	reg_define.h	2933;"	d
REG_PVRIC_FBDC_ICTRL_FBDC_INVALIDATE_PENDING_O	reg_define.h	2934;"	d
REG_PVRIC_FBDC_ICTRL_FBDC_INVALIDATE_REQUESTER_I	reg_define.h	2935;"	d
REG_PVRIC_FBDC_ICTRL_FBDC_INVALIDATE_REQUESTER_O	reg_define.h	2936;"	d
REG_PVRIC_FBDC_ICTRL_NOTIFY	reg_define.h	2932;"	d
REG_PVRIC_IMG_BYTE_HSIZE	reg_define.h	2973;"	d
REG_PVRIC_IMG_BYTE_WSIZE	reg_define.h	2972;"	d
REG_PVRIC_IMG_PIX_HSIZE	reg_define.h	2971;"	d
REG_PVRIC_IMG_PIX_WSIZE	reg_define.h	2970;"	d
REG_PVRIC_PLANE_BYTE_END_ADDR_H	reg_define.h	2977;"	d
REG_PVRIC_PLANE_BYTE_END_ADDR_L	reg_define.h	2978;"	d
REG_PVRIC_PLANE_BYTE_START_ADDR_H	reg_define.h	2975;"	d
REG_PVRIC_PLANE_BYTE_START_ADDR_L	reg_define.h	2976;"	d
REG_PVRIC_PLANE_BYTE_STRIDE	reg_define.h	2974;"	d
REG_PVRIC_TILE_NUM_H	reg_define.h	2967;"	d
REG_PVRIC_TILE_NUM_W	reg_define.h	2968;"	d
REG_PVRIC_TILE_REQ_CLEAR_COLOUR_H	reg_define.h	2965;"	d
REG_PVRIC_TILE_REQ_CLEAR_COLOUR_L	reg_define.h	2966;"	d
REG_PVRIC_TILE_REQ_CONTEXT	reg_define.h	2957;"	d
REG_PVRIC_TILE_REQ_FMT	reg_define.h	2960;"	d
REG_PVRIC_TILE_REQ_LOSSY	reg_define.h	2955;"	d
REG_PVRIC_TILE_REQ_MEML	reg_define.h	2959;"	d
REG_PVRIC_TILE_REQ_SB_TAG	reg_define.h	2963;"	d
REG_PVRIC_TILE_REQ_SWIZZLE	reg_define.h	2956;"	d
REG_PVRIC_TILE_REQ_TAG	reg_define.h	2962;"	d
REG_PVRIC_TILE_REQ_TILE_TYPE	reg_define.h	2958;"	d
REG_PVRIC_TILE_REQ_V4_COMPAT	reg_define.h	2964;"	d
REG_PVRIC_TILE_REQ_YUV_PLANE	reg_define.h	2961;"	d
REG_RAWAONLANE0_DIG_FAST_FLAGS_3	reg_define.h	3483;"	d
REG_RAWMEM_DIG_RAM_CMN31_B7_R31	reg_define.h	3484;"	d
REG_RGX_CR_HOST_IRQ	module_reg.h	44;"	d
REG_RGX_CR_IRQ_OS_EVENT_CLEAR	module_reg.h	43;"	d
REG_RGX_CR_IRQ_OS_EVENT_STATUS	module_reg.h	42;"	d
REG_RGX_CR_SYS_BUS_SECURE	module_reg.h	45;"	d
REG_SMBUS_ADDR	reg_define.h	2612;"	d
REG_SMBUS_CFG	reg_define.h	2609;"	d
REG_SMBUS_CMD	reg_define.h	2615;"	d
REG_SMBUS_CTRL	reg_define.h	2614;"	d
REG_SMBUS_DATA	reg_define.h	2613;"	d
REG_SMBUS_IDREV	reg_define.h	2608;"	d
REG_SMBUS_INTEN	reg_define.h	2610;"	d
REG_SMBUS_SETUP	reg_define.h	2616;"	d
REG_SMBUS_STATUS	reg_define.h	2611;"	d
REG_SMBUS_TMP	reg_define.h	2617;"	d
REG_SM_AMT_ADDR_LINK_ENABLE	reg_define.h	944;"	d
REG_SM_AMT_ADDR_MODE_CTRL	reg_define.h	943;"	d
REG_SM_AMT_AR_CACHE	reg_define.h	947;"	d
REG_SM_AMT_AW_CACHE	reg_define.h	946;"	d
REG_SM_AMT_ROUTING_TABLE_SYNC	reg_define.h	945;"	d
REG_SM_PMU_GPIOREQ	reg_define.h	8453;"	d
REG_SM_PMU_GPR0	reg_define.h	8456;"	d
REG_SM_PMU_GPR1	reg_define.h	8457;"	d
REG_SM_PMU_GPR10	reg_define.h	8466;"	d
REG_SM_PMU_GPR11	reg_define.h	8467;"	d
REG_SM_PMU_GPR12	reg_define.h	8468;"	d
REG_SM_PMU_GPR13	reg_define.h	8469;"	d
REG_SM_PMU_GPR14	reg_define.h	8470;"	d
REG_SM_PMU_GPR15	reg_define.h	8471;"	d
REG_SM_PMU_GPR2	reg_define.h	8458;"	d
REG_SM_PMU_GPR3	reg_define.h	8459;"	d
REG_SM_PMU_GPR4	reg_define.h	8460;"	d
REG_SM_PMU_GPR5	reg_define.h	8461;"	d
REG_SM_PMU_GPR6	reg_define.h	8462;"	d
REG_SM_PMU_GPR7	reg_define.h	8463;"	d
REG_SM_PMU_GPR8	reg_define.h	8464;"	d
REG_SM_PMU_GPR9	reg_define.h	8465;"	d
REG_SM_PMU_IDLE0	reg_define.h	8493;"	d
REG_SM_PMU_IDLE1	reg_define.h	8494;"	d
REG_SM_PMU_IDLE2	reg_define.h	8495;"	d
REG_SM_PMU_IDLE3	reg_define.h	8496;"	d
REG_SM_PMU_IDLE4	reg_define.h	8497;"	d
REG_SM_PMU_IDLE5	reg_define.h	8498;"	d
REG_SM_PMU_IDLE6	reg_define.h	8499;"	d
REG_SM_PMU_IDLE7	reg_define.h	8500;"	d
REG_SM_PMU_IDLE8	reg_define.h	8501;"	d
REG_SM_PMU_IDLEACK0	reg_define.h	8502;"	d
REG_SM_PMU_IDLEACK1	reg_define.h	8503;"	d
REG_SM_PMU_IDLEACK2	reg_define.h	8504;"	d
REG_SM_PMU_IDLEACK3	reg_define.h	8505;"	d
REG_SM_PMU_IDLEACK4	reg_define.h	8506;"	d
REG_SM_PMU_IDLEACK5	reg_define.h	8507;"	d
REG_SM_PMU_IDLEACK6	reg_define.h	8508;"	d
REG_SM_PMU_IDLEACK7	reg_define.h	8509;"	d
REG_SM_PMU_IDLEACK8	reg_define.h	8510;"	d
REG_SM_PMU_IDLECTRL	reg_define.h	8482;"	d
REG_SM_PMU_IDLEDONE	reg_define.h	8472;"	d
REG_SM_PMU_IDLESEL0	reg_define.h	8473;"	d
REG_SM_PMU_IDLESEL1	reg_define.h	8474;"	d
REG_SM_PMU_IDLESEL2	reg_define.h	8475;"	d
REG_SM_PMU_IDLESEL3	reg_define.h	8476;"	d
REG_SM_PMU_IDLESEL4	reg_define.h	8477;"	d
REG_SM_PMU_IDLESEL5	reg_define.h	8478;"	d
REG_SM_PMU_IDLESEL6	reg_define.h	8479;"	d
REG_SM_PMU_IDLESEL7	reg_define.h	8480;"	d
REG_SM_PMU_IDLESEL8	reg_define.h	8481;"	d
REG_SM_PMU_IDLESTAT0	reg_define.h	8483;"	d
REG_SM_PMU_IDLESTAT1	reg_define.h	8484;"	d
REG_SM_PMU_IDLESTAT2	reg_define.h	8485;"	d
REG_SM_PMU_IDLESTAT3	reg_define.h	8486;"	d
REG_SM_PMU_IDLESTAT4	reg_define.h	8487;"	d
REG_SM_PMU_IDLESTAT5	reg_define.h	8488;"	d
REG_SM_PMU_IDLESTAT6	reg_define.h	8489;"	d
REG_SM_PMU_IDLESTAT7	reg_define.h	8490;"	d
REG_SM_PMU_IDLESTAT8	reg_define.h	8491;"	d
REG_SM_PMU_INTGENA	reg_define.h	8442;"	d
REG_SM_PMU_INTGENA	reg_define.h	8454;"	d
REG_SM_PMU_INTGMASK	reg_define.h	8452;"	d
REG_SM_PMU_INTGRESP	reg_define.h	8455;"	d
REG_SM_PMU_INTGSRC0	reg_define.h	8443;"	d
REG_SM_PMU_INTGSRC1	reg_define.h	8444;"	d
REG_SM_PMU_INTGSRC2	reg_define.h	8445;"	d
REG_SM_PMU_INTGSRC3	reg_define.h	8446;"	d
REG_SM_PMU_INTGSRC4	reg_define.h	8447;"	d
REG_SM_PMU_INTGSRC5	reg_define.h	8448;"	d
REG_SM_PMU_INTGSRC6	reg_define.h	8449;"	d
REG_SM_PMU_INTGSRC7	reg_define.h	8450;"	d
REG_SM_PMU_INTGSTAT	reg_define.h	8451;"	d
REG_SM_PMU_ISOENA	reg_define.h	8441;"	d
REG_SM_PMU_SYSSTAT	reg_define.h	8492;"	d
REG_SM_PMU_TMRCNT	reg_define.h	8514;"	d
REG_SM_PMU_TMRCTRL	reg_define.h	8511;"	d
REG_SM_PMU_TMRPRD	reg_define.h	8512;"	d
REG_SM_PMU_TMRSTAT	reg_define.h	8513;"	d
REG_SM_TIMER_TMR0DH	reg_define.h	2592;"	d
REG_SM_TIMER_TMR0DL	reg_define.h	2591;"	d
REG_SM_TIMER_TMR0TGTH	reg_define.h	2590;"	d
REG_SM_TIMER_TMR0TGTL	reg_define.h	2589;"	d
REG_SM_TIMER_TMR1D	reg_define.h	2594;"	d
REG_SM_TIMER_TMR1TGT	reg_define.h	2593;"	d
REG_SM_TIMER_TMREN	reg_define.h	2585;"	d
REG_SM_TIMER_TMRMODE	reg_define.h	2588;"	d
REG_SM_TIMER_TMRSTART	reg_define.h	2586;"	d
REG_SM_TIMER_TMRSTOP	reg_define.h	2587;"	d
REG_SM_TIMER_TMR_INTMASK	reg_define.h	2601;"	d
REG_SM_TIMER_TMR_SETMASK	reg_define.h	2602;"	d
REG_SM_TIMER_TMR_SRCPND	reg_define.h	2600;"	d
REG_SM_TIMER_TMR_UNMASK	reg_define.h	2603;"	d
REG_SM_TIMER_WD1D	reg_define.h	2597;"	d
REG_SM_TIMER_WD2D	reg_define.h	2598;"	d
REG_SM_TIMER_WDCLR	reg_define.h	2599;"	d
REG_SM_TIMER_WDTGT	reg_define.h	2595;"	d
REG_SM_TIMER_WDWAIT	reg_define.h	2596;"	d
REG_SM_TS_CIDR3	reg_define.h	1358;"	d
REG_SM_TS_CNTCR	reg_define.h	1353;"	d
REG_SM_TS_CNTCVH	reg_define.h	1356;"	d
REG_SM_TS_CNTCVL	reg_define.h	1355;"	d
REG_SM_TS_CNTFID0	reg_define.h	1357;"	d
REG_SM_TS_CNTSR	reg_define.h	1354;"	d
REG_SM_TZC_ACTION	reg_define.h	914;"	d
REG_SM_TZC_INT_CLEAR	reg_define.h	918;"	d
REG_SM_TZC_INT_STATUS	reg_define.h	917;"	d
REG_SM_TZC_KEEPER	reg_define.h	915;"	d
REG_SM_TZC_REGION_ATTRIBUTES	reg_define.h	932;"	d
REG_SM_TZC_REGION_ATTRIBUTES_0	reg_define.h	921;"	d
REG_SM_TZC_REGION_BASE_HIGH	reg_define.h	929;"	d
REG_SM_TZC_REGION_BASE_LOW	reg_define.h	928;"	d
REG_SM_TZC_REGION_RD_LOW_ID_ACCESS	reg_define.h	936;"	d
REG_SM_TZC_REGION_RD_LOW_ID_ACCESS_0	reg_define.h	925;"	d
REG_SM_TZC_REGION_RD_TOP_ID_ACCESS	reg_define.h	937;"	d
REG_SM_TZC_REGION_RD_TOP_ID_ACCESS_0	reg_define.h	926;"	d
REG_SM_TZC_REGION_TOP_HIGH	reg_define.h	931;"	d
REG_SM_TZC_REGION_TOP_HIGH_0	reg_define.h	920;"	d
REG_SM_TZC_REGION_TOP_LOW	reg_define.h	930;"	d
REG_SM_TZC_REGION_TOP_LOW_0	reg_define.h	919;"	d
REG_SM_TZC_REGION_WR_LOW_ID_ACCESS	reg_define.h	934;"	d
REG_SM_TZC_REGION_WR_LOW_ID_ACCESS_0	reg_define.h	923;"	d
REG_SM_TZC_REGION_WR_TOP_ID_ACCESS	reg_define.h	935;"	d
REG_SM_TZC_REGION_WR_TOP_ID_ACCESS_0	reg_define.h	924;"	d
REG_SM_TZC_SPEC_CTRL	reg_define.h	916;"	d
REG_SOC_FE_CRG_REG_FEPLL_CAL_CTRL	reg_define.h	601;"	d
REG_SOC_FE_CRG_REG_FEPLL_CAL_STS	reg_define.h	602;"	d
REG_SOC_FE_CRG_REG_FEPLL_DIV	reg_define.h	594;"	d
REG_SOC_FE_CRG_REG_FEPLL_FRAC	reg_define.h	597;"	d
REG_SOC_FE_CRG_REG_FEPLL_GLBCTRL	reg_define.h	598;"	d
REG_SOC_FE_CRG_REG_FEPLL_POSTDIV01	reg_define.h	595;"	d
REG_SOC_FE_CRG_REG_FEPLL_POSTDIV2345	reg_define.h	596;"	d
REG_SOC_FE_CRG_REG_FEPLL_RSVCTRL	reg_define.h	600;"	d
REG_SOC_FE_CRG_REG_FEPLL_STS	reg_define.h	599;"	d
REG_SOC_FE_CRG_REG_FE_CACHE	reg_define.h	615;"	d
REG_SOC_FE_CRG_REG_FE_CGEN	reg_define.h	612;"	d
REG_SOC_FE_CRG_REG_FE_RSV	reg_define.h	618;"	d
REG_SOC_FE_CRG_REG_FE_SWRST	reg_define.h	613;"	d
REG_SOC_FE_CRG_REG_FE_SWRST2	reg_define.h	614;"	d
REG_SOC_FE_CRG_REG_NOCPLL_CAL_CTRL	reg_define.h	610;"	d
REG_SOC_FE_CRG_REG_NOCPLL_CAL_STS	reg_define.h	611;"	d
REG_SOC_FE_CRG_REG_NOCPLL_DIV	reg_define.h	603;"	d
REG_SOC_FE_CRG_REG_NOCPLL_FRAC	reg_define.h	606;"	d
REG_SOC_FE_CRG_REG_NOCPLL_GLBCTRL	reg_define.h	607;"	d
REG_SOC_FE_CRG_REG_NOCPLL_POSTDIV01	reg_define.h	604;"	d
REG_SOC_FE_CRG_REG_NOCPLL_POSTDIV2345	reg_define.h	605;"	d
REG_SOC_FE_CRG_REG_NOCPLL_RSVCTRL	reg_define.h	609;"	d
REG_SOC_FE_CRG_REG_NOCPLL_STS	reg_define.h	608;"	d
REG_SOC_FE_CRG_REG_NOC_CGEN	reg_define.h	616;"	d
REG_SOC_FE_CRG_REG_NOC_SWRST	reg_define.h	617;"	d
REG_SOC_SM_CRG_REG_PCIE_LINK_CNT	reg_define.h	575;"	d
REG_SOC_SM_CRG_REG_PCIE_LINK_DOWN	reg_define.h	574;"	d
REG_SOC_SM_CRG_REG_PLL_NEG_INT_CLR	reg_define.h	583;"	d
REG_SOC_SM_CRG_REG_PLL_NEG_INT_MSK	reg_define.h	579;"	d
REG_SOC_SM_CRG_REG_PLL_NEG_INT_STS	reg_define.h	581;"	d
REG_SOC_SM_CRG_REG_PLL_POS_INT_CLR	reg_define.h	582;"	d
REG_SOC_SM_CRG_REG_PLL_POS_INT_MSK	reg_define.h	578;"	d
REG_SOC_SM_CRG_REG_PLL_POS_INT_STS	reg_define.h	580;"	d
REG_SOC_SM_CRG_REG_SMPLL_AXI_CGEN	reg_define.h	568;"	d
REG_SOC_SM_CRG_REG_SMPLL_AXI_RST	reg_define.h	571;"	d
REG_SOC_SM_CRG_REG_SMPLL_CAL_CTRL	reg_define.h	564;"	d
REG_SOC_SM_CRG_REG_SMPLL_CAL_STS	reg_define.h	565;"	d
REG_SOC_SM_CRG_REG_SMPLL_DIV	reg_define.h	557;"	d
REG_SOC_SM_CRG_REG_SMPLL_FRAC	reg_define.h	560;"	d
REG_SOC_SM_CRG_REG_SMPLL_FUNC_CGEN	reg_define.h	569;"	d
REG_SOC_SM_CRG_REG_SMPLL_FUNC_RST	reg_define.h	572;"	d
REG_SOC_SM_CRG_REG_SMPLL_GLBCTRL	reg_define.h	561;"	d
REG_SOC_SM_CRG_REG_SMPLL_PDIV	reg_define.h	567;"	d
REG_SOC_SM_CRG_REG_SMPLL_PERI_CGEN	reg_define.h	570;"	d
REG_SOC_SM_CRG_REG_SMPLL_PERI_RST	reg_define.h	573;"	d
REG_SOC_SM_CRG_REG_SMPLL_POSTDIV01	reg_define.h	558;"	d
REG_SOC_SM_CRG_REG_SMPLL_POSTDIV2345	reg_define.h	559;"	d
REG_SOC_SM_CRG_REG_SMPLL_RSVCTRL	reg_define.h	563;"	d
REG_SOC_SM_CRG_REG_SMPLL_SEL	reg_define.h	566;"	d
REG_SOC_SM_CRG_REG_SMPLL_STS	reg_define.h	562;"	d
REG_SOC_SM_CRG_REG_SM_BLK_RST	reg_define.h	577;"	d
REG_SOC_SM_CRG_REG_SM_CRGREG_CGEN	reg_define.h	585;"	d
REG_SOC_SM_CRG_REG_SM_CRGREG_PRST	reg_define.h	586;"	d
REG_SOC_SM_CRG_REG_SM_NOC_SIDE_CGEN	reg_define.h	587;"	d
REG_SOC_SM_CRG_REG_SM_NOC_SIDE_RST	reg_define.h	588;"	d
REG_SOC_SM_CRG_REG_SM_PCIE_DM_RST	reg_define.h	589;"	d
REG_SOC_SM_CRG_REG_SM_RSV	reg_define.h	584;"	d
REG_SOC_SM_CRG_REG_SM_TOP_RST	reg_define.h	576;"	d
REG_SPI_BATCH_CNT_RX	reg_define.h	451;"	d
REG_SPI_BATCH_CNT_TX	reg_define.h	452;"	d
REG_SPI_CTRL1	reg_define.h	445;"	d
REG_SPI_CTRL2	reg_define.h	446;"	d
REG_SPI_CTRL3	reg_define.h	447;"	d
REG_SPI_DEVICE_CS	reg_define.h	448;"	d
REG_SPI_DUAL_QUAD_MODE	reg_define.h	455;"	d
REG_SPI_FIFO_RXTRIG_LVL	reg_define.h	453;"	d
REG_SPI_FIFO_TXTRIG_LVL	reg_define.h	454;"	d
REG_SPI_RX_DAT	reg_define.h	443;"	d
REG_SPI_SCLK_CON	reg_define.h	444;"	d
REG_SPI_STATUS	reg_define.h	449;"	d
REG_SPI_STATUS2	reg_define.h	450;"	d
REG_SPI_TX_DAT	reg_define.h	442;"	d
REG_SPI_XIP_CFG	reg_define.h	456;"	d
REG_SRC_IMG_EN	reg_define.h	2809;"	d
REG_SRC_IMG_SIZE	reg_define.h	2810;"	d
REG_SUB_DIG_ANA_MPLLB_PMIX_OVRD_OUT	reg_define.h	3481;"	d
REG_SUB_DIG_IDCODE_HI	reg_define.h	3479;"	d
REG_SUB_DIG_IDCODE_LO	reg_define.h	3478;"	d
REG_SUB_DIG_REFCLK_OVRD_IN	reg_define.h	3480;"	d
REG_TEST_PATTERN_EN	reg_define.h	2923;"	d
REG_TEST_PATTERN_MODE	reg_define.h	2924;"	d
REG_TGEN_DISP_POSITION	reg_define.h	2918;"	d
REG_TGEN_DISP_STATUS	reg_define.h	2922;"	d
REG_TGEN_FIX_H_PORCH	reg_define.h	2914;"	d
REG_TGEN_FIX_V_PORCH	reg_define.h	2915;"	d
REG_TGEN_FRM_CNT	reg_define.h	2919;"	d
REG_TGEN_FRM_CNT_CLR	reg_define.h	2920;"	d
REG_TGEN_GLB_CTRL_1	reg_define.h	2906;"	d
REG_TGEN_GLB_CTRL_3	reg_define.h	2907;"	d
REG_TGEN_POLARITY	reg_define.h	2912;"	d
REG_TGEN_STATUS	reg_define.h	2916;"	d
REG_TGEN_SYNC_WIDTH	reg_define.h	2913;"	d
REG_TGEN_VRR_DONE_VFPLEN	reg_define.h	2911;"	d
REG_TGEN_VRR_VFP_MAX	reg_define.h	2908;"	d
REG_TGEN_VRR_VFP_MAX_SHIFT	reg_define.h	2910;"	d
REG_TGEN_VRR_VFP_MIN	reg_define.h	2909;"	d
REG_TRUSTENGINE_CTL_BASE	reg_define.h	3428;"	d
REG_TRUSTENGINE_DEBUG_CTL_BASE	reg_define.h	3431;"	d
REG_TRUSTENGINE_DST_ADDR_MSB	reg_define.h	3454;"	d
REG_TRUSTENGINE_NSE_ACA_BASE	reg_define.h	3438;"	d
REG_TRUSTENGINE_NSE_HASH_BASE	reg_define.h	3440;"	d
REG_TRUSTENGINE_NSE_RAND_POOL_BASE	reg_define.h	3441;"	d
REG_TRUSTENGINE_NSE_SCA_BASE	reg_define.h	3439;"	d
REG_TRUSTENGINE_OTP_MANAG_BASE	reg_define.h	3432;"	d
REG_TRUSTENGINE_OTP_SPACE_BASE	reg_define.h	3433;"	d
REG_TRUSTENGINE_SEC_ACA_BASE	reg_define.h	3434;"	d
REG_TRUSTENGINE_SEC_HASH_BASE	reg_define.h	3436;"	d
REG_TRUSTENGINE_SEC_RAND_POOL_BASE	reg_define.h	3437;"	d
REG_TRUSTENGINE_SEC_SCA_BASE	reg_define.h	3435;"	d
REG_TRUSTENGINE_SRC_ADDR_MSB	reg_define.h	3453;"	d
REG_TRUSTENGINE_STATUS_BASE	reg_define.h	3429;"	d
REG_TRUSTENGINE_TRNG_CTL_BASE	reg_define.h	3430;"	d
REG_TSGEN_FEC_CIDR2	reg_define.h	1382;"	d
REG_TSGEN_FEC_CIDR3	reg_define.h	1383;"	d
REG_TSGEN_FEC_CNTCR	reg_define.h	1377;"	d
REG_TSGEN_FEC_CNTCVH	reg_define.h	1380;"	d
REG_TSGEN_FEC_CNTCVL	reg_define.h	1379;"	d
REG_TSGEN_FEC_CNTFID0	reg_define.h	1381;"	d
REG_TSGEN_FEC_CNTSR	reg_define.h	1378;"	d
REG_TSGEN_FEC_NS_CNTCVH	reg_define.h	1373;"	d
REG_TSGEN_FEC_NS_CNTCVL	reg_define.h	1372;"	d
REG_TSGEN_SMC_CIDR2	reg_define.h	1367;"	d
REG_TSGEN_SMC_CIDR3	reg_define.h	1368;"	d
REG_TSGEN_SMC_CNTCR	reg_define.h	1362;"	d
REG_TSGEN_SMC_CNTCVH	reg_define.h	1365;"	d
REG_TSGEN_SMC_CNTCVL	reg_define.h	1364;"	d
REG_TSGEN_SMC_CNTFID0	reg_define.h	1366;"	d
REG_TSGEN_SMC_CNTSR	reg_define.h	1363;"	d
REG_UART_BCR	reg_define.h	386;"	d
REG_UART_ENR	reg_define.h	385;"	d
REG_UART_FCR	reg_define.h	389;"	d
REG_UART_INT_MASK	reg_define.h	399;"	d
REG_UART_INT_SETMASK	reg_define.h	400;"	d
REG_UART_INT_UNMASK	reg_define.h	401;"	d
REG_UART_LCR	reg_define.h	384;"	d
REG_UART_LSR	reg_define.h	390;"	d
REG_UART_MCR	reg_define.h	387;"	d
REG_UART_MSR	reg_define.h	391;"	d
REG_UART_RDR	reg_define.h	382;"	d
REG_UART_RXADDR	reg_define.h	392;"	d
REG_UART_RXDMA	reg_define.h	394;"	d
REG_UART_RXSIZE	reg_define.h	393;"	d
REG_UART_SRC_PND	reg_define.h	398;"	d
REG_UART_TCR	reg_define.h	388;"	d
REG_UART_TDR	reg_define.h	383;"	d
REG_UART_TXADDR	reg_define.h	395;"	d
REG_UART_TXDMA	reg_define.h	397;"	d
REG_UART_TXSIZE	reg_define.h	396;"	d
REG_VERSION_NUM	reg_define.h	2921;"	d
REG_VID_0_AMT_ADDR_LINK_ENABLE	reg_define.h	1008;"	d
REG_VID_0_AMT_ADDR_MODE_CTRL	reg_define.h	1007;"	d
REG_VID_0_AMT_AR_CACHE	reg_define.h	1011;"	d
REG_VID_0_AMT_AW_CACHE	reg_define.h	1010;"	d
REG_VID_0_AMT_ROUTING_TABLE_SYNC	reg_define.h	1009;"	d
REG_VID_1_AMT_ADDR_LINK_ENABLE	reg_define.h	1014;"	d
REG_VID_1_AMT_ADDR_MODE_CTRL	reg_define.h	1013;"	d
REG_VID_1_AMT_AR_CACHE	reg_define.h	1017;"	d
REG_VID_1_AMT_AW_CACHE	reg_define.h	1016;"	d
REG_VID_1_AMT_ROUTING_TABLE_SYNC	reg_define.h	1015;"	d
REG_VID_CRG_REGS_VIDBPLL_CAL_CTRL	reg_define.h	811;"	d
REG_VID_CRG_REGS_VIDBPLL_CAL_STS	reg_define.h	812;"	d
REG_VID_CRG_REGS_VIDBPLL_DIV	reg_define.h	804;"	d
REG_VID_CRG_REGS_VIDBPLL_FRAC	reg_define.h	807;"	d
REG_VID_CRG_REGS_VIDBPLL_GLBCTRL	reg_define.h	808;"	d
REG_VID_CRG_REGS_VIDBPLL_POSTDIV01	reg_define.h	805;"	d
REG_VID_CRG_REGS_VIDBPLL_POSTDIV2345	reg_define.h	806;"	d
REG_VID_CRG_REGS_VIDBPLL_RSVCTRL	reg_define.h	810;"	d
REG_VID_CRG_REGS_VIDBPLL_STS	reg_define.h	809;"	d
REG_VID_CRG_REGS_VIDPLL_CAL_CTRL	reg_define.h	802;"	d
REG_VID_CRG_REGS_VIDPLL_CAL_STS	reg_define.h	803;"	d
REG_VID_CRG_REGS_VIDPLL_DIV	reg_define.h	795;"	d
REG_VID_CRG_REGS_VIDPLL_FRAC	reg_define.h	798;"	d
REG_VID_CRG_REGS_VIDPLL_GLBCTRL	reg_define.h	799;"	d
REG_VID_CRG_REGS_VIDPLL_POSTDIV01	reg_define.h	796;"	d
REG_VID_CRG_REGS_VIDPLL_POSTDIV2345	reg_define.h	797;"	d
REG_VID_CRG_REGS_VIDPLL_RSVCTRL	reg_define.h	801;"	d
REG_VID_CRG_REGS_VIDPLL_STS	reg_define.h	800;"	d
REG_VID_CRG_REGS_VID_CGEN	reg_define.h	813;"	d
REG_VID_CRG_REGS_VID_CTRL	reg_define.h	816;"	d
REG_VID_CRG_REGS_VID_PERIRST	reg_define.h	815;"	d
REG_VID_CRG_REGS_VID_RSV	reg_define.h	817;"	d
REG_VID_CRG_REGS_VID_SWRST	reg_define.h	814;"	d
REG_VID_PMU_IDLE0	reg_define.h	8549;"	d
REG_VID_PMU_IDLE1	reg_define.h	8550;"	d
REG_VID_PMU_IDLEACK0	reg_define.h	8551;"	d
REG_VID_PMU_IDLEACK1	reg_define.h	8552;"	d
REG_VID_PMU_IDLECTRL	reg_define.h	8546;"	d
REG_VID_PMU_IDLEDONE	reg_define.h	8557;"	d
REG_VID_PMU_IDLESEL0	reg_define.h	8544;"	d
REG_VID_PMU_IDLESEL1	reg_define.h	8545;"	d
REG_VID_PMU_IDLESTAT0	reg_define.h	8547;"	d
REG_VID_PMU_IDLESTAT1	reg_define.h	8548;"	d
REG_VID_PMU_TMRCNT	reg_define.h	8556;"	d
REG_VID_PMU_TMRCTRL	reg_define.h	8553;"	d
REG_VID_PMU_TMRPRD	reg_define.h	8554;"	d
REG_VID_PMU_TMRSTAT	reg_define.h	8555;"	d
REG_VID_TOP_BODA955_VIR_AXUSER	reg_define.h	186;"	d
REG_VID_TOP_JPEG_0_VIR_AXUSER	reg_define.h	197;"	d
REG_VID_TOP_JPEG_1_VIR_AXUSER	reg_define.h	198;"	d
REG_VID_TOP_JPEG_2_VIR_AXUSER	reg_define.h	199;"	d
REG_VID_TOP_JPEG_3_VIR_AXUSER	reg_define.h	200;"	d
REG_VID_TOP_VE1_0_VIR_AXUSER	reg_define.h	193;"	d
REG_VID_TOP_VE1_1_VIR_AXUSER	reg_define.h	194;"	d
REG_VID_TOP_WAVE517_0_VIR_AXUSER	reg_define.h	187;"	d
REG_VID_TOP_WAVE517_1_VIR_AXUSER	reg_define.h	188;"	d
REG_VID_TOP_WAVE517_2_VIR_AXUSER	reg_define.h	189;"	d
REG_VID_TOP_WAVE517_3_VIR_AXUSER	reg_define.h	190;"	d
REG_VID_TOP_WAVE517_4_VIR_AXUSER	reg_define.h	191;"	d
REG_VID_TOP_WAVE517_5_VIR_AXUSER	reg_define.h	192;"	d
REG_VID_TOP_WAVE627_2_VIR_AXUSER	reg_define.h	195;"	d
REG_VID_TOP_WAVE627_3_VIR_AXUSER	reg_define.h	196;"	d
REG_VID_TZC_ACTION	reg_define.h	985;"	d
REG_VID_TZC_INT_CLEAR	reg_define.h	989;"	d
REG_VID_TZC_INT_STATUS	reg_define.h	988;"	d
REG_VID_TZC_KEEPER	reg_define.h	986;"	d
REG_VID_TZC_REGION_ATTRIBUTES	reg_define.h	995;"	d
REG_VID_TZC_REGION_BASE_HIGH	reg_define.h	992;"	d
REG_VID_TZC_REGION_BASE_LOW	reg_define.h	991;"	d
REG_VID_TZC_REGION_RD_LOW_ID_ACCESS	reg_define.h	999;"	d
REG_VID_TZC_REGION_RD_TOP_ID_ACCESS	reg_define.h	1000;"	d
REG_VID_TZC_REGION_TOP_HIGH	reg_define.h	994;"	d
REG_VID_TZC_REGION_TOP_LOW	reg_define.h	993;"	d
REG_VID_TZC_REGION_WR_LOW_ID_ACCESS	reg_define.h	997;"	d
REG_VID_TZC_REGION_WR_TOP_ID_ACCESS	reg_define.h	998;"	d
REG_VID_TZC_SPEC_CTRL	reg_define.h	987;"	d
REG_XIP_SPI_BATCH_CNT_RX	reg_define.h	467;"	d
REG_XIP_SPI_BATCH_CNT_TX	reg_define.h	468;"	d
REG_XIP_SPI_CTRL1	reg_define.h	461;"	d
REG_XIP_SPI_CTRL2	reg_define.h	462;"	d
REG_XIP_SPI_CTRL3	reg_define.h	463;"	d
REG_XIP_SPI_DEVICE_CS	reg_define.h	464;"	d
REG_XIP_SPI_DUAL_QUAD_MODE	reg_define.h	471;"	d
REG_XIP_SPI_FIFO_RXTRIG_LVL	reg_define.h	469;"	d
REG_XIP_SPI_FIFO_TXTRIG_LVL	reg_define.h	470;"	d
REG_XIP_SPI_RX_DAT	reg_define.h	459;"	d
REG_XIP_SPI_SCLK_CON	reg_define.h	460;"	d
REG_XIP_SPI_STATUS	reg_define.h	465;"	d
REG_XIP_SPI_STATUS2	reg_define.h	466;"	d
REG_XIP_SPI_TX_DAT	reg_define.h	458;"	d
REG_XIP_SPI_XIP_CFG	reg_define.h	472;"	d
RESERVD137	qy_intd_def.h	165;"	d
RESERVD138	qy_intd_def.h	166;"	d
RIGHT	mm.c	/^    RIGHT$/;"	e	enum:__anon11	file:
ROM_BASE	comm_define.h	28;"	d
ROM_LIMIT	comm_define.h	29;"	d
SEC	mt-emu-intr.c	38;"	d	file:
SEQ_REPEAT_NUM	comm_define.h	1163;"	d
SET_CH_32	mt-emu-mtdma-bare.h	133;"	d
SET_COMM_32	mt-emu-mtdma-bare.h	127;"	d
SET_LL_32	mt-emu-mtdma-bare.h	139;"	d
SHARED_SRAM_SANITY_SIZE	comm_define.h	20;"	d
SHARED_SRAM_SIZE	comm_define.h	19;"	d
SIDE_NOC_CFG_BASE	comm_define.h	366;"	d
SIDE_NOC_CFG_LIMIT	comm_define.h	367;"	d
SIZE_APU_DDR	mt-emu-drv.h	73;"	d
SIZE_MTDMA_LL_RW	mt-emu-drv.h	74;"	d
SIZE_OUTBOUND	mt-emu-drv.h	71;"	d
SIZE_VGPU_DDR	mt-emu-drv.h	75;"	d
SIZE_VGPU_DDR_FREE	mt-emu-drv.h	77;"	d
SIZE_VGPU_MTDMA_LL_RW	mt-emu-drv.h	76;"	d
SKIP_DP_FRAME_NUM	comm_define.h	1167;"	d
SKIP_DSC_FRAME_NUM	comm_define.h	1168;"	d
SKIP_FRAME	comm_define.h	1166;"	d
SM	comm_define.h	1279;"	d
SMBUS_COMM_BASE	comm_define.h	1060;"	d
SMC	mt-emu-intr.c	39;"	d	file:
SMC_CMP_FILE_A_NAME	comm_define.h	1015;"	d
SMC_CMP_FILE_B_NAME	comm_define.h	1016;"	d
SMC_CMP_FILE_LINES	comm_define.h	1017;"	d
SMC_COMM_BASE	comm_define.h	1050;"	d
SMC_DUMP_FILE_ADDR	comm_define.h	1012;"	d
SMC_DUMP_FILE_BYTES	comm_define.h	1013;"	d
SMC_DUMP_FILE_MODE	comm_define.h	1009;"	d
SMC_DUMP_FILE_NAME	comm_define.h	1008;"	d
SMC_DUMP_FILE_OFFSET	comm_define.h	1010;"	d
SMC_DUMP_FILE_SIZE	comm_define.h	1011;"	d
SMC_DUMP_FILE_WIDTH	comm_define.h	1014;"	d
SMC_LOAD_CODE_FLAG	comm_define.h	1064;"	d
SMC_LOAD_FILE_ADDR	comm_define.h	1005;"	d
SMC_LOAD_FILE_BYTES	comm_define.h	1006;"	d
SMC_LOAD_FILE_NAME	comm_define.h	1002;"	d
SMC_LOAD_FILE_OFFSET	comm_define.h	1003;"	d
SMC_LOAD_FILE_SIZE	comm_define.h	1004;"	d
SMC_LOAD_FILE_WIDTH	comm_define.h	1007;"	d
SMC_PRINT_ADDR	comm_define.h	1001;"	d
SMC_PRINT_TYPE	comm_define.h	1000;"	d
SMC_SRAM_BASE	comm_define.h	528;"	d
SMC_SRAM_LIMIT	comm_define.h	529;"	d
SM_AMT_BASE	reg_define.h	220;"	d
SM_AMT_CFG_BASE	comm_define.h	82;"	d
SM_AMT_CFG_LIMIT	comm_define.h	83;"	d
SM_CRG_CFG_BASE	comm_define.h	74;"	d
SM_CRG_CFG_LIMIT	comm_define.h	75;"	d
SM_DMAC_CFG_BASE	comm_define.h	60;"	d
SM_DMAC_CFG_LIMIT	comm_define.h	61;"	d
SM_GIC_CFG_BASE	comm_define.h	72;"	d
SM_GIC_CFG_LIMIT	comm_define.h	73;"	d
SM_SS_NOC_CFG_BASE	comm_define.h	368;"	d
SM_SS_NOC_CFG_LIMIT	comm_define.h	369;"	d
SM_TIMER_CFG_BASE	comm_define.h	64;"	d
SM_TIMER_CFG_LIMIT	comm_define.h	65;"	d
SM_TS_CFG_BASE	comm_define.h	76;"	d
SM_TS_CFG_LIMIT	comm_define.h	77;"	d
SM_TZC_CFG_BASE	comm_define.h	80;"	d
SM_TZC_CFG_LIMIT	comm_define.h	81;"	d
SM_UART_CFG_BASE	comm_define.h	54;"	d
SM_UART_CFG_LIMIT	comm_define.h	55;"	d
SPI_COMM_BASE	comm_define.h	1046;"	d
SRAM_BASE	comm_define.h	530;"	d
SRAM_FEC_SIZE_TEST	module_reg.h	13;"	d
SRAM_LIMIT	comm_define.h	531;"	d
STM_BASE	comm_define.h	610;"	d
STM_LIMIT	comm_define.h	611;"	d
SYS_INIT_FLAG	comm_define.h	1063;"	d
SYS_MEM_BASE	comm_define.h	620;"	d
SYS_MEM_LIMIT	comm_define.h	621;"	d
TARGET_BAR	mt-emu-gpu.c	195;"	d	file:
TEST_MODE_COMM_BASE	comm_define.h	1068;"	d
TE_AHBERR_BASE	reg_define.h	3451;"	d
TE_CFG_BASE	comm_define.h	70;"	d
TE_CFG_LIMIT	comm_define.h	71;"	d
TOOL_BASE	comm_define.h	967;"	d
TOOL_SPACE_SIZE	comm_define.h	963;"	d
TRNG_0_CFG_BASE	comm_define.h	136;"	d
TRNG_0_CFG_LIMIT	comm_define.h	137;"	d
TRNG_1_CFG_BASE	comm_define.h	138;"	d
TRNG_1_CFG_LIMIT	comm_define.h	139;"	d
TRNG_2_CFG_BASE	comm_define.h	140;"	d
TRNG_2_CFG_LIMIT	comm_define.h	141;"	d
TRNG_3_CFG_BASE	comm_define.h	142;"	d
TRNG_3_CFG_LIMIT	comm_define.h	143;"	d
TRNG_CFG_BASE	comm_define.h	652;"	d
TRNG_CFG_LIMIT	comm_define.h	653;"	d
TRUSTENGINE_BASE	reg_define.h	3449;"	d
TZC_MC_BASE	comm_define.h	1076;"	d
TZC_MC_LIMIT	comm_define.h	1077;"	d
UART_COMM_BASE	comm_define.h	1057;"	d
USER_BASE	comm_define.h	975;"	d
VF_NUM	Makefile	/^VF_NUM ?= 60$/;"	m
VF_NUM	mt-emu-drv.h	44;"	d
VF_NUM	mt-emu-drv.h	8;"	d
VF_NUM_MAX	mt-emu-drv.h	42;"	d
VF_REG_BASE_GPU	module_reg.h	263;"	d
VF_REG_BASE_MTDMA	module_reg.h	264;"	d
VF_REG_BASE_MTDMA_RCH	module_reg.h	265;"	d
VF_REG_BASE_MTDMA_WCH	module_reg.h	266;"	d
VF_REG_BASE_PCIE	module_reg.h	271;"	d
VF_REG_BASE_W517	module_reg.h	269;"	d
VF_REG_BASE_W627	module_reg.h	270;"	d
VF_REG_PCIE	module_reg.h	273;"	d
VGPU_HOST_IRQ_EN	module_reg.h	50;"	d
VGPU_OSID	module_reg.h	48;"	d
VGPU_STATIC_MINOR_START	mt-emu-vgpu.c	45;"	d	file:
VID	comm_define.h	1280;"	d
VID_AMT_BASE	reg_define.h	224;"	d
VID_CRG_CFG_BASE	comm_define.h	232;"	d
VID_CRG_CFG_LIMIT	comm_define.h	233;"	d
VID_PMU_CFG_BASE	comm_define.h	234;"	d
VID_PMU_CFG_LIMIT	comm_define.h	235;"	d
VID_SS_AMT_0_CFG_BASE	comm_define.h	236;"	d
VID_SS_AMT_0_CFG_LIMIT	comm_define.h	237;"	d
VID_SS_AMT_1_CFG_BASE	comm_define.h	246;"	d
VID_SS_AMT_1_CFG_LIMIT	comm_define.h	247;"	d
VID_SS_AMT_CFG_BASE	comm_define.h	668;"	d
VID_SS_AMT_CFG_LIMIT	comm_define.h	669;"	d
VID_SS_CFG_BASE	comm_define.h	230;"	d
VID_SS_CFG_LIMIT	comm_define.h	231;"	d
VID_SS_EATA_0_DS_CFG_BASE	comm_define.h	244;"	d
VID_SS_EATA_0_DS_CFG_LIMIT	comm_define.h	245;"	d
VID_SS_EATA_0_GC_CFG_BASE	comm_define.h	242;"	d
VID_SS_EATA_0_GC_CFG_LIMIT	comm_define.h	243;"	d
VID_SS_EATA_0_TF_CFG_BASE	comm_define.h	240;"	d
VID_SS_EATA_0_TF_CFG_LIMIT	comm_define.h	241;"	d
VID_SS_EATA_1_DS_CFG_BASE	comm_define.h	254;"	d
VID_SS_EATA_1_DS_CFG_LIMIT	comm_define.h	255;"	d
VID_SS_EATA_1_GC_CFG_BASE	comm_define.h	252;"	d
VID_SS_EATA_1_GC_CFG_LIMIT	comm_define.h	253;"	d
VID_SS_EATA_1_TF_CFG_BASE	comm_define.h	250;"	d
VID_SS_EATA_1_TF_CFG_LIMIT	comm_define.h	251;"	d
VID_SS_EATA_DS_CFG_BASE	comm_define.h	676;"	d
VID_SS_EATA_DS_CFG_LIMIT	comm_define.h	677;"	d
VID_SS_EATA_GC_CFG_BASE	comm_define.h	674;"	d
VID_SS_EATA_GC_CFG_LIMIT	comm_define.h	675;"	d
VID_SS_EATA_TF_CFG_BASE	comm_define.h	672;"	d
VID_SS_EATA_TF_CFG_LIMIT	comm_define.h	673;"	d
VID_SS_NOC_CFG_BASE	comm_define.h	372;"	d
VID_SS_NOC_CFG_LIMIT	comm_define.h	373;"	d
VID_SS_TZC_0_CFG_BASE	comm_define.h	238;"	d
VID_SS_TZC_0_CFG_LIMIT	comm_define.h	239;"	d
VID_SS_TZC_1_CFG_BASE	comm_define.h	248;"	d
VID_SS_TZC_1_CFG_LIMIT	comm_define.h	249;"	d
VID_SS_TZC_CFG_BASE	comm_define.h	670;"	d
VID_SS_TZC_CFG_LIMIT	comm_define.h	671;"	d
VID_SS_VM_W517_CFG_BASE	comm_define.h	256;"	d
VID_SS_VM_W517_CFG_LIMIT	comm_define.h	257;"	d
VID_SS_VM_W627_CFG_BASE	comm_define.h	258;"	d
VID_SS_VM_W627_CFG_LIMIT	comm_define.h	259;"	d
VIRT_DMA_H	virt-dma.h	8;"	d
VMEM_PAGE_SIZE	mm.h	27;"	d
VPU_REG_PCIE_VF_INT_MUX_BASE	reg_define.h	8793;"	d
VPU_REG_PCIE_VF_INT_MUX_CLEAR	reg_define.h	8794;"	d
VPU_REG_PCIE_VF_INT_MUX_ENABLE	reg_define.h	8804;"	d
VPU_REG_PCIE_VF_INT_MUX_MASK	reg_define.h	8798;"	d
VPU_REG_PCIE_VF_INT_MUX_NUM	reg_define.h	8795;"	d
VPU_REG_PCIE_VF_INT_MUX_SRC_PRIORITY	reg_define.h	8797;"	d
VPU_REG_PCIE_VF_INT_MUX_SRC_PRIORITY	reg_define.h	8799;"	d
VPU_REG_PCIE_VF_INT_MUX_SRC_SOFT	reg_define.h	8796;"	d
VPU_REG_PCIE_VF_INT_MUX_TARGET_CLAIM	reg_define.h	8805;"	d
VPU_REG_PCIE_VF_INT_MUX_TARGET_MASK	reg_define.h	8802;"	d
VPU_REG_PCIE_VF_INT_MUX_TARGET_PRIORITY	reg_define.h	8801;"	d
VPU_REG_PCIE_VF_INT_MUX_TARGET_SOFT	reg_define.h	8800;"	d
WAVE517_0_CFG_BASE	comm_define.h	202;"	d
WAVE517_0_CFG_LIMIT	comm_define.h	203;"	d
WAVE517_1_CFG_BASE	comm_define.h	204;"	d
WAVE517_1_CFG_LIMIT	comm_define.h	205;"	d
WAVE517_2_CFG_BASE	comm_define.h	206;"	d
WAVE517_2_CFG_LIMIT	comm_define.h	207;"	d
WAVE517_3_CFG_BASE	comm_define.h	208;"	d
WAVE517_3_CFG_LIMIT	comm_define.h	209;"	d
WAVE517_4_CFG_BASE	comm_define.h	210;"	d
WAVE517_4_CFG_LIMIT	comm_define.h	211;"	d
WAVE517_5_CFG_BASE	comm_define.h	212;"	d
WAVE517_5_CFG_LIMIT	comm_define.h	213;"	d
WAVE517_CFG_BASE	comm_define.h	662;"	d
WAVE517_CFG_LIMIT	comm_define.h	663;"	d
WAVE627_0_CFG_BASE	comm_define.h	214;"	d
WAVE627_0_CFG_LIMIT	comm_define.h	215;"	d
WAVE627_1_CFG_BASE	comm_define.h	216;"	d
WAVE627_1_CFG_LIMIT	comm_define.h	217;"	d
WAVE627_2_CFG_BASE	comm_define.h	218;"	d
WAVE627_2_CFG_LIMIT	comm_define.h	219;"	d
WAVE627_3_CFG_BASE	comm_define.h	220;"	d
WAVE627_3_CFG_LIMIT	comm_define.h	221;"	d
WAVE627_CFG_BASE	comm_define.h	666;"	d
WAVE627_CFG_LIMIT	comm_define.h	667;"	d
WCH_FC_THLD	mt-emu-mtdma-bare.h	124;"	d
_DW_MTDMA_CORE_H	mt-emu-mtdma-core.h	11;"	d
__CNM_VIDEO_MEMORY_ALLOCATOR_H_	mm.h	14;"	d
__DW_MTDMA_TEST_H__	mt-emu-mtdma-test.h	2;"	d
__EATA_API_H__	eata_api.h	2;"	d
__INTD_DEF_H__	qy_intd_def.h	5;"	d
__INTD_H__	qy_intd.h	5;"	d
__MMU_INIT_PAGETABLE_C__	mmu_init_pagetable.c	2;"	d	file:
__MMU_INIT_PAGETABLE_H__	mmu_init_pagetable.h	2;"	d
__MODULE_REG_H__	module_reg.h	2;"	d
__MT_EMU_DMA_BARE_H__	mt-emu-mtdma-bare.h	2;"	d
__MT_EMU_DRV__	mt-emu-drv.h	2;"	d
__MT_EMU_MTDMA_H__	mt-emu-dmabuf.h	2;"	d
__MT_EMU__	mt-emu.h	2;"	d
__MT_PCIE_IOCTL_MAGIC	mt-emu-drv.h	106;"	d
__PCIE_EMU_IOCTL__	mt-emu-ioctl.h	2;"	d
__QY_PLIC_H__	qy_plic.h	2;"	d
__TB_COMM_DEFINE_SV__	comm_define.h	9;"	d
__TB_REG_DEFINE_SV__	reg_define.h	9;"	d
__nds__plic_claim_interrupt	qy_plic.h	/^static inline u32 __nds__plic_claim_interrupt(void __iomem *base, unsigned int target)$/;"	f
__nds__plic_complete_interrupt	qy_plic.h	/^static inline void __nds__plic_complete_interrupt(void __iomem *base, unsigned int source, unsigned int target)$/;"	f
__nds__plic_disable_interrupt	qy_plic.h	/^static inline void __nds__plic_disable_interrupt (void __iomem *base, unsigned int source, unsigned int target)$/;"	f
__nds__plic_enable_interrupt	qy_plic.h	/^static inline void __nds__plic_enable_interrupt (void __iomem *base, unsigned int source, unsigned int target)$/;"	f
__nds__plic_set_feature	qy_plic.h	/^static inline void __nds__plic_set_feature (void __iomem *base, unsigned int feature)$/;"	f
__nds__plic_set_pending	qy_plic.h	/^static inline void __nds__plic_set_pending (void __iomem *base, unsigned int source)$/;"	f
__nds__plic_set_priority	qy_plic.h	/^static inline void __nds__plic_set_priority (void __iomem *base, unsigned int source, unsigned int priority)$/;"	f
__nds__plic_set_threshold	qy_plic.h	/^static inline void __nds__plic_set_threshold (void __iomem *base, unsigned int threshold, unsigned int target)$/;"	f
__packed	mt-emu-mtdma-bare.h	/^} __packed;$/;"	v	typeref:struct:dma_ch_desc
__release_child_resources	mt-emu-gpu.c	/^static void __release_child_resources(struct resource *r)$/;"	f	file:
_video_mm_info_struct	mm.h	/^typedef struct _video_mm_info_struct {$/;"	s
_video_mm_struct	mm.h	/^typedef struct _video_mm_struct {$/;"	s
addr	mm.h	/^unsigned long   addr;$/;"	m	struct:page_struct
alloc_page_count	mm.h	/^int             alloc_page_count;$/;"	m	struct:_video_mm_struct
alloc_pages	mm.h	/^int             alloc_pages;$/;"	m	struct:page_struct
alloc_pages	mm.h	/^unsigned long   alloc_pages;$/;"	m	struct:_video_mm_info_struct
alloc_sz	mt-emu-mtdma-core.h	/^	u32						alloc_sz;$/;"	m	struct:mtdma_desc
alloc_tree	mm.h	/^avl_node_t*     alloc_tree;$/;"	m	struct:_video_mm_struct
atomic_disable	mmu_init_pagetable.h	/^	uint64_t 	atomic_disable;$/;"	m	struct:__anon13
avl_node_data_struct	mm.c	/^typedef struct avl_node_data_struct {$/;"	s	file:
avl_node_data_t	mm.c	/^} avl_node_data_t;$/;"	t	typeref:struct:avl_node_data_struct	file:
avl_node_struct	mm.h	/^typedef struct avl_node_struct {$/;"	s
avl_node_t	mm.h	/^} avl_node_t;$/;"	t	typeref:struct:avl_node_struct
avltree_free	mm.c	/^avltree_free($/;"	f
avltree_insert	mm.c	/^avltree_insert($/;"	f	file:
avltree_remove	mm.c	/^avltree_remove($/;"	f	file:
axcache	mmu_init_pagetable.h	/^	uint64_t 	axcache;$/;"	m	struct:__anon13
b0	mt-emu-drv.h	/^	unsigned char  b0;$/;"	m	struct:mt_emu_param
b1	mt-emu-drv.h	/^	unsigned char  b1;$/;"	m	struct:mt_emu_param
b2	mt-emu-drv.h	/^	unsigned char  b2;$/;"	m	struct:mt_emu_param
b3	mt-emu-drv.h	/^	unsigned char  b3;$/;"	m	struct:mt_emu_param
base_addr	mm.h	/^unsigned long   base_addr;$/;"	m	struct:_video_mm_struct
block_cnt	mt-emu-drv.h	/^	unsigned int block_cnt;$/;"	m	struct:dma_bare_rw
build_dma_info	mt-emu-mtdma-bare.c	/^void build_dma_info(void *mtdma_vaddr, uint64_t mtdma_paddr, void __iomem *rg_vaddr, void __iomem *ll_vaddr, u8 vf, u8 wr_ch_cnt, u8 rd_ch_cnt, struct mtdma_info *dma_info)$/;"	f
build_dma_info_vf	mt-emu-mtdma-bare.c	/^void build_dma_info_vf(void *mtdma_vaddr, uint64_t mtdma_paddr, void __iomem *rg_vaddr, void __iomem *ll_vaddr, struct mtdma_info *dma_info, int devfn)$/;"	f
burst	mt-emu-mtdma-core.h	/^	struct mtdma_burst	*burst;$/;"	m	struct:mtdma_chunk	typeref:struct:mtdma_chunk::mtdma_burst
bursts_alloc	mt-emu-mtdma-core.h	/^	u32						bursts_alloc;$/;"	m	struct:mtdma_chunk
cache_coherency	mmu_init_pagetable.h	/^	uint64_t 	cache_coherency;$/;"	m	struct:__anon13
callback	dmaengine.h	/^	dma_async_tx_callback callback;$/;"	m	struct:dmaengine_desc_callback
callback_param	dmaengine.h	/^	void *callback_param;$/;"	m	struct:dmaengine_desc_callback
callback_result	dmaengine.h	/^	dma_async_tx_callback_result callback_result;$/;"	m	struct:dmaengine_desc_callback
ch	mt-emu-drv.h	/^	unsigned int ch;$/;"	m	struct:mtdma_rw
ch_num	mt-emu-drv.h	/^	unsigned int ch_num; $/;"	m	struct:dma_bare_rw
chan	mt-emu-mtdma-core.h	/^	struct mtdma_chan		*chan;$/;"	m	struct:mtdma_chunk	typeref:struct:mtdma_chunk::mtdma_chan
chan	mt-emu-mtdma-core.h	/^	struct mtdma_chan		*chan;$/;"	m	struct:mtdma_desc	typeref:struct:mtdma_desc::mtdma_chan
chan	virt-dma.h	/^	struct dma_chan	chan;$/;"	m	struct:virt_dma_chan	typeref:struct:virt_dma_chan::dma_chan
chan2dev	mt-emu-mtdma-core.c	/^struct device *chan2dev(struct mtdma_chan *chan)$/;"	f	file:
chan_id	mt-emu.h	/^	u32                    chan_id;$/;"	m	struct:dma_bare_ch
chip	mt-emu-mtdma-core.h	/^	struct mtdma_chip			*chip;$/;"	m	struct:mtdma_chan	typeref:struct:mtdma_chan::mtdma_chip
chunk	mt-emu-mtdma-core.h	/^	struct mtdma_chunk	*chunk;$/;"	m	struct:mtdma_desc	typeref:struct:mtdma_desc::mtdma_chunk
chunks_alloc	mt-emu-mtdma-core.h	/^	u32						chunks_alloc;$/;"	m	struct:mtdma_desc
cnt	mt-emu-mtdma-bare.h	/^	uint32_t cnt;$/;"	m	struct:dma_ch_desc
config	mt-emu-mtdma-core.h	/^	struct dma_slave_config		config;$/;"	m	struct:mtdma_chan	typeref:struct:mtdma_chan::dma_slave_config
configured	mt-emu-mtdma-core.h	/^	u8							configured;$/;"	m	struct:mtdma_chan
continuous_length	mmu_init_pagetable.h	/^	uint64_t 	continuous_length;$/;"	m	struct:__anon13
cs_atb_fesys	comm_define.h	1427;"	d
cs_atb_smsys	comm_define.h	1428;"	d
cs_dsp	comm_define.h	1426;"	d
cs_fesys	comm_define.h	1424;"	d
cs_smsys	comm_define.h	1425;"	d
cs_ts_fesys	comm_define.h	1429;"	d
cs_ts_smsys	comm_define.h	1430;"	d
cyclic	virt-dma.h	/^	struct virt_dma_desc *cyclic;$/;"	m	struct:virt_dma_chan	typeref:struct:virt_dma_chan::virt_dma_desc
d0	mt-emu-drv.h	/^	unsigned int   d0;$/;"	m	struct:mt_emu_param
d1	mt-emu-drv.h	/^	unsigned int   d1;$/;"	m	struct:mt_emu_param
dar	mt-emu-drv.h	/^	unsigned long long dar;$/;"	m	struct:dma_bare_rw
dar	mt-emu-mtdma-bare.h	/^	} dar;$/;"	m	struct:dma_ch_desc	typeref:union:dma_ch_desc::__anon3
dar	mt-emu-mtdma-core.h	/^	u64						dar;$/;"	m	struct:mtdma_burst
data_direction	mt-emu-drv.h	/^	unsigned int data_direction;$/;"	m	struct:dma_bare_rw
dchan	mt-emu-mtdma-core.h	/^	struct dma_chan					*dchan;$/;"	m	struct:mtdma_transfer	typeref:struct:mtdma_transfer::dma_chan
dchan2dev	mt-emu-mtdma-core.c	/^struct device *dchan2dev(struct dma_chan *dchan)$/;"	f	file:
dchan2mtdma_chan	mt-emu-mtdma-core.h	/^struct mtdma_chan *dchan2mtdma_chan(struct dma_chan *dchan)$/;"	f
debug_buf_dma_addr	mt-emu-gpu.c	/^dma_addr_t debug_buf_dma_addr;$/;"	v
desc_allocated	virt-dma.h	/^	struct list_head desc_allocated;$/;"	m	struct:virt_dma_chan	typeref:struct:virt_dma_chan::list_head
desc_cnt	mt-emu-drv.h	/^	unsigned int desc_cnt;$/;"	m	struct:dma_bare_rw
desc_completed	virt-dma.h	/^	struct list_head desc_completed;$/;"	m	struct:virt_dma_chan	typeref:struct:virt_dma_chan::list_head
desc_direction	mt-emu-drv.h	/^	unsigned int desc_direction;$/;"	m	struct:dma_bare_rw
desc_free	virt-dma.h	/^	void (*desc_free)(struct virt_dma_desc *);$/;"	m	struct:virt_dma_chan
desc_issued	virt-dma.h	/^	struct list_head desc_issued;$/;"	m	struct:virt_dma_chan	typeref:struct:virt_dma_chan::list_head
desc_op	mt-emu-mtdma-bare.h	/^	uint32_t desc_op;$/;"	m	struct:dma_ch_desc
desc_submitted	virt-dma.h	/^	struct list_head desc_submitted;$/;"	m	struct:virt_dma_chan	typeref:struct:virt_dma_chan::list_head
desc_terminated	virt-dma.h	/^	struct list_head desc_terminated;$/;"	m	struct:virt_dma_chan	typeref:struct:virt_dma_chan::list_head
dev	mt-emu-mtdma-core.h	/^	struct device		*dev;$/;"	m	struct:mtdma_chip	typeref:struct:mtdma_chip::device
devfn	mt-emu.h	/^	unsigned int       devfn;$/;"	m	struct:emu_pcie
dir	mt-emu-drv.h	/^	unsigned int dir;  \/* 0-wr, 1-rd *\/$/;"	m	struct:mtdma_rw
dir	mt-emu-mtdma-core.h	/^	enum dma_transfer_direction dir;$/;"	m	struct:mtdma_chan	typeref:enum:mtdma_chan::dma_transfer_direction
direction	mt-emu-mtdma-core.h	/^	enum dma_transfer_direction		direction;$/;"	m	struct:mtdma_transfer	typeref:enum:mtdma_transfer::dma_transfer_direction
disp_amt_dpb_pd	comm_define.h	1400;"	d
disp_dp_ctrl0_apb_pd	comm_define.h	1370;"	d
disp_dp_ctrl1_apb_pd	comm_define.h	1371;"	d
disp_dp_ctrl2_apb_pd	comm_define.h	1372;"	d
disp_dp_ctrl3_apb_pd	comm_define.h	1373;"	d
disp_dp_phy0_apb_pd	comm_define.h	1374;"	d
disp_dp_phy1_apb_pd	comm_define.h	1375;"	d
disp_dp_phy2_apb_pd	comm_define.h	1376;"	d
disp_dp_phy3_apb_pd	comm_define.h	1377;"	d
disp_dpc0_pd	comm_define.h	1356;"	d
disp_dpc1_pd	comm_define.h	1357;"	d
disp_dpc2_pd	comm_define.h	1358;"	d
disp_dpc3_pd	comm_define.h	1359;"	d
disp_dptx0_apb_pd	comm_define.h	1387;"	d
disp_dptx1_apb_pd	comm_define.h	1388;"	d
disp_dptx2_apb_pd	comm_define.h	1389;"	d
disp_dptx3_apb_pd	comm_define.h	1390;"	d
disp_dsc0_apb_pd	comm_define.h	1391;"	d
disp_dsc1_apb_pd	comm_define.h	1392;"	d
disp_dsc2_apb_pd	comm_define.h	1393;"	d
disp_dsc3_apb_pd	comm_define.h	1394;"	d
disp_hdcp0_apb_pd	comm_define.h	1383;"	d
disp_hdcp0_pd	comm_define.h	1364;"	d
disp_hdcp1_apb_pd	comm_define.h	1384;"	d
disp_hdcp1_pd	comm_define.h	1365;"	d
disp_hdcp2_apb_pd	comm_define.h	1385;"	d
disp_hdcp2_pd	comm_define.h	1366;"	d
disp_hdcp3_apb_pd	comm_define.h	1386;"	d
disp_hdcp3_pd	comm_define.h	1367;"	d
disp_i2s0_apb_pd	comm_define.h	1395;"	d
disp_i2s0_pd	comm_define.h	1360;"	d
disp_i2s1_apb_pd	comm_define.h	1396;"	d
disp_i2s1_pd	comm_define.h	1361;"	d
disp_i2s2_apb_pd	comm_define.h	1397;"	d
disp_i2s2_pd	comm_define.h	1362;"	d
disp_i2s3_apb_pd	comm_define.h	1398;"	d
disp_i2s3_pd	comm_define.h	1363;"	d
disp_side_noc_pd	comm_define.h	1368;"	d
disp_sub_noc_pd	comm_define.h	1401;"	d
disp_top_apb_pd	comm_define.h	1378;"	d
disp_trng0_apb_pd	comm_define.h	1379;"	d
disp_trng1_apb_pd	comm_define.h	1380;"	d
disp_trng2_apb_pd	comm_define.h	1381;"	d
disp_trng3_apb_pd	comm_define.h	1382;"	d
disp_tzc_apb_pd	comm_define.h	1399;"	d
dma_bare	mt-emu.h	/^	struct dma_bare    dma_bare;$/;"	m	struct:emu_pcie	typeref:struct:emu_pcie::dma_bare
dma_bare	mt-emu.h	/^struct dma_bare {$/;"	s
dma_bare_ch	mt-emu.h	/^struct dma_bare_ch {$/;"	s
dma_bare_isr	mt-emu-mtdma-bare.c	/^int dma_bare_isr(struct dma_bare_ch *bare_ch) {$/;"	f
dma_bare_rw	mt-emu-drv.h	/^struct dma_bare_rw {$/;"	s
dma_bare_xfer	mt-emu-mtdma-bare.c	/^int dma_bare_xfer(struct dma_bare_ch *bare_ch, uint32_t data_direction, uint32_t desc_direction, uint32_t desc_cnt, uint32_t block_cnt, uint64_t sar, uint64_t dar, uint32_t size, uint32_t ch_num, uint32_t timeout_ms) {$/;"	f
dma_ch_desc	mt-emu-mtdma-bare.h	/^struct dma_ch_desc {$/;"	s
dma_cookie_assign	dmaengine.h	/^static inline dma_cookie_t dma_cookie_assign(struct dma_async_tx_descriptor *tx)$/;"	f
dma_cookie_complete	dmaengine.h	/^static inline void dma_cookie_complete(struct dma_async_tx_descriptor *tx)$/;"	f
dma_cookie_init	dmaengine.h	/^static inline void dma_cookie_init(struct dma_chan *chan)$/;"	f
dma_cookie_status	dmaengine.h	/^static inline enum dma_status dma_cookie_status(struct dma_chan *chan,$/;"	f
dma_desc_dump	mt-emu-mtdma-bare.c	/^static void dma_desc_dump(struct dma_bare_ch *bare_ch, struct dma_ch_desc * *lli_rw, u32 lli_num){$/;"	f	file:
dma_set_residue	dmaengine.h	/^static inline void dma_set_residue(struct dma_tx_state *state, u32 residue)$/;"	f
dma_transfer_direction	mt-emu-drv.h	/^enum dma_transfer_direction {$/;"	g
dmaengine_desc_callback	dmaengine.h	/^struct dmaengine_desc_callback {$/;"	s
dmaengine_desc_callback_invoke	dmaengine.h	/^dmaengine_desc_callback_invoke(struct dmaengine_desc_callback *cb,$/;"	f
dmaengine_desc_callback_valid	dmaengine.h	/^dmaengine_desc_callback_valid(struct dmaengine_desc_callback *cb)$/;"	f
dmaengine_desc_get_callback	dmaengine.h	/^dmaengine_desc_get_callback(struct dma_async_tx_descriptor *tx,$/;"	f
dmaengine_desc_get_callback_invoke	dmaengine.h	/^dmaengine_desc_get_callback_invoke(struct dma_async_tx_descriptor *tx,$/;"	f
dmaengine_get_debugfs_root	dmaengine.h	/^dmaengine_get_debugfs_root(struct dma_device *dma_dev)$/;"	f
do_balance	mm.c	/^do_balance($/;"	f	file:
do_unlink	mm.c	/^do_unlink($/;"	f	file:
done_rd	mt-emu.h	/^	struct completion           done_rd[PCIE_DMA_CH_RD_NUM];$/;"	m	struct:emu_mtdma	typeref:struct:emu_mtdma::completion
done_wr	mt-emu.h	/^	struct completion           done_wr[PCIE_DMA_CH_WR_NUM];$/;"	m	struct:emu_mtdma	typeref:struct:emu_mtdma::completion
emu_apu_err_handler	mt-emu-apu.c	/^static const struct pci_error_handlers emu_apu_err_handler = {$/;"	v	typeref:struct:pci_error_handlers	file:
emu_apu_error_detected	mt-emu-apu.c	/^static pci_ers_result_t emu_apu_error_detected(struct pci_dev *pdev,$/;"	f	file:
emu_apu_error_resume	mt-emu-apu.c	/^static void emu_apu_error_resume(struct pci_dev *pdev)$/;"	f	file:
emu_apu_slot_reset	mt-emu-apu.c	/^static pci_ers_result_t emu_apu_slot_reset(struct pci_dev *pdev)$/;"	f	file:
emu_dma_isr	mt-emu-ioctl.c	/^void emu_dma_isr(struct emu_pcie *emu_pcie, uint32_t src)$/;"	f
emu_dma_rw	mt-emu-mtdma-test.c	/^int emu_dma_rw(struct emu_mtdma *emu_mtdma, struct mtdma_rw* test_info, char __user *userbuf)$/;"	f
emu_dmabuf	mt-emu-dmabuf.c	/^ATTRIBUTE_GROUPS(emu_dmabuf);$/;"	v
emu_dmabuf	mt-emu.h	/^struct emu_dmabuf {$/;"	s
emu_dmabuf_attrs	mt-emu-dmabuf.c	/^static struct attribute *emu_dmabuf_attrs[] =$/;"	v	typeref:struct:attribute	file:
emu_dmabuf_fops	mt-emu-dmabuf.c	/^static const struct file_operations emu_dmabuf_fops = {$/;"	v	typeref:struct:file_operations	file:
emu_dmabuf_ioctl	mt-emu-dmabuf.c	/^static long emu_dmabuf_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
emu_dmabuf_llseek	mt-emu-dmabuf.c	/^static loff_t emu_dmabuf_llseek(struct file *file, loff_t off, int whence)$/;"	f	file:
emu_dmabuf_mmap	mt-emu-dmabuf.c	/^static int emu_dmabuf_mmap(struct file *file, struct vm_area_struct *vma)$/;"	f	file:
emu_dmabuf_open	mt-emu-dmabuf.c	/^static int emu_dmabuf_open(struct inode *inode, struct file *file)$/;"	f	file:
emu_dmabuf_probe	mt-emu-dmabuf.c	/^struct emu_dmabuf *emu_dmabuf_probe(struct pci_dev *pcid)$/;"	f
emu_dmabuf_read	mt-emu-dmabuf.c	/^static ssize_t emu_dmabuf_read(struct file *file, char __user *buf,$/;"	f	file:
emu_dmabuf_release	mt-emu-dmabuf.c	/^static int emu_dmabuf_release(struct inode *inode, struct file *file)$/;"	f	file:
emu_dmabuf_remove	mt-emu-dmabuf.c	/^void emu_dmabuf_remove(struct pci_dev *pcid, struct emu_dmabuf *emu_dmabuf)$/;"	f
emu_dmabuf_write	mt-emu-dmabuf.c	/^static ssize_t emu_dmabuf_write(struct file *file, const char __user *buf,$/;"	f	file:
emu_gpu_err_handler	mt-emu-gpu.c	/^static const struct pci_error_handlers emu_gpu_err_handler = {$/;"	v	typeref:struct:pci_error_handlers	file:
emu_gpu_error_detected	mt-emu-gpu.c	/^static pci_ers_result_t emu_gpu_error_detected(struct pci_dev *pdev,$/;"	f	file:
emu_gpu_error_resume	mt-emu-gpu.c	/^static void emu_gpu_error_resume(struct pci_dev *pdev)$/;"	f	file:
emu_gpu_slot_reset	mt-emu-gpu.c	/^static pci_ers_result_t emu_gpu_slot_reset(struct pci_dev *pdev)$/;"	f	file:
emu_mtdma	mt-emu.h	/^	struct emu_mtdma   emu_mtdma;$/;"	m	struct:emu_pcie	typeref:struct:emu_pcie::emu_mtdma
emu_mtdma	mt-emu.h	/^struct emu_mtdma {$/;"	s
emu_mtdma_init	mt-emu-mtdma-test.c	/^int emu_mtdma_init(struct emu_mtdma *emu_mtdma, struct pci_dev *pcid, struct mtdma_info *mtdma_info){$/;"	f
emu_mtdma_isr	mt-emu-mtdma-test.c	/^void emu_mtdma_isr(void *data, int rw, int ch) {$/;"	f
emu_pcie	mt-emu-apu.c	/^ATTRIBUTE_GROUPS(emu_pcie);$/;"	v
emu_pcie	mt-emu-gpu.c	/^ATTRIBUTE_GROUPS(emu_pcie);$/;"	v
emu_pcie	mt-emu-vgpu.c	/^ATTRIBUTE_GROUPS(emu_pcie);$/;"	v
emu_pcie	mt-emu.h	/^struct emu_pcie{$/;"	s
emu_pcie_attrs	mt-emu-apu.c	/^static struct attribute *emu_pcie_attrs[] =$/;"	v	typeref:struct:attribute	file:
emu_pcie_attrs	mt-emu-gpu.c	/^static struct attribute *emu_pcie_attrs[] =$/;"	v	typeref:struct:attribute	file:
emu_pcie_attrs	mt-emu-vgpu.c	/^static struct attribute *emu_pcie_attrs[] =$/;"	v	typeref:struct:attribute	file:
emu_region	mt-emu.h	/^struct emu_region {$/;"	s
emu_vgpu_err_handler	mt-emu-vgpu.c	/^static const struct pci_error_handlers emu_vgpu_err_handler = {$/;"	v	typeref:struct:pci_error_handlers	file:
emu_vgpu_error_detected	mt-emu-vgpu.c	/^static pci_ers_result_t emu_vgpu_error_detected(struct pci_dev *pdev,$/;"	f	file:
emu_vgpu_error_resume	mt-emu-vgpu.c	/^static void emu_vgpu_error_resume(struct pci_dev *pdev)$/;"	f	file:
emu_vgpu_slot_reset	mt-emu-vgpu.c	/^static pci_ers_result_t emu_vgpu_slot_reset(struct pci_dev *pdev)$/;"	f	file:
fe_ce_pd	comm_define.h	1346;"	d
fe_crg_cfg_pd	comm_define.h	1349;"	d
fe_disp_crg_cfg_pd	comm_define.h	1350;"	d
fe_dp_crg_cfg_pd	comm_define.h	1351;"	d
fe_dsp_pd	comm_define.h	1342;"	d
fe_fec_pd	comm_define.h	1343;"	d
fe_if_clk_pd	comm_define.h	1352;"	d
fe_peri_pclk_pd	comm_define.h	1348;"	d
fe_side_noc_pd	comm_define.h	1344;"	d
fe_stm_pd	comm_define.h	1353;"	d
fe_sub_noc_pd	comm_define.h	1347;"	d
fe_tsgen_pd	comm_define.h	1354;"	d
fe_uart_pd	comm_define.h	1345;"	d
file_to_mtdma	mt-emu.h	/^static inline struct emu_dmabuf *file_to_mtdma(struct file *file)$/;"	f
file_to_pcie	mt-emu.h	/^static inline struct emu_pcie *file_to_pcie(struct file *file)$/;"	f
first_pageno	mm.h	/^int             first_pageno;$/;"	m	struct:page_struct
flags	mt-emu-mtdma-core.h	/^	unsigned long					flags;$/;"	m	struct:mtdma_transfer
free_page_count	mm.h	/^int             free_page_count;$/;"	m	struct:_video_mm_struct
free_pages	mm.h	/^unsigned long   free_pages;$/;"	m	struct:_video_mm_info_struct
free_tree	mm.h	/^avl_node_t*     free_tree;$/;"	m	struct:_video_mm_struct
g_int_dbg_name	mt-emu-ioctl.c	/^static const char* g_int_dbg_name [] = {$/;"	v	file:
gen_pa_pool	mmu_init_pagetable.c	/^void gen_pa_pool(void) {$/;"	f
gen_page_desc	mmu_init_pagetable.c	/^void gen_page_desc(uint64_t vpage, uint8_t ctxt_id, uint8_t va_pool_index, uint8_t page_size, uint8_t entry_valid, void *vaddr) {$/;"	f
gen_va_page_size	mmu_init_pagetable.c	/^void gen_va_page_size(void) {$/;"	f
gen_va_pool	mmu_init_pagetable.c	/^void gen_va_pool(void) {$/;"	f
get_balance_factor	mm.c	/^    get_balance_factor($/;"	f	file:
gpu_eata_common_init	eata_api.c	/^static void gpu_eata_common_init(struct emu_pcie *emu_pcie, int gpu_idx) {$/;"	f	file:
gpu_eata_desc_dis	eata_api.c	/^void gpu_eata_desc_dis(struct emu_pcie *emu_pcie, int idx, int vf, uint64_t src_addr) {$/;"	f
gpu_eata_desc_en	eata_api.c	/^void gpu_eata_desc_en(struct emu_pcie *emu_pcie, int idx, int vf, uint64_t src_addr, uint64_t dest_addr) {$/;"	f
gpu_eata_desc_init	eata_api.c	/^void gpu_eata_desc_init(struct emu_pcie *emu_pcie, int gpu_idx) {$/;"	f
gpu_eata_init	eata_api.c	/^void gpu_eata_init(struct emu_pcie *emu_pcie, int gpu_idx) {$/;"	f
gpu_eata_tzc_init	eata_api.c	/^static void gpu_eata_tzc_init(struct emu_pcie *emu_pcie, int gpu_idx) {$/;"	f	file:
greg_u32	mt-emu.h	130;"	d
height	mm.h	/^int     height;$/;"	m	struct:avl_node_struct
host_bd_int_table	mt-emu-intr.c	/^static unsigned int host_bd_int_table[] = {$/;"	v	file:
host_cd_int_table	mt-emu-intr.c	/^static unsigned int host_cd_int_table[] = {$/;"	v	file:
iatu_init	mt-emu-gpu.c	/^static void iatu_init(struct emu_pcie *emu_pcie) {$/;"	f	file:
id	mt-emu-mtdma-core.h	/^	int							id;$/;"	m	struct:mtdma_chan
id	mt-emu-mtdma-core.h	/^	int					id;$/;"	m	struct:mtdma_chip
info	mt-emu-mtdma-core.h	/^	struct mtdma_chan_info    info;$/;"	m	struct:mtdma_chan	typeref:struct:mtdma_chan::mtdma_chan_info
info	mt-emu.h	/^	struct mtdma_chan_info    info;$/;"	m	struct:dma_bare_ch	typeref:struct:dma_bare_ch::mtdma_chan_info
int_done	mt-emu.h	/^	struct completion      int_done;$/;"	m	struct:dma_bare_ch	typeref:struct:dma_bare_ch::completion
int_done	mt-emu.h	/^	struct completion  int_done[QY_INT_SRC_MAX_NUM];$/;"	m	struct:emu_pcie	typeref:struct:emu_pcie::completion
int_error	mt-emu.h	/^	u8                     int_error;$/;"	m	struct:dma_bare_ch
int_mutex	mt-emu.h	/^	struct mutex           int_mutex;$/;"	m	struct:dma_bare_ch	typeref:struct:dma_bare_ch::mutex
int_mutex	mt-emu.h	/^	struct mutex       int_mutex[QY_INT_SRC_MAX_NUM];$/;"	m	struct:emu_pcie	typeref:struct:emu_pcie::mutex
int_num	mt-emu.h	/^	volatile u32       int_num[QY_INT_SRC_MAX_NUM];$/;"	m	struct:emu_pcie
int_total_num	mt-emu.h	/^	u32                int_total_num[3];$/;"	m	struct:emu_pcie
intd_ctrl	qy_intd.h	/^static inline void intd_ctrl(void __iomem *base, uint32_t glb_enable) {$/;"	f
intd_en_target_error	qy_intd.h	/^static inline void intd_en_target_error(void __iomem *base, uint8_t targets) {$/;"	f
intd_pcie_set_sgi_simple	qy_intd.h	/^static inline void intd_pcie_set_sgi_simple(void __iomem *base, int i, uint8_t target, uint8_t en) {$/;"	f
intd_pcie_set_spi_simple	qy_intd.h	/^static inline void intd_pcie_set_spi_simple(void __iomem *base, int i, uint8_t target, uint8_t en) {$/;"	f
intd_rd_error_sts	qy_intd.h	/^static inline uint32_t intd_rd_error_sts(void __iomem *base, int i) {$/;"	f
intd_rd_sgi_sts	qy_intd.h	/^static inline uint32_t intd_rd_sgi_sts(void __iomem *base) {$/;"	f
intd_rd_spi_sts	qy_intd.h	/^static inline uint32_t intd_rd_spi_sts(void __iomem *base, int i) {$/;"	f
intd_rd_target_error_sts	qy_intd.h	/^static inline uint32_t intd_rd_target_error_sts(void __iomem *base) {$/;"	f
intd_rd_target_sts	qy_intd.h	/^static inline uint32_t intd_rd_target_sts(void __iomem *base, int i, int j) {$/;"	f
intd_set_sgi	qy_intd.h	/^static inline void intd_set_sgi(void __iomem *base, int i, uint8_t lock, uint8_t key_p, uint8_t key, uint8_t plc, uint8_t target, uint8_t event, uint8_t en) {$/;"	f
intd_set_spi	qy_intd.h	/^static inline void intd_set_spi(void __iomem *base, int i, uint8_t lock, uint8_t key_p, uint8_t key, uint8_t plc, uint8_t target, uint8_t en) {$/;"	f
io_mutex	mt-emu.h	/^	struct mutex       io_mutex;$/;"	m	struct:emu_pcie	typeref:struct:emu_pcie::mutex
irq_allocated	mt-emu.h	/^	bool		       irq_allocated[QY_VECTORS_MAX];$/;"	m	struct:emu_pcie
irq_init	mt-emu-ioctl.c	/^int irq_init(struct emu_pcie *emu_pcie, int type, int test_mode) {$/;"	f
irq_lock	mt-emu.h	/^	spinlock_t         irq_lock;$/;"	m	struct:emu_pcie
irq_test_mode	mt-emu.h	/^	u32                irq_test_mode;$/;"	m	struct:emu_pcie
irq_type	mt-emu.h	/^	u32                irq_type;$/;"	m	struct:emu_pcie
irq_vector	mt-emu.h	/^	int                irq_vector;$/;"	m	struct:emu_pcie
isr	mt-emu-mtdma-core.h	/^	void  						(*isr)(void *mtdma, int ch, int read);$/;"	m	struct:mtdma
isr_dmabare	mt-emu.h	/^	bool               isr_dmabare;$/;"	m	struct:emu_pcie
key	mm.c	/^    int     key;$/;"	m	struct:avl_node_data_struct	file:
key	mm.h	/^vmem_key_t   key;$/;"	m	struct:avl_node_struct
l0	mt-emu-drv.h	/^	unsigned long  l0;$/;"	m	struct:mt_emu_param
l1	mt-emu-drv.h	/^	unsigned long  l1;$/;"	m	struct:mt_emu_param
laddr	mt-emu-drv.h	/^	unsigned long long laddr;$/;"	m	struct:mtdma_rw
lar	mt-emu-mtdma-bare.h	/^	} lar;$/;"	m	struct:dma_ch_desc	typeref:union:dma_ch_desc::__anon5
left	mm.h	/^struct avl_node_struct* left;$/;"	m	struct:avl_node_struct	typeref:struct:avl_node_struct::avl_node_struct
len	mt-emu-mtdma-core.h	/^	unsigned int				len;$/;"	m	struct:mtdma_sg
list	mt-emu-mtdma-core.h	/^	struct list_head		list;$/;"	m	struct:mtdma_burst	typeref:struct:mtdma_burst::list_head
list	mt-emu-mtdma-core.h	/^	struct list_head		list;$/;"	m	struct:mtdma_chunk	typeref:struct:mtdma_chunk::list_head
ll_laddr	mt-emu-mtdma-core.h	/^	u64							ll_laddr; \/* Link list local chip address for the mtdma *\/$/;"	m	struct:mtdma_chan_info
ll_laddr	mt-emu.h	/^	u64							ll_laddr; \/* Link list local chip address for the dma *\/$/;"	m	struct:mtdma_chan_info
ll_laddr_system	mt-emu-mtdma-core.h	/^	u64				ll_laddr_system;$/;"	m	struct:mtdma_chan_info
ll_laddr_system	mt-emu.h	/^	u64					ll_laddr_system;$/;"	m	struct:mtdma_chan_info
ll_max	mt-emu-mtdma-core.h	/^	u32							ll_max;$/;"	m	struct:mtdma_chan_info
ll_max	mt-emu.h	/^	u32							ll_max;$/;"	m	struct:mtdma_chan_info
ll_region	mt-emu-mtdma-core.h	/^	struct mtdma_region	ll_region;	\/* Linked list *\/$/;"	m	struct:mtdma_chunk	typeref:struct:mtdma_chunk::mtdma_region
ll_vaddr	mt-emu-mtdma-core.h	/^	void __iomem                *ll_vaddr; \/* Link list virtul address for the mtdma *\/$/;"	m	struct:mtdma_chan_info
ll_vaddr	mt-emu.h	/^	void __iomem				*ll_vaddr; \/* Link list virtul address for the mtdma *\/$/;"	m	struct:mtdma_chan_info
ll_vaddr_system	mt-emu-mtdma-core.h	/^	void 				*ll_vaddr_system;$/;"	m	struct:mtdma_chan_info
ll_vaddr_system	mt-emu.h	/^	void					*ll_vaddr_system;$/;"	m	struct:mtdma_chan_info
lock	mt-emu-mtdma-core.h	/^	raw_spinlock_t				lock;		\/* Only for legacy *\/$/;"	m	struct:mtdma
lock	virt-dma.h	/^	spinlock_t lock;$/;"	m	struct:virt_dma_chan
lsb	mt-emu-mtdma-bare.h	/^			uint32_t lsb;$/;"	m	struct:dma_ch_desc::__anon1::__anon2
lsb	mt-emu-mtdma-bare.h	/^			uint32_t lsb;$/;"	m	struct:dma_ch_desc::__anon3::__anon4
lsb	mt-emu-mtdma-bare.h	/^			uint32_t lsb;$/;"	m	struct:dma_ch_desc::__anon5::__anon6
make_avl_node	mm.c	/^ make_avl_node($/;"	f	file:
map_exp_rom	mt-emu-ioctl.c	/^static void __iomem *map_exp_rom(struct pci_dev *pdev, size_t *size)$/;"	f	file:
map_pci_rom_bar	mt-emu-gpu.c	/^void __iomem *map_pci_rom_bar(struct pci_dev *pdev) {$/;"	f
md	mt-emu-mtdma-core.h	/^	struct mtdma		*md;$/;"	m	struct:mtdma_chip	typeref:struct:mtdma_chip::mtdma
mem_size	mm.h	/^unsigned long   mem_size;$/;"	m	struct:_video_mm_struct
meta_protect	mmu_init_pagetable.h	/^	uint64_t 	meta_protect;$/;"	m	struct:__anon13
miscdev	mt-emu.h	/^	struct miscdevice	miscdev;$/;"	m	struct:emu_dmabuf	typeref:struct:emu_dmabuf::miscdevice
miscdev	mt-emu.h	/^	struct miscdevice  miscdev;$/;"	m	struct:emu_pcie	typeref:struct:emu_pcie::miscdevice
mmu_init_pagetable	mmu_init_pagetable.c	/^void mmu_init_pagetable(void *vaddr) {$/;"	f
msb	mt-emu-mtdma-bare.h	/^			uint32_t msb;$/;"	m	struct:dma_ch_desc::__anon1::__anon2
msb	mt-emu-mtdma-bare.h	/^			uint32_t msb;$/;"	m	struct:dma_ch_desc::__anon3::__anon4
msb	mt-emu-mtdma-bare.h	/^			uint32_t msb;$/;"	m	struct:dma_ch_desc::__anon5::__anon6
mt_emu_param	mt-emu-drv.h	/^struct mt_emu_param {$/;"	s
mt_emu_vf_enable	mt-emu-gpu.c	/^static void mt_emu_vf_enable(struct emu_pcie *emu_pcie, int num) {$/;"	f	file:
mt_pci_find_vsec_capability	mt-emu-gpu.c	/^static u16 mt_pci_find_vsec_capability(struct pci_dev *dev, u16 vendor, int cap)$/;"	f	file:
mt_test_fops	mt-emu-apu.c	/^static const struct file_operations mt_test_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_test_fops	mt-emu-gpu.c	/^static const struct file_operations mt_test_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_test_fops	mt-emu-vgpu.c	/^static const struct file_operations mt_test_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_test_ioctl	mt-emu-ioctl.c	/^long mt_test_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f
mt_test_mmap	mt-emu-ioctl.c	/^int mt_test_mmap(struct file *file, struct vm_area_struct *vma)$/;"	f
mt_test_open	mt-emu-ioctl.c	/^int mt_test_open(struct inode *inode, struct file *file)$/;"	f
mt_test_read	mt-emu-ioctl.c	/^ssize_t mt_test_read(struct file *file, char __user *buf,$/;"	f
mt_test_release	mt-emu-ioctl.c	/^int mt_test_release(struct inode *inode, struct file *file)$/;"	f
mt_test_write	mt-emu-ioctl.c	/^ssize_t mt_test_write(struct file *file, const char __user *buf,$/;"	f
mtdma	mt-emu-mtdma-core.h	/^struct mtdma {$/;"	s
mtdma_abort_interrupt	mt-emu-mtdma-core.c	/^static void mtdma_abort_interrupt(struct mtdma_chan *chan)$/;"	f	file:
mtdma_alloc_burst	mt-emu-mtdma-core.c	/^static struct mtdma_burst *mtdma_alloc_burst(struct mtdma_chunk *chunk)$/;"	f	file:
mtdma_alloc_chan_resources	mt-emu-mtdma-core.c	/^static int mtdma_alloc_chan_resources(struct dma_chan *dchan)$/;"	f	file:
mtdma_alloc_chunk	mt-emu-mtdma-core.c	/^static struct mtdma_chunk *mtdma_alloc_chunk(struct mtdma_desc *desc)$/;"	f	file:
mtdma_alloc_desc	mt-emu-mtdma-core.c	/^static struct mtdma_desc *mtdma_alloc_desc(struct mtdma_chan *chan)$/;"	f	file:
mtdma_bare_init	mt-emu-mtdma-bare.c	/^void mtdma_bare_init(struct dma_bare *dma_bare, struct mtdma_info *info) {$/;"	f
mtdma_bare_init_vf	mt-emu-mtdma-bare.c	/^void mtdma_bare_init_vf(struct dma_bare *dma_bare, struct mtdma_info *info, int devfn) {$/;"	f
mtdma_burst	mt-emu-mtdma-core.h	/^struct mtdma_burst {$/;"	s
mtdma_chan	mt-emu-mtdma-core.h	/^struct mtdma_chan {$/;"	s
mtdma_chan_info	mt-emu-mtdma-core.h	/^struct mtdma_chan_info {$/;"	s
mtdma_chan_info	mt-emu.h	/^struct mtdma_chan_info {$/;"	s
mtdma_channel_setup	mt-emu-mtdma-core.c	/^static int mtdma_channel_setup(struct mtdma_chip *chip)$/;"	f	file:
mtdma_chip	mt-emu-mtdma-core.h	/^struct mtdma_chip {$/;"	s
mtdma_chip	mt-emu.h	/^	struct mtdma_chip         *mtdma_chip;$/;"	m	struct:emu_mtdma	typeref:struct:emu_mtdma::mtdma_chip
mtdma_chunk	mt-emu-mtdma-core.h	/^struct mtdma_chunk {$/;"	s
mtdma_comm_init	mt-emu-mtdma-bare.c	/^void mtdma_comm_init(void __iomem * mtdma_comm_vaddr, int vf_num) {$/;"	f
mtdma_comm_vaddr	mt-emu.h	/^	void __iomem		*mtdma_comm_vaddr; \/* Registers region vaddr *\/$/;"	m	struct:emu_pcie
mtdma_desc	mt-emu-mtdma-core.h	/^struct mtdma_desc {$/;"	s
mtdma_device_config	mt-emu-mtdma-core.c	/^static int mtdma_device_config(struct dma_chan *dchan,$/;"	f	file:
mtdma_device_issue_pending	mt-emu-mtdma-core.c	/^static void mtdma_device_issue_pending(struct dma_chan *dchan)$/;"	f	file:
mtdma_device_prep_slave_sg	mt-emu-mtdma-core.c	/^mtdma_device_prep_slave_sg(struct dma_chan *dchan, struct scatterlist *sgl,$/;"	f	file:
mtdma_device_terminate_all	mt-emu-mtdma-core.c	/^static int mtdma_device_terminate_all(struct dma_chan *dchan)$/;"	f	file:
mtdma_device_transfer	mt-emu-mtdma-core.c	/^mtdma_device_transfer(struct mtdma_transfer *xfer)$/;"	f	file:
mtdma_device_tx_status	mt-emu-mtdma-core.c	/^mtdma_device_tx_status(struct dma_chan *dchan, dma_cookie_t cookie,$/;"	f	file:
mtdma_done_interrupt	mt-emu-mtdma-core.c	/^static void mtdma_done_interrupt(struct mtdma_chan *chan)$/;"	f	file:
mtdma_eata_common_init	eata_api.c	/^static void mtdma_eata_common_init(struct emu_pcie *emu_pcie) {$/;"	f	file:
mtdma_eata_desc_dis	eata_api.c	/^void mtdma_eata_desc_dis(struct emu_pcie *emu_pcie, int vf, uint64_t src_addr) {$/;"	f
mtdma_eata_desc_en	eata_api.c	/^void mtdma_eata_desc_en(struct emu_pcie *emu_pcie, int vf, uint64_t src_addr, uint64_t dest_addr) {$/;"	f
mtdma_eata_desc_init	eata_api.c	/^void mtdma_eata_desc_init(struct emu_pcie *emu_pcie) {$/;"	f
mtdma_eata_init	eata_api.c	/^void mtdma_eata_init(struct emu_pcie *emu_pcie) {$/;"	f
mtdma_eata_tzc_init	eata_api.c	/^static void mtdma_eata_tzc_init(struct emu_pcie *emu_pcie) {$/;"	f	file:
mtdma_free_burst	mt-emu-mtdma-core.c	/^static void mtdma_free_burst(struct mtdma_chunk *chunk)$/;"	f	file:
mtdma_free_chan_resources	mt-emu-mtdma-core.c	/^static void mtdma_free_chan_resources(struct dma_chan *dchan)$/;"	f	file:
mtdma_free_chunk	mt-emu-mtdma-core.c	/^static void mtdma_free_chunk(struct mtdma_desc *desc)$/;"	f	file:
mtdma_free_desc	mt-emu-mtdma-core.c	/^static void mtdma_free_desc(struct mtdma_desc *desc)$/;"	f	file:
mtdma_info	mt-emu.h	/^struct mtdma_info {$/;"	s
mtdma_isr	mt-emu-mtdma-core.c	/^static void mtdma_isr(void *data, int ch, int read)$/;"	f	file:
mtdma_paddr	mt-emu.h	/^	u64					mtdma_paddr;$/;"	m	struct:emu_dmabuf
mtdma_probe	mt-emu-mtdma-core.c	/^EXPORT_SYMBOL_GPL(mtdma_probe);$/;"	v
mtdma_probe	mt-emu-mtdma-core.c	/^int mtdma_probe(struct mtdma_chip *chip)$/;"	f
mtdma_region	mt-emu-mtdma-core.h	/^struct mtdma_region {$/;"	s
mtdma_remove	mt-emu-mtdma-core.c	/^EXPORT_SYMBOL_GPL(mtdma_remove);$/;"	v
mtdma_remove	mt-emu-mtdma-core.c	/^int mtdma_remove(struct mtdma_chip *chip)$/;"	f
mtdma_request	mt-emu-mtdma-core.h	/^enum mtdma_request {$/;"	g
mtdma_rw	mt-emu-drv.h	/^struct mtdma_rw {$/;"	s
mtdma_sg	mt-emu-mtdma-core.h	/^struct mtdma_sg {$/;"	s
mtdma_size	mt-emu.h	/^	u64                	mtdma_size;$/;"	m	struct:emu_dmabuf
mtdma_start_transfer	mt-emu-mtdma-core.c	/^static void mtdma_start_transfer(struct mtdma_chan *chan)$/;"	f	file:
mtdma_status	mt-emu-mtdma-core.h	/^enum mtdma_status {$/;"	g
mtdma_test_callback	mt-emu-mtdma-test.c	/^static void mtdma_test_callback(void *arg)$/;"	f	file:
mtdma_transfer	mt-emu-mtdma-core.h	/^struct mtdma_transfer {$/;"	s
mtdma_v0_core_ch_status	mt-emu-mtdma-core.c	/^static enum dma_status mtdma_v0_core_ch_status(struct mtdma_chan *chan)$/;"	f	file:
mtdma_v0_core_device_config	mt-emu-mtdma-core.c	/^static int mtdma_v0_core_device_config(struct mtdma_chan *chan)$/;"	f	file:
mtdma_v0_core_off	mt-emu-mtdma-core.c	/^static void mtdma_v0_core_off(struct mtdma *md)$/;"	f	file:
mtdma_v0_core_start	mt-emu-mtdma-core.c	/^static void mtdma_v0_core_start(struct mtdma_chunk *chunk, bool first)$/;"	f	file:
mtdma_v0_core_write_chunk	mt-emu-mtdma-core.c	/^static void mtdma_v0_core_write_chunk(struct mtdma_chunk *chunk)$/;"	f	file:
mtdma_vaddr	mt-emu.h	/^	void				*mtdma_vaddr;$/;"	m	struct:emu_dmabuf
mtdma_xfer	mt-emu-mtdma-core.h	/^	union mtdma_xfer {$/;"	u	struct:mtdma_transfer
mtdma_xfer	mt-emu-mtdma-test.c	/^static int  mtdma_xfer(struct completion *done, struct dma_chan *chan, enum dma_transfer_direction dir, u64 laddr, struct sg_table *sgt){$/;"	f	file:
mtlink0_noc_main_noc_pd	comm_define.h	1419;"	d
mtlink0_noc_mtlink_apb_pd	comm_define.h	1422;"	d
mtlink0_noc_mtlink_pd	comm_define.h	1420;"	d
mtlink0_noc_pd	comm_define.h	1418;"	d
mtlink0_noc_side_noc_pd	comm_define.h	1421;"	d
mtlink1_noc_main_noc_pd	comm_define.h	1414;"	d
mtlink1_noc_mtlink_apb_pd	comm_define.h	1417;"	d
mtlink1_noc_mtlink_pd	comm_define.h	1415;"	d
mtlink1_noc_pd	comm_define.h	1413;"	d
mtlink1_noc_side_noc_pd	comm_define.h	1416;"	d
mtlink2_noc_main_noc_pd	comm_define.h	1409;"	d
mtlink2_noc_mtlink_apb_pd	comm_define.h	1412;"	d
mtlink2_noc_mtlink_pd	comm_define.h	1410;"	d
mtlink2_noc_pd	comm_define.h	1408;"	d
mtlink2_noc_side_noc_pd	comm_define.h	1411;"	d
mtlink3_noc_main_noc_pd	comm_define.h	1404;"	d
mtlink3_noc_mtlink_apb_pd	comm_define.h	1407;"	d
mtlink3_noc_mtlink_pd	comm_define.h	1405;"	d
mtlink3_noc_pd	comm_define.h	1403;"	d
mtlink3_noc_side_noc_pd	comm_define.h	1406;"	d
name	mt-emu-mtdma-core.h	/^	char						name[20];$/;"	m	struct:mtdma
noc_crgreg_pd	comm_define.h	1478;"	d
noc_ddrcrg0_pd	comm_define.h	1479;"	d
noc_ddrcrg1_pd	comm_define.h	1480;"	d
noc_gpucrg0_pd	comm_define.h	1481;"	d
noc_gpucrg1_pd	comm_define.h	1482;"	d
noc_gpucrg2_pd	comm_define.h	1483;"	d
noc_gpucrg3_pd	comm_define.h	1484;"	d
noc_llc_ch0ctrl_pd	comm_define.h	1512;"	d
noc_llc_ch0peri_pd	comm_define.h	1518;"	d
noc_llc_ch1ctrl_pd	comm_define.h	1513;"	d
noc_llc_ch1peri_pd	comm_define.h	1519;"	d
noc_llc_ch2ctrl_pd	comm_define.h	1514;"	d
noc_llc_ch2peri_pd	comm_define.h	1520;"	d
noc_llc_ch3ctrl_pd	comm_define.h	1515;"	d
noc_llc_ch3peri_pd	comm_define.h	1521;"	d
noc_llc_ch4ctrl_pd	comm_define.h	1516;"	d
noc_llc_ch4peri_pd	comm_define.h	1522;"	d
noc_llc_ch5ctrl_pd	comm_define.h	1517;"	d
noc_llc_ch5peri_pd	comm_define.h	1523;"	d
noc_main_gpu0_pd	comm_define.h	1504;"	d
noc_main_gpu1_pd	comm_define.h	1505;"	d
noc_main_gpu2_pd	comm_define.h	1506;"	d
noc_main_gpu3_pd	comm_define.h	1507;"	d
noc_main_gpu4_pd	comm_define.h	1508;"	d
noc_main_gpu5_pd	comm_define.h	1509;"	d
noc_main_gpu6_pd	comm_define.h	1510;"	d
noc_main_gpu7_pd	comm_define.h	1511;"	d
noc_main_pd	comm_define.h	1503;"	d
noc_side	comm_define.h	1432;"	d
noc_side_disp_pd	comm_define.h	1495;"	d
noc_side_feaud_pd	comm_define.h	1496;"	d
noc_side_gpu0_pd	comm_define.h	1487;"	d
noc_side_gpu1_pd	comm_define.h	1488;"	d
noc_side_gpu2_pd	comm_define.h	1489;"	d
noc_side_gpu3_pd	comm_define.h	1490;"	d
noc_side_gpu4_pd	comm_define.h	1491;"	d
noc_side_gpu5_pd	comm_define.h	1492;"	d
noc_side_gpu6_pd	comm_define.h	1493;"	d
noc_side_gpu7_pd	comm_define.h	1494;"	d
noc_side_mtlink0_pd	comm_define.h	1498;"	d
noc_side_mtlink1_pd	comm_define.h	1499;"	d
noc_side_mtlink2_pd	comm_define.h	1500;"	d
noc_side_mtlink3_pd	comm_define.h	1501;"	d
noc_side_pcie	comm_define.h	1433;"	d
noc_side_sm	comm_define.h	1434;"	d
noc_side_vid_pd	comm_define.h	1497;"	d
noc_sub_disp_pd	comm_define.h	1525;"	d
noc_sub_feaud_pd	comm_define.h	1526;"	d
noc_sub_mtlink0_pd	comm_define.h	1527;"	d
noc_sub_mtlink1_pd	comm_define.h	1528;"	d
noc_sub_mtlink2_pd	comm_define.h	1529;"	d
noc_sub_mtlink3_pd	comm_define.h	1530;"	d
noc_sub_pcie_pd	comm_define.h	1531;"	d
noc_sub_sm_pd	comm_define.h	1532;"	d
noc_sub_vid_pd	comm_define.h	1533;"	d
noc_vidcrg	comm_define.h	1486;"	d
noc_xpu_gpu0_pd	comm_define.h	1536;"	d
noc_xpu_gpu1_pd	comm_define.h	1537;"	d
noc_xpu_gpu2_pd	comm_define.h	1538;"	d
noc_xpu_gpu3_pd	comm_define.h	1539;"	d
noc_xpu_gpu4_pd	comm_define.h	1540;"	d
noc_xpu_gpu5_pd	comm_define.h	1541;"	d
noc_xpu_gpu6_pd	comm_define.h	1542;"	d
noc_xpu_gpu7_pd	comm_define.h	1543;"	d
noc_xpu_pd	comm_define.h	1535;"	d
node	virt-dma.h	/^	struct list_head node;$/;"	m	struct:virt_dma_desc	typeref:struct:virt_dma_desc::list_head
num_pages	mm.h	/^int             num_pages;$/;"	m	struct:_video_mm_struct
pa_page_ass	mmu_init_pagetable.c	/^uint64_t pa_page_ass[MMU_MAX_CTXT_NUM][MMU_MAX_VA_POOL_NUM];$/;"	v
pa_pool	mmu_init_pagetable.c	/^uint64_t pa_pool[MMU_MAX_CTXT_NUM][MMU_MAX_PA_POOL_NUM];$/;"	v
paddr	mt-emu-mtdma-core.h	/^	u64						paddr;$/;"	m	struct:mtdma_region
paddr	mt-emu.h	/^	phys_addr_t			paddr;$/;"	m	struct:emu_region
page	mm.c	/^    page_t* page;$/;"	m	struct:avl_node_data_struct	file:
page	mm.h	/^page_t* page;$/;"	m	struct:avl_node_struct
page_list	mm.h	/^page_t*         page_list;$/;"	m	struct:_video_mm_struct
page_size	mm.h	/^unsigned long   page_size;$/;"	m	struct:_video_mm_info_struct
page_size	mmu_init_pagetable.h	/^        uint64_t        page_size;$/;"	m	struct:__anon14
page_size_e	mmu_init_pagetable.h	/^}page_size_e;$/;"	t	typeref:enum:__anon12
page_size_flag	mmu_init_pagetable.h	/^	uint64_t	page_size_flag;$/;"	m	struct:__anon16
page_struct	mm.h	/^typedef struct page_struct {$/;"	s
page_t	mm.h	/^} page_t;$/;"	t	typeref:struct:page_struct
pageno	mm.h	/^int             pageno;$/;"	m	struct:page_struct
pc_addr_ass	mmu_init_pagetable.c	/^uint64_t pc_addr_ass[MMU_MAX_CTXT_NUM][MMU_MAX_VA_POOL_NUM];$/;"	v
pc_desc	mmu_init_pagetable.c	/^pc_desc_s pc_desc;$/;"	v
pc_desc_s	mmu_init_pagetable.h	/^}pc_desc_s;$/;"	t	typeref:struct:__anon16
pci_rebar_bytes_to_size1	mt-emu-gpu.c	/^static inline int pci_rebar_bytes_to_size1(u64 bytes)$/;"	f	file:
pcid	mt-emu.h	/^	struct pci_dev     *pcid;$/;"	m	struct:emu_pcie	typeref:struct:emu_pcie::pci_dev
pcie_amt_apb_pd	comm_define.h	1339;"	d
pcie_apb_high_pd	comm_define.h	1334;"	d
pcie_apb_pd	comm_define.h	1336;"	d
pcie_apu_probe	mt-emu-apu.c	/^static int pcie_apu_probe(struct pci_dev *pcid, const struct pci_device_id *ent)$/;"	f	file:
pcie_apu_remove	mt-emu-apu.c	/^static void pcie_apu_remove(struct pci_dev *pcid)$/;"	f	file:
pcie_apu_th	mt-emu-ioctl.c	/^void pcie_apu_th(int irq, struct emu_pcie *emu_pcie)$/;"	f
pcie_bd_intr_init	mt-emu-intr.c	/^static void pcie_bd_intr_init(struct emu_pcie *emu_pcie) {$/;"	f	file:
pcie_bd_set_spi	mt-emu-intr.c	/^static void pcie_bd_set_spi(struct emu_pcie *emu_pcie,unsigned int int_no) {$/;"	f	file:
pcie_cd_intr_init	mt-emu-intr.c	/^static void pcie_cd_intr_init(struct emu_pcie *emu_pcie) {$/;"	f	file:
pcie_cd_set_spi	mt-emu-intr.c	/^static void pcie_cd_set_spi(struct emu_pcie *emu_pcie,unsigned int int_no) {$/;"	f	file:
pcie_ce_pd	comm_define.h	1327;"	d
pcie_dbi_pd	comm_define.h	1335;"	d
pcie_disable_inbound_atu	mt-emu.h	/^static void pcie_disable_inbound_atu(struct emu_pcie *emu_pcie, u8 index)$/;"	f
pcie_disable_outbound_atu	mt-emu.h	/^static void pcie_disable_outbound_atu(struct emu_pcie *emu_pcie, u8 index)$/;"	f
pcie_dmac_eata_cfg_pd	comm_define.h	1338;"	d
pcie_dmac_pd	comm_define.h	1328;"	d
pcie_emu_gpu_driver	mt-emu-gpu.c	/^module_pci_driver(pcie_emu_gpu_driver);$/;"	v
pcie_emu_gpu_driver	mt-emu-gpu.c	/^static struct pci_driver pcie_emu_gpu_driver = {$/;"	v	typeref:struct:pci_driver	file:
pcie_emu_gpu_free	mt-emu-gpu.c	/^static void pcie_emu_gpu_free(struct pci_dev *pcid)$/;"	f	file:
pcie_emu_gpu_free_debug_ob	mt-emu-gpu.c	/^static void pcie_emu_gpu_free_debug_ob(struct device * dev){$/;"	f	file:
pcie_emu_gpu_ids	mt-emu-gpu.c	/^static const struct pci_device_id pcie_emu_gpu_ids[] = {$/;"	v	typeref:struct:pci_device_id	file:
pcie_emu_gpu_init_debug_ob	mt-emu-gpu.c	/^static void pcie_emu_gpu_init_debug_ob(struct device * dev){$/;"	f	file:
pcie_emu_gpu_probe	mt-emu-gpu.c	/^static int pcie_emu_gpu_probe(struct pci_dev *pcid, const struct pci_device_id *ent)$/;"	f	file:
pcie_emu_gpu_remove	mt-emu-gpu.c	/^static void pcie_emu_gpu_remove(struct pci_dev *pcid)$/;"	f	file:
pcie_emu_vgpu_driver	mt-emu-vgpu.c	/^module_pci_driver(pcie_emu_vgpu_driver);$/;"	v
pcie_emu_vgpu_driver	mt-emu-vgpu.c	/^static struct pci_driver pcie_emu_vgpu_driver = {$/;"	v	typeref:struct:pci_driver	file:
pcie_emu_vgpu_free	mt-emu-vgpu.c	/^static void pcie_emu_vgpu_free(struct pci_dev *pcid)$/;"	f	file:
pcie_emu_vgpu_id_table	mt-emu-vgpu.c	/^static const struct pci_device_id pcie_emu_vgpu_id_table[] = {$/;"	v	typeref:struct:pci_device_id	file:
pcie_emu_vgpu_probe	mt-emu-vgpu.c	/^static int pcie_emu_vgpu_probe(struct pci_dev *pcid, const struct pci_device_id *pid)$/;"	f	file:
pcie_emu_vgpu_remove	mt-emu-vgpu.c	/^static void pcie_emu_vgpu_remove(struct pci_dev *pcid)$/;"	f	file:
pcie_gpu_th	mt-emu-ioctl.c	/^void pcie_gpu_th(int irq, struct emu_pcie *emu_pcie)$/;"	f
pcie_intr_init	mt-emu-intr.c	/^void pcie_intr_init(struct emu_pcie *emu_pcie) {$/;"	f
pcie_ls_ids	mt-emu-apu.c	/^static const struct pci_device_id pcie_ls_ids[] = {$/;"	v	typeref:struct:pci_device_id	file:
pcie_m1_pd	comm_define.h	1330;"	d
pcie_m_pd	comm_define.h	1329;"	d
pcie_memcpy	mmu_init_pagetable.c	/^void pcie_memcpy(uint64_t addr, void *data_addr, size_t n) {$/;"	f
pcie_mmu_cfg_init	mmu_init_pagetable.c	/^void pcie_mmu_cfg_init(uint8_t ctxt_id, void *vaddr){$/;"	f
pcie_mmu_init	mmu_init_pagetable.c	/^void pcie_mmu_init(void *reg_vaddr, void *ddr_vaddr) {$/;"	f
pcie_plic_pd	comm_define.h	1337;"	d
pcie_prog_inbound_atu	mt-emu.h	/^static void pcie_prog_inbound_atu(struct emu_pcie *emu_pcie, u8 index, u8 func, u8 bar, u64 local_addr)$/;"	f
pcie_prog_inbound_atu_vf	mt-emu.h	/^static void pcie_prog_inbound_atu_vf(struct emu_pcie *emu_pcie, u8 index, u8 func, u8 bar, u64 local_addr)$/;"	f
pcie_prog_inbound_atu_vf_seperate	mt-emu.h	/^static void pcie_prog_inbound_atu_vf_seperate(struct emu_pcie *emu_pcie, u8 index, u8 func, u8 bar, u64 local_addr)$/;"	f
pcie_prog_outbound_atu	mt-emu.h	/^static void pcie_prog_outbound_atu(struct emu_pcie *emu_pcie, u8 index, u8 func, u64 local_addr, u64 remote_addr, u64 size)$/;"	f
pcie_qy_driver	mt-emu-apu.c	/^module_pci_driver(pcie_qy_driver);$/;"	v
pcie_qy_driver	mt-emu-apu.c	/^static struct pci_driver pcie_qy_driver = {$/;"	v	typeref:struct:pci_driver	file:
pcie_qy_free	mt-emu-apu.c	/^static void pcie_qy_free(struct pci_dev *pcid)$/;"	f	file:
pcie_side_noc_pd	comm_define.h	1332;"	d
pcie_sms_pcie_cfg_pd	comm_define.h	1331;"	d
pcie_sub_noc_pd	comm_define.h	1333;"	d
pcie_th	mt-emu-ioctl.c	/^irqreturn_t pcie_th(int irq_nr, void *t) {$/;"	f
pcie_tzc_apb_pd	comm_define.h	1340;"	d
pcie_vgpu_th	mt-emu-ioctl.c	/^void pcie_vgpu_th(int irq, struct emu_pcie *emu_pcie)$/;"	f
pd_addr_ass	mmu_init_pagetable.c	/^uint64_t pd_addr_ass[MMU_MAX_CTXT_NUM][MMU_MAX_VA_POOL_NUM];$/;"	v
pd_base_addr	mmu_init_pagetable.h	/^        uint64_t        pd_base_addr;$/;"	m	struct:__anon15
pd_base_ass	mmu_init_pagetable.c	/^uint64_t pd_base_ass[MMU_MAX_CTXT_NUM][MMU_MAX_VA_POOL_NUM];$/;"	v
pd_desc	mmu_init_pagetable.c	/^pd_desc_s pd_desc;$/;"	v
pd_desc_s	mmu_init_pagetable.h	/^}pd_desc_s;$/;"	t	typeref:struct:__anon14
physical_page	mmu_init_pagetable.h	/^	uint64_t 	physical_page;$/;"	m	struct:__anon13
pr_addr_ass	mmu_init_pagetable.c	/^uint64_t pr_addr_ass[MMU_MAX_CTXT_NUM][MMU_MAX_VA_POOL_NUM];$/;"	v
pr_base_addr	mmu_init_pagetable.h	/^	uint64_t 	pr_base_addr;$/;"	m	struct:__anon16
pr_base_ass	mmu_init_pagetable.c	/^uint64_t pr_base_ass[MMU_MAX_CTXT_NUM][MMU_MAX_VA_POOL_NUM];$/;"	v
pr_desc	mmu_init_pagetable.c	/^pr_desc_s pr_desc;$/;"	v
pr_desc_s	mmu_init_pagetable.h	/^}pr_desc_s;$/;"	t	typeref:struct:__anon15
priv_data	mt-emu.h	/^	void               *priv_data;$/;"	m	struct:emu_pcie
pt_addr_ass	mmu_init_pagetable.c	/^uint64_t pt_addr_ass[MMU_MAX_CTXT_NUM][MMU_MAX_VA_POOL_NUM];$/;"	v
pt_base_addr	mmu_init_pagetable.h	/^        uint64_t        pt_base_addr;$/;"	m	struct:__anon14
pt_base_ass	mmu_init_pagetable.c	/^uint64_t pt_base_ass[MMU_MAX_CTXT_NUM][MMU_MAX_VA_POOL_NUM];$/;"	v
pt_desc	mmu_init_pagetable.c	/^pt_desc_s pt_desc;$/;"	v
pt_desc_s	mmu_init_pagetable.h	/^}pt_desc_s;$/;"	t	typeref:struct:__anon13
qy_free_irq	mt-emu-ioctl.c	/^void qy_free_irq(struct emu_pcie *emu_pcie) {$/;"	f
rd_ch	mt-emu.h	/^	struct dma_bare_ch    rd_ch[PCIE_DMA_CH_NUM];$/;"	m	struct:dma_bare	typeref:struct:dma_bare::dma_bare_ch
rd_ch_cnt	mt-emu-mtdma-core.h	/^	u16							rd_ch_cnt;$/;"	m	struct:mtdma
rd_ch_cnt	mt-emu.h	/^	u8				            rd_ch_cnt;$/;"	m	struct:mtdma_info
rd_ch_cnt	mt-emu.h	/^	u8				      rd_ch_cnt;$/;"	m	struct:dma_bare
rd_ch_info	mt-emu.h	/^	struct mtdma_chan_info    rd_ch_info[PCIE_DMA_CH_RD_NUM];$/;"	m	struct:mtdma_info	typeref:struct:mtdma_info::mtdma_chan_info
rd_chan	mt-emu-mtdma-core.h	/^	struct mtdma_chan			rd_chan[MTDMA_MAX_RD_CH];$/;"	m	struct:mtdma	typeref:struct:mtdma::mtdma_chan
rd_mtdma	mt-emu-mtdma-core.h	/^	struct dma_device			rd_mtdma;$/;"	m	struct:mtdma	typeref:struct:mtdma::dma_device
read_only	mmu_init_pagetable.h	/^	uint64_t 	read_only;$/;"	m	struct:__anon13
reg	mt-emu-mtdma-bare.h	/^		uint64_t reg;$/;"	m	union:dma_ch_desc::__anon1
reg	mt-emu-mtdma-bare.h	/^		uint64_t reg;$/;"	m	union:dma_ch_desc::__anon3
reg	mt-emu-mtdma-bare.h	/^		uint64_t reg;$/;"	m	union:dma_ch_desc::__anon5
region	mt-emu.h	/^	struct emu_region  region[7];$/;"	m	struct:emu_pcie	typeref:struct:emu_pcie::emu_region
remove_approx_value	mm.c	/^remove_approx_value($/;"	f	file:
request	mt-emu-mtdma-core.h	/^	enum mtdma_request		request;$/;"	m	struct:mtdma_chan	typeref:enum:mtdma_chan::mtdma_request
reserved0	mmu_init_pagetable.h	/^	uint64_t 	reserved0;$/;"	m	struct:__anon13
reserved0	mmu_init_pagetable.h	/^	uint64_t 	reserved0;$/;"	m	struct:__anon16
reserved0	mmu_init_pagetable.h	/^        uint64_t        reserved0;$/;"	m	struct:__anon14
reserved0	mmu_init_pagetable.h	/^        uint64_t        reserved0;$/;"	m	struct:__anon15
reserved1	mmu_init_pagetable.h	/^	uint64_t	reserved1;$/;"	m	struct:__anon16
reserved1	mmu_init_pagetable.h	/^	uint64_t 	reserved1;$/;"	m	struct:__anon13
reserved1	mmu_init_pagetable.h	/^        uint64_t        reserved1;$/;"	m	struct:__anon14
reserved1	mmu_init_pagetable.h	/^        uint64_t        reserved1;$/;"	m	struct:__anon15
reserved2	mmu_init_pagetable.h	/^	uint64_t 	reserved2;$/;"	m	struct:__anon13
resize_fb_bar	mt-emu-gpu.c	/^static int resize_fb_bar(struct pci_dev *pcid, u64 size)$/;"	f	file:
resize_pcie_bar	mt-emu-gpu.c	/^static int resize_pcie_bar(struct pci_dev *pdev, u64 new_size)$/;"	f	file:
rg_vaddr	mt-emu-mtdma-core.h	/^	void __iomem                *rg_vaddr; \/* Registers region vaddr *\/$/;"	m	struct:mtdma_chan_info
rg_vaddr	mt-emu.h	/^	void __iomem				*rg_vaddr; \/* Registers region vaddr *\/$/;"	m	struct:mtdma_chan_info
right	mm.h	/^struct avl_node_struct* right;$/;"	m	struct:avl_node_struct	typeref:struct:avl_node_struct::avl_node_struct
rotation_dir_t	mm.c	/^} rotation_dir_t;$/;"	t	typeref:enum:__anon11	file:
rotation_left	mm.c	/^rotation_left($/;"	f	file:
rotation_right	mm.c	/^rotation_right($/;"	f	file:
rxslavemap	mt-emu-mtdma-core.h	/^	struct dma_slave_map rxslavemap;$/;"	m	struct:mtdma_chip	typeref:struct:mtdma_chip::dma_slave_map
sar	mt-emu-drv.h	/^	unsigned long long sar;$/;"	m	struct:dma_bare_rw
sar	mt-emu-mtdma-bare.h	/^	} sar;$/;"	m	struct:dma_ch_desc	typeref:union:dma_ch_desc::__anon1
sar	mt-emu-mtdma-core.h	/^	u64						sar;$/;"	m	struct:mtdma_burst
sem_rd	mt-emu.h	/^	struct semaphore 		    sem_rd[PCIE_DMA_CH_RD_NUM];$/;"	m	struct:emu_mtdma	typeref:struct:emu_mtdma::semaphore
sem_wr	mt-emu.h	/^	struct semaphore 		    sem_wr[PCIE_DMA_CH_WR_NUM];$/;"	m	struct:emu_mtdma	typeref:struct:emu_mtdma::semaphore
set_bd_intmux_grp_en	mt-emu-intr.c	/^static void set_bd_intmux_grp_en(struct emu_pcie *emu_pcie,unsigned int wdata) {$/;"	f	file:
set_bd_intmux_mux_en	mt-emu-intr.c	/^static void set_bd_intmux_mux_en(struct emu_pcie *emu_pcie,unsigned int reg_idx, unsigned int wdata) {$/;"	f	file:
set_blocks_alloc	mm.c	/^set_blocks_alloc($/;"	f	file:
set_blocks_free	mm.c	/^set_blocks_free($/;"	f	file:
set_cd_intmux_grp_en	mt-emu-intr.c	/^static void set_cd_intmux_grp_en(struct emu_pcie *emu_pcie,unsigned int wdata) {$/;"	f	file:
set_cd_intmux_mux_en	mt-emu-intr.c	/^static void set_cd_intmux_mux_en(struct emu_pcie *emu_pcie,unsigned int reg_idx, unsigned int wdata) {$/;"	f	file:
setup_page_desc	mmu_init_pagetable.c	/^void setup_page_desc(void *vaddr) {$/;"	f
sg	mt-emu-mtdma-core.h	/^		struct mtdma_sg			sg;$/;"	m	union:mtdma_transfer::mtdma_xfer	typeref:struct:mtdma_transfer::mtdma_xfer::mtdma_sg
sgl	mt-emu-mtdma-core.h	/^	struct scatterlist			*sgl;$/;"	m	struct:mtdma_sg	typeref:struct:mtdma_sg::scatterlist
show_bar	mt-emu-apu.c	/^static ssize_t show_bar(struct device *dev, struct device_attribute *attr, char *buf, int bar)$/;"	f	file:
show_bar	mt-emu-gpu.c	/^static ssize_t show_bar(struct device *dev, struct device_attribute *attr, char *buf, int bar)$/;"	f	file:
show_bar	mt-emu-vgpu.c	/^static ssize_t show_bar(struct device *dev, struct device_attribute *attr, char *buf, int bar)$/;"	f	file:
show_bar0	mt-emu-apu.c	/^static ssize_t show_bar0(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
show_bar0	mt-emu-dmabuf.c	/^static ssize_t show_bar0(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
show_bar0	mt-emu-gpu.c	/^static ssize_t show_bar0(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
show_bar0	mt-emu-vgpu.c	/^static ssize_t show_bar0(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
show_bar2	mt-emu-apu.c	/^static ssize_t show_bar2(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
show_bar2	mt-emu-gpu.c	/^static ssize_t show_bar2(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
show_bar2	mt-emu-vgpu.c	/^static ssize_t show_bar2(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
show_bar4	mt-emu-gpu.c	/^static ssize_t show_bar4(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
show_bar6	mt-emu-gpu.c	/^static ssize_t show_bar6(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
show_version	mt-emu-apu.c	/^static ssize_t show_version(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
show_version	mt-emu-dmabuf.c	/^static ssize_t show_version(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
show_version	mt-emu-gpu.c	/^static ssize_t show_version(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
show_version	mt-emu-vgpu.c	/^static ssize_t show_version(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
show_vf	mt-emu-gpu.c	/^static ssize_t show_vf(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
size	mt-emu-drv.h	/^	unsigned int size; \/\/bytes$/;"	m	struct:dma_bare_rw
size	mt-emu-drv.h	/^	unsigned long long size;$/;"	m	struct:mtdma_rw
size	mt-emu.h	/^	resource_size_t     size;$/;"	m	struct:emu_region
sms_amt_apb_pd	comm_define.h	1316;"	d
sms_bif_apb_pd	comm_define.h	1302;"	d
sms_bif_pd	comm_define.h	1294;"	d
sms_clkrst_apb_pd	comm_define.h	1303;"	d
sms_coresight_apb_pd	comm_define.h	1304;"	d
sms_coresight_dap_pd	comm_define.h	1295;"	d
sms_coresight_trace_pd	comm_define.h	1296;"	d
sms_dmac_apb_pd	comm_define.h	1305;"	d
sms_dmac_pd	comm_define.h	1297;"	d
sms_efuse_apb_pd	comm_define.h	1306;"	d
sms_gic_pd	comm_define.h	1307;"	d
sms_i2c0_apb_pd	comm_define.h	1308;"	d
sms_i2c1_apb_pd	comm_define.h	1309;"	d
sms_i2cs_apb_pd	comm_define.h	1310;"	d
sms_int_dist_apb_pd	comm_define.h	1311;"	d
sms_noc_fast_pd	comm_define.h	1325;"	d
sms_pad_apb_pd	comm_define.h	1312;"	d
sms_pcie_cfg_pd	comm_define.h	1317;"	d
sms_pwm_s_apb_pd	comm_define.h	1313;"	d
sms_qspi_pd	comm_define.h	1314;"	d
sms_romc_pd	comm_define.h	1315;"	d
sms_security0_pd	comm_define.h	1298;"	d
sms_side_noc_pd	comm_define.h	1299;"	d
sms_sramc0_pd	comm_define.h	1321;"	d
sms_sramc1_pd	comm_define.h	1322;"	d
sms_sub_noc_pd	comm_define.h	1318;"	d
sms_timer_apb_pd	comm_define.h	1323;"	d
sms_tsgen_apb_pd	comm_define.h	1319;"	d
sms_tzc_apb_pd	comm_define.h	1320;"	d
sms_uart_apb_pd	comm_define.h	1324;"	d
sms_uart_pd	comm_define.h	1300;"	d
sreg_u32	mt-emu.h	126;"	d
status	mt-emu-mtdma-core.h	/^	enum mtdma_status			status;$/;"	m	struct:mtdma_chan	typeref:enum:mtdma_chan::mtdma_status
sz	mt-emu-mtdma-core.h	/^	u32						sz;$/;"	m	struct:mtdma_burst
sz	mt-emu-mtdma-core.h	/^	u32						sz;$/;"	m	struct:mtdma_region
task	virt-dma.h	/^	struct tasklet_struct task;$/;"	m	struct:virt_dma_chan	typeref:struct:virt_dma_chan::tasklet_struct
test_cnt	mt-emu-drv.h	/^	unsigned int test_cnt;$/;"	m	struct:mtdma_rw
timeout_ms	mt-emu-drv.h	/^	unsigned int timeout_ms;$/;"	m	struct:dma_bare_rw
timeout_ms	mt-emu-drv.h	/^	unsigned int timeout_ms;$/;"	m	struct:mtdma_rw
to_virt_chan	virt-dma.h	/^static inline struct virt_dma_chan *to_virt_chan(struct dma_chan *chan)$/;"	f
to_virt_desc	virt-dma.c	/^static struct virt_dma_desc *to_virt_desc(struct dma_async_tx_descriptor *tx)$/;"	f	file:
total_pages	mm.h	/^unsigned long   total_pages;$/;"	m	struct:_video_mm_info_struct
tx	virt-dma.h	/^	struct dma_async_tx_descriptor tx;$/;"	m	struct:virt_dma_desc	typeref:struct:virt_dma_desc::dma_async_tx_descriptor
tx_result	virt-dma.h	/^	struct dmaengine_result tx_result;$/;"	m	struct:virt_dma_desc	typeref:struct:virt_dma_desc::dmaengine_result
txslavemap	mt-emu-mtdma-core.h	/^	struct dma_slave_map txslavemap;$/;"	m	struct:mtdma_chip	typeref:struct:mtdma_chip::dma_slave_map
type	mt-emu.h	/^	u32                type;$/;"	m	struct:emu_pcie
unlink_end_node	mm.c	/^unlink_end_node($/;"	f	file:
unmap_exp_rom	mt-emu-ioctl.c	/^static void unmap_exp_rom(struct pci_dev *pdev, void __iomem *rom)$/;"	f	file:
unmap_flag	mmu_init_pagetable.h	/^	uint64_t 	unmap_flag;$/;"	m	struct:__anon13
unmap_flag	mmu_init_pagetable.h	/^	uint64_t 	unmap_flag;$/;"	m	struct:__anon16
unmap_flag	mmu_init_pagetable.h	/^        uint64_t        unmap_flag;$/;"	m	struct:__anon14
unmap_flag	mmu_init_pagetable.h	/^        uint64_t        unmap_flag;$/;"	m	struct:__anon15
unmap_pci_rom_bar	mt-emu-gpu.c	/^void unmap_pci_rom_bar(struct pci_dev *pdev, void __iomem *rom_virt_addr) {$/;"	f
used	mm.h	/^int             used;$/;"	m	struct:page_struct
va_page_size	mmu_init_pagetable.c	/^uint8_t	 va_page_size[MMU_MAX_CTXT_NUM] [MMU_MAX_VA_POOL_NUM];$/;"	v
va_pool	mmu_init_pagetable.c	/^uint64_t va_pool[MMU_MAX_CTXT_NUM][MMU_MAX_VA_POOL_NUM];$/;"	v
vaddr	mt-emu-mtdma-core.h	/^	void					__iomem *vaddr;$/;"	m	struct:mtdma_region
vaddr	mt-emu.h	/^	void				__iomem *vaddr;$/;"	m	struct:emu_region
valid	mmu_init_pagetable.h	/^	uint64_t 	valid;$/;"	m	struct:__anon13
valid	mmu_init_pagetable.h	/^	uint64_t 	valid;$/;"	m	struct:__anon16
valid	mmu_init_pagetable.h	/^        uint64_t        valid;$/;"	m	struct:__anon14
valid	mmu_init_pagetable.h	/^        uint64_t        valid;$/;"	m	struct:__anon15
vc	mt-emu-mtdma-core.h	/^	struct virt_dma_chan		vc;$/;"	m	struct:mtdma_chan	typeref:struct:mtdma_chan::virt_dma_chan
vc2mtdma_chan	mt-emu-mtdma-core.h	/^struct mtdma_chan *vc2mtdma_chan(struct virt_dma_chan *vc)$/;"	f
vchan_complete	virt-dma.c	/^static void vchan_complete(unsigned long data)$/;"	f	file:
vchan_cookie_complete	virt-dma.h	/^static inline void vchan_cookie_complete(struct virt_dma_desc *vd)$/;"	f
vchan_cyclic_callback	virt-dma.h	/^static inline void vchan_cyclic_callback(struct virt_dma_desc *vd)$/;"	f
vchan_dma_desc_free_list	virt-dma.c	/^EXPORT_SYMBOL_GPL(vchan_dma_desc_free_list);$/;"	v
vchan_dma_desc_free_list	virt-dma.c	/^void vchan_dma_desc_free_list(struct virt_dma_chan *vc, struct list_head *head)$/;"	f
vchan_find_desc	virt-dma.c	/^EXPORT_SYMBOL_GPL(vchan_find_desc);$/;"	v
vchan_find_desc	virt-dma.c	/^struct virt_dma_desc *vchan_find_desc(struct virt_dma_chan *vc,$/;"	f
vchan_free_chan_resources	virt-dma.h	/^static inline void vchan_free_chan_resources(struct virt_dma_chan *vc)$/;"	f
vchan_free_desc	mt-emu-mtdma-core.c	/^static void vchan_free_desc(struct virt_dma_desc *vdesc)$/;"	f	file:
vchan_get_all_descriptors	virt-dma.h	/^static inline void vchan_get_all_descriptors(struct virt_dma_chan *vc,$/;"	f
vchan_init	virt-dma.c	/^EXPORT_SYMBOL_GPL(vchan_init);$/;"	v
vchan_init	virt-dma.c	/^void vchan_init(struct virt_dma_chan *vc, struct dma_device *dmadev)$/;"	f
vchan_issue_pending	virt-dma.h	/^static inline bool vchan_issue_pending(struct virt_dma_chan *vc)$/;"	f
vchan_next_desc	virt-dma.h	/^static inline struct virt_dma_desc *vchan_next_desc(struct virt_dma_chan *vc)$/;"	f
vchan_synchronize	virt-dma.h	/^static inline void vchan_synchronize(struct virt_dma_chan *vc)$/;"	f
vchan_terminate_vdesc	virt-dma.h	/^static inline void vchan_terminate_vdesc(struct virt_dma_desc *vd)$/;"	f
vchan_tx_desc_free	virt-dma.c	/^EXPORT_SYMBOL_GPL(vchan_tx_desc_free);$/;"	v
vchan_tx_desc_free	virt-dma.c	/^int vchan_tx_desc_free(struct dma_async_tx_descriptor *tx)$/;"	f
vchan_tx_prep	virt-dma.h	/^static inline struct dma_async_tx_descriptor *vchan_tx_prep(struct virt_dma_chan *vc,$/;"	f
vchan_tx_submit	virt-dma.c	/^EXPORT_SYMBOL_GPL(vchan_tx_submit);$/;"	v
vchan_tx_submit	virt-dma.c	/^dma_cookie_t vchan_tx_submit(struct dma_async_tx_descriptor *tx)$/;"	f
vchan_vdesc_fini	virt-dma.h	/^static inline void vchan_vdesc_fini(struct virt_dma_desc *vd)$/;"	f
vd	mt-emu-mtdma-core.h	/^	struct virt_dma_desc	vd;$/;"	m	struct:mtdma_desc	typeref:struct:mtdma_desc::virt_dma_desc
vd2mtdma_desc	mt-emu-mtdma-core.c	/^struct mtdma_desc *vd2mtdma_desc(struct virt_dma_desc *vd)$/;"	f	file:
vec_num	mt-emu.h	/^	u32                vec_num;$/;"	m	struct:emu_pcie
vf_num	mt-emu.h	/^	int                vf_num;$/;"	m	struct:emu_pcie
vid_amt0_apb_pd	comm_define.h	1468;"	d
vid_amt1_apb_pd	comm_define.h	1455;"	d
vid_apb_vid_ss_top_pd	comm_define.h	1467;"	d
vid_boda955_apb_pd	comm_define.h	1465;"	d
vid_boda955_pd	comm_define.h	1449;"	d
vid_eata0_cfg_apb_pd	comm_define.h	1470;"	d
vid_eata0_desc_pd	comm_define.h	1471;"	d
vid_eata1_cfg_apb_pd	comm_define.h	1457;"	d
vid_eata1_desc_pd	comm_define.h	1458;"	d
vid_eata_common_init	eata_api.c	/^static void vid_eata_common_init(struct emu_pcie *emu_pcie, int vid_idx) {$/;"	f	file:
vid_eata_desc_dis	eata_api.c	/^void vid_eata_desc_dis(struct emu_pcie *emu_pcie, int idx, int vf, uint64_t src_addr) {$/;"	f
vid_eata_desc_en	eata_api.c	/^void vid_eata_desc_en(struct emu_pcie *emu_pcie, int idx, int vf, uint64_t src_addr, uint64_t dest_addr) {$/;"	f
vid_eata_desc_init	eata_api.c	/^void vid_eata_desc_init(struct emu_pcie *emu_pcie, int vid_idx) {$/;"	f
vid_eata_init	eata_api.c	/^void vid_eata_init(struct emu_pcie *emu_pcie, int vid_idx) {$/;"	f
vid_eata_tzc_init	eata_api.c	/^static void vid_eata_tzc_init(struct emu_pcie *emu_pcie, int vid_idx) {$/;"	f	file:
vid_jpeg0_apb_pd	comm_define.h	1472;"	d
vid_jpeg0_pd	comm_define.h	1450;"	d
vid_jpeg1_apb_pd	comm_define.h	1473;"	d
vid_jpeg1_pd	comm_define.h	1451;"	d
vid_jpeg2_apb_pd	comm_define.h	1474;"	d
vid_jpeg2_pd	comm_define.h	1452;"	d
vid_jpeg3_apb_pd	comm_define.h	1475;"	d
vid_jpeg3_pd	comm_define.h	1453;"	d
vid_pmu_apb_pd	comm_define.h	1436;"	d
vid_side_noc_pd	comm_define.h	1435;"	d
vid_sub_noc_pd	comm_define.h	1466;"	d
vid_tzc0_apb_pd	comm_define.h	1469;"	d
vid_tzc1_apb_pd	comm_define.h	1456;"	d
vid_wave517_0_apb_pd	comm_define.h	1459;"	d
vid_wave517_0_pd	comm_define.h	1443;"	d
vid_wave517_1_apb_pd	comm_define.h	1460;"	d
vid_wave517_1_pd	comm_define.h	1444;"	d
vid_wave517_2_apb_pd	comm_define.h	1461;"	d
vid_wave517_2_pd	comm_define.h	1445;"	d
vid_wave517_3_apb_pd	comm_define.h	1462;"	d
vid_wave517_3_pd	comm_define.h	1446;"	d
vid_wave517_4_apb_pd	comm_define.h	1463;"	d
vid_wave517_4_pd	comm_define.h	1447;"	d
vid_wave517_5_apb_pd	comm_define.h	1464;"	d
vid_wave517_5_pd	comm_define.h	1448;"	d
vid_wave627_0_pd	comm_define.h	1439;"	d
vid_wave627_1_pd	comm_define.h	1440;"	d
vid_wave627_2_pd	comm_define.h	1441;"	d
vid_wave627_3_pd	comm_define.h	1442;"	d
video_mm_t	mm.h	/^} video_mm_t;$/;"	t	typeref:struct:_video_mm_struct
virt_dma_chan	virt-dma.h	/^struct virt_dma_chan {$/;"	s
virt_dma_desc	virt-dma.h	/^struct virt_dma_desc {$/;"	s
vmem_alloc	mm.c	/^vmem_alloc($/;"	f
vmem_exit	mm.c	/^vmem_exit($/;"	f
vmem_free	mm.c	/^vmem_free($/;"	f
vmem_get_info	mm.c	/^vmem_get_info($/;"	f
vmem_info_t	mm.h	/^} vmem_info_t;$/;"	t	typeref:struct:_video_mm_info_struct
vmem_init	mm.c	/^vmem_init($/;"	f
vmem_key_t	mm.h	/^typedef unsigned long long  vmem_key_t;$/;"	t
w0	mt-emu-drv.h	/^	unsigned short w0;$/;"	m	struct:mt_emu_param
w1	mt-emu-drv.h	/^	unsigned short w1;$/;"	m	struct:mt_emu_param
wr_ch	mt-emu.h	/^	struct dma_bare_ch    wr_ch[PCIE_DMA_CH_NUM];$/;"	m	struct:dma_bare	typeref:struct:dma_bare::dma_bare_ch
wr_ch_cnt	mt-emu-mtdma-core.h	/^	u16							wr_ch_cnt;$/;"	m	struct:mtdma
wr_ch_cnt	mt-emu.h	/^	u8				            wr_ch_cnt;$/;"	m	struct:mtdma_info
wr_ch_cnt	mt-emu.h	/^	u8				      wr_ch_cnt;$/;"	m	struct:dma_bare
wr_ch_info	mt-emu.h	/^	struct mtdma_chan_info    wr_ch_info[PCIE_DMA_CH_WR_NUM];$/;"	m	struct:mtdma_info	typeref:struct:mtdma_info::mtdma_chan_info
wr_chan	mt-emu-mtdma-core.h	/^	struct mtdma_chan			wr_chan[MTDMA_MAX_WR_CH];$/;"	m	struct:mtdma	typeref:struct:mtdma::mtdma_chan
wr_mtdma	mt-emu-mtdma-core.h	/^	struct dma_device			wr_mtdma;$/;"	m	struct:mtdma	typeref:struct:mtdma::dma_device
xfer	mt-emu-mtdma-core.h	/^	} xfer;$/;"	m	struct:mtdma_transfer	typeref:union:mtdma_transfer::mtdma_xfer
xfer_sz	mt-emu-mtdma-core.h	/^	u32						xfer_sz;$/;"	m	struct:mtdma_desc
