{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637731513080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637731513080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 23:25:12 2021 " "Processing started: Tue Nov 23 23:25:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637731513080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731513080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quiz4 -c quiz4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off quiz4 -c quiz4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731513080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637731514097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637731514097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quiz4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quiz4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quiz4-Behavioral " "Found design unit 1: quiz4-Behavioral" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637731531209 ""} { "Info" "ISGN_ENTITY_NAME" "1 quiz4 " "Found entity 1: quiz4" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637731531209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quiz4 " "Elaborating entity \"quiz4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637731531318 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y1 quiz4.vhd(21) " "VHDL Process Statement warning at quiz4.vhd(21): inferring latch(es) for signal or variable \"y1\", which holds its previous value in one or more paths through the process" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y2 quiz4.vhd(21) " "VHDL Process Statement warning at quiz4.vhd(21): inferring latch(es) for signal or variable \"y2\", which holds its previous value in one or more paths through the process" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y3 quiz4.vhd(21) " "VHDL Process Statement warning at quiz4.vhd(21): inferring latch(es) for signal or variable \"y3\", which holds its previous value in one or more paths through the process" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y4 quiz4.vhd(21) " "VHDL Process Statement warning at quiz4.vhd(21): inferring latch(es) for signal or variable \"y4\", which holds its previous value in one or more paths through the process" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y4\[0\] quiz4.vhd(21) " "Inferred latch for \"y4\[0\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y4\[1\] quiz4.vhd(21) " "Inferred latch for \"y4\[1\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y4\[2\] quiz4.vhd(21) " "Inferred latch for \"y4\[2\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y4\[3\] quiz4.vhd(21) " "Inferred latch for \"y4\[3\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y4\[4\] quiz4.vhd(21) " "Inferred latch for \"y4\[4\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y4\[5\] quiz4.vhd(21) " "Inferred latch for \"y4\[5\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y4\[6\] quiz4.vhd(21) " "Inferred latch for \"y4\[6\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y4\[7\] quiz4.vhd(21) " "Inferred latch for \"y4\[7\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y4\[8\] quiz4.vhd(21) " "Inferred latch for \"y4\[8\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y4\[9\] quiz4.vhd(21) " "Inferred latch for \"y4\[9\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y4\[10\] quiz4.vhd(21) " "Inferred latch for \"y4\[10\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y4\[11\] quiz4.vhd(21) " "Inferred latch for \"y4\[11\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y4\[12\] quiz4.vhd(21) " "Inferred latch for \"y4\[12\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3\[0\] quiz4.vhd(21) " "Inferred latch for \"y3\[0\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3\[1\] quiz4.vhd(21) " "Inferred latch for \"y3\[1\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3\[2\] quiz4.vhd(21) " "Inferred latch for \"y3\[2\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3\[3\] quiz4.vhd(21) " "Inferred latch for \"y3\[3\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3\[4\] quiz4.vhd(21) " "Inferred latch for \"y3\[4\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3\[5\] quiz4.vhd(21) " "Inferred latch for \"y3\[5\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3\[6\] quiz4.vhd(21) " "Inferred latch for \"y3\[6\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3\[7\] quiz4.vhd(21) " "Inferred latch for \"y3\[7\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3\[8\] quiz4.vhd(21) " "Inferred latch for \"y3\[8\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3\[9\] quiz4.vhd(21) " "Inferred latch for \"y3\[9\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3\[10\] quiz4.vhd(21) " "Inferred latch for \"y3\[10\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3\[11\] quiz4.vhd(21) " "Inferred latch for \"y3\[11\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3\[12\] quiz4.vhd(21) " "Inferred latch for \"y3\[12\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3\[13\] quiz4.vhd(21) " "Inferred latch for \"y3\[13\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[0\] quiz4.vhd(21) " "Inferred latch for \"y2\[0\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[1\] quiz4.vhd(21) " "Inferred latch for \"y2\[1\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[2\] quiz4.vhd(21) " "Inferred latch for \"y2\[2\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[3\] quiz4.vhd(21) " "Inferred latch for \"y2\[3\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[4\] quiz4.vhd(21) " "Inferred latch for \"y2\[4\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[5\] quiz4.vhd(21) " "Inferred latch for \"y2\[5\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[6\] quiz4.vhd(21) " "Inferred latch for \"y2\[6\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[7\] quiz4.vhd(21) " "Inferred latch for \"y2\[7\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[8\] quiz4.vhd(21) " "Inferred latch for \"y2\[8\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[9\] quiz4.vhd(21) " "Inferred latch for \"y2\[9\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[10\] quiz4.vhd(21) " "Inferred latch for \"y2\[10\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[11\] quiz4.vhd(21) " "Inferred latch for \"y2\[11\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[12\] quiz4.vhd(21) " "Inferred latch for \"y2\[12\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[13\] quiz4.vhd(21) " "Inferred latch for \"y2\[13\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[14\] quiz4.vhd(21) " "Inferred latch for \"y2\[14\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[15\] quiz4.vhd(21) " "Inferred latch for \"y2\[15\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[16\] quiz4.vhd(21) " "Inferred latch for \"y2\[16\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[17\] quiz4.vhd(21) " "Inferred latch for \"y2\[17\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[18\] quiz4.vhd(21) " "Inferred latch for \"y2\[18\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[0\] quiz4.vhd(21) " "Inferred latch for \"y1\[0\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[1\] quiz4.vhd(21) " "Inferred latch for \"y1\[1\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[2\] quiz4.vhd(21) " "Inferred latch for \"y1\[2\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[3\] quiz4.vhd(21) " "Inferred latch for \"y1\[3\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[4\] quiz4.vhd(21) " "Inferred latch for \"y1\[4\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[5\] quiz4.vhd(21) " "Inferred latch for \"y1\[5\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[6\] quiz4.vhd(21) " "Inferred latch for \"y1\[6\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[7\] quiz4.vhd(21) " "Inferred latch for \"y1\[7\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[8\] quiz4.vhd(21) " "Inferred latch for \"y1\[8\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[9\] quiz4.vhd(21) " "Inferred latch for \"y1\[9\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[10\] quiz4.vhd(21) " "Inferred latch for \"y1\[10\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[11\] quiz4.vhd(21) " "Inferred latch for \"y1\[11\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[12\] quiz4.vhd(21) " "Inferred latch for \"y1\[12\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[13\] quiz4.vhd(21) " "Inferred latch for \"y1\[13\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[14\] quiz4.vhd(21) " "Inferred latch for \"y1\[14\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[15\] quiz4.vhd(21) " "Inferred latch for \"y1\[15\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[16\] quiz4.vhd(21) " "Inferred latch for \"y1\[16\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[17\] quiz4.vhd(21) " "Inferred latch for \"y1\[17\]\" at quiz4.vhd(21)" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731531349 "|quiz4"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y1\[1\]\$latch y1\[0\]\$latch " "Duplicate LATCH primitive \"y1\[1\]\$latch\" merged with LATCH primitive \"y1\[0\]\$latch\"" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637731531988 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y1\[17\]\$latch y1\[0\]\$latch " "Duplicate LATCH primitive \"y1\[17\]\$latch\" merged with LATCH primitive \"y1\[0\]\$latch\"" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637731531988 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y2\[1\]\$latch y2\[0\]\$latch " "Duplicate LATCH primitive \"y2\[1\]\$latch\" merged with LATCH primitive \"y2\[0\]\$latch\"" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637731531988 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y2\[2\]\$latch y2\[0\]\$latch " "Duplicate LATCH primitive \"y2\[2\]\$latch\" merged with LATCH primitive \"y2\[0\]\$latch\"" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637731531988 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y2\[18\]\$latch y2\[0\]\$latch " "Duplicate LATCH primitive \"y2\[18\]\$latch\" merged with LATCH primitive \"y2\[0\]\$latch\"" {  } { { "quiz4.vhd" "" { Text "C:/Users/rocco/Documents/quiz4/quiz4.vhd" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637731531988 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1637731531988 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637731532065 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637731533017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637731533017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145 " "Implemented 145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637731533740 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637731533740 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637731533740 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637731533740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637731533771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 23:25:33 2021 " "Processing ended: Tue Nov 23 23:25:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637731533771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637731533771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637731533771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637731533771 ""}
