#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed May 06 10:40:35 2015
# Process ID: 6764
# Log file: C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister/planAhead_run_3/planAhead.log
# Journal file: C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister/pa.fromHdl.tcl}
# create_project -name ShiftRegister -dir "C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister/planAhead_run_3" -part xc6slx45csg324-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "pins.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister/pins.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {UART.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ShiftRegTop.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ClockDivider.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ClockBaseTop.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top ClockBaseTop $srcset
# add_files [list {pins.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx45csg324-2
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister/UART.v" into library work
Analyzing Verilog file "C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister/ShiftRegTop.v" into library work
Analyzing Verilog file "C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister/ClockDivider.v" into library work
Analyzing Verilog file "C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister/ClockBaseTop.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister/pins.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'VHDCIIO1<13>' [C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister/pins.ucf:47]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'VHDCIIO1<14>' [C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister/pins.ucf:48]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'VHDCIIO1<15>' [C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister/pins.ucf:49]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'VHDCIIO1<16>' [C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister/pins.ucf:50]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'VHDCIIO1<17>' [C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister/pins.ucf:51]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'VHDCIIO1<18>' [C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister/pins.ucf:52]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'VHDCIIO1<19>' [C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister/pins.ucf:53]
Finished Parsing UCF File [C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister/pins.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 16322ff3
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 672.465 ; gain = 225.934
update_compile_order -fileset sim_1
set_property iostandard LVCMOS25 [get_ports [list {VHDCIIO1[2]}]]
set_property iostandard LVCMOS25 [get_ports [list {VHDCIIO1[1]}]]
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See C:/Users/Crazyfingers/Documents/Atlys Projects/ShiftRegister\planAhead_pid6764.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed May 06 15:27:46 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
