.model xor
.inputs net9_1 net9_2 net9_3 net9_4 net7_1 net8_1 vcc gnd
.outputs out_mite_adc

# MITE_ADC
.subckt meas_volt_mite in[0]=net1_1 out[0]=out_mite_adc #meas_fg =0.00001

# Shift register 4inputs 1output
.subckt sftreg in[0]=net6_1 in[1]=net6_2 in[2]=net6_3 in[3]=net6_4 in[4]=net6_1 in[5]=net6_2 in[6]=net6_3 in[7]=net6_4 in[8]=net6_1 in[9]=net6_2 in[10]=net6_3 in[11]=net6_4 in[12]=net6_1 in[13]=net6_2 in[14]=net6_3 in[15]=net6_4 in[16]=net7_1 in[17]=gnd_dig in[18]=net8_1 out[0]=net1_1 out[1]=net2_1 out[2]=net3_1 out[3]=net4_1 #sftreg_fg =0

#GND_DIG 5
.subckt tgate in[0]=vcc in[1]=gnd out=gnd_dig

#VMM_WTA_NBIAS
.subckt vmm4x4 in[0]=net9_1 in[1]=net9_2 in[2]=net9_3 in[3]=net9_4 out[0]=vmm_out1 out[1]=vmm_out2 out[2]=vmm_out3 out[3]=vmm_out4 #vmm4x4_target =8.00e-06,1.00e-10,1.00e-10,1.00e-10,1.00e-10,8.00e-06,8.00e-06,1.00e-10,6.00e-06,4.00e-06,4.00e-06,1.00e-10,1.00e-10,1.00e-10,1.00e-10,1.00e-10

.subckt wta_w_bias in[0]=vmm_out1 in[1]=nfet_d out[0]=net6_1 #wta_w_bias_ls =0&wta_w_bias_buf_bias =2.0e-06&wta_w_bias_wta_bias =1.00e-08

.subckt wta_w_bias in[0]=vmm_out2 in[1]=nfet_d out[0]=net6_2 #wta_w_bias_ls =0&wta_w_bias_buf_bias =2.0e-06&wta_w_bias_wta_bias =1.00e-08

.subckt wta_w_bias in[0]=vmm_out3 in[1]=nfet_d out[0]=net6_3 #wta_w_bias_ls =0&wta_w_bias_buf_bias =2.0e-06&wta_w_bias_wta_bias =1.00e-08

.subckt wta_w_bias in[0]=vmm_out4 in[1]=nfet_d out[0]=net6_4 #wta_w_bias_ls =0&wta_w_bias_buf_bias =2.0e-06&wta_w_bias_wta_bias =5.00e-11

.subckt nmirror_vmm in[0]=nfet_d out=nfet_d #nmirror_bias[0] =5.00e-06

.end
