Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon May 15 21:11:44 2023
| Host         : LAPTOP-UAA2KK37 running 64-bit major release  (build 9200)
| Command      : report_drc -file top_input_clock_drc_routed.rpt -pb top_input_clock_drc_routed.pb -rpx top_input_clock_drc_routed.rpx
| Design       : top_input_clock
| Device       : xc7z045ffg900-2
| Speed File   : -2
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+--------------------+------------+
| Rule    | Severity | Description        | Violations |
+---------+----------+--------------------+------------+
| REQP-53 | Warning  | must_use_ref_clock | 1          |
+---------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
REQP-53#1 Warning
must_use_ref_clock  
GTXE2_COMMON cell gtwizard_0_main/gtwizard_0_support_i/common0_i/gtxe2_common_i: An input reference clock pin (GTREFCLK0, GTREFCLK1, GTNORTHREFCLK0, GTNORTHREFCLK1, GTSOUTHREFCLK0, GTSOUTHREFCLK1 and set QPLLREFCLKSEL[2:0] appropriately) should be used (unless this cell is just to set needed configuration).
Related violations: <none>


