#
# Copyright (c) 2016-2019, NVIDIA CORPORATION.  All rights reserved.
# 
# Licensed under the Apache License, Version 2.0 (the "License")
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
# 
#     http://www.apache.org/licenses/LICENSE-2.0
# 
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#

TOT := $(abspath $(dir $(lastword $(MAKEFILE_LIST)))../)
ROOT ?= $(TOT)

# Location of submodules
RAPIDJSON_HOME ?= $(ROOT)/rapidjson

CC = g++

INCDIR ?=
INCDIR += -I. -I$(SYSTEMC_HOME)/include -I$(BOOST_HOME)/include -I$(CATAPULT_HOME)/Mgc_home/shared/include
INCDIR += -I$(RAPIDJSON_HOME)/include 

LIBDIR ?=
LIBDIR += -L. -L$(SYSTEMC_HOME)/lib-linux64 -L$(BOOST_HOME)/lib

DEBUG_LEVEL ?= 1
CFLAGS ?= 
CFLAGS += -Wall -Wno-unknown-pragmas -std=c++11 $(INCDIR) $(LIBDIR) -DDEBUG_LEVEL=$(DEBUG_LEVEL)

HLS_CATAPULT ?= 1
ifeq ($(HLS_CATAPULT),1)
  CFLAGS += -DHLS_CATAPULT
endif

LIBS ?=
LIBS += -lstdc++ -lsystemc -lm -lpthread -lboost_timer -lboost_chrono -lboost_system

# SIM_MODE
# 0 = Synthesis view of Connections port and combinational code.
# 	This option can cause failed simulations due to SystemC's timing model.
# 1 = Cycle-accurate view of Connections port and channel code, CONNECTIONS_ACCURATE_SIM. (default)
# 2 = Faster TLM view of Connections port and channel code, CONNECTIONS_FAST_SIM.
SIM_MODE ?= 1
ifeq ($(SIM_MODE),0)
	USER_FLAGS += -DCONNECTIONS_SYN_SIM
endif
ifeq ($(SIM_MODE),1)
	USER_FLAGS += -DCONNECTIONS_ACCURATE_SIM -DSC_INCLUDE_DYNAMIC_PROCESSES
endif
ifeq ($(SIM_MODE),2)
	USER_FLAGS += -DCONNECTIONS_FAST_SIM -DSC_INCLUDE_DYNAMIC_PROCESSES
endif

# RAND_STALL
# 0 = Random stall of ports and channels disabled (default)
# 1 = Random stall of ports and channels enabled
#   This feature aids in latency insensitive design verication.
#   Note: Only valid if SIM_MODE = 1 (accurate) or 2 (fast)
ifeq ($(RAND_STALL),1)
	USER_FLAGS += -DCONN_RAND_STALL
endif

.PHONY: Build
Build: all

clean: cov_clean
	rm -rf *.o sim_* dump.vcd

CMOD_DIR:=$(shell dirname $(realpath $(lastword $(MAKEFILE_LIST))))
include $(CMOD_DIR)/cov_Makefile
