Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -o /home/alucard/ise proyects/procesador-monociclo2016/registerFile_tb_isim_beh.exe -prj /home/alucard/ise proyects/procesador-monociclo2016/registerFile_tb_beh.prj registerFile_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/alucard/ise proyects/procesador-monociclo2016/RF.vhd" into library work
Parsing VHDL file "/home/alucard/ise proyects/procesador-monociclo2016/RF-TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 37532 KB
Fuse CPU Usage: 3180 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture syn of entity registerFile [registerfile_default]
Compiling architecture behavior of entity registerfile_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/alucard/ise proyects/procesador-monociclo2016/registerFile_tb_isim_beh.exe
Fuse Memory Usage: 90708 KB
Fuse CPU Usage: 3580 ms
GCC CPU Usage: 1100 ms
