# do VHDL.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module VHDL
# 
# Top level modules:
# 	VHDL
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module VHDL_vlg_sample_tst
# -- Compiling module VHDL_vlg_check_tst
# -- Compiling module VHDL_vlg_vec_tst
# 
# Top level modules:
# 	VHDL_vlg_vec_tst
# vsim -L maxv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.VHDL_vlg_vec_tst 
# Loading work.VHDL_vlg_vec_tst
# Loading work.VHDL
# Loading maxv_ver.maxv_io
# Loading maxv_ver.maxv_lcell
# Loading maxv_ver.maxv_asynch_lcell
# Loading maxv_ver.maxv_lcell_register
# Loading work.VHDL_vlg_sample_tst
# Loading work.VHDL_vlg_check_tst
# Simulation passed !
# ** Note: $finish    : VHDL.vt(368)
#    Time: 1 us  Iteration: 0  Instance: /VHDL_vlg_vec_tst/tb_out
