set ::env(PROJECT_NAME) adder_128
set ::env(DESIGN_TOP) adder_128
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/adder_128/
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/adder_128/adder_128.v
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) digital_design
