{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port Clock -pg 1 -lvl 0 -x 0 -y 570 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 670 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 2 -x 500 -y 500 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 3 -x 930 -y 510 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 1 -x 130 -y 500 -defaultsOSRD
preplace inst rst_Clk_100M -pg 1 -lvl 2 -x 500 -y 690 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1240 -y 220 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 3 -x 930 -y 210 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -x 1520 -y 220 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 2 -x 500 -y 150 -defaultsOSRD
preplace netloc microblaze_0_Clk 1 0 4 NJ 570 250 30 760 410 1090J
preplace netloc rst_Clk_100M_mb_reset 1 1 2 260 410 740
preplace netloc rst_Clk_100M_bus_struct_reset 1 2 1 780 540n
preplace netloc mdm_1_debug_sys_rst 1 1 1 240 510n
preplace netloc ext_reset_in_0_1 1 0 2 NJ 670 NJ
preplace netloc rst_Clk_100M_peripheral_aresetn 1 1 3 260 270 770 420 1100J
preplace netloc microblaze_0_debug 1 1 1 N 490
preplace netloc microblaze_0_M_AXI_DP 1 2 1 750 70n
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 N 230
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 N 200
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 N 210
preplace netloc microblaze_0_dlmb_1 1 2 1 N 480
preplace netloc microblaze_0_ilmb_1 1 2 1 N 500
preplace netloc axi_dma_0_M_AXI_MM2S 1 2 1 N 90
preplace netloc axi_dma_0_M_AXI_S2MM 1 2 1 N 110
preplace netloc axi_mem_intercon_M01_AXI 1 1 3 260 10 NJ 10 1080
levelinfo -pg 1 0 130 500 930 1240 1520 1660
pagesize -pg 1 -db -bbox -sgen -90 0 1660 790
"
}
{
   "da_axi4_cnt":"4",
   "da_bram_cntlr_cnt":"2",
   "da_mb_cnt":"1"
}
