<stg><name>ByteSub_ShiftRow</name>


<trans_list>

<trans id="146" from="1" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="2" to="3">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="3" to="4">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="4" to="5">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="5" to="6">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="6" to="7">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="7" to="8">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="8" to="9">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="9" to="10">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="10" to="11">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="11" to="12">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="12" to="13">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="13" to="14">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="14" to="15">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="15" to="16">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:1  %statemt_addr_8 = getelementptr [32 x i32]* %statemt, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="statemt_addr_8"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:2  %statemt_load = load i32* %statemt_addr_8, align 4

]]></Node>
<StgValue><ssdm name="statemt_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:6  %statemt_addr_9 = getelementptr [32 x i32]* %statemt, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="statemt_addr_9"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:7  %statemt_load_4 = load i32* %statemt_addr_9, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:2  %statemt_load = load i32* %statemt_addr_8, align 4

]]></Node>
<StgValue><ssdm name="statemt_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:3  %Sbox_addr = getelementptr [256 x i8]* @Sbox, i32 0, i32 %statemt_load

]]></Node>
<StgValue><ssdm name="Sbox_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:4  %temp = load i8* %Sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:7  %statemt_load_4 = load i32* %statemt_addr_9, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_4"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:8  %Sbox_addr_1 = getelementptr [256 x i8]* @Sbox, i32 0, i32 %statemt_load_4

]]></Node>
<StgValue><ssdm name="Sbox_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:9  %Sbox_load = load i8* %Sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:12  %statemt_addr_10 = getelementptr [32 x i32]* %statemt, i32 0, i32 9

]]></Node>
<StgValue><ssdm name="statemt_addr_10"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:13  %statemt_load_5 = load i32* %statemt_addr_10, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_5"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:18  %statemt_addr_11 = getelementptr [32 x i32]* %statemt, i32 0, i32 13

]]></Node>
<StgValue><ssdm name="statemt_addr_11"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:19  %statemt_load_6 = load i32* %statemt_addr_11, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:4  %temp = load i8* %Sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:9  %Sbox_load = load i8* %Sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:13  %statemt_load_5 = load i32* %statemt_addr_10, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_5"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:14  %Sbox_addr_2 = getelementptr [256 x i8]* @Sbox, i32 0, i32 %statemt_load_5

]]></Node>
<StgValue><ssdm name="Sbox_addr_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:15  %Sbox_load_1 = load i8* %Sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:19  %statemt_load_6 = load i32* %statemt_addr_11, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_6"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:20  %Sbox_addr_3 = getelementptr [256 x i8]* @Sbox, i32 0, i32 %statemt_load_6

]]></Node>
<StgValue><ssdm name="Sbox_addr_3"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:21  %Sbox_load_2 = load i8* %Sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:25  %statemt_addr_12 = getelementptr [32 x i32]* %statemt, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="statemt_addr_12"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:26  %statemt_load_7 = load i32* %statemt_addr_12, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_7"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:30  %statemt_addr_13 = getelementptr [32 x i32]* %statemt, i32 0, i32 10

]]></Node>
<StgValue><ssdm name="statemt_addr_13"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:31  %statemt_load_8 = load i32* %statemt_addr_13, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:15  %Sbox_load_1 = load i8* %Sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:21  %Sbox_load_2 = load i8* %Sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:26  %statemt_load_7 = load i32* %statemt_addr_12, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_7"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:27  %Sbox_addr_4 = getelementptr [256 x i8]* @Sbox, i32 0, i32 %statemt_load_7

]]></Node>
<StgValue><ssdm name="Sbox_addr_4"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:28  %temp_1 = load i8* %Sbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:31  %statemt_load_8 = load i32* %statemt_addr_13, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_8"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:32  %Sbox_addr_5 = getelementptr [256 x i8]* @Sbox, i32 0, i32 %statemt_load_8

]]></Node>
<StgValue><ssdm name="Sbox_addr_5"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:33  %Sbox_load_4 = load i8* %Sbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_4"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:37  %statemt_addr_14 = getelementptr [32 x i32]* %statemt, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="statemt_addr_14"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:38  %statemt_load_9 = load i32* %statemt_addr_14, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_9"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:42  %statemt_addr_15 = getelementptr [32 x i32]* %statemt, i32 0, i32 14

]]></Node>
<StgValue><ssdm name="statemt_addr_15"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:43  %statemt_load_10 = load i32* %statemt_addr_15, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_10"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:28  %temp_1 = load i8* %Sbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:33  %Sbox_load_4 = load i8* %Sbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_4"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:38  %statemt_load_9 = load i32* %statemt_addr_14, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_9"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:39  %Sbox_addr_6 = getelementptr [256 x i8]* @Sbox, i32 0, i32 %statemt_load_9

]]></Node>
<StgValue><ssdm name="Sbox_addr_6"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:40  %temp_2 = load i8* %Sbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:43  %statemt_load_10 = load i32* %statemt_addr_15, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_10"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:44  %Sbox_addr_7 = getelementptr [256 x i8]* @Sbox, i32 0, i32 %statemt_load_10

]]></Node>
<StgValue><ssdm name="Sbox_addr_7"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:45  %Sbox_load_6 = load i8* %Sbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_6"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:49  %statemt_addr_16 = getelementptr [32 x i32]* %statemt, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="statemt_addr_16"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:50  %statemt_load_11 = load i32* %statemt_addr_16, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_11"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:54  %statemt_addr_17 = getelementptr [32 x i32]* %statemt, i32 0, i32 15

]]></Node>
<StgValue><ssdm name="statemt_addr_17"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:55  %statemt_load_12 = load i32* %statemt_addr_17, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_12"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:40  %temp_2 = load i8* %Sbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:45  %Sbox_load_6 = load i8* %Sbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_6"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:50  %statemt_load_11 = load i32* %statemt_addr_16, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_11"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:51  %Sbox_addr_8 = getelementptr [256 x i8]* @Sbox, i32 0, i32 %statemt_load_11

]]></Node>
<StgValue><ssdm name="Sbox_addr_8"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:52  %temp_3 = load i8* %Sbox_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:55  %statemt_load_12 = load i32* %statemt_addr_17, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_12"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:56  %Sbox_addr_9 = getelementptr [256 x i8]* @Sbox, i32 0, i32 %statemt_load_12

]]></Node>
<StgValue><ssdm name="Sbox_addr_9"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:57  %Sbox_load_8 = load i8* %Sbox_addr_9, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_8"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:60  %statemt_addr_18 = getelementptr [32 x i32]* %statemt, i32 0, i32 11

]]></Node>
<StgValue><ssdm name="statemt_addr_18"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:61  %statemt_load_13 = load i32* %statemt_addr_18, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_13"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:66  %statemt_addr_19 = getelementptr [32 x i32]* %statemt, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="statemt_addr_19"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:67  %statemt_load_14 = load i32* %statemt_addr_19, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_14"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:0  %statemt_addr = getelementptr [32 x i32]* %statemt, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="statemt_addr"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:52  %temp_3 = load i8* %Sbox_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:57  %Sbox_load_8 = load i8* %Sbox_addr_9, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_8"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:61  %statemt_load_13 = load i32* %statemt_addr_18, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_13"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:62  %Sbox_addr_10 = getelementptr [256 x i8]* @Sbox, i32 0, i32 %statemt_load_13

]]></Node>
<StgValue><ssdm name="Sbox_addr_10"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:63  %Sbox_load_9 = load i8* %Sbox_addr_10, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_9"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:67  %statemt_load_14 = load i32* %statemt_addr_19, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_14"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:68  %Sbox_addr_11 = getelementptr [256 x i8]* @Sbox, i32 0, i32 %statemt_load_14

]]></Node>
<StgValue><ssdm name="Sbox_addr_11"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:69  %Sbox_load_10 = load i8* %Sbox_addr_11, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_10"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:73  %statemt_load_15 = load i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_15"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:78  %statemt_addr_20 = getelementptr [32 x i32]* %statemt, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="statemt_addr_20"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:79  %statemt_load_16 = load i32* %statemt_addr_20, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_16"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:63  %Sbox_load_9 = load i8* %Sbox_addr_10, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_9"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:69  %Sbox_load_10 = load i8* %Sbox_addr_11, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_10"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:73  %statemt_load_15 = load i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_15"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:74  %Sbox_addr_12 = getelementptr [256 x i8]* @Sbox, i32 0, i32 %statemt_load_15

]]></Node>
<StgValue><ssdm name="Sbox_addr_12"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:75  %Sbox_load_11 = load i8* %Sbox_addr_12, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_11"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:79  %statemt_load_16 = load i32* %statemt_addr_20, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_16"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:80  %Sbox_addr_13 = getelementptr [256 x i8]* @Sbox, i32 0, i32 %statemt_load_16

]]></Node>
<StgValue><ssdm name="Sbox_addr_13"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:81  %Sbox_load_12 = load i8* %Sbox_addr_13, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_12"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:84  %statemt_addr_21 = getelementptr [32 x i32]* %statemt, i32 0, i32 8

]]></Node>
<StgValue><ssdm name="statemt_addr_21"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:85  %statemt_load_17 = load i32* %statemt_addr_21, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_17"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:90  %statemt_addr_22 = getelementptr [32 x i32]* %statemt, i32 0, i32 12

]]></Node>
<StgValue><ssdm name="statemt_addr_22"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:91  %statemt_load_18 = load i32* %statemt_addr_22, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_18"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:10  %Sbox_load_cast = zext i8 %Sbox_load to i32

]]></Node>
<StgValue><ssdm name="Sbox_load_cast"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge:11  store i32 %Sbox_load_cast, i32* %statemt_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:16  %Sbox_load_1_cast = zext i8 %Sbox_load_1 to i32

]]></Node>
<StgValue><ssdm name="Sbox_load_1_cast"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge:17  store i32 %Sbox_load_1_cast, i32* %statemt_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:75  %Sbox_load_11 = load i8* %Sbox_addr_12, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_11"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:81  %Sbox_load_12 = load i8* %Sbox_addr_13, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_12"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:85  %statemt_load_17 = load i32* %statemt_addr_21, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_17"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:86  %Sbox_addr_14 = getelementptr [256 x i8]* @Sbox, i32 0, i32 %statemt_load_17

]]></Node>
<StgValue><ssdm name="Sbox_addr_14"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:87  %Sbox_load_13 = load i8* %Sbox_addr_14, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_13"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:91  %statemt_load_18 = load i32* %statemt_addr_22, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_18"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:92  %Sbox_addr_15 = getelementptr [256 x i8]* @Sbox, i32 0, i32 %statemt_load_18

]]></Node>
<StgValue><ssdm name="Sbox_addr_15"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:93  %Sbox_load_14 = load i8* %Sbox_addr_15, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_14"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:5  %temp_cast = zext i8 %temp to i32

]]></Node>
<StgValue><ssdm name="temp_cast"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:22  %Sbox_load_2_cast = zext i8 %Sbox_load_2 to i32

]]></Node>
<StgValue><ssdm name="Sbox_load_2_cast"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge:23  store i32 %Sbox_load_2_cast, i32* %statemt_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge:24  store i32 %temp_cast, i32* %statemt_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:87  %Sbox_load_13 = load i8* %Sbox_addr_14, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_13"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:93  %Sbox_load_14 = load i8* %Sbox_addr_15, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:29  %temp_1_cast = zext i8 %temp_1 to i32

]]></Node>
<StgValue><ssdm name="temp_1_cast"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:34  %Sbox_load_4_cast = zext i8 %Sbox_load_4 to i32

]]></Node>
<StgValue><ssdm name="Sbox_load_4_cast"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge:35  store i32 %Sbox_load_4_cast, i32* %statemt_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge:36  store i32 %temp_1_cast, i32* %statemt_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:41  %temp_2_cast = zext i8 %temp_2 to i32

]]></Node>
<StgValue><ssdm name="temp_2_cast"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:46  %Sbox_load_6_cast = zext i8 %Sbox_load_6 to i32

]]></Node>
<StgValue><ssdm name="Sbox_load_6_cast"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge:47  store i32 %Sbox_load_6_cast, i32* %statemt_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge:48  store i32 %temp_2_cast, i32* %statemt_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:58  %Sbox_load_8_cast = zext i8 %Sbox_load_8 to i32

]]></Node>
<StgValue><ssdm name="Sbox_load_8_cast"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge:59  store i32 %Sbox_load_8_cast, i32* %statemt_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:64  %Sbox_load_9_cast = zext i8 %Sbox_load_9 to i32

]]></Node>
<StgValue><ssdm name="Sbox_load_9_cast"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge:65  store i32 %Sbox_load_9_cast, i32* %statemt_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:53  %temp_3_cast = zext i8 %temp_3 to i32

]]></Node>
<StgValue><ssdm name="temp_3_cast"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:70  %Sbox_load_10_cast = zext i8 %Sbox_load_10 to i32

]]></Node>
<StgValue><ssdm name="Sbox_load_10_cast"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge:71  store i32 %Sbox_load_10_cast, i32* %statemt_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge:72  store i32 %temp_3_cast, i32* %statemt_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:76  %Sbox_load_11_cast = zext i8 %Sbox_load_11 to i32

]]></Node>
<StgValue><ssdm name="Sbox_load_11_cast"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge:77  store i32 %Sbox_load_11_cast, i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:82  %Sbox_load_12_cast = zext i8 %Sbox_load_12 to i32

]]></Node>
<StgValue><ssdm name="Sbox_load_12_cast"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge:83  store i32 %Sbox_load_12_cast, i32* %statemt_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:88  %Sbox_load_13_cast = zext i8 %Sbox_load_13 to i32

]]></Node>
<StgValue><ssdm name="Sbox_load_13_cast"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge:89  store i32 %Sbox_load_13_cast, i32* %statemt_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:94  %Sbox_load_14_cast = zext i8 %Sbox_load_14 to i32

]]></Node>
<StgValue><ssdm name="Sbox_load_14_cast"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge:95  store i32 %Sbox_load_14_cast, i32* %statemt_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0">
<![CDATA[
._crit_edge:96  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
