/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [16:0] _07_;
  wire [16:0] _08_;
  wire [29:0] _09_;
  reg [29:0] _10_;
  reg [11:0] _11_;
  wire [10:0] _12_;
  wire [16:0] _13_;
  wire [29:0] _14_;
  wire [3:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [18:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [16:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [12:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [8:0] celloutsig_0_43z;
  wire [5:0] celloutsig_0_44z;
  wire [9:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [8:0] celloutsig_0_52z;
  wire [3:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [26:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [9:0] celloutsig_0_62z;
  wire celloutsig_0_64z;
  wire celloutsig_0_69z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire [20:0] celloutsig_0_73z;
  wire [3:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_85z;
  wire celloutsig_0_89z;
  wire [12:0] celloutsig_0_90z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_47z = celloutsig_0_13z[1] ? celloutsig_0_28z : celloutsig_0_36z[12];
  assign celloutsig_0_57z = celloutsig_0_17z[0] ? celloutsig_0_27z[3] : celloutsig_0_16z;
  assign celloutsig_1_4z = in_data[113] ? _01_ : _00_;
  assign celloutsig_1_18z = celloutsig_1_4z ? celloutsig_1_15z : celloutsig_1_11z[0];
  assign celloutsig_0_18z = in_data[86] ? celloutsig_0_14z[4] : celloutsig_0_14z[2];
  assign celloutsig_0_64z = ~(celloutsig_0_42z & celloutsig_0_31z);
  assign celloutsig_1_3z = ~(_01_ & celloutsig_1_1z);
  assign celloutsig_0_2z = ~(in_data[38] & celloutsig_0_1z);
  assign celloutsig_0_37z = ~(celloutsig_0_17z[4] | celloutsig_0_4z);
  assign celloutsig_0_54z = ~(in_data[4] | celloutsig_0_16z);
  assign celloutsig_0_61z = ~(celloutsig_0_43z[1] | celloutsig_0_9z);
  assign celloutsig_0_72z = ~(celloutsig_0_62z[6] | celloutsig_0_15z);
  assign celloutsig_0_22z = ~(celloutsig_0_16z | celloutsig_0_6z[3]);
  assign celloutsig_0_26z = ~(celloutsig_0_13z[2] | celloutsig_0_15z);
  assign celloutsig_0_28z = ~(celloutsig_0_19z | celloutsig_0_4z);
  assign celloutsig_0_1z = ~((in_data[37] | in_data[64]) & celloutsig_0_0z[3]);
  assign celloutsig_1_16z = ~((celloutsig_1_15z | celloutsig_1_2z) & (celloutsig_1_8z[0] | in_data[116]));
  assign celloutsig_0_39z = ~(celloutsig_0_38z[3] ^ celloutsig_0_23z);
  assign celloutsig_0_50z = ~(celloutsig_0_7z[2] ^ celloutsig_0_45z[8]);
  assign celloutsig_0_69z = ~(celloutsig_0_13z[3] ^ celloutsig_0_23z);
  assign celloutsig_0_9z = ~(celloutsig_0_0z[3] ^ in_data[75]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z ^ _06_);
  reg [16:0] _37_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _37_ <= 17'h00000;
    else _37_ <= { _07_[16], _03_, _07_[14:10], celloutsig_0_45z };
  assign { _08_[16:13], _04_, _08_[11:0] } = _37_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _10_ <= 30'h00000000;
    else _10_ <= { _09_[29], _02_, _09_[27:4], celloutsig_0_54z, celloutsig_0_61z, celloutsig_0_47z, celloutsig_0_31z };
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _11_ <= 12'h000;
    else _11_ <= { _08_[4:2], celloutsig_0_9z, celloutsig_0_44z, celloutsig_0_26z, celloutsig_0_12z };
  reg [10:0] _40_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _40_ <= 11'h000;
    else _40_ <= { celloutsig_0_6z[9:3], celloutsig_0_3z };
  assign { _12_[10:7], _07_[16], _03_, _07_[14:10] } = _40_;
  reg [16:0] _41_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _41_ <= 17'h00000;
    else _41_ <= in_data[160:144];
  assign { _13_[16:13], _06_, _13_[11], _01_, _13_[9], _00_, _13_[7:1], _05_ } = _41_;
  reg [29:0] _42_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _42_ <= 30'h00000000;
    else _42_ <= { celloutsig_0_17z[3:1], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_13z };
  assign { _14_[29:26], _09_[29], _02_, _09_[27:4] } = _42_;
  assign celloutsig_0_6z = in_data[57:45] / { 1'h1, in_data[86:75] };
  assign celloutsig_0_33z = { celloutsig_0_25z[5], celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_25z } <= { celloutsig_0_27z[14:5], celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_40z = { celloutsig_0_38z[3:1], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_38z } <= { celloutsig_0_36z[11:1], celloutsig_0_19z, celloutsig_0_33z };
  assign celloutsig_0_58z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_49z } <= { _02_, _09_[27:26], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_45z };
  assign celloutsig_1_6z = in_data[130:127] <= in_data[127:124];
  assign celloutsig_1_7z = { _13_[11], celloutsig_1_4z, celloutsig_1_2z } <= { in_data[151], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_15z = { celloutsig_0_6z[3:1], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_14z } <= { in_data[66:55], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_16z = celloutsig_0_5z[8:3] <= celloutsig_0_5z[7:2];
  assign celloutsig_0_32z = celloutsig_0_6z[8:2] || { celloutsig_0_20z[9:6], celloutsig_0_31z, celloutsig_0_26z, celloutsig_0_22z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } || { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_49z = { celloutsig_0_6z[12:4], celloutsig_0_37z, celloutsig_0_40z } || { celloutsig_0_6z[8:4], celloutsig_0_40z, celloutsig_0_10z, celloutsig_0_47z };
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_1z } || { in_data[143:142], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_31z = celloutsig_0_0z[3] & ~(celloutsig_0_19z);
  assign celloutsig_0_42z = celloutsig_0_23z & ~(celloutsig_0_20z[15]);
  assign celloutsig_0_36z = { in_data[86:80], celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_35z } % { 1'h1, celloutsig_0_14z, celloutsig_0_28z, celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_45z = { in_data[58:50], celloutsig_0_33z } % { 1'h1, celloutsig_0_20z[17:10], celloutsig_0_37z };
  assign celloutsig_0_53z = { celloutsig_0_36z[5:4], celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, celloutsig_0_3z[2:0] };
  assign celloutsig_0_14z = { celloutsig_0_9z, celloutsig_0_13z } % { 1'h1, celloutsig_0_10z };
  assign celloutsig_0_17z = { celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, celloutsig_0_13z };
  assign celloutsig_0_44z = { _09_[12:9], celloutsig_0_37z, celloutsig_0_31z } * { celloutsig_0_25z[4:1], celloutsig_0_26z, celloutsig_0_16z };
  assign celloutsig_0_10z = { celloutsig_0_3z[3:1], celloutsig_0_1z } * { celloutsig_0_7z[2:0], celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_10z[6:2], celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_1z } * { _01_, _13_[9], _00_, _13_[7:4], celloutsig_1_6z };
  assign celloutsig_0_25z = { celloutsig_0_14z, celloutsig_0_13z } * in_data[42:34];
  assign celloutsig_0_38z = celloutsig_0_18z ? { celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_12z } : celloutsig_0_7z;
  assign celloutsig_0_7z = - { celloutsig_0_6z[5:4], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_73z = - { _10_[28:16], celloutsig_0_22z, celloutsig_0_38z, celloutsig_0_69z, celloutsig_0_50z, celloutsig_0_32z };
  assign celloutsig_0_85z = - { _11_[4:0], celloutsig_0_39z, celloutsig_0_72z, celloutsig_0_19z, celloutsig_0_11z };
  assign celloutsig_1_8z = - { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_11z = - { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_3z = ~ in_data[93:90];
  assign celloutsig_0_5z = ~ { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_62z = ~ { celloutsig_0_56z[14:6], celloutsig_0_26z };
  assign celloutsig_0_20z = ~ { celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_0_35z = | { celloutsig_0_28z, celloutsig_0_19z, celloutsig_0_0z };
  assign celloutsig_1_9z = | { celloutsig_1_8z, celloutsig_1_7z, in_data[148:134] };
  assign celloutsig_0_11z = | { celloutsig_0_5z[3:0], celloutsig_0_4z };
  assign celloutsig_0_23z = | { _09_[22:18], celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_56z = { in_data[85:78], celloutsig_0_15z, celloutsig_0_49z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_45z, celloutsig_0_23z, celloutsig_0_42z } << { celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_53z, celloutsig_0_53z, celloutsig_0_17z };
  assign celloutsig_1_10z = { _13_[6:1], celloutsig_1_9z } << { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_43z = { celloutsig_0_6z[10:6], celloutsig_0_0z } >>> { in_data[64:61], celloutsig_0_7z, celloutsig_0_23z };
  assign celloutsig_0_13z = in_data[71:68] >>> celloutsig_0_0z;
  assign celloutsig_0_27z = { _09_[13:12], celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_0z } >>> { _09_[21:9], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[43:40] ^ in_data[79:76];
  assign celloutsig_0_52z = in_data[75:67] ^ { celloutsig_0_36z[8:1], celloutsig_0_23z };
  assign celloutsig_0_90z = { celloutsig_0_73z[18:7], celloutsig_0_57z } ^ { celloutsig_0_85z[7:0], celloutsig_0_2z, celloutsig_0_37z, celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_58z };
  assign celloutsig_0_89z = ~((celloutsig_0_72z & celloutsig_0_6z[6]) | (celloutsig_0_64z & celloutsig_0_52z[7]));
  assign celloutsig_1_1z = ~((in_data[185] & _13_[14]) | (_13_[6] & _05_));
  assign celloutsig_1_5z = ~((in_data[127] & _13_[15]) | (celloutsig_1_4z & celloutsig_1_1z));
  assign celloutsig_1_15z = ~((celloutsig_1_6z & celloutsig_1_9z) | (in_data[110] & celloutsig_1_4z));
  assign celloutsig_0_12z = ~((celloutsig_0_9z & celloutsig_0_6z[9]) | (_12_[8] & celloutsig_0_10z[3]));
  assign celloutsig_0_19z = ~((celloutsig_0_5z[3] & celloutsig_0_12z) | (celloutsig_0_7z[1] & celloutsig_0_12z));
  assign celloutsig_0_24z = ~((celloutsig_0_13z[0] & celloutsig_0_4z) | (celloutsig_0_12z & celloutsig_0_19z));
  assign { _07_[15], _07_[9:0] } = { _03_, celloutsig_0_45z };
  assign _08_[12] = _04_;
  assign { _09_[28], _09_[3:0] } = { _02_, celloutsig_0_54z, celloutsig_0_61z, celloutsig_0_47z, celloutsig_0_31z };
  assign _12_[6:0] = { _07_[16], _03_, _07_[14:10] };
  assign { _13_[12], _13_[10], _13_[8], _13_[0] } = { _06_, _01_, _00_, _05_ };
  assign _14_[25:0] = { _09_[29], _02_, _09_[27:4] };
  assign { out_data[128], out_data[103:96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
