
tia-testl476.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c470  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013788  0800c600  0800c600  0000d600  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801fd88  0801fd88  00021060  2**0
                  CONTENTS
  4 .ARM          00000008  0801fd88  0801fd88  00020d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801fd90  0801fd90  00021060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801fd90  0801fd90  00020d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801fd94  0801fd94  00020d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0801fd98  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000961c  20000060  0801fdf8  00021060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000967c  0801fdf8  0002167c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00021060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018fc5  00000000  00000000  0002108e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003205  00000000  00000000  0003a053  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001588  00000000  00000000  0003d258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000102f  00000000  00000000  0003e7e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000293c3  00000000  00000000  0003f80f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019390  00000000  00000000  00068bd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00108b4a  00000000  00000000  00081f62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b3  00000000  00000000  0018aaac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006584  00000000  00000000  0018ab60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  001910e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000037c6  00000000  00000000  00191158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000060  00000000  00000000  0019491e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c5e8 	.word	0x0800c5e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	0800c5e8 	.word	0x0800c5e8

080001d0 <arm_bitreversal_32>:
 80001d0:	1c4b      	adds	r3, r1, #1
 80001d2:	2b01      	cmp	r3, #1
 80001d4:	bf98      	it	ls
 80001d6:	4770      	bxls	lr
 80001d8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001dc:	1c91      	adds	r1, r2, #2
 80001de:	089b      	lsrs	r3, r3, #2

080001e0 <arm_bitreversal_32_0>:
 80001e0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001e4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001e8:	880a      	ldrh	r2, [r1, #0]
 80001ea:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001ee:	4480      	add	r8, r0
 80001f0:	4481      	add	r9, r0
 80001f2:	4402      	add	r2, r0
 80001f4:	4484      	add	ip, r0
 80001f6:	f8d9 7000 	ldr.w	r7, [r9]
 80001fa:	f8d8 6000 	ldr.w	r6, [r8]
 80001fe:	6815      	ldr	r5, [r2, #0]
 8000200:	f8dc 4000 	ldr.w	r4, [ip]
 8000204:	f8c9 6000 	str.w	r6, [r9]
 8000208:	f8c8 7000 	str.w	r7, [r8]
 800020c:	f8cc 5000 	str.w	r5, [ip]
 8000210:	6014      	str	r4, [r2, #0]
 8000212:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000216:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800021a:	6855      	ldr	r5, [r2, #4]
 800021c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000220:	f8c9 6004 	str.w	r6, [r9, #4]
 8000224:	f8c8 7004 	str.w	r7, [r8, #4]
 8000228:	f8cc 5004 	str.w	r5, [ip, #4]
 800022c:	6054      	str	r4, [r2, #4]
 800022e:	3108      	adds	r1, #8
 8000230:	3b01      	subs	r3, #1
 8000232:	d1d5      	bne.n	80001e0 <arm_bitreversal_32_0>
 8000234:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000238:	4770      	bx	lr

0800023a <arm_bitreversal_16>:
 800023a:	1c4b      	adds	r3, r1, #1
 800023c:	2b01      	cmp	r3, #1
 800023e:	bf98      	it	ls
 8000240:	4770      	bxls	lr
 8000242:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000246:	1c91      	adds	r1, r2, #2
 8000248:	089b      	lsrs	r3, r3, #2

0800024a <arm_bitreversal_16_0>:
 800024a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800024e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000252:	880a      	ldrh	r2, [r1, #0]
 8000254:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000258:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800025c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000260:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000264:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000268:	f8d9 7000 	ldr.w	r7, [r9]
 800026c:	f8d8 6000 	ldr.w	r6, [r8]
 8000270:	6815      	ldr	r5, [r2, #0]
 8000272:	f8dc 4000 	ldr.w	r4, [ip]
 8000276:	f8c9 6000 	str.w	r6, [r9]
 800027a:	f8c8 7000 	str.w	r7, [r8]
 800027e:	f8cc 5000 	str.w	r5, [ip]
 8000282:	6014      	str	r4, [r2, #0]
 8000284:	3108      	adds	r1, #8
 8000286:	3b01      	subs	r3, #1
 8000288:	d1df      	bne.n	800024a <arm_bitreversal_16_0>
 800028a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800028e:	4770      	bx	lr

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <memchr>:
 80002a0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002a4:	2a10      	cmp	r2, #16
 80002a6:	db2b      	blt.n	8000300 <memchr+0x60>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	d008      	beq.n	80002c0 <memchr+0x20>
 80002ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b2:	3a01      	subs	r2, #1
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d02d      	beq.n	8000314 <memchr+0x74>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	b342      	cbz	r2, 8000310 <memchr+0x70>
 80002be:	d1f6      	bne.n	80002ae <memchr+0xe>
 80002c0:	b4f0      	push	{r4, r5, r6, r7}
 80002c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ca:	f022 0407 	bic.w	r4, r2, #7
 80002ce:	f07f 0700 	mvns.w	r7, #0
 80002d2:	2300      	movs	r3, #0
 80002d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002d8:	3c08      	subs	r4, #8
 80002da:	ea85 0501 	eor.w	r5, r5, r1
 80002de:	ea86 0601 	eor.w	r6, r6, r1
 80002e2:	fa85 f547 	uadd8	r5, r5, r7
 80002e6:	faa3 f587 	sel	r5, r3, r7
 80002ea:	fa86 f647 	uadd8	r6, r6, r7
 80002ee:	faa5 f687 	sel	r6, r5, r7
 80002f2:	b98e      	cbnz	r6, 8000318 <memchr+0x78>
 80002f4:	d1ee      	bne.n	80002d4 <memchr+0x34>
 80002f6:	bcf0      	pop	{r4, r5, r6, r7}
 80002f8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002fc:	f002 0207 	and.w	r2, r2, #7
 8000300:	b132      	cbz	r2, 8000310 <memchr+0x70>
 8000302:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000306:	3a01      	subs	r2, #1
 8000308:	ea83 0301 	eor.w	r3, r3, r1
 800030c:	b113      	cbz	r3, 8000314 <memchr+0x74>
 800030e:	d1f8      	bne.n	8000302 <memchr+0x62>
 8000310:	2000      	movs	r0, #0
 8000312:	4770      	bx	lr
 8000314:	3801      	subs	r0, #1
 8000316:	4770      	bx	lr
 8000318:	2d00      	cmp	r5, #0
 800031a:	bf06      	itte	eq
 800031c:	4635      	moveq	r5, r6
 800031e:	3803      	subeq	r0, #3
 8000320:	3807      	subne	r0, #7
 8000322:	f015 0f01 	tst.w	r5, #1
 8000326:	d107      	bne.n	8000338 <memchr+0x98>
 8000328:	3001      	adds	r0, #1
 800032a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800032e:	bf02      	ittt	eq
 8000330:	3001      	addeq	r0, #1
 8000332:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000336:	3001      	addeq	r0, #1
 8000338:	bcf0      	pop	{r4, r5, r6, r7}
 800033a:	3801      	subs	r0, #1
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop

08000340 <__aeabi_drsub>:
 8000340:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000344:	e002      	b.n	800034c <__adddf3>
 8000346:	bf00      	nop

08000348 <__aeabi_dsub>:
 8000348:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800034c <__adddf3>:
 800034c:	b530      	push	{r4, r5, lr}
 800034e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000352:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	bf1f      	itttt	ne
 8000362:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000366:	ea55 0c02 	orrsne.w	ip, r5, r2
 800036a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800036e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000372:	f000 80e2 	beq.w	800053a <__adddf3+0x1ee>
 8000376:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800037a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800037e:	bfb8      	it	lt
 8000380:	426d      	neglt	r5, r5
 8000382:	dd0c      	ble.n	800039e <__adddf3+0x52>
 8000384:	442c      	add	r4, r5
 8000386:	ea80 0202 	eor.w	r2, r0, r2
 800038a:	ea81 0303 	eor.w	r3, r1, r3
 800038e:	ea82 0000 	eor.w	r0, r2, r0
 8000392:	ea83 0101 	eor.w	r1, r3, r1
 8000396:	ea80 0202 	eor.w	r2, r0, r2
 800039a:	ea81 0303 	eor.w	r3, r1, r3
 800039e:	2d36      	cmp	r5, #54	@ 0x36
 80003a0:	bf88      	it	hi
 80003a2:	bd30      	pophi	{r4, r5, pc}
 80003a4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ac:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003b4:	d002      	beq.n	80003bc <__adddf3+0x70>
 80003b6:	4240      	negs	r0, r0
 80003b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003bc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003c8:	d002      	beq.n	80003d0 <__adddf3+0x84>
 80003ca:	4252      	negs	r2, r2
 80003cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003d0:	ea94 0f05 	teq	r4, r5
 80003d4:	f000 80a7 	beq.w	8000526 <__adddf3+0x1da>
 80003d8:	f1a4 0401 	sub.w	r4, r4, #1
 80003dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80003e0:	db0d      	blt.n	80003fe <__adddf3+0xb2>
 80003e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003e6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ea:	1880      	adds	r0, r0, r2
 80003ec:	f141 0100 	adc.w	r1, r1, #0
 80003f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003f4:	1880      	adds	r0, r0, r2
 80003f6:	fa43 f305 	asr.w	r3, r3, r5
 80003fa:	4159      	adcs	r1, r3
 80003fc:	e00e      	b.n	800041c <__adddf3+0xd0>
 80003fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000402:	f10e 0e20 	add.w	lr, lr, #32
 8000406:	2a01      	cmp	r2, #1
 8000408:	fa03 fc0e 	lsl.w	ip, r3, lr
 800040c:	bf28      	it	cs
 800040e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000412:	fa43 f305 	asr.w	r3, r3, r5
 8000416:	18c0      	adds	r0, r0, r3
 8000418:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800041c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000420:	d507      	bpl.n	8000432 <__adddf3+0xe6>
 8000422:	f04f 0e00 	mov.w	lr, #0
 8000426:	f1dc 0c00 	rsbs	ip, ip, #0
 800042a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800042e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000432:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000436:	d31b      	bcc.n	8000470 <__adddf3+0x124>
 8000438:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800043c:	d30c      	bcc.n	8000458 <__adddf3+0x10c>
 800043e:	0849      	lsrs	r1, r1, #1
 8000440:	ea5f 0030 	movs.w	r0, r0, rrx
 8000444:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000448:	f104 0401 	add.w	r4, r4, #1
 800044c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000450:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000454:	f080 809a 	bcs.w	800058c <__adddf3+0x240>
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800045c:	bf08      	it	eq
 800045e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000462:	f150 0000 	adcs.w	r0, r0, #0
 8000466:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800046a:	ea41 0105 	orr.w	r1, r1, r5
 800046e:	bd30      	pop	{r4, r5, pc}
 8000470:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000474:	4140      	adcs	r0, r0
 8000476:	eb41 0101 	adc.w	r1, r1, r1
 800047a:	3c01      	subs	r4, #1
 800047c:	bf28      	it	cs
 800047e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000482:	d2e9      	bcs.n	8000458 <__adddf3+0x10c>
 8000484:	f091 0f00 	teq	r1, #0
 8000488:	bf04      	itt	eq
 800048a:	4601      	moveq	r1, r0
 800048c:	2000      	moveq	r0, #0
 800048e:	fab1 f381 	clz	r3, r1
 8000492:	bf08      	it	eq
 8000494:	3320      	addeq	r3, #32
 8000496:	f1a3 030b 	sub.w	r3, r3, #11
 800049a:	f1b3 0220 	subs.w	r2, r3, #32
 800049e:	da0c      	bge.n	80004ba <__adddf3+0x16e>
 80004a0:	320c      	adds	r2, #12
 80004a2:	dd08      	ble.n	80004b6 <__adddf3+0x16a>
 80004a4:	f102 0c14 	add.w	ip, r2, #20
 80004a8:	f1c2 020c 	rsb	r2, r2, #12
 80004ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80004b0:	fa21 f102 	lsr.w	r1, r1, r2
 80004b4:	e00c      	b.n	80004d0 <__adddf3+0x184>
 80004b6:	f102 0214 	add.w	r2, r2, #20
 80004ba:	bfd8      	it	le
 80004bc:	f1c2 0c20 	rsble	ip, r2, #32
 80004c0:	fa01 f102 	lsl.w	r1, r1, r2
 80004c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004c8:	bfdc      	itt	le
 80004ca:	ea41 010c 	orrle.w	r1, r1, ip
 80004ce:	4090      	lslle	r0, r2
 80004d0:	1ae4      	subs	r4, r4, r3
 80004d2:	bfa2      	ittt	ge
 80004d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004d8:	4329      	orrge	r1, r5
 80004da:	bd30      	popge	{r4, r5, pc}
 80004dc:	ea6f 0404 	mvn.w	r4, r4
 80004e0:	3c1f      	subs	r4, #31
 80004e2:	da1c      	bge.n	800051e <__adddf3+0x1d2>
 80004e4:	340c      	adds	r4, #12
 80004e6:	dc0e      	bgt.n	8000506 <__adddf3+0x1ba>
 80004e8:	f104 0414 	add.w	r4, r4, #20
 80004ec:	f1c4 0220 	rsb	r2, r4, #32
 80004f0:	fa20 f004 	lsr.w	r0, r0, r4
 80004f4:	fa01 f302 	lsl.w	r3, r1, r2
 80004f8:	ea40 0003 	orr.w	r0, r0, r3
 80004fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000500:	ea45 0103 	orr.w	r1, r5, r3
 8000504:	bd30      	pop	{r4, r5, pc}
 8000506:	f1c4 040c 	rsb	r4, r4, #12
 800050a:	f1c4 0220 	rsb	r2, r4, #32
 800050e:	fa20 f002 	lsr.w	r0, r0, r2
 8000512:	fa01 f304 	lsl.w	r3, r1, r4
 8000516:	ea40 0003 	orr.w	r0, r0, r3
 800051a:	4629      	mov	r1, r5
 800051c:	bd30      	pop	{r4, r5, pc}
 800051e:	fa21 f004 	lsr.w	r0, r1, r4
 8000522:	4629      	mov	r1, r5
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f094 0f00 	teq	r4, #0
 800052a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800052e:	bf06      	itte	eq
 8000530:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000534:	3401      	addeq	r4, #1
 8000536:	3d01      	subne	r5, #1
 8000538:	e74e      	b.n	80003d8 <__adddf3+0x8c>
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf18      	it	ne
 8000540:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000544:	d029      	beq.n	800059a <__adddf3+0x24e>
 8000546:	ea94 0f05 	teq	r4, r5
 800054a:	bf08      	it	eq
 800054c:	ea90 0f02 	teqeq	r0, r2
 8000550:	d005      	beq.n	800055e <__adddf3+0x212>
 8000552:	ea54 0c00 	orrs.w	ip, r4, r0
 8000556:	bf04      	itt	eq
 8000558:	4619      	moveq	r1, r3
 800055a:	4610      	moveq	r0, r2
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	ea91 0f03 	teq	r1, r3
 8000562:	bf1e      	ittt	ne
 8000564:	2100      	movne	r1, #0
 8000566:	2000      	movne	r0, #0
 8000568:	bd30      	popne	{r4, r5, pc}
 800056a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800056e:	d105      	bne.n	800057c <__adddf3+0x230>
 8000570:	0040      	lsls	r0, r0, #1
 8000572:	4149      	adcs	r1, r1
 8000574:	bf28      	it	cs
 8000576:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800057a:	bd30      	pop	{r4, r5, pc}
 800057c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000580:	bf3c      	itt	cc
 8000582:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000586:	bd30      	popcc	{r4, r5, pc}
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800058c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000590:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000594:	f04f 0000 	mov.w	r0, #0
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf1a      	itte	ne
 80005a0:	4619      	movne	r1, r3
 80005a2:	4610      	movne	r0, r2
 80005a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005a8:	bf1c      	itt	ne
 80005aa:	460b      	movne	r3, r1
 80005ac:	4602      	movne	r2, r0
 80005ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005b2:	bf06      	itte	eq
 80005b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005b8:	ea91 0f03 	teqeq	r1, r3
 80005bc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	bf00      	nop

080005c4 <__aeabi_ui2d>:
 80005c4:	f090 0f00 	teq	r0, #0
 80005c8:	bf04      	itt	eq
 80005ca:	2100      	moveq	r1, #0
 80005cc:	4770      	bxeq	lr
 80005ce:	b530      	push	{r4, r5, lr}
 80005d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005d8:	f04f 0500 	mov.w	r5, #0
 80005dc:	f04f 0100 	mov.w	r1, #0
 80005e0:	e750      	b.n	8000484 <__adddf3+0x138>
 80005e2:	bf00      	nop

080005e4 <__aeabi_i2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005f8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005fc:	bf48      	it	mi
 80005fe:	4240      	negmi	r0, r0
 8000600:	f04f 0100 	mov.w	r1, #0
 8000604:	e73e      	b.n	8000484 <__adddf3+0x138>
 8000606:	bf00      	nop

08000608 <__aeabi_f2d>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800060e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000612:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000616:	bf1f      	itttt	ne
 8000618:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800061c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000620:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000624:	4770      	bxne	lr
 8000626:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800062a:	bf08      	it	eq
 800062c:	4770      	bxeq	lr
 800062e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000632:	bf04      	itt	eq
 8000634:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000638:	4770      	bxeq	lr
 800063a:	b530      	push	{r4, r5, lr}
 800063c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000640:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000644:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000648:	e71c      	b.n	8000484 <__adddf3+0x138>
 800064a:	bf00      	nop

0800064c <__aeabi_ul2d>:
 800064c:	ea50 0201 	orrs.w	r2, r0, r1
 8000650:	bf08      	it	eq
 8000652:	4770      	bxeq	lr
 8000654:	b530      	push	{r4, r5, lr}
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	e00a      	b.n	8000672 <__aeabi_l2d+0x16>

0800065c <__aeabi_l2d>:
 800065c:	ea50 0201 	orrs.w	r2, r0, r1
 8000660:	bf08      	it	eq
 8000662:	4770      	bxeq	lr
 8000664:	b530      	push	{r4, r5, lr}
 8000666:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800066a:	d502      	bpl.n	8000672 <__aeabi_l2d+0x16>
 800066c:	4240      	negs	r0, r0
 800066e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000672:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000676:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800067a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800067e:	f43f aed8 	beq.w	8000432 <__adddf3+0xe6>
 8000682:	f04f 0203 	mov.w	r2, #3
 8000686:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800068a:	bf18      	it	ne
 800068c:	3203      	addne	r2, #3
 800068e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000692:	bf18      	it	ne
 8000694:	3203      	addne	r2, #3
 8000696:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800069a:	f1c2 0320 	rsb	r3, r2, #32
 800069e:	fa00 fc03 	lsl.w	ip, r0, r3
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006aa:	ea40 000e 	orr.w	r0, r0, lr
 80006ae:	fa21 f102 	lsr.w	r1, r1, r2
 80006b2:	4414      	add	r4, r2
 80006b4:	e6bd      	b.n	8000432 <__adddf3+0xe6>
 80006b6:	bf00      	nop

080006b8 <__aeabi_dmul>:
 80006b8:	b570      	push	{r4, r5, r6, lr}
 80006ba:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006be:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80006c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006c6:	bf1d      	ittte	ne
 80006c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006cc:	ea94 0f0c 	teqne	r4, ip
 80006d0:	ea95 0f0c 	teqne	r5, ip
 80006d4:	f000 f8de 	bleq	8000894 <__aeabi_dmul+0x1dc>
 80006d8:	442c      	add	r4, r5
 80006da:	ea81 0603 	eor.w	r6, r1, r3
 80006de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006ea:	bf18      	it	ne
 80006ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006f8:	d038      	beq.n	800076c <__aeabi_dmul+0xb4>
 80006fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006fe:	f04f 0500 	mov.w	r5, #0
 8000702:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000706:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800070a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800070e:	f04f 0600 	mov.w	r6, #0
 8000712:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000716:	f09c 0f00 	teq	ip, #0
 800071a:	bf18      	it	ne
 800071c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000720:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000724:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000728:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800072c:	d204      	bcs.n	8000738 <__aeabi_dmul+0x80>
 800072e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000732:	416d      	adcs	r5, r5
 8000734:	eb46 0606 	adc.w	r6, r6, r6
 8000738:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800073c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000740:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000744:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000748:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800074c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000750:	bf88      	it	hi
 8000752:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000756:	d81e      	bhi.n	8000796 <__aeabi_dmul+0xde>
 8000758:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800075c:	bf08      	it	eq
 800075e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000762:	f150 0000 	adcs.w	r0, r0, #0
 8000766:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000770:	ea46 0101 	orr.w	r1, r6, r1
 8000774:	ea40 0002 	orr.w	r0, r0, r2
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000780:	bfc2      	ittt	gt
 8000782:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000786:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800078a:	bd70      	popgt	{r4, r5, r6, pc}
 800078c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000790:	f04f 0e00 	mov.w	lr, #0
 8000794:	3c01      	subs	r4, #1
 8000796:	f300 80ab 	bgt.w	80008f0 <__aeabi_dmul+0x238>
 800079a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800079e:	bfde      	ittt	le
 80007a0:	2000      	movle	r0, #0
 80007a2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007a6:	bd70      	pople	{r4, r5, r6, pc}
 80007a8:	f1c4 0400 	rsb	r4, r4, #0
 80007ac:	3c20      	subs	r4, #32
 80007ae:	da35      	bge.n	800081c <__aeabi_dmul+0x164>
 80007b0:	340c      	adds	r4, #12
 80007b2:	dc1b      	bgt.n	80007ec <__aeabi_dmul+0x134>
 80007b4:	f104 0414 	add.w	r4, r4, #20
 80007b8:	f1c4 0520 	rsb	r5, r4, #32
 80007bc:	fa00 f305 	lsl.w	r3, r0, r5
 80007c0:	fa20 f004 	lsr.w	r0, r0, r4
 80007c4:	fa01 f205 	lsl.w	r2, r1, r5
 80007c8:	ea40 0002 	orr.w	r0, r0, r2
 80007cc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80007d0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007d8:	fa21 f604 	lsr.w	r6, r1, r4
 80007dc:	eb42 0106 	adc.w	r1, r2, r6
 80007e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007e4:	bf08      	it	eq
 80007e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ea:	bd70      	pop	{r4, r5, r6, pc}
 80007ec:	f1c4 040c 	rsb	r4, r4, #12
 80007f0:	f1c4 0520 	rsb	r5, r4, #32
 80007f4:	fa00 f304 	lsl.w	r3, r0, r4
 80007f8:	fa20 f005 	lsr.w	r0, r0, r5
 80007fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000800:	ea40 0002 	orr.w	r0, r0, r2
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800080c:	f141 0100 	adc.w	r1, r1, #0
 8000810:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000814:	bf08      	it	eq
 8000816:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800081a:	bd70      	pop	{r4, r5, r6, pc}
 800081c:	f1c4 0520 	rsb	r5, r4, #32
 8000820:	fa00 f205 	lsl.w	r2, r0, r5
 8000824:	ea4e 0e02 	orr.w	lr, lr, r2
 8000828:	fa20 f304 	lsr.w	r3, r0, r4
 800082c:	fa01 f205 	lsl.w	r2, r1, r5
 8000830:	ea43 0302 	orr.w	r3, r3, r2
 8000834:	fa21 f004 	lsr.w	r0, r1, r4
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	fa21 f204 	lsr.w	r2, r1, r4
 8000840:	ea20 0002 	bic.w	r0, r0, r2
 8000844:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000848:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800084c:	bf08      	it	eq
 800084e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000852:	bd70      	pop	{r4, r5, r6, pc}
 8000854:	f094 0f00 	teq	r4, #0
 8000858:	d10f      	bne.n	800087a <__aeabi_dmul+0x1c2>
 800085a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800085e:	0040      	lsls	r0, r0, #1
 8000860:	eb41 0101 	adc.w	r1, r1, r1
 8000864:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000868:	bf08      	it	eq
 800086a:	3c01      	subeq	r4, #1
 800086c:	d0f7      	beq.n	800085e <__aeabi_dmul+0x1a6>
 800086e:	ea41 0106 	orr.w	r1, r1, r6
 8000872:	f095 0f00 	teq	r5, #0
 8000876:	bf18      	it	ne
 8000878:	4770      	bxne	lr
 800087a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800087e:	0052      	lsls	r2, r2, #1
 8000880:	eb43 0303 	adc.w	r3, r3, r3
 8000884:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000888:	bf08      	it	eq
 800088a:	3d01      	subeq	r5, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1c6>
 800088e:	ea43 0306 	orr.w	r3, r3, r6
 8000892:	4770      	bx	lr
 8000894:	ea94 0f0c 	teq	r4, ip
 8000898:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089c:	bf18      	it	ne
 800089e:	ea95 0f0c 	teqne	r5, ip
 80008a2:	d00c      	beq.n	80008be <__aeabi_dmul+0x206>
 80008a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008a8:	bf18      	it	ne
 80008aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ae:	d1d1      	bne.n	8000854 <__aeabi_dmul+0x19c>
 80008b0:	ea81 0103 	eor.w	r1, r1, r3
 80008b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008b8:	f04f 0000 	mov.w	r0, #0
 80008bc:	bd70      	pop	{r4, r5, r6, pc}
 80008be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c2:	bf06      	itte	eq
 80008c4:	4610      	moveq	r0, r2
 80008c6:	4619      	moveq	r1, r3
 80008c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008cc:	d019      	beq.n	8000902 <__aeabi_dmul+0x24a>
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	d102      	bne.n	80008da <__aeabi_dmul+0x222>
 80008d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008d8:	d113      	bne.n	8000902 <__aeabi_dmul+0x24a>
 80008da:	ea95 0f0c 	teq	r5, ip
 80008de:	d105      	bne.n	80008ec <__aeabi_dmul+0x234>
 80008e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008e4:	bf1c      	itt	ne
 80008e6:	4610      	movne	r0, r2
 80008e8:	4619      	movne	r1, r3
 80008ea:	d10a      	bne.n	8000902 <__aeabi_dmul+0x24a>
 80008ec:	ea81 0103 	eor.w	r1, r1, r3
 80008f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008f4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008fc:	f04f 0000 	mov.w	r0, #0
 8000900:	bd70      	pop	{r4, r5, r6, pc}
 8000902:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000906:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800090a:	bd70      	pop	{r4, r5, r6, pc}

0800090c <__aeabi_ddiv>:
 800090c:	b570      	push	{r4, r5, r6, lr}
 800090e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000912:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000916:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800091a:	bf1d      	ittte	ne
 800091c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000920:	ea94 0f0c 	teqne	r4, ip
 8000924:	ea95 0f0c 	teqne	r5, ip
 8000928:	f000 f8a7 	bleq	8000a7a <__aeabi_ddiv+0x16e>
 800092c:	eba4 0405 	sub.w	r4, r4, r5
 8000930:	ea81 0e03 	eor.w	lr, r1, r3
 8000934:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000938:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800093c:	f000 8088 	beq.w	8000a50 <__aeabi_ddiv+0x144>
 8000940:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000944:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000948:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800094c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000950:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000954:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000958:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800095c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000960:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000964:	429d      	cmp	r5, r3
 8000966:	bf08      	it	eq
 8000968:	4296      	cmpeq	r6, r2
 800096a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800096e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000972:	d202      	bcs.n	800097a <__aeabi_ddiv+0x6e>
 8000974:	085b      	lsrs	r3, r3, #1
 8000976:	ea4f 0232 	mov.w	r2, r2, rrx
 800097a:	1ab6      	subs	r6, r6, r2
 800097c:	eb65 0503 	sbc.w	r5, r5, r3
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800098a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800098e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000992:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000996:	bf22      	ittt	cs
 8000998:	1ab6      	subcs	r6, r6, r2
 800099a:	4675      	movcs	r5, lr
 800099c:	ea40 000c 	orrcs.w	r0, r0, ip
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ae:	bf22      	ittt	cs
 80009b0:	1ab6      	subcs	r6, r6, r2
 80009b2:	4675      	movcs	r5, lr
 80009b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009b8:	085b      	lsrs	r3, r3, #1
 80009ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80009be:	ebb6 0e02 	subs.w	lr, r6, r2
 80009c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009c6:	bf22      	ittt	cs
 80009c8:	1ab6      	subcs	r6, r6, r2
 80009ca:	4675      	movcs	r5, lr
 80009cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009d0:	085b      	lsrs	r3, r3, #1
 80009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009de:	bf22      	ittt	cs
 80009e0:	1ab6      	subcs	r6, r6, r2
 80009e2:	4675      	movcs	r5, lr
 80009e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009ec:	d018      	beq.n	8000a20 <__aeabi_ddiv+0x114>
 80009ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a02:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a06:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a0a:	d1c0      	bne.n	800098e <__aeabi_ddiv+0x82>
 8000a0c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a10:	d10b      	bne.n	8000a2a <__aeabi_ddiv+0x11e>
 8000a12:	ea41 0100 	orr.w	r1, r1, r0
 8000a16:	f04f 0000 	mov.w	r0, #0
 8000a1a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a1e:	e7b6      	b.n	800098e <__aeabi_ddiv+0x82>
 8000a20:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a24:	bf04      	itt	eq
 8000a26:	4301      	orreq	r1, r0
 8000a28:	2000      	moveq	r0, #0
 8000a2a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a2e:	bf88      	it	hi
 8000a30:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a34:	f63f aeaf 	bhi.w	8000796 <__aeabi_dmul+0xde>
 8000a38:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a3c:	bf04      	itt	eq
 8000a3e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a42:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a46:	f150 0000 	adcs.w	r0, r0, #0
 8000a4a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a4e:	bd70      	pop	{r4, r5, r6, pc}
 8000a50:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a54:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a58:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a5c:	bfc2      	ittt	gt
 8000a5e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a62:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a66:	bd70      	popgt	{r4, r5, r6, pc}
 8000a68:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a6c:	f04f 0e00 	mov.w	lr, #0
 8000a70:	3c01      	subs	r4, #1
 8000a72:	e690      	b.n	8000796 <__aeabi_dmul+0xde>
 8000a74:	ea45 0e06 	orr.w	lr, r5, r6
 8000a78:	e68d      	b.n	8000796 <__aeabi_dmul+0xde>
 8000a7a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a7e:	ea94 0f0c 	teq	r4, ip
 8000a82:	bf08      	it	eq
 8000a84:	ea95 0f0c 	teqeq	r5, ip
 8000a88:	f43f af3b 	beq.w	8000902 <__aeabi_dmul+0x24a>
 8000a8c:	ea94 0f0c 	teq	r4, ip
 8000a90:	d10a      	bne.n	8000aa8 <__aeabi_ddiv+0x19c>
 8000a92:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a96:	f47f af34 	bne.w	8000902 <__aeabi_dmul+0x24a>
 8000a9a:	ea95 0f0c 	teq	r5, ip
 8000a9e:	f47f af25 	bne.w	80008ec <__aeabi_dmul+0x234>
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	e72c      	b.n	8000902 <__aeabi_dmul+0x24a>
 8000aa8:	ea95 0f0c 	teq	r5, ip
 8000aac:	d106      	bne.n	8000abc <__aeabi_ddiv+0x1b0>
 8000aae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ab2:	f43f aefd 	beq.w	80008b0 <__aeabi_dmul+0x1f8>
 8000ab6:	4610      	mov	r0, r2
 8000ab8:	4619      	mov	r1, r3
 8000aba:	e722      	b.n	8000902 <__aeabi_dmul+0x24a>
 8000abc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ac0:	bf18      	it	ne
 8000ac2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ac6:	f47f aec5 	bne.w	8000854 <__aeabi_dmul+0x19c>
 8000aca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ace:	f47f af0d 	bne.w	80008ec <__aeabi_dmul+0x234>
 8000ad2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ad6:	f47f aeeb 	bne.w	80008b0 <__aeabi_dmul+0x1f8>
 8000ada:	e712      	b.n	8000902 <__aeabi_dmul+0x24a>

08000adc <__gedf2>:
 8000adc:	f04f 3cff 	mov.w	ip, #4294967295
 8000ae0:	e006      	b.n	8000af0 <__cmpdf2+0x4>
 8000ae2:	bf00      	nop

08000ae4 <__ledf2>:
 8000ae4:	f04f 0c01 	mov.w	ip, #1
 8000ae8:	e002      	b.n	8000af0 <__cmpdf2+0x4>
 8000aea:	bf00      	nop

08000aec <__cmpdf2>:
 8000aec:	f04f 0c01 	mov.w	ip, #1
 8000af0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000af4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	bf18      	it	ne
 8000b02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b06:	d01b      	beq.n	8000b40 <__cmpdf2+0x54>
 8000b08:	b001      	add	sp, #4
 8000b0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b0e:	bf0c      	ite	eq
 8000b10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b14:	ea91 0f03 	teqne	r1, r3
 8000b18:	bf02      	ittt	eq
 8000b1a:	ea90 0f02 	teqeq	r0, r2
 8000b1e:	2000      	moveq	r0, #0
 8000b20:	4770      	bxeq	lr
 8000b22:	f110 0f00 	cmn.w	r0, #0
 8000b26:	ea91 0f03 	teq	r1, r3
 8000b2a:	bf58      	it	pl
 8000b2c:	4299      	cmppl	r1, r3
 8000b2e:	bf08      	it	eq
 8000b30:	4290      	cmpeq	r0, r2
 8000b32:	bf2c      	ite	cs
 8000b34:	17d8      	asrcs	r0, r3, #31
 8000b36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b3a:	f040 0001 	orr.w	r0, r0, #1
 8000b3e:	4770      	bx	lr
 8000b40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b48:	d102      	bne.n	8000b50 <__cmpdf2+0x64>
 8000b4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4e:	d107      	bne.n	8000b60 <__cmpdf2+0x74>
 8000b50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b58:	d1d6      	bne.n	8000b08 <__cmpdf2+0x1c>
 8000b5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5e:	d0d3      	beq.n	8000b08 <__cmpdf2+0x1c>
 8000b60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_cdrcmple>:
 8000b68:	4684      	mov	ip, r0
 8000b6a:	4610      	mov	r0, r2
 8000b6c:	4662      	mov	r2, ip
 8000b6e:	468c      	mov	ip, r1
 8000b70:	4619      	mov	r1, r3
 8000b72:	4663      	mov	r3, ip
 8000b74:	e000      	b.n	8000b78 <__aeabi_cdcmpeq>
 8000b76:	bf00      	nop

08000b78 <__aeabi_cdcmpeq>:
 8000b78:	b501      	push	{r0, lr}
 8000b7a:	f7ff ffb7 	bl	8000aec <__cmpdf2>
 8000b7e:	2800      	cmp	r0, #0
 8000b80:	bf48      	it	mi
 8000b82:	f110 0f00 	cmnmi.w	r0, #0
 8000b86:	bd01      	pop	{r0, pc}

08000b88 <__aeabi_dcmpeq>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff fff4 	bl	8000b78 <__aeabi_cdcmpeq>
 8000b90:	bf0c      	ite	eq
 8000b92:	2001      	moveq	r0, #1
 8000b94:	2000      	movne	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmplt>:
 8000b9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ba0:	f7ff ffea 	bl	8000b78 <__aeabi_cdcmpeq>
 8000ba4:	bf34      	ite	cc
 8000ba6:	2001      	movcc	r0, #1
 8000ba8:	2000      	movcs	r0, #0
 8000baa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bae:	bf00      	nop

08000bb0 <__aeabi_dcmple>:
 8000bb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bb4:	f7ff ffe0 	bl	8000b78 <__aeabi_cdcmpeq>
 8000bb8:	bf94      	ite	ls
 8000bba:	2001      	movls	r0, #1
 8000bbc:	2000      	movhi	r0, #0
 8000bbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_dcmpge>:
 8000bc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc8:	f7ff ffce 	bl	8000b68 <__aeabi_cdrcmple>
 8000bcc:	bf94      	ite	ls
 8000bce:	2001      	movls	r0, #1
 8000bd0:	2000      	movhi	r0, #0
 8000bd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_dcmpgt>:
 8000bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bdc:	f7ff ffc4 	bl	8000b68 <__aeabi_cdrcmple>
 8000be0:	bf34      	ite	cc
 8000be2:	2001      	movcc	r0, #1
 8000be4:	2000      	movcs	r0, #0
 8000be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bea:	bf00      	nop

08000bec <__aeabi_d2iz>:
 8000bec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf4:	d215      	bcs.n	8000c22 <__aeabi_d2iz+0x36>
 8000bf6:	d511      	bpl.n	8000c1c <__aeabi_d2iz+0x30>
 8000bf8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bfc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c00:	d912      	bls.n	8000c28 <__aeabi_d2iz+0x3c>
 8000c02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c06:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c12:	fa23 f002 	lsr.w	r0, r3, r2
 8000c16:	bf18      	it	ne
 8000c18:	4240      	negne	r0, r0
 8000c1a:	4770      	bx	lr
 8000c1c:	f04f 0000 	mov.w	r0, #0
 8000c20:	4770      	bx	lr
 8000c22:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c26:	d105      	bne.n	8000c34 <__aeabi_d2iz+0x48>
 8000c28:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c2c:	bf08      	it	eq
 8000c2e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c32:	4770      	bx	lr
 8000c34:	f04f 0000 	mov.w	r0, #0
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop

08000c3c <__aeabi_d2uiz>:
 8000c3c:	004a      	lsls	r2, r1, #1
 8000c3e:	d211      	bcs.n	8000c64 <__aeabi_d2uiz+0x28>
 8000c40:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c44:	d211      	bcs.n	8000c6a <__aeabi_d2uiz+0x2e>
 8000c46:	d50d      	bpl.n	8000c64 <__aeabi_d2uiz+0x28>
 8000c48:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c50:	d40e      	bmi.n	8000c70 <__aeabi_d2uiz+0x34>
 8000c52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c62:	4770      	bx	lr
 8000c64:	f04f 0000 	mov.w	r0, #0
 8000c68:	4770      	bx	lr
 8000c6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c6e:	d102      	bne.n	8000c76 <__aeabi_d2uiz+0x3a>
 8000c70:	f04f 30ff 	mov.w	r0, #4294967295
 8000c74:	4770      	bx	lr
 8000c76:	f04f 0000 	mov.w	r0, #0
 8000c7a:	4770      	bx	lr

08000c7c <__aeabi_frsub>:
 8000c7c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c80:	e002      	b.n	8000c88 <__addsf3>
 8000c82:	bf00      	nop

08000c84 <__aeabi_fsub>:
 8000c84:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c88 <__addsf3>:
 8000c88:	0042      	lsls	r2, r0, #1
 8000c8a:	bf1f      	itttt	ne
 8000c8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c90:	ea92 0f03 	teqne	r2, r3
 8000c94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c9c:	d06a      	beq.n	8000d74 <__addsf3+0xec>
 8000c9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ca2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ca6:	bfc1      	itttt	gt
 8000ca8:	18d2      	addgt	r2, r2, r3
 8000caa:	4041      	eorgt	r1, r0
 8000cac:	4048      	eorgt	r0, r1
 8000cae:	4041      	eorgt	r1, r0
 8000cb0:	bfb8      	it	lt
 8000cb2:	425b      	neglt	r3, r3
 8000cb4:	2b19      	cmp	r3, #25
 8000cb6:	bf88      	it	hi
 8000cb8:	4770      	bxhi	lr
 8000cba:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000cbe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000cc6:	bf18      	it	ne
 8000cc8:	4240      	negne	r0, r0
 8000cca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000cce:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000cd2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000cd6:	bf18      	it	ne
 8000cd8:	4249      	negne	r1, r1
 8000cda:	ea92 0f03 	teq	r2, r3
 8000cde:	d03f      	beq.n	8000d60 <__addsf3+0xd8>
 8000ce0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ce4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ce8:	eb10 000c 	adds.w	r0, r0, ip
 8000cec:	f1c3 0320 	rsb	r3, r3, #32
 8000cf0:	fa01 f103 	lsl.w	r1, r1, r3
 8000cf4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cf8:	d502      	bpl.n	8000d00 <__addsf3+0x78>
 8000cfa:	4249      	negs	r1, r1
 8000cfc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d00:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d04:	d313      	bcc.n	8000d2e <__addsf3+0xa6>
 8000d06:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d0a:	d306      	bcc.n	8000d1a <__addsf3+0x92>
 8000d0c:	0840      	lsrs	r0, r0, #1
 8000d0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d12:	f102 0201 	add.w	r2, r2, #1
 8000d16:	2afe      	cmp	r2, #254	@ 0xfe
 8000d18:	d251      	bcs.n	8000dbe <__addsf3+0x136>
 8000d1a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d22:	bf08      	it	eq
 8000d24:	f020 0001 	biceq.w	r0, r0, #1
 8000d28:	ea40 0003 	orr.w	r0, r0, r3
 8000d2c:	4770      	bx	lr
 8000d2e:	0049      	lsls	r1, r1, #1
 8000d30:	eb40 0000 	adc.w	r0, r0, r0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	bf28      	it	cs
 8000d38:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d3c:	d2ed      	bcs.n	8000d1a <__addsf3+0x92>
 8000d3e:	fab0 fc80 	clz	ip, r0
 8000d42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d46:	ebb2 020c 	subs.w	r2, r2, ip
 8000d4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d4e:	bfaa      	itet	ge
 8000d50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d54:	4252      	neglt	r2, r2
 8000d56:	4318      	orrge	r0, r3
 8000d58:	bfbc      	itt	lt
 8000d5a:	40d0      	lsrlt	r0, r2
 8000d5c:	4318      	orrlt	r0, r3
 8000d5e:	4770      	bx	lr
 8000d60:	f092 0f00 	teq	r2, #0
 8000d64:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d68:	bf06      	itte	eq
 8000d6a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d6e:	3201      	addeq	r2, #1
 8000d70:	3b01      	subne	r3, #1
 8000d72:	e7b5      	b.n	8000ce0 <__addsf3+0x58>
 8000d74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d7c:	bf18      	it	ne
 8000d7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d82:	d021      	beq.n	8000dc8 <__addsf3+0x140>
 8000d84:	ea92 0f03 	teq	r2, r3
 8000d88:	d004      	beq.n	8000d94 <__addsf3+0x10c>
 8000d8a:	f092 0f00 	teq	r2, #0
 8000d8e:	bf08      	it	eq
 8000d90:	4608      	moveq	r0, r1
 8000d92:	4770      	bx	lr
 8000d94:	ea90 0f01 	teq	r0, r1
 8000d98:	bf1c      	itt	ne
 8000d9a:	2000      	movne	r0, #0
 8000d9c:	4770      	bxne	lr
 8000d9e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000da2:	d104      	bne.n	8000dae <__addsf3+0x126>
 8000da4:	0040      	lsls	r0, r0, #1
 8000da6:	bf28      	it	cs
 8000da8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000dac:	4770      	bx	lr
 8000dae:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000db2:	bf3c      	itt	cc
 8000db4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000db8:	4770      	bxcc	lr
 8000dba:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000dbe:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000dc2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dc6:	4770      	bx	lr
 8000dc8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000dcc:	bf16      	itet	ne
 8000dce:	4608      	movne	r0, r1
 8000dd0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000dd4:	4601      	movne	r1, r0
 8000dd6:	0242      	lsls	r2, r0, #9
 8000dd8:	bf06      	itte	eq
 8000dda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000dde:	ea90 0f01 	teqeq	r0, r1
 8000de2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000de6:	4770      	bx	lr

08000de8 <__aeabi_ui2f>:
 8000de8:	f04f 0300 	mov.w	r3, #0
 8000dec:	e004      	b.n	8000df8 <__aeabi_i2f+0x8>
 8000dee:	bf00      	nop

08000df0 <__aeabi_i2f>:
 8000df0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000df4:	bf48      	it	mi
 8000df6:	4240      	negmi	r0, r0
 8000df8:	ea5f 0c00 	movs.w	ip, r0
 8000dfc:	bf08      	it	eq
 8000dfe:	4770      	bxeq	lr
 8000e00:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e04:	4601      	mov	r1, r0
 8000e06:	f04f 0000 	mov.w	r0, #0
 8000e0a:	e01c      	b.n	8000e46 <__aeabi_l2f+0x2a>

08000e0c <__aeabi_ul2f>:
 8000e0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000e10:	bf08      	it	eq
 8000e12:	4770      	bxeq	lr
 8000e14:	f04f 0300 	mov.w	r3, #0
 8000e18:	e00a      	b.n	8000e30 <__aeabi_l2f+0x14>
 8000e1a:	bf00      	nop

08000e1c <__aeabi_l2f>:
 8000e1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000e20:	bf08      	it	eq
 8000e22:	4770      	bxeq	lr
 8000e24:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e28:	d502      	bpl.n	8000e30 <__aeabi_l2f+0x14>
 8000e2a:	4240      	negs	r0, r0
 8000e2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e30:	ea5f 0c01 	movs.w	ip, r1
 8000e34:	bf02      	ittt	eq
 8000e36:	4684      	moveq	ip, r0
 8000e38:	4601      	moveq	r1, r0
 8000e3a:	2000      	moveq	r0, #0
 8000e3c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e40:	bf08      	it	eq
 8000e42:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e46:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e4a:	fabc f28c 	clz	r2, ip
 8000e4e:	3a08      	subs	r2, #8
 8000e50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e54:	db10      	blt.n	8000e78 <__aeabi_l2f+0x5c>
 8000e56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e5a:	4463      	add	r3, ip
 8000e5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e60:	f1c2 0220 	rsb	r2, r2, #32
 8000e64:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	eb43 0002 	adc.w	r0, r3, r2
 8000e70:	bf08      	it	eq
 8000e72:	f020 0001 	biceq.w	r0, r0, #1
 8000e76:	4770      	bx	lr
 8000e78:	f102 0220 	add.w	r2, r2, #32
 8000e7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e80:	f1c2 0220 	rsb	r2, r2, #32
 8000e84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e88:	fa21 f202 	lsr.w	r2, r1, r2
 8000e8c:	eb43 0002 	adc.w	r0, r3, r2
 8000e90:	bf08      	it	eq
 8000e92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e96:	4770      	bx	lr

08000e98 <__aeabi_fmul>:
 8000e98:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ea0:	bf1e      	ittt	ne
 8000ea2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ea6:	ea92 0f0c 	teqne	r2, ip
 8000eaa:	ea93 0f0c 	teqne	r3, ip
 8000eae:	d06f      	beq.n	8000f90 <__aeabi_fmul+0xf8>
 8000eb0:	441a      	add	r2, r3
 8000eb2:	ea80 0c01 	eor.w	ip, r0, r1
 8000eb6:	0240      	lsls	r0, r0, #9
 8000eb8:	bf18      	it	ne
 8000eba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000ebe:	d01e      	beq.n	8000efe <__aeabi_fmul+0x66>
 8000ec0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000ec4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ec8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000ecc:	fba0 3101 	umull	r3, r1, r0, r1
 8000ed0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ed4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ed8:	bf3e      	ittt	cc
 8000eda:	0049      	lslcc	r1, r1, #1
 8000edc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ee0:	005b      	lslcc	r3, r3, #1
 8000ee2:	ea40 0001 	orr.w	r0, r0, r1
 8000ee6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000eea:	2afd      	cmp	r2, #253	@ 0xfd
 8000eec:	d81d      	bhi.n	8000f2a <__aeabi_fmul+0x92>
 8000eee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000ef2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ef6:	bf08      	it	eq
 8000ef8:	f020 0001 	biceq.w	r0, r0, #1
 8000efc:	4770      	bx	lr
 8000efe:	f090 0f00 	teq	r0, #0
 8000f02:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f06:	bf08      	it	eq
 8000f08:	0249      	lsleq	r1, r1, #9
 8000f0a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f0e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000f12:	3a7f      	subs	r2, #127	@ 0x7f
 8000f14:	bfc2      	ittt	gt
 8000f16:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f1a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f1e:	4770      	bxgt	lr
 8000f20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f24:	f04f 0300 	mov.w	r3, #0
 8000f28:	3a01      	subs	r2, #1
 8000f2a:	dc5d      	bgt.n	8000fe8 <__aeabi_fmul+0x150>
 8000f2c:	f112 0f19 	cmn.w	r2, #25
 8000f30:	bfdc      	itt	le
 8000f32:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000f36:	4770      	bxle	lr
 8000f38:	f1c2 0200 	rsb	r2, r2, #0
 8000f3c:	0041      	lsls	r1, r0, #1
 8000f3e:	fa21 f102 	lsr.w	r1, r1, r2
 8000f42:	f1c2 0220 	rsb	r2, r2, #32
 8000f46:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f4a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f4e:	f140 0000 	adc.w	r0, r0, #0
 8000f52:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f56:	bf08      	it	eq
 8000f58:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f5c:	4770      	bx	lr
 8000f5e:	f092 0f00 	teq	r2, #0
 8000f62:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f66:	bf02      	ittt	eq
 8000f68:	0040      	lsleq	r0, r0, #1
 8000f6a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f6e:	3a01      	subeq	r2, #1
 8000f70:	d0f9      	beq.n	8000f66 <__aeabi_fmul+0xce>
 8000f72:	ea40 000c 	orr.w	r0, r0, ip
 8000f76:	f093 0f00 	teq	r3, #0
 8000f7a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f7e:	bf02      	ittt	eq
 8000f80:	0049      	lsleq	r1, r1, #1
 8000f82:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f86:	3b01      	subeq	r3, #1
 8000f88:	d0f9      	beq.n	8000f7e <__aeabi_fmul+0xe6>
 8000f8a:	ea41 010c 	orr.w	r1, r1, ip
 8000f8e:	e78f      	b.n	8000eb0 <__aeabi_fmul+0x18>
 8000f90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f94:	ea92 0f0c 	teq	r2, ip
 8000f98:	bf18      	it	ne
 8000f9a:	ea93 0f0c 	teqne	r3, ip
 8000f9e:	d00a      	beq.n	8000fb6 <__aeabi_fmul+0x11e>
 8000fa0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fa4:	bf18      	it	ne
 8000fa6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000faa:	d1d8      	bne.n	8000f5e <__aeabi_fmul+0xc6>
 8000fac:	ea80 0001 	eor.w	r0, r0, r1
 8000fb0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fb4:	4770      	bx	lr
 8000fb6:	f090 0f00 	teq	r0, #0
 8000fba:	bf17      	itett	ne
 8000fbc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000fc0:	4608      	moveq	r0, r1
 8000fc2:	f091 0f00 	teqne	r1, #0
 8000fc6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000fca:	d014      	beq.n	8000ff6 <__aeabi_fmul+0x15e>
 8000fcc:	ea92 0f0c 	teq	r2, ip
 8000fd0:	d101      	bne.n	8000fd6 <__aeabi_fmul+0x13e>
 8000fd2:	0242      	lsls	r2, r0, #9
 8000fd4:	d10f      	bne.n	8000ff6 <__aeabi_fmul+0x15e>
 8000fd6:	ea93 0f0c 	teq	r3, ip
 8000fda:	d103      	bne.n	8000fe4 <__aeabi_fmul+0x14c>
 8000fdc:	024b      	lsls	r3, r1, #9
 8000fde:	bf18      	it	ne
 8000fe0:	4608      	movne	r0, r1
 8000fe2:	d108      	bne.n	8000ff6 <__aeabi_fmul+0x15e>
 8000fe4:	ea80 0001 	eor.w	r0, r0, r1
 8000fe8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ff0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ff4:	4770      	bx	lr
 8000ff6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ffa:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000ffe:	4770      	bx	lr

08001000 <__aeabi_fdiv>:
 8001000:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8001004:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8001008:	bf1e      	ittt	ne
 800100a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800100e:	ea92 0f0c 	teqne	r2, ip
 8001012:	ea93 0f0c 	teqne	r3, ip
 8001016:	d069      	beq.n	80010ec <__aeabi_fdiv+0xec>
 8001018:	eba2 0203 	sub.w	r2, r2, r3
 800101c:	ea80 0c01 	eor.w	ip, r0, r1
 8001020:	0249      	lsls	r1, r1, #9
 8001022:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8001026:	d037      	beq.n	8001098 <__aeabi_fdiv+0x98>
 8001028:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800102c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8001030:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001034:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8001038:	428b      	cmp	r3, r1
 800103a:	bf38      	it	cc
 800103c:	005b      	lslcc	r3, r3, #1
 800103e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8001042:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8001046:	428b      	cmp	r3, r1
 8001048:	bf24      	itt	cs
 800104a:	1a5b      	subcs	r3, r3, r1
 800104c:	ea40 000c 	orrcs.w	r0, r0, ip
 8001050:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001054:	bf24      	itt	cs
 8001056:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800105a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800105e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001062:	bf24      	itt	cs
 8001064:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001068:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800106c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001070:	bf24      	itt	cs
 8001072:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001076:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800107a:	011b      	lsls	r3, r3, #4
 800107c:	bf18      	it	ne
 800107e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001082:	d1e0      	bne.n	8001046 <__aeabi_fdiv+0x46>
 8001084:	2afd      	cmp	r2, #253	@ 0xfd
 8001086:	f63f af50 	bhi.w	8000f2a <__aeabi_fmul+0x92>
 800108a:	428b      	cmp	r3, r1
 800108c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001090:	bf08      	it	eq
 8001092:	f020 0001 	biceq.w	r0, r0, #1
 8001096:	4770      	bx	lr
 8001098:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800109c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80010a0:	327f      	adds	r2, #127	@ 0x7f
 80010a2:	bfc2      	ittt	gt
 80010a4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80010a8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80010ac:	4770      	bxgt	lr
 80010ae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80010b2:	f04f 0300 	mov.w	r3, #0
 80010b6:	3a01      	subs	r2, #1
 80010b8:	e737      	b.n	8000f2a <__aeabi_fmul+0x92>
 80010ba:	f092 0f00 	teq	r2, #0
 80010be:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80010c2:	bf02      	ittt	eq
 80010c4:	0040      	lsleq	r0, r0, #1
 80010c6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80010ca:	3a01      	subeq	r2, #1
 80010cc:	d0f9      	beq.n	80010c2 <__aeabi_fdiv+0xc2>
 80010ce:	ea40 000c 	orr.w	r0, r0, ip
 80010d2:	f093 0f00 	teq	r3, #0
 80010d6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80010da:	bf02      	ittt	eq
 80010dc:	0049      	lsleq	r1, r1, #1
 80010de:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80010e2:	3b01      	subeq	r3, #1
 80010e4:	d0f9      	beq.n	80010da <__aeabi_fdiv+0xda>
 80010e6:	ea41 010c 	orr.w	r1, r1, ip
 80010ea:	e795      	b.n	8001018 <__aeabi_fdiv+0x18>
 80010ec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010f0:	ea92 0f0c 	teq	r2, ip
 80010f4:	d108      	bne.n	8001108 <__aeabi_fdiv+0x108>
 80010f6:	0242      	lsls	r2, r0, #9
 80010f8:	f47f af7d 	bne.w	8000ff6 <__aeabi_fmul+0x15e>
 80010fc:	ea93 0f0c 	teq	r3, ip
 8001100:	f47f af70 	bne.w	8000fe4 <__aeabi_fmul+0x14c>
 8001104:	4608      	mov	r0, r1
 8001106:	e776      	b.n	8000ff6 <__aeabi_fmul+0x15e>
 8001108:	ea93 0f0c 	teq	r3, ip
 800110c:	d104      	bne.n	8001118 <__aeabi_fdiv+0x118>
 800110e:	024b      	lsls	r3, r1, #9
 8001110:	f43f af4c 	beq.w	8000fac <__aeabi_fmul+0x114>
 8001114:	4608      	mov	r0, r1
 8001116:	e76e      	b.n	8000ff6 <__aeabi_fmul+0x15e>
 8001118:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800111c:	bf18      	it	ne
 800111e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001122:	d1ca      	bne.n	80010ba <__aeabi_fdiv+0xba>
 8001124:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001128:	f47f af5c 	bne.w	8000fe4 <__aeabi_fmul+0x14c>
 800112c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001130:	f47f af3c 	bne.w	8000fac <__aeabi_fmul+0x114>
 8001134:	e75f      	b.n	8000ff6 <__aeabi_fmul+0x15e>
 8001136:	bf00      	nop

08001138 <__aeabi_uldivmod>:
 8001138:	b953      	cbnz	r3, 8001150 <__aeabi_uldivmod+0x18>
 800113a:	b94a      	cbnz	r2, 8001150 <__aeabi_uldivmod+0x18>
 800113c:	2900      	cmp	r1, #0
 800113e:	bf08      	it	eq
 8001140:	2800      	cmpeq	r0, #0
 8001142:	bf1c      	itt	ne
 8001144:	f04f 31ff 	movne.w	r1, #4294967295
 8001148:	f04f 30ff 	movne.w	r0, #4294967295
 800114c:	f000 b96a 	b.w	8001424 <__aeabi_idiv0>
 8001150:	f1ad 0c08 	sub.w	ip, sp, #8
 8001154:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001158:	f000 f806 	bl	8001168 <__udivmoddi4>
 800115c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001160:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001164:	b004      	add	sp, #16
 8001166:	4770      	bx	lr

08001168 <__udivmoddi4>:
 8001168:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800116c:	9d08      	ldr	r5, [sp, #32]
 800116e:	460c      	mov	r4, r1
 8001170:	2b00      	cmp	r3, #0
 8001172:	d14e      	bne.n	8001212 <__udivmoddi4+0xaa>
 8001174:	4694      	mov	ip, r2
 8001176:	458c      	cmp	ip, r1
 8001178:	4686      	mov	lr, r0
 800117a:	fab2 f282 	clz	r2, r2
 800117e:	d962      	bls.n	8001246 <__udivmoddi4+0xde>
 8001180:	b14a      	cbz	r2, 8001196 <__udivmoddi4+0x2e>
 8001182:	f1c2 0320 	rsb	r3, r2, #32
 8001186:	4091      	lsls	r1, r2
 8001188:	fa20 f303 	lsr.w	r3, r0, r3
 800118c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001190:	4319      	orrs	r1, r3
 8001192:	fa00 fe02 	lsl.w	lr, r0, r2
 8001196:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800119a:	fa1f f68c 	uxth.w	r6, ip
 800119e:	fbb1 f4f7 	udiv	r4, r1, r7
 80011a2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80011a6:	fb07 1114 	mls	r1, r7, r4, r1
 80011aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80011ae:	fb04 f106 	mul.w	r1, r4, r6
 80011b2:	4299      	cmp	r1, r3
 80011b4:	d90a      	bls.n	80011cc <__udivmoddi4+0x64>
 80011b6:	eb1c 0303 	adds.w	r3, ip, r3
 80011ba:	f104 30ff 	add.w	r0, r4, #4294967295
 80011be:	f080 8112 	bcs.w	80013e6 <__udivmoddi4+0x27e>
 80011c2:	4299      	cmp	r1, r3
 80011c4:	f240 810f 	bls.w	80013e6 <__udivmoddi4+0x27e>
 80011c8:	3c02      	subs	r4, #2
 80011ca:	4463      	add	r3, ip
 80011cc:	1a59      	subs	r1, r3, r1
 80011ce:	fa1f f38e 	uxth.w	r3, lr
 80011d2:	fbb1 f0f7 	udiv	r0, r1, r7
 80011d6:	fb07 1110 	mls	r1, r7, r0, r1
 80011da:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80011de:	fb00 f606 	mul.w	r6, r0, r6
 80011e2:	429e      	cmp	r6, r3
 80011e4:	d90a      	bls.n	80011fc <__udivmoddi4+0x94>
 80011e6:	eb1c 0303 	adds.w	r3, ip, r3
 80011ea:	f100 31ff 	add.w	r1, r0, #4294967295
 80011ee:	f080 80fc 	bcs.w	80013ea <__udivmoddi4+0x282>
 80011f2:	429e      	cmp	r6, r3
 80011f4:	f240 80f9 	bls.w	80013ea <__udivmoddi4+0x282>
 80011f8:	4463      	add	r3, ip
 80011fa:	3802      	subs	r0, #2
 80011fc:	1b9b      	subs	r3, r3, r6
 80011fe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001202:	2100      	movs	r1, #0
 8001204:	b11d      	cbz	r5, 800120e <__udivmoddi4+0xa6>
 8001206:	40d3      	lsrs	r3, r2
 8001208:	2200      	movs	r2, #0
 800120a:	e9c5 3200 	strd	r3, r2, [r5]
 800120e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001212:	428b      	cmp	r3, r1
 8001214:	d905      	bls.n	8001222 <__udivmoddi4+0xba>
 8001216:	b10d      	cbz	r5, 800121c <__udivmoddi4+0xb4>
 8001218:	e9c5 0100 	strd	r0, r1, [r5]
 800121c:	2100      	movs	r1, #0
 800121e:	4608      	mov	r0, r1
 8001220:	e7f5      	b.n	800120e <__udivmoddi4+0xa6>
 8001222:	fab3 f183 	clz	r1, r3
 8001226:	2900      	cmp	r1, #0
 8001228:	d146      	bne.n	80012b8 <__udivmoddi4+0x150>
 800122a:	42a3      	cmp	r3, r4
 800122c:	d302      	bcc.n	8001234 <__udivmoddi4+0xcc>
 800122e:	4290      	cmp	r0, r2
 8001230:	f0c0 80f0 	bcc.w	8001414 <__udivmoddi4+0x2ac>
 8001234:	1a86      	subs	r6, r0, r2
 8001236:	eb64 0303 	sbc.w	r3, r4, r3
 800123a:	2001      	movs	r0, #1
 800123c:	2d00      	cmp	r5, #0
 800123e:	d0e6      	beq.n	800120e <__udivmoddi4+0xa6>
 8001240:	e9c5 6300 	strd	r6, r3, [r5]
 8001244:	e7e3      	b.n	800120e <__udivmoddi4+0xa6>
 8001246:	2a00      	cmp	r2, #0
 8001248:	f040 8090 	bne.w	800136c <__udivmoddi4+0x204>
 800124c:	eba1 040c 	sub.w	r4, r1, ip
 8001250:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001254:	fa1f f78c 	uxth.w	r7, ip
 8001258:	2101      	movs	r1, #1
 800125a:	fbb4 f6f8 	udiv	r6, r4, r8
 800125e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8001262:	fb08 4416 	mls	r4, r8, r6, r4
 8001266:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800126a:	fb07 f006 	mul.w	r0, r7, r6
 800126e:	4298      	cmp	r0, r3
 8001270:	d908      	bls.n	8001284 <__udivmoddi4+0x11c>
 8001272:	eb1c 0303 	adds.w	r3, ip, r3
 8001276:	f106 34ff 	add.w	r4, r6, #4294967295
 800127a:	d202      	bcs.n	8001282 <__udivmoddi4+0x11a>
 800127c:	4298      	cmp	r0, r3
 800127e:	f200 80cd 	bhi.w	800141c <__udivmoddi4+0x2b4>
 8001282:	4626      	mov	r6, r4
 8001284:	1a1c      	subs	r4, r3, r0
 8001286:	fa1f f38e 	uxth.w	r3, lr
 800128a:	fbb4 f0f8 	udiv	r0, r4, r8
 800128e:	fb08 4410 	mls	r4, r8, r0, r4
 8001292:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001296:	fb00 f707 	mul.w	r7, r0, r7
 800129a:	429f      	cmp	r7, r3
 800129c:	d908      	bls.n	80012b0 <__udivmoddi4+0x148>
 800129e:	eb1c 0303 	adds.w	r3, ip, r3
 80012a2:	f100 34ff 	add.w	r4, r0, #4294967295
 80012a6:	d202      	bcs.n	80012ae <__udivmoddi4+0x146>
 80012a8:	429f      	cmp	r7, r3
 80012aa:	f200 80b0 	bhi.w	800140e <__udivmoddi4+0x2a6>
 80012ae:	4620      	mov	r0, r4
 80012b0:	1bdb      	subs	r3, r3, r7
 80012b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80012b6:	e7a5      	b.n	8001204 <__udivmoddi4+0x9c>
 80012b8:	f1c1 0620 	rsb	r6, r1, #32
 80012bc:	408b      	lsls	r3, r1
 80012be:	fa22 f706 	lsr.w	r7, r2, r6
 80012c2:	431f      	orrs	r7, r3
 80012c4:	fa20 fc06 	lsr.w	ip, r0, r6
 80012c8:	fa04 f301 	lsl.w	r3, r4, r1
 80012cc:	ea43 030c 	orr.w	r3, r3, ip
 80012d0:	40f4      	lsrs	r4, r6
 80012d2:	fa00 f801 	lsl.w	r8, r0, r1
 80012d6:	0c38      	lsrs	r0, r7, #16
 80012d8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80012dc:	fbb4 fef0 	udiv	lr, r4, r0
 80012e0:	fa1f fc87 	uxth.w	ip, r7
 80012e4:	fb00 441e 	mls	r4, r0, lr, r4
 80012e8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80012ec:	fb0e f90c 	mul.w	r9, lr, ip
 80012f0:	45a1      	cmp	r9, r4
 80012f2:	fa02 f201 	lsl.w	r2, r2, r1
 80012f6:	d90a      	bls.n	800130e <__udivmoddi4+0x1a6>
 80012f8:	193c      	adds	r4, r7, r4
 80012fa:	f10e 3aff 	add.w	sl, lr, #4294967295
 80012fe:	f080 8084 	bcs.w	800140a <__udivmoddi4+0x2a2>
 8001302:	45a1      	cmp	r9, r4
 8001304:	f240 8081 	bls.w	800140a <__udivmoddi4+0x2a2>
 8001308:	f1ae 0e02 	sub.w	lr, lr, #2
 800130c:	443c      	add	r4, r7
 800130e:	eba4 0409 	sub.w	r4, r4, r9
 8001312:	fa1f f983 	uxth.w	r9, r3
 8001316:	fbb4 f3f0 	udiv	r3, r4, r0
 800131a:	fb00 4413 	mls	r4, r0, r3, r4
 800131e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8001322:	fb03 fc0c 	mul.w	ip, r3, ip
 8001326:	45a4      	cmp	ip, r4
 8001328:	d907      	bls.n	800133a <__udivmoddi4+0x1d2>
 800132a:	193c      	adds	r4, r7, r4
 800132c:	f103 30ff 	add.w	r0, r3, #4294967295
 8001330:	d267      	bcs.n	8001402 <__udivmoddi4+0x29a>
 8001332:	45a4      	cmp	ip, r4
 8001334:	d965      	bls.n	8001402 <__udivmoddi4+0x29a>
 8001336:	3b02      	subs	r3, #2
 8001338:	443c      	add	r4, r7
 800133a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800133e:	fba0 9302 	umull	r9, r3, r0, r2
 8001342:	eba4 040c 	sub.w	r4, r4, ip
 8001346:	429c      	cmp	r4, r3
 8001348:	46ce      	mov	lr, r9
 800134a:	469c      	mov	ip, r3
 800134c:	d351      	bcc.n	80013f2 <__udivmoddi4+0x28a>
 800134e:	d04e      	beq.n	80013ee <__udivmoddi4+0x286>
 8001350:	b155      	cbz	r5, 8001368 <__udivmoddi4+0x200>
 8001352:	ebb8 030e 	subs.w	r3, r8, lr
 8001356:	eb64 040c 	sbc.w	r4, r4, ip
 800135a:	fa04 f606 	lsl.w	r6, r4, r6
 800135e:	40cb      	lsrs	r3, r1
 8001360:	431e      	orrs	r6, r3
 8001362:	40cc      	lsrs	r4, r1
 8001364:	e9c5 6400 	strd	r6, r4, [r5]
 8001368:	2100      	movs	r1, #0
 800136a:	e750      	b.n	800120e <__udivmoddi4+0xa6>
 800136c:	f1c2 0320 	rsb	r3, r2, #32
 8001370:	fa20 f103 	lsr.w	r1, r0, r3
 8001374:	fa0c fc02 	lsl.w	ip, ip, r2
 8001378:	fa24 f303 	lsr.w	r3, r4, r3
 800137c:	4094      	lsls	r4, r2
 800137e:	430c      	orrs	r4, r1
 8001380:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001384:	fa00 fe02 	lsl.w	lr, r0, r2
 8001388:	fa1f f78c 	uxth.w	r7, ip
 800138c:	fbb3 f0f8 	udiv	r0, r3, r8
 8001390:	fb08 3110 	mls	r1, r8, r0, r3
 8001394:	0c23      	lsrs	r3, r4, #16
 8001396:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800139a:	fb00 f107 	mul.w	r1, r0, r7
 800139e:	4299      	cmp	r1, r3
 80013a0:	d908      	bls.n	80013b4 <__udivmoddi4+0x24c>
 80013a2:	eb1c 0303 	adds.w	r3, ip, r3
 80013a6:	f100 36ff 	add.w	r6, r0, #4294967295
 80013aa:	d22c      	bcs.n	8001406 <__udivmoddi4+0x29e>
 80013ac:	4299      	cmp	r1, r3
 80013ae:	d92a      	bls.n	8001406 <__udivmoddi4+0x29e>
 80013b0:	3802      	subs	r0, #2
 80013b2:	4463      	add	r3, ip
 80013b4:	1a5b      	subs	r3, r3, r1
 80013b6:	b2a4      	uxth	r4, r4
 80013b8:	fbb3 f1f8 	udiv	r1, r3, r8
 80013bc:	fb08 3311 	mls	r3, r8, r1, r3
 80013c0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80013c4:	fb01 f307 	mul.w	r3, r1, r7
 80013c8:	42a3      	cmp	r3, r4
 80013ca:	d908      	bls.n	80013de <__udivmoddi4+0x276>
 80013cc:	eb1c 0404 	adds.w	r4, ip, r4
 80013d0:	f101 36ff 	add.w	r6, r1, #4294967295
 80013d4:	d213      	bcs.n	80013fe <__udivmoddi4+0x296>
 80013d6:	42a3      	cmp	r3, r4
 80013d8:	d911      	bls.n	80013fe <__udivmoddi4+0x296>
 80013da:	3902      	subs	r1, #2
 80013dc:	4464      	add	r4, ip
 80013de:	1ae4      	subs	r4, r4, r3
 80013e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80013e4:	e739      	b.n	800125a <__udivmoddi4+0xf2>
 80013e6:	4604      	mov	r4, r0
 80013e8:	e6f0      	b.n	80011cc <__udivmoddi4+0x64>
 80013ea:	4608      	mov	r0, r1
 80013ec:	e706      	b.n	80011fc <__udivmoddi4+0x94>
 80013ee:	45c8      	cmp	r8, r9
 80013f0:	d2ae      	bcs.n	8001350 <__udivmoddi4+0x1e8>
 80013f2:	ebb9 0e02 	subs.w	lr, r9, r2
 80013f6:	eb63 0c07 	sbc.w	ip, r3, r7
 80013fa:	3801      	subs	r0, #1
 80013fc:	e7a8      	b.n	8001350 <__udivmoddi4+0x1e8>
 80013fe:	4631      	mov	r1, r6
 8001400:	e7ed      	b.n	80013de <__udivmoddi4+0x276>
 8001402:	4603      	mov	r3, r0
 8001404:	e799      	b.n	800133a <__udivmoddi4+0x1d2>
 8001406:	4630      	mov	r0, r6
 8001408:	e7d4      	b.n	80013b4 <__udivmoddi4+0x24c>
 800140a:	46d6      	mov	lr, sl
 800140c:	e77f      	b.n	800130e <__udivmoddi4+0x1a6>
 800140e:	4463      	add	r3, ip
 8001410:	3802      	subs	r0, #2
 8001412:	e74d      	b.n	80012b0 <__udivmoddi4+0x148>
 8001414:	4606      	mov	r6, r0
 8001416:	4623      	mov	r3, r4
 8001418:	4608      	mov	r0, r1
 800141a:	e70f      	b.n	800123c <__udivmoddi4+0xd4>
 800141c:	3e02      	subs	r6, #2
 800141e:	4463      	add	r3, ip
 8001420:	e730      	b.n	8001284 <__udivmoddi4+0x11c>
 8001422:	bf00      	nop

08001424 <__aeabi_idiv0>:
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop

08001428 <calcsin>:

    return phase_rad;  // Return the phase angle in radians
}

void calcsin ()
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
	for (int i=0; i<100; i++)
 800142e:	2300      	movs	r3, #0
 8001430:	607b      	str	r3, [r7, #4]
 8001432:	e046      	b.n	80014c2 <calcsin+0x9a>
	{
		sine_val[i] = ((sin(i*2*PI/100) + 1)*(4096/2))/5+200;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff f8d3 	bl	80005e4 <__aeabi_i2d>
 800143e:	a32c      	add	r3, pc, #176	@ (adr r3, 80014f0 <calcsin+0xc8>)
 8001440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001444:	f7ff f938 	bl	80006b8 <__aeabi_dmul>
 8001448:	4602      	mov	r2, r0
 800144a:	460b      	mov	r3, r1
 800144c:	4610      	mov	r0, r2
 800144e:	4619      	mov	r1, r3
 8001450:	f04f 0200 	mov.w	r2, #0
 8001454:	4b20      	ldr	r3, [pc, #128]	@ (80014d8 <calcsin+0xb0>)
 8001456:	f7ff fa59 	bl	800090c <__aeabi_ddiv>
 800145a:	4602      	mov	r2, r0
 800145c:	460b      	mov	r3, r1
 800145e:	4610      	mov	r0, r2
 8001460:	4619      	mov	r1, r3
 8001462:	f009 ff23 	bl	800b2ac <sin>
 8001466:	f04f 0200 	mov.w	r2, #0
 800146a:	4b1c      	ldr	r3, [pc, #112]	@ (80014dc <calcsin+0xb4>)
 800146c:	f7fe ff6e 	bl	800034c <__adddf3>
 8001470:	4602      	mov	r2, r0
 8001472:	460b      	mov	r3, r1
 8001474:	4610      	mov	r0, r2
 8001476:	4619      	mov	r1, r3
 8001478:	f04f 0200 	mov.w	r2, #0
 800147c:	4b18      	ldr	r3, [pc, #96]	@ (80014e0 <calcsin+0xb8>)
 800147e:	f7ff f91b 	bl	80006b8 <__aeabi_dmul>
 8001482:	4602      	mov	r2, r0
 8001484:	460b      	mov	r3, r1
 8001486:	4610      	mov	r0, r2
 8001488:	4619      	mov	r1, r3
 800148a:	f04f 0200 	mov.w	r2, #0
 800148e:	4b15      	ldr	r3, [pc, #84]	@ (80014e4 <calcsin+0xbc>)
 8001490:	f7ff fa3c 	bl	800090c <__aeabi_ddiv>
 8001494:	4602      	mov	r2, r0
 8001496:	460b      	mov	r3, r1
 8001498:	4610      	mov	r0, r2
 800149a:	4619      	mov	r1, r3
 800149c:	f04f 0200 	mov.w	r2, #0
 80014a0:	4b11      	ldr	r3, [pc, #68]	@ (80014e8 <calcsin+0xc0>)
 80014a2:	f7fe ff53 	bl	800034c <__adddf3>
 80014a6:	4602      	mov	r2, r0
 80014a8:	460b      	mov	r3, r1
 80014aa:	4610      	mov	r0, r2
 80014ac:	4619      	mov	r1, r3
 80014ae:	f7ff fbc5 	bl	8000c3c <__aeabi_d2uiz>
 80014b2:	4602      	mov	r2, r0
 80014b4:	490d      	ldr	r1, [pc, #52]	@ (80014ec <calcsin+0xc4>)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i=0; i<100; i++)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	3301      	adds	r3, #1
 80014c0:	607b      	str	r3, [r7, #4]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2b63      	cmp	r3, #99	@ 0x63
 80014c6:	ddb5      	ble.n	8001434 <calcsin+0xc>
	}
}
 80014c8:	bf00      	nop
 80014ca:	bf00      	nop
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	f3af 8000 	nop.w
 80014d8:	40590000 	.word	0x40590000
 80014dc:	3ff00000 	.word	0x3ff00000
 80014e0:	40a00000 	.word	0x40a00000
 80014e4:	40140000 	.word	0x40140000
 80014e8:	40690000 	.word	0x40690000
 80014ec:	2000033c 	.word	0x2000033c
 80014f0:	4d12d84a 	.word	0x4d12d84a
 80014f4:	400921fb 	.word	0x400921fb

080014f8 <calchanning>:

void calchanning(){
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
	for (int i = 0; i < FFT_BUFFER_SIZE; i++) {
 80014fe:	2300      	movs	r3, #0
 8001500:	607b      	str	r3, [r7, #4]
 8001502:	e03e      	b.n	8001582 <calchanning+0x8a>
	        hanning_array[i] = (int)(0.5 * (1 - cos(2 * M_PI * i / (FFT_BUFFER_SIZE - 1))) * 4096);
 8001504:	6878      	ldr	r0, [r7, #4]
 8001506:	f7ff f86d 	bl	80005e4 <__aeabi_i2d>
 800150a:	a327      	add	r3, pc, #156	@ (adr r3, 80015a8 <calchanning+0xb0>)
 800150c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001510:	f7ff f8d2 	bl	80006b8 <__aeabi_dmul>
 8001514:	4602      	mov	r2, r0
 8001516:	460b      	mov	r3, r1
 8001518:	4610      	mov	r0, r2
 800151a:	4619      	mov	r1, r3
 800151c:	a324      	add	r3, pc, #144	@ (adr r3, 80015b0 <calchanning+0xb8>)
 800151e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001522:	f7ff f9f3 	bl	800090c <__aeabi_ddiv>
 8001526:	4602      	mov	r2, r0
 8001528:	460b      	mov	r3, r1
 800152a:	4610      	mov	r0, r2
 800152c:	4619      	mov	r1, r3
 800152e:	f009 fe73 	bl	800b218 <cos>
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	f04f 0000 	mov.w	r0, #0
 800153a:	4917      	ldr	r1, [pc, #92]	@ (8001598 <calchanning+0xa0>)
 800153c:	f7fe ff04 	bl	8000348 <__aeabi_dsub>
 8001540:	4602      	mov	r2, r0
 8001542:	460b      	mov	r3, r1
 8001544:	4610      	mov	r0, r2
 8001546:	4619      	mov	r1, r3
 8001548:	f04f 0200 	mov.w	r2, #0
 800154c:	4b13      	ldr	r3, [pc, #76]	@ (800159c <calchanning+0xa4>)
 800154e:	f7ff f8b3 	bl	80006b8 <__aeabi_dmul>
 8001552:	4602      	mov	r2, r0
 8001554:	460b      	mov	r3, r1
 8001556:	4610      	mov	r0, r2
 8001558:	4619      	mov	r1, r3
 800155a:	f04f 0200 	mov.w	r2, #0
 800155e:	4b10      	ldr	r3, [pc, #64]	@ (80015a0 <calchanning+0xa8>)
 8001560:	f7ff f8aa 	bl	80006b8 <__aeabi_dmul>
 8001564:	4602      	mov	r2, r0
 8001566:	460b      	mov	r3, r1
 8001568:	4610      	mov	r0, r2
 800156a:	4619      	mov	r1, r3
 800156c:	f7ff fb3e 	bl	8000bec <__aeabi_d2iz>
 8001570:	4603      	mov	r3, r0
 8001572:	b299      	uxth	r1, r3
 8001574:	4a0b      	ldr	r2, [pc, #44]	@ (80015a4 <calchanning+0xac>)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < FFT_BUFFER_SIZE; i++) {
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3301      	adds	r3, #1
 8001580:	607b      	str	r3, [r7, #4]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001588:	dbbc      	blt.n	8001504 <calchanning+0xc>
	    }
}
 800158a:	bf00      	nop
 800158c:	bf00      	nop
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	f3af 8000 	nop.w
 8001598:	3ff00000 	.word	0x3ff00000
 800159c:	3fe00000 	.word	0x3fe00000
 80015a0:	40b00000 	.word	0x40b00000
 80015a4:	200004cc 	.word	0x200004cc
 80015a8:	54442d18 	.word	0x54442d18
 80015ac:	401921fb 	.word	0x401921fb
 80015b0:	00000000 	.word	0x00000000
 80015b4:	409ffc00 	.word	0x409ffc00

080015b8 <sgn>:
    } while (fabs(term) > TOLERANCE);

    return sum;
}

int sgn(float x) {
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
    if(x>=0){
 80015c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80015c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015cc:	db01      	blt.n	80015d2 <sgn+0x1a>
    	return 1;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e001      	b.n	80015d6 <sgn+0x1e>
    }
    else{
    	return -1;
 80015d2:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
	...

080015e4 <Read_ADC>:
uint32_t pwm_channels[3] = {TIM_CHANNEL_1, TIM_CHANNEL_2, TIM_CHANNEL_3};
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t Read_ADC(void) {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 80015e8:	4806      	ldr	r0, [pc, #24]	@ (8001604 <Read_ADC+0x20>)
 80015ea:	f001 fef3 	bl	80033d4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80015ee:	f04f 31ff 	mov.w	r1, #4294967295
 80015f2:	4804      	ldr	r0, [pc, #16]	@ (8001604 <Read_ADC+0x20>)
 80015f4:	f001 ffdc 	bl	80035b0 <HAL_ADC_PollForConversion>
    return HAL_ADC_GetValue(&hadc1);
 80015f8:	4802      	ldr	r0, [pc, #8]	@ (8001604 <Read_ADC+0x20>)
 80015fa:	f002 f96d 	bl	80038d8 <HAL_ADC_GetValue>
 80015fe:	4603      	mov	r3, r0
}
 8001600:	4618      	mov	r0, r3
 8001602:	bd80      	pop	{r7, pc}
 8001604:	2000007c 	.word	0x2000007c

08001608 <HAL_ADC_ConvHalfCpltCallback>:
    //HAL_UART_Transmit(&huart2, data, strlen(data), 100);
    __HAL_TIM_SET_COMPARE(htim, channel, best_pwm_value);
    HAL_Delay(1000);
}

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
        for (int i = 0; i < FFT_BUFFER_SIZE ; i++) {
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]
 8001614:	e017      	b.n	8001646 <HAL_ADC_ConvHalfCpltCallback+0x3e>
	 	fftBufIn1[i] = (float)(ADC_val[i]*hanning_array[i]);
 8001616:	4a11      	ldr	r2, [pc, #68]	@ (800165c <HAL_ADC_ConvHalfCpltCallback+0x54>)
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800161e:	4619      	mov	r1, r3
 8001620:	4a0f      	ldr	r2, [pc, #60]	@ (8001660 <HAL_ADC_ConvHalfCpltCallback+0x58>)
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001628:	fb01 f303 	mul.w	r3, r1, r3
 800162c:	ee07 3a90 	vmov	s15, r3
 8001630:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001634:	4a0b      	ldr	r2, [pc, #44]	@ (8001664 <HAL_ADC_ConvHalfCpltCallback+0x5c>)
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	4413      	add	r3, r2
 800163c:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i < FFT_BUFFER_SIZE ; i++) {
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	3301      	adds	r3, #1
 8001644:	60fb      	str	r3, [r7, #12]
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800164c:	dbe3      	blt.n	8001616 <HAL_ADC_ConvHalfCpltCallback+0xe>
        }
        //sprintf(data, "half buffer\r\n\n ");
        //HAL_UART_Transmit(&huart2, data, strlen(data), 100);
        Calc_FFT(fftBufIn1);
 800164e:	4805      	ldr	r0, [pc, #20]	@ (8001664 <HAL_ADC_ConvHalfCpltCallback+0x5c>)
 8001650:	f000 f83a 	bl	80016c8 <Calc_FFT>
}
 8001654:	bf00      	nop
 8001656:	3710      	adds	r7, #16
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	200014e4 	.word	0x200014e4
 8001660:	200004cc 	.word	0x200004cc
 8001664:	200034e4 	.word	0x200034e4

08001668 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
	 for (int i = 0; i < FFT_BUFFER_SIZE; i++) {
 8001670:	2300      	movs	r3, #0
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	e017      	b.n	80016a6 <HAL_ADC_ConvCpltCallback+0x3e>
	  	fftBufIn2[i] = (float)(ADC_val[i]*hanning_array[i]);
 8001676:	4a11      	ldr	r2, [pc, #68]	@ (80016bc <HAL_ADC_ConvCpltCallback+0x54>)
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800167e:	4619      	mov	r1, r3
 8001680:	4a0f      	ldr	r2, [pc, #60]	@ (80016c0 <HAL_ADC_ConvCpltCallback+0x58>)
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001688:	fb01 f303 	mul.w	r3, r1, r3
 800168c:	ee07 3a90 	vmov	s15, r3
 8001690:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001694:	4a0b      	ldr	r2, [pc, #44]	@ (80016c4 <HAL_ADC_ConvCpltCallback+0x5c>)
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	4413      	add	r3, r2
 800169c:	edc3 7a00 	vstr	s15, [r3]
	 for (int i = 0; i < FFT_BUFFER_SIZE; i++) {
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	3301      	adds	r3, #1
 80016a4:	60fb      	str	r3, [r7, #12]
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80016ac:	dbe3      	blt.n	8001676 <HAL_ADC_ConvCpltCallback+0xe>
        }
        //sprintf(data, "full buffer\r\n\n " );
        //HAL_UART_Transmit(&huart2, data, strlen(data), 100);
        Calc_FFT(fftBufIn2);
 80016ae:	4805      	ldr	r0, [pc, #20]	@ (80016c4 <HAL_ADC_ConvCpltCallback+0x5c>)
 80016b0:	f000 f80a 	bl	80016c8 <Calc_FFT>
}
 80016b4:	bf00      	nop
 80016b6:	3710      	adds	r7, #16
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	200014e4 	.word	0x200014e4
 80016c0:	200004cc 	.word	0x200004cc
 80016c4:	200054e4 	.word	0x200054e4

080016c8 <Calc_FFT>:





void Calc_FFT(float *fftBufIn ){
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08e      	sub	sp, #56	@ 0x38
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]

	arm_rfft_fast_f32(&fftHandler, fftBufIn, &fftBufOut,0);
 80016d0:	2300      	movs	r3, #0
 80016d2:	4a78      	ldr	r2, [pc, #480]	@ (80018b4 <Calc_FFT+0x1ec>)
 80016d4:	6879      	ldr	r1, [r7, #4]
 80016d6:	4878      	ldr	r0, [pc, #480]	@ (80018b8 <Calc_FFT+0x1f0>)
 80016d8:	f007 fd8a 	bl	80091f0 <arm_rfft_fast_f32>

		  float phase_1khz = 0.0f, phase_2khz = 0.0f;
 80016dc:	f04f 0300 	mov.w	r3, #0
 80016e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80016e2:	f04f 0300 	mov.w	r3, #0
 80016e6:	633b      	str	r3, [r7, #48]	@ 0x30
		  //calc freqmagnitude for 1,2,3khz
		  float phase_shift_diff = 0.0;
 80016e8:	f04f 0300 	mov.w	r3, #0
 80016ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
		  float dacval = 0.0f;
 80016ee:	f04f 0300 	mov.w	r3, #0
 80016f2:	61fb      	str	r3, [r7, #28]
		  for (int i = sample_count_1khz; i <= sample_count_1khz*3; i +=sample_count_1khz){
 80016f4:	4b71      	ldr	r3, [pc, #452]	@ (80018bc <Calc_FFT+0x1f4>)
 80016f6:	881b      	ldrh	r3, [r3, #0]
 80016f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80016fa:	e05a      	b.n	80017b2 <Calc_FFT+0xea>
		        float real = fftBufOut[2*i ];
 80016fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	4a6c      	ldr	r2, [pc, #432]	@ (80018b4 <Calc_FFT+0x1ec>)
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	4413      	add	r3, r2
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	617b      	str	r3, [r7, #20]
		        float imag = fftBufOut[(2*i) + 1];
 800170a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	3301      	adds	r3, #1
 8001710:	4a68      	ldr	r2, [pc, #416]	@ (80018b4 <Calc_FFT+0x1ec>)
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4413      	add	r3, r2
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	613b      	str	r3, [r7, #16]
		        float curVal = sqrtf((real * real) + (imag * imag));
 800171a:	edd7 7a05 	vldr	s15, [r7, #20]
 800171e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001722:	edd7 7a04 	vldr	s15, [r7, #16]
 8001726:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800172a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800172e:	ee17 0a90 	vmov	r0, s15
 8001732:	f009 fe03 	bl	800b33c <sqrtf>
 8001736:	60f8      	str	r0, [r7, #12]
		        float phase = atan2f(imag, real);
 8001738:	6979      	ldr	r1, [r7, #20]
 800173a:	6938      	ldr	r0, [r7, #16]
 800173c:	f009 fdfc 	bl	800b338 <atan2f>
 8001740:	60b8      	str	r0, [r7, #8]
		        if (i == sample_count_1khz) {
 8001742:	4b5e      	ldr	r3, [pc, #376]	@ (80018bc <Calc_FFT+0x1f4>)
 8001744:	881b      	ldrh	r3, [r3, #0]
 8001746:	461a      	mov	r2, r3
 8001748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800174a:	4293      	cmp	r3, r2
 800174c:	d102      	bne.n	8001754 <Calc_FFT+0x8c>
		            phase_1khz = phase;
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	637b      	str	r3, [r7, #52]	@ 0x34
 8001752:	e00f      	b.n	8001774 <Calc_FFT+0xac>
		        } else if (i == sample_count_1khz * 2) {
 8001754:	4b59      	ldr	r3, [pc, #356]	@ (80018bc <Calc_FFT+0x1f4>)
 8001756:	881b      	ldrh	r3, [r3, #0]
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800175c:	429a      	cmp	r2, r3
 800175e:	d109      	bne.n	8001774 <Calc_FFT+0xac>
		            phase_2khz = phase;
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	633b      	str	r3, [r7, #48]	@ 0x30
		            phase_shift_diff = phase_2khz - phase_1khz;
 8001764:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001768:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800176c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001770:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		            //dacval= getPhaseAngle(HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2));


		        }

			  freq_mag[i/sample_count_1khz-1]+=((uint32_t)curVal)/1000;
 8001774:	4b51      	ldr	r3, [pc, #324]	@ (80018bc <Calc_FFT+0x1f4>)
 8001776:	881b      	ldrh	r3, [r3, #0]
 8001778:	461a      	mov	r2, r3
 800177a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800177c:	fb93 f3f2 	sdiv	r3, r3, r2
 8001780:	1e5a      	subs	r2, r3, #1
 8001782:	494f      	ldr	r1, [pc, #316]	@ (80018c0 <Calc_FFT+0x1f8>)
 8001784:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8001788:	edd7 7a03 	vldr	s15, [r7, #12]
 800178c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001790:	ee17 0a90 	vmov	r0, s15
 8001794:	4a4b      	ldr	r2, [pc, #300]	@ (80018c4 <Calc_FFT+0x1fc>)
 8001796:	fba2 0200 	umull	r0, r2, r2, r0
 800179a:	0992      	lsrs	r2, r2, #6
 800179c:	3b01      	subs	r3, #1
 800179e:	440a      	add	r2, r1
 80017a0:	4947      	ldr	r1, [pc, #284]	@ (80018c0 <Calc_FFT+0x1f8>)
 80017a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		  for (int i = sample_count_1khz; i <= sample_count_1khz*3; i +=sample_count_1khz){
 80017a6:	4b45      	ldr	r3, [pc, #276]	@ (80018bc <Calc_FFT+0x1f4>)
 80017a8:	881b      	ldrh	r3, [r3, #0]
 80017aa:	461a      	mov	r2, r3
 80017ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017ae:	4413      	add	r3, r2
 80017b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017b2:	4b42      	ldr	r3, [pc, #264]	@ (80018bc <Calc_FFT+0x1f4>)
 80017b4:	881b      	ldrh	r3, [r3, #0]
 80017b6:	461a      	mov	r2, r3
 80017b8:	4613      	mov	r3, r2
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	4413      	add	r3, r2
 80017be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80017c0:	429a      	cmp	r2, r3
 80017c2:	dd9b      	ble.n	80016fc <Calc_FFT+0x34>
	  		  //sprintf(data, "%d \r\n", (uint16_t)(curVal));
	  		  //HAL_UART_Transmit(&huart2, data, strlen(data), 100);

		  }
		  sprintf(data, "%d ", (int16_t)(phase_2khz*1000));
 80017c4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80017c8:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80018c8 <Calc_FFT+0x200>
 80017cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017d4:	ee17 3a90 	vmov	r3, s15
 80017d8:	b21b      	sxth	r3, r3
 80017da:	461a      	mov	r2, r3
 80017dc:	493b      	ldr	r1, [pc, #236]	@ (80018cc <Calc_FFT+0x204>)
 80017de:	483c      	ldr	r0, [pc, #240]	@ (80018d0 <Calc_FFT+0x208>)
 80017e0:	f009 f87a 	bl	800a8d8 <siprintf>
		  HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 80017e4:	483a      	ldr	r0, [pc, #232]	@ (80018d0 <Calc_FFT+0x208>)
 80017e6:	f7fe fd53 	bl	8000290 <strlen>
 80017ea:	4603      	mov	r3, r0
 80017ec:	b29a      	uxth	r2, r3
 80017ee:	2364      	movs	r3, #100	@ 0x64
 80017f0:	4937      	ldr	r1, [pc, #220]	@ (80018d0 <Calc_FFT+0x208>)
 80017f2:	4838      	ldr	r0, [pc, #224]	@ (80018d4 <Calc_FFT+0x20c>)
 80017f4:	f006 ff1a 	bl	800862c <HAL_UART_Transmit>


			  avgPhaseShift += phase_shift_diff;
 80017f8:	4b37      	ldr	r3, [pc, #220]	@ (80018d8 <Calc_FFT+0x210>)
 80017fa:	ed93 7a00 	vldr	s14, [r3]
 80017fe:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001802:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001806:	4b34      	ldr	r3, [pc, #208]	@ (80018d8 <Calc_FFT+0x210>)
 8001808:	edc3 7a00 	vstr	s15, [r3]
			  fft_count++;
 800180c:	4b33      	ldr	r3, [pc, #204]	@ (80018dc <Calc_FFT+0x214>)
 800180e:	881b      	ldrh	r3, [r3, #0]
 8001810:	3301      	adds	r3, #1
 8001812:	b29a      	uxth	r2, r3
 8001814:	4b31      	ldr	r3, [pc, #196]	@ (80018dc <Calc_FFT+0x214>)
 8001816:	801a      	strh	r2, [r3, #0]


			  uint32_t avgTemp = 0;
 8001818:	2300      	movs	r3, #0
 800181a:	627b      	str	r3, [r7, #36]	@ 0x24

			  for (int i = 4; i < FFT_BUFFER_SIZE; i +=2){
 800181c:	2304      	movs	r3, #4
 800181e:	623b      	str	r3, [r7, #32]
 8001820:	e034      	b.n	800188c <Calc_FFT+0x1c4>
			  	float curVal = sqrtf((fftBufOut[i]*fftBufOut[i])+ (fftBufOut[i+1]*fftBufOut[i+1]));
 8001822:	4a24      	ldr	r2, [pc, #144]	@ (80018b4 <Calc_FFT+0x1ec>)
 8001824:	6a3b      	ldr	r3, [r7, #32]
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	4413      	add	r3, r2
 800182a:	ed93 7a00 	vldr	s14, [r3]
 800182e:	4a21      	ldr	r2, [pc, #132]	@ (80018b4 <Calc_FFT+0x1ec>)
 8001830:	6a3b      	ldr	r3, [r7, #32]
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	4413      	add	r3, r2
 8001836:	edd3 7a00 	vldr	s15, [r3]
 800183a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800183e:	6a3b      	ldr	r3, [r7, #32]
 8001840:	3301      	adds	r3, #1
 8001842:	4a1c      	ldr	r2, [pc, #112]	@ (80018b4 <Calc_FFT+0x1ec>)
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	4413      	add	r3, r2
 8001848:	edd3 6a00 	vldr	s13, [r3]
 800184c:	6a3b      	ldr	r3, [r7, #32]
 800184e:	3301      	adds	r3, #1
 8001850:	4a18      	ldr	r2, [pc, #96]	@ (80018b4 <Calc_FFT+0x1ec>)
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	4413      	add	r3, r2
 8001856:	edd3 7a00 	vldr	s15, [r3]
 800185a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800185e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001862:	ee17 0a90 	vmov	r0, s15
 8001866:	f009 fd69 	bl	800b33c <sqrtf>
 800186a:	61b8      	str	r0, [r7, #24]
			  	avgTemp += ((uint32_t)curVal)/1000;  // Convert float to
 800186c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001870:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001874:	ee17 2a90 	vmov	r2, s15
 8001878:	4b12      	ldr	r3, [pc, #72]	@ (80018c4 <Calc_FFT+0x1fc>)
 800187a:	fba3 2302 	umull	r2, r3, r3, r2
 800187e:	099b      	lsrs	r3, r3, #6
 8001880:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001882:	4413      	add	r3, r2
 8001884:	627b      	str	r3, [r7, #36]	@ 0x24
			  for (int i = 4; i < FFT_BUFFER_SIZE; i +=2){
 8001886:	6a3b      	ldr	r3, [r7, #32]
 8001888:	3302      	adds	r3, #2
 800188a:	623b      	str	r3, [r7, #32]
 800188c:	6a3b      	ldr	r3, [r7, #32]
 800188e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001892:	dbc6      	blt.n	8001822 <Calc_FFT+0x15a>



			  }
			  avg += ((uint32_t)avgTemp/((FFT_BUFFER_SIZE / 2)-2));
 8001894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001896:	085b      	lsrs	r3, r3, #1
 8001898:	4a11      	ldr	r2, [pc, #68]	@ (80018e0 <Calc_FFT+0x218>)
 800189a:	fba2 2303 	umull	r2, r3, r2, r3
 800189e:	0a1a      	lsrs	r2, r3, #8
 80018a0:	4b10      	ldr	r3, [pc, #64]	@ (80018e4 <Calc_FFT+0x21c>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4413      	add	r3, r2
 80018a6:	4a0f      	ldr	r2, [pc, #60]	@ (80018e4 <Calc_FFT+0x21c>)
 80018a8:	6013      	str	r3, [r2, #0]





}
 80018aa:	bf00      	nop
 80018ac:	3738      	adds	r7, #56	@ 0x38
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	200074e4 	.word	0x200074e4
 80018b8:	200014cc 	.word	0x200014cc
 80018bc:	20000000 	.word	0x20000000
 80018c0:	2000951c 	.word	0x2000951c
 80018c4:	10624dd3 	.word	0x10624dd3
 80018c8:	447a0000 	.word	0x447a0000
 80018cc:	0800c600 	.word	0x0800c600
 80018d0:	200094e4 	.word	0x200094e4
 80018d4:	200002b4 	.word	0x200002b4
 80018d8:	20009528 	.word	0x20009528
 80018dc:	20009516 	.word	0x20009516
 80018e0:	80402011 	.word	0x80402011
 80018e4:	20009518 	.word	0x20009518

080018e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018e8:	b590      	push	{r4, r7, lr}
 80018ea:	f2ad 6d4c 	subw	sp, sp, #1612	@ 0x64c
 80018ee:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018f0:	f001 f93c 	bl	8002b6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018f4:	f000 fa68 	bl	8001dc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018f8:	f000 fd48 	bl	800238c <MX_GPIO_Init>
  MX_DMA_Init();
 80018fc:	f000 fd20 	bl	8002340 <MX_DMA_Init>
  MX_ADC1_Init();
 8001900:	f000 fab4 	bl	8001e6c <MX_ADC1_Init>
  MX_DAC1_Init();
 8001904:	f000 fb2a 	bl	8001f5c <MX_DAC1_Init>
  MX_TIM6_Init();
 8001908:	f000 fcb4 	bl	8002274 <MX_TIM6_Init>
  MX_TIM1_Init();
 800190c:	f000 fb64 	bl	8001fd8 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8001910:	f000 fce6 	bl	80022e0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001914:	f000 fbb4 	bl	8002080 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001918:	f000 fc34 	bl	8002184 <MX_TIM3_Init>
        HAL_UART_Transmit(&huart2, data, strlen(data), 100);
  }

  //start sweep for mzm bias and calculate bias on midpoint between min and max output current

  uint32_t adc_val[256]={0};
 800191c:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8001920:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8001924:	4618      	mov	r0, r3
 8001926:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800192a:	461a      	mov	r2, r3
 800192c:	2100      	movs	r1, #0
 800192e:	f008 fff3 	bl	800a918 <memset>
  uint16_t dac_val[256]={0};
 8001932:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8001936:	f5a3 63c4 	sub.w	r3, r3, #1568	@ 0x620
 800193a:	4618      	mov	r0, r3
 800193c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001940:	461a      	mov	r2, r3
 8001942:	2100      	movs	r1, #0
 8001944:	f008 ffe8 	bl	800a918 <memset>
  uint16_t index_adc_val_smallest=0;
 8001948:	2300      	movs	r3, #0
 800194a:	f8a7 362e 	strh.w	r3, [r7, #1582]	@ 0x62e
  uint16_t index_adc_val_highest=0;
 800194e:	2300      	movs	r3, #0
 8001950:	f8a7 362c 	strh.w	r3, [r7, #1580]	@ 0x62c
  HAL_DAC_Start(&hdac1,DAC_CHANNEL_1);
 8001954:	2100      	movs	r1, #0
 8001956:	4839      	ldr	r0, [pc, #228]	@ (8001a3c <main+0x154>)
 8001958:	f003 fae9 	bl	8004f2e <HAL_DAC_Start>
  Read_ADC();
 800195c:	f7ff fe42 	bl	80015e4 <Read_ADC>
  for(int i = 0; i< 200; i+=STEP_SIZE_BIAS_SWEEP){
 8001960:	2300      	movs	r3, #0
 8001962:	f8c7 3630 	str.w	r3, [r7, #1584]	@ 0x630
 8001966:	e0a8      	b.n	8001aba <main+0x1d2>
	  //take avrage of 10values

	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1,DAC_ALIGN_12B_R, i);
 8001968:	f8d7 3630 	ldr.w	r3, [r7, #1584]	@ 0x630
 800196c:	2200      	movs	r2, #0
 800196e:	2100      	movs	r1, #0
 8001970:	4832      	ldr	r0, [pc, #200]	@ (8001a3c <main+0x154>)
 8001972:	f003 fc4f 	bl	8005214 <HAL_DAC_SetValue>
	  for(int j = 0; j<20;j++){
 8001976:	2300      	movs	r3, #0
 8001978:	f8c7 3634 	str.w	r3, [r7, #1588]	@ 0x634
 800197c:	e01d      	b.n	80019ba <main+0xd2>
		  HAL_Delay(2);
 800197e:	2002      	movs	r0, #2
 8001980:	f001 f970 	bl	8002c64 <HAL_Delay>
		  adc_val[i/STEP_SIZE_BIAS_SWEEP] += Read_ADC();
 8001984:	f7ff fe2e 	bl	80015e4 <Read_ADC>
 8001988:	4601      	mov	r1, r0
 800198a:	f8d7 3630 	ldr.w	r3, [r7, #1584]	@ 0x630
 800198e:	2b00      	cmp	r3, #0
 8001990:	da00      	bge.n	8001994 <main+0xac>
 8001992:	330f      	adds	r3, #15
 8001994:	111b      	asrs	r3, r3, #4
 8001996:	f507 62c7 	add.w	r2, r7, #1592	@ 0x638
 800199a:	f5a2 6284 	sub.w	r2, r2, #1056	@ 0x420
 800199e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80019a2:	4411      	add	r1, r2
 80019a4:	f507 62c7 	add.w	r2, r7, #1592	@ 0x638
 80019a8:	f5a2 6284 	sub.w	r2, r2, #1056	@ 0x420
 80019ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  for(int j = 0; j<20;j++){
 80019b0:	f8d7 3634 	ldr.w	r3, [r7, #1588]	@ 0x634
 80019b4:	3301      	adds	r3, #1
 80019b6:	f8c7 3634 	str.w	r3, [r7, #1588]	@ 0x634
 80019ba:	f8d7 3634 	ldr.w	r3, [r7, #1588]	@ 0x634
 80019be:	2b13      	cmp	r3, #19
 80019c0:	dddd      	ble.n	800197e <main+0x96>
	  }
	  sprintf(data,"set to:%d, adc: %d\r\n\n ",i, adc_val[i/STEP_SIZE_BIAS_SWEEP]);
 80019c2:	f8d7 3630 	ldr.w	r3, [r7, #1584]	@ 0x630
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	da00      	bge.n	80019cc <main+0xe4>
 80019ca:	330f      	adds	r3, #15
 80019cc:	111b      	asrs	r3, r3, #4
 80019ce:	461a      	mov	r2, r3
 80019d0:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 80019d4:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 80019d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019dc:	f8d7 2630 	ldr.w	r2, [r7, #1584]	@ 0x630
 80019e0:	4917      	ldr	r1, [pc, #92]	@ (8001a40 <main+0x158>)
 80019e2:	4818      	ldr	r0, [pc, #96]	@ (8001a44 <main+0x15c>)
 80019e4:	f008 ff78 	bl	800a8d8 <siprintf>
	  HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 80019e8:	4816      	ldr	r0, [pc, #88]	@ (8001a44 <main+0x15c>)
 80019ea:	f7fe fc51 	bl	8000290 <strlen>
 80019ee:	4603      	mov	r3, r0
 80019f0:	b29a      	uxth	r2, r3
 80019f2:	2364      	movs	r3, #100	@ 0x64
 80019f4:	4913      	ldr	r1, [pc, #76]	@ (8001a44 <main+0x15c>)
 80019f6:	4814      	ldr	r0, [pc, #80]	@ (8001a48 <main+0x160>)
 80019f8:	f006 fe18 	bl	800862c <HAL_UART_Transmit>
	  //keep highest and lowest adc values
	  if(adc_val[i/STEP_SIZE_BIAS_SWEEP]>=adc_val[index_adc_val_highest]){
 80019fc:	f8d7 3630 	ldr.w	r3, [r7, #1584]	@ 0x630
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	da00      	bge.n	8001a06 <main+0x11e>
 8001a04:	330f      	adds	r3, #15
 8001a06:	111b      	asrs	r3, r3, #4
 8001a08:	461a      	mov	r2, r3
 8001a0a:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8001a0e:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8001a12:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001a16:	f8b7 162c 	ldrh.w	r1, [r7, #1580]	@ 0x62c
 8001a1a:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8001a1e:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8001a22:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d310      	bcc.n	8001a4c <main+0x164>
		  index_adc_val_highest = i/STEP_SIZE_BIAS_SWEEP;
 8001a2a:	f8d7 3630 	ldr.w	r3, [r7, #1584]	@ 0x630
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	da00      	bge.n	8001a34 <main+0x14c>
 8001a32:	330f      	adds	r3, #15
 8001a34:	111b      	asrs	r3, r3, #4
 8001a36:	f8a7 362c 	strh.w	r3, [r7, #1580]	@ 0x62c
 8001a3a:	e026      	b.n	8001a8a <main+0x1a2>
 8001a3c:	20000128 	.word	0x20000128
 8001a40:	0800c604 	.word	0x0800c604
 8001a44:	200094e4 	.word	0x200094e4
 8001a48:	200002b4 	.word	0x200002b4
	  }else if(adc_val[i/STEP_SIZE_BIAS_SWEEP]<=adc_val[index_adc_val_smallest]){
 8001a4c:	f8d7 3630 	ldr.w	r3, [r7, #1584]	@ 0x630
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	da00      	bge.n	8001a56 <main+0x16e>
 8001a54:	330f      	adds	r3, #15
 8001a56:	111b      	asrs	r3, r3, #4
 8001a58:	461a      	mov	r2, r3
 8001a5a:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8001a5e:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8001a62:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001a66:	f8b7 162e 	ldrh.w	r1, [r7, #1582]	@ 0x62e
 8001a6a:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8001a6e:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8001a72:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d807      	bhi.n	8001a8a <main+0x1a2>
		  index_adc_val_smallest = i/STEP_SIZE_BIAS_SWEEP;
 8001a7a:	f8d7 3630 	ldr.w	r3, [r7, #1584]	@ 0x630
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	da00      	bge.n	8001a84 <main+0x19c>
 8001a82:	330f      	adds	r3, #15
 8001a84:	111b      	asrs	r3, r3, #4
 8001a86:	f8a7 362e 	strh.w	r3, [r7, #1582]	@ 0x62e
	  }
	  dac_val[i/STEP_SIZE_BIAS_SWEEP] = i;
 8001a8a:	f8d7 3630 	ldr.w	r3, [r7, #1584]	@ 0x630
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	da00      	bge.n	8001a94 <main+0x1ac>
 8001a92:	330f      	adds	r3, #15
 8001a94:	111b      	asrs	r3, r3, #4
 8001a96:	461a      	mov	r2, r3
 8001a98:	f8d7 3630 	ldr.w	r3, [r7, #1584]	@ 0x630
 8001a9c:	b299      	uxth	r1, r3
 8001a9e:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8001aa2:	f5a3 63c4 	sub.w	r3, r3, #1568	@ 0x620
 8001aa6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	  HAL_Delay(10);
 8001aaa:	200a      	movs	r0, #10
 8001aac:	f001 f8da 	bl	8002c64 <HAL_Delay>
  for(int i = 0; i< 200; i+=STEP_SIZE_BIAS_SWEEP){
 8001ab0:	f8d7 3630 	ldr.w	r3, [r7, #1584]	@ 0x630
 8001ab4:	3310      	adds	r3, #16
 8001ab6:	f8c7 3630 	str.w	r3, [r7, #1584]	@ 0x630
 8001aba:	f8d7 3630 	ldr.w	r3, [r7, #1584]	@ 0x630
 8001abe:	2bc7      	cmp	r3, #199	@ 0xc7
 8001ac0:	f77f af52 	ble.w	8001968 <main+0x80>
  }
  //set dac to midpoint
  uint16_t midpoint_dac_val = dac_val[(index_adc_val_highest + index_adc_val_smallest) / 2];
 8001ac4:	f8b7 262c 	ldrh.w	r2, [r7, #1580]	@ 0x62c
 8001ac8:	f8b7 362e 	ldrh.w	r3, [r7, #1582]	@ 0x62e
 8001acc:	4413      	add	r3, r2
 8001ace:	0fda      	lsrs	r2, r3, #31
 8001ad0:	4413      	add	r3, r2
 8001ad2:	105b      	asrs	r3, r3, #1
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8001ada:	f5a3 63c4 	sub.w	r3, r3, #1568	@ 0x620
 8001ade:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001ae2:	f8a7 3622 	strh.w	r3, [r7, #1570]	@ 0x622
  // set to 1500 to see convergence to center
  midpoint_dac_val = 1700;
 8001ae6:	f240 63a4 	movw	r3, #1700	@ 0x6a4
 8001aea:	f8a7 3622 	strh.w	r3, [r7, #1570]	@ 0x622
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, midpoint_dac_val  );
 8001aee:	f8b7 3622 	ldrh.w	r3, [r7, #1570]	@ 0x622
 8001af2:	2200      	movs	r2, #0
 8001af4:	2100      	movs	r1, #0
 8001af6:	489e      	ldr	r0, [pc, #632]	@ (8001d70 <main+0x488>)
 8001af8:	f003 fb8c 	bl	8005214 <HAL_DAC_SetValue>
  sprintf(data, "bias set as:%d\r\n\n ",midpoint_dac_val);
 8001afc:	f8b7 3622 	ldrh.w	r3, [r7, #1570]	@ 0x622
 8001b00:	461a      	mov	r2, r3
 8001b02:	499c      	ldr	r1, [pc, #624]	@ (8001d74 <main+0x48c>)
 8001b04:	489c      	ldr	r0, [pc, #624]	@ (8001d78 <main+0x490>)
 8001b06:	f008 fee7 	bl	800a8d8 <siprintf>
  //HAL_UART_Transmit(&huart2, data, strlen(data), 100);


  //reset the adc
  HAL_ADC_Stop(&hadc1);
 8001b0a:	489c      	ldr	r0, [pc, #624]	@ (8001d7c <main+0x494>)
 8001b0c:	f001 fd1c 	bl	8003548 <HAL_ADC_Stop>
  //ADC_Disable(&hadc1);
  MX_ADC1_Init2();
 8001b10:	f000 fc8e 	bl	8002430 <MX_ADC1_Init2>

  HAL_TIM_Base_Start(&htim6);
 8001b14:	489a      	ldr	r0, [pc, #616]	@ (8001d80 <main+0x498>)
 8001b16:	f005 fc9f 	bl	8007458 <HAL_TIM_Base_Start>
  calcsin();
 8001b1a:	f7ff fc85 	bl	8001428 <calcsin>
  calchanning();
 8001b1e:	f7ff fceb 	bl	80014f8 <calchanning>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001b22:	217f      	movs	r1, #127	@ 0x7f
 8001b24:	4895      	ldr	r0, [pc, #596]	@ (8001d7c <main+0x494>)
 8001b26:	f002 ff8d 	bl	8004a44 <HAL_ADCEx_Calibration_Start>
  HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_2, sine_val, 100, DAC_ALIGN_12B_R);
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	9300      	str	r3, [sp, #0]
 8001b2e:	2364      	movs	r3, #100	@ 0x64
 8001b30:	4a94      	ldr	r2, [pc, #592]	@ (8001d84 <main+0x49c>)
 8001b32:	2110      	movs	r1, #16
 8001b34:	488e      	ldr	r0, [pc, #568]	@ (8001d70 <main+0x488>)
 8001b36:	f003 fa47 	bl	8004fc8 <HAL_DAC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc1,(uint32_t *)ADC_val,FFT_BUFFER_SIZE*2);
 8001b3a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b3e:	4992      	ldr	r1, [pc, #584]	@ (8001d88 <main+0x4a0>)
 8001b40:	488e      	ldr	r0, [pc, #568]	@ (8001d7c <main+0x494>)
 8001b42:	f001 fe0d 	bl	8003760 <HAL_ADC_Start_DMA>
  arm_rfft_fast_init_f32(&fftHandler,FFT_BUFFER_SIZE);
 8001b46:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b4a:	4890      	ldr	r0, [pc, #576]	@ (8001d8c <main+0x4a4>)
 8001b4c:	f007 facc 	bl	80090e8 <arm_rfft_fast_init_f32>
  HAL_TIM_Base_Start(&htim1);
 8001b50:	488f      	ldr	r0, [pc, #572]	@ (8001d90 <main+0x4a8>)
 8001b52:	f005 fc81 	bl	8007458 <HAL_TIM_Base_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint16_t dac_val_tone_bias[3]={0};
 8001b56:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8001b5a:	f5a3 63c5 	sub.w	r3, r3, #1576	@ 0x628
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	809a      	strh	r2, [r3, #4]
  uint32_t adc_val_tone_bias[3]={0};
 8001b64:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8001b68:	f2a3 6334 	subw	r3, r3, #1588	@ 0x634
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	2300      	movs	r3, #0
 8001b70:	6013      	str	r3, [r2, #0]
 8001b72:	6053      	str	r3, [r2, #4]
 8001b74:	6093      	str	r3, [r2, #8]
  int16_t sweep_count = -1;
 8001b76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b7a:	f8a7 361a 	strh.w	r3, [r7, #1562]	@ 0x61a
  uint16_t prev_bias = 0;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	f8a7 3618 	strh.w	r3, [r7, #1560]	@ 0x618
  while (1)
  {


	  if(fft_count>=FFT_AVRAGE_COUNT){
 8001b84:	4b83      	ldr	r3, [pc, #524]	@ (8001d94 <main+0x4ac>)
 8001b86:	881b      	ldrh	r3, [r3, #0]
 8001b88:	2b63      	cmp	r3, #99	@ 0x63
 8001b8a:	d9fb      	bls.n	8001b84 <main+0x29c>
		  float phaseShift = avgPhaseShift/ FFT_AVRAGE_COUNT;
 8001b8c:	4b82      	ldr	r3, [pc, #520]	@ (8001d98 <main+0x4b0>)
 8001b8e:	ed93 7a00 	vldr	s14, [r3]
 8001b92:	eddf 6a82 	vldr	s13, [pc, #520]	@ 8001d9c <main+0x4b4>
 8001b96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b9a:	f207 631c 	addw	r3, r7, #1564	@ 0x61c
 8001b9e:	edc3 7a00 	vstr	s15, [r3]
		  sprintf(data, "phase shift: %d\r\n\n ",(int16_t)(phaseShift*1000));
 8001ba2:	f207 631c 	addw	r3, r7, #1564	@ 0x61c
 8001ba6:	edd3 7a00 	vldr	s15, [r3]
 8001baa:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8001da0 <main+0x4b8>
 8001bae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bb2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bb6:	ee17 3a90 	vmov	r3, s15
 8001bba:	b21b      	sxth	r3, r3
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	4979      	ldr	r1, [pc, #484]	@ (8001da4 <main+0x4bc>)
 8001bc0:	486d      	ldr	r0, [pc, #436]	@ (8001d78 <main+0x490>)
 8001bc2:	f008 fe89 	bl	800a8d8 <siprintf>
		  HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 8001bc6:	486c      	ldr	r0, [pc, #432]	@ (8001d78 <main+0x490>)
 8001bc8:	f7fe fb62 	bl	8000290 <strlen>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	b29a      	uxth	r2, r3
 8001bd0:	2364      	movs	r3, #100	@ 0x64
 8001bd2:	4969      	ldr	r1, [pc, #420]	@ (8001d78 <main+0x490>)
 8001bd4:	4874      	ldr	r0, [pc, #464]	@ (8001da8 <main+0x4c0>)
 8001bd6:	f006 fd29 	bl	800862c <HAL_UART_Transmit>

		  fft_count=0;
 8001bda:	4b6e      	ldr	r3, [pc, #440]	@ (8001d94 <main+0x4ac>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	801a      	strh	r2, [r3, #0]
		  sprintf(data, "%dfor  %d 1khz:%d 2khz:%d 3khz:%d\r\n\n ",sweep_count,prev_bias,freq_mag[0], freq_mag[1] ,freq_mag[2]);
 8001be0:	f9b7 061a 	ldrsh.w	r0, [r7, #1562]	@ 0x61a
 8001be4:	f8b7 4618 	ldrh.w	r4, [r7, #1560]	@ 0x618
 8001be8:	4b70      	ldr	r3, [pc, #448]	@ (8001dac <main+0x4c4>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a6f      	ldr	r2, [pc, #444]	@ (8001dac <main+0x4c4>)
 8001bee:	6852      	ldr	r2, [r2, #4]
 8001bf0:	496e      	ldr	r1, [pc, #440]	@ (8001dac <main+0x4c4>)
 8001bf2:	6889      	ldr	r1, [r1, #8]
 8001bf4:	9102      	str	r1, [sp, #8]
 8001bf6:	9201      	str	r2, [sp, #4]
 8001bf8:	9300      	str	r3, [sp, #0]
 8001bfa:	4623      	mov	r3, r4
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	496c      	ldr	r1, [pc, #432]	@ (8001db0 <main+0x4c8>)
 8001c00:	485d      	ldr	r0, [pc, #372]	@ (8001d78 <main+0x490>)
 8001c02:	f008 fe69 	bl	800a8d8 <siprintf>
		  HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 8001c06:	485c      	ldr	r0, [pc, #368]	@ (8001d78 <main+0x490>)
 8001c08:	f7fe fb42 	bl	8000290 <strlen>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	b29a      	uxth	r2, r3
 8001c10:	2364      	movs	r3, #100	@ 0x64
 8001c12:	4959      	ldr	r1, [pc, #356]	@ (8001d78 <main+0x490>)
 8001c14:	4864      	ldr	r0, [pc, #400]	@ (8001da8 <main+0x4c0>)
 8001c16:	f006 fd09 	bl	800862c <HAL_UART_Transmit>


			  sprintf(data, "phase shift: %d\r\n\n ",(int16_t)(phaseShift*1000));
 8001c1a:	f207 631c 	addw	r3, r7, #1564	@ 0x61c
 8001c1e:	edd3 7a00 	vldr	s15, [r3]
 8001c22:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 8001da0 <main+0x4b8>
 8001c26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c2e:	ee17 3a90 	vmov	r3, s15
 8001c32:	b21b      	sxth	r3, r3
 8001c34:	461a      	mov	r2, r3
 8001c36:	495b      	ldr	r1, [pc, #364]	@ (8001da4 <main+0x4bc>)
 8001c38:	484f      	ldr	r0, [pc, #316]	@ (8001d78 <main+0x490>)
 8001c3a:	f008 fe4d 	bl	800a8d8 <siprintf>
			  HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 8001c3e:	484e      	ldr	r0, [pc, #312]	@ (8001d78 <main+0x490>)
 8001c40:	f7fe fb26 	bl	8000290 <strlen>
 8001c44:	4603      	mov	r3, r0
 8001c46:	b29a      	uxth	r2, r3
 8001c48:	2364      	movs	r3, #100	@ 0x64
 8001c4a:	494b      	ldr	r1, [pc, #300]	@ (8001d78 <main+0x490>)
 8001c4c:	4856      	ldr	r0, [pc, #344]	@ (8001da8 <main+0x4c0>)
 8001c4e:	f006 fced 	bl	800862c <HAL_UART_Transmit>
		  //float Vpi = ((midpoint_dac_val*13.724)/4096.0)*2;
		  //float Vac = 0.66;
		  //float correction =(Vpi/PI*arccot(((float)freq_mag[1]*bessel_jn(1,((Vac*PI)/Vpi)))/((float)freq_mag[0]*bessel_jn(2,((Vac*PI)/Vpi))))*sgn(phaseShift));//-(Vpi/2);
		  //midpoint_dac_val = midpoint_dac_val - (int16_t)((correction/13.724)*4096);
		  //fixed offset
			  avg = avg/100;
 8001c52:	4b58      	ldr	r3, [pc, #352]	@ (8001db4 <main+0x4cc>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a58      	ldr	r2, [pc, #352]	@ (8001db8 <main+0x4d0>)
 8001c58:	fba2 2303 	umull	r2, r3, r2, r3
 8001c5c:	095b      	lsrs	r3, r3, #5
 8001c5e:	4a55      	ldr	r2, [pc, #340]	@ (8001db4 <main+0x4cc>)
 8001c60:	6013      	str	r3, [r2, #0]
			  sprintf(data, "avg: %d\r\n\n ",avg);
 8001c62:	4b54      	ldr	r3, [pc, #336]	@ (8001db4 <main+0x4cc>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	461a      	mov	r2, r3
 8001c68:	4954      	ldr	r1, [pc, #336]	@ (8001dbc <main+0x4d4>)
 8001c6a:	4843      	ldr	r0, [pc, #268]	@ (8001d78 <main+0x490>)
 8001c6c:	f008 fe34 	bl	800a8d8 <siprintf>
			  HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 8001c70:	4841      	ldr	r0, [pc, #260]	@ (8001d78 <main+0x490>)
 8001c72:	f7fe fb0d 	bl	8000290 <strlen>
 8001c76:	4603      	mov	r3, r0
 8001c78:	b29a      	uxth	r2, r3
 8001c7a:	2364      	movs	r3, #100	@ 0x64
 8001c7c:	493e      	ldr	r1, [pc, #248]	@ (8001d78 <main+0x490>)
 8001c7e:	484a      	ldr	r0, [pc, #296]	@ (8001da8 <main+0x4c0>)
 8001c80:	f006 fcd4 	bl	800862c <HAL_UART_Transmit>
		  if(freq_mag[1]> 0){
 8001c84:	4b49      	ldr	r3, [pc, #292]	@ (8001dac <main+0x4c4>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d037      	beq.n	8001cfc <main+0x414>
			  float correction2 =50*sgn(phaseShift);
 8001c8c:	f207 631c 	addw	r3, r7, #1564	@ 0x61c
 8001c90:	6818      	ldr	r0, [r3, #0]
 8001c92:	f7ff fc91 	bl	80015b8 <sgn>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2232      	movs	r2, #50	@ 0x32
 8001c9a:	fb02 f303 	mul.w	r3, r2, r3
 8001c9e:	ee07 3a90 	vmov	s15, r3
 8001ca2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ca6:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 8001caa:	edc3 7a00 	vstr	s15, [r3]
			  midpoint_dac_val = midpoint_dac_val - (int16_t)(correction2);
 8001cae:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 8001cb2:	edd3 7a00 	vldr	s15, [r3]
 8001cb6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cba:	ee17 3a90 	vmov	r3, s15
 8001cbe:	b21b      	sxth	r3, r3
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	f8b7 2622 	ldrh.w	r2, [r7, #1570]	@ 0x622
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	f8a7 3622 	strh.w	r3, [r7, #1570]	@ 0x622
			  sprintf(data, "correction: %d\r\n\n ",(int16_t)(correction2));
 8001ccc:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 8001cd0:	edd3 7a00 	vldr	s15, [r3]
 8001cd4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cd8:	ee17 3a90 	vmov	r3, s15
 8001cdc:	b21b      	sxth	r3, r3
 8001cde:	461a      	mov	r2, r3
 8001ce0:	4937      	ldr	r1, [pc, #220]	@ (8001dc0 <main+0x4d8>)
 8001ce2:	4825      	ldr	r0, [pc, #148]	@ (8001d78 <main+0x490>)
 8001ce4:	f008 fdf8 	bl	800a8d8 <siprintf>
			  HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 8001ce8:	4823      	ldr	r0, [pc, #140]	@ (8001d78 <main+0x490>)
 8001cea:	f7fe fad1 	bl	8000290 <strlen>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	b29a      	uxth	r2, r3
 8001cf2:	2364      	movs	r3, #100	@ 0x64
 8001cf4:	4920      	ldr	r1, [pc, #128]	@ (8001d78 <main+0x490>)
 8001cf6:	482c      	ldr	r0, [pc, #176]	@ (8001da8 <main+0x4c0>)
 8001cf8:	f006 fc98 	bl	800862c <HAL_UART_Transmit>
		  }
		  avg = 0;
 8001cfc:	4b2d      	ldr	r3, [pc, #180]	@ (8001db4 <main+0x4cc>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	601a      	str	r2, [r3, #0]
		  sprintf(data, "new dac val: %d\r\n\n ",midpoint_dac_val);
 8001d02:	f8b7 3622 	ldrh.w	r3, [r7, #1570]	@ 0x622
 8001d06:	461a      	mov	r2, r3
 8001d08:	492e      	ldr	r1, [pc, #184]	@ (8001dc4 <main+0x4dc>)
 8001d0a:	481b      	ldr	r0, [pc, #108]	@ (8001d78 <main+0x490>)
 8001d0c:	f008 fde4 	bl	800a8d8 <siprintf>
		  HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 8001d10:	4819      	ldr	r0, [pc, #100]	@ (8001d78 <main+0x490>)
 8001d12:	f7fe fabd 	bl	8000290 <strlen>
 8001d16:	4603      	mov	r3, r0
 8001d18:	b29a      	uxth	r2, r3
 8001d1a:	2364      	movs	r3, #100	@ 0x64
 8001d1c:	4916      	ldr	r1, [pc, #88]	@ (8001d78 <main+0x490>)
 8001d1e:	4822      	ldr	r0, [pc, #136]	@ (8001da8 <main+0x4c0>)
 8001d20:	f006 fc84 	bl	800862c <HAL_UART_Transmit>
		  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, midpoint_dac_val);
 8001d24:	f8b7 3622 	ldrh.w	r3, [r7, #1570]	@ 0x622
 8001d28:	2200      	movs	r2, #0
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	4810      	ldr	r0, [pc, #64]	@ (8001d70 <main+0x488>)
 8001d2e:	f003 fa71 	bl	8005214 <HAL_DAC_SetValue>

	  		fft_count=0;
 8001d32:	4b18      	ldr	r3, [pc, #96]	@ (8001d94 <main+0x4ac>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	801a      	strh	r2, [r3, #0]
	  		avgPhaseShift = 0;
 8001d38:	4b17      	ldr	r3, [pc, #92]	@ (8001d98 <main+0x4b0>)
 8001d3a:	f04f 0200 	mov.w	r2, #0
 8001d3e:	601a      	str	r2, [r3, #0]
			  for(int i =0;i<=2;i++){
 8001d40:	2300      	movs	r3, #0
 8001d42:	f8c7 3628 	str.w	r3, [r7, #1576]	@ 0x628
 8001d46:	e00a      	b.n	8001d5e <main+0x476>
				  freq_mag[i]=0;
 8001d48:	4a18      	ldr	r2, [pc, #96]	@ (8001dac <main+0x4c4>)
 8001d4a:	f8d7 3628 	ldr.w	r3, [r7, #1576]	@ 0x628
 8001d4e:	2100      	movs	r1, #0
 8001d50:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			  for(int i =0;i<=2;i++){
 8001d54:	f8d7 3628 	ldr.w	r3, [r7, #1576]	@ 0x628
 8001d58:	3301      	adds	r3, #1
 8001d5a:	f8c7 3628 	str.w	r3, [r7, #1576]	@ 0x628
 8001d5e:	f8d7 3628 	ldr.w	r3, [r7, #1576]	@ 0x628
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	ddf0      	ble.n	8001d48 <main+0x460>
			  }
			  fft_count=0;
 8001d66:	4b0b      	ldr	r3, [pc, #44]	@ (8001d94 <main+0x4ac>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	801a      	strh	r2, [r3, #0]
	  if(fft_count>=FFT_AVRAGE_COUNT){
 8001d6c:	e70a      	b.n	8001b84 <main+0x29c>
 8001d6e:	bf00      	nop
 8001d70:	20000128 	.word	0x20000128
 8001d74:	0800c61c 	.word	0x0800c61c
 8001d78:	200094e4 	.word	0x200094e4
 8001d7c:	2000007c 	.word	0x2000007c
 8001d80:	20000268 	.word	0x20000268
 8001d84:	2000033c 	.word	0x2000033c
 8001d88:	200014e4 	.word	0x200014e4
 8001d8c:	200014cc 	.word	0x200014cc
 8001d90:	20000184 	.word	0x20000184
 8001d94:	20009516 	.word	0x20009516
 8001d98:	20009528 	.word	0x20009528
 8001d9c:	42c80000 	.word	0x42c80000
 8001da0:	447a0000 	.word	0x447a0000
 8001da4:	0800c630 	.word	0x0800c630
 8001da8:	200002b4 	.word	0x200002b4
 8001dac:	2000951c 	.word	0x2000951c
 8001db0:	0800c644 	.word	0x0800c644
 8001db4:	20009518 	.word	0x20009518
 8001db8:	51eb851f 	.word	0x51eb851f
 8001dbc:	0800c66c 	.word	0x0800c66c
 8001dc0:	0800c678 	.word	0x0800c678
 8001dc4:	0800c68c 	.word	0x0800c68c

08001dc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b096      	sub	sp, #88	@ 0x58
 8001dcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dce:	f107 0314 	add.w	r3, r7, #20
 8001dd2:	2244      	movs	r2, #68	@ 0x44
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f008 fd9e 	bl	800a918 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ddc:	463b      	mov	r3, r7
 8001dde:	2200      	movs	r2, #0
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	605a      	str	r2, [r3, #4]
 8001de4:	609a      	str	r2, [r3, #8]
 8001de6:	60da      	str	r2, [r3, #12]
 8001de8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001dea:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001dee:	f003 ffc9 	bl	8005d84 <HAL_PWREx_ControlVoltageScaling>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001df8:	f000 fb94 	bl	8002524 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001dfc:	2310      	movs	r3, #16
 8001dfe:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001e00:	2301      	movs	r3, #1
 8001e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001e04:	2300      	movs	r3, #0
 8001e06:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001e08:	2360      	movs	r3, #96	@ 0x60
 8001e0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001e10:	2301      	movs	r3, #1
 8001e12:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001e14:	2301      	movs	r3, #1
 8001e16:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 32;
 8001e18:	2320      	movs	r3, #32
 8001e1a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001e1c:	2307      	movs	r3, #7
 8001e1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001e20:	2302      	movs	r3, #2
 8001e22:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001e24:	2302      	movs	r3, #2
 8001e26:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e28:	f107 0314 	add.w	r3, r7, #20
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f003 ffff 	bl	8005e30 <HAL_RCC_OscConfig>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001e38:	f000 fb74 	bl	8002524 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e3c:	230f      	movs	r3, #15
 8001e3e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e40:	2303      	movs	r3, #3
 8001e42:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e44:	2300      	movs	r3, #0
 8001e46:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e50:	463b      	mov	r3, r7
 8001e52:	2103      	movs	r1, #3
 8001e54:	4618      	mov	r0, r3
 8001e56:	f004 fbc7 	bl	80065e8 <HAL_RCC_ClockConfig>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001e60:	f000 fb60 	bl	8002524 <Error_Handler>
  }
}
 8001e64:	bf00      	nop
 8001e66:	3758      	adds	r7, #88	@ 0x58
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b08a      	sub	sp, #40	@ 0x28
 8001e70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001e72:	f107 031c 	add.w	r3, r7, #28
 8001e76:	2200      	movs	r2, #0
 8001e78:	601a      	str	r2, [r3, #0]
 8001e7a:	605a      	str	r2, [r3, #4]
 8001e7c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001e7e:	1d3b      	adds	r3, r7, #4
 8001e80:	2200      	movs	r2, #0
 8001e82:	601a      	str	r2, [r3, #0]
 8001e84:	605a      	str	r2, [r3, #4]
 8001e86:	609a      	str	r2, [r3, #8]
 8001e88:	60da      	str	r2, [r3, #12]
 8001e8a:	611a      	str	r2, [r3, #16]
 8001e8c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001e8e:	4b30      	ldr	r3, [pc, #192]	@ (8001f50 <MX_ADC1_Init+0xe4>)
 8001e90:	4a30      	ldr	r2, [pc, #192]	@ (8001f54 <MX_ADC1_Init+0xe8>)
 8001e92:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8001e94:	4b2e      	ldr	r3, [pc, #184]	@ (8001f50 <MX_ADC1_Init+0xe4>)
 8001e96:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001e9a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001e9c:	4b2c      	ldr	r3, [pc, #176]	@ (8001f50 <MX_ADC1_Init+0xe4>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ea2:	4b2b      	ldr	r3, [pc, #172]	@ (8001f50 <MX_ADC1_Init+0xe4>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001ea8:	4b29      	ldr	r3, [pc, #164]	@ (8001f50 <MX_ADC1_Init+0xe4>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001eae:	4b28      	ldr	r3, [pc, #160]	@ (8001f50 <MX_ADC1_Init+0xe4>)
 8001eb0:	2204      	movs	r2, #4
 8001eb2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001eb4:	4b26      	ldr	r3, [pc, #152]	@ (8001f50 <MX_ADC1_Init+0xe4>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001eba:	4b25      	ldr	r3, [pc, #148]	@ (8001f50 <MX_ADC1_Init+0xe4>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001ec0:	4b23      	ldr	r3, [pc, #140]	@ (8001f50 <MX_ADC1_Init+0xe4>)
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ec6:	4b22      	ldr	r3, [pc, #136]	@ (8001f50 <MX_ADC1_Init+0xe4>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ece:	4b20      	ldr	r3, [pc, #128]	@ (8001f50 <MX_ADC1_Init+0xe4>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ed4:	4b1e      	ldr	r3, [pc, #120]	@ (8001f50 <MX_ADC1_Init+0xe4>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001eda:	4b1d      	ldr	r3, [pc, #116]	@ (8001f50 <MX_ADC1_Init+0xe4>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001ee2:	4b1b      	ldr	r3, [pc, #108]	@ (8001f50 <MX_ADC1_Init+0xe4>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001ee8:	4b19      	ldr	r3, [pc, #100]	@ (8001f50 <MX_ADC1_Init+0xe4>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ef0:	4817      	ldr	r0, [pc, #92]	@ (8001f50 <MX_ADC1_Init+0xe4>)
 8001ef2:	f001 f91f 	bl	8003134 <HAL_ADC_Init>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001efc:	f000 fb12 	bl	8002524 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001f00:	2300      	movs	r3, #0
 8001f02:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001f04:	f107 031c 	add.w	r3, r7, #28
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4811      	ldr	r0, [pc, #68]	@ (8001f50 <MX_ADC1_Init+0xe4>)
 8001f0c:	f002 fe2c 	bl	8004b68 <HAL_ADCEx_MultiModeConfigChannel>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8001f16:	f000 fb05 	bl	8002524 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001f1a:	4b0f      	ldr	r3, [pc, #60]	@ (8001f58 <MX_ADC1_Init+0xec>)
 8001f1c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f1e:	2306      	movs	r3, #6
 8001f20:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001f22:	2300      	movs	r3, #0
 8001f24:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001f26:	237f      	movs	r3, #127	@ 0x7f
 8001f28:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001f2a:	2304      	movs	r3, #4
 8001f2c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f32:	1d3b      	adds	r3, r7, #4
 8001f34:	4619      	mov	r1, r3
 8001f36:	4806      	ldr	r0, [pc, #24]	@ (8001f50 <MX_ADC1_Init+0xe4>)
 8001f38:	f001 ff0a 	bl	8003d50 <HAL_ADC_ConfigChannel>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 8001f42:	f000 faef 	bl	8002524 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f46:	bf00      	nop
 8001f48:	3728      	adds	r7, #40	@ 0x28
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	2000007c 	.word	0x2000007c
 8001f54:	50040000 	.word	0x50040000
 8001f58:	14f00020 	.word	0x14f00020

08001f5c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b08a      	sub	sp, #40	@ 0x28
 8001f60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001f62:	1d3b      	adds	r3, r7, #4
 8001f64:	2224      	movs	r2, #36	@ 0x24
 8001f66:	2100      	movs	r1, #0
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f008 fcd5 	bl	800a918 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001f6e:	4b18      	ldr	r3, [pc, #96]	@ (8001fd0 <MX_DAC1_Init+0x74>)
 8001f70:	4a18      	ldr	r2, [pc, #96]	@ (8001fd4 <MX_DAC1_Init+0x78>)
 8001f72:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001f74:	4816      	ldr	r0, [pc, #88]	@ (8001fd0 <MX_DAC1_Init+0x74>)
 8001f76:	f002 ffb8 	bl	8004eea <HAL_DAC_Init>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001f80:	f000 fad0 	bl	8002524 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001f84:	2300      	movs	r3, #0
 8001f86:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001f90:	2300      	movs	r3, #0
 8001f92:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001f94:	2300      	movs	r3, #0
 8001f96:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001f98:	1d3b      	adds	r3, r7, #4
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	480c      	ldr	r0, [pc, #48]	@ (8001fd0 <MX_DAC1_Init+0x74>)
 8001fa0:	f003 f985 	bl	80052ae <HAL_DAC_ConfigChannel>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8001faa:	f000 fabb 	bl	8002524 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8001fae:	2304      	movs	r3, #4
 8001fb0:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001fb2:	1d3b      	adds	r3, r7, #4
 8001fb4:	2210      	movs	r2, #16
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	4805      	ldr	r0, [pc, #20]	@ (8001fd0 <MX_DAC1_Init+0x74>)
 8001fba:	f003 f978 	bl	80052ae <HAL_DAC_ConfigChannel>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <MX_DAC1_Init+0x6c>
  {
    Error_Handler();
 8001fc4:	f000 faae 	bl	8002524 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001fc8:	bf00      	nop
 8001fca:	3728      	adds	r7, #40	@ 0x28
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	20000128 	.word	0x20000128
 8001fd4:	40007400 	.word	0x40007400

08001fd8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b088      	sub	sp, #32
 8001fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fde:	f107 0310 	add.w	r3, r7, #16
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	601a      	str	r2, [r3, #0]
 8001fe6:	605a      	str	r2, [r3, #4]
 8001fe8:	609a      	str	r2, [r3, #8]
 8001fea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fec:	1d3b      	adds	r3, r7, #4
 8001fee:	2200      	movs	r2, #0
 8001ff0:	601a      	str	r2, [r3, #0]
 8001ff2:	605a      	str	r2, [r3, #4]
 8001ff4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ff6:	4b20      	ldr	r3, [pc, #128]	@ (8002078 <MX_TIM1_Init+0xa0>)
 8001ff8:	4a20      	ldr	r2, [pc, #128]	@ (800207c <MX_TIM1_Init+0xa4>)
 8001ffa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 624;
 8001ffc:	4b1e      	ldr	r3, [pc, #120]	@ (8002078 <MX_TIM1_Init+0xa0>)
 8001ffe:	f44f 721c 	mov.w	r2, #624	@ 0x270
 8002002:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002004:	4b1c      	ldr	r3, [pc, #112]	@ (8002078 <MX_TIM1_Init+0xa0>)
 8002006:	2200      	movs	r2, #0
 8002008:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9;
 800200a:	4b1b      	ldr	r3, [pc, #108]	@ (8002078 <MX_TIM1_Init+0xa0>)
 800200c:	2209      	movs	r2, #9
 800200e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002010:	4b19      	ldr	r3, [pc, #100]	@ (8002078 <MX_TIM1_Init+0xa0>)
 8002012:	2200      	movs	r2, #0
 8002014:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002016:	4b18      	ldr	r3, [pc, #96]	@ (8002078 <MX_TIM1_Init+0xa0>)
 8002018:	2200      	movs	r2, #0
 800201a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800201c:	4b16      	ldr	r3, [pc, #88]	@ (8002078 <MX_TIM1_Init+0xa0>)
 800201e:	2200      	movs	r2, #0
 8002020:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002022:	4815      	ldr	r0, [pc, #84]	@ (8002078 <MX_TIM1_Init+0xa0>)
 8002024:	f005 f9c0 	bl	80073a8 <HAL_TIM_Base_Init>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800202e:	f000 fa79 	bl	8002524 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002032:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002036:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002038:	f107 0310 	add.w	r3, r7, #16
 800203c:	4619      	mov	r1, r3
 800203e:	480e      	ldr	r0, [pc, #56]	@ (8002078 <MX_TIM1_Init+0xa0>)
 8002040:	f005 fcee 	bl	8007a20 <HAL_TIM_ConfigClockSource>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800204a:	f000 fa6b 	bl	8002524 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800204e:	2320      	movs	r3, #32
 8002050:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 8002052:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002056:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002058:	2380      	movs	r3, #128	@ 0x80
 800205a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800205c:	1d3b      	adds	r3, r7, #4
 800205e:	4619      	mov	r1, r3
 8002060:	4805      	ldr	r0, [pc, #20]	@ (8002078 <MX_TIM1_Init+0xa0>)
 8002062:	f006 f9ef 	bl	8008444 <HAL_TIMEx_MasterConfigSynchronization>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800206c:	f000 fa5a 	bl	8002524 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002070:	bf00      	nop
 8002072:	3720      	adds	r7, #32
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	20000184 	.word	0x20000184
 800207c:	40012c00 	.word	0x40012c00

08002080 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b08e      	sub	sp, #56	@ 0x38
 8002084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002086:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800208a:	2200      	movs	r2, #0
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	605a      	str	r2, [r3, #4]
 8002090:	609a      	str	r2, [r3, #8]
 8002092:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002094:	f107 031c 	add.w	r3, r7, #28
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	605a      	str	r2, [r3, #4]
 800209e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020a0:	463b      	mov	r3, r7
 80020a2:	2200      	movs	r2, #0
 80020a4:	601a      	str	r2, [r3, #0]
 80020a6:	605a      	str	r2, [r3, #4]
 80020a8:	609a      	str	r2, [r3, #8]
 80020aa:	60da      	str	r2, [r3, #12]
 80020ac:	611a      	str	r2, [r3, #16]
 80020ae:	615a      	str	r2, [r3, #20]
 80020b0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020b2:	4b33      	ldr	r3, [pc, #204]	@ (8002180 <MX_TIM2_Init+0x100>)
 80020b4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80020b8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 80020ba:	4b31      	ldr	r3, [pc, #196]	@ (8002180 <MX_TIM2_Init+0x100>)
 80020bc:	223f      	movs	r2, #63	@ 0x3f
 80020be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020c0:	4b2f      	ldr	r3, [pc, #188]	@ (8002180 <MX_TIM2_Init+0x100>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4999;
 80020c6:	4b2e      	ldr	r3, [pc, #184]	@ (8002180 <MX_TIM2_Init+0x100>)
 80020c8:	f241 3287 	movw	r2, #4999	@ 0x1387
 80020cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020ce:	4b2c      	ldr	r3, [pc, #176]	@ (8002180 <MX_TIM2_Init+0x100>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020d4:	4b2a      	ldr	r3, [pc, #168]	@ (8002180 <MX_TIM2_Init+0x100>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020da:	4829      	ldr	r0, [pc, #164]	@ (8002180 <MX_TIM2_Init+0x100>)
 80020dc:	f005 f964 	bl	80073a8 <HAL_TIM_Base_Init>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80020e6:	f000 fa1d 	bl	8002524 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020f4:	4619      	mov	r1, r3
 80020f6:	4822      	ldr	r0, [pc, #136]	@ (8002180 <MX_TIM2_Init+0x100>)
 80020f8:	f005 fc92 	bl	8007a20 <HAL_TIM_ConfigClockSource>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002102:	f000 fa0f 	bl	8002524 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002106:	481e      	ldr	r0, [pc, #120]	@ (8002180 <MX_TIM2_Init+0x100>)
 8002108:	f005 fa0e 	bl	8007528 <HAL_TIM_PWM_Init>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002112:	f000 fa07 	bl	8002524 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002116:	2300      	movs	r3, #0
 8002118:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800211a:	2300      	movs	r3, #0
 800211c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800211e:	f107 031c 	add.w	r3, r7, #28
 8002122:	4619      	mov	r1, r3
 8002124:	4816      	ldr	r0, [pc, #88]	@ (8002180 <MX_TIM2_Init+0x100>)
 8002126:	f006 f98d 	bl	8008444 <HAL_TIMEx_MasterConfigSynchronization>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002130:	f000 f9f8 	bl	8002524 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002134:	2360      	movs	r3, #96	@ 0x60
 8002136:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002138:	2300      	movs	r3, #0
 800213a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800213c:	2300      	movs	r3, #0
 800213e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002140:	2300      	movs	r3, #0
 8002142:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002144:	463b      	mov	r3, r7
 8002146:	2204      	movs	r2, #4
 8002148:	4619      	mov	r1, r3
 800214a:	480d      	ldr	r0, [pc, #52]	@ (8002180 <MX_TIM2_Init+0x100>)
 800214c:	f005 fb54 	bl	80077f8 <HAL_TIM_PWM_ConfigChannel>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002156:	f000 f9e5 	bl	8002524 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800215a:	463b      	mov	r3, r7
 800215c:	2208      	movs	r2, #8
 800215e:	4619      	mov	r1, r3
 8002160:	4807      	ldr	r0, [pc, #28]	@ (8002180 <MX_TIM2_Init+0x100>)
 8002162:	f005 fb49 	bl	80077f8 <HAL_TIM_PWM_ConfigChannel>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 800216c:	f000 f9da 	bl	8002524 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002170:	4803      	ldr	r0, [pc, #12]	@ (8002180 <MX_TIM2_Init+0x100>)
 8002172:	f000 fb77 	bl	8002864 <HAL_TIM_MspPostInit>

}
 8002176:	bf00      	nop
 8002178:	3738      	adds	r7, #56	@ 0x38
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	200001d0 	.word	0x200001d0

08002184 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b08e      	sub	sp, #56	@ 0x38
 8002188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800218a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800218e:	2200      	movs	r2, #0
 8002190:	601a      	str	r2, [r3, #0]
 8002192:	605a      	str	r2, [r3, #4]
 8002194:	609a      	str	r2, [r3, #8]
 8002196:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002198:	f107 031c 	add.w	r3, r7, #28
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	605a      	str	r2, [r3, #4]
 80021a2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021a4:	463b      	mov	r3, r7
 80021a6:	2200      	movs	r2, #0
 80021a8:	601a      	str	r2, [r3, #0]
 80021aa:	605a      	str	r2, [r3, #4]
 80021ac:	609a      	str	r2, [r3, #8]
 80021ae:	60da      	str	r2, [r3, #12]
 80021b0:	611a      	str	r2, [r3, #16]
 80021b2:	615a      	str	r2, [r3, #20]
 80021b4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80021b6:	4b2d      	ldr	r3, [pc, #180]	@ (800226c <MX_TIM3_Init+0xe8>)
 80021b8:	4a2d      	ldr	r2, [pc, #180]	@ (8002270 <MX_TIM3_Init+0xec>)
 80021ba:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 80021bc:	4b2b      	ldr	r3, [pc, #172]	@ (800226c <MX_TIM3_Init+0xe8>)
 80021be:	223f      	movs	r2, #63	@ 0x3f
 80021c0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021c2:	4b2a      	ldr	r3, [pc, #168]	@ (800226c <MX_TIM3_Init+0xe8>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4999;
 80021c8:	4b28      	ldr	r3, [pc, #160]	@ (800226c <MX_TIM3_Init+0xe8>)
 80021ca:	f241 3287 	movw	r2, #4999	@ 0x1387
 80021ce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021d0:	4b26      	ldr	r3, [pc, #152]	@ (800226c <MX_TIM3_Init+0xe8>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021d6:	4b25      	ldr	r3, [pc, #148]	@ (800226c <MX_TIM3_Init+0xe8>)
 80021d8:	2200      	movs	r2, #0
 80021da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80021dc:	4823      	ldr	r0, [pc, #140]	@ (800226c <MX_TIM3_Init+0xe8>)
 80021de:	f005 f8e3 	bl	80073a8 <HAL_TIM_Base_Init>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80021e8:	f000 f99c 	bl	8002524 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80021f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021f6:	4619      	mov	r1, r3
 80021f8:	481c      	ldr	r0, [pc, #112]	@ (800226c <MX_TIM3_Init+0xe8>)
 80021fa:	f005 fc11 	bl	8007a20 <HAL_TIM_ConfigClockSource>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002204:	f000 f98e 	bl	8002524 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002208:	4818      	ldr	r0, [pc, #96]	@ (800226c <MX_TIM3_Init+0xe8>)
 800220a:	f005 f98d 	bl	8007528 <HAL_TIM_PWM_Init>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002214:	f000 f986 	bl	8002524 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002218:	2300      	movs	r3, #0
 800221a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800221c:	2300      	movs	r3, #0
 800221e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002220:	f107 031c 	add.w	r3, r7, #28
 8002224:	4619      	mov	r1, r3
 8002226:	4811      	ldr	r0, [pc, #68]	@ (800226c <MX_TIM3_Init+0xe8>)
 8002228:	f006 f90c 	bl	8008444 <HAL_TIMEx_MasterConfigSynchronization>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002232:	f000 f977 	bl	8002524 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002236:	2360      	movs	r3, #96	@ 0x60
 8002238:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800223a:	2300      	movs	r3, #0
 800223c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800223e:	2300      	movs	r3, #0
 8002240:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002242:	2300      	movs	r3, #0
 8002244:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002246:	463b      	mov	r3, r7
 8002248:	2200      	movs	r2, #0
 800224a:	4619      	mov	r1, r3
 800224c:	4807      	ldr	r0, [pc, #28]	@ (800226c <MX_TIM3_Init+0xe8>)
 800224e:	f005 fad3 	bl	80077f8 <HAL_TIM_PWM_ConfigChannel>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002258:	f000 f964 	bl	8002524 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800225c:	4803      	ldr	r0, [pc, #12]	@ (800226c <MX_TIM3_Init+0xe8>)
 800225e:	f000 fb01 	bl	8002864 <HAL_TIM_MspPostInit>

}
 8002262:	bf00      	nop
 8002264:	3738      	adds	r7, #56	@ 0x38
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	2000021c 	.word	0x2000021c
 8002270:	40000400 	.word	0x40000400

08002274 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800227a:	1d3b      	adds	r3, r7, #4
 800227c:	2200      	movs	r2, #0
 800227e:	601a      	str	r2, [r3, #0]
 8002280:	605a      	str	r2, [r3, #4]
 8002282:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002284:	4b14      	ldr	r3, [pc, #80]	@ (80022d8 <MX_TIM6_Init+0x64>)
 8002286:	4a15      	ldr	r2, [pc, #84]	@ (80022dc <MX_TIM6_Init+0x68>)
 8002288:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 63;
 800228a:	4b13      	ldr	r3, [pc, #76]	@ (80022d8 <MX_TIM6_Init+0x64>)
 800228c:	223f      	movs	r2, #63	@ 0x3f
 800228e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002290:	4b11      	ldr	r3, [pc, #68]	@ (80022d8 <MX_TIM6_Init+0x64>)
 8002292:	2200      	movs	r2, #0
 8002294:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4;
 8002296:	4b10      	ldr	r3, [pc, #64]	@ (80022d8 <MX_TIM6_Init+0x64>)
 8002298:	2204      	movs	r2, #4
 800229a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800229c:	4b0e      	ldr	r3, [pc, #56]	@ (80022d8 <MX_TIM6_Init+0x64>)
 800229e:	2200      	movs	r2, #0
 80022a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80022a2:	480d      	ldr	r0, [pc, #52]	@ (80022d8 <MX_TIM6_Init+0x64>)
 80022a4:	f005 f880 	bl	80073a8 <HAL_TIM_Base_Init>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80022ae:	f000 f939 	bl	8002524 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80022b2:	2320      	movs	r3, #32
 80022b4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022b6:	2300      	movs	r3, #0
 80022b8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80022ba:	1d3b      	adds	r3, r7, #4
 80022bc:	4619      	mov	r1, r3
 80022be:	4806      	ldr	r0, [pc, #24]	@ (80022d8 <MX_TIM6_Init+0x64>)
 80022c0:	f006 f8c0 	bl	8008444 <HAL_TIMEx_MasterConfigSynchronization>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d001      	beq.n	80022ce <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80022ca:	f000 f92b 	bl	8002524 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80022ce:	bf00      	nop
 80022d0:	3710      	adds	r7, #16
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	20000268 	.word	0x20000268
 80022dc:	40001000 	.word	0x40001000

080022e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022e4:	4b14      	ldr	r3, [pc, #80]	@ (8002338 <MX_USART2_UART_Init+0x58>)
 80022e6:	4a15      	ldr	r2, [pc, #84]	@ (800233c <MX_USART2_UART_Init+0x5c>)
 80022e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022ea:	4b13      	ldr	r3, [pc, #76]	@ (8002338 <MX_USART2_UART_Init+0x58>)
 80022ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022f2:	4b11      	ldr	r3, [pc, #68]	@ (8002338 <MX_USART2_UART_Init+0x58>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002338 <MX_USART2_UART_Init+0x58>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002338 <MX_USART2_UART_Init+0x58>)
 8002300:	2200      	movs	r2, #0
 8002302:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002304:	4b0c      	ldr	r3, [pc, #48]	@ (8002338 <MX_USART2_UART_Init+0x58>)
 8002306:	220c      	movs	r2, #12
 8002308:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800230a:	4b0b      	ldr	r3, [pc, #44]	@ (8002338 <MX_USART2_UART_Init+0x58>)
 800230c:	2200      	movs	r2, #0
 800230e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002310:	4b09      	ldr	r3, [pc, #36]	@ (8002338 <MX_USART2_UART_Init+0x58>)
 8002312:	2200      	movs	r2, #0
 8002314:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002316:	4b08      	ldr	r3, [pc, #32]	@ (8002338 <MX_USART2_UART_Init+0x58>)
 8002318:	2200      	movs	r2, #0
 800231a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800231c:	4b06      	ldr	r3, [pc, #24]	@ (8002338 <MX_USART2_UART_Init+0x58>)
 800231e:	2200      	movs	r2, #0
 8002320:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002322:	4805      	ldr	r0, [pc, #20]	@ (8002338 <MX_USART2_UART_Init+0x58>)
 8002324:	f006 f934 	bl	8008590 <HAL_UART_Init>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800232e:	f000 f8f9 	bl	8002524 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002332:	bf00      	nop
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	200002b4 	.word	0x200002b4
 800233c:	40004400 	.word	0x40004400

08002340 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002346:	4b10      	ldr	r3, [pc, #64]	@ (8002388 <MX_DMA_Init+0x48>)
 8002348:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800234a:	4a0f      	ldr	r2, [pc, #60]	@ (8002388 <MX_DMA_Init+0x48>)
 800234c:	f043 0301 	orr.w	r3, r3, #1
 8002350:	6493      	str	r3, [r2, #72]	@ 0x48
 8002352:	4b0d      	ldr	r3, [pc, #52]	@ (8002388 <MX_DMA_Init+0x48>)
 8002354:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	607b      	str	r3, [r7, #4]
 800235c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800235e:	2200      	movs	r2, #0
 8002360:	2100      	movs	r1, #0
 8002362:	200b      	movs	r0, #11
 8002364:	f002 fd8b 	bl	8004e7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002368:	200b      	movs	r0, #11
 800236a:	f002 fda4 	bl	8004eb6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800236e:	2200      	movs	r2, #0
 8002370:	2100      	movs	r1, #0
 8002372:	200e      	movs	r0, #14
 8002374:	f002 fd83 	bl	8004e7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002378:	200e      	movs	r0, #14
 800237a:	f002 fd9c 	bl	8004eb6 <HAL_NVIC_EnableIRQ>

}
 800237e:	bf00      	nop
 8002380:	3708      	adds	r7, #8
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40021000 	.word	0x40021000

0800238c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b08a      	sub	sp, #40	@ 0x28
 8002390:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002392:	f107 0314 	add.w	r3, r7, #20
 8002396:	2200      	movs	r2, #0
 8002398:	601a      	str	r2, [r3, #0]
 800239a:	605a      	str	r2, [r3, #4]
 800239c:	609a      	str	r2, [r3, #8]
 800239e:	60da      	str	r2, [r3, #12]
 80023a0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023a2:	4b21      	ldr	r3, [pc, #132]	@ (8002428 <MX_GPIO_Init+0x9c>)
 80023a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a6:	4a20      	ldr	r2, [pc, #128]	@ (8002428 <MX_GPIO_Init+0x9c>)
 80023a8:	f043 0304 	orr.w	r3, r3, #4
 80023ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002428 <MX_GPIO_Init+0x9c>)
 80023b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023b2:	f003 0304 	and.w	r3, r3, #4
 80023b6:	613b      	str	r3, [r7, #16]
 80023b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80023ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002428 <MX_GPIO_Init+0x9c>)
 80023bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023be:	4a1a      	ldr	r2, [pc, #104]	@ (8002428 <MX_GPIO_Init+0x9c>)
 80023c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023c6:	4b18      	ldr	r3, [pc, #96]	@ (8002428 <MX_GPIO_Init+0x9c>)
 80023c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023ce:	60fb      	str	r3, [r7, #12]
 80023d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d2:	4b15      	ldr	r3, [pc, #84]	@ (8002428 <MX_GPIO_Init+0x9c>)
 80023d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023d6:	4a14      	ldr	r2, [pc, #80]	@ (8002428 <MX_GPIO_Init+0x9c>)
 80023d8:	f043 0301 	orr.w	r3, r3, #1
 80023dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023de:	4b12      	ldr	r3, [pc, #72]	@ (8002428 <MX_GPIO_Init+0x9c>)
 80023e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	60bb      	str	r3, [r7, #8]
 80023e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002428 <MX_GPIO_Init+0x9c>)
 80023ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ee:	4a0e      	ldr	r2, [pc, #56]	@ (8002428 <MX_GPIO_Init+0x9c>)
 80023f0:	f043 0302 	orr.w	r3, r3, #2
 80023f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002428 <MX_GPIO_Init+0x9c>)
 80023f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023fa:	f003 0302 	and.w	r3, r3, #2
 80023fe:	607b      	str	r3, [r7, #4]
 8002400:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002402:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002406:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002408:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800240c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240e:	2300      	movs	r3, #0
 8002410:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002412:	f107 0314 	add.w	r3, r7, #20
 8002416:	4619      	mov	r1, r3
 8002418:	4804      	ldr	r0, [pc, #16]	@ (800242c <MX_GPIO_Init+0xa0>)
 800241a:	f003 fafb 	bl	8005a14 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800241e:	bf00      	nop
 8002420:	3728      	adds	r7, #40	@ 0x28
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	40021000 	.word	0x40021000
 800242c:	48000800 	.word	0x48000800

08002430 <MX_ADC1_Init2>:

/* USER CODE BEGIN 4 */
void MX_ADC1_Init2(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b08a      	sub	sp, #40	@ 0x28
 8002434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002436:	f107 031c 	add.w	r3, r7, #28
 800243a:	2200      	movs	r2, #0
 800243c:	601a      	str	r2, [r3, #0]
 800243e:	605a      	str	r2, [r3, #4]
 8002440:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002442:	1d3b      	adds	r3, r7, #4
 8002444:	2200      	movs	r2, #0
 8002446:	601a      	str	r2, [r3, #0]
 8002448:	605a      	str	r2, [r3, #4]
 800244a:	609a      	str	r2, [r3, #8]
 800244c:	60da      	str	r2, [r3, #12]
 800244e:	611a      	str	r2, [r3, #16]
 8002450:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002452:	4b31      	ldr	r3, [pc, #196]	@ (8002518 <MX_ADC1_Init2+0xe8>)
 8002454:	4a31      	ldr	r2, [pc, #196]	@ (800251c <MX_ADC1_Init2+0xec>)
 8002456:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8002458:	4b2f      	ldr	r3, [pc, #188]	@ (8002518 <MX_ADC1_Init2+0xe8>)
 800245a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800245e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002460:	4b2d      	ldr	r3, [pc, #180]	@ (8002518 <MX_ADC1_Init2+0xe8>)
 8002462:	2200      	movs	r2, #0
 8002464:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002466:	4b2c      	ldr	r3, [pc, #176]	@ (8002518 <MX_ADC1_Init2+0xe8>)
 8002468:	2200      	movs	r2, #0
 800246a:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800246c:	4b2a      	ldr	r3, [pc, #168]	@ (8002518 <MX_ADC1_Init2+0xe8>)
 800246e:	2200      	movs	r2, #0
 8002470:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002472:	4b29      	ldr	r3, [pc, #164]	@ (8002518 <MX_ADC1_Init2+0xe8>)
 8002474:	2204      	movs	r2, #4
 8002476:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002478:	4b27      	ldr	r3, [pc, #156]	@ (8002518 <MX_ADC1_Init2+0xe8>)
 800247a:	2200      	movs	r2, #0
 800247c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800247e:	4b26      	ldr	r3, [pc, #152]	@ (8002518 <MX_ADC1_Init2+0xe8>)
 8002480:	2200      	movs	r2, #0
 8002482:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8002484:	4b24      	ldr	r3, [pc, #144]	@ (8002518 <MX_ADC1_Init2+0xe8>)
 8002486:	2201      	movs	r2, #1
 8002488:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800248a:	4b23      	ldr	r3, [pc, #140]	@ (8002518 <MX_ADC1_Init2+0xe8>)
 800248c:	2200      	movs	r2, #0
 800248e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8002492:	4b21      	ldr	r3, [pc, #132]	@ (8002518 <MX_ADC1_Init2+0xe8>)
 8002494:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8002498:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800249a:	4b1f      	ldr	r3, [pc, #124]	@ (8002518 <MX_ADC1_Init2+0xe8>)
 800249c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80024a2:	4b1d      	ldr	r3, [pc, #116]	@ (8002518 <MX_ADC1_Init2+0xe8>)
 80024a4:	2201      	movs	r2, #1
 80024a6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80024aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002518 <MX_ADC1_Init2+0xe8>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80024b0:	4b19      	ldr	r3, [pc, #100]	@ (8002518 <MX_ADC1_Init2+0xe8>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80024b8:	4817      	ldr	r0, [pc, #92]	@ (8002518 <MX_ADC1_Init2+0xe8>)
 80024ba:	f000 fe3b 	bl	8003134 <HAL_ADC_Init>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <MX_ADC1_Init2+0x98>
  {
    Error_Handler();
 80024c4:	f000 f82e 	bl	8002524 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80024c8:	2300      	movs	r3, #0
 80024ca:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80024cc:	f107 031c 	add.w	r3, r7, #28
 80024d0:	4619      	mov	r1, r3
 80024d2:	4811      	ldr	r0, [pc, #68]	@ (8002518 <MX_ADC1_Init2+0xe8>)
 80024d4:	f002 fb48 	bl	8004b68 <HAL_ADCEx_MultiModeConfigChannel>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <MX_ADC1_Init2+0xb2>
  {
    Error_Handler();
 80024de:	f000 f821 	bl	8002524 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80024e2:	4b0f      	ldr	r3, [pc, #60]	@ (8002520 <MX_ADC1_Init2+0xf0>)
 80024e4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80024e6:	2306      	movs	r3, #6
 80024e8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80024ea:	2300      	movs	r3, #0
 80024ec:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80024ee:	237f      	movs	r3, #127	@ 0x7f
 80024f0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80024f2:	2304      	movs	r3, #4
 80024f4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80024f6:	2300      	movs	r3, #0
 80024f8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80024fa:	1d3b      	adds	r3, r7, #4
 80024fc:	4619      	mov	r1, r3
 80024fe:	4806      	ldr	r0, [pc, #24]	@ (8002518 <MX_ADC1_Init2+0xe8>)
 8002500:	f001 fc26 	bl	8003d50 <HAL_ADC_ConfigChannel>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <MX_ADC1_Init2+0xde>
  {
    Error_Handler();
 800250a:	f000 f80b 	bl	8002524 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800250e:	bf00      	nop
 8002510:	3728      	adds	r7, #40	@ 0x28
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	2000007c 	.word	0x2000007c
 800251c:	50040000 	.word	0x50040000
 8002520:	14f00020 	.word	0x14f00020

08002524 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002528:	b672      	cpsid	i
}
 800252a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800252c:	bf00      	nop
 800252e:	e7fd      	b.n	800252c <Error_Handler+0x8>

08002530 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002536:	4b0f      	ldr	r3, [pc, #60]	@ (8002574 <HAL_MspInit+0x44>)
 8002538:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800253a:	4a0e      	ldr	r2, [pc, #56]	@ (8002574 <HAL_MspInit+0x44>)
 800253c:	f043 0301 	orr.w	r3, r3, #1
 8002540:	6613      	str	r3, [r2, #96]	@ 0x60
 8002542:	4b0c      	ldr	r3, [pc, #48]	@ (8002574 <HAL_MspInit+0x44>)
 8002544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002546:	f003 0301 	and.w	r3, r3, #1
 800254a:	607b      	str	r3, [r7, #4]
 800254c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800254e:	4b09      	ldr	r3, [pc, #36]	@ (8002574 <HAL_MspInit+0x44>)
 8002550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002552:	4a08      	ldr	r2, [pc, #32]	@ (8002574 <HAL_MspInit+0x44>)
 8002554:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002558:	6593      	str	r3, [r2, #88]	@ 0x58
 800255a:	4b06      	ldr	r3, [pc, #24]	@ (8002574 <HAL_MspInit+0x44>)
 800255c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800255e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002562:	603b      	str	r3, [r7, #0]
 8002564:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002566:	bf00      	nop
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	40021000 	.word	0x40021000

08002578 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b0ac      	sub	sp, #176	@ 0xb0
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002580:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]
 8002588:	605a      	str	r2, [r3, #4]
 800258a:	609a      	str	r2, [r3, #8]
 800258c:	60da      	str	r2, [r3, #12]
 800258e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002590:	f107 0314 	add.w	r3, r7, #20
 8002594:	2288      	movs	r2, #136	@ 0x88
 8002596:	2100      	movs	r1, #0
 8002598:	4618      	mov	r0, r3
 800259a:	f008 f9bd 	bl	800a918 <memset>
  if(hadc->Instance==ADC1)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a41      	ldr	r2, [pc, #260]	@ (80026a8 <HAL_ADC_MspInit+0x130>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d17a      	bne.n	800269e <HAL_ADC_MspInit+0x126>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80025a8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80025ac:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80025ae:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80025b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80025b6:	2301      	movs	r3, #1
 80025b8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80025ba:	2301      	movs	r3, #1
 80025bc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80025be:	2310      	movs	r3, #16
 80025c0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80025c2:	2307      	movs	r3, #7
 80025c4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80025c6:	2302      	movs	r3, #2
 80025c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV8;
 80025ca:	2308      	movs	r3, #8
 80025cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80025ce:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80025d2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025d4:	f107 0314 	add.w	r3, r7, #20
 80025d8:	4618      	mov	r0, r3
 80025da:	f004 fa29 	bl	8006a30 <HAL_RCCEx_PeriphCLKConfig>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d001      	beq.n	80025e8 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80025e4:	f7ff ff9e 	bl	8002524 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80025e8:	4b30      	ldr	r3, [pc, #192]	@ (80026ac <HAL_ADC_MspInit+0x134>)
 80025ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025ec:	4a2f      	ldr	r2, [pc, #188]	@ (80026ac <HAL_ADC_MspInit+0x134>)
 80025ee:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80025f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025f4:	4b2d      	ldr	r3, [pc, #180]	@ (80026ac <HAL_ADC_MspInit+0x134>)
 80025f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025fc:	613b      	str	r3, [r7, #16]
 80025fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002600:	4b2a      	ldr	r3, [pc, #168]	@ (80026ac <HAL_ADC_MspInit+0x134>)
 8002602:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002604:	4a29      	ldr	r2, [pc, #164]	@ (80026ac <HAL_ADC_MspInit+0x134>)
 8002606:	f043 0301 	orr.w	r3, r3, #1
 800260a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800260c:	4b27      	ldr	r3, [pc, #156]	@ (80026ac <HAL_ADC_MspInit+0x134>)
 800260e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002610:	f003 0301 	and.w	r3, r3, #1
 8002614:	60fb      	str	r3, [r7, #12]
 8002616:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002618:	2301      	movs	r3, #1
 800261a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800261e:	230b      	movs	r3, #11
 8002620:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002624:	2300      	movs	r3, #0
 8002626:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800262a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800262e:	4619      	mov	r1, r3
 8002630:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002634:	f003 f9ee 	bl	8005a14 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002638:	4b1d      	ldr	r3, [pc, #116]	@ (80026b0 <HAL_ADC_MspInit+0x138>)
 800263a:	4a1e      	ldr	r2, [pc, #120]	@ (80026b4 <HAL_ADC_MspInit+0x13c>)
 800263c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800263e:	4b1c      	ldr	r3, [pc, #112]	@ (80026b0 <HAL_ADC_MspInit+0x138>)
 8002640:	2200      	movs	r2, #0
 8002642:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002644:	4b1a      	ldr	r3, [pc, #104]	@ (80026b0 <HAL_ADC_MspInit+0x138>)
 8002646:	2200      	movs	r2, #0
 8002648:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800264a:	4b19      	ldr	r3, [pc, #100]	@ (80026b0 <HAL_ADC_MspInit+0x138>)
 800264c:	2200      	movs	r2, #0
 800264e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002650:	4b17      	ldr	r3, [pc, #92]	@ (80026b0 <HAL_ADC_MspInit+0x138>)
 8002652:	2280      	movs	r2, #128	@ 0x80
 8002654:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002656:	4b16      	ldr	r3, [pc, #88]	@ (80026b0 <HAL_ADC_MspInit+0x138>)
 8002658:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800265c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800265e:	4b14      	ldr	r3, [pc, #80]	@ (80026b0 <HAL_ADC_MspInit+0x138>)
 8002660:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002664:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002666:	4b12      	ldr	r3, [pc, #72]	@ (80026b0 <HAL_ADC_MspInit+0x138>)
 8002668:	2220      	movs	r2, #32
 800266a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800266c:	4b10      	ldr	r3, [pc, #64]	@ (80026b0 <HAL_ADC_MspInit+0x138>)
 800266e:	2200      	movs	r2, #0
 8002670:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002672:	480f      	ldr	r0, [pc, #60]	@ (80026b0 <HAL_ADC_MspInit+0x138>)
 8002674:	f002 ffd6 	bl	8005624 <HAL_DMA_Init>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <HAL_ADC_MspInit+0x10a>
    {
      Error_Handler();
 800267e:	f7ff ff51 	bl	8002524 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4a0a      	ldr	r2, [pc, #40]	@ (80026b0 <HAL_ADC_MspInit+0x138>)
 8002686:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002688:	4a09      	ldr	r2, [pc, #36]	@ (80026b0 <HAL_ADC_MspInit+0x138>)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800268e:	2200      	movs	r2, #0
 8002690:	2100      	movs	r1, #0
 8002692:	2012      	movs	r0, #18
 8002694:	f002 fbf3 	bl	8004e7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002698:	2012      	movs	r0, #18
 800269a:	f002 fc0c 	bl	8004eb6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800269e:	bf00      	nop
 80026a0:	37b0      	adds	r7, #176	@ 0xb0
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	50040000 	.word	0x50040000
 80026ac:	40021000 	.word	0x40021000
 80026b0:	200000e0 	.word	0x200000e0
 80026b4:	40020008 	.word	0x40020008

080026b8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b08a      	sub	sp, #40	@ 0x28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c0:	f107 0314 	add.w	r3, r7, #20
 80026c4:	2200      	movs	r2, #0
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	605a      	str	r2, [r3, #4]
 80026ca:	609a      	str	r2, [r3, #8]
 80026cc:	60da      	str	r2, [r3, #12]
 80026ce:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a2f      	ldr	r2, [pc, #188]	@ (8002794 <HAL_DAC_MspInit+0xdc>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d157      	bne.n	800278a <HAL_DAC_MspInit+0xd2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80026da:	4b2f      	ldr	r3, [pc, #188]	@ (8002798 <HAL_DAC_MspInit+0xe0>)
 80026dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026de:	4a2e      	ldr	r2, [pc, #184]	@ (8002798 <HAL_DAC_MspInit+0xe0>)
 80026e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80026e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80026e6:	4b2c      	ldr	r3, [pc, #176]	@ (8002798 <HAL_DAC_MspInit+0xe0>)
 80026e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80026ee:	613b      	str	r3, [r7, #16]
 80026f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026f2:	4b29      	ldr	r3, [pc, #164]	@ (8002798 <HAL_DAC_MspInit+0xe0>)
 80026f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026f6:	4a28      	ldr	r2, [pc, #160]	@ (8002798 <HAL_DAC_MspInit+0xe0>)
 80026f8:	f043 0301 	orr.w	r3, r3, #1
 80026fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026fe:	4b26      	ldr	r3, [pc, #152]	@ (8002798 <HAL_DAC_MspInit+0xe0>)
 8002700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002702:	f003 0301 	and.w	r3, r3, #1
 8002706:	60fb      	str	r3, [r7, #12]
 8002708:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800270a:	2330      	movs	r3, #48	@ 0x30
 800270c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800270e:	2303      	movs	r3, #3
 8002710:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002712:	2300      	movs	r3, #0
 8002714:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002716:	f107 0314 	add.w	r3, r7, #20
 800271a:	4619      	mov	r1, r3
 800271c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002720:	f003 f978 	bl	8005a14 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH2 Init */
    hdma_dac_ch2.Instance = DMA1_Channel4;
 8002724:	4b1d      	ldr	r3, [pc, #116]	@ (800279c <HAL_DAC_MspInit+0xe4>)
 8002726:	4a1e      	ldr	r2, [pc, #120]	@ (80027a0 <HAL_DAC_MspInit+0xe8>)
 8002728:	601a      	str	r2, [r3, #0]
    hdma_dac_ch2.Init.Request = DMA_REQUEST_5;
 800272a:	4b1c      	ldr	r3, [pc, #112]	@ (800279c <HAL_DAC_MspInit+0xe4>)
 800272c:	2205      	movs	r2, #5
 800272e:	605a      	str	r2, [r3, #4]
    hdma_dac_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002730:	4b1a      	ldr	r3, [pc, #104]	@ (800279c <HAL_DAC_MspInit+0xe4>)
 8002732:	2210      	movs	r2, #16
 8002734:	609a      	str	r2, [r3, #8]
    hdma_dac_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002736:	4b19      	ldr	r3, [pc, #100]	@ (800279c <HAL_DAC_MspInit+0xe4>)
 8002738:	2200      	movs	r2, #0
 800273a:	60da      	str	r2, [r3, #12]
    hdma_dac_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800273c:	4b17      	ldr	r3, [pc, #92]	@ (800279c <HAL_DAC_MspInit+0xe4>)
 800273e:	2280      	movs	r2, #128	@ 0x80
 8002740:	611a      	str	r2, [r3, #16]
    hdma_dac_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002742:	4b16      	ldr	r3, [pc, #88]	@ (800279c <HAL_DAC_MspInit+0xe4>)
 8002744:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002748:	615a      	str	r2, [r3, #20]
    hdma_dac_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800274a:	4b14      	ldr	r3, [pc, #80]	@ (800279c <HAL_DAC_MspInit+0xe4>)
 800274c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002750:	619a      	str	r2, [r3, #24]
    hdma_dac_ch2.Init.Mode = DMA_CIRCULAR;
 8002752:	4b12      	ldr	r3, [pc, #72]	@ (800279c <HAL_DAC_MspInit+0xe4>)
 8002754:	2220      	movs	r2, #32
 8002756:	61da      	str	r2, [r3, #28]
    hdma_dac_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8002758:	4b10      	ldr	r3, [pc, #64]	@ (800279c <HAL_DAC_MspInit+0xe4>)
 800275a:	2200      	movs	r2, #0
 800275c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch2) != HAL_OK)
 800275e:	480f      	ldr	r0, [pc, #60]	@ (800279c <HAL_DAC_MspInit+0xe4>)
 8002760:	f002 ff60 	bl	8005624 <HAL_DMA_Init>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800276a:	f7ff fedb 	bl	8002524 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac_ch2);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a0a      	ldr	r2, [pc, #40]	@ (800279c <HAL_DAC_MspInit+0xe4>)
 8002772:	60da      	str	r2, [r3, #12]
 8002774:	4a09      	ldr	r2, [pc, #36]	@ (800279c <HAL_DAC_MspInit+0xe4>)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6293      	str	r3, [r2, #40]	@ 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800277a:	2200      	movs	r2, #0
 800277c:	2100      	movs	r1, #0
 800277e:	2036      	movs	r0, #54	@ 0x36
 8002780:	f002 fb7d 	bl	8004e7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002784:	2036      	movs	r0, #54	@ 0x36
 8002786:	f002 fb96 	bl	8004eb6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 800278a:	bf00      	nop
 800278c:	3728      	adds	r7, #40	@ 0x28
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	40007400 	.word	0x40007400
 8002798:	40021000 	.word	0x40021000
 800279c:	2000013c 	.word	0x2000013c
 80027a0:	40020044 	.word	0x40020044

080027a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b086      	sub	sp, #24
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a28      	ldr	r2, [pc, #160]	@ (8002854 <HAL_TIM_Base_MspInit+0xb0>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d10c      	bne.n	80027d0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027b6:	4b28      	ldr	r3, [pc, #160]	@ (8002858 <HAL_TIM_Base_MspInit+0xb4>)
 80027b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027ba:	4a27      	ldr	r2, [pc, #156]	@ (8002858 <HAL_TIM_Base_MspInit+0xb4>)
 80027bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80027c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80027c2:	4b25      	ldr	r3, [pc, #148]	@ (8002858 <HAL_TIM_Base_MspInit+0xb4>)
 80027c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80027ca:	617b      	str	r3, [r7, #20]
 80027cc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80027ce:	e03c      	b.n	800284a <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM2)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027d8:	d10c      	bne.n	80027f4 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027da:	4b1f      	ldr	r3, [pc, #124]	@ (8002858 <HAL_TIM_Base_MspInit+0xb4>)
 80027dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027de:	4a1e      	ldr	r2, [pc, #120]	@ (8002858 <HAL_TIM_Base_MspInit+0xb4>)
 80027e0:	f043 0301 	orr.w	r3, r3, #1
 80027e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80027e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002858 <HAL_TIM_Base_MspInit+0xb4>)
 80027e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	613b      	str	r3, [r7, #16]
 80027f0:	693b      	ldr	r3, [r7, #16]
}
 80027f2:	e02a      	b.n	800284a <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM3)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a18      	ldr	r2, [pc, #96]	@ (800285c <HAL_TIM_Base_MspInit+0xb8>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d10c      	bne.n	8002818 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027fe:	4b16      	ldr	r3, [pc, #88]	@ (8002858 <HAL_TIM_Base_MspInit+0xb4>)
 8002800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002802:	4a15      	ldr	r2, [pc, #84]	@ (8002858 <HAL_TIM_Base_MspInit+0xb4>)
 8002804:	f043 0302 	orr.w	r3, r3, #2
 8002808:	6593      	str	r3, [r2, #88]	@ 0x58
 800280a:	4b13      	ldr	r3, [pc, #76]	@ (8002858 <HAL_TIM_Base_MspInit+0xb4>)
 800280c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	60fb      	str	r3, [r7, #12]
 8002814:	68fb      	ldr	r3, [r7, #12]
}
 8002816:	e018      	b.n	800284a <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM6)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a10      	ldr	r2, [pc, #64]	@ (8002860 <HAL_TIM_Base_MspInit+0xbc>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d113      	bne.n	800284a <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002822:	4b0d      	ldr	r3, [pc, #52]	@ (8002858 <HAL_TIM_Base_MspInit+0xb4>)
 8002824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002826:	4a0c      	ldr	r2, [pc, #48]	@ (8002858 <HAL_TIM_Base_MspInit+0xb4>)
 8002828:	f043 0310 	orr.w	r3, r3, #16
 800282c:	6593      	str	r3, [r2, #88]	@ 0x58
 800282e:	4b0a      	ldr	r3, [pc, #40]	@ (8002858 <HAL_TIM_Base_MspInit+0xb4>)
 8002830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002832:	f003 0310 	and.w	r3, r3, #16
 8002836:	60bb      	str	r3, [r7, #8]
 8002838:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800283a:	2200      	movs	r2, #0
 800283c:	2100      	movs	r1, #0
 800283e:	2036      	movs	r0, #54	@ 0x36
 8002840:	f002 fb1d 	bl	8004e7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002844:	2036      	movs	r0, #54	@ 0x36
 8002846:	f002 fb36 	bl	8004eb6 <HAL_NVIC_EnableIRQ>
}
 800284a:	bf00      	nop
 800284c:	3718      	adds	r7, #24
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	40012c00 	.word	0x40012c00
 8002858:	40021000 	.word	0x40021000
 800285c:	40000400 	.word	0x40000400
 8002860:	40001000 	.word	0x40001000

08002864 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b08a      	sub	sp, #40	@ 0x28
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800286c:	f107 0314 	add.w	r3, r7, #20
 8002870:	2200      	movs	r2, #0
 8002872:	601a      	str	r2, [r3, #0]
 8002874:	605a      	str	r2, [r3, #4]
 8002876:	609a      	str	r2, [r3, #8]
 8002878:	60da      	str	r2, [r3, #12]
 800287a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002884:	d11d      	bne.n	80028c2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002886:	4b21      	ldr	r3, [pc, #132]	@ (800290c <HAL_TIM_MspPostInit+0xa8>)
 8002888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800288a:	4a20      	ldr	r2, [pc, #128]	@ (800290c <HAL_TIM_MspPostInit+0xa8>)
 800288c:	f043 0302 	orr.w	r3, r3, #2
 8002890:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002892:	4b1e      	ldr	r3, [pc, #120]	@ (800290c <HAL_TIM_MspPostInit+0xa8>)
 8002894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	613b      	str	r3, [r7, #16]
 800289c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB3 (JTDO-TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 800289e:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 80028a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a4:	2302      	movs	r3, #2
 80028a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a8:	2300      	movs	r3, #0
 80028aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ac:	2300      	movs	r3, #0
 80028ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80028b0:	2301      	movs	r3, #1
 80028b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028b4:	f107 0314 	add.w	r3, r7, #20
 80028b8:	4619      	mov	r1, r3
 80028ba:	4815      	ldr	r0, [pc, #84]	@ (8002910 <HAL_TIM_MspPostInit+0xac>)
 80028bc:	f003 f8aa 	bl	8005a14 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80028c0:	e020      	b.n	8002904 <HAL_TIM_MspPostInit+0xa0>
  else if(htim->Instance==TIM3)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a13      	ldr	r2, [pc, #76]	@ (8002914 <HAL_TIM_MspPostInit+0xb0>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d11b      	bne.n	8002904 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028cc:	4b0f      	ldr	r3, [pc, #60]	@ (800290c <HAL_TIM_MspPostInit+0xa8>)
 80028ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028d0:	4a0e      	ldr	r2, [pc, #56]	@ (800290c <HAL_TIM_MspPostInit+0xa8>)
 80028d2:	f043 0302 	orr.w	r3, r3, #2
 80028d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028d8:	4b0c      	ldr	r3, [pc, #48]	@ (800290c <HAL_TIM_MspPostInit+0xa8>)
 80028da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028dc:	f003 0302 	and.w	r3, r3, #2
 80028e0:	60fb      	str	r3, [r7, #12]
 80028e2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80028e4:	2310      	movs	r3, #16
 80028e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e8:	2302      	movs	r3, #2
 80028ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ec:	2300      	movs	r3, #0
 80028ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028f0:	2300      	movs	r3, #0
 80028f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80028f4:	2302      	movs	r3, #2
 80028f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028f8:	f107 0314 	add.w	r3, r7, #20
 80028fc:	4619      	mov	r1, r3
 80028fe:	4804      	ldr	r0, [pc, #16]	@ (8002910 <HAL_TIM_MspPostInit+0xac>)
 8002900:	f003 f888 	bl	8005a14 <HAL_GPIO_Init>
}
 8002904:	bf00      	nop
 8002906:	3728      	adds	r7, #40	@ 0x28
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	40021000 	.word	0x40021000
 8002910:	48000400 	.word	0x48000400
 8002914:	40000400 	.word	0x40000400

08002918 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b0ac      	sub	sp, #176	@ 0xb0
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002920:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002924:	2200      	movs	r2, #0
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	605a      	str	r2, [r3, #4]
 800292a:	609a      	str	r2, [r3, #8]
 800292c:	60da      	str	r2, [r3, #12]
 800292e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002930:	f107 0314 	add.w	r3, r7, #20
 8002934:	2288      	movs	r2, #136	@ 0x88
 8002936:	2100      	movs	r1, #0
 8002938:	4618      	mov	r0, r3
 800293a:	f007 ffed 	bl	800a918 <memset>
  if(huart->Instance==USART2)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a21      	ldr	r2, [pc, #132]	@ (80029c8 <HAL_UART_MspInit+0xb0>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d13b      	bne.n	80029c0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002948:	2302      	movs	r3, #2
 800294a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800294c:	2300      	movs	r3, #0
 800294e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002950:	f107 0314 	add.w	r3, r7, #20
 8002954:	4618      	mov	r0, r3
 8002956:	f004 f86b 	bl	8006a30 <HAL_RCCEx_PeriphCLKConfig>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002960:	f7ff fde0 	bl	8002524 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002964:	4b19      	ldr	r3, [pc, #100]	@ (80029cc <HAL_UART_MspInit+0xb4>)
 8002966:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002968:	4a18      	ldr	r2, [pc, #96]	@ (80029cc <HAL_UART_MspInit+0xb4>)
 800296a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800296e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002970:	4b16      	ldr	r3, [pc, #88]	@ (80029cc <HAL_UART_MspInit+0xb4>)
 8002972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002974:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002978:	613b      	str	r3, [r7, #16]
 800297a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800297c:	4b13      	ldr	r3, [pc, #76]	@ (80029cc <HAL_UART_MspInit+0xb4>)
 800297e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002980:	4a12      	ldr	r2, [pc, #72]	@ (80029cc <HAL_UART_MspInit+0xb4>)
 8002982:	f043 0301 	orr.w	r3, r3, #1
 8002986:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002988:	4b10      	ldr	r3, [pc, #64]	@ (80029cc <HAL_UART_MspInit+0xb4>)
 800298a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800298c:	f003 0301 	and.w	r3, r3, #1
 8002990:	60fb      	str	r3, [r7, #12]
 8002992:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002994:	230c      	movs	r3, #12
 8002996:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800299a:	2302      	movs	r3, #2
 800299c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a0:	2300      	movs	r3, #0
 80029a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029a6:	2303      	movs	r3, #3
 80029a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80029ac:	2307      	movs	r3, #7
 80029ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80029b6:	4619      	mov	r1, r3
 80029b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029bc:	f003 f82a 	bl	8005a14 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80029c0:	bf00      	nop
 80029c2:	37b0      	adds	r7, #176	@ 0xb0
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	40004400 	.word	0x40004400
 80029cc:	40021000 	.word	0x40021000

080029d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029d4:	bf00      	nop
 80029d6:	e7fd      	b.n	80029d4 <NMI_Handler+0x4>

080029d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029d8:	b480      	push	{r7}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029dc:	bf00      	nop
 80029de:	e7fd      	b.n	80029dc <HardFault_Handler+0x4>

080029e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029e4:	bf00      	nop
 80029e6:	e7fd      	b.n	80029e4 <MemManage_Handler+0x4>

080029e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029ec:	bf00      	nop
 80029ee:	e7fd      	b.n	80029ec <BusFault_Handler+0x4>

080029f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029f4:	bf00      	nop
 80029f6:	e7fd      	b.n	80029f4 <UsageFault_Handler+0x4>

080029f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029fc:	bf00      	nop
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr

08002a06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a06:	b480      	push	{r7}
 8002a08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a0a:	bf00      	nop
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr

08002a14 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a18:	bf00      	nop
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr

08002a22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a22:	b580      	push	{r7, lr}
 8002a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a26:	f000 f8fd 	bl	8002c24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a2a:	bf00      	nop
 8002a2c:	bd80      	pop	{r7, pc}
	...

08002a30 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002a34:	4802      	ldr	r0, [pc, #8]	@ (8002a40 <DMA1_Channel1_IRQHandler+0x10>)
 8002a36:	f002 ff0d 	bl	8005854 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	200000e0 	.word	0x200000e0

08002a44 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch2);
 8002a48:	4802      	ldr	r0, [pc, #8]	@ (8002a54 <DMA1_Channel4_IRQHandler+0x10>)
 8002a4a:	f002 ff03 	bl	8005854 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002a4e:	bf00      	nop
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	2000013c 	.word	0x2000013c

08002a58 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002a5c:	4802      	ldr	r0, [pc, #8]	@ (8002a68 <ADC1_2_IRQHandler+0x10>)
 8002a5e:	f000 ff49 	bl	80038f4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002a62:	bf00      	nop
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	2000007c 	.word	0x2000007c

08002a6c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002a70:	4803      	ldr	r0, [pc, #12]	@ (8002a80 <TIM6_DAC_IRQHandler+0x14>)
 8002a72:	f004 fdba 	bl	80075ea <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8002a76:	4803      	ldr	r0, [pc, #12]	@ (8002a84 <TIM6_DAC_IRQHandler+0x18>)
 8002a78:	f002 fb72 	bl	8005160 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002a7c:	bf00      	nop
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	20000268 	.word	0x20000268
 8002a84:	20000128 	.word	0x20000128

08002a88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b086      	sub	sp, #24
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a90:	4a14      	ldr	r2, [pc, #80]	@ (8002ae4 <_sbrk+0x5c>)
 8002a92:	4b15      	ldr	r3, [pc, #84]	@ (8002ae8 <_sbrk+0x60>)
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a9c:	4b13      	ldr	r3, [pc, #76]	@ (8002aec <_sbrk+0x64>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d102      	bne.n	8002aaa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002aa4:	4b11      	ldr	r3, [pc, #68]	@ (8002aec <_sbrk+0x64>)
 8002aa6:	4a12      	ldr	r2, [pc, #72]	@ (8002af0 <_sbrk+0x68>)
 8002aa8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002aaa:	4b10      	ldr	r3, [pc, #64]	@ (8002aec <_sbrk+0x64>)
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	693a      	ldr	r2, [r7, #16]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d207      	bcs.n	8002ac8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ab8:	f007 ff36 	bl	800a928 <__errno>
 8002abc:	4603      	mov	r3, r0
 8002abe:	220c      	movs	r2, #12
 8002ac0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ac6:	e009      	b.n	8002adc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ac8:	4b08      	ldr	r3, [pc, #32]	@ (8002aec <_sbrk+0x64>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ace:	4b07      	ldr	r3, [pc, #28]	@ (8002aec <_sbrk+0x64>)
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4413      	add	r3, r2
 8002ad6:	4a05      	ldr	r2, [pc, #20]	@ (8002aec <_sbrk+0x64>)
 8002ad8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ada:	68fb      	ldr	r3, [r7, #12]
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3718      	adds	r7, #24
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	20018000 	.word	0x20018000
 8002ae8:	00000400 	.word	0x00000400
 8002aec:	2000952c 	.word	0x2000952c
 8002af0:	20009680 	.word	0x20009680

08002af4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002af8:	4b06      	ldr	r3, [pc, #24]	@ (8002b14 <SystemInit+0x20>)
 8002afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002afe:	4a05      	ldr	r2, [pc, #20]	@ (8002b14 <SystemInit+0x20>)
 8002b00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002b08:	bf00      	nop
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	e000ed00 	.word	0xe000ed00

08002b18 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002b18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b50 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002b1c:	f7ff ffea 	bl	8002af4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b20:	480c      	ldr	r0, [pc, #48]	@ (8002b54 <LoopForever+0x6>)
  ldr r1, =_edata
 8002b22:	490d      	ldr	r1, [pc, #52]	@ (8002b58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b24:	4a0d      	ldr	r2, [pc, #52]	@ (8002b5c <LoopForever+0xe>)
  movs r3, #0
 8002b26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b28:	e002      	b.n	8002b30 <LoopCopyDataInit>

08002b2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b2e:	3304      	adds	r3, #4

08002b30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b34:	d3f9      	bcc.n	8002b2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b36:	4a0a      	ldr	r2, [pc, #40]	@ (8002b60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b38:	4c0a      	ldr	r4, [pc, #40]	@ (8002b64 <LoopForever+0x16>)
  movs r3, #0
 8002b3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b3c:	e001      	b.n	8002b42 <LoopFillZerobss>

08002b3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b40:	3204      	adds	r2, #4

08002b42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b44:	d3fb      	bcc.n	8002b3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b46:	f007 fef5 	bl	800a934 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002b4a:	f7fe fecd 	bl	80018e8 <main>

08002b4e <LoopForever>:

LoopForever:
    b LoopForever
 8002b4e:	e7fe      	b.n	8002b4e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002b50:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002b54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b58:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002b5c:	0801fd98 	.word	0x0801fd98
  ldr r2, =_sbss
 8002b60:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002b64:	2000967c 	.word	0x2000967c

08002b68 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002b68:	e7fe      	b.n	8002b68 <ADC3_IRQHandler>
	...

08002b6c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002b72:	2300      	movs	r3, #0
 8002b74:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b76:	4b0c      	ldr	r3, [pc, #48]	@ (8002ba8 <HAL_Init+0x3c>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a0b      	ldr	r2, [pc, #44]	@ (8002ba8 <HAL_Init+0x3c>)
 8002b7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b80:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b82:	2003      	movs	r0, #3
 8002b84:	f002 f970 	bl	8004e68 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002b88:	2000      	movs	r0, #0
 8002b8a:	f000 f80f 	bl	8002bac <HAL_InitTick>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d002      	beq.n	8002b9a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	71fb      	strb	r3, [r7, #7]
 8002b98:	e001      	b.n	8002b9e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002b9a:	f7ff fcc9 	bl	8002530 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002b9e:	79fb      	ldrb	r3, [r7, #7]
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3708      	adds	r7, #8
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	40022000 	.word	0x40022000

08002bac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002bb8:	4b17      	ldr	r3, [pc, #92]	@ (8002c18 <HAL_InitTick+0x6c>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d023      	beq.n	8002c08 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002bc0:	4b16      	ldr	r3, [pc, #88]	@ (8002c1c <HAL_InitTick+0x70>)
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	4b14      	ldr	r3, [pc, #80]	@ (8002c18 <HAL_InitTick+0x6c>)
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	4619      	mov	r1, r3
 8002bca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bce:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f002 f97b 	bl	8004ed2 <HAL_SYSTICK_Config>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d10f      	bne.n	8002c02 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2b0f      	cmp	r3, #15
 8002be6:	d809      	bhi.n	8002bfc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002be8:	2200      	movs	r2, #0
 8002bea:	6879      	ldr	r1, [r7, #4]
 8002bec:	f04f 30ff 	mov.w	r0, #4294967295
 8002bf0:	f002 f945 	bl	8004e7e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002bf4:	4a0a      	ldr	r2, [pc, #40]	@ (8002c20 <HAL_InitTick+0x74>)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6013      	str	r3, [r2, #0]
 8002bfa:	e007      	b.n	8002c0c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	73fb      	strb	r3, [r7, #15]
 8002c00:	e004      	b.n	8002c0c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	73fb      	strb	r3, [r7, #15]
 8002c06:	e001      	b.n	8002c0c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	2000000c 	.word	0x2000000c
 8002c1c:	20000004 	.word	0x20000004
 8002c20:	20000008 	.word	0x20000008

08002c24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002c28:	4b06      	ldr	r3, [pc, #24]	@ (8002c44 <HAL_IncTick+0x20>)
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	4b06      	ldr	r3, [pc, #24]	@ (8002c48 <HAL_IncTick+0x24>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4413      	add	r3, r2
 8002c34:	4a04      	ldr	r2, [pc, #16]	@ (8002c48 <HAL_IncTick+0x24>)
 8002c36:	6013      	str	r3, [r2, #0]
}
 8002c38:	bf00      	nop
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	2000000c 	.word	0x2000000c
 8002c48:	20009530 	.word	0x20009530

08002c4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c50:	4b03      	ldr	r3, [pc, #12]	@ (8002c60 <HAL_GetTick+0x14>)
 8002c52:	681b      	ldr	r3, [r3, #0]
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	20009530 	.word	0x20009530

08002c64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b084      	sub	sp, #16
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c6c:	f7ff ffee 	bl	8002c4c <HAL_GetTick>
 8002c70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c7c:	d005      	beq.n	8002c8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca8 <HAL_Delay+0x44>)
 8002c80:	781b      	ldrb	r3, [r3, #0]
 8002c82:	461a      	mov	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	4413      	add	r3, r2
 8002c88:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c8a:	bf00      	nop
 8002c8c:	f7ff ffde 	bl	8002c4c <HAL_GetTick>
 8002c90:	4602      	mov	r2, r0
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	68fa      	ldr	r2, [r7, #12]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d8f7      	bhi.n	8002c8c <HAL_Delay+0x28>
  {
  }
}
 8002c9c:	bf00      	nop
 8002c9e:	bf00      	nop
 8002ca0:	3710      	adds	r7, #16
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	2000000c 	.word	0x2000000c

08002cac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
 8002cb4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	431a      	orrs	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	609a      	str	r2, [r3, #8]
}
 8002cc6:	bf00      	nop
 8002cc8:	370c      	adds	r7, #12
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr

08002cd2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002cd2:	b480      	push	{r7}
 8002cd4:	b083      	sub	sp, #12
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
 8002cda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	431a      	orrs	r2, r3
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	609a      	str	r2, [r3, #8]
}
 8002cec:	bf00      	nop
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b087      	sub	sp, #28
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	60f8      	str	r0, [r7, #12]
 8002d1c:	60b9      	str	r1, [r7, #8]
 8002d1e:	607a      	str	r2, [r7, #4]
 8002d20:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	3360      	adds	r3, #96	@ 0x60
 8002d26:	461a      	mov	r2, r3
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	4413      	add	r3, r2
 8002d2e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	4b08      	ldr	r3, [pc, #32]	@ (8002d58 <LL_ADC_SetOffset+0x44>)
 8002d36:	4013      	ands	r3, r2
 8002d38:	687a      	ldr	r2, [r7, #4]
 8002d3a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002d3e:	683a      	ldr	r2, [r7, #0]
 8002d40:	430a      	orrs	r2, r1
 8002d42:	4313      	orrs	r3, r2
 8002d44:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002d4c:	bf00      	nop
 8002d4e:	371c      	adds	r7, #28
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr
 8002d58:	03fff000 	.word	0x03fff000

08002d5c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	3360      	adds	r3, #96	@ 0x60
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	4413      	add	r3, r2
 8002d72:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3714      	adds	r7, #20
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr

08002d88 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b087      	sub	sp, #28
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	3360      	adds	r3, #96	@ 0x60
 8002d98:	461a      	mov	r2, r3
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	4413      	add	r3, r2
 8002da0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	431a      	orrs	r2, r3
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002db2:	bf00      	nop
 8002db4:	371c      	adds	r7, #28
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr

08002dbe <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002dbe:	b480      	push	{r7}
 8002dc0:	b083      	sub	sp, #12
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	68db      	ldr	r3, [r3, #12]
 8002dca:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d101      	bne.n	8002dd6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e000      	b.n	8002dd8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002dd6:	2300      	movs	r3, #0
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b087      	sub	sp, #28
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	60f8      	str	r0, [r7, #12]
 8002dec:	60b9      	str	r1, [r7, #8]
 8002dee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	3330      	adds	r3, #48	@ 0x30
 8002df4:	461a      	mov	r2, r3
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	0a1b      	lsrs	r3, r3, #8
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	f003 030c 	and.w	r3, r3, #12
 8002e00:	4413      	add	r3, r2
 8002e02:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	f003 031f 	and.w	r3, r3, #31
 8002e0e:	211f      	movs	r1, #31
 8002e10:	fa01 f303 	lsl.w	r3, r1, r3
 8002e14:	43db      	mvns	r3, r3
 8002e16:	401a      	ands	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	0e9b      	lsrs	r3, r3, #26
 8002e1c:	f003 011f 	and.w	r1, r3, #31
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	f003 031f 	and.w	r3, r3, #31
 8002e26:	fa01 f303 	lsl.w	r3, r1, r3
 8002e2a:	431a      	orrs	r2, r3
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002e30:	bf00      	nop
 8002e32:	371c      	adds	r7, #28
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e48:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d101      	bne.n	8002e54 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002e50:	2301      	movs	r3, #1
 8002e52:	e000      	b.n	8002e56 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002e54:	2300      	movs	r3, #0
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	370c      	adds	r7, #12
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr

08002e62 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002e62:	b480      	push	{r7}
 8002e64:	b087      	sub	sp, #28
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	60f8      	str	r0, [r7, #12]
 8002e6a:	60b9      	str	r1, [r7, #8]
 8002e6c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	3314      	adds	r3, #20
 8002e72:	461a      	mov	r2, r3
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	0e5b      	lsrs	r3, r3, #25
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	f003 0304 	and.w	r3, r3, #4
 8002e7e:	4413      	add	r3, r2
 8002e80:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	0d1b      	lsrs	r3, r3, #20
 8002e8a:	f003 031f 	and.w	r3, r3, #31
 8002e8e:	2107      	movs	r1, #7
 8002e90:	fa01 f303 	lsl.w	r3, r1, r3
 8002e94:	43db      	mvns	r3, r3
 8002e96:	401a      	ands	r2, r3
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	0d1b      	lsrs	r3, r3, #20
 8002e9c:	f003 031f 	and.w	r3, r3, #31
 8002ea0:	6879      	ldr	r1, [r7, #4]
 8002ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea6:	431a      	orrs	r2, r3
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002eac:	bf00      	nop
 8002eae:	371c      	adds	r7, #28
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr

08002eb8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b085      	sub	sp, #20
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ed0:	43db      	mvns	r3, r3
 8002ed2:	401a      	ands	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f003 0318 	and.w	r3, r3, #24
 8002eda:	4908      	ldr	r1, [pc, #32]	@ (8002efc <LL_ADC_SetChannelSingleDiff+0x44>)
 8002edc:	40d9      	lsrs	r1, r3
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	400b      	ands	r3, r1
 8002ee2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ee6:	431a      	orrs	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002eee:	bf00      	nop
 8002ef0:	3714      	adds	r7, #20
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	0007ffff 	.word	0x0007ffff

08002f00 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f003 031f 	and.w	r3, r3, #31
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	370c      	adds	r7, #12
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr

08002f1c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002f48:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	6093      	str	r3, [r2, #8]
}
 8002f50:	bf00      	nop
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr

08002f5c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f70:	d101      	bne.n	8002f76 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002f72:	2301      	movs	r3, #1
 8002f74:	e000      	b.n	8002f78 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002f76:	2300      	movs	r3, #0
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	370c      	adds	r7, #12
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr

08002f84 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002f94:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f98:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002fa0:	bf00      	nop
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002fc0:	d101      	bne.n	8002fc6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e000      	b.n	8002fc8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002fc6:	2300      	movs	r3, #0
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	370c      	adds	r7, #12
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002fe4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002fe8:	f043 0201 	orr.w	r2, r3, #1
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002ff0:	bf00      	nop
 8002ff2:	370c      	adds	r7, #12
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr

08002ffc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800300c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003010:	f043 0202 	orr.w	r2, r3, #2
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003018:	bf00      	nop
 800301a:	370c      	adds	r7, #12
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	f003 0301 	and.w	r3, r3, #1
 8003034:	2b01      	cmp	r3, #1
 8003036:	d101      	bne.n	800303c <LL_ADC_IsEnabled+0x18>
 8003038:	2301      	movs	r3, #1
 800303a:	e000      	b.n	800303e <LL_ADC_IsEnabled+0x1a>
 800303c:	2300      	movs	r3, #0
}
 800303e:	4618      	mov	r0, r3
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr

0800304a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800304a:	b480      	push	{r7}
 800304c:	b083      	sub	sp, #12
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f003 0302 	and.w	r3, r3, #2
 800305a:	2b02      	cmp	r3, #2
 800305c:	d101      	bne.n	8003062 <LL_ADC_IsDisableOngoing+0x18>
 800305e:	2301      	movs	r3, #1
 8003060:	e000      	b.n	8003064 <LL_ADC_IsDisableOngoing+0x1a>
 8003062:	2300      	movs	r3, #0
}
 8003064:	4618      	mov	r0, r3
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003080:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003084:	f043 0204 	orr.w	r2, r3, #4
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800308c:	bf00      	nop
 800308e:	370c      	adds	r7, #12
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr

08003098 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003098:	b480      	push	{r7}
 800309a:	b083      	sub	sp, #12
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80030a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80030ac:	f043 0210 	orr.w	r2, r3, #16
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80030b4:	bf00      	nop
 80030b6:	370c      	adds	r7, #12
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f003 0304 	and.w	r3, r3, #4
 80030d0:	2b04      	cmp	r3, #4
 80030d2:	d101      	bne.n	80030d8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80030d4:	2301      	movs	r3, #1
 80030d6:	e000      	b.n	80030da <LL_ADC_REG_IsConversionOngoing+0x1a>
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr

080030e6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80030e6:	b480      	push	{r7}
 80030e8:	b083      	sub	sp, #12
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80030f6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80030fa:	f043 0220 	orr.w	r2, r3, #32
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8003102:	bf00      	nop
 8003104:	370c      	adds	r7, #12
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr

0800310e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800310e:	b480      	push	{r7}
 8003110:	b083      	sub	sp, #12
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	f003 0308 	and.w	r3, r3, #8
 800311e:	2b08      	cmp	r3, #8
 8003120:	d101      	bne.n	8003126 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003122:	2301      	movs	r3, #1
 8003124:	e000      	b.n	8003128 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003126:	2300      	movs	r3, #0
}
 8003128:	4618      	mov	r0, r3
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003134:	b590      	push	{r4, r7, lr}
 8003136:	b089      	sub	sp, #36	@ 0x24
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800313c:	2300      	movs	r3, #0
 800313e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003140:	2300      	movs	r3, #0
 8003142:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e130      	b.n	80033b0 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003158:	2b00      	cmp	r3, #0
 800315a:	d109      	bne.n	8003170 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f7ff fa0b 	bl	8002578 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2200      	movs	r2, #0
 800316c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4618      	mov	r0, r3
 8003176:	f7ff fef1 	bl	8002f5c <LL_ADC_IsDeepPowerDownEnabled>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d004      	beq.n	800318a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4618      	mov	r0, r3
 8003186:	f7ff fed7 	bl	8002f38 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4618      	mov	r0, r3
 8003190:	f7ff ff0c 	bl	8002fac <LL_ADC_IsInternalRegulatorEnabled>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d115      	bne.n	80031c6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4618      	mov	r0, r3
 80031a0:	f7ff fef0 	bl	8002f84 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031a4:	4b84      	ldr	r3, [pc, #528]	@ (80033b8 <HAL_ADC_Init+0x284>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	099b      	lsrs	r3, r3, #6
 80031aa:	4a84      	ldr	r2, [pc, #528]	@ (80033bc <HAL_ADC_Init+0x288>)
 80031ac:	fba2 2303 	umull	r2, r3, r2, r3
 80031b0:	099b      	lsrs	r3, r3, #6
 80031b2:	3301      	adds	r3, #1
 80031b4:	005b      	lsls	r3, r3, #1
 80031b6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80031b8:	e002      	b.n	80031c0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	3b01      	subs	r3, #1
 80031be:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d1f9      	bne.n	80031ba <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7ff feee 	bl	8002fac <LL_ADC_IsInternalRegulatorEnabled>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d10d      	bne.n	80031f2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031da:	f043 0210 	orr.w	r2, r3, #16
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031e6:	f043 0201 	orr.w	r2, r3, #1
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7ff ff62 	bl	80030c0 <LL_ADC_REG_IsConversionOngoing>
 80031fc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003202:	f003 0310 	and.w	r3, r3, #16
 8003206:	2b00      	cmp	r3, #0
 8003208:	f040 80c9 	bne.w	800339e <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	2b00      	cmp	r3, #0
 8003210:	f040 80c5 	bne.w	800339e <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003218:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800321c:	f043 0202 	orr.w	r2, r3, #2
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4618      	mov	r0, r3
 800322a:	f7ff fefb 	bl	8003024 <LL_ADC_IsEnabled>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d115      	bne.n	8003260 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003234:	4862      	ldr	r0, [pc, #392]	@ (80033c0 <HAL_ADC_Init+0x28c>)
 8003236:	f7ff fef5 	bl	8003024 <LL_ADC_IsEnabled>
 800323a:	4604      	mov	r4, r0
 800323c:	4861      	ldr	r0, [pc, #388]	@ (80033c4 <HAL_ADC_Init+0x290>)
 800323e:	f7ff fef1 	bl	8003024 <LL_ADC_IsEnabled>
 8003242:	4603      	mov	r3, r0
 8003244:	431c      	orrs	r4, r3
 8003246:	4860      	ldr	r0, [pc, #384]	@ (80033c8 <HAL_ADC_Init+0x294>)
 8003248:	f7ff feec 	bl	8003024 <LL_ADC_IsEnabled>
 800324c:	4603      	mov	r3, r0
 800324e:	4323      	orrs	r3, r4
 8003250:	2b00      	cmp	r3, #0
 8003252:	d105      	bne.n	8003260 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	4619      	mov	r1, r3
 800325a:	485c      	ldr	r0, [pc, #368]	@ (80033cc <HAL_ADC_Init+0x298>)
 800325c:	f7ff fd26 	bl	8002cac <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	7e5b      	ldrb	r3, [r3, #25]
 8003264:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800326a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003270:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003276:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800327e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003280:	4313      	orrs	r3, r2
 8003282:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	f893 3020 	ldrb.w	r3, [r3, #32]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d106      	bne.n	800329c <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003292:	3b01      	subs	r3, #1
 8003294:	045b      	lsls	r3, r3, #17
 8003296:	69ba      	ldr	r2, [r7, #24]
 8003298:	4313      	orrs	r3, r2
 800329a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d009      	beq.n	80032b8 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032a8:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032b0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80032b2:	69ba      	ldr	r2, [r7, #24]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68da      	ldr	r2, [r3, #12]
 80032be:	4b44      	ldr	r3, [pc, #272]	@ (80033d0 <HAL_ADC_Init+0x29c>)
 80032c0:	4013      	ands	r3, r2
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	6812      	ldr	r2, [r2, #0]
 80032c6:	69b9      	ldr	r1, [r7, #24]
 80032c8:	430b      	orrs	r3, r1
 80032ca:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4618      	mov	r0, r3
 80032d2:	f7ff ff1c 	bl	800310e <LL_ADC_INJ_IsConversionOngoing>
 80032d6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d13d      	bne.n	800335a <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d13a      	bne.n	800335a <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80032e8:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80032f0:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80032f2:	4313      	orrs	r3, r2
 80032f4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003300:	f023 0302 	bic.w	r3, r3, #2
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	6812      	ldr	r2, [r2, #0]
 8003308:	69b9      	ldr	r1, [r7, #24]
 800330a:	430b      	orrs	r3, r1
 800330c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003314:	2b01      	cmp	r3, #1
 8003316:	d118      	bne.n	800334a <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	691b      	ldr	r3, [r3, #16]
 800331e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003322:	f023 0304 	bic.w	r3, r3, #4
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800332e:	4311      	orrs	r1, r2
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003334:	4311      	orrs	r1, r2
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800333a:	430a      	orrs	r2, r1
 800333c:	431a      	orrs	r2, r3
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f042 0201 	orr.w	r2, r2, #1
 8003346:	611a      	str	r2, [r3, #16]
 8003348:	e007      	b.n	800335a <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	691a      	ldr	r2, [r3, #16]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f022 0201 	bic.w	r2, r2, #1
 8003358:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	691b      	ldr	r3, [r3, #16]
 800335e:	2b01      	cmp	r3, #1
 8003360:	d10c      	bne.n	800337c <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003368:	f023 010f 	bic.w	r1, r3, #15
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	69db      	ldr	r3, [r3, #28]
 8003370:	1e5a      	subs	r2, r3, #1
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	430a      	orrs	r2, r1
 8003378:	631a      	str	r2, [r3, #48]	@ 0x30
 800337a:	e007      	b.n	800338c <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f022 020f 	bic.w	r2, r2, #15
 800338a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003390:	f023 0303 	bic.w	r3, r3, #3
 8003394:	f043 0201 	orr.w	r2, r3, #1
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	655a      	str	r2, [r3, #84]	@ 0x54
 800339c:	e007      	b.n	80033ae <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033a2:	f043 0210 	orr.w	r2, r3, #16
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80033ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3724      	adds	r7, #36	@ 0x24
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd90      	pop	{r4, r7, pc}
 80033b8:	20000004 	.word	0x20000004
 80033bc:	053e2d63 	.word	0x053e2d63
 80033c0:	50040000 	.word	0x50040000
 80033c4:	50040100 	.word	0x50040100
 80033c8:	50040200 	.word	0x50040200
 80033cc:	50040300 	.word	0x50040300
 80033d0:	fff0c007 	.word	0xfff0c007

080033d4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b086      	sub	sp, #24
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80033dc:	4857      	ldr	r0, [pc, #348]	@ (800353c <HAL_ADC_Start+0x168>)
 80033de:	f7ff fd8f 	bl	8002f00 <LL_ADC_GetMultimode>
 80033e2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7ff fe69 	bl	80030c0 <LL_ADC_REG_IsConversionOngoing>
 80033ee:	4603      	mov	r3, r0
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f040 809c 	bne.w	800352e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d101      	bne.n	8003404 <HAL_ADC_Start+0x30>
 8003400:	2302      	movs	r3, #2
 8003402:	e097      	b.n	8003534 <HAL_ADC_Start+0x160>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f001 f94d 	bl	80046ac <ADC_Enable>
 8003412:	4603      	mov	r3, r0
 8003414:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003416:	7dfb      	ldrb	r3, [r7, #23]
 8003418:	2b00      	cmp	r3, #0
 800341a:	f040 8083 	bne.w	8003524 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003422:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003426:	f023 0301 	bic.w	r3, r3, #1
 800342a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a42      	ldr	r2, [pc, #264]	@ (8003540 <HAL_ADC_Start+0x16c>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d002      	beq.n	8003442 <HAL_ADC_Start+0x6e>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	e000      	b.n	8003444 <HAL_ADC_Start+0x70>
 8003442:	4b40      	ldr	r3, [pc, #256]	@ (8003544 <HAL_ADC_Start+0x170>)
 8003444:	687a      	ldr	r2, [r7, #4]
 8003446:	6812      	ldr	r2, [r2, #0]
 8003448:	4293      	cmp	r3, r2
 800344a:	d002      	beq.n	8003452 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d105      	bne.n	800345e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003456:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003462:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003466:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800346a:	d106      	bne.n	800347a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003470:	f023 0206 	bic.w	r2, r3, #6
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	659a      	str	r2, [r3, #88]	@ 0x58
 8003478:	e002      	b.n	8003480 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	221c      	movs	r2, #28
 8003486:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a2a      	ldr	r2, [pc, #168]	@ (8003540 <HAL_ADC_Start+0x16c>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d002      	beq.n	80034a0 <HAL_ADC_Start+0xcc>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	e000      	b.n	80034a2 <HAL_ADC_Start+0xce>
 80034a0:	4b28      	ldr	r3, [pc, #160]	@ (8003544 <HAL_ADC_Start+0x170>)
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	6812      	ldr	r2, [r2, #0]
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d008      	beq.n	80034bc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d005      	beq.n	80034bc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	2b05      	cmp	r3, #5
 80034b4:	d002      	beq.n	80034bc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	2b09      	cmp	r3, #9
 80034ba:	d114      	bne.n	80034e6 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d007      	beq.n	80034da <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ce:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80034d2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4618      	mov	r0, r3
 80034e0:	f7ff fdc6 	bl	8003070 <LL_ADC_REG_StartConversion>
 80034e4:	e025      	b.n	8003532 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ea:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a12      	ldr	r2, [pc, #72]	@ (8003540 <HAL_ADC_Start+0x16c>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d002      	beq.n	8003502 <HAL_ADC_Start+0x12e>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	e000      	b.n	8003504 <HAL_ADC_Start+0x130>
 8003502:	4b10      	ldr	r3, [pc, #64]	@ (8003544 <HAL_ADC_Start+0x170>)
 8003504:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d00f      	beq.n	8003532 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003516:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800351a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	655a      	str	r2, [r3, #84]	@ 0x54
 8003522:	e006      	b.n	8003532 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800352c:	e001      	b.n	8003532 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800352e:	2302      	movs	r3, #2
 8003530:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003532:	7dfb      	ldrb	r3, [r7, #23]
}
 8003534:	4618      	mov	r0, r3
 8003536:	3718      	adds	r7, #24
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}
 800353c:	50040300 	.word	0x50040300
 8003540:	50040100 	.word	0x50040100
 8003544:	50040000 	.word	0x50040000

08003548 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003556:	2b01      	cmp	r3, #1
 8003558:	d101      	bne.n	800355e <HAL_ADC_Stop+0x16>
 800355a:	2302      	movs	r3, #2
 800355c:	e023      	b.n	80035a6 <HAL_ADC_Stop+0x5e>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2201      	movs	r2, #1
 8003562:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003566:	2103      	movs	r1, #3
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f000 ffe3 	bl	8004534 <ADC_ConversionStop>
 800356e:	4603      	mov	r3, r0
 8003570:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003572:	7bfb      	ldrb	r3, [r7, #15]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d111      	bne.n	800359c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f001 f91d 	bl	80047b8 <ADC_Disable>
 800357e:	4603      	mov	r3, r0
 8003580:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003582:	7bfb      	ldrb	r3, [r7, #15]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d109      	bne.n	800359c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800358c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003590:	f023 0301 	bic.w	r3, r3, #1
 8003594:	f043 0201 	orr.w	r2, r3, #1
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80035a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3710      	adds	r7, #16
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
	...

080035b0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b088      	sub	sp, #32
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80035ba:	4866      	ldr	r0, [pc, #408]	@ (8003754 <HAL_ADC_PollForConversion+0x1a4>)
 80035bc:	f7ff fca0 	bl	8002f00 <LL_ADC_GetMultimode>
 80035c0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	695b      	ldr	r3, [r3, #20]
 80035c6:	2b08      	cmp	r3, #8
 80035c8:	d102      	bne.n	80035d0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80035ca:	2308      	movs	r3, #8
 80035cc:	61fb      	str	r3, [r7, #28]
 80035ce:	e02a      	b.n	8003626 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d005      	beq.n	80035e2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	2b05      	cmp	r3, #5
 80035da:	d002      	beq.n	80035e2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	2b09      	cmp	r3, #9
 80035e0:	d111      	bne.n	8003606 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	f003 0301 	and.w	r3, r3, #1
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d007      	beq.n	8003600 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035f4:	f043 0220 	orr.w	r2, r3, #32
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e0a4      	b.n	800374a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003600:	2304      	movs	r3, #4
 8003602:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003604:	e00f      	b.n	8003626 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003606:	4853      	ldr	r0, [pc, #332]	@ (8003754 <HAL_ADC_PollForConversion+0x1a4>)
 8003608:	f7ff fc88 	bl	8002f1c <LL_ADC_GetMultiDMATransfer>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d007      	beq.n	8003622 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003616:	f043 0220 	orr.w	r2, r3, #32
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e093      	b.n	800374a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003622:	2304      	movs	r3, #4
 8003624:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003626:	f7ff fb11 	bl	8002c4c <HAL_GetTick>
 800362a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800362c:	e021      	b.n	8003672 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003634:	d01d      	beq.n	8003672 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003636:	f7ff fb09 	bl	8002c4c <HAL_GetTick>
 800363a:	4602      	mov	r2, r0
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	1ad3      	subs	r3, r2, r3
 8003640:	683a      	ldr	r2, [r7, #0]
 8003642:	429a      	cmp	r2, r3
 8003644:	d302      	bcc.n	800364c <HAL_ADC_PollForConversion+0x9c>
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d112      	bne.n	8003672 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	69fb      	ldr	r3, [r7, #28]
 8003654:	4013      	ands	r3, r2
 8003656:	2b00      	cmp	r3, #0
 8003658:	d10b      	bne.n	8003672 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800365e:	f043 0204 	orr.w	r2, r3, #4
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e06b      	b.n	800374a <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	4013      	ands	r3, r2
 800367c:	2b00      	cmp	r3, #0
 800367e:	d0d6      	beq.n	800362e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003684:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4618      	mov	r0, r3
 8003692:	f7ff fb94 	bl	8002dbe <LL_ADC_REG_IsTriggerSourceSWStart>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d01c      	beq.n	80036d6 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	7e5b      	ldrb	r3, [r3, #25]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d118      	bne.n	80036d6 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0308 	and.w	r3, r3, #8
 80036ae:	2b08      	cmp	r3, #8
 80036b0:	d111      	bne.n	80036d6 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036b6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d105      	bne.n	80036d6 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ce:	f043 0201 	orr.w	r2, r3, #1
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a1f      	ldr	r2, [pc, #124]	@ (8003758 <HAL_ADC_PollForConversion+0x1a8>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d002      	beq.n	80036e6 <HAL_ADC_PollForConversion+0x136>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	e000      	b.n	80036e8 <HAL_ADC_PollForConversion+0x138>
 80036e6:	4b1d      	ldr	r3, [pc, #116]	@ (800375c <HAL_ADC_PollForConversion+0x1ac>)
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	6812      	ldr	r2, [r2, #0]
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d008      	beq.n	8003702 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d005      	beq.n	8003702 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	2b05      	cmp	r3, #5
 80036fa:	d002      	beq.n	8003702 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	2b09      	cmp	r3, #9
 8003700:	d104      	bne.n	800370c <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	61bb      	str	r3, [r7, #24]
 800370a:	e00c      	b.n	8003726 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a11      	ldr	r2, [pc, #68]	@ (8003758 <HAL_ADC_PollForConversion+0x1a8>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d002      	beq.n	800371c <HAL_ADC_PollForConversion+0x16c>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	e000      	b.n	800371e <HAL_ADC_PollForConversion+0x16e>
 800371c:	4b0f      	ldr	r3, [pc, #60]	@ (800375c <HAL_ADC_PollForConversion+0x1ac>)
 800371e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	2b08      	cmp	r3, #8
 800372a:	d104      	bne.n	8003736 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2208      	movs	r2, #8
 8003732:	601a      	str	r2, [r3, #0]
 8003734:	e008      	b.n	8003748 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800373c:	2b00      	cmp	r3, #0
 800373e:	d103      	bne.n	8003748 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	220c      	movs	r2, #12
 8003746:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	3720      	adds	r7, #32
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	50040300 	.word	0x50040300
 8003758:	50040100 	.word	0x50040100
 800375c:	50040000 	.word	0x50040000

08003760 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800376c:	4853      	ldr	r0, [pc, #332]	@ (80038bc <HAL_ADC_Start_DMA+0x15c>)
 800376e:	f7ff fbc7 	bl	8002f00 <LL_ADC_GetMultimode>
 8003772:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4618      	mov	r0, r3
 800377a:	f7ff fca1 	bl	80030c0 <LL_ADC_REG_IsConversionOngoing>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	f040 8093 	bne.w	80038ac <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800378c:	2b01      	cmp	r3, #1
 800378e:	d101      	bne.n	8003794 <HAL_ADC_Start_DMA+0x34>
 8003790:	2302      	movs	r3, #2
 8003792:	e08e      	b.n	80038b2 <HAL_ADC_Start_DMA+0x152>
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a47      	ldr	r2, [pc, #284]	@ (80038c0 <HAL_ADC_Start_DMA+0x160>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d008      	beq.n	80037b8 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d005      	beq.n	80037b8 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	2b05      	cmp	r3, #5
 80037b0:	d002      	beq.n	80037b8 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	2b09      	cmp	r3, #9
 80037b6:	d172      	bne.n	800389e <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80037b8:	68f8      	ldr	r0, [r7, #12]
 80037ba:	f000 ff77 	bl	80046ac <ADC_Enable>
 80037be:	4603      	mov	r3, r0
 80037c0:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80037c2:	7dfb      	ldrb	r3, [r7, #23]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d165      	bne.n	8003894 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037cc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80037d0:	f023 0301 	bic.w	r3, r3, #1
 80037d4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a38      	ldr	r2, [pc, #224]	@ (80038c4 <HAL_ADC_Start_DMA+0x164>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d002      	beq.n	80037ec <HAL_ADC_Start_DMA+0x8c>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	e000      	b.n	80037ee <HAL_ADC_Start_DMA+0x8e>
 80037ec:	4b36      	ldr	r3, [pc, #216]	@ (80038c8 <HAL_ADC_Start_DMA+0x168>)
 80037ee:	68fa      	ldr	r2, [r7, #12]
 80037f0:	6812      	ldr	r2, [r2, #0]
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d002      	beq.n	80037fc <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d105      	bne.n	8003808 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003800:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	655a      	str	r2, [r3, #84]	@ 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800380c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d006      	beq.n	8003822 <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003818:	f023 0206 	bic.w	r2, r3, #6
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003820:	e002      	b.n	8003828 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800382c:	4a27      	ldr	r2, [pc, #156]	@ (80038cc <HAL_ADC_Start_DMA+0x16c>)
 800382e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003834:	4a26      	ldr	r2, [pc, #152]	@ (80038d0 <HAL_ADC_Start_DMA+0x170>)
 8003836:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800383c:	4a25      	ldr	r2, [pc, #148]	@ (80038d4 <HAL_ADC_Start_DMA+0x174>)
 800383e:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	221c      	movs	r2, #28
 8003846:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	685a      	ldr	r2, [r3, #4]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f042 0210 	orr.w	r2, r2, #16
 800385e:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	68da      	ldr	r2, [r3, #12]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f042 0201 	orr.w	r2, r2, #1
 800386e:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	3340      	adds	r3, #64	@ 0x40
 800387a:	4619      	mov	r1, r3
 800387c:	68ba      	ldr	r2, [r7, #8]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	f001 ff88 	bl	8005794 <HAL_DMA_Start_IT>
 8003884:	4603      	mov	r3, r0
 8003886:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4618      	mov	r0, r3
 800388e:	f7ff fbef 	bl	8003070 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003892:	e00d      	b.n	80038b0 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2200      	movs	r2, #0
 8003898:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 800389c:	e008      	b.n	80038b0 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80038aa:	e001      	b.n	80038b0 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80038ac:	2302      	movs	r3, #2
 80038ae:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80038b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3718      	adds	r7, #24
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	50040300 	.word	0x50040300
 80038c0:	50040200 	.word	0x50040200
 80038c4:	50040100 	.word	0x50040100
 80038c8:	50040000 	.word	0x50040000
 80038cc:	08004877 	.word	0x08004877
 80038d0:	0800494f 	.word	0x0800494f
 80038d4:	0800496b 	.word	0x0800496b

080038d8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	370c      	adds	r7, #12
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
	...

080038f4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b08a      	sub	sp, #40	@ 0x28
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80038fc:	2300      	movs	r3, #0
 80038fe:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003910:	4882      	ldr	r0, [pc, #520]	@ (8003b1c <HAL_ADC_IRQHandler+0x228>)
 8003912:	f7ff faf5 	bl	8002f00 <LL_ADC_GetMultimode>
 8003916:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	f003 0302 	and.w	r3, r3, #2
 800391e:	2b00      	cmp	r3, #0
 8003920:	d017      	beq.n	8003952 <HAL_ADC_IRQHandler+0x5e>
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	f003 0302 	and.w	r3, r3, #2
 8003928:	2b00      	cmp	r3, #0
 800392a:	d012      	beq.n	8003952 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003930:	f003 0310 	and.w	r3, r3, #16
 8003934:	2b00      	cmp	r3, #0
 8003936:	d105      	bne.n	8003944 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800393c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f001 f905 	bl	8004b54 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	2202      	movs	r2, #2
 8003950:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	f003 0304 	and.w	r3, r3, #4
 8003958:	2b00      	cmp	r3, #0
 800395a:	d004      	beq.n	8003966 <HAL_ADC_IRQHandler+0x72>
 800395c:	69bb      	ldr	r3, [r7, #24]
 800395e:	f003 0304 	and.w	r3, r3, #4
 8003962:	2b00      	cmp	r3, #0
 8003964:	d10a      	bne.n	800397c <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800396c:	2b00      	cmp	r3, #0
 800396e:	f000 8083 	beq.w	8003a78 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003972:	69bb      	ldr	r3, [r7, #24]
 8003974:	f003 0308 	and.w	r3, r3, #8
 8003978:	2b00      	cmp	r3, #0
 800397a:	d07d      	beq.n	8003a78 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003980:	f003 0310 	and.w	r3, r3, #16
 8003984:	2b00      	cmp	r3, #0
 8003986:	d105      	bne.n	8003994 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800398c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4618      	mov	r0, r3
 800399a:	f7ff fa10 	bl	8002dbe <LL_ADC_REG_IsTriggerSourceSWStart>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d062      	beq.n	8003a6a <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a5d      	ldr	r2, [pc, #372]	@ (8003b20 <HAL_ADC_IRQHandler+0x22c>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d002      	beq.n	80039b4 <HAL_ADC_IRQHandler+0xc0>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	e000      	b.n	80039b6 <HAL_ADC_IRQHandler+0xc2>
 80039b4:	4b5b      	ldr	r3, [pc, #364]	@ (8003b24 <HAL_ADC_IRQHandler+0x230>)
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	6812      	ldr	r2, [r2, #0]
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d008      	beq.n	80039d0 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d005      	beq.n	80039d0 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	2b05      	cmp	r3, #5
 80039c8:	d002      	beq.n	80039d0 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	2b09      	cmp	r3, #9
 80039ce:	d104      	bne.n	80039da <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	623b      	str	r3, [r7, #32]
 80039d8:	e00c      	b.n	80039f4 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a50      	ldr	r2, [pc, #320]	@ (8003b20 <HAL_ADC_IRQHandler+0x22c>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d002      	beq.n	80039ea <HAL_ADC_IRQHandler+0xf6>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	e000      	b.n	80039ec <HAL_ADC_IRQHandler+0xf8>
 80039ea:	4b4e      	ldr	r3, [pc, #312]	@ (8003b24 <HAL_ADC_IRQHandler+0x230>)
 80039ec:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80039f4:	6a3b      	ldr	r3, [r7, #32]
 80039f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d135      	bne.n	8003a6a <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0308 	and.w	r3, r3, #8
 8003a08:	2b08      	cmp	r3, #8
 8003a0a:	d12e      	bne.n	8003a6a <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4618      	mov	r0, r3
 8003a12:	f7ff fb55 	bl	80030c0 <LL_ADC_REG_IsConversionOngoing>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d11a      	bne.n	8003a52 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	685a      	ldr	r2, [r3, #4]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f022 020c 	bic.w	r2, r2, #12
 8003a2a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a30:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d112      	bne.n	8003a6a <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a48:	f043 0201 	orr.w	r2, r3, #1
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	655a      	str	r2, [r3, #84]	@ 0x54
 8003a50:	e00b      	b.n	8003a6a <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a56:	f043 0210 	orr.w	r2, r3, #16
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a62:	f043 0201 	orr.w	r2, r3, #1
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f7fd fdfc 	bl	8001668 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	220c      	movs	r2, #12
 8003a76:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	f003 0320 	and.w	r3, r3, #32
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d004      	beq.n	8003a8c <HAL_ADC_IRQHandler+0x198>
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	f003 0320 	and.w	r3, r3, #32
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d10b      	bne.n	8003aa4 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	f000 809f 	beq.w	8003bd6 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	f000 8099 	beq.w	8003bd6 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aa8:	f003 0310 	and.w	r3, r3, #16
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d105      	bne.n	8003abc <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ab4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f7ff f9bb 	bl	8002e3c <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003ac6:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7ff f976 	bl	8002dbe <LL_ADC_REG_IsTriggerSourceSWStart>
 8003ad2:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a11      	ldr	r2, [pc, #68]	@ (8003b20 <HAL_ADC_IRQHandler+0x22c>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d002      	beq.n	8003ae4 <HAL_ADC_IRQHandler+0x1f0>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	e000      	b.n	8003ae6 <HAL_ADC_IRQHandler+0x1f2>
 8003ae4:	4b0f      	ldr	r3, [pc, #60]	@ (8003b24 <HAL_ADC_IRQHandler+0x230>)
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	6812      	ldr	r2, [r2, #0]
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d008      	beq.n	8003b00 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d005      	beq.n	8003b00 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	2b06      	cmp	r3, #6
 8003af8:	d002      	beq.n	8003b00 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	2b07      	cmp	r3, #7
 8003afe:	d104      	bne.n	8003b0a <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	623b      	str	r3, [r7, #32]
 8003b08:	e013      	b.n	8003b32 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a04      	ldr	r2, [pc, #16]	@ (8003b20 <HAL_ADC_IRQHandler+0x22c>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d009      	beq.n	8003b28 <HAL_ADC_IRQHandler+0x234>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	e007      	b.n	8003b2a <HAL_ADC_IRQHandler+0x236>
 8003b1a:	bf00      	nop
 8003b1c:	50040300 	.word	0x50040300
 8003b20:	50040100 	.word	0x50040100
 8003b24:	50040000 	.word	0x50040000
 8003b28:	4b7d      	ldr	r3, [pc, #500]	@ (8003d20 <HAL_ADC_IRQHandler+0x42c>)
 8003b2a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d047      	beq.n	8003bc8 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003b38:	6a3b      	ldr	r3, [r7, #32]
 8003b3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d007      	beq.n	8003b52 <HAL_ADC_IRQHandler+0x25e>
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d03f      	beq.n	8003bc8 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003b48:	6a3b      	ldr	r3, [r7, #32]
 8003b4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d13a      	bne.n	8003bc8 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b5c:	2b40      	cmp	r3, #64	@ 0x40
 8003b5e:	d133      	bne.n	8003bc8 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003b60:	6a3b      	ldr	r3, [r7, #32]
 8003b62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d12e      	bne.n	8003bc8 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f7ff facd 	bl	800310e <LL_ADC_INJ_IsConversionOngoing>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d11a      	bne.n	8003bb0 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	685a      	ldr	r2, [r3, #4]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003b88:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b8e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d112      	bne.n	8003bc8 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ba6:	f043 0201 	orr.w	r2, r3, #1
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	655a      	str	r2, [r3, #84]	@ 0x54
 8003bae:	e00b      	b.n	8003bc8 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bb4:	f043 0210 	orr.w	r2, r3, #16
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bc0:	f043 0201 	orr.w	r2, r3, #1
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	f000 ff9b 	bl	8004b04 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	2260      	movs	r2, #96	@ 0x60
 8003bd4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d011      	beq.n	8003c04 <HAL_ADC_IRQHandler+0x310>
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d00c      	beq.n	8003c04 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bee:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f000 f896 	bl	8003d28 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	2280      	movs	r2, #128	@ 0x80
 8003c02:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d012      	beq.n	8003c34 <HAL_ADC_IRQHandler+0x340>
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00d      	beq.n	8003c34 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c1c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003c24:	6878      	ldr	r0, [r7, #4]
 8003c26:	f000 ff81 	bl	8004b2c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c32:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d012      	beq.n	8003c64 <HAL_ADC_IRQHandler+0x370>
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d00d      	beq.n	8003c64 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c4c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f000 ff73 	bl	8004b40 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c62:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	f003 0310 	and.w	r3, r3, #16
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d036      	beq.n	8003cdc <HAL_ADC_IRQHandler+0x3e8>
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	f003 0310 	and.w	r3, r3, #16
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d031      	beq.n	8003cdc <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d102      	bne.n	8003c86 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8003c80:	2301      	movs	r3, #1
 8003c82:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c84:	e014      	b.n	8003cb0 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d008      	beq.n	8003c9e <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003c8c:	4825      	ldr	r0, [pc, #148]	@ (8003d24 <HAL_ADC_IRQHandler+0x430>)
 8003c8e:	f7ff f945 	bl	8002f1c <LL_ADC_GetMultiDMATransfer>
 8003c92:	4603      	mov	r3, r0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d00b      	beq.n	8003cb0 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c9c:	e008      	b.n	8003cb0 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	f003 0301 	and.w	r3, r3, #1
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d001      	beq.n	8003cb0 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8003cac:	2301      	movs	r3, #1
 8003cae:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d10e      	bne.n	8003cd4 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cba:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc6:	f043 0202 	orr.w	r2, r3, #2
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f000 f834 	bl	8003d3c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2210      	movs	r2, #16
 8003cda:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d018      	beq.n	8003d18 <HAL_ADC_IRQHandler+0x424>
 8003ce6:	69bb      	ldr	r3, [r7, #24]
 8003ce8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d013      	beq.n	8003d18 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cf4:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d00:	f043 0208 	orr.w	r2, r3, #8
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d10:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f000 ff00 	bl	8004b18 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003d18:	bf00      	nop
 8003d1a:	3728      	adds	r7, #40	@ 0x28
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	50040000 	.word	0x50040000
 8003d24:	50040300 	.word	0x50040300

08003d28 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003d30:	bf00      	nop
 8003d32:	370c      	adds	r7, #12
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b0b6      	sub	sp, #216	@ 0xd8
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003d60:	2300      	movs	r3, #0
 8003d62:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003d6a:	2b01      	cmp	r3, #1
 8003d6c:	d101      	bne.n	8003d72 <HAL_ADC_ConfigChannel+0x22>
 8003d6e:	2302      	movs	r3, #2
 8003d70:	e3c9      	b.n	8004506 <HAL_ADC_ConfigChannel+0x7b6>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2201      	movs	r2, #1
 8003d76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f7ff f99e 	bl	80030c0 <LL_ADC_REG_IsConversionOngoing>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	f040 83aa 	bne.w	80044e0 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	2b05      	cmp	r3, #5
 8003d9a:	d824      	bhi.n	8003de6 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	3b02      	subs	r3, #2
 8003da2:	2b03      	cmp	r3, #3
 8003da4:	d81b      	bhi.n	8003dde <HAL_ADC_ConfigChannel+0x8e>
 8003da6:	a201      	add	r2, pc, #4	@ (adr r2, 8003dac <HAL_ADC_ConfigChannel+0x5c>)
 8003da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dac:	08003dbd 	.word	0x08003dbd
 8003db0:	08003dc5 	.word	0x08003dc5
 8003db4:	08003dcd 	.word	0x08003dcd
 8003db8:	08003dd5 	.word	0x08003dd5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003dbc:	230c      	movs	r3, #12
 8003dbe:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003dc2:	e010      	b.n	8003de6 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003dc4:	2312      	movs	r3, #18
 8003dc6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003dca:	e00c      	b.n	8003de6 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003dcc:	2318      	movs	r3, #24
 8003dce:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003dd2:	e008      	b.n	8003de6 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003dd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003dd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003ddc:	e003      	b.n	8003de6 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003dde:	2306      	movs	r3, #6
 8003de0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003de4:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6818      	ldr	r0, [r3, #0]
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	461a      	mov	r2, r3
 8003df0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003df4:	f7fe fff6 	bl	8002de4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f7ff f95f 	bl	80030c0 <LL_ADC_REG_IsConversionOngoing>
 8003e02:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7ff f97f 	bl	800310e <LL_ADC_INJ_IsConversionOngoing>
 8003e10:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003e14:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f040 81a4 	bne.w	8004166 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e1e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	f040 819f 	bne.w	8004166 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6818      	ldr	r0, [r3, #0]
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	6819      	ldr	r1, [r3, #0]
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	461a      	mov	r2, r3
 8003e36:	f7ff f814 	bl	8002e62 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	695a      	ldr	r2, [r3, #20]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	08db      	lsrs	r3, r3, #3
 8003e46:	f003 0303 	and.w	r3, r3, #3
 8003e4a:	005b      	lsls	r3, r3, #1
 8003e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e50:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	691b      	ldr	r3, [r3, #16]
 8003e58:	2b04      	cmp	r3, #4
 8003e5a:	d00a      	beq.n	8003e72 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6818      	ldr	r0, [r3, #0]
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	6919      	ldr	r1, [r3, #16]
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003e6c:	f7fe ff52 	bl	8002d14 <LL_ADC_SetOffset>
 8003e70:	e179      	b.n	8004166 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	2100      	movs	r1, #0
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f7fe ff6f 	bl	8002d5c <LL_ADC_GetOffsetChannel>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d10a      	bne.n	8003e9e <HAL_ADC_ConfigChannel+0x14e>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	2100      	movs	r1, #0
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f7fe ff64 	bl	8002d5c <LL_ADC_GetOffsetChannel>
 8003e94:	4603      	mov	r3, r0
 8003e96:	0e9b      	lsrs	r3, r3, #26
 8003e98:	f003 021f 	and.w	r2, r3, #31
 8003e9c:	e01e      	b.n	8003edc <HAL_ADC_ConfigChannel+0x18c>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	2100      	movs	r1, #0
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f7fe ff59 	bl	8002d5c <LL_ADC_GetOffsetChannel>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eb0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003eb4:	fa93 f3a3 	rbit	r3, r3
 8003eb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003ebc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003ec0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003ec4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d101      	bne.n	8003ed0 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8003ecc:	2320      	movs	r3, #32
 8003ece:	e004      	b.n	8003eda <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8003ed0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003ed4:	fab3 f383 	clz	r3, r3
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d105      	bne.n	8003ef4 <HAL_ADC_ConfigChannel+0x1a4>
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	0e9b      	lsrs	r3, r3, #26
 8003eee:	f003 031f 	and.w	r3, r3, #31
 8003ef2:	e018      	b.n	8003f26 <HAL_ADC_ConfigChannel+0x1d6>
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003efc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f00:	fa93 f3a3 	rbit	r3, r3
 8003f04:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003f08:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003f10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d101      	bne.n	8003f1c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8003f18:	2320      	movs	r3, #32
 8003f1a:	e004      	b.n	8003f26 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8003f1c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003f20:	fab3 f383 	clz	r3, r3
 8003f24:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d106      	bne.n	8003f38 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	2100      	movs	r1, #0
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7fe ff28 	bl	8002d88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2101      	movs	r1, #1
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f7fe ff0c 	bl	8002d5c <LL_ADC_GetOffsetChannel>
 8003f44:	4603      	mov	r3, r0
 8003f46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d10a      	bne.n	8003f64 <HAL_ADC_ConfigChannel+0x214>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2101      	movs	r1, #1
 8003f54:	4618      	mov	r0, r3
 8003f56:	f7fe ff01 	bl	8002d5c <LL_ADC_GetOffsetChannel>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	0e9b      	lsrs	r3, r3, #26
 8003f5e:	f003 021f 	and.w	r2, r3, #31
 8003f62:	e01e      	b.n	8003fa2 <HAL_ADC_ConfigChannel+0x252>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	2101      	movs	r1, #1
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f7fe fef6 	bl	8002d5c <LL_ADC_GetOffsetChannel>
 8003f70:	4603      	mov	r3, r0
 8003f72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003f7a:	fa93 f3a3 	rbit	r3, r3
 8003f7e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003f82:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003f8a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d101      	bne.n	8003f96 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8003f92:	2320      	movs	r3, #32
 8003f94:	e004      	b.n	8003fa0 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8003f96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003f9a:	fab3 f383 	clz	r3, r3
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d105      	bne.n	8003fba <HAL_ADC_ConfigChannel+0x26a>
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	0e9b      	lsrs	r3, r3, #26
 8003fb4:	f003 031f 	and.w	r3, r3, #31
 8003fb8:	e018      	b.n	8003fec <HAL_ADC_ConfigChannel+0x29c>
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fc2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003fc6:	fa93 f3a3 	rbit	r3, r3
 8003fca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003fce:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003fd2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003fd6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003fde:	2320      	movs	r3, #32
 8003fe0:	e004      	b.n	8003fec <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8003fe2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003fe6:	fab3 f383 	clz	r3, r3
 8003fea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d106      	bne.n	8003ffe <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	2101      	movs	r1, #1
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f7fe fec5 	bl	8002d88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2102      	movs	r1, #2
 8004004:	4618      	mov	r0, r3
 8004006:	f7fe fea9 	bl	8002d5c <LL_ADC_GetOffsetChannel>
 800400a:	4603      	mov	r3, r0
 800400c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004010:	2b00      	cmp	r3, #0
 8004012:	d10a      	bne.n	800402a <HAL_ADC_ConfigChannel+0x2da>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	2102      	movs	r1, #2
 800401a:	4618      	mov	r0, r3
 800401c:	f7fe fe9e 	bl	8002d5c <LL_ADC_GetOffsetChannel>
 8004020:	4603      	mov	r3, r0
 8004022:	0e9b      	lsrs	r3, r3, #26
 8004024:	f003 021f 	and.w	r2, r3, #31
 8004028:	e01e      	b.n	8004068 <HAL_ADC_ConfigChannel+0x318>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	2102      	movs	r1, #2
 8004030:	4618      	mov	r0, r3
 8004032:	f7fe fe93 	bl	8002d5c <LL_ADC_GetOffsetChannel>
 8004036:	4603      	mov	r3, r0
 8004038:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800403c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004040:	fa93 f3a3 	rbit	r3, r3
 8004044:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8004048:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800404c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8004050:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004054:	2b00      	cmp	r3, #0
 8004056:	d101      	bne.n	800405c <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8004058:	2320      	movs	r3, #32
 800405a:	e004      	b.n	8004066 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 800405c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004060:	fab3 f383 	clz	r3, r3
 8004064:	b2db      	uxtb	r3, r3
 8004066:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004070:	2b00      	cmp	r3, #0
 8004072:	d105      	bne.n	8004080 <HAL_ADC_ConfigChannel+0x330>
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	0e9b      	lsrs	r3, r3, #26
 800407a:	f003 031f 	and.w	r3, r3, #31
 800407e:	e014      	b.n	80040aa <HAL_ADC_ConfigChannel+0x35a>
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004086:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004088:	fa93 f3a3 	rbit	r3, r3
 800408c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800408e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004090:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8004094:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004098:	2b00      	cmp	r3, #0
 800409a:	d101      	bne.n	80040a0 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 800409c:	2320      	movs	r3, #32
 800409e:	e004      	b.n	80040aa <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80040a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80040a4:	fab3 f383 	clz	r3, r3
 80040a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d106      	bne.n	80040bc <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	2200      	movs	r2, #0
 80040b4:	2102      	movs	r1, #2
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7fe fe66 	bl	8002d88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2103      	movs	r1, #3
 80040c2:	4618      	mov	r0, r3
 80040c4:	f7fe fe4a 	bl	8002d5c <LL_ADC_GetOffsetChannel>
 80040c8:	4603      	mov	r3, r0
 80040ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d10a      	bne.n	80040e8 <HAL_ADC_ConfigChannel+0x398>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	2103      	movs	r1, #3
 80040d8:	4618      	mov	r0, r3
 80040da:	f7fe fe3f 	bl	8002d5c <LL_ADC_GetOffsetChannel>
 80040de:	4603      	mov	r3, r0
 80040e0:	0e9b      	lsrs	r3, r3, #26
 80040e2:	f003 021f 	and.w	r2, r3, #31
 80040e6:	e017      	b.n	8004118 <HAL_ADC_ConfigChannel+0x3c8>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	2103      	movs	r1, #3
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7fe fe34 	bl	8002d5c <LL_ADC_GetOffsetChannel>
 80040f4:	4603      	mov	r3, r0
 80040f6:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80040fa:	fa93 f3a3 	rbit	r3, r3
 80040fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004100:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004102:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8004104:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004106:	2b00      	cmp	r3, #0
 8004108:	d101      	bne.n	800410e <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800410a:	2320      	movs	r3, #32
 800410c:	e003      	b.n	8004116 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800410e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004110:	fab3 f383 	clz	r3, r3
 8004114:	b2db      	uxtb	r3, r3
 8004116:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004120:	2b00      	cmp	r3, #0
 8004122:	d105      	bne.n	8004130 <HAL_ADC_ConfigChannel+0x3e0>
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	0e9b      	lsrs	r3, r3, #26
 800412a:	f003 031f 	and.w	r3, r3, #31
 800412e:	e011      	b.n	8004154 <HAL_ADC_ConfigChannel+0x404>
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004136:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004138:	fa93 f3a3 	rbit	r3, r3
 800413c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800413e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004140:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8004142:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004144:	2b00      	cmp	r3, #0
 8004146:	d101      	bne.n	800414c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8004148:	2320      	movs	r3, #32
 800414a:	e003      	b.n	8004154 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800414c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800414e:	fab3 f383 	clz	r3, r3
 8004152:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004154:	429a      	cmp	r2, r3
 8004156:	d106      	bne.n	8004166 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	2200      	movs	r2, #0
 800415e:	2103      	movs	r1, #3
 8004160:	4618      	mov	r0, r3
 8004162:	f7fe fe11 	bl	8002d88 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4618      	mov	r0, r3
 800416c:	f7fe ff5a 	bl	8003024 <LL_ADC_IsEnabled>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	f040 8140 	bne.w	80043f8 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6818      	ldr	r0, [r3, #0]
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	6819      	ldr	r1, [r3, #0]
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	461a      	mov	r2, r3
 8004186:	f7fe fe97 	bl	8002eb8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	68db      	ldr	r3, [r3, #12]
 800418e:	4a8f      	ldr	r2, [pc, #572]	@ (80043cc <HAL_ADC_ConfigChannel+0x67c>)
 8004190:	4293      	cmp	r3, r2
 8004192:	f040 8131 	bne.w	80043f8 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d10b      	bne.n	80041be <HAL_ADC_ConfigChannel+0x46e>
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	0e9b      	lsrs	r3, r3, #26
 80041ac:	3301      	adds	r3, #1
 80041ae:	f003 031f 	and.w	r3, r3, #31
 80041b2:	2b09      	cmp	r3, #9
 80041b4:	bf94      	ite	ls
 80041b6:	2301      	movls	r3, #1
 80041b8:	2300      	movhi	r3, #0
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	e019      	b.n	80041f2 <HAL_ADC_ConfigChannel+0x4a2>
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80041c6:	fa93 f3a3 	rbit	r3, r3
 80041ca:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80041cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80041d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d101      	bne.n	80041da <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 80041d6:	2320      	movs	r3, #32
 80041d8:	e003      	b.n	80041e2 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80041da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041dc:	fab3 f383 	clz	r3, r3
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	3301      	adds	r3, #1
 80041e4:	f003 031f 	and.w	r3, r3, #31
 80041e8:	2b09      	cmp	r3, #9
 80041ea:	bf94      	ite	ls
 80041ec:	2301      	movls	r3, #1
 80041ee:	2300      	movhi	r3, #0
 80041f0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d079      	beq.n	80042ea <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d107      	bne.n	8004212 <HAL_ADC_ConfigChannel+0x4c2>
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	0e9b      	lsrs	r3, r3, #26
 8004208:	3301      	adds	r3, #1
 800420a:	069b      	lsls	r3, r3, #26
 800420c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004210:	e015      	b.n	800423e <HAL_ADC_ConfigChannel+0x4ee>
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004218:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800421a:	fa93 f3a3 	rbit	r3, r3
 800421e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8004220:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004222:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8004224:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004226:	2b00      	cmp	r3, #0
 8004228:	d101      	bne.n	800422e <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800422a:	2320      	movs	r3, #32
 800422c:	e003      	b.n	8004236 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800422e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004230:	fab3 f383 	clz	r3, r3
 8004234:	b2db      	uxtb	r3, r3
 8004236:	3301      	adds	r3, #1
 8004238:	069b      	lsls	r3, r3, #26
 800423a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004246:	2b00      	cmp	r3, #0
 8004248:	d109      	bne.n	800425e <HAL_ADC_ConfigChannel+0x50e>
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	0e9b      	lsrs	r3, r3, #26
 8004250:	3301      	adds	r3, #1
 8004252:	f003 031f 	and.w	r3, r3, #31
 8004256:	2101      	movs	r1, #1
 8004258:	fa01 f303 	lsl.w	r3, r1, r3
 800425c:	e017      	b.n	800428e <HAL_ADC_ConfigChannel+0x53e>
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004264:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004266:	fa93 f3a3 	rbit	r3, r3
 800426a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800426c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800426e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004270:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004272:	2b00      	cmp	r3, #0
 8004274:	d101      	bne.n	800427a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8004276:	2320      	movs	r3, #32
 8004278:	e003      	b.n	8004282 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800427a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800427c:	fab3 f383 	clz	r3, r3
 8004280:	b2db      	uxtb	r3, r3
 8004282:	3301      	adds	r3, #1
 8004284:	f003 031f 	and.w	r3, r3, #31
 8004288:	2101      	movs	r1, #1
 800428a:	fa01 f303 	lsl.w	r3, r1, r3
 800428e:	ea42 0103 	orr.w	r1, r2, r3
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800429a:	2b00      	cmp	r3, #0
 800429c:	d10a      	bne.n	80042b4 <HAL_ADC_ConfigChannel+0x564>
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	0e9b      	lsrs	r3, r3, #26
 80042a4:	3301      	adds	r3, #1
 80042a6:	f003 021f 	and.w	r2, r3, #31
 80042aa:	4613      	mov	r3, r2
 80042ac:	005b      	lsls	r3, r3, #1
 80042ae:	4413      	add	r3, r2
 80042b0:	051b      	lsls	r3, r3, #20
 80042b2:	e018      	b.n	80042e6 <HAL_ADC_ConfigChannel+0x596>
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042bc:	fa93 f3a3 	rbit	r3, r3
 80042c0:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80042c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80042c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d101      	bne.n	80042d0 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80042cc:	2320      	movs	r3, #32
 80042ce:	e003      	b.n	80042d8 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80042d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042d2:	fab3 f383 	clz	r3, r3
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	3301      	adds	r3, #1
 80042da:	f003 021f 	and.w	r2, r3, #31
 80042de:	4613      	mov	r3, r2
 80042e0:	005b      	lsls	r3, r3, #1
 80042e2:	4413      	add	r3, r2
 80042e4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042e6:	430b      	orrs	r3, r1
 80042e8:	e081      	b.n	80043ee <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d107      	bne.n	8004306 <HAL_ADC_ConfigChannel+0x5b6>
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	0e9b      	lsrs	r3, r3, #26
 80042fc:	3301      	adds	r3, #1
 80042fe:	069b      	lsls	r3, r3, #26
 8004300:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004304:	e015      	b.n	8004332 <HAL_ADC_ConfigChannel+0x5e2>
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800430c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800430e:	fa93 f3a3 	rbit	r3, r3
 8004312:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004316:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8004318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800431a:	2b00      	cmp	r3, #0
 800431c:	d101      	bne.n	8004322 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800431e:	2320      	movs	r3, #32
 8004320:	e003      	b.n	800432a <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8004322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004324:	fab3 f383 	clz	r3, r3
 8004328:	b2db      	uxtb	r3, r3
 800432a:	3301      	adds	r3, #1
 800432c:	069b      	lsls	r3, r3, #26
 800432e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800433a:	2b00      	cmp	r3, #0
 800433c:	d109      	bne.n	8004352 <HAL_ADC_ConfigChannel+0x602>
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	0e9b      	lsrs	r3, r3, #26
 8004344:	3301      	adds	r3, #1
 8004346:	f003 031f 	and.w	r3, r3, #31
 800434a:	2101      	movs	r1, #1
 800434c:	fa01 f303 	lsl.w	r3, r1, r3
 8004350:	e017      	b.n	8004382 <HAL_ADC_ConfigChannel+0x632>
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	fa93 f3a3 	rbit	r3, r3
 800435e:	61bb      	str	r3, [r7, #24]
  return result;
 8004360:	69bb      	ldr	r3, [r7, #24]
 8004362:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004364:	6a3b      	ldr	r3, [r7, #32]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d101      	bne.n	800436e <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800436a:	2320      	movs	r3, #32
 800436c:	e003      	b.n	8004376 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800436e:	6a3b      	ldr	r3, [r7, #32]
 8004370:	fab3 f383 	clz	r3, r3
 8004374:	b2db      	uxtb	r3, r3
 8004376:	3301      	adds	r3, #1
 8004378:	f003 031f 	and.w	r3, r3, #31
 800437c:	2101      	movs	r1, #1
 800437e:	fa01 f303 	lsl.w	r3, r1, r3
 8004382:	ea42 0103 	orr.w	r1, r2, r3
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800438e:	2b00      	cmp	r3, #0
 8004390:	d10d      	bne.n	80043ae <HAL_ADC_ConfigChannel+0x65e>
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	0e9b      	lsrs	r3, r3, #26
 8004398:	3301      	adds	r3, #1
 800439a:	f003 021f 	and.w	r2, r3, #31
 800439e:	4613      	mov	r3, r2
 80043a0:	005b      	lsls	r3, r3, #1
 80043a2:	4413      	add	r3, r2
 80043a4:	3b1e      	subs	r3, #30
 80043a6:	051b      	lsls	r3, r3, #20
 80043a8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80043ac:	e01e      	b.n	80043ec <HAL_ADC_ConfigChannel+0x69c>
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	fa93 f3a3 	rbit	r3, r3
 80043ba:	60fb      	str	r3, [r7, #12]
  return result;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d104      	bne.n	80043d0 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80043c6:	2320      	movs	r3, #32
 80043c8:	e006      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x688>
 80043ca:	bf00      	nop
 80043cc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	fab3 f383 	clz	r3, r3
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	3301      	adds	r3, #1
 80043da:	f003 021f 	and.w	r2, r3, #31
 80043de:	4613      	mov	r3, r2
 80043e0:	005b      	lsls	r3, r3, #1
 80043e2:	4413      	add	r3, r2
 80043e4:	3b1e      	subs	r3, #30
 80043e6:	051b      	lsls	r3, r3, #20
 80043e8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80043ec:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80043ee:	683a      	ldr	r2, [r7, #0]
 80043f0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80043f2:	4619      	mov	r1, r3
 80043f4:	f7fe fd35 	bl	8002e62 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	4b44      	ldr	r3, [pc, #272]	@ (8004510 <HAL_ADC_ConfigChannel+0x7c0>)
 80043fe:	4013      	ands	r3, r2
 8004400:	2b00      	cmp	r3, #0
 8004402:	d07a      	beq.n	80044fa <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004404:	4843      	ldr	r0, [pc, #268]	@ (8004514 <HAL_ADC_ConfigChannel+0x7c4>)
 8004406:	f7fe fc77 	bl	8002cf8 <LL_ADC_GetCommonPathInternalCh>
 800440a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a41      	ldr	r2, [pc, #260]	@ (8004518 <HAL_ADC_ConfigChannel+0x7c8>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d12c      	bne.n	8004472 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004418:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800441c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d126      	bne.n	8004472 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a3c      	ldr	r2, [pc, #240]	@ (800451c <HAL_ADC_ConfigChannel+0x7cc>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d004      	beq.n	8004438 <HAL_ADC_ConfigChannel+0x6e8>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a3b      	ldr	r2, [pc, #236]	@ (8004520 <HAL_ADC_ConfigChannel+0x7d0>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d15d      	bne.n	80044f4 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004438:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800443c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004440:	4619      	mov	r1, r3
 8004442:	4834      	ldr	r0, [pc, #208]	@ (8004514 <HAL_ADC_ConfigChannel+0x7c4>)
 8004444:	f7fe fc45 	bl	8002cd2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004448:	4b36      	ldr	r3, [pc, #216]	@ (8004524 <HAL_ADC_ConfigChannel+0x7d4>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	099b      	lsrs	r3, r3, #6
 800444e:	4a36      	ldr	r2, [pc, #216]	@ (8004528 <HAL_ADC_ConfigChannel+0x7d8>)
 8004450:	fba2 2303 	umull	r2, r3, r2, r3
 8004454:	099b      	lsrs	r3, r3, #6
 8004456:	1c5a      	adds	r2, r3, #1
 8004458:	4613      	mov	r3, r2
 800445a:	005b      	lsls	r3, r3, #1
 800445c:	4413      	add	r3, r2
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004462:	e002      	b.n	800446a <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	3b01      	subs	r3, #1
 8004468:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d1f9      	bne.n	8004464 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004470:	e040      	b.n	80044f4 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a2d      	ldr	r2, [pc, #180]	@ (800452c <HAL_ADC_ConfigChannel+0x7dc>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d118      	bne.n	80044ae <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800447c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004480:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d112      	bne.n	80044ae <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a23      	ldr	r2, [pc, #140]	@ (800451c <HAL_ADC_ConfigChannel+0x7cc>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d004      	beq.n	800449c <HAL_ADC_ConfigChannel+0x74c>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a22      	ldr	r2, [pc, #136]	@ (8004520 <HAL_ADC_ConfigChannel+0x7d0>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d12d      	bne.n	80044f8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800449c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80044a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044a4:	4619      	mov	r1, r3
 80044a6:	481b      	ldr	r0, [pc, #108]	@ (8004514 <HAL_ADC_ConfigChannel+0x7c4>)
 80044a8:	f7fe fc13 	bl	8002cd2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80044ac:	e024      	b.n	80044f8 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a1f      	ldr	r2, [pc, #124]	@ (8004530 <HAL_ADC_ConfigChannel+0x7e0>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d120      	bne.n	80044fa <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80044b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80044bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d11a      	bne.n	80044fa <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a14      	ldr	r2, [pc, #80]	@ (800451c <HAL_ADC_ConfigChannel+0x7cc>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d115      	bne.n	80044fa <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80044d2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80044d6:	4619      	mov	r1, r3
 80044d8:	480e      	ldr	r0, [pc, #56]	@ (8004514 <HAL_ADC_ConfigChannel+0x7c4>)
 80044da:	f7fe fbfa 	bl	8002cd2 <LL_ADC_SetCommonPathInternalCh>
 80044de:	e00c      	b.n	80044fa <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044e4:	f043 0220 	orr.w	r2, r3, #32
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80044f2:	e002      	b.n	80044fa <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80044f4:	bf00      	nop
 80044f6:	e000      	b.n	80044fa <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80044f8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004502:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004506:	4618      	mov	r0, r3
 8004508:	37d8      	adds	r7, #216	@ 0xd8
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	80080000 	.word	0x80080000
 8004514:	50040300 	.word	0x50040300
 8004518:	c7520000 	.word	0xc7520000
 800451c:	50040000 	.word	0x50040000
 8004520:	50040200 	.word	0x50040200
 8004524:	20000004 	.word	0x20000004
 8004528:	053e2d63 	.word	0x053e2d63
 800452c:	cb840000 	.word	0xcb840000
 8004530:	80000001 	.word	0x80000001

08004534 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b088      	sub	sp, #32
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800453e:	2300      	movs	r3, #0
 8004540:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4618      	mov	r0, r3
 800454c:	f7fe fdb8 	bl	80030c0 <LL_ADC_REG_IsConversionOngoing>
 8004550:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4618      	mov	r0, r3
 8004558:	f7fe fdd9 	bl	800310e <LL_ADC_INJ_IsConversionOngoing>
 800455c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d103      	bne.n	800456c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2b00      	cmp	r3, #0
 8004568:	f000 8098 	beq.w	800469c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004576:	2b00      	cmp	r3, #0
 8004578:	d02a      	beq.n	80045d0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	7e5b      	ldrb	r3, [r3, #25]
 800457e:	2b01      	cmp	r3, #1
 8004580:	d126      	bne.n	80045d0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	7e1b      	ldrb	r3, [r3, #24]
 8004586:	2b01      	cmp	r3, #1
 8004588:	d122      	bne.n	80045d0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800458a:	2301      	movs	r3, #1
 800458c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800458e:	e014      	b.n	80045ba <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004590:	69fb      	ldr	r3, [r7, #28]
 8004592:	4a45      	ldr	r2, [pc, #276]	@ (80046a8 <ADC_ConversionStop+0x174>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d90d      	bls.n	80045b4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800459c:	f043 0210 	orr.w	r2, r3, #16
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045a8:	f043 0201 	orr.w	r2, r3, #1
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e074      	b.n	800469e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	3301      	adds	r3, #1
 80045b8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045c4:	2b40      	cmp	r3, #64	@ 0x40
 80045c6:	d1e3      	bne.n	8004590 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	2240      	movs	r2, #64	@ 0x40
 80045ce:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80045d0:	69bb      	ldr	r3, [r7, #24]
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d014      	beq.n	8004600 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4618      	mov	r0, r3
 80045dc:	f7fe fd70 	bl	80030c0 <LL_ADC_REG_IsConversionOngoing>
 80045e0:	4603      	mov	r3, r0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d00c      	beq.n	8004600 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4618      	mov	r0, r3
 80045ec:	f7fe fd2d 	bl	800304a <LL_ADC_IsDisableOngoing>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d104      	bne.n	8004600 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4618      	mov	r0, r3
 80045fc:	f7fe fd4c 	bl	8003098 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004600:	69bb      	ldr	r3, [r7, #24]
 8004602:	2b01      	cmp	r3, #1
 8004604:	d014      	beq.n	8004630 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4618      	mov	r0, r3
 800460c:	f7fe fd7f 	bl	800310e <LL_ADC_INJ_IsConversionOngoing>
 8004610:	4603      	mov	r3, r0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d00c      	beq.n	8004630 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4618      	mov	r0, r3
 800461c:	f7fe fd15 	bl	800304a <LL_ADC_IsDisableOngoing>
 8004620:	4603      	mov	r3, r0
 8004622:	2b00      	cmp	r3, #0
 8004624:	d104      	bne.n	8004630 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4618      	mov	r0, r3
 800462c:	f7fe fd5b 	bl	80030e6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	2b02      	cmp	r3, #2
 8004634:	d005      	beq.n	8004642 <ADC_ConversionStop+0x10e>
 8004636:	69bb      	ldr	r3, [r7, #24]
 8004638:	2b03      	cmp	r3, #3
 800463a:	d105      	bne.n	8004648 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800463c:	230c      	movs	r3, #12
 800463e:	617b      	str	r3, [r7, #20]
        break;
 8004640:	e005      	b.n	800464e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004642:	2308      	movs	r3, #8
 8004644:	617b      	str	r3, [r7, #20]
        break;
 8004646:	e002      	b.n	800464e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004648:	2304      	movs	r3, #4
 800464a:	617b      	str	r3, [r7, #20]
        break;
 800464c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800464e:	f7fe fafd 	bl	8002c4c <HAL_GetTick>
 8004652:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004654:	e01b      	b.n	800468e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004656:	f7fe faf9 	bl	8002c4c <HAL_GetTick>
 800465a:	4602      	mov	r2, r0
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	2b05      	cmp	r3, #5
 8004662:	d914      	bls.n	800468e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	689a      	ldr	r2, [r3, #8]
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	4013      	ands	r3, r2
 800466e:	2b00      	cmp	r3, #0
 8004670:	d00d      	beq.n	800468e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004676:	f043 0210 	orr.w	r2, r3, #16
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004682:	f043 0201 	orr.w	r2, r3, #1
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e007      	b.n	800469e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	689a      	ldr	r2, [r3, #8]
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	4013      	ands	r3, r2
 8004698:	2b00      	cmp	r3, #0
 800469a:	d1dc      	bne.n	8004656 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3720      	adds	r7, #32
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	a33fffff 	.word	0xa33fffff

080046ac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80046b4:	2300      	movs	r3, #0
 80046b6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4618      	mov	r0, r3
 80046be:	f7fe fcb1 	bl	8003024 <LL_ADC_IsEnabled>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d169      	bne.n	800479c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	689a      	ldr	r2, [r3, #8]
 80046ce:	4b36      	ldr	r3, [pc, #216]	@ (80047a8 <ADC_Enable+0xfc>)
 80046d0:	4013      	ands	r3, r2
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00d      	beq.n	80046f2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046da:	f043 0210 	orr.w	r2, r3, #16
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046e6:	f043 0201 	orr.w	r2, r3, #1
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	e055      	b.n	800479e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4618      	mov	r0, r3
 80046f8:	f7fe fc6c 	bl	8002fd4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80046fc:	482b      	ldr	r0, [pc, #172]	@ (80047ac <ADC_Enable+0x100>)
 80046fe:	f7fe fafb 	bl	8002cf8 <LL_ADC_GetCommonPathInternalCh>
 8004702:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004704:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004708:	2b00      	cmp	r3, #0
 800470a:	d013      	beq.n	8004734 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800470c:	4b28      	ldr	r3, [pc, #160]	@ (80047b0 <ADC_Enable+0x104>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	099b      	lsrs	r3, r3, #6
 8004712:	4a28      	ldr	r2, [pc, #160]	@ (80047b4 <ADC_Enable+0x108>)
 8004714:	fba2 2303 	umull	r2, r3, r2, r3
 8004718:	099b      	lsrs	r3, r3, #6
 800471a:	1c5a      	adds	r2, r3, #1
 800471c:	4613      	mov	r3, r2
 800471e:	005b      	lsls	r3, r3, #1
 8004720:	4413      	add	r3, r2
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004726:	e002      	b.n	800472e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	3b01      	subs	r3, #1
 800472c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d1f9      	bne.n	8004728 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004734:	f7fe fa8a 	bl	8002c4c <HAL_GetTick>
 8004738:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800473a:	e028      	b.n	800478e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4618      	mov	r0, r3
 8004742:	f7fe fc6f 	bl	8003024 <LL_ADC_IsEnabled>
 8004746:	4603      	mov	r3, r0
 8004748:	2b00      	cmp	r3, #0
 800474a:	d104      	bne.n	8004756 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4618      	mov	r0, r3
 8004752:	f7fe fc3f 	bl	8002fd4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004756:	f7fe fa79 	bl	8002c4c <HAL_GetTick>
 800475a:	4602      	mov	r2, r0
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	2b02      	cmp	r3, #2
 8004762:	d914      	bls.n	800478e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 0301 	and.w	r3, r3, #1
 800476e:	2b01      	cmp	r3, #1
 8004770:	d00d      	beq.n	800478e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004776:	f043 0210 	orr.w	r2, r3, #16
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004782:	f043 0201 	orr.w	r2, r3, #1
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e007      	b.n	800479e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 0301 	and.w	r3, r3, #1
 8004798:	2b01      	cmp	r3, #1
 800479a:	d1cf      	bne.n	800473c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800479c:	2300      	movs	r3, #0
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3710      	adds	r7, #16
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	8000003f 	.word	0x8000003f
 80047ac:	50040300 	.word	0x50040300
 80047b0:	20000004 	.word	0x20000004
 80047b4:	053e2d63 	.word	0x053e2d63

080047b8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4618      	mov	r0, r3
 80047c6:	f7fe fc40 	bl	800304a <LL_ADC_IsDisableOngoing>
 80047ca:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4618      	mov	r0, r3
 80047d2:	f7fe fc27 	bl	8003024 <LL_ADC_IsEnabled>
 80047d6:	4603      	mov	r3, r0
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d047      	beq.n	800486c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d144      	bne.n	800486c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f003 030d 	and.w	r3, r3, #13
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d10c      	bne.n	800480a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4618      	mov	r0, r3
 80047f6:	f7fe fc01 	bl	8002ffc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2203      	movs	r2, #3
 8004800:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004802:	f7fe fa23 	bl	8002c4c <HAL_GetTick>
 8004806:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004808:	e029      	b.n	800485e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800480e:	f043 0210 	orr.w	r2, r3, #16
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800481a:	f043 0201 	orr.w	r2, r3, #1
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e023      	b.n	800486e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004826:	f7fe fa11 	bl	8002c4c <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	2b02      	cmp	r3, #2
 8004832:	d914      	bls.n	800485e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	f003 0301 	and.w	r3, r3, #1
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00d      	beq.n	800485e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004846:	f043 0210 	orr.w	r2, r3, #16
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004852:	f043 0201 	orr.w	r2, r3, #1
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e007      	b.n	800486e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f003 0301 	and.w	r3, r3, #1
 8004868:	2b00      	cmp	r3, #0
 800486a:	d1dc      	bne.n	8004826 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800486c:	2300      	movs	r3, #0
}
 800486e:	4618      	mov	r0, r3
 8004870:	3710      	adds	r7, #16
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}

08004876 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004876:	b580      	push	{r7, lr}
 8004878:	b084      	sub	sp, #16
 800487a:	af00      	add	r7, sp, #0
 800487c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004882:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004888:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800488c:	2b00      	cmp	r3, #0
 800488e:	d14b      	bne.n	8004928 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004894:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0308 	and.w	r3, r3, #8
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d021      	beq.n	80048ee <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4618      	mov	r0, r3
 80048b0:	f7fe fa85 	bl	8002dbe <LL_ADC_REG_IsTriggerSourceSWStart>
 80048b4:	4603      	mov	r3, r0
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d032      	beq.n	8004920 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d12b      	bne.n	8004920 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d11f      	bne.n	8004920 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048e4:	f043 0201 	orr.w	r2, r3, #1
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	655a      	str	r2, [r3, #84]	@ 0x54
 80048ec:	e018      	b.n	8004920 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	f003 0302 	and.w	r3, r3, #2
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d111      	bne.n	8004920 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004900:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800490c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004910:	2b00      	cmp	r3, #0
 8004912:	d105      	bne.n	8004920 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004918:	f043 0201 	orr.w	r2, r3, #1
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004920:	68f8      	ldr	r0, [r7, #12]
 8004922:	f7fc fea1 	bl	8001668 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004926:	e00e      	b.n	8004946 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800492c:	f003 0310 	and.w	r3, r3, #16
 8004930:	2b00      	cmp	r3, #0
 8004932:	d003      	beq.n	800493c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004934:	68f8      	ldr	r0, [r7, #12]
 8004936:	f7ff fa01 	bl	8003d3c <HAL_ADC_ErrorCallback>
}
 800493a:	e004      	b.n	8004946 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	4798      	blx	r3
}
 8004946:	bf00      	nop
 8004948:	3710      	adds	r7, #16
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}

0800494e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800494e:	b580      	push	{r7, lr}
 8004950:	b084      	sub	sp, #16
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800495a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f7fc fe53 	bl	8001608 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004962:	bf00      	nop
 8004964:	3710      	adds	r7, #16
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}

0800496a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800496a:	b580      	push	{r7, lr}
 800496c:	b084      	sub	sp, #16
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004976:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800497c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004988:	f043 0204 	orr.w	r2, r3, #4
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004990:	68f8      	ldr	r0, [r7, #12]
 8004992:	f7ff f9d3 	bl	8003d3c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004996:	bf00      	nop
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}

0800499e <LL_ADC_IsEnabled>:
{
 800499e:	b480      	push	{r7}
 80049a0:	b083      	sub	sp, #12
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d101      	bne.n	80049b6 <LL_ADC_IsEnabled+0x18>
 80049b2:	2301      	movs	r3, #1
 80049b4:	e000      	b.n	80049b8 <LL_ADC_IsEnabled+0x1a>
 80049b6:	2300      	movs	r3, #0
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	370c      	adds	r7, #12
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <LL_ADC_StartCalibration>:
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80049d6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80049da:	683a      	ldr	r2, [r7, #0]
 80049dc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80049e0:	4313      	orrs	r3, r2
 80049e2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	609a      	str	r2, [r3, #8]
}
 80049ea:	bf00      	nop
 80049ec:	370c      	adds	r7, #12
 80049ee:	46bd      	mov	sp, r7
 80049f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f4:	4770      	bx	lr

080049f6 <LL_ADC_IsCalibrationOnGoing>:
{
 80049f6:	b480      	push	{r7}
 80049f8:	b083      	sub	sp, #12
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004a06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004a0a:	d101      	bne.n	8004a10 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e000      	b.n	8004a12 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	370c      	adds	r7, #12
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr

08004a1e <LL_ADC_REG_IsConversionOngoing>:
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b083      	sub	sp, #12
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	f003 0304 	and.w	r3, r3, #4
 8004a2e:	2b04      	cmp	r3, #4
 8004a30:	d101      	bne.n	8004a36 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004a32:	2301      	movs	r3, #1
 8004a34:	e000      	b.n	8004a38 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004a36:	2300      	movs	r3, #0
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	370c      	adds	r7, #12
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr

08004a44 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d101      	bne.n	8004a60 <HAL_ADCEx_Calibration_Start+0x1c>
 8004a5c:	2302      	movs	r3, #2
 8004a5e:	e04d      	b.n	8004afc <HAL_ADCEx_Calibration_Start+0xb8>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f7ff fea5 	bl	80047b8 <ADC_Disable>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004a72:	7bfb      	ldrb	r3, [r7, #15]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d136      	bne.n	8004ae6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a7c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004a80:	f023 0302 	bic.w	r3, r3, #2
 8004a84:	f043 0202 	orr.w	r2, r3, #2
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	6839      	ldr	r1, [r7, #0]
 8004a92:	4618      	mov	r0, r3
 8004a94:	f7ff ff96 	bl	80049c4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004a98:	e014      	b.n	8004ac4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8004aa6:	d30d      	bcc.n	8004ac4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aac:	f023 0312 	bic.w	r3, r3, #18
 8004ab0:	f043 0210 	orr.w	r2, r3, #16
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e01b      	b.n	8004afc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f7ff ff94 	bl	80049f6 <LL_ADC_IsCalibrationOnGoing>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d1e2      	bne.n	8004a9a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ad8:	f023 0303 	bic.w	r3, r3, #3
 8004adc:	f043 0201 	orr.w	r2, r3, #1
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	655a      	str	r2, [r3, #84]	@ 0x54
 8004ae4:	e005      	b.n	8004af2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aea:	f043 0210 	orr.w	r2, r3, #16
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004afa:	7bfb      	ldrb	r3, [r7, #15]
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3710      	adds	r7, #16
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b083      	sub	sp, #12
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004b0c:	bf00      	nop
 8004b0e:	370c      	adds	r7, #12
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr

08004b18 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004b20:	bf00      	nop
 8004b22:	370c      	adds	r7, #12
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr

08004b2c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004b34:	bf00      	nop
 8004b36:	370c      	adds	r7, #12
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr

08004b40 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b083      	sub	sp, #12
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004b48:	bf00      	nop
 8004b4a:	370c      	adds	r7, #12
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004b5c:	bf00      	nop
 8004b5e:	370c      	adds	r7, #12
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr

08004b68 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004b68:	b590      	push	{r4, r7, lr}
 8004b6a:	b09f      	sub	sp, #124	@ 0x7c
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
 8004b70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b72:	2300      	movs	r3, #0
 8004b74:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d101      	bne.n	8004b86 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004b82:	2302      	movs	r3, #2
 8004b84:	e093      	b.n	8004cae <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004b8e:	2300      	movs	r3, #0
 8004b90:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004b92:	2300      	movs	r3, #0
 8004b94:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a47      	ldr	r2, [pc, #284]	@ (8004cb8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d102      	bne.n	8004ba6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004ba0:	4b46      	ldr	r3, [pc, #280]	@ (8004cbc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004ba2:	60bb      	str	r3, [r7, #8]
 8004ba4:	e001      	b.n	8004baa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d10b      	bne.n	8004bc8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bb4:	f043 0220 	orr.w	r2, r3, #32
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e072      	b.n	8004cae <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f7ff ff27 	bl	8004a1e <LL_ADC_REG_IsConversionOngoing>
 8004bd0:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f7ff ff21 	bl	8004a1e <LL_ADC_REG_IsConversionOngoing>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d154      	bne.n	8004c8c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004be2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d151      	bne.n	8004c8c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004be8:	4b35      	ldr	r3, [pc, #212]	@ (8004cc0 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8004bea:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d02c      	beq.n	8004c4e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004bf4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	6859      	ldr	r1, [r3, #4]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004c06:	035b      	lsls	r3, r3, #13
 8004c08:	430b      	orrs	r3, r1
 8004c0a:	431a      	orrs	r2, r3
 8004c0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c0e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c10:	4829      	ldr	r0, [pc, #164]	@ (8004cb8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004c12:	f7ff fec4 	bl	800499e <LL_ADC_IsEnabled>
 8004c16:	4604      	mov	r4, r0
 8004c18:	4828      	ldr	r0, [pc, #160]	@ (8004cbc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004c1a:	f7ff fec0 	bl	800499e <LL_ADC_IsEnabled>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	431c      	orrs	r4, r3
 8004c22:	4828      	ldr	r0, [pc, #160]	@ (8004cc4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8004c24:	f7ff febb 	bl	800499e <LL_ADC_IsEnabled>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	4323      	orrs	r3, r4
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d137      	bne.n	8004ca0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004c30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004c38:	f023 030f 	bic.w	r3, r3, #15
 8004c3c:	683a      	ldr	r2, [r7, #0]
 8004c3e:	6811      	ldr	r1, [r2, #0]
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	6892      	ldr	r2, [r2, #8]
 8004c44:	430a      	orrs	r2, r1
 8004c46:	431a      	orrs	r2, r3
 8004c48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c4a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004c4c:	e028      	b.n	8004ca0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004c4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004c56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c58:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c5a:	4817      	ldr	r0, [pc, #92]	@ (8004cb8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004c5c:	f7ff fe9f 	bl	800499e <LL_ADC_IsEnabled>
 8004c60:	4604      	mov	r4, r0
 8004c62:	4816      	ldr	r0, [pc, #88]	@ (8004cbc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004c64:	f7ff fe9b 	bl	800499e <LL_ADC_IsEnabled>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	431c      	orrs	r4, r3
 8004c6c:	4815      	ldr	r0, [pc, #84]	@ (8004cc4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8004c6e:	f7ff fe96 	bl	800499e <LL_ADC_IsEnabled>
 8004c72:	4603      	mov	r3, r0
 8004c74:	4323      	orrs	r3, r4
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d112      	bne.n	8004ca0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004c7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004c82:	f023 030f 	bic.w	r3, r3, #15
 8004c86:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004c88:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004c8a:	e009      	b.n	8004ca0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c90:	f043 0220 	orr.w	r2, r3, #32
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8004c9e:	e000      	b.n	8004ca2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004ca0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004caa:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	377c      	adds	r7, #124	@ 0x7c
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd90      	pop	{r4, r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	50040000 	.word	0x50040000
 8004cbc:	50040100 	.word	0x50040100
 8004cc0:	50040300 	.word	0x50040300
 8004cc4:	50040200 	.word	0x50040200

08004cc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b085      	sub	sp, #20
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	f003 0307 	and.w	r3, r3, #7
 8004cd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8004d0c <__NVIC_SetPriorityGrouping+0x44>)
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004cde:	68ba      	ldr	r2, [r7, #8]
 8004ce0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004cf0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004cf4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004cf8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004cfa:	4a04      	ldr	r2, [pc, #16]	@ (8004d0c <__NVIC_SetPriorityGrouping+0x44>)
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	60d3      	str	r3, [r2, #12]
}
 8004d00:	bf00      	nop
 8004d02:	3714      	adds	r7, #20
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr
 8004d0c:	e000ed00 	.word	0xe000ed00

08004d10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d10:	b480      	push	{r7}
 8004d12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d14:	4b04      	ldr	r3, [pc, #16]	@ (8004d28 <__NVIC_GetPriorityGrouping+0x18>)
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	0a1b      	lsrs	r3, r3, #8
 8004d1a:	f003 0307 	and.w	r3, r3, #7
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	46bd      	mov	sp, r7
 8004d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d26:	4770      	bx	lr
 8004d28:	e000ed00 	.word	0xe000ed00

08004d2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	4603      	mov	r3, r0
 8004d34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	db0b      	blt.n	8004d56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d3e:	79fb      	ldrb	r3, [r7, #7]
 8004d40:	f003 021f 	and.w	r2, r3, #31
 8004d44:	4907      	ldr	r1, [pc, #28]	@ (8004d64 <__NVIC_EnableIRQ+0x38>)
 8004d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d4a:	095b      	lsrs	r3, r3, #5
 8004d4c:	2001      	movs	r0, #1
 8004d4e:	fa00 f202 	lsl.w	r2, r0, r2
 8004d52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004d56:	bf00      	nop
 8004d58:	370c      	adds	r7, #12
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr
 8004d62:	bf00      	nop
 8004d64:	e000e100 	.word	0xe000e100

08004d68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	4603      	mov	r3, r0
 8004d70:	6039      	str	r1, [r7, #0]
 8004d72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	db0a      	blt.n	8004d92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	b2da      	uxtb	r2, r3
 8004d80:	490c      	ldr	r1, [pc, #48]	@ (8004db4 <__NVIC_SetPriority+0x4c>)
 8004d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d86:	0112      	lsls	r2, r2, #4
 8004d88:	b2d2      	uxtb	r2, r2
 8004d8a:	440b      	add	r3, r1
 8004d8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004d90:	e00a      	b.n	8004da8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	b2da      	uxtb	r2, r3
 8004d96:	4908      	ldr	r1, [pc, #32]	@ (8004db8 <__NVIC_SetPriority+0x50>)
 8004d98:	79fb      	ldrb	r3, [r7, #7]
 8004d9a:	f003 030f 	and.w	r3, r3, #15
 8004d9e:	3b04      	subs	r3, #4
 8004da0:	0112      	lsls	r2, r2, #4
 8004da2:	b2d2      	uxtb	r2, r2
 8004da4:	440b      	add	r3, r1
 8004da6:	761a      	strb	r2, [r3, #24]
}
 8004da8:	bf00      	nop
 8004daa:	370c      	adds	r7, #12
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr
 8004db4:	e000e100 	.word	0xe000e100
 8004db8:	e000ed00 	.word	0xe000ed00

08004dbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b089      	sub	sp, #36	@ 0x24
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	60b9      	str	r1, [r7, #8]
 8004dc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f003 0307 	and.w	r3, r3, #7
 8004dce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004dd0:	69fb      	ldr	r3, [r7, #28]
 8004dd2:	f1c3 0307 	rsb	r3, r3, #7
 8004dd6:	2b04      	cmp	r3, #4
 8004dd8:	bf28      	it	cs
 8004dda:	2304      	movcs	r3, #4
 8004ddc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	3304      	adds	r3, #4
 8004de2:	2b06      	cmp	r3, #6
 8004de4:	d902      	bls.n	8004dec <NVIC_EncodePriority+0x30>
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	3b03      	subs	r3, #3
 8004dea:	e000      	b.n	8004dee <NVIC_EncodePriority+0x32>
 8004dec:	2300      	movs	r3, #0
 8004dee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004df0:	f04f 32ff 	mov.w	r2, #4294967295
 8004df4:	69bb      	ldr	r3, [r7, #24]
 8004df6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfa:	43da      	mvns	r2, r3
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	401a      	ands	r2, r3
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e04:	f04f 31ff 	mov.w	r1, #4294967295
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e0e:	43d9      	mvns	r1, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e14:	4313      	orrs	r3, r2
         );
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3724      	adds	r7, #36	@ 0x24
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
	...

08004e24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	3b01      	subs	r3, #1
 8004e30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e34:	d301      	bcc.n	8004e3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e36:	2301      	movs	r3, #1
 8004e38:	e00f      	b.n	8004e5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8004e64 <SysTick_Config+0x40>)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	3b01      	subs	r3, #1
 8004e40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e42:	210f      	movs	r1, #15
 8004e44:	f04f 30ff 	mov.w	r0, #4294967295
 8004e48:	f7ff ff8e 	bl	8004d68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e4c:	4b05      	ldr	r3, [pc, #20]	@ (8004e64 <SysTick_Config+0x40>)
 8004e4e:	2200      	movs	r2, #0
 8004e50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e52:	4b04      	ldr	r3, [pc, #16]	@ (8004e64 <SysTick_Config+0x40>)
 8004e54:	2207      	movs	r2, #7
 8004e56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e58:	2300      	movs	r3, #0
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3708      	adds	r7, #8
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	e000e010 	.word	0xe000e010

08004e68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f7ff ff29 	bl	8004cc8 <__NVIC_SetPriorityGrouping>
}
 8004e76:	bf00      	nop
 8004e78:	3708      	adds	r7, #8
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}

08004e7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e7e:	b580      	push	{r7, lr}
 8004e80:	b086      	sub	sp, #24
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	4603      	mov	r3, r0
 8004e86:	60b9      	str	r1, [r7, #8]
 8004e88:	607a      	str	r2, [r7, #4]
 8004e8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004e90:	f7ff ff3e 	bl	8004d10 <__NVIC_GetPriorityGrouping>
 8004e94:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	68b9      	ldr	r1, [r7, #8]
 8004e9a:	6978      	ldr	r0, [r7, #20]
 8004e9c:	f7ff ff8e 	bl	8004dbc <NVIC_EncodePriority>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ea6:	4611      	mov	r1, r2
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f7ff ff5d 	bl	8004d68 <__NVIC_SetPriority>
}
 8004eae:	bf00      	nop
 8004eb0:	3718      	adds	r7, #24
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}

08004eb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004eb6:	b580      	push	{r7, lr}
 8004eb8:	b082      	sub	sp, #8
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f7ff ff31 	bl	8004d2c <__NVIC_EnableIRQ>
}
 8004eca:	bf00      	nop
 8004ecc:	3708      	adds	r7, #8
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}

08004ed2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ed2:	b580      	push	{r7, lr}
 8004ed4:	b082      	sub	sp, #8
 8004ed6:	af00      	add	r7, sp, #0
 8004ed8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f7ff ffa2 	bl	8004e24 <SysTick_Config>
 8004ee0:	4603      	mov	r3, r0
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3708      	adds	r7, #8
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}

08004eea <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004eea:	b580      	push	{r7, lr}
 8004eec:	b082      	sub	sp, #8
 8004eee:	af00      	add	r7, sp, #0
 8004ef0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d101      	bne.n	8004efc <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e014      	b.n	8004f26 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	791b      	ldrb	r3, [r3, #4]
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d105      	bne.n	8004f12 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004f0c:	6878      	ldr	r0, [r7, #4]
 8004f0e:	f7fd fbd3 	bl	80026b8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2202      	movs	r2, #2
 8004f16:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2201      	movs	r2, #1
 8004f22:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3708      	adds	r7, #8
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}

08004f2e <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004f2e:	b480      	push	{r7}
 8004f30:	b083      	sub	sp, #12
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]
 8004f36:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	795b      	ldrb	r3, [r3, #5]
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d101      	bne.n	8004f44 <HAL_DAC_Start+0x16>
 8004f40:	2302      	movs	r3, #2
 8004f42:	e03b      	b.n	8004fbc <HAL_DAC_Start+0x8e>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2202      	movs	r2, #2
 8004f4e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	6819      	ldr	r1, [r3, #0]
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	f003 0310 	and.w	r3, r3, #16
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	409a      	lsls	r2, r3
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	430a      	orrs	r2, r1
 8004f66:	601a      	str	r2, [r3, #0]

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx                                     */

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d10f      	bne.n	8004f8e <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8004f78:	2b04      	cmp	r3, #4
 8004f7a:	d118      	bne.n	8004fae <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	685a      	ldr	r2, [r3, #4]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f042 0201 	orr.w	r2, r2, #1
 8004f8a:	605a      	str	r2, [r3, #4]
 8004f8c:	e00f      	b.n	8004fae <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8004f98:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f9c:	d107      	bne.n	8004fae <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	685a      	ldr	r2, [r3, #4]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f042 0202 	orr.w	r2, r2, #2
 8004fac:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004fba:	2300      	movs	r3, #0
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	370c      	adds	r7, #12
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b086      	sub	sp, #24
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	60f8      	str	r0, [r7, #12]
 8004fd0:	60b9      	str	r1, [r7, #8]
 8004fd2:	607a      	str	r2, [r7, #4]
 8004fd4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	795b      	ldrb	r3, [r3, #5]
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d101      	bne.n	8004fe6 <HAL_DAC_Start_DMA+0x1e>
 8004fe2:	2302      	movs	r3, #2
 8004fe4:	e0ab      	b.n	800513e <HAL_DAC_Start_DMA+0x176>
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2201      	movs	r2, #1
 8004fea:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2202      	movs	r2, #2
 8004ff0:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d12f      	bne.n	8005058 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	4a52      	ldr	r2, [pc, #328]	@ (8005148 <HAL_DAC_Start_DMA+0x180>)
 8004ffe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	4a51      	ldr	r2, [pc, #324]	@ (800514c <HAL_DAC_Start_DMA+0x184>)
 8005006:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	4a50      	ldr	r2, [pc, #320]	@ (8005150 <HAL_DAC_Start_DMA+0x188>)
 800500e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800501e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8005020:	6a3b      	ldr	r3, [r7, #32]
 8005022:	2b08      	cmp	r3, #8
 8005024:	d013      	beq.n	800504e <HAL_DAC_Start_DMA+0x86>
 8005026:	6a3b      	ldr	r3, [r7, #32]
 8005028:	2b08      	cmp	r3, #8
 800502a:	d845      	bhi.n	80050b8 <HAL_DAC_Start_DMA+0xf0>
 800502c:	6a3b      	ldr	r3, [r7, #32]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d003      	beq.n	800503a <HAL_DAC_Start_DMA+0x72>
 8005032:	6a3b      	ldr	r3, [r7, #32]
 8005034:	2b04      	cmp	r3, #4
 8005036:	d005      	beq.n	8005044 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8005038:	e03e      	b.n	80050b8 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	3308      	adds	r3, #8
 8005040:	613b      	str	r3, [r7, #16]
        break;
 8005042:	e03c      	b.n	80050be <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	330c      	adds	r3, #12
 800504a:	613b      	str	r3, [r7, #16]
        break;
 800504c:	e037      	b.n	80050be <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	3310      	adds	r3, #16
 8005054:	613b      	str	r3, [r7, #16]
        break;
 8005056:	e032      	b.n	80050be <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	4a3d      	ldr	r2, [pc, #244]	@ (8005154 <HAL_DAC_Start_DMA+0x18c>)
 800505e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	68db      	ldr	r3, [r3, #12]
 8005064:	4a3c      	ldr	r2, [pc, #240]	@ (8005158 <HAL_DAC_Start_DMA+0x190>)
 8005066:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	4a3b      	ldr	r2, [pc, #236]	@ (800515c <HAL_DAC_Start_DMA+0x194>)
 800506e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800507e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8005080:	6a3b      	ldr	r3, [r7, #32]
 8005082:	2b08      	cmp	r3, #8
 8005084:	d013      	beq.n	80050ae <HAL_DAC_Start_DMA+0xe6>
 8005086:	6a3b      	ldr	r3, [r7, #32]
 8005088:	2b08      	cmp	r3, #8
 800508a:	d817      	bhi.n	80050bc <HAL_DAC_Start_DMA+0xf4>
 800508c:	6a3b      	ldr	r3, [r7, #32]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d003      	beq.n	800509a <HAL_DAC_Start_DMA+0xd2>
 8005092:	6a3b      	ldr	r3, [r7, #32]
 8005094:	2b04      	cmp	r3, #4
 8005096:	d005      	beq.n	80050a4 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8005098:	e010      	b.n	80050bc <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	3314      	adds	r3, #20
 80050a0:	613b      	str	r3, [r7, #16]
        break;
 80050a2:	e00c      	b.n	80050be <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	3318      	adds	r3, #24
 80050aa:	613b      	str	r3, [r7, #16]
        break;
 80050ac:	e007      	b.n	80050be <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	331c      	adds	r3, #28
 80050b4:	613b      	str	r3, [r7, #16]
        break;
 80050b6:	e002      	b.n	80050be <HAL_DAC_Start_DMA+0xf6>
        break;
 80050b8:	bf00      	nop
 80050ba:	e000      	b.n	80050be <HAL_DAC_Start_DMA+0xf6>
        break;
 80050bc:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d111      	bne.n	80050e8 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80050d2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6898      	ldr	r0, [r3, #8]
 80050d8:	6879      	ldr	r1, [r7, #4]
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	693a      	ldr	r2, [r7, #16]
 80050de:	f000 fb59 	bl	8005794 <HAL_DMA_Start_IT>
 80050e2:	4603      	mov	r3, r0
 80050e4:	75fb      	strb	r3, [r7, #23]
 80050e6:	e010      	b.n	800510a <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80050f6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	68d8      	ldr	r0, [r3, #12]
 80050fc:	6879      	ldr	r1, [r7, #4]
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	693a      	ldr	r2, [r7, #16]
 8005102:	f000 fb47 	bl	8005794 <HAL_DMA_Start_IT>
 8005106:	4603      	mov	r3, r0
 8005108:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2200      	movs	r2, #0
 800510e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8005110:	7dfb      	ldrb	r3, [r7, #23]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d10c      	bne.n	8005130 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	6819      	ldr	r1, [r3, #0]
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	f003 0310 	and.w	r3, r3, #16
 8005122:	2201      	movs	r2, #1
 8005124:	409a      	lsls	r2, r3
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	430a      	orrs	r2, r1
 800512c:	601a      	str	r2, [r3, #0]
 800512e:	e005      	b.n	800513c <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	691b      	ldr	r3, [r3, #16]
 8005134:	f043 0204 	orr.w	r2, r3, #4
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 800513c:	7dfb      	ldrb	r3, [r7, #23]
}
 800513e:	4618      	mov	r0, r3
 8005140:	3718      	adds	r7, #24
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	080054fd 	.word	0x080054fd
 800514c:	0800551f 	.word	0x0800551f
 8005150:	0800553b 	.word	0x0800553b
 8005154:	080055b9 	.word	0x080055b9
 8005158:	080055db 	.word	0x080055db
 800515c:	080055f7 	.word	0x080055f7

08005160 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b082      	sub	sp, #8
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005172:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005176:	d120      	bne.n	80051ba <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800517e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005182:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005186:	d118      	bne.n	80051ba <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2204      	movs	r2, #4
 800518c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	691b      	ldr	r3, [r3, #16]
 8005192:	f043 0201 	orr.w	r2, r3, #1
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80051a2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80051b2:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f000 f870 	bl	800529a <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051c8:	d120      	bne.n	800520c <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051d8:	d118      	bne.n	800520c <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2204      	movs	r2, #4
 80051de:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	691b      	ldr	r3, [r3, #16]
 80051e4:	f043 0202 	orr.w	r2, r3, #2
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80051f4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8005204:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 f9cc 	bl	80055a4 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 800520c:	bf00      	nop
 800520e:	3708      	adds	r7, #8
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}

08005214 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005214:	b480      	push	{r7}
 8005216:	b087      	sub	sp, #28
 8005218:	af00      	add	r7, sp, #0
 800521a:	60f8      	str	r0, [r7, #12]
 800521c:	60b9      	str	r1, [r7, #8]
 800521e:	607a      	str	r2, [r7, #4]
 8005220:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8005222:	2300      	movs	r3, #0
 8005224:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d105      	bne.n	800523e <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005232:	697a      	ldr	r2, [r7, #20]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	4413      	add	r3, r2
 8005238:	3308      	adds	r3, #8
 800523a:	617b      	str	r3, [r7, #20]
 800523c:	e004      	b.n	8005248 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800523e:	697a      	ldr	r2, [r7, #20]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4413      	add	r3, r2
 8005244:	3314      	adds	r3, #20
 8005246:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	461a      	mov	r2, r3
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005250:	2300      	movs	r3, #0
}
 8005252:	4618      	mov	r0, r3
 8005254:	371c      	adds	r7, #28
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr

0800525e <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800525e:	b480      	push	{r7}
 8005260:	b083      	sub	sp, #12
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8005266:	bf00      	nop
 8005268:	370c      	adds	r7, #12
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr

08005272 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005272:	b480      	push	{r7}
 8005274:	b083      	sub	sp, #12
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800527a:	bf00      	nop
 800527c:	370c      	adds	r7, #12
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr

08005286 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005286:	b480      	push	{r7}
 8005288:	b083      	sub	sp, #12
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800528e:	bf00      	nop
 8005290:	370c      	adds	r7, #12
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr

0800529a <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800529a:	b480      	push	{r7}
 800529c:	b083      	sub	sp, #12
 800529e:	af00      	add	r7, sp, #0
 80052a0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80052a2:	bf00      	nop
 80052a4:	370c      	adds	r7, #12
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr

080052ae <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80052ae:	b580      	push	{r7, lr}
 80052b0:	b088      	sub	sp, #32
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	60f8      	str	r0, [r7, #12]
 80052b6:	60b9      	str	r1, [r7, #8]
 80052b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80052ba:	2300      	movs	r3, #0
 80052bc:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	795b      	ldrb	r3, [r3, #5]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d101      	bne.n	80052ca <HAL_DAC_ConfigChannel+0x1c>
 80052c6:	2302      	movs	r3, #2
 80052c8:	e114      	b.n	80054f4 <HAL_DAC_ConfigChannel+0x246>
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2201      	movs	r2, #1
 80052ce:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2202      	movs	r2, #2
 80052d4:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2b04      	cmp	r3, #4
 80052dc:	f040 8081 	bne.w	80053e2 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80052e0:	f7fd fcb4 	bl	8002c4c <HAL_GetTick>
 80052e4:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d140      	bne.n	800536e <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80052ec:	e018      	b.n	8005320 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80052ee:	f7fd fcad 	bl	8002c4c <HAL_GetTick>
 80052f2:	4602      	mov	r2, r0
 80052f4:	69fb      	ldr	r3, [r7, #28]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d911      	bls.n	8005320 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005302:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00a      	beq.n	8005320 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	f043 0208 	orr.w	r2, r3, #8
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2203      	movs	r2, #3
 800531a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800531c:	2303      	movs	r3, #3
 800531e:	e0e9      	b.n	80054f4 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005326:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1df      	bne.n	80052ee <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 800532e:	2001      	movs	r0, #1
 8005330:	f7fd fc98 	bl	8002c64 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68ba      	ldr	r2, [r7, #8]
 800533a:	6992      	ldr	r2, [r2, #24]
 800533c:	641a      	str	r2, [r3, #64]	@ 0x40
 800533e:	e023      	b.n	8005388 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005340:	f7fd fc84 	bl	8002c4c <HAL_GetTick>
 8005344:	4602      	mov	r2, r0
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	2b01      	cmp	r3, #1
 800534c:	d90f      	bls.n	800536e <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005354:	2b00      	cmp	r3, #0
 8005356:	da0a      	bge.n	800536e <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	691b      	ldr	r3, [r3, #16]
 800535c:	f043 0208 	orr.w	r2, r3, #8
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2203      	movs	r2, #3
 8005368:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800536a:	2303      	movs	r3, #3
 800536c:	e0c2      	b.n	80054f4 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005374:	2b00      	cmp	r3, #0
 8005376:	dbe3      	blt.n	8005340 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8005378:	2001      	movs	r0, #1
 800537a:	f7fd fc73 	bl	8002c64 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	68ba      	ldr	r2, [r7, #8]
 8005384:	6992      	ldr	r2, [r2, #24]
 8005386:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f003 0310 	and.w	r3, r3, #16
 8005394:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8005398:	fa01 f303 	lsl.w	r3, r1, r3
 800539c:	43db      	mvns	r3, r3
 800539e:	ea02 0103 	and.w	r1, r2, r3
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	69da      	ldr	r2, [r3, #28]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f003 0310 	and.w	r3, r3, #16
 80053ac:	409a      	lsls	r2, r3
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	430a      	orrs	r2, r1
 80053b4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f003 0310 	and.w	r3, r3, #16
 80053c2:	21ff      	movs	r1, #255	@ 0xff
 80053c4:	fa01 f303 	lsl.w	r3, r1, r3
 80053c8:	43db      	mvns	r3, r3
 80053ca:	ea02 0103 	and.w	r1, r2, r3
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	6a1a      	ldr	r2, [r3, #32]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f003 0310 	and.w	r3, r3, #16
 80053d8:	409a      	lsls	r2, r3
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	430a      	orrs	r2, r1
 80053e0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	691b      	ldr	r3, [r3, #16]
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d11d      	bne.n	8005426 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053f0:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	f003 0310 	and.w	r3, r3, #16
 80053f8:	221f      	movs	r2, #31
 80053fa:	fa02 f303 	lsl.w	r3, r2, r3
 80053fe:	43db      	mvns	r3, r3
 8005400:	69ba      	ldr	r2, [r7, #24]
 8005402:	4013      	ands	r3, r2
 8005404:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	695b      	ldr	r3, [r3, #20]
 800540a:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f003 0310 	and.w	r3, r3, #16
 8005412:	697a      	ldr	r2, [r7, #20]
 8005414:	fa02 f303 	lsl.w	r3, r2, r3
 8005418:	69ba      	ldr	r2, [r7, #24]
 800541a:	4313      	orrs	r3, r2
 800541c:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	69ba      	ldr	r2, [r7, #24]
 8005424:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800542c:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	f003 0310 	and.w	r3, r3, #16
 8005434:	2207      	movs	r2, #7
 8005436:	fa02 f303 	lsl.w	r3, r2, r3
 800543a:	43db      	mvns	r3, r3
 800543c:	69ba      	ldr	r2, [r7, #24]
 800543e:	4013      	ands	r3, r2
 8005440:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	431a      	orrs	r2, r3
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	4313      	orrs	r3, r2
 8005452:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	f003 0310 	and.w	r3, r3, #16
 800545a:	697a      	ldr	r2, [r7, #20]
 800545c:	fa02 f303 	lsl.w	r3, r2, r3
 8005460:	69ba      	ldr	r2, [r7, #24]
 8005462:	4313      	orrs	r3, r2
 8005464:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	69ba      	ldr	r2, [r7, #24]
 800546c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	6819      	ldr	r1, [r3, #0]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f003 0310 	and.w	r3, r3, #16
 800547a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800547e:	fa02 f303 	lsl.w	r3, r2, r3
 8005482:	43da      	mvns	r2, r3
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	400a      	ands	r2, r1
 800548a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	f003 0310 	and.w	r3, r3, #16
 800549a:	f640 72fc 	movw	r2, #4092	@ 0xffc
 800549e:	fa02 f303 	lsl.w	r3, r2, r3
 80054a2:	43db      	mvns	r3, r3
 80054a4:	69ba      	ldr	r2, [r7, #24]
 80054a6:	4013      	ands	r3, r2
 80054a8:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	f003 0310 	and.w	r3, r3, #16
 80054b6:	697a      	ldr	r2, [r7, #20]
 80054b8:	fa02 f303 	lsl.w	r3, r2, r3
 80054bc:	69ba      	ldr	r2, [r7, #24]
 80054be:	4313      	orrs	r3, r2
 80054c0:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	69ba      	ldr	r2, [r7, #24]
 80054c8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	6819      	ldr	r1, [r3, #0]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	f003 0310 	and.w	r3, r3, #16
 80054d6:	22c0      	movs	r2, #192	@ 0xc0
 80054d8:	fa02 f303 	lsl.w	r3, r2, r3
 80054dc:	43da      	mvns	r2, r3
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	400a      	ands	r2, r1
 80054e4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2201      	movs	r2, #1
 80054ea:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2200      	movs	r2, #0
 80054f0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80054f2:	2300      	movs	r3, #0
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3720      	adds	r7, #32
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}

080054fc <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005508:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800550a:	68f8      	ldr	r0, [r7, #12]
 800550c:	f7ff fea7 	bl	800525e <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2201      	movs	r2, #1
 8005514:	711a      	strb	r2, [r3, #4]
}
 8005516:	bf00      	nop
 8005518:	3710      	adds	r7, #16
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}

0800551e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800551e:	b580      	push	{r7, lr}
 8005520:	b084      	sub	sp, #16
 8005522:	af00      	add	r7, sp, #0
 8005524:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800552a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800552c:	68f8      	ldr	r0, [r7, #12]
 800552e:	f7ff fea0 	bl	8005272 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005532:	bf00      	nop
 8005534:	3710      	adds	r7, #16
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}

0800553a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800553a:	b580      	push	{r7, lr}
 800553c:	b084      	sub	sp, #16
 800553e:	af00      	add	r7, sp, #0
 8005540:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005546:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	691b      	ldr	r3, [r3, #16]
 800554c:	f043 0204 	orr.w	r2, r3, #4
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8005554:	68f8      	ldr	r0, [r7, #12]
 8005556:	f7ff fe96 	bl	8005286 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2201      	movs	r2, #1
 800555e:	711a      	strb	r2, [r3, #4]
}
 8005560:	bf00      	nop
 8005562:	3710      	adds	r7, #16
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}

08005568 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8005570:	bf00      	nop
 8005572:	370c      	adds	r7, #12
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr

0800557c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8005584:	bf00      	nop
 8005586:	370c      	adds	r7, #12
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr

08005590 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8005598:	bf00      	nop
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr

080055a4 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b084      	sub	sp, #16
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80055c6:	68f8      	ldr	r0, [r7, #12]
 80055c8:	f7ff ffce 	bl	8005568 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2201      	movs	r2, #1
 80055d0:	711a      	strb	r2, [r3, #4]
}
 80055d2:	bf00      	nop
 80055d4:	3710      	adds	r7, #16
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}

080055da <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80055da:	b580      	push	{r7, lr}
 80055dc:	b084      	sub	sp, #16
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055e6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80055e8:	68f8      	ldr	r0, [r7, #12]
 80055ea:	f7ff ffc7 	bl	800557c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80055ee:	bf00      	nop
 80055f0:	3710      	adds	r7, #16
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}

080055f6 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80055f6:	b580      	push	{r7, lr}
 80055f8:	b084      	sub	sp, #16
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005602:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	691b      	ldr	r3, [r3, #16]
 8005608:	f043 0204 	orr.w	r2, r3, #4
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8005610:	68f8      	ldr	r0, [r7, #12]
 8005612:	f7ff ffbd 	bl	8005590 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2201      	movs	r2, #1
 800561a:	711a      	strb	r2, [r3, #4]
}
 800561c:	bf00      	nop
 800561e:	3710      	adds	r7, #16
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}

08005624 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005624:	b480      	push	{r7}
 8005626:	b085      	sub	sp, #20
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d101      	bne.n	8005636 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e098      	b.n	8005768 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	461a      	mov	r2, r3
 800563c:	4b4d      	ldr	r3, [pc, #308]	@ (8005774 <HAL_DMA_Init+0x150>)
 800563e:	429a      	cmp	r2, r3
 8005640:	d80f      	bhi.n	8005662 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	461a      	mov	r2, r3
 8005648:	4b4b      	ldr	r3, [pc, #300]	@ (8005778 <HAL_DMA_Init+0x154>)
 800564a:	4413      	add	r3, r2
 800564c:	4a4b      	ldr	r2, [pc, #300]	@ (800577c <HAL_DMA_Init+0x158>)
 800564e:	fba2 2303 	umull	r2, r3, r2, r3
 8005652:	091b      	lsrs	r3, r3, #4
 8005654:	009a      	lsls	r2, r3, #2
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a48      	ldr	r2, [pc, #288]	@ (8005780 <HAL_DMA_Init+0x15c>)
 800565e:	641a      	str	r2, [r3, #64]	@ 0x40
 8005660:	e00e      	b.n	8005680 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	461a      	mov	r2, r3
 8005668:	4b46      	ldr	r3, [pc, #280]	@ (8005784 <HAL_DMA_Init+0x160>)
 800566a:	4413      	add	r3, r2
 800566c:	4a43      	ldr	r2, [pc, #268]	@ (800577c <HAL_DMA_Init+0x158>)
 800566e:	fba2 2303 	umull	r2, r3, r2, r3
 8005672:	091b      	lsrs	r3, r3, #4
 8005674:	009a      	lsls	r2, r3, #2
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4a42      	ldr	r2, [pc, #264]	@ (8005788 <HAL_DMA_Init+0x164>)
 800567e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2202      	movs	r2, #2
 8005684:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800569a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80056a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	699b      	ldr	r3, [r3, #24]
 80056b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a1b      	ldr	r3, [r3, #32]
 80056c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	68fa      	ldr	r2, [r7, #12]
 80056d0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056da:	d039      	beq.n	8005750 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e0:	4a27      	ldr	r2, [pc, #156]	@ (8005780 <HAL_DMA_Init+0x15c>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d11a      	bne.n	800571c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80056e6:	4b29      	ldr	r3, [pc, #164]	@ (800578c <HAL_DMA_Init+0x168>)
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056ee:	f003 031c 	and.w	r3, r3, #28
 80056f2:	210f      	movs	r1, #15
 80056f4:	fa01 f303 	lsl.w	r3, r1, r3
 80056f8:	43db      	mvns	r3, r3
 80056fa:	4924      	ldr	r1, [pc, #144]	@ (800578c <HAL_DMA_Init+0x168>)
 80056fc:	4013      	ands	r3, r2
 80056fe:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005700:	4b22      	ldr	r3, [pc, #136]	@ (800578c <HAL_DMA_Init+0x168>)
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6859      	ldr	r1, [r3, #4]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800570c:	f003 031c 	and.w	r3, r3, #28
 8005710:	fa01 f303 	lsl.w	r3, r1, r3
 8005714:	491d      	ldr	r1, [pc, #116]	@ (800578c <HAL_DMA_Init+0x168>)
 8005716:	4313      	orrs	r3, r2
 8005718:	600b      	str	r3, [r1, #0]
 800571a:	e019      	b.n	8005750 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800571c:	4b1c      	ldr	r3, [pc, #112]	@ (8005790 <HAL_DMA_Init+0x16c>)
 800571e:	681a      	ldr	r2, [r3, #0]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005724:	f003 031c 	and.w	r3, r3, #28
 8005728:	210f      	movs	r1, #15
 800572a:	fa01 f303 	lsl.w	r3, r1, r3
 800572e:	43db      	mvns	r3, r3
 8005730:	4917      	ldr	r1, [pc, #92]	@ (8005790 <HAL_DMA_Init+0x16c>)
 8005732:	4013      	ands	r3, r2
 8005734:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005736:	4b16      	ldr	r3, [pc, #88]	@ (8005790 <HAL_DMA_Init+0x16c>)
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6859      	ldr	r1, [r3, #4]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005742:	f003 031c 	and.w	r3, r3, #28
 8005746:	fa01 f303 	lsl.w	r3, r1, r3
 800574a:	4911      	ldr	r1, [pc, #68]	@ (8005790 <HAL_DMA_Init+0x16c>)
 800574c:	4313      	orrs	r3, r2
 800574e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2201      	movs	r2, #1
 800575a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005766:	2300      	movs	r3, #0
}
 8005768:	4618      	mov	r0, r3
 800576a:	3714      	adds	r7, #20
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr
 8005774:	40020407 	.word	0x40020407
 8005778:	bffdfff8 	.word	0xbffdfff8
 800577c:	cccccccd 	.word	0xcccccccd
 8005780:	40020000 	.word	0x40020000
 8005784:	bffdfbf8 	.word	0xbffdfbf8
 8005788:	40020400 	.word	0x40020400
 800578c:	400200a8 	.word	0x400200a8
 8005790:	400204a8 	.word	0x400204a8

08005794 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b086      	sub	sp, #24
 8005798:	af00      	add	r7, sp, #0
 800579a:	60f8      	str	r0, [r7, #12]
 800579c:	60b9      	str	r1, [r7, #8]
 800579e:	607a      	str	r2, [r7, #4]
 80057a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057a2:	2300      	movs	r3, #0
 80057a4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d101      	bne.n	80057b4 <HAL_DMA_Start_IT+0x20>
 80057b0:	2302      	movs	r3, #2
 80057b2:	e04b      	b.n	800584c <HAL_DMA_Start_IT+0xb8>
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d13a      	bne.n	800583e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2202      	movs	r2, #2
 80057cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2200      	movs	r2, #0
 80057d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681a      	ldr	r2, [r3, #0]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f022 0201 	bic.w	r2, r2, #1
 80057e4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	687a      	ldr	r2, [r7, #4]
 80057ea:	68b9      	ldr	r1, [r7, #8]
 80057ec:	68f8      	ldr	r0, [r7, #12]
 80057ee:	f000 f8e0 	bl	80059b2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d008      	beq.n	800580c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f042 020e 	orr.w	r2, r2, #14
 8005808:	601a      	str	r2, [r3, #0]
 800580a:	e00f      	b.n	800582c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f022 0204 	bic.w	r2, r2, #4
 800581a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f042 020a 	orr.w	r2, r2, #10
 800582a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	681a      	ldr	r2, [r3, #0]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f042 0201 	orr.w	r2, r2, #1
 800583a:	601a      	str	r2, [r3, #0]
 800583c:	e005      	b.n	800584a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2200      	movs	r2, #0
 8005842:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005846:	2302      	movs	r3, #2
 8005848:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800584a:	7dfb      	ldrb	r3, [r7, #23]
}
 800584c:	4618      	mov	r0, r3
 800584e:	3718      	adds	r7, #24
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}

08005854 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005870:	f003 031c 	and.w	r3, r3, #28
 8005874:	2204      	movs	r2, #4
 8005876:	409a      	lsls	r2, r3
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	4013      	ands	r3, r2
 800587c:	2b00      	cmp	r3, #0
 800587e:	d026      	beq.n	80058ce <HAL_DMA_IRQHandler+0x7a>
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	f003 0304 	and.w	r3, r3, #4
 8005886:	2b00      	cmp	r3, #0
 8005888:	d021      	beq.n	80058ce <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 0320 	and.w	r3, r3, #32
 8005894:	2b00      	cmp	r3, #0
 8005896:	d107      	bne.n	80058a8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f022 0204 	bic.w	r2, r2, #4
 80058a6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058ac:	f003 021c 	and.w	r2, r3, #28
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058b4:	2104      	movs	r1, #4
 80058b6:	fa01 f202 	lsl.w	r2, r1, r2
 80058ba:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d071      	beq.n	80059a8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80058cc:	e06c      	b.n	80059a8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058d2:	f003 031c 	and.w	r3, r3, #28
 80058d6:	2202      	movs	r2, #2
 80058d8:	409a      	lsls	r2, r3
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	4013      	ands	r3, r2
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d02e      	beq.n	8005940 <HAL_DMA_IRQHandler+0xec>
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	f003 0302 	and.w	r3, r3, #2
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d029      	beq.n	8005940 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f003 0320 	and.w	r3, r3, #32
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d10b      	bne.n	8005912 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681a      	ldr	r2, [r3, #0]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f022 020a 	bic.w	r2, r2, #10
 8005908:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2201      	movs	r2, #1
 800590e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005916:	f003 021c 	and.w	r2, r3, #28
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800591e:	2102      	movs	r1, #2
 8005920:	fa01 f202 	lsl.w	r2, r1, r2
 8005924:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005932:	2b00      	cmp	r3, #0
 8005934:	d038      	beq.n	80059a8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800593e:	e033      	b.n	80059a8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005944:	f003 031c 	and.w	r3, r3, #28
 8005948:	2208      	movs	r2, #8
 800594a:	409a      	lsls	r2, r3
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	4013      	ands	r3, r2
 8005950:	2b00      	cmp	r3, #0
 8005952:	d02a      	beq.n	80059aa <HAL_DMA_IRQHandler+0x156>
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	f003 0308 	and.w	r3, r3, #8
 800595a:	2b00      	cmp	r3, #0
 800595c:	d025      	beq.n	80059aa <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f022 020e 	bic.w	r2, r2, #14
 800596c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005972:	f003 021c 	and.w	r2, r3, #28
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800597a:	2101      	movs	r1, #1
 800597c:	fa01 f202 	lsl.w	r2, r1, r2
 8005980:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2201      	movs	r2, #1
 8005986:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800599c:	2b00      	cmp	r3, #0
 800599e:	d004      	beq.n	80059aa <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80059a8:	bf00      	nop
 80059aa:	bf00      	nop
}
 80059ac:	3710      	adds	r7, #16
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80059b2:	b480      	push	{r7}
 80059b4:	b085      	sub	sp, #20
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	60f8      	str	r0, [r7, #12]
 80059ba:	60b9      	str	r1, [r7, #8]
 80059bc:	607a      	str	r2, [r7, #4]
 80059be:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059c4:	f003 021c 	and.w	r2, r3, #28
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059cc:	2101      	movs	r1, #1
 80059ce:	fa01 f202 	lsl.w	r2, r1, r2
 80059d2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	683a      	ldr	r2, [r7, #0]
 80059da:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	2b10      	cmp	r3, #16
 80059e2:	d108      	bne.n	80059f6 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	687a      	ldr	r2, [r7, #4]
 80059ea:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	68ba      	ldr	r2, [r7, #8]
 80059f2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80059f4:	e007      	b.n	8005a06 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	68ba      	ldr	r2, [r7, #8]
 80059fc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	60da      	str	r2, [r3, #12]
}
 8005a06:	bf00      	nop
 8005a08:	3714      	adds	r7, #20
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr
	...

08005a14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b087      	sub	sp, #28
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
 8005a1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a22:	e17f      	b.n	8005d24 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	2101      	movs	r1, #1
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	fa01 f303 	lsl.w	r3, r1, r3
 8005a30:	4013      	ands	r3, r2
 8005a32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	f000 8171 	beq.w	8005d1e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	f003 0303 	and.w	r3, r3, #3
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d005      	beq.n	8005a54 <HAL_GPIO_Init+0x40>
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	f003 0303 	and.w	r3, r3, #3
 8005a50:	2b02      	cmp	r3, #2
 8005a52:	d130      	bne.n	8005ab6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	005b      	lsls	r3, r3, #1
 8005a5e:	2203      	movs	r2, #3
 8005a60:	fa02 f303 	lsl.w	r3, r2, r3
 8005a64:	43db      	mvns	r3, r3
 8005a66:	693a      	ldr	r2, [r7, #16]
 8005a68:	4013      	ands	r3, r2
 8005a6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	68da      	ldr	r2, [r3, #12]
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	005b      	lsls	r3, r3, #1
 8005a74:	fa02 f303 	lsl.w	r3, r2, r3
 8005a78:	693a      	ldr	r2, [r7, #16]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	693a      	ldr	r2, [r7, #16]
 8005a82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a92:	43db      	mvns	r3, r3
 8005a94:	693a      	ldr	r2, [r7, #16]
 8005a96:	4013      	ands	r3, r2
 8005a98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	091b      	lsrs	r3, r3, #4
 8005aa0:	f003 0201 	and.w	r2, r3, #1
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8005aaa:	693a      	ldr	r2, [r7, #16]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	693a      	ldr	r2, [r7, #16]
 8005ab4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	f003 0303 	and.w	r3, r3, #3
 8005abe:	2b03      	cmp	r3, #3
 8005ac0:	d118      	bne.n	8005af4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ac6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005ac8:	2201      	movs	r2, #1
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad0:	43db      	mvns	r3, r3
 8005ad2:	693a      	ldr	r2, [r7, #16]
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	08db      	lsrs	r3, r3, #3
 8005ade:	f003 0201 	and.w	r2, r3, #1
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae8:	693a      	ldr	r2, [r7, #16]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	693a      	ldr	r2, [r7, #16]
 8005af2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	f003 0303 	and.w	r3, r3, #3
 8005afc:	2b03      	cmp	r3, #3
 8005afe:	d017      	beq.n	8005b30 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	68db      	ldr	r3, [r3, #12]
 8005b04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	005b      	lsls	r3, r3, #1
 8005b0a:	2203      	movs	r2, #3
 8005b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b10:	43db      	mvns	r3, r3
 8005b12:	693a      	ldr	r2, [r7, #16]
 8005b14:	4013      	ands	r3, r2
 8005b16:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	689a      	ldr	r2, [r3, #8]
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	005b      	lsls	r3, r3, #1
 8005b20:	fa02 f303 	lsl.w	r3, r2, r3
 8005b24:	693a      	ldr	r2, [r7, #16]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	693a      	ldr	r2, [r7, #16]
 8005b2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	f003 0303 	and.w	r3, r3, #3
 8005b38:	2b02      	cmp	r3, #2
 8005b3a:	d123      	bne.n	8005b84 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	08da      	lsrs	r2, r3, #3
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	3208      	adds	r2, #8
 8005b44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b48:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	f003 0307 	and.w	r3, r3, #7
 8005b50:	009b      	lsls	r3, r3, #2
 8005b52:	220f      	movs	r2, #15
 8005b54:	fa02 f303 	lsl.w	r3, r2, r3
 8005b58:	43db      	mvns	r3, r3
 8005b5a:	693a      	ldr	r2, [r7, #16]
 8005b5c:	4013      	ands	r3, r2
 8005b5e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	691a      	ldr	r2, [r3, #16]
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	f003 0307 	and.w	r3, r3, #7
 8005b6a:	009b      	lsls	r3, r3, #2
 8005b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b70:	693a      	ldr	r2, [r7, #16]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	08da      	lsrs	r2, r3, #3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	3208      	adds	r2, #8
 8005b7e:	6939      	ldr	r1, [r7, #16]
 8005b80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	005b      	lsls	r3, r3, #1
 8005b8e:	2203      	movs	r2, #3
 8005b90:	fa02 f303 	lsl.w	r3, r2, r3
 8005b94:	43db      	mvns	r3, r3
 8005b96:	693a      	ldr	r2, [r7, #16]
 8005b98:	4013      	ands	r3, r2
 8005b9a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	f003 0203 	and.w	r2, r3, #3
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	005b      	lsls	r3, r3, #1
 8005ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bac:	693a      	ldr	r2, [r7, #16]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	693a      	ldr	r2, [r7, #16]
 8005bb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f000 80ac 	beq.w	8005d1e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005bc6:	4b5f      	ldr	r3, [pc, #380]	@ (8005d44 <HAL_GPIO_Init+0x330>)
 8005bc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bca:	4a5e      	ldr	r2, [pc, #376]	@ (8005d44 <HAL_GPIO_Init+0x330>)
 8005bcc:	f043 0301 	orr.w	r3, r3, #1
 8005bd0:	6613      	str	r3, [r2, #96]	@ 0x60
 8005bd2:	4b5c      	ldr	r3, [pc, #368]	@ (8005d44 <HAL_GPIO_Init+0x330>)
 8005bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bd6:	f003 0301 	and.w	r3, r3, #1
 8005bda:	60bb      	str	r3, [r7, #8]
 8005bdc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005bde:	4a5a      	ldr	r2, [pc, #360]	@ (8005d48 <HAL_GPIO_Init+0x334>)
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	089b      	lsrs	r3, r3, #2
 8005be4:	3302      	adds	r3, #2
 8005be6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005bea:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	f003 0303 	and.w	r3, r3, #3
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	220f      	movs	r2, #15
 8005bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bfa:	43db      	mvns	r3, r3
 8005bfc:	693a      	ldr	r2, [r7, #16]
 8005bfe:	4013      	ands	r3, r2
 8005c00:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005c08:	d025      	beq.n	8005c56 <HAL_GPIO_Init+0x242>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a4f      	ldr	r2, [pc, #316]	@ (8005d4c <HAL_GPIO_Init+0x338>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d01f      	beq.n	8005c52 <HAL_GPIO_Init+0x23e>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	4a4e      	ldr	r2, [pc, #312]	@ (8005d50 <HAL_GPIO_Init+0x33c>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d019      	beq.n	8005c4e <HAL_GPIO_Init+0x23a>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	4a4d      	ldr	r2, [pc, #308]	@ (8005d54 <HAL_GPIO_Init+0x340>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d013      	beq.n	8005c4a <HAL_GPIO_Init+0x236>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	4a4c      	ldr	r2, [pc, #304]	@ (8005d58 <HAL_GPIO_Init+0x344>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d00d      	beq.n	8005c46 <HAL_GPIO_Init+0x232>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4a4b      	ldr	r2, [pc, #300]	@ (8005d5c <HAL_GPIO_Init+0x348>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d007      	beq.n	8005c42 <HAL_GPIO_Init+0x22e>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a4a      	ldr	r2, [pc, #296]	@ (8005d60 <HAL_GPIO_Init+0x34c>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d101      	bne.n	8005c3e <HAL_GPIO_Init+0x22a>
 8005c3a:	2306      	movs	r3, #6
 8005c3c:	e00c      	b.n	8005c58 <HAL_GPIO_Init+0x244>
 8005c3e:	2307      	movs	r3, #7
 8005c40:	e00a      	b.n	8005c58 <HAL_GPIO_Init+0x244>
 8005c42:	2305      	movs	r3, #5
 8005c44:	e008      	b.n	8005c58 <HAL_GPIO_Init+0x244>
 8005c46:	2304      	movs	r3, #4
 8005c48:	e006      	b.n	8005c58 <HAL_GPIO_Init+0x244>
 8005c4a:	2303      	movs	r3, #3
 8005c4c:	e004      	b.n	8005c58 <HAL_GPIO_Init+0x244>
 8005c4e:	2302      	movs	r3, #2
 8005c50:	e002      	b.n	8005c58 <HAL_GPIO_Init+0x244>
 8005c52:	2301      	movs	r3, #1
 8005c54:	e000      	b.n	8005c58 <HAL_GPIO_Init+0x244>
 8005c56:	2300      	movs	r3, #0
 8005c58:	697a      	ldr	r2, [r7, #20]
 8005c5a:	f002 0203 	and.w	r2, r2, #3
 8005c5e:	0092      	lsls	r2, r2, #2
 8005c60:	4093      	lsls	r3, r2
 8005c62:	693a      	ldr	r2, [r7, #16]
 8005c64:	4313      	orrs	r3, r2
 8005c66:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005c68:	4937      	ldr	r1, [pc, #220]	@ (8005d48 <HAL_GPIO_Init+0x334>)
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	089b      	lsrs	r3, r3, #2
 8005c6e:	3302      	adds	r3, #2
 8005c70:	693a      	ldr	r2, [r7, #16]
 8005c72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005c76:	4b3b      	ldr	r3, [pc, #236]	@ (8005d64 <HAL_GPIO_Init+0x350>)
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	43db      	mvns	r3, r3
 8005c80:	693a      	ldr	r2, [r7, #16]
 8005c82:	4013      	ands	r3, r2
 8005c84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d003      	beq.n	8005c9a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005c92:	693a      	ldr	r2, [r7, #16]
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005c9a:	4a32      	ldr	r2, [pc, #200]	@ (8005d64 <HAL_GPIO_Init+0x350>)
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005ca0:	4b30      	ldr	r3, [pc, #192]	@ (8005d64 <HAL_GPIO_Init+0x350>)
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	43db      	mvns	r3, r3
 8005caa:	693a      	ldr	r2, [r7, #16]
 8005cac:	4013      	ands	r3, r2
 8005cae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d003      	beq.n	8005cc4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005cbc:	693a      	ldr	r2, [r7, #16]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005cc4:	4a27      	ldr	r2, [pc, #156]	@ (8005d64 <HAL_GPIO_Init+0x350>)
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005cca:	4b26      	ldr	r3, [pc, #152]	@ (8005d64 <HAL_GPIO_Init+0x350>)
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	43db      	mvns	r3, r3
 8005cd4:	693a      	ldr	r2, [r7, #16]
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d003      	beq.n	8005cee <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8005ce6:	693a      	ldr	r2, [r7, #16]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005cee:	4a1d      	ldr	r2, [pc, #116]	@ (8005d64 <HAL_GPIO_Init+0x350>)
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005cf4:	4b1b      	ldr	r3, [pc, #108]	@ (8005d64 <HAL_GPIO_Init+0x350>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	43db      	mvns	r3, r3
 8005cfe:	693a      	ldr	r2, [r7, #16]
 8005d00:	4013      	ands	r3, r2
 8005d02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d003      	beq.n	8005d18 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005d10:	693a      	ldr	r2, [r7, #16]
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	4313      	orrs	r3, r2
 8005d16:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005d18:	4a12      	ldr	r2, [pc, #72]	@ (8005d64 <HAL_GPIO_Init+0x350>)
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	3301      	adds	r3, #1
 8005d22:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	f47f ae78 	bne.w	8005a24 <HAL_GPIO_Init+0x10>
  }
}
 8005d34:	bf00      	nop
 8005d36:	bf00      	nop
 8005d38:	371c      	adds	r7, #28
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr
 8005d42:	bf00      	nop
 8005d44:	40021000 	.word	0x40021000
 8005d48:	40010000 	.word	0x40010000
 8005d4c:	48000400 	.word	0x48000400
 8005d50:	48000800 	.word	0x48000800
 8005d54:	48000c00 	.word	0x48000c00
 8005d58:	48001000 	.word	0x48001000
 8005d5c:	48001400 	.word	0x48001400
 8005d60:	48001800 	.word	0x48001800
 8005d64:	40010400 	.word	0x40010400

08005d68 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005d6c:	4b04      	ldr	r3, [pc, #16]	@ (8005d80 <HAL_PWREx_GetVoltageRange+0x18>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop
 8005d80:	40007000 	.word	0x40007000

08005d84 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b085      	sub	sp, #20
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d92:	d130      	bne.n	8005df6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005d94:	4b23      	ldr	r3, [pc, #140]	@ (8005e24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005d9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005da0:	d038      	beq.n	8005e14 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005da2:	4b20      	ldr	r3, [pc, #128]	@ (8005e24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005daa:	4a1e      	ldr	r2, [pc, #120]	@ (8005e24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005dac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005db0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005db2:	4b1d      	ldr	r3, [pc, #116]	@ (8005e28 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	2232      	movs	r2, #50	@ 0x32
 8005db8:	fb02 f303 	mul.w	r3, r2, r3
 8005dbc:	4a1b      	ldr	r2, [pc, #108]	@ (8005e2c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8005dc2:	0c9b      	lsrs	r3, r3, #18
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005dc8:	e002      	b.n	8005dd0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005dd0:	4b14      	ldr	r3, [pc, #80]	@ (8005e24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005dd2:	695b      	ldr	r3, [r3, #20]
 8005dd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ddc:	d102      	bne.n	8005de4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d1f2      	bne.n	8005dca <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005de4:	4b0f      	ldr	r3, [pc, #60]	@ (8005e24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005de6:	695b      	ldr	r3, [r3, #20]
 8005de8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005df0:	d110      	bne.n	8005e14 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e00f      	b.n	8005e16 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005df6:	4b0b      	ldr	r3, [pc, #44]	@ (8005e24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005dfe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e02:	d007      	beq.n	8005e14 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005e04:	4b07      	ldr	r3, [pc, #28]	@ (8005e24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005e0c:	4a05      	ldr	r2, [pc, #20]	@ (8005e24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005e0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005e12:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005e14:	2300      	movs	r3, #0
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3714      	adds	r7, #20
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr
 8005e22:	bf00      	nop
 8005e24:	40007000 	.word	0x40007000
 8005e28:	20000004 	.word	0x20000004
 8005e2c:	431bde83 	.word	0x431bde83

08005e30 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b088      	sub	sp, #32
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d101      	bne.n	8005e42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e3ca      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e42:	4b97      	ldr	r3, [pc, #604]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	f003 030c 	and.w	r3, r3, #12
 8005e4a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005e4c:	4b94      	ldr	r3, [pc, #592]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005e4e:	68db      	ldr	r3, [r3, #12]
 8005e50:	f003 0303 	and.w	r3, r3, #3
 8005e54:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f003 0310 	and.w	r3, r3, #16
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	f000 80e4 	beq.w	800602c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005e64:	69bb      	ldr	r3, [r7, #24]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d007      	beq.n	8005e7a <HAL_RCC_OscConfig+0x4a>
 8005e6a:	69bb      	ldr	r3, [r7, #24]
 8005e6c:	2b0c      	cmp	r3, #12
 8005e6e:	f040 808b 	bne.w	8005f88 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	f040 8087 	bne.w	8005f88 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005e7a:	4b89      	ldr	r3, [pc, #548]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 0302 	and.w	r3, r3, #2
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d005      	beq.n	8005e92 <HAL_RCC_OscConfig+0x62>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	699b      	ldr	r3, [r3, #24]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d101      	bne.n	8005e92 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e3a2      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6a1a      	ldr	r2, [r3, #32]
 8005e96:	4b82      	ldr	r3, [pc, #520]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f003 0308 	and.w	r3, r3, #8
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d004      	beq.n	8005eac <HAL_RCC_OscConfig+0x7c>
 8005ea2:	4b7f      	ldr	r3, [pc, #508]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005eaa:	e005      	b.n	8005eb8 <HAL_RCC_OscConfig+0x88>
 8005eac:	4b7c      	ldr	r3, [pc, #496]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005eae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005eb2:	091b      	lsrs	r3, r3, #4
 8005eb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d223      	bcs.n	8005f04 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6a1b      	ldr	r3, [r3, #32]
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f000 fd55 	bl	8006970 <RCC_SetFlashLatencyFromMSIRange>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d001      	beq.n	8005ed0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	e383      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005ed0:	4b73      	ldr	r3, [pc, #460]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a72      	ldr	r2, [pc, #456]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005ed6:	f043 0308 	orr.w	r3, r3, #8
 8005eda:	6013      	str	r3, [r2, #0]
 8005edc:	4b70      	ldr	r3, [pc, #448]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a1b      	ldr	r3, [r3, #32]
 8005ee8:	496d      	ldr	r1, [pc, #436]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005eea:	4313      	orrs	r3, r2
 8005eec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005eee:	4b6c      	ldr	r3, [pc, #432]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	69db      	ldr	r3, [r3, #28]
 8005efa:	021b      	lsls	r3, r3, #8
 8005efc:	4968      	ldr	r1, [pc, #416]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005efe:	4313      	orrs	r3, r2
 8005f00:	604b      	str	r3, [r1, #4]
 8005f02:	e025      	b.n	8005f50 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005f04:	4b66      	ldr	r3, [pc, #408]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a65      	ldr	r2, [pc, #404]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005f0a:	f043 0308 	orr.w	r3, r3, #8
 8005f0e:	6013      	str	r3, [r2, #0]
 8005f10:	4b63      	ldr	r3, [pc, #396]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6a1b      	ldr	r3, [r3, #32]
 8005f1c:	4960      	ldr	r1, [pc, #384]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005f22:	4b5f      	ldr	r3, [pc, #380]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	69db      	ldr	r3, [r3, #28]
 8005f2e:	021b      	lsls	r3, r3, #8
 8005f30:	495b      	ldr	r1, [pc, #364]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005f32:	4313      	orrs	r3, r2
 8005f34:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005f36:	69bb      	ldr	r3, [r7, #24]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d109      	bne.n	8005f50 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6a1b      	ldr	r3, [r3, #32]
 8005f40:	4618      	mov	r0, r3
 8005f42:	f000 fd15 	bl	8006970 <RCC_SetFlashLatencyFromMSIRange>
 8005f46:	4603      	mov	r3, r0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d001      	beq.n	8005f50 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e343      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005f50:	f000 fc4a 	bl	80067e8 <HAL_RCC_GetSysClockFreq>
 8005f54:	4602      	mov	r2, r0
 8005f56:	4b52      	ldr	r3, [pc, #328]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	091b      	lsrs	r3, r3, #4
 8005f5c:	f003 030f 	and.w	r3, r3, #15
 8005f60:	4950      	ldr	r1, [pc, #320]	@ (80060a4 <HAL_RCC_OscConfig+0x274>)
 8005f62:	5ccb      	ldrb	r3, [r1, r3]
 8005f64:	f003 031f 	and.w	r3, r3, #31
 8005f68:	fa22 f303 	lsr.w	r3, r2, r3
 8005f6c:	4a4e      	ldr	r2, [pc, #312]	@ (80060a8 <HAL_RCC_OscConfig+0x278>)
 8005f6e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005f70:	4b4e      	ldr	r3, [pc, #312]	@ (80060ac <HAL_RCC_OscConfig+0x27c>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4618      	mov	r0, r3
 8005f76:	f7fc fe19 	bl	8002bac <HAL_InitTick>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005f7e:	7bfb      	ldrb	r3, [r7, #15]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d052      	beq.n	800602a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8005f84:	7bfb      	ldrb	r3, [r7, #15]
 8005f86:	e327      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	699b      	ldr	r3, [r3, #24]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d032      	beq.n	8005ff6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005f90:	4b43      	ldr	r3, [pc, #268]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a42      	ldr	r2, [pc, #264]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005f96:	f043 0301 	orr.w	r3, r3, #1
 8005f9a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005f9c:	f7fc fe56 	bl	8002c4c <HAL_GetTick>
 8005fa0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005fa2:	e008      	b.n	8005fb6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005fa4:	f7fc fe52 	bl	8002c4c <HAL_GetTick>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	1ad3      	subs	r3, r2, r3
 8005fae:	2b02      	cmp	r3, #2
 8005fb0:	d901      	bls.n	8005fb6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8005fb2:	2303      	movs	r3, #3
 8005fb4:	e310      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005fb6:	4b3a      	ldr	r3, [pc, #232]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f003 0302 	and.w	r3, r3, #2
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d0f0      	beq.n	8005fa4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005fc2:	4b37      	ldr	r3, [pc, #220]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a36      	ldr	r2, [pc, #216]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005fc8:	f043 0308 	orr.w	r3, r3, #8
 8005fcc:	6013      	str	r3, [r2, #0]
 8005fce:	4b34      	ldr	r3, [pc, #208]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6a1b      	ldr	r3, [r3, #32]
 8005fda:	4931      	ldr	r1, [pc, #196]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005fe0:	4b2f      	ldr	r3, [pc, #188]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	69db      	ldr	r3, [r3, #28]
 8005fec:	021b      	lsls	r3, r3, #8
 8005fee:	492c      	ldr	r1, [pc, #176]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	604b      	str	r3, [r1, #4]
 8005ff4:	e01a      	b.n	800602c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005ff6:	4b2a      	ldr	r3, [pc, #168]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a29      	ldr	r2, [pc, #164]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8005ffc:	f023 0301 	bic.w	r3, r3, #1
 8006000:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006002:	f7fc fe23 	bl	8002c4c <HAL_GetTick>
 8006006:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006008:	e008      	b.n	800601c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800600a:	f7fc fe1f 	bl	8002c4c <HAL_GetTick>
 800600e:	4602      	mov	r2, r0
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	1ad3      	subs	r3, r2, r3
 8006014:	2b02      	cmp	r3, #2
 8006016:	d901      	bls.n	800601c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8006018:	2303      	movs	r3, #3
 800601a:	e2dd      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800601c:	4b20      	ldr	r3, [pc, #128]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f003 0302 	and.w	r3, r3, #2
 8006024:	2b00      	cmp	r3, #0
 8006026:	d1f0      	bne.n	800600a <HAL_RCC_OscConfig+0x1da>
 8006028:	e000      	b.n	800602c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800602a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f003 0301 	and.w	r3, r3, #1
 8006034:	2b00      	cmp	r3, #0
 8006036:	d074      	beq.n	8006122 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006038:	69bb      	ldr	r3, [r7, #24]
 800603a:	2b08      	cmp	r3, #8
 800603c:	d005      	beq.n	800604a <HAL_RCC_OscConfig+0x21a>
 800603e:	69bb      	ldr	r3, [r7, #24]
 8006040:	2b0c      	cmp	r3, #12
 8006042:	d10e      	bne.n	8006062 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	2b03      	cmp	r3, #3
 8006048:	d10b      	bne.n	8006062 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800604a:	4b15      	ldr	r3, [pc, #84]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006052:	2b00      	cmp	r3, #0
 8006054:	d064      	beq.n	8006120 <HAL_RCC_OscConfig+0x2f0>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d160      	bne.n	8006120 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	e2ba      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800606a:	d106      	bne.n	800607a <HAL_RCC_OscConfig+0x24a>
 800606c:	4b0c      	ldr	r3, [pc, #48]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a0b      	ldr	r2, [pc, #44]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8006072:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006076:	6013      	str	r3, [r2, #0]
 8006078:	e026      	b.n	80060c8 <HAL_RCC_OscConfig+0x298>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006082:	d115      	bne.n	80060b0 <HAL_RCC_OscConfig+0x280>
 8006084:	4b06      	ldr	r3, [pc, #24]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a05      	ldr	r2, [pc, #20]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 800608a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800608e:	6013      	str	r3, [r2, #0]
 8006090:	4b03      	ldr	r3, [pc, #12]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a02      	ldr	r2, [pc, #8]	@ (80060a0 <HAL_RCC_OscConfig+0x270>)
 8006096:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800609a:	6013      	str	r3, [r2, #0]
 800609c:	e014      	b.n	80060c8 <HAL_RCC_OscConfig+0x298>
 800609e:	bf00      	nop
 80060a0:	40021000 	.word	0x40021000
 80060a4:	0800c6a0 	.word	0x0800c6a0
 80060a8:	20000004 	.word	0x20000004
 80060ac:	20000008 	.word	0x20000008
 80060b0:	4ba0      	ldr	r3, [pc, #640]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a9f      	ldr	r2, [pc, #636]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 80060b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060ba:	6013      	str	r3, [r2, #0]
 80060bc:	4b9d      	ldr	r3, [pc, #628]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a9c      	ldr	r2, [pc, #624]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 80060c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80060c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d013      	beq.n	80060f8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060d0:	f7fc fdbc 	bl	8002c4c <HAL_GetTick>
 80060d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80060d6:	e008      	b.n	80060ea <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060d8:	f7fc fdb8 	bl	8002c4c <HAL_GetTick>
 80060dc:	4602      	mov	r2, r0
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	1ad3      	subs	r3, r2, r3
 80060e2:	2b64      	cmp	r3, #100	@ 0x64
 80060e4:	d901      	bls.n	80060ea <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80060e6:	2303      	movs	r3, #3
 80060e8:	e276      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80060ea:	4b92      	ldr	r3, [pc, #584]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d0f0      	beq.n	80060d8 <HAL_RCC_OscConfig+0x2a8>
 80060f6:	e014      	b.n	8006122 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060f8:	f7fc fda8 	bl	8002c4c <HAL_GetTick>
 80060fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80060fe:	e008      	b.n	8006112 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006100:	f7fc fda4 	bl	8002c4c <HAL_GetTick>
 8006104:	4602      	mov	r2, r0
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	1ad3      	subs	r3, r2, r3
 800610a:	2b64      	cmp	r3, #100	@ 0x64
 800610c:	d901      	bls.n	8006112 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800610e:	2303      	movs	r3, #3
 8006110:	e262      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006112:	4b88      	ldr	r3, [pc, #544]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800611a:	2b00      	cmp	r3, #0
 800611c:	d1f0      	bne.n	8006100 <HAL_RCC_OscConfig+0x2d0>
 800611e:	e000      	b.n	8006122 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006120:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 0302 	and.w	r3, r3, #2
 800612a:	2b00      	cmp	r3, #0
 800612c:	d060      	beq.n	80061f0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800612e:	69bb      	ldr	r3, [r7, #24]
 8006130:	2b04      	cmp	r3, #4
 8006132:	d005      	beq.n	8006140 <HAL_RCC_OscConfig+0x310>
 8006134:	69bb      	ldr	r3, [r7, #24]
 8006136:	2b0c      	cmp	r3, #12
 8006138:	d119      	bne.n	800616e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	2b02      	cmp	r3, #2
 800613e:	d116      	bne.n	800616e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006140:	4b7c      	ldr	r3, [pc, #496]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006148:	2b00      	cmp	r3, #0
 800614a:	d005      	beq.n	8006158 <HAL_RCC_OscConfig+0x328>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d101      	bne.n	8006158 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	e23f      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006158:	4b76      	ldr	r3, [pc, #472]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	691b      	ldr	r3, [r3, #16]
 8006164:	061b      	lsls	r3, r3, #24
 8006166:	4973      	ldr	r1, [pc, #460]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 8006168:	4313      	orrs	r3, r2
 800616a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800616c:	e040      	b.n	80061f0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	68db      	ldr	r3, [r3, #12]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d023      	beq.n	80061be <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006176:	4b6f      	ldr	r3, [pc, #444]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a6e      	ldr	r2, [pc, #440]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 800617c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006180:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006182:	f7fc fd63 	bl	8002c4c <HAL_GetTick>
 8006186:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006188:	e008      	b.n	800619c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800618a:	f7fc fd5f 	bl	8002c4c <HAL_GetTick>
 800618e:	4602      	mov	r2, r0
 8006190:	693b      	ldr	r3, [r7, #16]
 8006192:	1ad3      	subs	r3, r2, r3
 8006194:	2b02      	cmp	r3, #2
 8006196:	d901      	bls.n	800619c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006198:	2303      	movs	r3, #3
 800619a:	e21d      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800619c:	4b65      	ldr	r3, [pc, #404]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d0f0      	beq.n	800618a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061a8:	4b62      	ldr	r3, [pc, #392]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	691b      	ldr	r3, [r3, #16]
 80061b4:	061b      	lsls	r3, r3, #24
 80061b6:	495f      	ldr	r1, [pc, #380]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 80061b8:	4313      	orrs	r3, r2
 80061ba:	604b      	str	r3, [r1, #4]
 80061bc:	e018      	b.n	80061f0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80061be:	4b5d      	ldr	r3, [pc, #372]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4a5c      	ldr	r2, [pc, #368]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 80061c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80061c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061ca:	f7fc fd3f 	bl	8002c4c <HAL_GetTick>
 80061ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80061d0:	e008      	b.n	80061e4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061d2:	f7fc fd3b 	bl	8002c4c <HAL_GetTick>
 80061d6:	4602      	mov	r2, r0
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	1ad3      	subs	r3, r2, r3
 80061dc:	2b02      	cmp	r3, #2
 80061de:	d901      	bls.n	80061e4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80061e0:	2303      	movs	r3, #3
 80061e2:	e1f9      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80061e4:	4b53      	ldr	r3, [pc, #332]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d1f0      	bne.n	80061d2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f003 0308 	and.w	r3, r3, #8
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d03c      	beq.n	8006276 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	695b      	ldr	r3, [r3, #20]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d01c      	beq.n	800623e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006204:	4b4b      	ldr	r3, [pc, #300]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 8006206:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800620a:	4a4a      	ldr	r2, [pc, #296]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 800620c:	f043 0301 	orr.w	r3, r3, #1
 8006210:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006214:	f7fc fd1a 	bl	8002c4c <HAL_GetTick>
 8006218:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800621a:	e008      	b.n	800622e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800621c:	f7fc fd16 	bl	8002c4c <HAL_GetTick>
 8006220:	4602      	mov	r2, r0
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	1ad3      	subs	r3, r2, r3
 8006226:	2b02      	cmp	r3, #2
 8006228:	d901      	bls.n	800622e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800622a:	2303      	movs	r3, #3
 800622c:	e1d4      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800622e:	4b41      	ldr	r3, [pc, #260]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 8006230:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006234:	f003 0302 	and.w	r3, r3, #2
 8006238:	2b00      	cmp	r3, #0
 800623a:	d0ef      	beq.n	800621c <HAL_RCC_OscConfig+0x3ec>
 800623c:	e01b      	b.n	8006276 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800623e:	4b3d      	ldr	r3, [pc, #244]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 8006240:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006244:	4a3b      	ldr	r2, [pc, #236]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 8006246:	f023 0301 	bic.w	r3, r3, #1
 800624a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800624e:	f7fc fcfd 	bl	8002c4c <HAL_GetTick>
 8006252:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006254:	e008      	b.n	8006268 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006256:	f7fc fcf9 	bl	8002c4c <HAL_GetTick>
 800625a:	4602      	mov	r2, r0
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	1ad3      	subs	r3, r2, r3
 8006260:	2b02      	cmp	r3, #2
 8006262:	d901      	bls.n	8006268 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006264:	2303      	movs	r3, #3
 8006266:	e1b7      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006268:	4b32      	ldr	r3, [pc, #200]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 800626a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800626e:	f003 0302 	and.w	r3, r3, #2
 8006272:	2b00      	cmp	r3, #0
 8006274:	d1ef      	bne.n	8006256 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f003 0304 	and.w	r3, r3, #4
 800627e:	2b00      	cmp	r3, #0
 8006280:	f000 80a6 	beq.w	80063d0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006284:	2300      	movs	r3, #0
 8006286:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006288:	4b2a      	ldr	r3, [pc, #168]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 800628a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800628c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006290:	2b00      	cmp	r3, #0
 8006292:	d10d      	bne.n	80062b0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006294:	4b27      	ldr	r3, [pc, #156]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 8006296:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006298:	4a26      	ldr	r2, [pc, #152]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 800629a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800629e:	6593      	str	r3, [r2, #88]	@ 0x58
 80062a0:	4b24      	ldr	r3, [pc, #144]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 80062a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062a8:	60bb      	str	r3, [r7, #8]
 80062aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80062ac:	2301      	movs	r3, #1
 80062ae:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80062b0:	4b21      	ldr	r3, [pc, #132]	@ (8006338 <HAL_RCC_OscConfig+0x508>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d118      	bne.n	80062ee <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80062bc:	4b1e      	ldr	r3, [pc, #120]	@ (8006338 <HAL_RCC_OscConfig+0x508>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a1d      	ldr	r2, [pc, #116]	@ (8006338 <HAL_RCC_OscConfig+0x508>)
 80062c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062c6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80062c8:	f7fc fcc0 	bl	8002c4c <HAL_GetTick>
 80062cc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80062ce:	e008      	b.n	80062e2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062d0:	f7fc fcbc 	bl	8002c4c <HAL_GetTick>
 80062d4:	4602      	mov	r2, r0
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	1ad3      	subs	r3, r2, r3
 80062da:	2b02      	cmp	r3, #2
 80062dc:	d901      	bls.n	80062e2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80062de:	2303      	movs	r3, #3
 80062e0:	e17a      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80062e2:	4b15      	ldr	r3, [pc, #84]	@ (8006338 <HAL_RCC_OscConfig+0x508>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d0f0      	beq.n	80062d0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d108      	bne.n	8006308 <HAL_RCC_OscConfig+0x4d8>
 80062f6:	4b0f      	ldr	r3, [pc, #60]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 80062f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062fc:	4a0d      	ldr	r2, [pc, #52]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 80062fe:	f043 0301 	orr.w	r3, r3, #1
 8006302:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006306:	e029      	b.n	800635c <HAL_RCC_OscConfig+0x52c>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	689b      	ldr	r3, [r3, #8]
 800630c:	2b05      	cmp	r3, #5
 800630e:	d115      	bne.n	800633c <HAL_RCC_OscConfig+0x50c>
 8006310:	4b08      	ldr	r3, [pc, #32]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 8006312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006316:	4a07      	ldr	r2, [pc, #28]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 8006318:	f043 0304 	orr.w	r3, r3, #4
 800631c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006320:	4b04      	ldr	r3, [pc, #16]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 8006322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006326:	4a03      	ldr	r2, [pc, #12]	@ (8006334 <HAL_RCC_OscConfig+0x504>)
 8006328:	f043 0301 	orr.w	r3, r3, #1
 800632c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006330:	e014      	b.n	800635c <HAL_RCC_OscConfig+0x52c>
 8006332:	bf00      	nop
 8006334:	40021000 	.word	0x40021000
 8006338:	40007000 	.word	0x40007000
 800633c:	4b9c      	ldr	r3, [pc, #624]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 800633e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006342:	4a9b      	ldr	r2, [pc, #620]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 8006344:	f023 0301 	bic.w	r3, r3, #1
 8006348:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800634c:	4b98      	ldr	r3, [pc, #608]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 800634e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006352:	4a97      	ldr	r2, [pc, #604]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 8006354:	f023 0304 	bic.w	r3, r3, #4
 8006358:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d016      	beq.n	8006392 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006364:	f7fc fc72 	bl	8002c4c <HAL_GetTick>
 8006368:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800636a:	e00a      	b.n	8006382 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800636c:	f7fc fc6e 	bl	8002c4c <HAL_GetTick>
 8006370:	4602      	mov	r2, r0
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	1ad3      	subs	r3, r2, r3
 8006376:	f241 3288 	movw	r2, #5000	@ 0x1388
 800637a:	4293      	cmp	r3, r2
 800637c:	d901      	bls.n	8006382 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800637e:	2303      	movs	r3, #3
 8006380:	e12a      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006382:	4b8b      	ldr	r3, [pc, #556]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 8006384:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006388:	f003 0302 	and.w	r3, r3, #2
 800638c:	2b00      	cmp	r3, #0
 800638e:	d0ed      	beq.n	800636c <HAL_RCC_OscConfig+0x53c>
 8006390:	e015      	b.n	80063be <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006392:	f7fc fc5b 	bl	8002c4c <HAL_GetTick>
 8006396:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006398:	e00a      	b.n	80063b0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800639a:	f7fc fc57 	bl	8002c4c <HAL_GetTick>
 800639e:	4602      	mov	r2, r0
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	1ad3      	subs	r3, r2, r3
 80063a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d901      	bls.n	80063b0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80063ac:	2303      	movs	r3, #3
 80063ae:	e113      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80063b0:	4b7f      	ldr	r3, [pc, #508]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 80063b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063b6:	f003 0302 	and.w	r3, r3, #2
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d1ed      	bne.n	800639a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80063be:	7ffb      	ldrb	r3, [r7, #31]
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	d105      	bne.n	80063d0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063c4:	4b7a      	ldr	r3, [pc, #488]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 80063c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063c8:	4a79      	ldr	r2, [pc, #484]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 80063ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80063ce:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	f000 80fe 	beq.w	80065d6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063de:	2b02      	cmp	r3, #2
 80063e0:	f040 80d0 	bne.w	8006584 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80063e4:	4b72      	ldr	r3, [pc, #456]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	f003 0203 	and.w	r2, r3, #3
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063f4:	429a      	cmp	r2, r3
 80063f6:	d130      	bne.n	800645a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006402:	3b01      	subs	r3, #1
 8006404:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006406:	429a      	cmp	r2, r3
 8006408:	d127      	bne.n	800645a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006414:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006416:	429a      	cmp	r2, r3
 8006418:	d11f      	bne.n	800645a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006424:	2a07      	cmp	r2, #7
 8006426:	bf14      	ite	ne
 8006428:	2201      	movne	r2, #1
 800642a:	2200      	moveq	r2, #0
 800642c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800642e:	4293      	cmp	r3, r2
 8006430:	d113      	bne.n	800645a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800643c:	085b      	lsrs	r3, r3, #1
 800643e:	3b01      	subs	r3, #1
 8006440:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006442:	429a      	cmp	r2, r3
 8006444:	d109      	bne.n	800645a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006450:	085b      	lsrs	r3, r3, #1
 8006452:	3b01      	subs	r3, #1
 8006454:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006456:	429a      	cmp	r2, r3
 8006458:	d06e      	beq.n	8006538 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	2b0c      	cmp	r3, #12
 800645e:	d069      	beq.n	8006534 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006460:	4b53      	ldr	r3, [pc, #332]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006468:	2b00      	cmp	r3, #0
 800646a:	d105      	bne.n	8006478 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800646c:	4b50      	ldr	r3, [pc, #320]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006474:	2b00      	cmp	r3, #0
 8006476:	d001      	beq.n	800647c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e0ad      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800647c:	4b4c      	ldr	r3, [pc, #304]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a4b      	ldr	r2, [pc, #300]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 8006482:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006486:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006488:	f7fc fbe0 	bl	8002c4c <HAL_GetTick>
 800648c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800648e:	e008      	b.n	80064a2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006490:	f7fc fbdc 	bl	8002c4c <HAL_GetTick>
 8006494:	4602      	mov	r2, r0
 8006496:	693b      	ldr	r3, [r7, #16]
 8006498:	1ad3      	subs	r3, r2, r3
 800649a:	2b02      	cmp	r3, #2
 800649c:	d901      	bls.n	80064a2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800649e:	2303      	movs	r3, #3
 80064a0:	e09a      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80064a2:	4b43      	ldr	r3, [pc, #268]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d1f0      	bne.n	8006490 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80064ae:	4b40      	ldr	r3, [pc, #256]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 80064b0:	68da      	ldr	r2, [r3, #12]
 80064b2:	4b40      	ldr	r3, [pc, #256]	@ (80065b4 <HAL_RCC_OscConfig+0x784>)
 80064b4:	4013      	ands	r3, r2
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80064ba:	687a      	ldr	r2, [r7, #4]
 80064bc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80064be:	3a01      	subs	r2, #1
 80064c0:	0112      	lsls	r2, r2, #4
 80064c2:	4311      	orrs	r1, r2
 80064c4:	687a      	ldr	r2, [r7, #4]
 80064c6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80064c8:	0212      	lsls	r2, r2, #8
 80064ca:	4311      	orrs	r1, r2
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80064d0:	0852      	lsrs	r2, r2, #1
 80064d2:	3a01      	subs	r2, #1
 80064d4:	0552      	lsls	r2, r2, #21
 80064d6:	4311      	orrs	r1, r2
 80064d8:	687a      	ldr	r2, [r7, #4]
 80064da:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80064dc:	0852      	lsrs	r2, r2, #1
 80064de:	3a01      	subs	r2, #1
 80064e0:	0652      	lsls	r2, r2, #25
 80064e2:	4311      	orrs	r1, r2
 80064e4:	687a      	ldr	r2, [r7, #4]
 80064e6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80064e8:	0912      	lsrs	r2, r2, #4
 80064ea:	0452      	lsls	r2, r2, #17
 80064ec:	430a      	orrs	r2, r1
 80064ee:	4930      	ldr	r1, [pc, #192]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 80064f0:	4313      	orrs	r3, r2
 80064f2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80064f4:	4b2e      	ldr	r3, [pc, #184]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a2d      	ldr	r2, [pc, #180]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 80064fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80064fe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006500:	4b2b      	ldr	r3, [pc, #172]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	4a2a      	ldr	r2, [pc, #168]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 8006506:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800650a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800650c:	f7fc fb9e 	bl	8002c4c <HAL_GetTick>
 8006510:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006512:	e008      	b.n	8006526 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006514:	f7fc fb9a 	bl	8002c4c <HAL_GetTick>
 8006518:	4602      	mov	r2, r0
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	1ad3      	subs	r3, r2, r3
 800651e:	2b02      	cmp	r3, #2
 8006520:	d901      	bls.n	8006526 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8006522:	2303      	movs	r3, #3
 8006524:	e058      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006526:	4b22      	ldr	r3, [pc, #136]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800652e:	2b00      	cmp	r3, #0
 8006530:	d0f0      	beq.n	8006514 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006532:	e050      	b.n	80065d6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	e04f      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006538:	4b1d      	ldr	r3, [pc, #116]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006540:	2b00      	cmp	r3, #0
 8006542:	d148      	bne.n	80065d6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006544:	4b1a      	ldr	r3, [pc, #104]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a19      	ldr	r2, [pc, #100]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 800654a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800654e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006550:	4b17      	ldr	r3, [pc, #92]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	4a16      	ldr	r2, [pc, #88]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 8006556:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800655a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800655c:	f7fc fb76 	bl	8002c4c <HAL_GetTick>
 8006560:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006562:	e008      	b.n	8006576 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006564:	f7fc fb72 	bl	8002c4c <HAL_GetTick>
 8006568:	4602      	mov	r2, r0
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	1ad3      	subs	r3, r2, r3
 800656e:	2b02      	cmp	r3, #2
 8006570:	d901      	bls.n	8006576 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8006572:	2303      	movs	r3, #3
 8006574:	e030      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006576:	4b0e      	ldr	r3, [pc, #56]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800657e:	2b00      	cmp	r3, #0
 8006580:	d0f0      	beq.n	8006564 <HAL_RCC_OscConfig+0x734>
 8006582:	e028      	b.n	80065d6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006584:	69bb      	ldr	r3, [r7, #24]
 8006586:	2b0c      	cmp	r3, #12
 8006588:	d023      	beq.n	80065d2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800658a:	4b09      	ldr	r3, [pc, #36]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a08      	ldr	r2, [pc, #32]	@ (80065b0 <HAL_RCC_OscConfig+0x780>)
 8006590:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006594:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006596:	f7fc fb59 	bl	8002c4c <HAL_GetTick>
 800659a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800659c:	e00c      	b.n	80065b8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800659e:	f7fc fb55 	bl	8002c4c <HAL_GetTick>
 80065a2:	4602      	mov	r2, r0
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	1ad3      	subs	r3, r2, r3
 80065a8:	2b02      	cmp	r3, #2
 80065aa:	d905      	bls.n	80065b8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80065ac:	2303      	movs	r3, #3
 80065ae:	e013      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
 80065b0:	40021000 	.word	0x40021000
 80065b4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80065b8:	4b09      	ldr	r3, [pc, #36]	@ (80065e0 <HAL_RCC_OscConfig+0x7b0>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d1ec      	bne.n	800659e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80065c4:	4b06      	ldr	r3, [pc, #24]	@ (80065e0 <HAL_RCC_OscConfig+0x7b0>)
 80065c6:	68da      	ldr	r2, [r3, #12]
 80065c8:	4905      	ldr	r1, [pc, #20]	@ (80065e0 <HAL_RCC_OscConfig+0x7b0>)
 80065ca:	4b06      	ldr	r3, [pc, #24]	@ (80065e4 <HAL_RCC_OscConfig+0x7b4>)
 80065cc:	4013      	ands	r3, r2
 80065ce:	60cb      	str	r3, [r1, #12]
 80065d0:	e001      	b.n	80065d6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	e000      	b.n	80065d8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80065d6:	2300      	movs	r3, #0
}
 80065d8:	4618      	mov	r0, r3
 80065da:	3720      	adds	r7, #32
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}
 80065e0:	40021000 	.word	0x40021000
 80065e4:	feeefffc 	.word	0xfeeefffc

080065e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b084      	sub	sp, #16
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
 80065f0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d101      	bne.n	80065fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80065f8:	2301      	movs	r3, #1
 80065fa:	e0e7      	b.n	80067cc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80065fc:	4b75      	ldr	r3, [pc, #468]	@ (80067d4 <HAL_RCC_ClockConfig+0x1ec>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f003 0307 	and.w	r3, r3, #7
 8006604:	683a      	ldr	r2, [r7, #0]
 8006606:	429a      	cmp	r2, r3
 8006608:	d910      	bls.n	800662c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800660a:	4b72      	ldr	r3, [pc, #456]	@ (80067d4 <HAL_RCC_ClockConfig+0x1ec>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f023 0207 	bic.w	r2, r3, #7
 8006612:	4970      	ldr	r1, [pc, #448]	@ (80067d4 <HAL_RCC_ClockConfig+0x1ec>)
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	4313      	orrs	r3, r2
 8006618:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800661a:	4b6e      	ldr	r3, [pc, #440]	@ (80067d4 <HAL_RCC_ClockConfig+0x1ec>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f003 0307 	and.w	r3, r3, #7
 8006622:	683a      	ldr	r2, [r7, #0]
 8006624:	429a      	cmp	r2, r3
 8006626:	d001      	beq.n	800662c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006628:	2301      	movs	r3, #1
 800662a:	e0cf      	b.n	80067cc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f003 0302 	and.w	r3, r3, #2
 8006634:	2b00      	cmp	r3, #0
 8006636:	d010      	beq.n	800665a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	689a      	ldr	r2, [r3, #8]
 800663c:	4b66      	ldr	r3, [pc, #408]	@ (80067d8 <HAL_RCC_ClockConfig+0x1f0>)
 800663e:	689b      	ldr	r3, [r3, #8]
 8006640:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006644:	429a      	cmp	r2, r3
 8006646:	d908      	bls.n	800665a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006648:	4b63      	ldr	r3, [pc, #396]	@ (80067d8 <HAL_RCC_ClockConfig+0x1f0>)
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	4960      	ldr	r1, [pc, #384]	@ (80067d8 <HAL_RCC_ClockConfig+0x1f0>)
 8006656:	4313      	orrs	r3, r2
 8006658:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f003 0301 	and.w	r3, r3, #1
 8006662:	2b00      	cmp	r3, #0
 8006664:	d04c      	beq.n	8006700 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	2b03      	cmp	r3, #3
 800666c:	d107      	bne.n	800667e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800666e:	4b5a      	ldr	r3, [pc, #360]	@ (80067d8 <HAL_RCC_ClockConfig+0x1f0>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006676:	2b00      	cmp	r3, #0
 8006678:	d121      	bne.n	80066be <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800667a:	2301      	movs	r3, #1
 800667c:	e0a6      	b.n	80067cc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	2b02      	cmp	r3, #2
 8006684:	d107      	bne.n	8006696 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006686:	4b54      	ldr	r3, [pc, #336]	@ (80067d8 <HAL_RCC_ClockConfig+0x1f0>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800668e:	2b00      	cmp	r3, #0
 8006690:	d115      	bne.n	80066be <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	e09a      	b.n	80067cc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d107      	bne.n	80066ae <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800669e:	4b4e      	ldr	r3, [pc, #312]	@ (80067d8 <HAL_RCC_ClockConfig+0x1f0>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f003 0302 	and.w	r3, r3, #2
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d109      	bne.n	80066be <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e08e      	b.n	80067cc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80066ae:	4b4a      	ldr	r3, [pc, #296]	@ (80067d8 <HAL_RCC_ClockConfig+0x1f0>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d101      	bne.n	80066be <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80066ba:	2301      	movs	r3, #1
 80066bc:	e086      	b.n	80067cc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80066be:	4b46      	ldr	r3, [pc, #280]	@ (80067d8 <HAL_RCC_ClockConfig+0x1f0>)
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	f023 0203 	bic.w	r2, r3, #3
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	4943      	ldr	r1, [pc, #268]	@ (80067d8 <HAL_RCC_ClockConfig+0x1f0>)
 80066cc:	4313      	orrs	r3, r2
 80066ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066d0:	f7fc fabc 	bl	8002c4c <HAL_GetTick>
 80066d4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066d6:	e00a      	b.n	80066ee <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80066d8:	f7fc fab8 	bl	8002c4c <HAL_GetTick>
 80066dc:	4602      	mov	r2, r0
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	1ad3      	subs	r3, r2, r3
 80066e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d901      	bls.n	80066ee <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80066ea:	2303      	movs	r3, #3
 80066ec:	e06e      	b.n	80067cc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066ee:	4b3a      	ldr	r3, [pc, #232]	@ (80067d8 <HAL_RCC_ClockConfig+0x1f0>)
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	f003 020c 	and.w	r2, r3, #12
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	009b      	lsls	r3, r3, #2
 80066fc:	429a      	cmp	r2, r3
 80066fe:	d1eb      	bne.n	80066d8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f003 0302 	and.w	r3, r3, #2
 8006708:	2b00      	cmp	r3, #0
 800670a:	d010      	beq.n	800672e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	689a      	ldr	r2, [r3, #8]
 8006710:	4b31      	ldr	r3, [pc, #196]	@ (80067d8 <HAL_RCC_ClockConfig+0x1f0>)
 8006712:	689b      	ldr	r3, [r3, #8]
 8006714:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006718:	429a      	cmp	r2, r3
 800671a:	d208      	bcs.n	800672e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800671c:	4b2e      	ldr	r3, [pc, #184]	@ (80067d8 <HAL_RCC_ClockConfig+0x1f0>)
 800671e:	689b      	ldr	r3, [r3, #8]
 8006720:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	492b      	ldr	r1, [pc, #172]	@ (80067d8 <HAL_RCC_ClockConfig+0x1f0>)
 800672a:	4313      	orrs	r3, r2
 800672c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800672e:	4b29      	ldr	r3, [pc, #164]	@ (80067d4 <HAL_RCC_ClockConfig+0x1ec>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f003 0307 	and.w	r3, r3, #7
 8006736:	683a      	ldr	r2, [r7, #0]
 8006738:	429a      	cmp	r2, r3
 800673a:	d210      	bcs.n	800675e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800673c:	4b25      	ldr	r3, [pc, #148]	@ (80067d4 <HAL_RCC_ClockConfig+0x1ec>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f023 0207 	bic.w	r2, r3, #7
 8006744:	4923      	ldr	r1, [pc, #140]	@ (80067d4 <HAL_RCC_ClockConfig+0x1ec>)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	4313      	orrs	r3, r2
 800674a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800674c:	4b21      	ldr	r3, [pc, #132]	@ (80067d4 <HAL_RCC_ClockConfig+0x1ec>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f003 0307 	and.w	r3, r3, #7
 8006754:	683a      	ldr	r2, [r7, #0]
 8006756:	429a      	cmp	r2, r3
 8006758:	d001      	beq.n	800675e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800675a:	2301      	movs	r3, #1
 800675c:	e036      	b.n	80067cc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 0304 	and.w	r3, r3, #4
 8006766:	2b00      	cmp	r3, #0
 8006768:	d008      	beq.n	800677c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800676a:	4b1b      	ldr	r3, [pc, #108]	@ (80067d8 <HAL_RCC_ClockConfig+0x1f0>)
 800676c:	689b      	ldr	r3, [r3, #8]
 800676e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	4918      	ldr	r1, [pc, #96]	@ (80067d8 <HAL_RCC_ClockConfig+0x1f0>)
 8006778:	4313      	orrs	r3, r2
 800677a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f003 0308 	and.w	r3, r3, #8
 8006784:	2b00      	cmp	r3, #0
 8006786:	d009      	beq.n	800679c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006788:	4b13      	ldr	r3, [pc, #76]	@ (80067d8 <HAL_RCC_ClockConfig+0x1f0>)
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	691b      	ldr	r3, [r3, #16]
 8006794:	00db      	lsls	r3, r3, #3
 8006796:	4910      	ldr	r1, [pc, #64]	@ (80067d8 <HAL_RCC_ClockConfig+0x1f0>)
 8006798:	4313      	orrs	r3, r2
 800679a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800679c:	f000 f824 	bl	80067e8 <HAL_RCC_GetSysClockFreq>
 80067a0:	4602      	mov	r2, r0
 80067a2:	4b0d      	ldr	r3, [pc, #52]	@ (80067d8 <HAL_RCC_ClockConfig+0x1f0>)
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	091b      	lsrs	r3, r3, #4
 80067a8:	f003 030f 	and.w	r3, r3, #15
 80067ac:	490b      	ldr	r1, [pc, #44]	@ (80067dc <HAL_RCC_ClockConfig+0x1f4>)
 80067ae:	5ccb      	ldrb	r3, [r1, r3]
 80067b0:	f003 031f 	and.w	r3, r3, #31
 80067b4:	fa22 f303 	lsr.w	r3, r2, r3
 80067b8:	4a09      	ldr	r2, [pc, #36]	@ (80067e0 <HAL_RCC_ClockConfig+0x1f8>)
 80067ba:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80067bc:	4b09      	ldr	r3, [pc, #36]	@ (80067e4 <HAL_RCC_ClockConfig+0x1fc>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4618      	mov	r0, r3
 80067c2:	f7fc f9f3 	bl	8002bac <HAL_InitTick>
 80067c6:	4603      	mov	r3, r0
 80067c8:	72fb      	strb	r3, [r7, #11]

  return status;
 80067ca:	7afb      	ldrb	r3, [r7, #11]
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	3710      	adds	r7, #16
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bd80      	pop	{r7, pc}
 80067d4:	40022000 	.word	0x40022000
 80067d8:	40021000 	.word	0x40021000
 80067dc:	0800c6a0 	.word	0x0800c6a0
 80067e0:	20000004 	.word	0x20000004
 80067e4:	20000008 	.word	0x20000008

080067e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b089      	sub	sp, #36	@ 0x24
 80067ec:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80067ee:	2300      	movs	r3, #0
 80067f0:	61fb      	str	r3, [r7, #28]
 80067f2:	2300      	movs	r3, #0
 80067f4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80067f6:	4b3e      	ldr	r3, [pc, #248]	@ (80068f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	f003 030c 	and.w	r3, r3, #12
 80067fe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006800:	4b3b      	ldr	r3, [pc, #236]	@ (80068f0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006802:	68db      	ldr	r3, [r3, #12]
 8006804:	f003 0303 	and.w	r3, r3, #3
 8006808:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d005      	beq.n	800681c <HAL_RCC_GetSysClockFreq+0x34>
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	2b0c      	cmp	r3, #12
 8006814:	d121      	bne.n	800685a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2b01      	cmp	r3, #1
 800681a:	d11e      	bne.n	800685a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800681c:	4b34      	ldr	r3, [pc, #208]	@ (80068f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f003 0308 	and.w	r3, r3, #8
 8006824:	2b00      	cmp	r3, #0
 8006826:	d107      	bne.n	8006838 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006828:	4b31      	ldr	r3, [pc, #196]	@ (80068f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800682a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800682e:	0a1b      	lsrs	r3, r3, #8
 8006830:	f003 030f 	and.w	r3, r3, #15
 8006834:	61fb      	str	r3, [r7, #28]
 8006836:	e005      	b.n	8006844 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006838:	4b2d      	ldr	r3, [pc, #180]	@ (80068f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	091b      	lsrs	r3, r3, #4
 800683e:	f003 030f 	and.w	r3, r3, #15
 8006842:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006844:	4a2b      	ldr	r2, [pc, #172]	@ (80068f4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006846:	69fb      	ldr	r3, [r7, #28]
 8006848:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800684c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d10d      	bne.n	8006870 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006854:	69fb      	ldr	r3, [r7, #28]
 8006856:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006858:	e00a      	b.n	8006870 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	2b04      	cmp	r3, #4
 800685e:	d102      	bne.n	8006866 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006860:	4b25      	ldr	r3, [pc, #148]	@ (80068f8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006862:	61bb      	str	r3, [r7, #24]
 8006864:	e004      	b.n	8006870 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	2b08      	cmp	r3, #8
 800686a:	d101      	bne.n	8006870 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800686c:	4b23      	ldr	r3, [pc, #140]	@ (80068fc <HAL_RCC_GetSysClockFreq+0x114>)
 800686e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	2b0c      	cmp	r3, #12
 8006874:	d134      	bne.n	80068e0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006876:	4b1e      	ldr	r3, [pc, #120]	@ (80068f0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006878:	68db      	ldr	r3, [r3, #12]
 800687a:	f003 0303 	and.w	r3, r3, #3
 800687e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	2b02      	cmp	r3, #2
 8006884:	d003      	beq.n	800688e <HAL_RCC_GetSysClockFreq+0xa6>
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	2b03      	cmp	r3, #3
 800688a:	d003      	beq.n	8006894 <HAL_RCC_GetSysClockFreq+0xac>
 800688c:	e005      	b.n	800689a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800688e:	4b1a      	ldr	r3, [pc, #104]	@ (80068f8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006890:	617b      	str	r3, [r7, #20]
      break;
 8006892:	e005      	b.n	80068a0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006894:	4b19      	ldr	r3, [pc, #100]	@ (80068fc <HAL_RCC_GetSysClockFreq+0x114>)
 8006896:	617b      	str	r3, [r7, #20]
      break;
 8006898:	e002      	b.n	80068a0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800689a:	69fb      	ldr	r3, [r7, #28]
 800689c:	617b      	str	r3, [r7, #20]
      break;
 800689e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80068a0:	4b13      	ldr	r3, [pc, #76]	@ (80068f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80068a2:	68db      	ldr	r3, [r3, #12]
 80068a4:	091b      	lsrs	r3, r3, #4
 80068a6:	f003 0307 	and.w	r3, r3, #7
 80068aa:	3301      	adds	r3, #1
 80068ac:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80068ae:	4b10      	ldr	r3, [pc, #64]	@ (80068f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80068b0:	68db      	ldr	r3, [r3, #12]
 80068b2:	0a1b      	lsrs	r3, r3, #8
 80068b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068b8:	697a      	ldr	r2, [r7, #20]
 80068ba:	fb03 f202 	mul.w	r2, r3, r2
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80068c4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80068c6:	4b0a      	ldr	r3, [pc, #40]	@ (80068f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	0e5b      	lsrs	r3, r3, #25
 80068cc:	f003 0303 	and.w	r3, r3, #3
 80068d0:	3301      	adds	r3, #1
 80068d2:	005b      	lsls	r3, r3, #1
 80068d4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80068d6:	697a      	ldr	r2, [r7, #20]
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	fbb2 f3f3 	udiv	r3, r2, r3
 80068de:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80068e0:	69bb      	ldr	r3, [r7, #24]
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3724      	adds	r7, #36	@ 0x24
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr
 80068ee:	bf00      	nop
 80068f0:	40021000 	.word	0x40021000
 80068f4:	0800c6b8 	.word	0x0800c6b8
 80068f8:	00f42400 	.word	0x00f42400
 80068fc:	007a1200 	.word	0x007a1200

08006900 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006900:	b480      	push	{r7}
 8006902:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006904:	4b03      	ldr	r3, [pc, #12]	@ (8006914 <HAL_RCC_GetHCLKFreq+0x14>)
 8006906:	681b      	ldr	r3, [r3, #0]
}
 8006908:	4618      	mov	r0, r3
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr
 8006912:	bf00      	nop
 8006914:	20000004 	.word	0x20000004

08006918 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800691c:	f7ff fff0 	bl	8006900 <HAL_RCC_GetHCLKFreq>
 8006920:	4602      	mov	r2, r0
 8006922:	4b06      	ldr	r3, [pc, #24]	@ (800693c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006924:	689b      	ldr	r3, [r3, #8]
 8006926:	0a1b      	lsrs	r3, r3, #8
 8006928:	f003 0307 	and.w	r3, r3, #7
 800692c:	4904      	ldr	r1, [pc, #16]	@ (8006940 <HAL_RCC_GetPCLK1Freq+0x28>)
 800692e:	5ccb      	ldrb	r3, [r1, r3]
 8006930:	f003 031f 	and.w	r3, r3, #31
 8006934:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006938:	4618      	mov	r0, r3
 800693a:	bd80      	pop	{r7, pc}
 800693c:	40021000 	.word	0x40021000
 8006940:	0800c6b0 	.word	0x0800c6b0

08006944 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006948:	f7ff ffda 	bl	8006900 <HAL_RCC_GetHCLKFreq>
 800694c:	4602      	mov	r2, r0
 800694e:	4b06      	ldr	r3, [pc, #24]	@ (8006968 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006950:	689b      	ldr	r3, [r3, #8]
 8006952:	0adb      	lsrs	r3, r3, #11
 8006954:	f003 0307 	and.w	r3, r3, #7
 8006958:	4904      	ldr	r1, [pc, #16]	@ (800696c <HAL_RCC_GetPCLK2Freq+0x28>)
 800695a:	5ccb      	ldrb	r3, [r1, r3]
 800695c:	f003 031f 	and.w	r3, r3, #31
 8006960:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006964:	4618      	mov	r0, r3
 8006966:	bd80      	pop	{r7, pc}
 8006968:	40021000 	.word	0x40021000
 800696c:	0800c6b0 	.word	0x0800c6b0

08006970 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b086      	sub	sp, #24
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006978:	2300      	movs	r3, #0
 800697a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800697c:	4b2a      	ldr	r3, [pc, #168]	@ (8006a28 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800697e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006980:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006984:	2b00      	cmp	r3, #0
 8006986:	d003      	beq.n	8006990 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006988:	f7ff f9ee 	bl	8005d68 <HAL_PWREx_GetVoltageRange>
 800698c:	6178      	str	r0, [r7, #20]
 800698e:	e014      	b.n	80069ba <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006990:	4b25      	ldr	r3, [pc, #148]	@ (8006a28 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006992:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006994:	4a24      	ldr	r2, [pc, #144]	@ (8006a28 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006996:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800699a:	6593      	str	r3, [r2, #88]	@ 0x58
 800699c:	4b22      	ldr	r3, [pc, #136]	@ (8006a28 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800699e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069a4:	60fb      	str	r3, [r7, #12]
 80069a6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80069a8:	f7ff f9de 	bl	8005d68 <HAL_PWREx_GetVoltageRange>
 80069ac:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80069ae:	4b1e      	ldr	r3, [pc, #120]	@ (8006a28 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80069b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069b2:	4a1d      	ldr	r2, [pc, #116]	@ (8006a28 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80069b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069b8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069c0:	d10b      	bne.n	80069da <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2b80      	cmp	r3, #128	@ 0x80
 80069c6:	d919      	bls.n	80069fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2ba0      	cmp	r3, #160	@ 0xa0
 80069cc:	d902      	bls.n	80069d4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80069ce:	2302      	movs	r3, #2
 80069d0:	613b      	str	r3, [r7, #16]
 80069d2:	e013      	b.n	80069fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80069d4:	2301      	movs	r3, #1
 80069d6:	613b      	str	r3, [r7, #16]
 80069d8:	e010      	b.n	80069fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2b80      	cmp	r3, #128	@ 0x80
 80069de:	d902      	bls.n	80069e6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80069e0:	2303      	movs	r3, #3
 80069e2:	613b      	str	r3, [r7, #16]
 80069e4:	e00a      	b.n	80069fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2b80      	cmp	r3, #128	@ 0x80
 80069ea:	d102      	bne.n	80069f2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80069ec:	2302      	movs	r3, #2
 80069ee:	613b      	str	r3, [r7, #16]
 80069f0:	e004      	b.n	80069fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2b70      	cmp	r3, #112	@ 0x70
 80069f6:	d101      	bne.n	80069fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80069f8:	2301      	movs	r3, #1
 80069fa:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80069fc:	4b0b      	ldr	r3, [pc, #44]	@ (8006a2c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f023 0207 	bic.w	r2, r3, #7
 8006a04:	4909      	ldr	r1, [pc, #36]	@ (8006a2c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006a0c:	4b07      	ldr	r3, [pc, #28]	@ (8006a2c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f003 0307 	and.w	r3, r3, #7
 8006a14:	693a      	ldr	r2, [r7, #16]
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d001      	beq.n	8006a1e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	e000      	b.n	8006a20 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006a1e:	2300      	movs	r3, #0
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3718      	adds	r7, #24
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}
 8006a28:	40021000 	.word	0x40021000
 8006a2c:	40022000 	.word	0x40022000

08006a30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b086      	sub	sp, #24
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006a38:	2300      	movs	r3, #0
 8006a3a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d041      	beq.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a50:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006a54:	d02a      	beq.n	8006aac <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006a56:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006a5a:	d824      	bhi.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006a5c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006a60:	d008      	beq.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006a62:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006a66:	d81e      	bhi.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d00a      	beq.n	8006a82 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006a6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a70:	d010      	beq.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006a72:	e018      	b.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006a74:	4b86      	ldr	r3, [pc, #536]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	4a85      	ldr	r2, [pc, #532]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a7e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006a80:	e015      	b.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	3304      	adds	r3, #4
 8006a86:	2100      	movs	r1, #0
 8006a88:	4618      	mov	r0, r3
 8006a8a:	f000 fabb 	bl	8007004 <RCCEx_PLLSAI1_Config>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006a92:	e00c      	b.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	3320      	adds	r3, #32
 8006a98:	2100      	movs	r1, #0
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f000 fba6 	bl	80071ec <RCCEx_PLLSAI2_Config>
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006aa4:	e003      	b.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	74fb      	strb	r3, [r7, #19]
      break;
 8006aaa:	e000      	b.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006aac:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006aae:	7cfb      	ldrb	r3, [r7, #19]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d10b      	bne.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006ab4:	4b76      	ldr	r3, [pc, #472]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aba:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ac2:	4973      	ldr	r1, [pc, #460]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8006aca:	e001      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006acc:	7cfb      	ldrb	r3, [r7, #19]
 8006ace:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d041      	beq.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006ae0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006ae4:	d02a      	beq.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8006ae6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006aea:	d824      	bhi.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006aec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006af0:	d008      	beq.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006af2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006af6:	d81e      	bhi.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d00a      	beq.n	8006b12 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8006afc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b00:	d010      	beq.n	8006b24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006b02:	e018      	b.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006b04:	4b62      	ldr	r3, [pc, #392]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	4a61      	ldr	r2, [pc, #388]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b0e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006b10:	e015      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	3304      	adds	r3, #4
 8006b16:	2100      	movs	r1, #0
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f000 fa73 	bl	8007004 <RCCEx_PLLSAI1_Config>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006b22:	e00c      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	3320      	adds	r3, #32
 8006b28:	2100      	movs	r1, #0
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f000 fb5e 	bl	80071ec <RCCEx_PLLSAI2_Config>
 8006b30:	4603      	mov	r3, r0
 8006b32:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006b34:	e003      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	74fb      	strb	r3, [r7, #19]
      break;
 8006b3a:	e000      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8006b3c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b3e:	7cfb      	ldrb	r3, [r7, #19]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d10b      	bne.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006b44:	4b52      	ldr	r3, [pc, #328]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b4a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b52:	494f      	ldr	r1, [pc, #316]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b54:	4313      	orrs	r3, r2
 8006b56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8006b5a:	e001      	b.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b5c:	7cfb      	ldrb	r3, [r7, #19]
 8006b5e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f000 80a0 	beq.w	8006cae <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006b72:	4b47      	ldr	r3, [pc, #284]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d101      	bne.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8006b7e:	2301      	movs	r3, #1
 8006b80:	e000      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8006b82:	2300      	movs	r3, #0
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d00d      	beq.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b88:	4b41      	ldr	r3, [pc, #260]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b8c:	4a40      	ldr	r2, [pc, #256]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b92:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b94:	4b3e      	ldr	r3, [pc, #248]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b9c:	60bb      	str	r3, [r7, #8]
 8006b9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ba4:	4b3b      	ldr	r3, [pc, #236]	@ (8006c94 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a3a      	ldr	r2, [pc, #232]	@ (8006c94 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006baa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006bae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006bb0:	f7fc f84c 	bl	8002c4c <HAL_GetTick>
 8006bb4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006bb6:	e009      	b.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bb8:	f7fc f848 	bl	8002c4c <HAL_GetTick>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	2b02      	cmp	r3, #2
 8006bc4:	d902      	bls.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8006bc6:	2303      	movs	r3, #3
 8006bc8:	74fb      	strb	r3, [r7, #19]
        break;
 8006bca:	e005      	b.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006bcc:	4b31      	ldr	r3, [pc, #196]	@ (8006c94 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d0ef      	beq.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8006bd8:	7cfb      	ldrb	r3, [r7, #19]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d15c      	bne.n	8006c98 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006bde:	4b2c      	ldr	r3, [pc, #176]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006be4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006be8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d01f      	beq.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006bf6:	697a      	ldr	r2, [r7, #20]
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d019      	beq.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006bfc:	4b24      	ldr	r3, [pc, #144]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c06:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006c08:	4b21      	ldr	r3, [pc, #132]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c0e:	4a20      	ldr	r2, [pc, #128]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006c18:	4b1d      	ldr	r3, [pc, #116]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c1e:	4a1c      	ldr	r2, [pc, #112]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006c28:	4a19      	ldr	r2, [pc, #100]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	f003 0301 	and.w	r3, r3, #1
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d016      	beq.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c3a:	f7fc f807 	bl	8002c4c <HAL_GetTick>
 8006c3e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c40:	e00b      	b.n	8006c5a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c42:	f7fc f803 	bl	8002c4c <HAL_GetTick>
 8006c46:	4602      	mov	r2, r0
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	1ad3      	subs	r3, r2, r3
 8006c4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d902      	bls.n	8006c5a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8006c54:	2303      	movs	r3, #3
 8006c56:	74fb      	strb	r3, [r7, #19]
            break;
 8006c58:	e006      	b.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c60:	f003 0302 	and.w	r3, r3, #2
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d0ec      	beq.n	8006c42 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8006c68:	7cfb      	ldrb	r3, [r7, #19]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d10c      	bne.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c6e:	4b08      	ldr	r3, [pc, #32]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c74:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c7e:	4904      	ldr	r1, [pc, #16]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c80:	4313      	orrs	r3, r2
 8006c82:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006c86:	e009      	b.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006c88:	7cfb      	ldrb	r3, [r7, #19]
 8006c8a:	74bb      	strb	r3, [r7, #18]
 8006c8c:	e006      	b.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8006c8e:	bf00      	nop
 8006c90:	40021000 	.word	0x40021000
 8006c94:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c98:	7cfb      	ldrb	r3, [r7, #19]
 8006c9a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006c9c:	7c7b      	ldrb	r3, [r7, #17]
 8006c9e:	2b01      	cmp	r3, #1
 8006ca0:	d105      	bne.n	8006cae <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ca2:	4b9e      	ldr	r3, [pc, #632]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ca6:	4a9d      	ldr	r2, [pc, #628]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ca8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006cac:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f003 0301 	and.w	r3, r3, #1
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d00a      	beq.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006cba:	4b98      	ldr	r3, [pc, #608]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cc0:	f023 0203 	bic.w	r2, r3, #3
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cc8:	4994      	ldr	r1, [pc, #592]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f003 0302 	and.w	r3, r3, #2
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00a      	beq.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006cdc:	4b8f      	ldr	r3, [pc, #572]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ce2:	f023 020c 	bic.w	r2, r3, #12
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cea:	498c      	ldr	r1, [pc, #560]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cec:	4313      	orrs	r3, r2
 8006cee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f003 0304 	and.w	r3, r3, #4
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d00a      	beq.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006cfe:	4b87      	ldr	r3, [pc, #540]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d04:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d0c:	4983      	ldr	r1, [pc, #524]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f003 0308 	and.w	r3, r3, #8
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d00a      	beq.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006d20:	4b7e      	ldr	r3, [pc, #504]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d26:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d2e:	497b      	ldr	r1, [pc, #492]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d30:	4313      	orrs	r3, r2
 8006d32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f003 0310 	and.w	r3, r3, #16
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d00a      	beq.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006d42:	4b76      	ldr	r3, [pc, #472]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d48:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d50:	4972      	ldr	r1, [pc, #456]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d52:	4313      	orrs	r3, r2
 8006d54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f003 0320 	and.w	r3, r3, #32
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d00a      	beq.n	8006d7a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006d64:	4b6d      	ldr	r3, [pc, #436]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d6a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d72:	496a      	ldr	r1, [pc, #424]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d74:	4313      	orrs	r3, r2
 8006d76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d00a      	beq.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006d86:	4b65      	ldr	r3, [pc, #404]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d8c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d94:	4961      	ldr	r1, [pc, #388]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d96:	4313      	orrs	r3, r2
 8006d98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d00a      	beq.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006da8:	4b5c      	ldr	r3, [pc, #368]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006db6:	4959      	ldr	r1, [pc, #356]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006db8:	4313      	orrs	r3, r2
 8006dba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d00a      	beq.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006dca:	4b54      	ldr	r3, [pc, #336]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006dcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dd0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dd8:	4950      	ldr	r1, [pc, #320]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d00a      	beq.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006dec:	4b4b      	ldr	r3, [pc, #300]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006df2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dfa:	4948      	ldr	r1, [pc, #288]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00a      	beq.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006e0e:	4b43      	ldr	r3, [pc, #268]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e14:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e1c:	493f      	ldr	r1, [pc, #252]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d028      	beq.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006e30:	4b3a      	ldr	r3, [pc, #232]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e36:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e3e:	4937      	ldr	r1, [pc, #220]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e40:	4313      	orrs	r3, r2
 8006e42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e4e:	d106      	bne.n	8006e5e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006e50:	4b32      	ldr	r3, [pc, #200]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	4a31      	ldr	r2, [pc, #196]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006e5a:	60d3      	str	r3, [r2, #12]
 8006e5c:	e011      	b.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e62:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006e66:	d10c      	bne.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	3304      	adds	r3, #4
 8006e6c:	2101      	movs	r1, #1
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f000 f8c8 	bl	8007004 <RCCEx_PLLSAI1_Config>
 8006e74:	4603      	mov	r3, r0
 8006e76:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006e78:	7cfb      	ldrb	r3, [r7, #19]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d001      	beq.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8006e7e:	7cfb      	ldrb	r3, [r7, #19]
 8006e80:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d028      	beq.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006e8e:	4b23      	ldr	r3, [pc, #140]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e94:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e9c:	491f      	ldr	r1, [pc, #124]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ea8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006eac:	d106      	bne.n	8006ebc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006eae:	4b1b      	ldr	r3, [pc, #108]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	4a1a      	ldr	r2, [pc, #104]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006eb4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006eb8:	60d3      	str	r3, [r2, #12]
 8006eba:	e011      	b.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ec0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ec4:	d10c      	bne.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	3304      	adds	r3, #4
 8006eca:	2101      	movs	r1, #1
 8006ecc:	4618      	mov	r0, r3
 8006ece:	f000 f899 	bl	8007004 <RCCEx_PLLSAI1_Config>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006ed6:	7cfb      	ldrb	r3, [r7, #19]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d001      	beq.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8006edc:	7cfb      	ldrb	r3, [r7, #19]
 8006ede:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d02b      	beq.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006eec:	4b0b      	ldr	r3, [pc, #44]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ef2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006efa:	4908      	ldr	r1, [pc, #32]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006efc:	4313      	orrs	r3, r2
 8006efe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f0a:	d109      	bne.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006f0c:	4b03      	ldr	r3, [pc, #12]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f0e:	68db      	ldr	r3, [r3, #12]
 8006f10:	4a02      	ldr	r2, [pc, #8]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006f16:	60d3      	str	r3, [r2, #12]
 8006f18:	e014      	b.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8006f1a:	bf00      	nop
 8006f1c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f24:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006f28:	d10c      	bne.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	3304      	adds	r3, #4
 8006f2e:	2101      	movs	r1, #1
 8006f30:	4618      	mov	r0, r3
 8006f32:	f000 f867 	bl	8007004 <RCCEx_PLLSAI1_Config>
 8006f36:	4603      	mov	r3, r0
 8006f38:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006f3a:	7cfb      	ldrb	r3, [r7, #19]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d001      	beq.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006f40:	7cfb      	ldrb	r3, [r7, #19]
 8006f42:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d02f      	beq.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006f50:	4b2b      	ldr	r3, [pc, #172]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f56:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f5e:	4928      	ldr	r1, [pc, #160]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006f60:	4313      	orrs	r3, r2
 8006f62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f6e:	d10d      	bne.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	3304      	adds	r3, #4
 8006f74:	2102      	movs	r1, #2
 8006f76:	4618      	mov	r0, r3
 8006f78:	f000 f844 	bl	8007004 <RCCEx_PLLSAI1_Config>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006f80:	7cfb      	ldrb	r3, [r7, #19]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d014      	beq.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006f86:	7cfb      	ldrb	r3, [r7, #19]
 8006f88:	74bb      	strb	r3, [r7, #18]
 8006f8a:	e011      	b.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f94:	d10c      	bne.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	3320      	adds	r3, #32
 8006f9a:	2102      	movs	r1, #2
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	f000 f925 	bl	80071ec <RCCEx_PLLSAI2_Config>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006fa6:	7cfb      	ldrb	r3, [r7, #19]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d001      	beq.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006fac:	7cfb      	ldrb	r3, [r7, #19]
 8006fae:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d00a      	beq.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006fbc:	4b10      	ldr	r3, [pc, #64]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fc2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006fca:	490d      	ldr	r1, [pc, #52]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d00b      	beq.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006fde:	4b08      	ldr	r3, [pc, #32]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fe4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fee:	4904      	ldr	r1, [pc, #16]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006ff6:	7cbb      	ldrb	r3, [r7, #18]
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	3718      	adds	r7, #24
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bd80      	pop	{r7, pc}
 8007000:	40021000 	.word	0x40021000

08007004 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b084      	sub	sp, #16
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
 800700c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800700e:	2300      	movs	r3, #0
 8007010:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007012:	4b75      	ldr	r3, [pc, #468]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007014:	68db      	ldr	r3, [r3, #12]
 8007016:	f003 0303 	and.w	r3, r3, #3
 800701a:	2b00      	cmp	r3, #0
 800701c:	d018      	beq.n	8007050 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800701e:	4b72      	ldr	r3, [pc, #456]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007020:	68db      	ldr	r3, [r3, #12]
 8007022:	f003 0203 	and.w	r2, r3, #3
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	429a      	cmp	r2, r3
 800702c:	d10d      	bne.n	800704a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
       ||
 8007032:	2b00      	cmp	r3, #0
 8007034:	d009      	beq.n	800704a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007036:	4b6c      	ldr	r3, [pc, #432]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	091b      	lsrs	r3, r3, #4
 800703c:	f003 0307 	and.w	r3, r3, #7
 8007040:	1c5a      	adds	r2, r3, #1
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	685b      	ldr	r3, [r3, #4]
       ||
 8007046:	429a      	cmp	r2, r3
 8007048:	d047      	beq.n	80070da <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800704a:	2301      	movs	r3, #1
 800704c:	73fb      	strb	r3, [r7, #15]
 800704e:	e044      	b.n	80070da <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	2b03      	cmp	r3, #3
 8007056:	d018      	beq.n	800708a <RCCEx_PLLSAI1_Config+0x86>
 8007058:	2b03      	cmp	r3, #3
 800705a:	d825      	bhi.n	80070a8 <RCCEx_PLLSAI1_Config+0xa4>
 800705c:	2b01      	cmp	r3, #1
 800705e:	d002      	beq.n	8007066 <RCCEx_PLLSAI1_Config+0x62>
 8007060:	2b02      	cmp	r3, #2
 8007062:	d009      	beq.n	8007078 <RCCEx_PLLSAI1_Config+0x74>
 8007064:	e020      	b.n	80070a8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007066:	4b60      	ldr	r3, [pc, #384]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f003 0302 	and.w	r3, r3, #2
 800706e:	2b00      	cmp	r3, #0
 8007070:	d11d      	bne.n	80070ae <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007072:	2301      	movs	r3, #1
 8007074:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007076:	e01a      	b.n	80070ae <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007078:	4b5b      	ldr	r3, [pc, #364]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007080:	2b00      	cmp	r3, #0
 8007082:	d116      	bne.n	80070b2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007084:	2301      	movs	r3, #1
 8007086:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007088:	e013      	b.n	80070b2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800708a:	4b57      	ldr	r3, [pc, #348]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007092:	2b00      	cmp	r3, #0
 8007094:	d10f      	bne.n	80070b6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007096:	4b54      	ldr	r3, [pc, #336]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d109      	bne.n	80070b6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80070a6:	e006      	b.n	80070b6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80070a8:	2301      	movs	r3, #1
 80070aa:	73fb      	strb	r3, [r7, #15]
      break;
 80070ac:	e004      	b.n	80070b8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80070ae:	bf00      	nop
 80070b0:	e002      	b.n	80070b8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80070b2:	bf00      	nop
 80070b4:	e000      	b.n	80070b8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80070b6:	bf00      	nop
    }

    if(status == HAL_OK)
 80070b8:	7bfb      	ldrb	r3, [r7, #15]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d10d      	bne.n	80070da <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80070be:	4b4a      	ldr	r3, [pc, #296]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80070c0:	68db      	ldr	r3, [r3, #12]
 80070c2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6819      	ldr	r1, [r3, #0]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	3b01      	subs	r3, #1
 80070d0:	011b      	lsls	r3, r3, #4
 80070d2:	430b      	orrs	r3, r1
 80070d4:	4944      	ldr	r1, [pc, #272]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80070d6:	4313      	orrs	r3, r2
 80070d8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80070da:	7bfb      	ldrb	r3, [r7, #15]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d17d      	bne.n	80071dc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80070e0:	4b41      	ldr	r3, [pc, #260]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a40      	ldr	r2, [pc, #256]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80070e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80070ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070ec:	f7fb fdae 	bl	8002c4c <HAL_GetTick>
 80070f0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80070f2:	e009      	b.n	8007108 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80070f4:	f7fb fdaa 	bl	8002c4c <HAL_GetTick>
 80070f8:	4602      	mov	r2, r0
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	1ad3      	subs	r3, r2, r3
 80070fe:	2b02      	cmp	r3, #2
 8007100:	d902      	bls.n	8007108 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007102:	2303      	movs	r3, #3
 8007104:	73fb      	strb	r3, [r7, #15]
        break;
 8007106:	e005      	b.n	8007114 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007108:	4b37      	ldr	r3, [pc, #220]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007110:	2b00      	cmp	r3, #0
 8007112:	d1ef      	bne.n	80070f4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007114:	7bfb      	ldrb	r3, [r7, #15]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d160      	bne.n	80071dc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d111      	bne.n	8007144 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007120:	4b31      	ldr	r3, [pc, #196]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007122:	691b      	ldr	r3, [r3, #16]
 8007124:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007128:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800712c:	687a      	ldr	r2, [r7, #4]
 800712e:	6892      	ldr	r2, [r2, #8]
 8007130:	0211      	lsls	r1, r2, #8
 8007132:	687a      	ldr	r2, [r7, #4]
 8007134:	68d2      	ldr	r2, [r2, #12]
 8007136:	0912      	lsrs	r2, r2, #4
 8007138:	0452      	lsls	r2, r2, #17
 800713a:	430a      	orrs	r2, r1
 800713c:	492a      	ldr	r1, [pc, #168]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800713e:	4313      	orrs	r3, r2
 8007140:	610b      	str	r3, [r1, #16]
 8007142:	e027      	b.n	8007194 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	2b01      	cmp	r3, #1
 8007148:	d112      	bne.n	8007170 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800714a:	4b27      	ldr	r3, [pc, #156]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800714c:	691b      	ldr	r3, [r3, #16]
 800714e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8007152:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007156:	687a      	ldr	r2, [r7, #4]
 8007158:	6892      	ldr	r2, [r2, #8]
 800715a:	0211      	lsls	r1, r2, #8
 800715c:	687a      	ldr	r2, [r7, #4]
 800715e:	6912      	ldr	r2, [r2, #16]
 8007160:	0852      	lsrs	r2, r2, #1
 8007162:	3a01      	subs	r2, #1
 8007164:	0552      	lsls	r2, r2, #21
 8007166:	430a      	orrs	r2, r1
 8007168:	491f      	ldr	r1, [pc, #124]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800716a:	4313      	orrs	r3, r2
 800716c:	610b      	str	r3, [r1, #16]
 800716e:	e011      	b.n	8007194 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007170:	4b1d      	ldr	r3, [pc, #116]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007172:	691b      	ldr	r3, [r3, #16]
 8007174:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007178:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800717c:	687a      	ldr	r2, [r7, #4]
 800717e:	6892      	ldr	r2, [r2, #8]
 8007180:	0211      	lsls	r1, r2, #8
 8007182:	687a      	ldr	r2, [r7, #4]
 8007184:	6952      	ldr	r2, [r2, #20]
 8007186:	0852      	lsrs	r2, r2, #1
 8007188:	3a01      	subs	r2, #1
 800718a:	0652      	lsls	r2, r2, #25
 800718c:	430a      	orrs	r2, r1
 800718e:	4916      	ldr	r1, [pc, #88]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007190:	4313      	orrs	r3, r2
 8007192:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007194:	4b14      	ldr	r3, [pc, #80]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a13      	ldr	r2, [pc, #76]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800719a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800719e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071a0:	f7fb fd54 	bl	8002c4c <HAL_GetTick>
 80071a4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80071a6:	e009      	b.n	80071bc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80071a8:	f7fb fd50 	bl	8002c4c <HAL_GetTick>
 80071ac:	4602      	mov	r2, r0
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	1ad3      	subs	r3, r2, r3
 80071b2:	2b02      	cmp	r3, #2
 80071b4:	d902      	bls.n	80071bc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80071b6:	2303      	movs	r3, #3
 80071b8:	73fb      	strb	r3, [r7, #15]
          break;
 80071ba:	e005      	b.n	80071c8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80071bc:	4b0a      	ldr	r3, [pc, #40]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d0ef      	beq.n	80071a8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80071c8:	7bfb      	ldrb	r3, [r7, #15]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d106      	bne.n	80071dc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80071ce:	4b06      	ldr	r3, [pc, #24]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80071d0:	691a      	ldr	r2, [r3, #16]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	699b      	ldr	r3, [r3, #24]
 80071d6:	4904      	ldr	r1, [pc, #16]	@ (80071e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80071d8:	4313      	orrs	r3, r2
 80071da:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80071dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3710      	adds	r7, #16
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}
 80071e6:	bf00      	nop
 80071e8:	40021000 	.word	0x40021000

080071ec <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b084      	sub	sp, #16
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
 80071f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80071f6:	2300      	movs	r3, #0
 80071f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80071fa:	4b6a      	ldr	r3, [pc, #424]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80071fc:	68db      	ldr	r3, [r3, #12]
 80071fe:	f003 0303 	and.w	r3, r3, #3
 8007202:	2b00      	cmp	r3, #0
 8007204:	d018      	beq.n	8007238 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007206:	4b67      	ldr	r3, [pc, #412]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007208:	68db      	ldr	r3, [r3, #12]
 800720a:	f003 0203 	and.w	r2, r3, #3
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	429a      	cmp	r2, r3
 8007214:	d10d      	bne.n	8007232 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
       ||
 800721a:	2b00      	cmp	r3, #0
 800721c:	d009      	beq.n	8007232 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800721e:	4b61      	ldr	r3, [pc, #388]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007220:	68db      	ldr	r3, [r3, #12]
 8007222:	091b      	lsrs	r3, r3, #4
 8007224:	f003 0307 	and.w	r3, r3, #7
 8007228:	1c5a      	adds	r2, r3, #1
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	685b      	ldr	r3, [r3, #4]
       ||
 800722e:	429a      	cmp	r2, r3
 8007230:	d047      	beq.n	80072c2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	73fb      	strb	r3, [r7, #15]
 8007236:	e044      	b.n	80072c2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	2b03      	cmp	r3, #3
 800723e:	d018      	beq.n	8007272 <RCCEx_PLLSAI2_Config+0x86>
 8007240:	2b03      	cmp	r3, #3
 8007242:	d825      	bhi.n	8007290 <RCCEx_PLLSAI2_Config+0xa4>
 8007244:	2b01      	cmp	r3, #1
 8007246:	d002      	beq.n	800724e <RCCEx_PLLSAI2_Config+0x62>
 8007248:	2b02      	cmp	r3, #2
 800724a:	d009      	beq.n	8007260 <RCCEx_PLLSAI2_Config+0x74>
 800724c:	e020      	b.n	8007290 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800724e:	4b55      	ldr	r3, [pc, #340]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f003 0302 	and.w	r3, r3, #2
 8007256:	2b00      	cmp	r3, #0
 8007258:	d11d      	bne.n	8007296 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800725e:	e01a      	b.n	8007296 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007260:	4b50      	ldr	r3, [pc, #320]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007268:	2b00      	cmp	r3, #0
 800726a:	d116      	bne.n	800729a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800726c:	2301      	movs	r3, #1
 800726e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007270:	e013      	b.n	800729a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007272:	4b4c      	ldr	r3, [pc, #304]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800727a:	2b00      	cmp	r3, #0
 800727c:	d10f      	bne.n	800729e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800727e:	4b49      	ldr	r3, [pc, #292]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007286:	2b00      	cmp	r3, #0
 8007288:	d109      	bne.n	800729e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800728e:	e006      	b.n	800729e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	73fb      	strb	r3, [r7, #15]
      break;
 8007294:	e004      	b.n	80072a0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007296:	bf00      	nop
 8007298:	e002      	b.n	80072a0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800729a:	bf00      	nop
 800729c:	e000      	b.n	80072a0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800729e:	bf00      	nop
    }

    if(status == HAL_OK)
 80072a0:	7bfb      	ldrb	r3, [r7, #15]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d10d      	bne.n	80072c2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80072a6:	4b3f      	ldr	r3, [pc, #252]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6819      	ldr	r1, [r3, #0]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	3b01      	subs	r3, #1
 80072b8:	011b      	lsls	r3, r3, #4
 80072ba:	430b      	orrs	r3, r1
 80072bc:	4939      	ldr	r1, [pc, #228]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80072be:	4313      	orrs	r3, r2
 80072c0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80072c2:	7bfb      	ldrb	r3, [r7, #15]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d167      	bne.n	8007398 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80072c8:	4b36      	ldr	r3, [pc, #216]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	4a35      	ldr	r2, [pc, #212]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80072ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80072d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072d4:	f7fb fcba 	bl	8002c4c <HAL_GetTick>
 80072d8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80072da:	e009      	b.n	80072f0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80072dc:	f7fb fcb6 	bl	8002c4c <HAL_GetTick>
 80072e0:	4602      	mov	r2, r0
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	1ad3      	subs	r3, r2, r3
 80072e6:	2b02      	cmp	r3, #2
 80072e8:	d902      	bls.n	80072f0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80072ea:	2303      	movs	r3, #3
 80072ec:	73fb      	strb	r3, [r7, #15]
        break;
 80072ee:	e005      	b.n	80072fc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80072f0:	4b2c      	ldr	r3, [pc, #176]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d1ef      	bne.n	80072dc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80072fc:	7bfb      	ldrb	r3, [r7, #15]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d14a      	bne.n	8007398 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d111      	bne.n	800732c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007308:	4b26      	ldr	r3, [pc, #152]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800730a:	695b      	ldr	r3, [r3, #20]
 800730c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007310:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	6892      	ldr	r2, [r2, #8]
 8007318:	0211      	lsls	r1, r2, #8
 800731a:	687a      	ldr	r2, [r7, #4]
 800731c:	68d2      	ldr	r2, [r2, #12]
 800731e:	0912      	lsrs	r2, r2, #4
 8007320:	0452      	lsls	r2, r2, #17
 8007322:	430a      	orrs	r2, r1
 8007324:	491f      	ldr	r1, [pc, #124]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007326:	4313      	orrs	r3, r2
 8007328:	614b      	str	r3, [r1, #20]
 800732a:	e011      	b.n	8007350 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800732c:	4b1d      	ldr	r3, [pc, #116]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800732e:	695b      	ldr	r3, [r3, #20]
 8007330:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007334:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007338:	687a      	ldr	r2, [r7, #4]
 800733a:	6892      	ldr	r2, [r2, #8]
 800733c:	0211      	lsls	r1, r2, #8
 800733e:	687a      	ldr	r2, [r7, #4]
 8007340:	6912      	ldr	r2, [r2, #16]
 8007342:	0852      	lsrs	r2, r2, #1
 8007344:	3a01      	subs	r2, #1
 8007346:	0652      	lsls	r2, r2, #25
 8007348:	430a      	orrs	r2, r1
 800734a:	4916      	ldr	r1, [pc, #88]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800734c:	4313      	orrs	r3, r2
 800734e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007350:	4b14      	ldr	r3, [pc, #80]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	4a13      	ldr	r2, [pc, #76]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007356:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800735a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800735c:	f7fb fc76 	bl	8002c4c <HAL_GetTick>
 8007360:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007362:	e009      	b.n	8007378 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007364:	f7fb fc72 	bl	8002c4c <HAL_GetTick>
 8007368:	4602      	mov	r2, r0
 800736a:	68bb      	ldr	r3, [r7, #8]
 800736c:	1ad3      	subs	r3, r2, r3
 800736e:	2b02      	cmp	r3, #2
 8007370:	d902      	bls.n	8007378 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8007372:	2303      	movs	r3, #3
 8007374:	73fb      	strb	r3, [r7, #15]
          break;
 8007376:	e005      	b.n	8007384 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007378:	4b0a      	ldr	r3, [pc, #40]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007380:	2b00      	cmp	r3, #0
 8007382:	d0ef      	beq.n	8007364 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007384:	7bfb      	ldrb	r3, [r7, #15]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d106      	bne.n	8007398 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800738a:	4b06      	ldr	r3, [pc, #24]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800738c:	695a      	ldr	r2, [r3, #20]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	695b      	ldr	r3, [r3, #20]
 8007392:	4904      	ldr	r1, [pc, #16]	@ (80073a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007394:	4313      	orrs	r3, r2
 8007396:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007398:	7bfb      	ldrb	r3, [r7, #15]
}
 800739a:	4618      	mov	r0, r3
 800739c:	3710      	adds	r7, #16
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}
 80073a2:	bf00      	nop
 80073a4:	40021000 	.word	0x40021000

080073a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b082      	sub	sp, #8
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d101      	bne.n	80073ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80073b6:	2301      	movs	r3, #1
 80073b8:	e049      	b.n	800744e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d106      	bne.n	80073d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2200      	movs	r2, #0
 80073ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f7fb f9e8 	bl	80027a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2202      	movs	r2, #2
 80073d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681a      	ldr	r2, [r3, #0]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	3304      	adds	r3, #4
 80073e4:	4619      	mov	r1, r3
 80073e6:	4610      	mov	r0, r2
 80073e8:	f000 fc16 	bl	8007c18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2201      	movs	r2, #1
 80073f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2201      	movs	r2, #1
 80073f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2201      	movs	r2, #1
 8007408:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2201      	movs	r2, #1
 8007410:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2201      	movs	r2, #1
 8007418:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2201      	movs	r2, #1
 8007420:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2201      	movs	r2, #1
 8007430:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2201      	movs	r2, #1
 8007438:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2201      	movs	r2, #1
 8007440:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2201      	movs	r2, #1
 8007448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800744c:	2300      	movs	r3, #0
}
 800744e:	4618      	mov	r0, r3
 8007450:	3708      	adds	r7, #8
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}
	...

08007458 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007458:	b480      	push	{r7}
 800745a:	b085      	sub	sp, #20
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007466:	b2db      	uxtb	r3, r3
 8007468:	2b01      	cmp	r3, #1
 800746a:	d001      	beq.n	8007470 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	e047      	b.n	8007500 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2202      	movs	r2, #2
 8007474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a23      	ldr	r2, [pc, #140]	@ (800750c <HAL_TIM_Base_Start+0xb4>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d01d      	beq.n	80074be <HAL_TIM_Base_Start+0x66>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800748a:	d018      	beq.n	80074be <HAL_TIM_Base_Start+0x66>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a1f      	ldr	r2, [pc, #124]	@ (8007510 <HAL_TIM_Base_Start+0xb8>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d013      	beq.n	80074be <HAL_TIM_Base_Start+0x66>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a1e      	ldr	r2, [pc, #120]	@ (8007514 <HAL_TIM_Base_Start+0xbc>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d00e      	beq.n	80074be <HAL_TIM_Base_Start+0x66>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a1c      	ldr	r2, [pc, #112]	@ (8007518 <HAL_TIM_Base_Start+0xc0>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d009      	beq.n	80074be <HAL_TIM_Base_Start+0x66>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a1b      	ldr	r2, [pc, #108]	@ (800751c <HAL_TIM_Base_Start+0xc4>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d004      	beq.n	80074be <HAL_TIM_Base_Start+0x66>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4a19      	ldr	r2, [pc, #100]	@ (8007520 <HAL_TIM_Base_Start+0xc8>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d115      	bne.n	80074ea <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	689a      	ldr	r2, [r3, #8]
 80074c4:	4b17      	ldr	r3, [pc, #92]	@ (8007524 <HAL_TIM_Base_Start+0xcc>)
 80074c6:	4013      	ands	r3, r2
 80074c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2b06      	cmp	r3, #6
 80074ce:	d015      	beq.n	80074fc <HAL_TIM_Base_Start+0xa4>
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074d6:	d011      	beq.n	80074fc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	681a      	ldr	r2, [r3, #0]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f042 0201 	orr.w	r2, r2, #1
 80074e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074e8:	e008      	b.n	80074fc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	681a      	ldr	r2, [r3, #0]
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f042 0201 	orr.w	r2, r2, #1
 80074f8:	601a      	str	r2, [r3, #0]
 80074fa:	e000      	b.n	80074fe <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074fc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80074fe:	2300      	movs	r3, #0
}
 8007500:	4618      	mov	r0, r3
 8007502:	3714      	adds	r7, #20
 8007504:	46bd      	mov	sp, r7
 8007506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750a:	4770      	bx	lr
 800750c:	40012c00 	.word	0x40012c00
 8007510:	40000400 	.word	0x40000400
 8007514:	40000800 	.word	0x40000800
 8007518:	40000c00 	.word	0x40000c00
 800751c:	40013400 	.word	0x40013400
 8007520:	40014000 	.word	0x40014000
 8007524:	00010007 	.word	0x00010007

08007528 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b082      	sub	sp, #8
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d101      	bne.n	800753a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007536:	2301      	movs	r3, #1
 8007538:	e049      	b.n	80075ce <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007540:	b2db      	uxtb	r3, r3
 8007542:	2b00      	cmp	r3, #0
 8007544:	d106      	bne.n	8007554 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2200      	movs	r2, #0
 800754a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 f841 	bl	80075d6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2202      	movs	r2, #2
 8007558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681a      	ldr	r2, [r3, #0]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	3304      	adds	r3, #4
 8007564:	4619      	mov	r1, r3
 8007566:	4610      	mov	r0, r2
 8007568:	f000 fb56 	bl	8007c18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2201      	movs	r2, #1
 8007570:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2201      	movs	r2, #1
 8007578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2201      	movs	r2, #1
 8007580:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2201      	movs	r2, #1
 8007588:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2201      	movs	r2, #1
 8007590:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2201      	movs	r2, #1
 8007598:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2201      	movs	r2, #1
 80075a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2201      	movs	r2, #1
 80075a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2201      	movs	r2, #1
 80075b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2201      	movs	r2, #1
 80075b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2201      	movs	r2, #1
 80075c0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2201      	movs	r2, #1
 80075c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80075cc:	2300      	movs	r3, #0
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3708      	adds	r7, #8
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}

080075d6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80075d6:	b480      	push	{r7}
 80075d8:	b083      	sub	sp, #12
 80075da:	af00      	add	r7, sp, #0
 80075dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80075de:	bf00      	nop
 80075e0:	370c      	adds	r7, #12
 80075e2:	46bd      	mov	sp, r7
 80075e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e8:	4770      	bx	lr

080075ea <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80075ea:	b580      	push	{r7, lr}
 80075ec:	b084      	sub	sp, #16
 80075ee:	af00      	add	r7, sp, #0
 80075f0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	68db      	ldr	r3, [r3, #12]
 80075f8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	691b      	ldr	r3, [r3, #16]
 8007600:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	f003 0302 	and.w	r3, r3, #2
 8007608:	2b00      	cmp	r3, #0
 800760a:	d020      	beq.n	800764e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f003 0302 	and.w	r3, r3, #2
 8007612:	2b00      	cmp	r3, #0
 8007614:	d01b      	beq.n	800764e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f06f 0202 	mvn.w	r2, #2
 800761e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2201      	movs	r2, #1
 8007624:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	699b      	ldr	r3, [r3, #24]
 800762c:	f003 0303 	and.w	r3, r3, #3
 8007630:	2b00      	cmp	r3, #0
 8007632:	d003      	beq.n	800763c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f000 fad0 	bl	8007bda <HAL_TIM_IC_CaptureCallback>
 800763a:	e005      	b.n	8007648 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f000 fac2 	bl	8007bc6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f000 fad3 	bl	8007bee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2200      	movs	r2, #0
 800764c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	f003 0304 	and.w	r3, r3, #4
 8007654:	2b00      	cmp	r3, #0
 8007656:	d020      	beq.n	800769a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	f003 0304 	and.w	r3, r3, #4
 800765e:	2b00      	cmp	r3, #0
 8007660:	d01b      	beq.n	800769a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f06f 0204 	mvn.w	r2, #4
 800766a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2202      	movs	r2, #2
 8007670:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	699b      	ldr	r3, [r3, #24]
 8007678:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800767c:	2b00      	cmp	r3, #0
 800767e:	d003      	beq.n	8007688 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f000 faaa 	bl	8007bda <HAL_TIM_IC_CaptureCallback>
 8007686:	e005      	b.n	8007694 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f000 fa9c 	bl	8007bc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f000 faad 	bl	8007bee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2200      	movs	r2, #0
 8007698:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	f003 0308 	and.w	r3, r3, #8
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d020      	beq.n	80076e6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	f003 0308 	and.w	r3, r3, #8
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d01b      	beq.n	80076e6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f06f 0208 	mvn.w	r2, #8
 80076b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2204      	movs	r2, #4
 80076bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	69db      	ldr	r3, [r3, #28]
 80076c4:	f003 0303 	and.w	r3, r3, #3
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d003      	beq.n	80076d4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076cc:	6878      	ldr	r0, [r7, #4]
 80076ce:	f000 fa84 	bl	8007bda <HAL_TIM_IC_CaptureCallback>
 80076d2:	e005      	b.n	80076e0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f000 fa76 	bl	8007bc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f000 fa87 	bl	8007bee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	f003 0310 	and.w	r3, r3, #16
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d020      	beq.n	8007732 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f003 0310 	and.w	r3, r3, #16
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d01b      	beq.n	8007732 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f06f 0210 	mvn.w	r2, #16
 8007702:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2208      	movs	r2, #8
 8007708:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	69db      	ldr	r3, [r3, #28]
 8007710:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007714:	2b00      	cmp	r3, #0
 8007716:	d003      	beq.n	8007720 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f000 fa5e 	bl	8007bda <HAL_TIM_IC_CaptureCallback>
 800771e:	e005      	b.n	800772c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007720:	6878      	ldr	r0, [r7, #4]
 8007722:	f000 fa50 	bl	8007bc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f000 fa61 	bl	8007bee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2200      	movs	r2, #0
 8007730:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	f003 0301 	and.w	r3, r3, #1
 8007738:	2b00      	cmp	r3, #0
 800773a:	d00c      	beq.n	8007756 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	f003 0301 	and.w	r3, r3, #1
 8007742:	2b00      	cmp	r3, #0
 8007744:	d007      	beq.n	8007756 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f06f 0201 	mvn.w	r2, #1
 800774e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f000 fa2e 	bl	8007bb2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800775c:	2b00      	cmp	r3, #0
 800775e:	d104      	bne.n	800776a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007766:	2b00      	cmp	r3, #0
 8007768:	d00c      	beq.n	8007784 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007770:	2b00      	cmp	r3, #0
 8007772:	d007      	beq.n	8007784 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800777c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f000 fef2 	bl	8008568 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800778a:	2b00      	cmp	r3, #0
 800778c:	d00c      	beq.n	80077a8 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007794:	2b00      	cmp	r3, #0
 8007796:	d007      	beq.n	80077a8 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80077a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f000 feea 	bl	800857c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d00c      	beq.n	80077cc <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d007      	beq.n	80077cc <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80077c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 fa1b 	bl	8007c02 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	f003 0320 	and.w	r3, r3, #32
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d00c      	beq.n	80077f0 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	f003 0320 	and.w	r3, r3, #32
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d007      	beq.n	80077f0 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f06f 0220 	mvn.w	r2, #32
 80077e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f000 feb2 	bl	8008554 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80077f0:	bf00      	nop
 80077f2:	3710      	adds	r7, #16
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}

080077f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b086      	sub	sp, #24
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	60f8      	str	r0, [r7, #12]
 8007800:	60b9      	str	r1, [r7, #8]
 8007802:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007804:	2300      	movs	r3, #0
 8007806:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800780e:	2b01      	cmp	r3, #1
 8007810:	d101      	bne.n	8007816 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007812:	2302      	movs	r3, #2
 8007814:	e0ff      	b.n	8007a16 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2201      	movs	r2, #1
 800781a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2b14      	cmp	r3, #20
 8007822:	f200 80f0 	bhi.w	8007a06 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007826:	a201      	add	r2, pc, #4	@ (adr r2, 800782c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800782c:	08007881 	.word	0x08007881
 8007830:	08007a07 	.word	0x08007a07
 8007834:	08007a07 	.word	0x08007a07
 8007838:	08007a07 	.word	0x08007a07
 800783c:	080078c1 	.word	0x080078c1
 8007840:	08007a07 	.word	0x08007a07
 8007844:	08007a07 	.word	0x08007a07
 8007848:	08007a07 	.word	0x08007a07
 800784c:	08007903 	.word	0x08007903
 8007850:	08007a07 	.word	0x08007a07
 8007854:	08007a07 	.word	0x08007a07
 8007858:	08007a07 	.word	0x08007a07
 800785c:	08007943 	.word	0x08007943
 8007860:	08007a07 	.word	0x08007a07
 8007864:	08007a07 	.word	0x08007a07
 8007868:	08007a07 	.word	0x08007a07
 800786c:	08007985 	.word	0x08007985
 8007870:	08007a07 	.word	0x08007a07
 8007874:	08007a07 	.word	0x08007a07
 8007878:	08007a07 	.word	0x08007a07
 800787c:	080079c5 	.word	0x080079c5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	68b9      	ldr	r1, [r7, #8]
 8007886:	4618      	mov	r0, r3
 8007888:	f000 fa6c 	bl	8007d64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	699a      	ldr	r2, [r3, #24]
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f042 0208 	orr.w	r2, r2, #8
 800789a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	699a      	ldr	r2, [r3, #24]
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f022 0204 	bic.w	r2, r2, #4
 80078aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	6999      	ldr	r1, [r3, #24]
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	691a      	ldr	r2, [r3, #16]
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	430a      	orrs	r2, r1
 80078bc:	619a      	str	r2, [r3, #24]
      break;
 80078be:	e0a5      	b.n	8007a0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	68b9      	ldr	r1, [r7, #8]
 80078c6:	4618      	mov	r0, r3
 80078c8:	f000 fadc 	bl	8007e84 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	699a      	ldr	r2, [r3, #24]
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80078da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	699a      	ldr	r2, [r3, #24]
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80078ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	6999      	ldr	r1, [r3, #24]
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	691b      	ldr	r3, [r3, #16]
 80078f6:	021a      	lsls	r2, r3, #8
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	430a      	orrs	r2, r1
 80078fe:	619a      	str	r2, [r3, #24]
      break;
 8007900:	e084      	b.n	8007a0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	68b9      	ldr	r1, [r7, #8]
 8007908:	4618      	mov	r0, r3
 800790a:	f000 fb45 	bl	8007f98 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	69da      	ldr	r2, [r3, #28]
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f042 0208 	orr.w	r2, r2, #8
 800791c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	69da      	ldr	r2, [r3, #28]
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f022 0204 	bic.w	r2, r2, #4
 800792c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	69d9      	ldr	r1, [r3, #28]
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	691a      	ldr	r2, [r3, #16]
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	430a      	orrs	r2, r1
 800793e:	61da      	str	r2, [r3, #28]
      break;
 8007940:	e064      	b.n	8007a0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	68b9      	ldr	r1, [r7, #8]
 8007948:	4618      	mov	r0, r3
 800794a:	f000 fbad 	bl	80080a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	69da      	ldr	r2, [r3, #28]
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800795c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	69da      	ldr	r2, [r3, #28]
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800796c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	69d9      	ldr	r1, [r3, #28]
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	691b      	ldr	r3, [r3, #16]
 8007978:	021a      	lsls	r2, r3, #8
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	430a      	orrs	r2, r1
 8007980:	61da      	str	r2, [r3, #28]
      break;
 8007982:	e043      	b.n	8007a0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	68b9      	ldr	r1, [r7, #8]
 800798a:	4618      	mov	r0, r3
 800798c:	f000 fbf6 	bl	800817c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f042 0208 	orr.w	r2, r2, #8
 800799e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f022 0204 	bic.w	r2, r2, #4
 80079ae:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	691a      	ldr	r2, [r3, #16]
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	430a      	orrs	r2, r1
 80079c0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80079c2:	e023      	b.n	8007a0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	68b9      	ldr	r1, [r7, #8]
 80079ca:	4618      	mov	r0, r3
 80079cc:	f000 fc3a 	bl	8008244 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80079de:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80079ee:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80079f6:	68bb      	ldr	r3, [r7, #8]
 80079f8:	691b      	ldr	r3, [r3, #16]
 80079fa:	021a      	lsls	r2, r3, #8
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	430a      	orrs	r2, r1
 8007a02:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007a04:	e002      	b.n	8007a0c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	75fb      	strb	r3, [r7, #23]
      break;
 8007a0a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	2200      	movs	r2, #0
 8007a10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007a14:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3718      	adds	r7, #24
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}
 8007a1e:	bf00      	nop

08007a20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b084      	sub	sp, #16
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
 8007a28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a34:	2b01      	cmp	r3, #1
 8007a36:	d101      	bne.n	8007a3c <HAL_TIM_ConfigClockSource+0x1c>
 8007a38:	2302      	movs	r3, #2
 8007a3a:	e0b6      	b.n	8007baa <HAL_TIM_ConfigClockSource+0x18a>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2201      	movs	r2, #1
 8007a40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2202      	movs	r2, #2
 8007a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	689b      	ldr	r3, [r3, #8]
 8007a52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a5a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007a5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007a66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	68ba      	ldr	r2, [r7, #8]
 8007a6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a78:	d03e      	beq.n	8007af8 <HAL_TIM_ConfigClockSource+0xd8>
 8007a7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a7e:	f200 8087 	bhi.w	8007b90 <HAL_TIM_ConfigClockSource+0x170>
 8007a82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a86:	f000 8086 	beq.w	8007b96 <HAL_TIM_ConfigClockSource+0x176>
 8007a8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a8e:	d87f      	bhi.n	8007b90 <HAL_TIM_ConfigClockSource+0x170>
 8007a90:	2b70      	cmp	r3, #112	@ 0x70
 8007a92:	d01a      	beq.n	8007aca <HAL_TIM_ConfigClockSource+0xaa>
 8007a94:	2b70      	cmp	r3, #112	@ 0x70
 8007a96:	d87b      	bhi.n	8007b90 <HAL_TIM_ConfigClockSource+0x170>
 8007a98:	2b60      	cmp	r3, #96	@ 0x60
 8007a9a:	d050      	beq.n	8007b3e <HAL_TIM_ConfigClockSource+0x11e>
 8007a9c:	2b60      	cmp	r3, #96	@ 0x60
 8007a9e:	d877      	bhi.n	8007b90 <HAL_TIM_ConfigClockSource+0x170>
 8007aa0:	2b50      	cmp	r3, #80	@ 0x50
 8007aa2:	d03c      	beq.n	8007b1e <HAL_TIM_ConfigClockSource+0xfe>
 8007aa4:	2b50      	cmp	r3, #80	@ 0x50
 8007aa6:	d873      	bhi.n	8007b90 <HAL_TIM_ConfigClockSource+0x170>
 8007aa8:	2b40      	cmp	r3, #64	@ 0x40
 8007aaa:	d058      	beq.n	8007b5e <HAL_TIM_ConfigClockSource+0x13e>
 8007aac:	2b40      	cmp	r3, #64	@ 0x40
 8007aae:	d86f      	bhi.n	8007b90 <HAL_TIM_ConfigClockSource+0x170>
 8007ab0:	2b30      	cmp	r3, #48	@ 0x30
 8007ab2:	d064      	beq.n	8007b7e <HAL_TIM_ConfigClockSource+0x15e>
 8007ab4:	2b30      	cmp	r3, #48	@ 0x30
 8007ab6:	d86b      	bhi.n	8007b90 <HAL_TIM_ConfigClockSource+0x170>
 8007ab8:	2b20      	cmp	r3, #32
 8007aba:	d060      	beq.n	8007b7e <HAL_TIM_ConfigClockSource+0x15e>
 8007abc:	2b20      	cmp	r3, #32
 8007abe:	d867      	bhi.n	8007b90 <HAL_TIM_ConfigClockSource+0x170>
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d05c      	beq.n	8007b7e <HAL_TIM_ConfigClockSource+0x15e>
 8007ac4:	2b10      	cmp	r3, #16
 8007ac6:	d05a      	beq.n	8007b7e <HAL_TIM_ConfigClockSource+0x15e>
 8007ac8:	e062      	b.n	8007b90 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007ada:	f000 fc93 	bl	8008404 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	689b      	ldr	r3, [r3, #8]
 8007ae4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007aec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	68ba      	ldr	r2, [r7, #8]
 8007af4:	609a      	str	r2, [r3, #8]
      break;
 8007af6:	e04f      	b.n	8007b98 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007b08:	f000 fc7c 	bl	8008404 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	689a      	ldr	r2, [r3, #8]
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007b1a:	609a      	str	r2, [r3, #8]
      break;
 8007b1c:	e03c      	b.n	8007b98 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b2a:	461a      	mov	r2, r3
 8007b2c:	f000 fbf0 	bl	8008310 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	2150      	movs	r1, #80	@ 0x50
 8007b36:	4618      	mov	r0, r3
 8007b38:	f000 fc49 	bl	80083ce <TIM_ITRx_SetConfig>
      break;
 8007b3c:	e02c      	b.n	8007b98 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007b4a:	461a      	mov	r2, r3
 8007b4c:	f000 fc0f 	bl	800836e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	2160      	movs	r1, #96	@ 0x60
 8007b56:	4618      	mov	r0, r3
 8007b58:	f000 fc39 	bl	80083ce <TIM_ITRx_SetConfig>
      break;
 8007b5c:	e01c      	b.n	8007b98 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b6a:	461a      	mov	r2, r3
 8007b6c:	f000 fbd0 	bl	8008310 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	2140      	movs	r1, #64	@ 0x40
 8007b76:	4618      	mov	r0, r3
 8007b78:	f000 fc29 	bl	80083ce <TIM_ITRx_SetConfig>
      break;
 8007b7c:	e00c      	b.n	8007b98 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681a      	ldr	r2, [r3, #0]
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4619      	mov	r1, r3
 8007b88:	4610      	mov	r0, r2
 8007b8a:	f000 fc20 	bl	80083ce <TIM_ITRx_SetConfig>
      break;
 8007b8e:	e003      	b.n	8007b98 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007b90:	2301      	movs	r3, #1
 8007b92:	73fb      	strb	r3, [r7, #15]
      break;
 8007b94:	e000      	b.n	8007b98 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007b96:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3710      	adds	r7, #16
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}

08007bb2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007bb2:	b480      	push	{r7}
 8007bb4:	b083      	sub	sp, #12
 8007bb6:	af00      	add	r7, sp, #0
 8007bb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007bba:	bf00      	nop
 8007bbc:	370c      	adds	r7, #12
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc4:	4770      	bx	lr

08007bc6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007bc6:	b480      	push	{r7}
 8007bc8:	b083      	sub	sp, #12
 8007bca:	af00      	add	r7, sp, #0
 8007bcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007bce:	bf00      	nop
 8007bd0:	370c      	adds	r7, #12
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd8:	4770      	bx	lr

08007bda <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007bda:	b480      	push	{r7}
 8007bdc:	b083      	sub	sp, #12
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007be2:	bf00      	nop
 8007be4:	370c      	adds	r7, #12
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr

08007bee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007bee:	b480      	push	{r7}
 8007bf0:	b083      	sub	sp, #12
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007bf6:	bf00      	nop
 8007bf8:	370c      	adds	r7, #12
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr

08007c02 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007c02:	b480      	push	{r7}
 8007c04:	b083      	sub	sp, #12
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007c0a:	bf00      	nop
 8007c0c:	370c      	adds	r7, #12
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c14:	4770      	bx	lr
	...

08007c18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b085      	sub	sp, #20
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
 8007c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	4a46      	ldr	r2, [pc, #280]	@ (8007d44 <TIM_Base_SetConfig+0x12c>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d013      	beq.n	8007c58 <TIM_Base_SetConfig+0x40>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c36:	d00f      	beq.n	8007c58 <TIM_Base_SetConfig+0x40>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	4a43      	ldr	r2, [pc, #268]	@ (8007d48 <TIM_Base_SetConfig+0x130>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d00b      	beq.n	8007c58 <TIM_Base_SetConfig+0x40>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	4a42      	ldr	r2, [pc, #264]	@ (8007d4c <TIM_Base_SetConfig+0x134>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d007      	beq.n	8007c58 <TIM_Base_SetConfig+0x40>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	4a41      	ldr	r2, [pc, #260]	@ (8007d50 <TIM_Base_SetConfig+0x138>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d003      	beq.n	8007c58 <TIM_Base_SetConfig+0x40>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a40      	ldr	r2, [pc, #256]	@ (8007d54 <TIM_Base_SetConfig+0x13c>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d108      	bne.n	8007c6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	685b      	ldr	r3, [r3, #4]
 8007c64:	68fa      	ldr	r2, [r7, #12]
 8007c66:	4313      	orrs	r3, r2
 8007c68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	4a35      	ldr	r2, [pc, #212]	@ (8007d44 <TIM_Base_SetConfig+0x12c>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d01f      	beq.n	8007cb2 <TIM_Base_SetConfig+0x9a>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c78:	d01b      	beq.n	8007cb2 <TIM_Base_SetConfig+0x9a>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	4a32      	ldr	r2, [pc, #200]	@ (8007d48 <TIM_Base_SetConfig+0x130>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d017      	beq.n	8007cb2 <TIM_Base_SetConfig+0x9a>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	4a31      	ldr	r2, [pc, #196]	@ (8007d4c <TIM_Base_SetConfig+0x134>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d013      	beq.n	8007cb2 <TIM_Base_SetConfig+0x9a>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	4a30      	ldr	r2, [pc, #192]	@ (8007d50 <TIM_Base_SetConfig+0x138>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d00f      	beq.n	8007cb2 <TIM_Base_SetConfig+0x9a>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	4a2f      	ldr	r2, [pc, #188]	@ (8007d54 <TIM_Base_SetConfig+0x13c>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d00b      	beq.n	8007cb2 <TIM_Base_SetConfig+0x9a>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	4a2e      	ldr	r2, [pc, #184]	@ (8007d58 <TIM_Base_SetConfig+0x140>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d007      	beq.n	8007cb2 <TIM_Base_SetConfig+0x9a>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	4a2d      	ldr	r2, [pc, #180]	@ (8007d5c <TIM_Base_SetConfig+0x144>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d003      	beq.n	8007cb2 <TIM_Base_SetConfig+0x9a>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	4a2c      	ldr	r2, [pc, #176]	@ (8007d60 <TIM_Base_SetConfig+0x148>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d108      	bne.n	8007cc4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007cb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	68db      	ldr	r3, [r3, #12]
 8007cbe:	68fa      	ldr	r2, [r7, #12]
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	695b      	ldr	r3, [r3, #20]
 8007cce:	4313      	orrs	r3, r2
 8007cd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	68fa      	ldr	r2, [r7, #12]
 8007cd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	689a      	ldr	r2, [r3, #8]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	681a      	ldr	r2, [r3, #0]
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	4a16      	ldr	r2, [pc, #88]	@ (8007d44 <TIM_Base_SetConfig+0x12c>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d00f      	beq.n	8007d10 <TIM_Base_SetConfig+0xf8>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	4a18      	ldr	r2, [pc, #96]	@ (8007d54 <TIM_Base_SetConfig+0x13c>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d00b      	beq.n	8007d10 <TIM_Base_SetConfig+0xf8>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	4a17      	ldr	r2, [pc, #92]	@ (8007d58 <TIM_Base_SetConfig+0x140>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d007      	beq.n	8007d10 <TIM_Base_SetConfig+0xf8>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	4a16      	ldr	r2, [pc, #88]	@ (8007d5c <TIM_Base_SetConfig+0x144>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d003      	beq.n	8007d10 <TIM_Base_SetConfig+0xf8>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	4a15      	ldr	r2, [pc, #84]	@ (8007d60 <TIM_Base_SetConfig+0x148>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d103      	bne.n	8007d18 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	691a      	ldr	r2, [r3, #16]
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	691b      	ldr	r3, [r3, #16]
 8007d22:	f003 0301 	and.w	r3, r3, #1
 8007d26:	2b01      	cmp	r3, #1
 8007d28:	d105      	bne.n	8007d36 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	691b      	ldr	r3, [r3, #16]
 8007d2e:	f023 0201 	bic.w	r2, r3, #1
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	611a      	str	r2, [r3, #16]
  }
}
 8007d36:	bf00      	nop
 8007d38:	3714      	adds	r7, #20
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr
 8007d42:	bf00      	nop
 8007d44:	40012c00 	.word	0x40012c00
 8007d48:	40000400 	.word	0x40000400
 8007d4c:	40000800 	.word	0x40000800
 8007d50:	40000c00 	.word	0x40000c00
 8007d54:	40013400 	.word	0x40013400
 8007d58:	40014000 	.word	0x40014000
 8007d5c:	40014400 	.word	0x40014400
 8007d60:	40014800 	.word	0x40014800

08007d64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b087      	sub	sp, #28
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
 8007d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6a1b      	ldr	r3, [r3, #32]
 8007d72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6a1b      	ldr	r3, [r3, #32]
 8007d78:	f023 0201 	bic.w	r2, r3, #1
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	699b      	ldr	r3, [r3, #24]
 8007d8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	f023 0303 	bic.w	r3, r3, #3
 8007d9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	68fa      	ldr	r2, [r7, #12]
 8007da6:	4313      	orrs	r3, r2
 8007da8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007daa:	697b      	ldr	r3, [r7, #20]
 8007dac:	f023 0302 	bic.w	r3, r3, #2
 8007db0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	689b      	ldr	r3, [r3, #8]
 8007db6:	697a      	ldr	r2, [r7, #20]
 8007db8:	4313      	orrs	r3, r2
 8007dba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	4a2c      	ldr	r2, [pc, #176]	@ (8007e70 <TIM_OC1_SetConfig+0x10c>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d00f      	beq.n	8007de4 <TIM_OC1_SetConfig+0x80>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	4a2b      	ldr	r2, [pc, #172]	@ (8007e74 <TIM_OC1_SetConfig+0x110>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d00b      	beq.n	8007de4 <TIM_OC1_SetConfig+0x80>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	4a2a      	ldr	r2, [pc, #168]	@ (8007e78 <TIM_OC1_SetConfig+0x114>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d007      	beq.n	8007de4 <TIM_OC1_SetConfig+0x80>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	4a29      	ldr	r2, [pc, #164]	@ (8007e7c <TIM_OC1_SetConfig+0x118>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d003      	beq.n	8007de4 <TIM_OC1_SetConfig+0x80>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	4a28      	ldr	r2, [pc, #160]	@ (8007e80 <TIM_OC1_SetConfig+0x11c>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d10c      	bne.n	8007dfe <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007de4:	697b      	ldr	r3, [r7, #20]
 8007de6:	f023 0308 	bic.w	r3, r3, #8
 8007dea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	68db      	ldr	r3, [r3, #12]
 8007df0:	697a      	ldr	r2, [r7, #20]
 8007df2:	4313      	orrs	r3, r2
 8007df4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	f023 0304 	bic.w	r3, r3, #4
 8007dfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	4a1b      	ldr	r2, [pc, #108]	@ (8007e70 <TIM_OC1_SetConfig+0x10c>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d00f      	beq.n	8007e26 <TIM_OC1_SetConfig+0xc2>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	4a1a      	ldr	r2, [pc, #104]	@ (8007e74 <TIM_OC1_SetConfig+0x110>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d00b      	beq.n	8007e26 <TIM_OC1_SetConfig+0xc2>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	4a19      	ldr	r2, [pc, #100]	@ (8007e78 <TIM_OC1_SetConfig+0x114>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d007      	beq.n	8007e26 <TIM_OC1_SetConfig+0xc2>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	4a18      	ldr	r2, [pc, #96]	@ (8007e7c <TIM_OC1_SetConfig+0x118>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d003      	beq.n	8007e26 <TIM_OC1_SetConfig+0xc2>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	4a17      	ldr	r2, [pc, #92]	@ (8007e80 <TIM_OC1_SetConfig+0x11c>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d111      	bne.n	8007e4a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007e34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	695b      	ldr	r3, [r3, #20]
 8007e3a:	693a      	ldr	r2, [r7, #16]
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	699b      	ldr	r3, [r3, #24]
 8007e44:	693a      	ldr	r2, [r7, #16]
 8007e46:	4313      	orrs	r3, r2
 8007e48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	693a      	ldr	r2, [r7, #16]
 8007e4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	68fa      	ldr	r2, [r7, #12]
 8007e54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	685a      	ldr	r2, [r3, #4]
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	697a      	ldr	r2, [r7, #20]
 8007e62:	621a      	str	r2, [r3, #32]
}
 8007e64:	bf00      	nop
 8007e66:	371c      	adds	r7, #28
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6e:	4770      	bx	lr
 8007e70:	40012c00 	.word	0x40012c00
 8007e74:	40013400 	.word	0x40013400
 8007e78:	40014000 	.word	0x40014000
 8007e7c:	40014400 	.word	0x40014400
 8007e80:	40014800 	.word	0x40014800

08007e84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b087      	sub	sp, #28
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
 8007e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6a1b      	ldr	r3, [r3, #32]
 8007e92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6a1b      	ldr	r3, [r3, #32]
 8007e98:	f023 0210 	bic.w	r2, r3, #16
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	699b      	ldr	r3, [r3, #24]
 8007eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007eb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007eb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ebe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	021b      	lsls	r3, r3, #8
 8007ec6:	68fa      	ldr	r2, [r7, #12]
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ecc:	697b      	ldr	r3, [r7, #20]
 8007ece:	f023 0320 	bic.w	r3, r3, #32
 8007ed2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	689b      	ldr	r3, [r3, #8]
 8007ed8:	011b      	lsls	r3, r3, #4
 8007eda:	697a      	ldr	r2, [r7, #20]
 8007edc:	4313      	orrs	r3, r2
 8007ede:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	4a28      	ldr	r2, [pc, #160]	@ (8007f84 <TIM_OC2_SetConfig+0x100>)
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	d003      	beq.n	8007ef0 <TIM_OC2_SetConfig+0x6c>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	4a27      	ldr	r2, [pc, #156]	@ (8007f88 <TIM_OC2_SetConfig+0x104>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d10d      	bne.n	8007f0c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ef6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	68db      	ldr	r3, [r3, #12]
 8007efc:	011b      	lsls	r3, r3, #4
 8007efe:	697a      	ldr	r2, [r7, #20]
 8007f00:	4313      	orrs	r3, r2
 8007f02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f0a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	4a1d      	ldr	r2, [pc, #116]	@ (8007f84 <TIM_OC2_SetConfig+0x100>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d00f      	beq.n	8007f34 <TIM_OC2_SetConfig+0xb0>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	4a1c      	ldr	r2, [pc, #112]	@ (8007f88 <TIM_OC2_SetConfig+0x104>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d00b      	beq.n	8007f34 <TIM_OC2_SetConfig+0xb0>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	4a1b      	ldr	r2, [pc, #108]	@ (8007f8c <TIM_OC2_SetConfig+0x108>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d007      	beq.n	8007f34 <TIM_OC2_SetConfig+0xb0>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	4a1a      	ldr	r2, [pc, #104]	@ (8007f90 <TIM_OC2_SetConfig+0x10c>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d003      	beq.n	8007f34 <TIM_OC2_SetConfig+0xb0>
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	4a19      	ldr	r2, [pc, #100]	@ (8007f94 <TIM_OC2_SetConfig+0x110>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d113      	bne.n	8007f5c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007f3a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007f42:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	695b      	ldr	r3, [r3, #20]
 8007f48:	009b      	lsls	r3, r3, #2
 8007f4a:	693a      	ldr	r2, [r7, #16]
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	699b      	ldr	r3, [r3, #24]
 8007f54:	009b      	lsls	r3, r3, #2
 8007f56:	693a      	ldr	r2, [r7, #16]
 8007f58:	4313      	orrs	r3, r2
 8007f5a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	693a      	ldr	r2, [r7, #16]
 8007f60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	68fa      	ldr	r2, [r7, #12]
 8007f66:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	685a      	ldr	r2, [r3, #4]
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	697a      	ldr	r2, [r7, #20]
 8007f74:	621a      	str	r2, [r3, #32]
}
 8007f76:	bf00      	nop
 8007f78:	371c      	adds	r7, #28
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr
 8007f82:	bf00      	nop
 8007f84:	40012c00 	.word	0x40012c00
 8007f88:	40013400 	.word	0x40013400
 8007f8c:	40014000 	.word	0x40014000
 8007f90:	40014400 	.word	0x40014400
 8007f94:	40014800 	.word	0x40014800

08007f98 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b087      	sub	sp, #28
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
 8007fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6a1b      	ldr	r3, [r3, #32]
 8007fa6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6a1b      	ldr	r3, [r3, #32]
 8007fac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	685b      	ldr	r3, [r3, #4]
 8007fb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	69db      	ldr	r3, [r3, #28]
 8007fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007fc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	f023 0303 	bic.w	r3, r3, #3
 8007fd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	68fa      	ldr	r2, [r7, #12]
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007fe4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	021b      	lsls	r3, r3, #8
 8007fec:	697a      	ldr	r2, [r7, #20]
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	4a27      	ldr	r2, [pc, #156]	@ (8008094 <TIM_OC3_SetConfig+0xfc>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d003      	beq.n	8008002 <TIM_OC3_SetConfig+0x6a>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	4a26      	ldr	r2, [pc, #152]	@ (8008098 <TIM_OC3_SetConfig+0x100>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d10d      	bne.n	800801e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008008:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	68db      	ldr	r3, [r3, #12]
 800800e:	021b      	lsls	r3, r3, #8
 8008010:	697a      	ldr	r2, [r7, #20]
 8008012:	4313      	orrs	r3, r2
 8008014:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800801c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	4a1c      	ldr	r2, [pc, #112]	@ (8008094 <TIM_OC3_SetConfig+0xfc>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d00f      	beq.n	8008046 <TIM_OC3_SetConfig+0xae>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	4a1b      	ldr	r2, [pc, #108]	@ (8008098 <TIM_OC3_SetConfig+0x100>)
 800802a:	4293      	cmp	r3, r2
 800802c:	d00b      	beq.n	8008046 <TIM_OC3_SetConfig+0xae>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	4a1a      	ldr	r2, [pc, #104]	@ (800809c <TIM_OC3_SetConfig+0x104>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d007      	beq.n	8008046 <TIM_OC3_SetConfig+0xae>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	4a19      	ldr	r2, [pc, #100]	@ (80080a0 <TIM_OC3_SetConfig+0x108>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d003      	beq.n	8008046 <TIM_OC3_SetConfig+0xae>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	4a18      	ldr	r2, [pc, #96]	@ (80080a4 <TIM_OC3_SetConfig+0x10c>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d113      	bne.n	800806e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800804c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008054:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	695b      	ldr	r3, [r3, #20]
 800805a:	011b      	lsls	r3, r3, #4
 800805c:	693a      	ldr	r2, [r7, #16]
 800805e:	4313      	orrs	r3, r2
 8008060:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	699b      	ldr	r3, [r3, #24]
 8008066:	011b      	lsls	r3, r3, #4
 8008068:	693a      	ldr	r2, [r7, #16]
 800806a:	4313      	orrs	r3, r2
 800806c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	693a      	ldr	r2, [r7, #16]
 8008072:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	68fa      	ldr	r2, [r7, #12]
 8008078:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	685a      	ldr	r2, [r3, #4]
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	697a      	ldr	r2, [r7, #20]
 8008086:	621a      	str	r2, [r3, #32]
}
 8008088:	bf00      	nop
 800808a:	371c      	adds	r7, #28
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr
 8008094:	40012c00 	.word	0x40012c00
 8008098:	40013400 	.word	0x40013400
 800809c:	40014000 	.word	0x40014000
 80080a0:	40014400 	.word	0x40014400
 80080a4:	40014800 	.word	0x40014800

080080a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b087      	sub	sp, #28
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
 80080b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6a1b      	ldr	r3, [r3, #32]
 80080b6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6a1b      	ldr	r3, [r3, #32]
 80080bc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	685b      	ldr	r3, [r3, #4]
 80080c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	69db      	ldr	r3, [r3, #28]
 80080ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80080d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80080e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	021b      	lsls	r3, r3, #8
 80080ea:	68fa      	ldr	r2, [r7, #12]
 80080ec:	4313      	orrs	r3, r2
 80080ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80080f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	689b      	ldr	r3, [r3, #8]
 80080fc:	031b      	lsls	r3, r3, #12
 80080fe:	693a      	ldr	r2, [r7, #16]
 8008100:	4313      	orrs	r3, r2
 8008102:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	4a18      	ldr	r2, [pc, #96]	@ (8008168 <TIM_OC4_SetConfig+0xc0>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d00f      	beq.n	800812c <TIM_OC4_SetConfig+0x84>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	4a17      	ldr	r2, [pc, #92]	@ (800816c <TIM_OC4_SetConfig+0xc4>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d00b      	beq.n	800812c <TIM_OC4_SetConfig+0x84>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	4a16      	ldr	r2, [pc, #88]	@ (8008170 <TIM_OC4_SetConfig+0xc8>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d007      	beq.n	800812c <TIM_OC4_SetConfig+0x84>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	4a15      	ldr	r2, [pc, #84]	@ (8008174 <TIM_OC4_SetConfig+0xcc>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d003      	beq.n	800812c <TIM_OC4_SetConfig+0x84>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	4a14      	ldr	r2, [pc, #80]	@ (8008178 <TIM_OC4_SetConfig+0xd0>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d109      	bne.n	8008140 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800812c:	697b      	ldr	r3, [r7, #20]
 800812e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008132:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	695b      	ldr	r3, [r3, #20]
 8008138:	019b      	lsls	r3, r3, #6
 800813a:	697a      	ldr	r2, [r7, #20]
 800813c:	4313      	orrs	r3, r2
 800813e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	697a      	ldr	r2, [r7, #20]
 8008144:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	68fa      	ldr	r2, [r7, #12]
 800814a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	685a      	ldr	r2, [r3, #4]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	693a      	ldr	r2, [r7, #16]
 8008158:	621a      	str	r2, [r3, #32]
}
 800815a:	bf00      	nop
 800815c:	371c      	adds	r7, #28
 800815e:	46bd      	mov	sp, r7
 8008160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008164:	4770      	bx	lr
 8008166:	bf00      	nop
 8008168:	40012c00 	.word	0x40012c00
 800816c:	40013400 	.word	0x40013400
 8008170:	40014000 	.word	0x40014000
 8008174:	40014400 	.word	0x40014400
 8008178:	40014800 	.word	0x40014800

0800817c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800817c:	b480      	push	{r7}
 800817e:	b087      	sub	sp, #28
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6a1b      	ldr	r3, [r3, #32]
 800818a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6a1b      	ldr	r3, [r3, #32]
 8008190:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80081aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	68fa      	ldr	r2, [r7, #12]
 80081b6:	4313      	orrs	r3, r2
 80081b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80081ba:	693b      	ldr	r3, [r7, #16]
 80081bc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80081c0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	689b      	ldr	r3, [r3, #8]
 80081c6:	041b      	lsls	r3, r3, #16
 80081c8:	693a      	ldr	r2, [r7, #16]
 80081ca:	4313      	orrs	r3, r2
 80081cc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	4a17      	ldr	r2, [pc, #92]	@ (8008230 <TIM_OC5_SetConfig+0xb4>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d00f      	beq.n	80081f6 <TIM_OC5_SetConfig+0x7a>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	4a16      	ldr	r2, [pc, #88]	@ (8008234 <TIM_OC5_SetConfig+0xb8>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	d00b      	beq.n	80081f6 <TIM_OC5_SetConfig+0x7a>
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	4a15      	ldr	r2, [pc, #84]	@ (8008238 <TIM_OC5_SetConfig+0xbc>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d007      	beq.n	80081f6 <TIM_OC5_SetConfig+0x7a>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	4a14      	ldr	r2, [pc, #80]	@ (800823c <TIM_OC5_SetConfig+0xc0>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d003      	beq.n	80081f6 <TIM_OC5_SetConfig+0x7a>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	4a13      	ldr	r2, [pc, #76]	@ (8008240 <TIM_OC5_SetConfig+0xc4>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d109      	bne.n	800820a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80081fc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	695b      	ldr	r3, [r3, #20]
 8008202:	021b      	lsls	r3, r3, #8
 8008204:	697a      	ldr	r2, [r7, #20]
 8008206:	4313      	orrs	r3, r2
 8008208:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	697a      	ldr	r2, [r7, #20]
 800820e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	68fa      	ldr	r2, [r7, #12]
 8008214:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	685a      	ldr	r2, [r3, #4]
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	693a      	ldr	r2, [r7, #16]
 8008222:	621a      	str	r2, [r3, #32]
}
 8008224:	bf00      	nop
 8008226:	371c      	adds	r7, #28
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr
 8008230:	40012c00 	.word	0x40012c00
 8008234:	40013400 	.word	0x40013400
 8008238:	40014000 	.word	0x40014000
 800823c:	40014400 	.word	0x40014400
 8008240:	40014800 	.word	0x40014800

08008244 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008244:	b480      	push	{r7}
 8008246:	b087      	sub	sp, #28
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
 800824c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6a1b      	ldr	r3, [r3, #32]
 8008252:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6a1b      	ldr	r3, [r3, #32]
 8008258:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800826a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008272:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008276:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	021b      	lsls	r3, r3, #8
 800827e:	68fa      	ldr	r2, [r7, #12]
 8008280:	4313      	orrs	r3, r2
 8008282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008284:	693b      	ldr	r3, [r7, #16]
 8008286:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800828a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	689b      	ldr	r3, [r3, #8]
 8008290:	051b      	lsls	r3, r3, #20
 8008292:	693a      	ldr	r2, [r7, #16]
 8008294:	4313      	orrs	r3, r2
 8008296:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	4a18      	ldr	r2, [pc, #96]	@ (80082fc <TIM_OC6_SetConfig+0xb8>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d00f      	beq.n	80082c0 <TIM_OC6_SetConfig+0x7c>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	4a17      	ldr	r2, [pc, #92]	@ (8008300 <TIM_OC6_SetConfig+0xbc>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d00b      	beq.n	80082c0 <TIM_OC6_SetConfig+0x7c>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	4a16      	ldr	r2, [pc, #88]	@ (8008304 <TIM_OC6_SetConfig+0xc0>)
 80082ac:	4293      	cmp	r3, r2
 80082ae:	d007      	beq.n	80082c0 <TIM_OC6_SetConfig+0x7c>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	4a15      	ldr	r2, [pc, #84]	@ (8008308 <TIM_OC6_SetConfig+0xc4>)
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d003      	beq.n	80082c0 <TIM_OC6_SetConfig+0x7c>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	4a14      	ldr	r2, [pc, #80]	@ (800830c <TIM_OC6_SetConfig+0xc8>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d109      	bne.n	80082d4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80082c0:	697b      	ldr	r3, [r7, #20]
 80082c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80082c6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	695b      	ldr	r3, [r3, #20]
 80082cc:	029b      	lsls	r3, r3, #10
 80082ce:	697a      	ldr	r2, [r7, #20]
 80082d0:	4313      	orrs	r3, r2
 80082d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	697a      	ldr	r2, [r7, #20]
 80082d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	68fa      	ldr	r2, [r7, #12]
 80082de:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	685a      	ldr	r2, [r3, #4]
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	693a      	ldr	r2, [r7, #16]
 80082ec:	621a      	str	r2, [r3, #32]
}
 80082ee:	bf00      	nop
 80082f0:	371c      	adds	r7, #28
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr
 80082fa:	bf00      	nop
 80082fc:	40012c00 	.word	0x40012c00
 8008300:	40013400 	.word	0x40013400
 8008304:	40014000 	.word	0x40014000
 8008308:	40014400 	.word	0x40014400
 800830c:	40014800 	.word	0x40014800

08008310 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008310:	b480      	push	{r7}
 8008312:	b087      	sub	sp, #28
 8008314:	af00      	add	r7, sp, #0
 8008316:	60f8      	str	r0, [r7, #12]
 8008318:	60b9      	str	r1, [r7, #8]
 800831a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	6a1b      	ldr	r3, [r3, #32]
 8008320:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	6a1b      	ldr	r3, [r3, #32]
 8008326:	f023 0201 	bic.w	r2, r3, #1
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	699b      	ldr	r3, [r3, #24]
 8008332:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008334:	693b      	ldr	r3, [r7, #16]
 8008336:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800833a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	011b      	lsls	r3, r3, #4
 8008340:	693a      	ldr	r2, [r7, #16]
 8008342:	4313      	orrs	r3, r2
 8008344:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	f023 030a 	bic.w	r3, r3, #10
 800834c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800834e:	697a      	ldr	r2, [r7, #20]
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	4313      	orrs	r3, r2
 8008354:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	693a      	ldr	r2, [r7, #16]
 800835a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	697a      	ldr	r2, [r7, #20]
 8008360:	621a      	str	r2, [r3, #32]
}
 8008362:	bf00      	nop
 8008364:	371c      	adds	r7, #28
 8008366:	46bd      	mov	sp, r7
 8008368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836c:	4770      	bx	lr

0800836e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800836e:	b480      	push	{r7}
 8008370:	b087      	sub	sp, #28
 8008372:	af00      	add	r7, sp, #0
 8008374:	60f8      	str	r0, [r7, #12]
 8008376:	60b9      	str	r1, [r7, #8]
 8008378:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	6a1b      	ldr	r3, [r3, #32]
 800837e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	6a1b      	ldr	r3, [r3, #32]
 8008384:	f023 0210 	bic.w	r2, r3, #16
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	699b      	ldr	r3, [r3, #24]
 8008390:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008398:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	031b      	lsls	r3, r3, #12
 800839e:	693a      	ldr	r2, [r7, #16]
 80083a0:	4313      	orrs	r3, r2
 80083a2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80083aa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	011b      	lsls	r3, r3, #4
 80083b0:	697a      	ldr	r2, [r7, #20]
 80083b2:	4313      	orrs	r3, r2
 80083b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	693a      	ldr	r2, [r7, #16]
 80083ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	697a      	ldr	r2, [r7, #20]
 80083c0:	621a      	str	r2, [r3, #32]
}
 80083c2:	bf00      	nop
 80083c4:	371c      	adds	r7, #28
 80083c6:	46bd      	mov	sp, r7
 80083c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083cc:	4770      	bx	lr

080083ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80083ce:	b480      	push	{r7}
 80083d0:	b085      	sub	sp, #20
 80083d2:	af00      	add	r7, sp, #0
 80083d4:	6078      	str	r0, [r7, #4]
 80083d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	689b      	ldr	r3, [r3, #8]
 80083dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80083e6:	683a      	ldr	r2, [r7, #0]
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	4313      	orrs	r3, r2
 80083ec:	f043 0307 	orr.w	r3, r3, #7
 80083f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	68fa      	ldr	r2, [r7, #12]
 80083f6:	609a      	str	r2, [r3, #8]
}
 80083f8:	bf00      	nop
 80083fa:	3714      	adds	r7, #20
 80083fc:	46bd      	mov	sp, r7
 80083fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008402:	4770      	bx	lr

08008404 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008404:	b480      	push	{r7}
 8008406:	b087      	sub	sp, #28
 8008408:	af00      	add	r7, sp, #0
 800840a:	60f8      	str	r0, [r7, #12]
 800840c:	60b9      	str	r1, [r7, #8]
 800840e:	607a      	str	r2, [r7, #4]
 8008410:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800841e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	021a      	lsls	r2, r3, #8
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	431a      	orrs	r2, r3
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	4313      	orrs	r3, r2
 800842c:	697a      	ldr	r2, [r7, #20]
 800842e:	4313      	orrs	r3, r2
 8008430:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	697a      	ldr	r2, [r7, #20]
 8008436:	609a      	str	r2, [r3, #8]
}
 8008438:	bf00      	nop
 800843a:	371c      	adds	r7, #28
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr

08008444 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008444:	b480      	push	{r7}
 8008446:	b085      	sub	sp, #20
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008454:	2b01      	cmp	r3, #1
 8008456:	d101      	bne.n	800845c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008458:	2302      	movs	r3, #2
 800845a:	e068      	b.n	800852e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2201      	movs	r2, #1
 8008460:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2202      	movs	r2, #2
 8008468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	685b      	ldr	r3, [r3, #4]
 8008472:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	689b      	ldr	r3, [r3, #8]
 800847a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4a2e      	ldr	r2, [pc, #184]	@ (800853c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d004      	beq.n	8008490 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a2d      	ldr	r2, [pc, #180]	@ (8008540 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d108      	bne.n	80084a2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008496:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	685b      	ldr	r3, [r3, #4]
 800849c:	68fa      	ldr	r2, [r7, #12]
 800849e:	4313      	orrs	r3, r2
 80084a0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084a8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	68fa      	ldr	r2, [r7, #12]
 80084b0:	4313      	orrs	r3, r2
 80084b2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	68fa      	ldr	r2, [r7, #12]
 80084ba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a1e      	ldr	r2, [pc, #120]	@ (800853c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d01d      	beq.n	8008502 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084ce:	d018      	beq.n	8008502 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a1b      	ldr	r2, [pc, #108]	@ (8008544 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d013      	beq.n	8008502 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a1a      	ldr	r2, [pc, #104]	@ (8008548 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d00e      	beq.n	8008502 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a18      	ldr	r2, [pc, #96]	@ (800854c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d009      	beq.n	8008502 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	4a13      	ldr	r2, [pc, #76]	@ (8008540 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d004      	beq.n	8008502 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4a14      	ldr	r2, [pc, #80]	@ (8008550 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d10c      	bne.n	800851c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008508:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	689b      	ldr	r3, [r3, #8]
 800850e:	68ba      	ldr	r2, [r7, #8]
 8008510:	4313      	orrs	r3, r2
 8008512:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	68ba      	ldr	r2, [r7, #8]
 800851a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2201      	movs	r2, #1
 8008520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2200      	movs	r2, #0
 8008528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800852c:	2300      	movs	r3, #0
}
 800852e:	4618      	mov	r0, r3
 8008530:	3714      	adds	r7, #20
 8008532:	46bd      	mov	sp, r7
 8008534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008538:	4770      	bx	lr
 800853a:	bf00      	nop
 800853c:	40012c00 	.word	0x40012c00
 8008540:	40013400 	.word	0x40013400
 8008544:	40000400 	.word	0x40000400
 8008548:	40000800 	.word	0x40000800
 800854c:	40000c00 	.word	0x40000c00
 8008550:	40014000 	.word	0x40014000

08008554 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008554:	b480      	push	{r7}
 8008556:	b083      	sub	sp, #12
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800855c:	bf00      	nop
 800855e:	370c      	adds	r7, #12
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr

08008568 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008568:	b480      	push	{r7}
 800856a:	b083      	sub	sp, #12
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008570:	bf00      	nop
 8008572:	370c      	adds	r7, #12
 8008574:	46bd      	mov	sp, r7
 8008576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857a:	4770      	bx	lr

0800857c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800857c:	b480      	push	{r7}
 800857e:	b083      	sub	sp, #12
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008584:	bf00      	nop
 8008586:	370c      	adds	r7, #12
 8008588:	46bd      	mov	sp, r7
 800858a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858e:	4770      	bx	lr

08008590 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b082      	sub	sp, #8
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d101      	bne.n	80085a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800859e:	2301      	movs	r3, #1
 80085a0:	e040      	b.n	8008624 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d106      	bne.n	80085b8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2200      	movs	r2, #0
 80085ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f7fa f9b0 	bl	8002918 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2224      	movs	r2, #36	@ 0x24
 80085bc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	681a      	ldr	r2, [r3, #0]
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f022 0201 	bic.w	r2, r2, #1
 80085cc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d002      	beq.n	80085dc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f000 fb6a 	bl	8008cb0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	f000 f8af 	bl	8008740 <UART_SetConfig>
 80085e2:	4603      	mov	r3, r0
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d101      	bne.n	80085ec <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80085e8:	2301      	movs	r3, #1
 80085ea:	e01b      	b.n	8008624 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	685a      	ldr	r2, [r3, #4]
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80085fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	689a      	ldr	r2, [r3, #8]
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800860a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	681a      	ldr	r2, [r3, #0]
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f042 0201 	orr.w	r2, r2, #1
 800861a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800861c:	6878      	ldr	r0, [r7, #4]
 800861e:	f000 fbe9 	bl	8008df4 <UART_CheckIdleState>
 8008622:	4603      	mov	r3, r0
}
 8008624:	4618      	mov	r0, r3
 8008626:	3708      	adds	r7, #8
 8008628:	46bd      	mov	sp, r7
 800862a:	bd80      	pop	{r7, pc}

0800862c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b08a      	sub	sp, #40	@ 0x28
 8008630:	af02      	add	r7, sp, #8
 8008632:	60f8      	str	r0, [r7, #12]
 8008634:	60b9      	str	r1, [r7, #8]
 8008636:	603b      	str	r3, [r7, #0]
 8008638:	4613      	mov	r3, r2
 800863a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008640:	2b20      	cmp	r3, #32
 8008642:	d177      	bne.n	8008734 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d002      	beq.n	8008650 <HAL_UART_Transmit+0x24>
 800864a:	88fb      	ldrh	r3, [r7, #6]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d101      	bne.n	8008654 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008650:	2301      	movs	r3, #1
 8008652:	e070      	b.n	8008736 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	2200      	movs	r2, #0
 8008658:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	2221      	movs	r2, #33	@ 0x21
 8008660:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008662:	f7fa faf3 	bl	8002c4c <HAL_GetTick>
 8008666:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	88fa      	ldrh	r2, [r7, #6]
 800866c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	88fa      	ldrh	r2, [r7, #6]
 8008674:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	689b      	ldr	r3, [r3, #8]
 800867c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008680:	d108      	bne.n	8008694 <HAL_UART_Transmit+0x68>
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	691b      	ldr	r3, [r3, #16]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d104      	bne.n	8008694 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800868a:	2300      	movs	r3, #0
 800868c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	61bb      	str	r3, [r7, #24]
 8008692:	e003      	b.n	800869c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008698:	2300      	movs	r3, #0
 800869a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800869c:	e02f      	b.n	80086fe <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	9300      	str	r3, [sp, #0]
 80086a2:	697b      	ldr	r3, [r7, #20]
 80086a4:	2200      	movs	r2, #0
 80086a6:	2180      	movs	r1, #128	@ 0x80
 80086a8:	68f8      	ldr	r0, [r7, #12]
 80086aa:	f000 fc4b 	bl	8008f44 <UART_WaitOnFlagUntilTimeout>
 80086ae:	4603      	mov	r3, r0
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d004      	beq.n	80086be <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2220      	movs	r2, #32
 80086b8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80086ba:	2303      	movs	r3, #3
 80086bc:	e03b      	b.n	8008736 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80086be:	69fb      	ldr	r3, [r7, #28]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d10b      	bne.n	80086dc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80086c4:	69bb      	ldr	r3, [r7, #24]
 80086c6:	881a      	ldrh	r2, [r3, #0]
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80086d0:	b292      	uxth	r2, r2
 80086d2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80086d4:	69bb      	ldr	r3, [r7, #24]
 80086d6:	3302      	adds	r3, #2
 80086d8:	61bb      	str	r3, [r7, #24]
 80086da:	e007      	b.n	80086ec <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80086dc:	69fb      	ldr	r3, [r7, #28]
 80086de:	781a      	ldrb	r2, [r3, #0]
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80086e6:	69fb      	ldr	r3, [r7, #28]
 80086e8:	3301      	adds	r3, #1
 80086ea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80086f2:	b29b      	uxth	r3, r3
 80086f4:	3b01      	subs	r3, #1
 80086f6:	b29a      	uxth	r2, r3
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008704:	b29b      	uxth	r3, r3
 8008706:	2b00      	cmp	r3, #0
 8008708:	d1c9      	bne.n	800869e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	9300      	str	r3, [sp, #0]
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	2200      	movs	r2, #0
 8008712:	2140      	movs	r1, #64	@ 0x40
 8008714:	68f8      	ldr	r0, [r7, #12]
 8008716:	f000 fc15 	bl	8008f44 <UART_WaitOnFlagUntilTimeout>
 800871a:	4603      	mov	r3, r0
 800871c:	2b00      	cmp	r3, #0
 800871e:	d004      	beq.n	800872a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	2220      	movs	r2, #32
 8008724:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8008726:	2303      	movs	r3, #3
 8008728:	e005      	b.n	8008736 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	2220      	movs	r2, #32
 800872e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008730:	2300      	movs	r3, #0
 8008732:	e000      	b.n	8008736 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8008734:	2302      	movs	r3, #2
  }
}
 8008736:	4618      	mov	r0, r3
 8008738:	3720      	adds	r7, #32
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}
	...

08008740 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008740:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008744:	b08a      	sub	sp, #40	@ 0x28
 8008746:	af00      	add	r7, sp, #0
 8008748:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800874a:	2300      	movs	r3, #0
 800874c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	689a      	ldr	r2, [r3, #8]
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	691b      	ldr	r3, [r3, #16]
 8008758:	431a      	orrs	r2, r3
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	695b      	ldr	r3, [r3, #20]
 800875e:	431a      	orrs	r2, r3
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	69db      	ldr	r3, [r3, #28]
 8008764:	4313      	orrs	r3, r2
 8008766:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	681a      	ldr	r2, [r3, #0]
 800876e:	4ba4      	ldr	r3, [pc, #656]	@ (8008a00 <UART_SetConfig+0x2c0>)
 8008770:	4013      	ands	r3, r2
 8008772:	68fa      	ldr	r2, [r7, #12]
 8008774:	6812      	ldr	r2, [r2, #0]
 8008776:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008778:	430b      	orrs	r3, r1
 800877a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	685b      	ldr	r3, [r3, #4]
 8008782:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	68da      	ldr	r2, [r3, #12]
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	430a      	orrs	r2, r1
 8008790:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	699b      	ldr	r3, [r3, #24]
 8008796:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a99      	ldr	r2, [pc, #612]	@ (8008a04 <UART_SetConfig+0x2c4>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d004      	beq.n	80087ac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	6a1b      	ldr	r3, [r3, #32]
 80087a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087a8:	4313      	orrs	r3, r2
 80087aa:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	689b      	ldr	r3, [r3, #8]
 80087b2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087bc:	430a      	orrs	r2, r1
 80087be:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4a90      	ldr	r2, [pc, #576]	@ (8008a08 <UART_SetConfig+0x2c8>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d126      	bne.n	8008818 <UART_SetConfig+0xd8>
 80087ca:	4b90      	ldr	r3, [pc, #576]	@ (8008a0c <UART_SetConfig+0x2cc>)
 80087cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087d0:	f003 0303 	and.w	r3, r3, #3
 80087d4:	2b03      	cmp	r3, #3
 80087d6:	d81b      	bhi.n	8008810 <UART_SetConfig+0xd0>
 80087d8:	a201      	add	r2, pc, #4	@ (adr r2, 80087e0 <UART_SetConfig+0xa0>)
 80087da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087de:	bf00      	nop
 80087e0:	080087f1 	.word	0x080087f1
 80087e4:	08008801 	.word	0x08008801
 80087e8:	080087f9 	.word	0x080087f9
 80087ec:	08008809 	.word	0x08008809
 80087f0:	2301      	movs	r3, #1
 80087f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80087f6:	e116      	b.n	8008a26 <UART_SetConfig+0x2e6>
 80087f8:	2302      	movs	r3, #2
 80087fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80087fe:	e112      	b.n	8008a26 <UART_SetConfig+0x2e6>
 8008800:	2304      	movs	r3, #4
 8008802:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008806:	e10e      	b.n	8008a26 <UART_SetConfig+0x2e6>
 8008808:	2308      	movs	r3, #8
 800880a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800880e:	e10a      	b.n	8008a26 <UART_SetConfig+0x2e6>
 8008810:	2310      	movs	r3, #16
 8008812:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008816:	e106      	b.n	8008a26 <UART_SetConfig+0x2e6>
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4a7c      	ldr	r2, [pc, #496]	@ (8008a10 <UART_SetConfig+0x2d0>)
 800881e:	4293      	cmp	r3, r2
 8008820:	d138      	bne.n	8008894 <UART_SetConfig+0x154>
 8008822:	4b7a      	ldr	r3, [pc, #488]	@ (8008a0c <UART_SetConfig+0x2cc>)
 8008824:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008828:	f003 030c 	and.w	r3, r3, #12
 800882c:	2b0c      	cmp	r3, #12
 800882e:	d82d      	bhi.n	800888c <UART_SetConfig+0x14c>
 8008830:	a201      	add	r2, pc, #4	@ (adr r2, 8008838 <UART_SetConfig+0xf8>)
 8008832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008836:	bf00      	nop
 8008838:	0800886d 	.word	0x0800886d
 800883c:	0800888d 	.word	0x0800888d
 8008840:	0800888d 	.word	0x0800888d
 8008844:	0800888d 	.word	0x0800888d
 8008848:	0800887d 	.word	0x0800887d
 800884c:	0800888d 	.word	0x0800888d
 8008850:	0800888d 	.word	0x0800888d
 8008854:	0800888d 	.word	0x0800888d
 8008858:	08008875 	.word	0x08008875
 800885c:	0800888d 	.word	0x0800888d
 8008860:	0800888d 	.word	0x0800888d
 8008864:	0800888d 	.word	0x0800888d
 8008868:	08008885 	.word	0x08008885
 800886c:	2300      	movs	r3, #0
 800886e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008872:	e0d8      	b.n	8008a26 <UART_SetConfig+0x2e6>
 8008874:	2302      	movs	r3, #2
 8008876:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800887a:	e0d4      	b.n	8008a26 <UART_SetConfig+0x2e6>
 800887c:	2304      	movs	r3, #4
 800887e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008882:	e0d0      	b.n	8008a26 <UART_SetConfig+0x2e6>
 8008884:	2308      	movs	r3, #8
 8008886:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800888a:	e0cc      	b.n	8008a26 <UART_SetConfig+0x2e6>
 800888c:	2310      	movs	r3, #16
 800888e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008892:	e0c8      	b.n	8008a26 <UART_SetConfig+0x2e6>
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4a5e      	ldr	r2, [pc, #376]	@ (8008a14 <UART_SetConfig+0x2d4>)
 800889a:	4293      	cmp	r3, r2
 800889c:	d125      	bne.n	80088ea <UART_SetConfig+0x1aa>
 800889e:	4b5b      	ldr	r3, [pc, #364]	@ (8008a0c <UART_SetConfig+0x2cc>)
 80088a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088a4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80088a8:	2b30      	cmp	r3, #48	@ 0x30
 80088aa:	d016      	beq.n	80088da <UART_SetConfig+0x19a>
 80088ac:	2b30      	cmp	r3, #48	@ 0x30
 80088ae:	d818      	bhi.n	80088e2 <UART_SetConfig+0x1a2>
 80088b0:	2b20      	cmp	r3, #32
 80088b2:	d00a      	beq.n	80088ca <UART_SetConfig+0x18a>
 80088b4:	2b20      	cmp	r3, #32
 80088b6:	d814      	bhi.n	80088e2 <UART_SetConfig+0x1a2>
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d002      	beq.n	80088c2 <UART_SetConfig+0x182>
 80088bc:	2b10      	cmp	r3, #16
 80088be:	d008      	beq.n	80088d2 <UART_SetConfig+0x192>
 80088c0:	e00f      	b.n	80088e2 <UART_SetConfig+0x1a2>
 80088c2:	2300      	movs	r3, #0
 80088c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80088c8:	e0ad      	b.n	8008a26 <UART_SetConfig+0x2e6>
 80088ca:	2302      	movs	r3, #2
 80088cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80088d0:	e0a9      	b.n	8008a26 <UART_SetConfig+0x2e6>
 80088d2:	2304      	movs	r3, #4
 80088d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80088d8:	e0a5      	b.n	8008a26 <UART_SetConfig+0x2e6>
 80088da:	2308      	movs	r3, #8
 80088dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80088e0:	e0a1      	b.n	8008a26 <UART_SetConfig+0x2e6>
 80088e2:	2310      	movs	r3, #16
 80088e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80088e8:	e09d      	b.n	8008a26 <UART_SetConfig+0x2e6>
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a4a      	ldr	r2, [pc, #296]	@ (8008a18 <UART_SetConfig+0x2d8>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d125      	bne.n	8008940 <UART_SetConfig+0x200>
 80088f4:	4b45      	ldr	r3, [pc, #276]	@ (8008a0c <UART_SetConfig+0x2cc>)
 80088f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088fa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80088fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8008900:	d016      	beq.n	8008930 <UART_SetConfig+0x1f0>
 8008902:	2bc0      	cmp	r3, #192	@ 0xc0
 8008904:	d818      	bhi.n	8008938 <UART_SetConfig+0x1f8>
 8008906:	2b80      	cmp	r3, #128	@ 0x80
 8008908:	d00a      	beq.n	8008920 <UART_SetConfig+0x1e0>
 800890a:	2b80      	cmp	r3, #128	@ 0x80
 800890c:	d814      	bhi.n	8008938 <UART_SetConfig+0x1f8>
 800890e:	2b00      	cmp	r3, #0
 8008910:	d002      	beq.n	8008918 <UART_SetConfig+0x1d8>
 8008912:	2b40      	cmp	r3, #64	@ 0x40
 8008914:	d008      	beq.n	8008928 <UART_SetConfig+0x1e8>
 8008916:	e00f      	b.n	8008938 <UART_SetConfig+0x1f8>
 8008918:	2300      	movs	r3, #0
 800891a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800891e:	e082      	b.n	8008a26 <UART_SetConfig+0x2e6>
 8008920:	2302      	movs	r3, #2
 8008922:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008926:	e07e      	b.n	8008a26 <UART_SetConfig+0x2e6>
 8008928:	2304      	movs	r3, #4
 800892a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800892e:	e07a      	b.n	8008a26 <UART_SetConfig+0x2e6>
 8008930:	2308      	movs	r3, #8
 8008932:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008936:	e076      	b.n	8008a26 <UART_SetConfig+0x2e6>
 8008938:	2310      	movs	r3, #16
 800893a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800893e:	e072      	b.n	8008a26 <UART_SetConfig+0x2e6>
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4a35      	ldr	r2, [pc, #212]	@ (8008a1c <UART_SetConfig+0x2dc>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d12a      	bne.n	80089a0 <UART_SetConfig+0x260>
 800894a:	4b30      	ldr	r3, [pc, #192]	@ (8008a0c <UART_SetConfig+0x2cc>)
 800894c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008950:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008954:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008958:	d01a      	beq.n	8008990 <UART_SetConfig+0x250>
 800895a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800895e:	d81b      	bhi.n	8008998 <UART_SetConfig+0x258>
 8008960:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008964:	d00c      	beq.n	8008980 <UART_SetConfig+0x240>
 8008966:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800896a:	d815      	bhi.n	8008998 <UART_SetConfig+0x258>
 800896c:	2b00      	cmp	r3, #0
 800896e:	d003      	beq.n	8008978 <UART_SetConfig+0x238>
 8008970:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008974:	d008      	beq.n	8008988 <UART_SetConfig+0x248>
 8008976:	e00f      	b.n	8008998 <UART_SetConfig+0x258>
 8008978:	2300      	movs	r3, #0
 800897a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800897e:	e052      	b.n	8008a26 <UART_SetConfig+0x2e6>
 8008980:	2302      	movs	r3, #2
 8008982:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008986:	e04e      	b.n	8008a26 <UART_SetConfig+0x2e6>
 8008988:	2304      	movs	r3, #4
 800898a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800898e:	e04a      	b.n	8008a26 <UART_SetConfig+0x2e6>
 8008990:	2308      	movs	r3, #8
 8008992:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008996:	e046      	b.n	8008a26 <UART_SetConfig+0x2e6>
 8008998:	2310      	movs	r3, #16
 800899a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800899e:	e042      	b.n	8008a26 <UART_SetConfig+0x2e6>
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	4a17      	ldr	r2, [pc, #92]	@ (8008a04 <UART_SetConfig+0x2c4>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d13a      	bne.n	8008a20 <UART_SetConfig+0x2e0>
 80089aa:	4b18      	ldr	r3, [pc, #96]	@ (8008a0c <UART_SetConfig+0x2cc>)
 80089ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089b0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80089b4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80089b8:	d01a      	beq.n	80089f0 <UART_SetConfig+0x2b0>
 80089ba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80089be:	d81b      	bhi.n	80089f8 <UART_SetConfig+0x2b8>
 80089c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80089c4:	d00c      	beq.n	80089e0 <UART_SetConfig+0x2a0>
 80089c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80089ca:	d815      	bhi.n	80089f8 <UART_SetConfig+0x2b8>
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d003      	beq.n	80089d8 <UART_SetConfig+0x298>
 80089d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80089d4:	d008      	beq.n	80089e8 <UART_SetConfig+0x2a8>
 80089d6:	e00f      	b.n	80089f8 <UART_SetConfig+0x2b8>
 80089d8:	2300      	movs	r3, #0
 80089da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80089de:	e022      	b.n	8008a26 <UART_SetConfig+0x2e6>
 80089e0:	2302      	movs	r3, #2
 80089e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80089e6:	e01e      	b.n	8008a26 <UART_SetConfig+0x2e6>
 80089e8:	2304      	movs	r3, #4
 80089ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80089ee:	e01a      	b.n	8008a26 <UART_SetConfig+0x2e6>
 80089f0:	2308      	movs	r3, #8
 80089f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80089f6:	e016      	b.n	8008a26 <UART_SetConfig+0x2e6>
 80089f8:	2310      	movs	r3, #16
 80089fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80089fe:	e012      	b.n	8008a26 <UART_SetConfig+0x2e6>
 8008a00:	efff69f3 	.word	0xefff69f3
 8008a04:	40008000 	.word	0x40008000
 8008a08:	40013800 	.word	0x40013800
 8008a0c:	40021000 	.word	0x40021000
 8008a10:	40004400 	.word	0x40004400
 8008a14:	40004800 	.word	0x40004800
 8008a18:	40004c00 	.word	0x40004c00
 8008a1c:	40005000 	.word	0x40005000
 8008a20:	2310      	movs	r3, #16
 8008a22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a9f      	ldr	r2, [pc, #636]	@ (8008ca8 <UART_SetConfig+0x568>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d17a      	bne.n	8008b26 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008a30:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008a34:	2b08      	cmp	r3, #8
 8008a36:	d824      	bhi.n	8008a82 <UART_SetConfig+0x342>
 8008a38:	a201      	add	r2, pc, #4	@ (adr r2, 8008a40 <UART_SetConfig+0x300>)
 8008a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a3e:	bf00      	nop
 8008a40:	08008a65 	.word	0x08008a65
 8008a44:	08008a83 	.word	0x08008a83
 8008a48:	08008a6d 	.word	0x08008a6d
 8008a4c:	08008a83 	.word	0x08008a83
 8008a50:	08008a73 	.word	0x08008a73
 8008a54:	08008a83 	.word	0x08008a83
 8008a58:	08008a83 	.word	0x08008a83
 8008a5c:	08008a83 	.word	0x08008a83
 8008a60:	08008a7b 	.word	0x08008a7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a64:	f7fd ff58 	bl	8006918 <HAL_RCC_GetPCLK1Freq>
 8008a68:	61f8      	str	r0, [r7, #28]
        break;
 8008a6a:	e010      	b.n	8008a8e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a6c:	4b8f      	ldr	r3, [pc, #572]	@ (8008cac <UART_SetConfig+0x56c>)
 8008a6e:	61fb      	str	r3, [r7, #28]
        break;
 8008a70:	e00d      	b.n	8008a8e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a72:	f7fd feb9 	bl	80067e8 <HAL_RCC_GetSysClockFreq>
 8008a76:	61f8      	str	r0, [r7, #28]
        break;
 8008a78:	e009      	b.n	8008a8e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a7e:	61fb      	str	r3, [r7, #28]
        break;
 8008a80:	e005      	b.n	8008a8e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8008a82:	2300      	movs	r3, #0
 8008a84:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008a86:	2301      	movs	r3, #1
 8008a88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008a8c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008a8e:	69fb      	ldr	r3, [r7, #28]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	f000 80fb 	beq.w	8008c8c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	685a      	ldr	r2, [r3, #4]
 8008a9a:	4613      	mov	r3, r2
 8008a9c:	005b      	lsls	r3, r3, #1
 8008a9e:	4413      	add	r3, r2
 8008aa0:	69fa      	ldr	r2, [r7, #28]
 8008aa2:	429a      	cmp	r2, r3
 8008aa4:	d305      	bcc.n	8008ab2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	685b      	ldr	r3, [r3, #4]
 8008aaa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008aac:	69fa      	ldr	r2, [r7, #28]
 8008aae:	429a      	cmp	r2, r3
 8008ab0:	d903      	bls.n	8008aba <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8008ab2:	2301      	movs	r3, #1
 8008ab4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008ab8:	e0e8      	b.n	8008c8c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008aba:	69fb      	ldr	r3, [r7, #28]
 8008abc:	2200      	movs	r2, #0
 8008abe:	461c      	mov	r4, r3
 8008ac0:	4615      	mov	r5, r2
 8008ac2:	f04f 0200 	mov.w	r2, #0
 8008ac6:	f04f 0300 	mov.w	r3, #0
 8008aca:	022b      	lsls	r3, r5, #8
 8008acc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8008ad0:	0222      	lsls	r2, r4, #8
 8008ad2:	68f9      	ldr	r1, [r7, #12]
 8008ad4:	6849      	ldr	r1, [r1, #4]
 8008ad6:	0849      	lsrs	r1, r1, #1
 8008ad8:	2000      	movs	r0, #0
 8008ada:	4688      	mov	r8, r1
 8008adc:	4681      	mov	r9, r0
 8008ade:	eb12 0a08 	adds.w	sl, r2, r8
 8008ae2:	eb43 0b09 	adc.w	fp, r3, r9
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	685b      	ldr	r3, [r3, #4]
 8008aea:	2200      	movs	r2, #0
 8008aec:	603b      	str	r3, [r7, #0]
 8008aee:	607a      	str	r2, [r7, #4]
 8008af0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008af4:	4650      	mov	r0, sl
 8008af6:	4659      	mov	r1, fp
 8008af8:	f7f8 fb1e 	bl	8001138 <__aeabi_uldivmod>
 8008afc:	4602      	mov	r2, r0
 8008afe:	460b      	mov	r3, r1
 8008b00:	4613      	mov	r3, r2
 8008b02:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008b04:	69bb      	ldr	r3, [r7, #24]
 8008b06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008b0a:	d308      	bcc.n	8008b1e <UART_SetConfig+0x3de>
 8008b0c:	69bb      	ldr	r3, [r7, #24]
 8008b0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b12:	d204      	bcs.n	8008b1e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	69ba      	ldr	r2, [r7, #24]
 8008b1a:	60da      	str	r2, [r3, #12]
 8008b1c:	e0b6      	b.n	8008c8c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8008b1e:	2301      	movs	r3, #1
 8008b20:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008b24:	e0b2      	b.n	8008c8c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	69db      	ldr	r3, [r3, #28]
 8008b2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b2e:	d15e      	bne.n	8008bee <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8008b30:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008b34:	2b08      	cmp	r3, #8
 8008b36:	d828      	bhi.n	8008b8a <UART_SetConfig+0x44a>
 8008b38:	a201      	add	r2, pc, #4	@ (adr r2, 8008b40 <UART_SetConfig+0x400>)
 8008b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b3e:	bf00      	nop
 8008b40:	08008b65 	.word	0x08008b65
 8008b44:	08008b6d 	.word	0x08008b6d
 8008b48:	08008b75 	.word	0x08008b75
 8008b4c:	08008b8b 	.word	0x08008b8b
 8008b50:	08008b7b 	.word	0x08008b7b
 8008b54:	08008b8b 	.word	0x08008b8b
 8008b58:	08008b8b 	.word	0x08008b8b
 8008b5c:	08008b8b 	.word	0x08008b8b
 8008b60:	08008b83 	.word	0x08008b83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b64:	f7fd fed8 	bl	8006918 <HAL_RCC_GetPCLK1Freq>
 8008b68:	61f8      	str	r0, [r7, #28]
        break;
 8008b6a:	e014      	b.n	8008b96 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b6c:	f7fd feea 	bl	8006944 <HAL_RCC_GetPCLK2Freq>
 8008b70:	61f8      	str	r0, [r7, #28]
        break;
 8008b72:	e010      	b.n	8008b96 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b74:	4b4d      	ldr	r3, [pc, #308]	@ (8008cac <UART_SetConfig+0x56c>)
 8008b76:	61fb      	str	r3, [r7, #28]
        break;
 8008b78:	e00d      	b.n	8008b96 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b7a:	f7fd fe35 	bl	80067e8 <HAL_RCC_GetSysClockFreq>
 8008b7e:	61f8      	str	r0, [r7, #28]
        break;
 8008b80:	e009      	b.n	8008b96 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b86:	61fb      	str	r3, [r7, #28]
        break;
 8008b88:	e005      	b.n	8008b96 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008b8e:	2301      	movs	r3, #1
 8008b90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008b94:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008b96:	69fb      	ldr	r3, [r7, #28]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d077      	beq.n	8008c8c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008b9c:	69fb      	ldr	r3, [r7, #28]
 8008b9e:	005a      	lsls	r2, r3, #1
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	085b      	lsrs	r3, r3, #1
 8008ba6:	441a      	add	r2, r3
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	685b      	ldr	r3, [r3, #4]
 8008bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bb0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008bb2:	69bb      	ldr	r3, [r7, #24]
 8008bb4:	2b0f      	cmp	r3, #15
 8008bb6:	d916      	bls.n	8008be6 <UART_SetConfig+0x4a6>
 8008bb8:	69bb      	ldr	r3, [r7, #24]
 8008bba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bbe:	d212      	bcs.n	8008be6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008bc0:	69bb      	ldr	r3, [r7, #24]
 8008bc2:	b29b      	uxth	r3, r3
 8008bc4:	f023 030f 	bic.w	r3, r3, #15
 8008bc8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008bca:	69bb      	ldr	r3, [r7, #24]
 8008bcc:	085b      	lsrs	r3, r3, #1
 8008bce:	b29b      	uxth	r3, r3
 8008bd0:	f003 0307 	and.w	r3, r3, #7
 8008bd4:	b29a      	uxth	r2, r3
 8008bd6:	8afb      	ldrh	r3, [r7, #22]
 8008bd8:	4313      	orrs	r3, r2
 8008bda:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	8afa      	ldrh	r2, [r7, #22]
 8008be2:	60da      	str	r2, [r3, #12]
 8008be4:	e052      	b.n	8008c8c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008be6:	2301      	movs	r3, #1
 8008be8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008bec:	e04e      	b.n	8008c8c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008bee:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008bf2:	2b08      	cmp	r3, #8
 8008bf4:	d827      	bhi.n	8008c46 <UART_SetConfig+0x506>
 8008bf6:	a201      	add	r2, pc, #4	@ (adr r2, 8008bfc <UART_SetConfig+0x4bc>)
 8008bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bfc:	08008c21 	.word	0x08008c21
 8008c00:	08008c29 	.word	0x08008c29
 8008c04:	08008c31 	.word	0x08008c31
 8008c08:	08008c47 	.word	0x08008c47
 8008c0c:	08008c37 	.word	0x08008c37
 8008c10:	08008c47 	.word	0x08008c47
 8008c14:	08008c47 	.word	0x08008c47
 8008c18:	08008c47 	.word	0x08008c47
 8008c1c:	08008c3f 	.word	0x08008c3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c20:	f7fd fe7a 	bl	8006918 <HAL_RCC_GetPCLK1Freq>
 8008c24:	61f8      	str	r0, [r7, #28]
        break;
 8008c26:	e014      	b.n	8008c52 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008c28:	f7fd fe8c 	bl	8006944 <HAL_RCC_GetPCLK2Freq>
 8008c2c:	61f8      	str	r0, [r7, #28]
        break;
 8008c2e:	e010      	b.n	8008c52 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008c30:	4b1e      	ldr	r3, [pc, #120]	@ (8008cac <UART_SetConfig+0x56c>)
 8008c32:	61fb      	str	r3, [r7, #28]
        break;
 8008c34:	e00d      	b.n	8008c52 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c36:	f7fd fdd7 	bl	80067e8 <HAL_RCC_GetSysClockFreq>
 8008c3a:	61f8      	str	r0, [r7, #28]
        break;
 8008c3c:	e009      	b.n	8008c52 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008c42:	61fb      	str	r3, [r7, #28]
        break;
 8008c44:	e005      	b.n	8008c52 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8008c46:	2300      	movs	r3, #0
 8008c48:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008c50:	bf00      	nop
    }

    if (pclk != 0U)
 8008c52:	69fb      	ldr	r3, [r7, #28]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d019      	beq.n	8008c8c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	685b      	ldr	r3, [r3, #4]
 8008c5c:	085a      	lsrs	r2, r3, #1
 8008c5e:	69fb      	ldr	r3, [r7, #28]
 8008c60:	441a      	add	r2, r3
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	685b      	ldr	r3, [r3, #4]
 8008c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c6a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c6c:	69bb      	ldr	r3, [r7, #24]
 8008c6e:	2b0f      	cmp	r3, #15
 8008c70:	d909      	bls.n	8008c86 <UART_SetConfig+0x546>
 8008c72:	69bb      	ldr	r3, [r7, #24]
 8008c74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c78:	d205      	bcs.n	8008c86 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008c7a:	69bb      	ldr	r3, [r7, #24]
 8008c7c:	b29a      	uxth	r2, r3
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	60da      	str	r2, [r3, #12]
 8008c84:	e002      	b.n	8008c8c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008c86:	2301      	movs	r3, #1
 8008c88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2200      	movs	r2, #0
 8008c90:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	2200      	movs	r2, #0
 8008c96:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008c98:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	3728      	adds	r7, #40	@ 0x28
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008ca6:	bf00      	nop
 8008ca8:	40008000 	.word	0x40008000
 8008cac:	00f42400 	.word	0x00f42400

08008cb0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b083      	sub	sp, #12
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cbc:	f003 0308 	and.w	r3, r3, #8
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d00a      	beq.n	8008cda <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	685b      	ldr	r3, [r3, #4]
 8008cca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	430a      	orrs	r2, r1
 8008cd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cde:	f003 0301 	and.w	r3, r3, #1
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d00a      	beq.n	8008cfc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	685b      	ldr	r3, [r3, #4]
 8008cec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	430a      	orrs	r2, r1
 8008cfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d00:	f003 0302 	and.w	r3, r3, #2
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d00a      	beq.n	8008d1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	430a      	orrs	r2, r1
 8008d1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d22:	f003 0304 	and.w	r3, r3, #4
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d00a      	beq.n	8008d40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	685b      	ldr	r3, [r3, #4]
 8008d30:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	430a      	orrs	r2, r1
 8008d3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d44:	f003 0310 	and.w	r3, r3, #16
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d00a      	beq.n	8008d62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	689b      	ldr	r3, [r3, #8]
 8008d52:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	430a      	orrs	r2, r1
 8008d60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d66:	f003 0320 	and.w	r3, r3, #32
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d00a      	beq.n	8008d84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	689b      	ldr	r3, [r3, #8]
 8008d74:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	430a      	orrs	r2, r1
 8008d82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d01a      	beq.n	8008dc6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	430a      	orrs	r2, r1
 8008da4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008daa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008dae:	d10a      	bne.n	8008dc6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	685b      	ldr	r3, [r3, #4]
 8008db6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	430a      	orrs	r2, r1
 8008dc4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d00a      	beq.n	8008de8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	685b      	ldr	r3, [r3, #4]
 8008dd8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	430a      	orrs	r2, r1
 8008de6:	605a      	str	r2, [r3, #4]
  }
}
 8008de8:	bf00      	nop
 8008dea:	370c      	adds	r7, #12
 8008dec:	46bd      	mov	sp, r7
 8008dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df2:	4770      	bx	lr

08008df4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b098      	sub	sp, #96	@ 0x60
 8008df8:	af02      	add	r7, sp, #8
 8008dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008e04:	f7f9 ff22 	bl	8002c4c <HAL_GetTick>
 8008e08:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f003 0308 	and.w	r3, r3, #8
 8008e14:	2b08      	cmp	r3, #8
 8008e16:	d12e      	bne.n	8008e76 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e18:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008e1c:	9300      	str	r3, [sp, #0]
 8008e1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e20:	2200      	movs	r2, #0
 8008e22:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	f000 f88c 	bl	8008f44 <UART_WaitOnFlagUntilTimeout>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d021      	beq.n	8008e76 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e3a:	e853 3f00 	ldrex	r3, [r3]
 8008e3e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008e40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008e46:	653b      	str	r3, [r7, #80]	@ 0x50
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	461a      	mov	r2, r3
 8008e4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e50:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e52:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e54:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e58:	e841 2300 	strex	r3, r2, [r1]
 8008e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008e5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d1e6      	bne.n	8008e32 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2220      	movs	r2, #32
 8008e68:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e72:	2303      	movs	r3, #3
 8008e74:	e062      	b.n	8008f3c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f003 0304 	and.w	r3, r3, #4
 8008e80:	2b04      	cmp	r3, #4
 8008e82:	d149      	bne.n	8008f18 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e84:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008e88:	9300      	str	r3, [sp, #0]
 8008e8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008e92:	6878      	ldr	r0, [r7, #4]
 8008e94:	f000 f856 	bl	8008f44 <UART_WaitOnFlagUntilTimeout>
 8008e98:	4603      	mov	r3, r0
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d03c      	beq.n	8008f18 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ea6:	e853 3f00 	ldrex	r3, [r3]
 8008eaa:	623b      	str	r3, [r7, #32]
   return(result);
 8008eac:	6a3b      	ldr	r3, [r7, #32]
 8008eae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008eb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	461a      	mov	r2, r3
 8008eba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ebc:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ebe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ec2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ec4:	e841 2300 	strex	r3, r2, [r1]
 8008ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d1e6      	bne.n	8008e9e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	3308      	adds	r3, #8
 8008ed6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ed8:	693b      	ldr	r3, [r7, #16]
 8008eda:	e853 3f00 	ldrex	r3, [r3]
 8008ede:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	f023 0301 	bic.w	r3, r3, #1
 8008ee6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	3308      	adds	r3, #8
 8008eee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ef0:	61fa      	str	r2, [r7, #28]
 8008ef2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ef4:	69b9      	ldr	r1, [r7, #24]
 8008ef6:	69fa      	ldr	r2, [r7, #28]
 8008ef8:	e841 2300 	strex	r3, r2, [r1]
 8008efc:	617b      	str	r3, [r7, #20]
   return(result);
 8008efe:	697b      	ldr	r3, [r7, #20]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d1e5      	bne.n	8008ed0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2220      	movs	r2, #32
 8008f08:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008f14:	2303      	movs	r3, #3
 8008f16:	e011      	b.n	8008f3c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2220      	movs	r2, #32
 8008f1c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2220      	movs	r2, #32
 8008f22:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2200      	movs	r2, #0
 8008f36:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008f3a:	2300      	movs	r3, #0
}
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	3758      	adds	r7, #88	@ 0x58
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bd80      	pop	{r7, pc}

08008f44 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b084      	sub	sp, #16
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	60f8      	str	r0, [r7, #12]
 8008f4c:	60b9      	str	r1, [r7, #8]
 8008f4e:	603b      	str	r3, [r7, #0]
 8008f50:	4613      	mov	r3, r2
 8008f52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f54:	e04f      	b.n	8008ff6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f56:	69bb      	ldr	r3, [r7, #24]
 8008f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f5c:	d04b      	beq.n	8008ff6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f5e:	f7f9 fe75 	bl	8002c4c <HAL_GetTick>
 8008f62:	4602      	mov	r2, r0
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	1ad3      	subs	r3, r2, r3
 8008f68:	69ba      	ldr	r2, [r7, #24]
 8008f6a:	429a      	cmp	r2, r3
 8008f6c:	d302      	bcc.n	8008f74 <UART_WaitOnFlagUntilTimeout+0x30>
 8008f6e:	69bb      	ldr	r3, [r7, #24]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d101      	bne.n	8008f78 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008f74:	2303      	movs	r3, #3
 8008f76:	e04e      	b.n	8009016 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f003 0304 	and.w	r3, r3, #4
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d037      	beq.n	8008ff6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	2b80      	cmp	r3, #128	@ 0x80
 8008f8a:	d034      	beq.n	8008ff6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	2b40      	cmp	r3, #64	@ 0x40
 8008f90:	d031      	beq.n	8008ff6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	69db      	ldr	r3, [r3, #28]
 8008f98:	f003 0308 	and.w	r3, r3, #8
 8008f9c:	2b08      	cmp	r3, #8
 8008f9e:	d110      	bne.n	8008fc2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	2208      	movs	r2, #8
 8008fa6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008fa8:	68f8      	ldr	r0, [r7, #12]
 8008faa:	f000 f838 	bl	800901e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	2208      	movs	r2, #8
 8008fb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	e029      	b.n	8009016 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	69db      	ldr	r3, [r3, #28]
 8008fc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008fcc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008fd0:	d111      	bne.n	8008ff6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008fda:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008fdc:	68f8      	ldr	r0, [r7, #12]
 8008fde:	f000 f81e 	bl	800901e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	2220      	movs	r2, #32
 8008fe6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	2200      	movs	r2, #0
 8008fee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8008ff2:	2303      	movs	r3, #3
 8008ff4:	e00f      	b.n	8009016 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	69da      	ldr	r2, [r3, #28]
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	4013      	ands	r3, r2
 8009000:	68ba      	ldr	r2, [r7, #8]
 8009002:	429a      	cmp	r2, r3
 8009004:	bf0c      	ite	eq
 8009006:	2301      	moveq	r3, #1
 8009008:	2300      	movne	r3, #0
 800900a:	b2db      	uxtb	r3, r3
 800900c:	461a      	mov	r2, r3
 800900e:	79fb      	ldrb	r3, [r7, #7]
 8009010:	429a      	cmp	r2, r3
 8009012:	d0a0      	beq.n	8008f56 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009014:	2300      	movs	r3, #0
}
 8009016:	4618      	mov	r0, r3
 8009018:	3710      	adds	r7, #16
 800901a:	46bd      	mov	sp, r7
 800901c:	bd80      	pop	{r7, pc}

0800901e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800901e:	b480      	push	{r7}
 8009020:	b095      	sub	sp, #84	@ 0x54
 8009022:	af00      	add	r7, sp, #0
 8009024:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800902c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800902e:	e853 3f00 	ldrex	r3, [r3]
 8009032:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009036:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800903a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	461a      	mov	r2, r3
 8009042:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009044:	643b      	str	r3, [r7, #64]	@ 0x40
 8009046:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009048:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800904a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800904c:	e841 2300 	strex	r3, r2, [r1]
 8009050:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009054:	2b00      	cmp	r3, #0
 8009056:	d1e6      	bne.n	8009026 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	3308      	adds	r3, #8
 800905e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009060:	6a3b      	ldr	r3, [r7, #32]
 8009062:	e853 3f00 	ldrex	r3, [r3]
 8009066:	61fb      	str	r3, [r7, #28]
   return(result);
 8009068:	69fb      	ldr	r3, [r7, #28]
 800906a:	f023 0301 	bic.w	r3, r3, #1
 800906e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	3308      	adds	r3, #8
 8009076:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009078:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800907a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800907c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800907e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009080:	e841 2300 	strex	r3, r2, [r1]
 8009084:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009088:	2b00      	cmp	r3, #0
 800908a:	d1e5      	bne.n	8009058 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009090:	2b01      	cmp	r3, #1
 8009092:	d118      	bne.n	80090c6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	e853 3f00 	ldrex	r3, [r3]
 80090a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	f023 0310 	bic.w	r3, r3, #16
 80090a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	461a      	mov	r2, r3
 80090b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090b2:	61bb      	str	r3, [r7, #24]
 80090b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b6:	6979      	ldr	r1, [r7, #20]
 80090b8:	69ba      	ldr	r2, [r7, #24]
 80090ba:	e841 2300 	strex	r3, r2, [r1]
 80090be:	613b      	str	r3, [r7, #16]
   return(result);
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d1e6      	bne.n	8009094 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2220      	movs	r2, #32
 80090ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2200      	movs	r2, #0
 80090d2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2200      	movs	r2, #0
 80090d8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80090da:	bf00      	nop
 80090dc:	3754      	adds	r7, #84	@ 0x54
 80090de:	46bd      	mov	sp, r7
 80090e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e4:	4770      	bx	lr
	...

080090e8 <arm_rfft_fast_init_f32>:
 80090e8:	084b      	lsrs	r3, r1, #1
 80090ea:	2b80      	cmp	r3, #128	@ 0x80
 80090ec:	b410      	push	{r4}
 80090ee:	8201      	strh	r1, [r0, #16]
 80090f0:	8003      	strh	r3, [r0, #0]
 80090f2:	d047      	beq.n	8009184 <arm_rfft_fast_init_f32+0x9c>
 80090f4:	d917      	bls.n	8009126 <arm_rfft_fast_init_f32+0x3e>
 80090f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090fa:	d03d      	beq.n	8009178 <arm_rfft_fast_init_f32+0x90>
 80090fc:	d929      	bls.n	8009152 <arm_rfft_fast_init_f32+0x6a>
 80090fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009102:	d020      	beq.n	8009146 <arm_rfft_fast_init_f32+0x5e>
 8009104:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009108:	d113      	bne.n	8009132 <arm_rfft_fast_init_f32+0x4a>
 800910a:	4921      	ldr	r1, [pc, #132]	@ (8009190 <arm_rfft_fast_init_f32+0xa8>)
 800910c:	4a21      	ldr	r2, [pc, #132]	@ (8009194 <arm_rfft_fast_init_f32+0xac>)
 800910e:	4b22      	ldr	r3, [pc, #136]	@ (8009198 <arm_rfft_fast_init_f32+0xb0>)
 8009110:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 8009114:	8184      	strh	r4, [r0, #12]
 8009116:	6081      	str	r1, [r0, #8]
 8009118:	6042      	str	r2, [r0, #4]
 800911a:	6143      	str	r3, [r0, #20]
 800911c:	2000      	movs	r0, #0
 800911e:	b240      	sxtb	r0, r0
 8009120:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009124:	4770      	bx	lr
 8009126:	2b20      	cmp	r3, #32
 8009128:	d01c      	beq.n	8009164 <arm_rfft_fast_init_f32+0x7c>
 800912a:	2b40      	cmp	r3, #64	@ 0x40
 800912c:	d006      	beq.n	800913c <arm_rfft_fast_init_f32+0x54>
 800912e:	2b10      	cmp	r3, #16
 8009130:	d01d      	beq.n	800916e <arm_rfft_fast_init_f32+0x86>
 8009132:	20ff      	movs	r0, #255	@ 0xff
 8009134:	b240      	sxtb	r0, r0
 8009136:	f85d 4b04 	ldr.w	r4, [sp], #4
 800913a:	4770      	bx	lr
 800913c:	2438      	movs	r4, #56	@ 0x38
 800913e:	4917      	ldr	r1, [pc, #92]	@ (800919c <arm_rfft_fast_init_f32+0xb4>)
 8009140:	4a17      	ldr	r2, [pc, #92]	@ (80091a0 <arm_rfft_fast_init_f32+0xb8>)
 8009142:	4b18      	ldr	r3, [pc, #96]	@ (80091a4 <arm_rfft_fast_init_f32+0xbc>)
 8009144:	e7e6      	b.n	8009114 <arm_rfft_fast_init_f32+0x2c>
 8009146:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 800914a:	4917      	ldr	r1, [pc, #92]	@ (80091a8 <arm_rfft_fast_init_f32+0xc0>)
 800914c:	4a17      	ldr	r2, [pc, #92]	@ (80091ac <arm_rfft_fast_init_f32+0xc4>)
 800914e:	4b18      	ldr	r3, [pc, #96]	@ (80091b0 <arm_rfft_fast_init_f32+0xc8>)
 8009150:	e7e0      	b.n	8009114 <arm_rfft_fast_init_f32+0x2c>
 8009152:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009156:	d1ec      	bne.n	8009132 <arm_rfft_fast_init_f32+0x4a>
 8009158:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 800915c:	4915      	ldr	r1, [pc, #84]	@ (80091b4 <arm_rfft_fast_init_f32+0xcc>)
 800915e:	4a16      	ldr	r2, [pc, #88]	@ (80091b8 <arm_rfft_fast_init_f32+0xd0>)
 8009160:	4b16      	ldr	r3, [pc, #88]	@ (80091bc <arm_rfft_fast_init_f32+0xd4>)
 8009162:	e7d7      	b.n	8009114 <arm_rfft_fast_init_f32+0x2c>
 8009164:	2430      	movs	r4, #48	@ 0x30
 8009166:	4916      	ldr	r1, [pc, #88]	@ (80091c0 <arm_rfft_fast_init_f32+0xd8>)
 8009168:	4a16      	ldr	r2, [pc, #88]	@ (80091c4 <arm_rfft_fast_init_f32+0xdc>)
 800916a:	4b17      	ldr	r3, [pc, #92]	@ (80091c8 <arm_rfft_fast_init_f32+0xe0>)
 800916c:	e7d2      	b.n	8009114 <arm_rfft_fast_init_f32+0x2c>
 800916e:	2414      	movs	r4, #20
 8009170:	4916      	ldr	r1, [pc, #88]	@ (80091cc <arm_rfft_fast_init_f32+0xe4>)
 8009172:	4a17      	ldr	r2, [pc, #92]	@ (80091d0 <arm_rfft_fast_init_f32+0xe8>)
 8009174:	4b17      	ldr	r3, [pc, #92]	@ (80091d4 <arm_rfft_fast_init_f32+0xec>)
 8009176:	e7cd      	b.n	8009114 <arm_rfft_fast_init_f32+0x2c>
 8009178:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 800917c:	4916      	ldr	r1, [pc, #88]	@ (80091d8 <arm_rfft_fast_init_f32+0xf0>)
 800917e:	4a17      	ldr	r2, [pc, #92]	@ (80091dc <arm_rfft_fast_init_f32+0xf4>)
 8009180:	4b17      	ldr	r3, [pc, #92]	@ (80091e0 <arm_rfft_fast_init_f32+0xf8>)
 8009182:	e7c7      	b.n	8009114 <arm_rfft_fast_init_f32+0x2c>
 8009184:	24d0      	movs	r4, #208	@ 0xd0
 8009186:	4917      	ldr	r1, [pc, #92]	@ (80091e4 <arm_rfft_fast_init_f32+0xfc>)
 8009188:	4a17      	ldr	r2, [pc, #92]	@ (80091e8 <arm_rfft_fast_init_f32+0x100>)
 800918a:	4b18      	ldr	r3, [pc, #96]	@ (80091ec <arm_rfft_fast_init_f32+0x104>)
 800918c:	e7c2      	b.n	8009114 <arm_rfft_fast_init_f32+0x2c>
 800918e:	bf00      	nop
 8009190:	0801b4f0 	.word	0x0801b4f0
 8009194:	0800c6e8 	.word	0x0800c6e8
 8009198:	08012858 	.word	0x08012858
 800919c:	080107e8 	.word	0x080107e8
 80091a0:	0801d2b0 	.word	0x0801d2b0
 80091a4:	0801f7a0 	.word	0x0801f7a0
 80091a8:	080191d8 	.word	0x080191d8
 80091ac:	080170d8 	.word	0x080170d8
 80091b0:	08010858 	.word	0x08010858
 80091b4:	0801f430 	.word	0x0801f430
 80091b8:	08016858 	.word	0x08016858
 80091bc:	0801d4b0 	.word	0x0801d4b0
 80091c0:	0801a090 	.word	0x0801a090
 80091c4:	080190d8 	.word	0x080190d8
 80091c8:	080106e8 	.word	0x080106e8
 80091cc:	08019fe8 	.word	0x08019fe8
 80091d0:	08017058 	.word	0x08017058
 80091d4:	0801a010 	.word	0x0801a010
 80091d8:	0801dcb0 	.word	0x0801dcb0
 80091dc:	0801a4f0 	.word	0x0801a4f0
 80091e0:	0801e030 	.word	0x0801e030
 80091e4:	0801f9a0 	.word	0x0801f9a0
 80091e8:	0801a0f0 	.word	0x0801a0f0
 80091ec:	0801f030 	.word	0x0801f030

080091f0 <arm_rfft_fast_f32>:
 80091f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091f4:	b089      	sub	sp, #36	@ 0x24
 80091f6:	460e      	mov	r6, r1
 80091f8:	9205      	str	r2, [sp, #20]
 80091fa:	8a02      	ldrh	r2, [r0, #16]
 80091fc:	9006      	str	r0, [sp, #24]
 80091fe:	0852      	lsrs	r2, r2, #1
 8009200:	8002      	strh	r2, [r0, #0]
 8009202:	9307      	str	r3, [sp, #28]
 8009204:	2b00      	cmp	r3, #0
 8009206:	f040 8097 	bne.w	8009338 <arm_rfft_fast_f32+0x148>
 800920a:	461a      	mov	r2, r3
 800920c:	2301      	movs	r3, #1
 800920e:	f000 fe35 	bl	8009e7c <arm_cfft_f32>
 8009212:	9a06      	ldr	r2, [sp, #24]
 8009214:	6830      	ldr	r0, [r6, #0]
 8009216:	8813      	ldrh	r3, [r2, #0]
 8009218:	6954      	ldr	r4, [r2, #20]
 800921a:	3b01      	subs	r3, #1
 800921c:	4601      	mov	r1, r0
 800921e:	9301      	str	r3, [sp, #4]
 8009220:	f7f7 fd32 	bl	8000c88 <__addsf3>
 8009224:	4605      	mov	r5, r0
 8009226:	6870      	ldr	r0, [r6, #4]
 8009228:	4601      	mov	r1, r0
 800922a:	f7f7 fd2d 	bl	8000c88 <__addsf3>
 800922e:	4607      	mov	r7, r0
 8009230:	4639      	mov	r1, r7
 8009232:	4628      	mov	r0, r5
 8009234:	f7f7 fd28 	bl	8000c88 <__addsf3>
 8009238:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800923c:	f7f7 fe2c 	bl	8000e98 <__aeabi_fmul>
 8009240:	4639      	mov	r1, r7
 8009242:	9f05      	ldr	r7, [sp, #20]
 8009244:	6038      	str	r0, [r7, #0]
 8009246:	4628      	mov	r0, r5
 8009248:	f7f7 fd1c 	bl	8000c84 <__aeabi_fsub>
 800924c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8009250:	f7f7 fe22 	bl	8000e98 <__aeabi_fmul>
 8009254:	9b01      	ldr	r3, [sp, #4]
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 800925c:	f106 0210 	add.w	r2, r6, #16
 8009260:	f1a3 0c08 	sub.w	ip, r3, #8
 8009264:	f107 0510 	add.w	r5, r7, #16
 8009268:	3410      	adds	r4, #16
 800926a:	4666      	mov	r6, ip
 800926c:	4617      	mov	r7, r2
 800926e:	68f1      	ldr	r1, [r6, #12]
 8009270:	68b2      	ldr	r2, [r6, #8]
 8009272:	f857 3c08 	ldr.w	r3, [r7, #-8]
 8009276:	9206      	str	r2, [sp, #24]
 8009278:	4688      	mov	r8, r1
 800927a:	f857 1c04 	ldr.w	r1, [r7, #-4]
 800927e:	9100      	str	r1, [sp, #0]
 8009280:	4610      	mov	r0, r2
 8009282:	4619      	mov	r1, r3
 8009284:	9305      	str	r3, [sp, #20]
 8009286:	f7f7 fcfd 	bl	8000c84 <__aeabi_fsub>
 800928a:	9900      	ldr	r1, [sp, #0]
 800928c:	f8cd 8008 	str.w	r8, [sp, #8]
 8009290:	4683      	mov	fp, r0
 8009292:	4640      	mov	r0, r8
 8009294:	f7f7 fcf8 	bl	8000c88 <__addsf3>
 8009298:	f854 ac04 	ldr.w	sl, [r4, #-4]
 800929c:	f854 9c08 	ldr.w	r9, [r4, #-8]
 80092a0:	4680      	mov	r8, r0
 80092a2:	4641      	mov	r1, r8
 80092a4:	4650      	mov	r0, sl
 80092a6:	f7f7 fdf7 	bl	8000e98 <__aeabi_fmul>
 80092aa:	4659      	mov	r1, fp
 80092ac:	9003      	str	r0, [sp, #12]
 80092ae:	4648      	mov	r0, r9
 80092b0:	f7f7 fdf2 	bl	8000e98 <__aeabi_fmul>
 80092b4:	9b05      	ldr	r3, [sp, #20]
 80092b6:	9a06      	ldr	r2, [sp, #24]
 80092b8:	9004      	str	r0, [sp, #16]
 80092ba:	4619      	mov	r1, r3
 80092bc:	4610      	mov	r0, r2
 80092be:	f7f7 fce3 	bl	8000c88 <__addsf3>
 80092c2:	f8dd c010 	ldr.w	ip, [sp, #16]
 80092c6:	4601      	mov	r1, r0
 80092c8:	4660      	mov	r0, ip
 80092ca:	f7f7 fcdd 	bl	8000c88 <__addsf3>
 80092ce:	4601      	mov	r1, r0
 80092d0:	9803      	ldr	r0, [sp, #12]
 80092d2:	f7f7 fcd9 	bl	8000c88 <__addsf3>
 80092d6:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80092da:	f7f7 fddd 	bl	8000e98 <__aeabi_fmul>
 80092de:	4659      	mov	r1, fp
 80092e0:	f845 0c08 	str.w	r0, [r5, #-8]
 80092e4:	4650      	mov	r0, sl
 80092e6:	f7f7 fdd7 	bl	8000e98 <__aeabi_fmul>
 80092ea:	9902      	ldr	r1, [sp, #8]
 80092ec:	4682      	mov	sl, r0
 80092ee:	9800      	ldr	r0, [sp, #0]
 80092f0:	f7f7 fcc8 	bl	8000c84 <__aeabi_fsub>
 80092f4:	4601      	mov	r1, r0
 80092f6:	4650      	mov	r0, sl
 80092f8:	f7f7 fcc6 	bl	8000c88 <__addsf3>
 80092fc:	4641      	mov	r1, r8
 80092fe:	4682      	mov	sl, r0
 8009300:	4648      	mov	r0, r9
 8009302:	f7f7 fdc9 	bl	8000e98 <__aeabi_fmul>
 8009306:	4601      	mov	r1, r0
 8009308:	4650      	mov	r0, sl
 800930a:	f7f7 fcbb 	bl	8000c84 <__aeabi_fsub>
 800930e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8009312:	f7f7 fdc1 	bl	8000e98 <__aeabi_fmul>
 8009316:	9b01      	ldr	r3, [sp, #4]
 8009318:	f845 0c04 	str.w	r0, [r5, #-4]
 800931c:	3b01      	subs	r3, #1
 800931e:	f1a6 0608 	sub.w	r6, r6, #8
 8009322:	f107 0708 	add.w	r7, r7, #8
 8009326:	f104 0408 	add.w	r4, r4, #8
 800932a:	f105 0508 	add.w	r5, r5, #8
 800932e:	9301      	str	r3, [sp, #4]
 8009330:	d19d      	bne.n	800926e <arm_rfft_fast_f32+0x7e>
 8009332:	b009      	add	sp, #36	@ 0x24
 8009334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009338:	680d      	ldr	r5, [r1, #0]
 800933a:	684f      	ldr	r7, [r1, #4]
 800933c:	6944      	ldr	r4, [r0, #20]
 800933e:	1e53      	subs	r3, r2, #1
 8009340:	4639      	mov	r1, r7
 8009342:	4628      	mov	r0, r5
 8009344:	9302      	str	r3, [sp, #8]
 8009346:	f7f7 fc9f 	bl	8000c88 <__addsf3>
 800934a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800934e:	f7f7 fda3 	bl	8000e98 <__aeabi_fmul>
 8009352:	4639      	mov	r1, r7
 8009354:	9f05      	ldr	r7, [sp, #20]
 8009356:	6038      	str	r0, [r7, #0]
 8009358:	4628      	mov	r0, r5
 800935a:	f7f7 fc93 	bl	8000c84 <__aeabi_fsub>
 800935e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8009362:	f7f7 fd99 	bl	8000e98 <__aeabi_fmul>
 8009366:	9b02      	ldr	r3, [sp, #8]
 8009368:	6078      	str	r0, [r7, #4]
 800936a:	00dd      	lsls	r5, r3, #3
 800936c:	2b00      	cmp	r3, #0
 800936e:	d06b      	beq.n	8009448 <arm_rfft_fast_f32+0x258>
 8009370:	3d08      	subs	r5, #8
 8009372:	f104 0310 	add.w	r3, r4, #16
 8009376:	4435      	add	r5, r6
 8009378:	f106 0410 	add.w	r4, r6, #16
 800937c:	f107 0610 	add.w	r6, r7, #16
 8009380:	46b0      	mov	r8, r6
 8009382:	461f      	mov	r7, r3
 8009384:	f8d5 c008 	ldr.w	ip, [r5, #8]
 8009388:	f854 2c08 	ldr.w	r2, [r4, #-8]
 800938c:	68eb      	ldr	r3, [r5, #12]
 800938e:	9300      	str	r3, [sp, #0]
 8009390:	4661      	mov	r1, ip
 8009392:	4610      	mov	r0, r2
 8009394:	f8cd c010 	str.w	ip, [sp, #16]
 8009398:	9203      	str	r2, [sp, #12]
 800939a:	f7f7 fc73 	bl	8000c84 <__aeabi_fsub>
 800939e:	f854 ac04 	ldr.w	sl, [r4, #-4]
 80093a2:	f857 9c08 	ldr.w	r9, [r7, #-8]
 80093a6:	f857 bc04 	ldr.w	fp, [r7, #-4]
 80093aa:	4606      	mov	r6, r0
 80093ac:	4651      	mov	r1, sl
 80093ae:	9800      	ldr	r0, [sp, #0]
 80093b0:	f7f7 fc6a 	bl	8000c88 <__addsf3>
 80093b4:	f8dd c010 	ldr.w	ip, [sp, #16]
 80093b8:	9a03      	ldr	r2, [sp, #12]
 80093ba:	9001      	str	r0, [sp, #4]
 80093bc:	4611      	mov	r1, r2
 80093be:	4660      	mov	r0, ip
 80093c0:	f7f7 fc62 	bl	8000c88 <__addsf3>
 80093c4:	4631      	mov	r1, r6
 80093c6:	9003      	str	r0, [sp, #12]
 80093c8:	4648      	mov	r0, r9
 80093ca:	f7f7 fd65 	bl	8000e98 <__aeabi_fmul>
 80093ce:	9a03      	ldr	r2, [sp, #12]
 80093d0:	4601      	mov	r1, r0
 80093d2:	4610      	mov	r0, r2
 80093d4:	f7f7 fc56 	bl	8000c84 <__aeabi_fsub>
 80093d8:	9901      	ldr	r1, [sp, #4]
 80093da:	9003      	str	r0, [sp, #12]
 80093dc:	4658      	mov	r0, fp
 80093de:	f7f7 fd5b 	bl	8000e98 <__aeabi_fmul>
 80093e2:	9a03      	ldr	r2, [sp, #12]
 80093e4:	4601      	mov	r1, r0
 80093e6:	4610      	mov	r0, r2
 80093e8:	f7f7 fc4c 	bl	8000c84 <__aeabi_fsub>
 80093ec:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80093f0:	f7f7 fd52 	bl	8000e98 <__aeabi_fmul>
 80093f4:	4631      	mov	r1, r6
 80093f6:	f848 0c08 	str.w	r0, [r8, #-8]
 80093fa:	4658      	mov	r0, fp
 80093fc:	f7f7 fd4c 	bl	8000e98 <__aeabi_fmul>
 8009400:	9900      	ldr	r1, [sp, #0]
 8009402:	4606      	mov	r6, r0
 8009404:	4650      	mov	r0, sl
 8009406:	f7f7 fc3d 	bl	8000c84 <__aeabi_fsub>
 800940a:	4601      	mov	r1, r0
 800940c:	4630      	mov	r0, r6
 800940e:	f7f7 fc3b 	bl	8000c88 <__addsf3>
 8009412:	9901      	ldr	r1, [sp, #4]
 8009414:	4606      	mov	r6, r0
 8009416:	4648      	mov	r0, r9
 8009418:	f7f7 fd3e 	bl	8000e98 <__aeabi_fmul>
 800941c:	4601      	mov	r1, r0
 800941e:	4630      	mov	r0, r6
 8009420:	f7f7 fc30 	bl	8000c84 <__aeabi_fsub>
 8009424:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8009428:	f7f7 fd36 	bl	8000e98 <__aeabi_fmul>
 800942c:	9b02      	ldr	r3, [sp, #8]
 800942e:	f848 0c04 	str.w	r0, [r8, #-4]
 8009432:	3b01      	subs	r3, #1
 8009434:	f1a5 0508 	sub.w	r5, r5, #8
 8009438:	f104 0408 	add.w	r4, r4, #8
 800943c:	f107 0708 	add.w	r7, r7, #8
 8009440:	f108 0808 	add.w	r8, r8, #8
 8009444:	9302      	str	r3, [sp, #8]
 8009446:	d19d      	bne.n	8009384 <arm_rfft_fast_f32+0x194>
 8009448:	9806      	ldr	r0, [sp, #24]
 800944a:	9905      	ldr	r1, [sp, #20]
 800944c:	9a07      	ldr	r2, [sp, #28]
 800944e:	2301      	movs	r3, #1
 8009450:	b009      	add	sp, #36	@ 0x24
 8009452:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009456:	f000 bd11 	b.w	8009e7c <arm_cfft_f32>
 800945a:	bf00      	nop

0800945c <arm_cfft_radix8by2_f32>:
 800945c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009460:	4602      	mov	r2, r0
 8009462:	b093      	sub	sp, #76	@ 0x4c
 8009464:	8813      	ldrh	r3, [r2, #0]
 8009466:	900e      	str	r0, [sp, #56]	@ 0x38
 8009468:	085c      	lsrs	r4, r3, #1
 800946a:	4608      	mov	r0, r1
 800946c:	9111      	str	r1, [sp, #68]	@ 0x44
 800946e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8009472:	08db      	lsrs	r3, r3, #3
 8009474:	6852      	ldr	r2, [r2, #4]
 8009476:	9410      	str	r4, [sp, #64]	@ 0x40
 8009478:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800947c:	910f      	str	r1, [sp, #60]	@ 0x3c
 800947e:	f000 8137 	beq.w	80096f0 <arm_cfft_radix8by2_f32+0x294>
 8009482:	f10c 0c10 	add.w	ip, ip, #16
 8009486:	eb00 070c 	add.w	r7, r0, ip
 800948a:	f101 0910 	add.w	r9, r1, #16
 800948e:	3210      	adds	r2, #16
 8009490:	448c      	add	ip, r1
 8009492:	46ca      	mov	sl, r9
 8009494:	9200      	str	r2, [sp, #0]
 8009496:	f100 0610 	add.w	r6, r0, #16
 800949a:	930a      	str	r3, [sp, #40]	@ 0x28
 800949c:	46e1      	mov	r9, ip
 800949e:	46bb      	mov	fp, r7
 80094a0:	f85a cc10 	ldr.w	ip, [sl, #-16]
 80094a4:	f85b 1c10 	ldr.w	r1, [fp, #-16]
 80094a8:	f85b 0c0c 	ldr.w	r0, [fp, #-12]
 80094ac:	f856 4c10 	ldr.w	r4, [r6, #-16]
 80094b0:	f85a 2c08 	ldr.w	r2, [sl, #-8]
 80094b4:	f85b ec08 	ldr.w	lr, [fp, #-8]
 80094b8:	f856 3c0c 	ldr.w	r3, [r6, #-12]
 80094bc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80094be:	900c      	str	r0, [sp, #48]	@ 0x30
 80094c0:	f859 1c0c 	ldr.w	r1, [r9, #-12]
 80094c4:	f859 0c08 	ldr.w	r0, [r9, #-8]
 80094c8:	f856 8c08 	ldr.w	r8, [r6, #-8]
 80094cc:	9301      	str	r3, [sp, #4]
 80094ce:	9203      	str	r2, [sp, #12]
 80094d0:	f85b 3c04 	ldr.w	r3, [fp, #-4]
 80094d4:	f859 2c10 	ldr.w	r2, [r9, #-16]
 80094d8:	f8cd e010 	str.w	lr, [sp, #16]
 80094dc:	9107      	str	r1, [sp, #28]
 80094de:	f859 ec04 	ldr.w	lr, [r9, #-4]
 80094e2:	9008      	str	r0, [sp, #32]
 80094e4:	4661      	mov	r1, ip
 80094e6:	4620      	mov	r0, r4
 80094e8:	f8cd e024 	str.w	lr, [sp, #36]	@ 0x24
 80094ec:	9305      	str	r3, [sp, #20]
 80094ee:	9206      	str	r2, [sp, #24]
 80094f0:	f8cd c034 	str.w	ip, [sp, #52]	@ 0x34
 80094f4:	f8cd 8008 	str.w	r8, [sp, #8]
 80094f8:	f7f7 fbc6 	bl	8000c88 <__addsf3>
 80094fc:	f85a 7c0c 	ldr.w	r7, [sl, #-12]
 8009500:	f85a 5c04 	ldr.w	r5, [sl, #-4]
 8009504:	f846 0c10 	str.w	r0, [r6, #-16]
 8009508:	4639      	mov	r1, r7
 800950a:	9801      	ldr	r0, [sp, #4]
 800950c:	f856 8c04 	ldr.w	r8, [r6, #-4]
 8009510:	f7f7 fbba 	bl	8000c88 <__addsf3>
 8009514:	9903      	ldr	r1, [sp, #12]
 8009516:	f846 0c0c 	str.w	r0, [r6, #-12]
 800951a:	9802      	ldr	r0, [sp, #8]
 800951c:	f7f7 fbb4 	bl	8000c88 <__addsf3>
 8009520:	4629      	mov	r1, r5
 8009522:	f846 0c08 	str.w	r0, [r6, #-8]
 8009526:	4640      	mov	r0, r8
 8009528:	f7f7 fbae 	bl	8000c88 <__addsf3>
 800952c:	f8dd c034 	ldr.w	ip, [sp, #52]	@ 0x34
 8009530:	f846 0c04 	str.w	r0, [r6, #-4]
 8009534:	4661      	mov	r1, ip
 8009536:	4620      	mov	r0, r4
 8009538:	f7f7 fba4 	bl	8000c84 <__aeabi_fsub>
 800953c:	4639      	mov	r1, r7
 800953e:	4604      	mov	r4, r0
 8009540:	9801      	ldr	r0, [sp, #4]
 8009542:	f7f7 fb9f 	bl	8000c84 <__aeabi_fsub>
 8009546:	9903      	ldr	r1, [sp, #12]
 8009548:	4607      	mov	r7, r0
 800954a:	9802      	ldr	r0, [sp, #8]
 800954c:	f7f7 fb9a 	bl	8000c84 <__aeabi_fsub>
 8009550:	4629      	mov	r1, r5
 8009552:	9001      	str	r0, [sp, #4]
 8009554:	4640      	mov	r0, r8
 8009556:	f7f7 fb95 	bl	8000c84 <__aeabi_fsub>
 800955a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800955c:	900d      	str	r0, [sp, #52]	@ 0x34
 800955e:	9906      	ldr	r1, [sp, #24]
 8009560:	4628      	mov	r0, r5
 8009562:	f7f7 fb91 	bl	8000c88 <__addsf3>
 8009566:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 800956a:	9907      	ldr	r1, [sp, #28]
 800956c:	f84b 0c10 	str.w	r0, [fp, #-16]
 8009570:	4640      	mov	r0, r8
 8009572:	f7f7 fb89 	bl	8000c88 <__addsf3>
 8009576:	9908      	ldr	r1, [sp, #32]
 8009578:	f84b 0c0c 	str.w	r0, [fp, #-12]
 800957c:	9804      	ldr	r0, [sp, #16]
 800957e:	f7f7 fb83 	bl	8000c88 <__addsf3>
 8009582:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009584:	f84b 0c08 	str.w	r0, [fp, #-8]
 8009588:	9805      	ldr	r0, [sp, #20]
 800958a:	f7f7 fb7d 	bl	8000c88 <__addsf3>
 800958e:	4629      	mov	r1, r5
 8009590:	f84b 0c04 	str.w	r0, [fp, #-4]
 8009594:	9806      	ldr	r0, [sp, #24]
 8009596:	f7f7 fb75 	bl	8000c84 <__aeabi_fsub>
 800959a:	4641      	mov	r1, r8
 800959c:	9002      	str	r0, [sp, #8]
 800959e:	9807      	ldr	r0, [sp, #28]
 80095a0:	f7f7 fb70 	bl	8000c84 <__aeabi_fsub>
 80095a4:	9904      	ldr	r1, [sp, #16]
 80095a6:	9006      	str	r0, [sp, #24]
 80095a8:	9808      	ldr	r0, [sp, #32]
 80095aa:	f7f7 fb6b 	bl	8000c84 <__aeabi_fsub>
 80095ae:	9905      	ldr	r1, [sp, #20]
 80095b0:	9003      	str	r0, [sp, #12]
 80095b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80095b4:	f7f7 fb66 	bl	8000c84 <__aeabi_fsub>
 80095b8:	9a00      	ldr	r2, [sp, #0]
 80095ba:	9004      	str	r0, [sp, #16]
 80095bc:	f852 5c10 	ldr.w	r5, [r2, #-16]
 80095c0:	f852 8c0c 	ldr.w	r8, [r2, #-12]
 80095c4:	4629      	mov	r1, r5
 80095c6:	4620      	mov	r0, r4
 80095c8:	f7f7 fc66 	bl	8000e98 <__aeabi_fmul>
 80095cc:	4641      	mov	r1, r8
 80095ce:	9005      	str	r0, [sp, #20]
 80095d0:	4638      	mov	r0, r7
 80095d2:	f7f7 fc61 	bl	8000e98 <__aeabi_fmul>
 80095d6:	9b05      	ldr	r3, [sp, #20]
 80095d8:	4601      	mov	r1, r0
 80095da:	4618      	mov	r0, r3
 80095dc:	f7f7 fb54 	bl	8000c88 <__addsf3>
 80095e0:	4629      	mov	r1, r5
 80095e2:	f84a 0c10 	str.w	r0, [sl, #-16]
 80095e6:	4638      	mov	r0, r7
 80095e8:	f7f7 fc56 	bl	8000e98 <__aeabi_fmul>
 80095ec:	4641      	mov	r1, r8
 80095ee:	4607      	mov	r7, r0
 80095f0:	4620      	mov	r0, r4
 80095f2:	f7f7 fc51 	bl	8000e98 <__aeabi_fmul>
 80095f6:	4601      	mov	r1, r0
 80095f8:	4638      	mov	r0, r7
 80095fa:	f7f7 fb43 	bl	8000c84 <__aeabi_fsub>
 80095fe:	4641      	mov	r1, r8
 8009600:	f84a 0c0c 	str.w	r0, [sl, #-12]
 8009604:	9802      	ldr	r0, [sp, #8]
 8009606:	f7f7 fc47 	bl	8000e98 <__aeabi_fmul>
 800960a:	9f06      	ldr	r7, [sp, #24]
 800960c:	4604      	mov	r4, r0
 800960e:	4629      	mov	r1, r5
 8009610:	4638      	mov	r0, r7
 8009612:	f7f7 fc41 	bl	8000e98 <__aeabi_fmul>
 8009616:	4601      	mov	r1, r0
 8009618:	4620      	mov	r0, r4
 800961a:	f7f7 fb33 	bl	8000c84 <__aeabi_fsub>
 800961e:	4641      	mov	r1, r8
 8009620:	f849 0c10 	str.w	r0, [r9, #-16]
 8009624:	4638      	mov	r0, r7
 8009626:	f7f7 fc37 	bl	8000e98 <__aeabi_fmul>
 800962a:	4629      	mov	r1, r5
 800962c:	4604      	mov	r4, r0
 800962e:	9802      	ldr	r0, [sp, #8]
 8009630:	f7f7 fc32 	bl	8000e98 <__aeabi_fmul>
 8009634:	4601      	mov	r1, r0
 8009636:	4620      	mov	r0, r4
 8009638:	f7f7 fb26 	bl	8000c88 <__addsf3>
 800963c:	9a00      	ldr	r2, [sp, #0]
 800963e:	f849 0c0c 	str.w	r0, [r9, #-12]
 8009642:	f852 4c08 	ldr.w	r4, [r2, #-8]
 8009646:	9801      	ldr	r0, [sp, #4]
 8009648:	f852 5c04 	ldr.w	r5, [r2, #-4]
 800964c:	4621      	mov	r1, r4
 800964e:	f7f7 fc23 	bl	8000e98 <__aeabi_fmul>
 8009652:	f8dd 8034 	ldr.w	r8, [sp, #52]	@ 0x34
 8009656:	4607      	mov	r7, r0
 8009658:	4629      	mov	r1, r5
 800965a:	4640      	mov	r0, r8
 800965c:	f7f7 fc1c 	bl	8000e98 <__aeabi_fmul>
 8009660:	4601      	mov	r1, r0
 8009662:	4638      	mov	r0, r7
 8009664:	f7f7 fb10 	bl	8000c88 <__addsf3>
 8009668:	4621      	mov	r1, r4
 800966a:	f84a 0c08 	str.w	r0, [sl, #-8]
 800966e:	4640      	mov	r0, r8
 8009670:	f7f7 fc12 	bl	8000e98 <__aeabi_fmul>
 8009674:	4629      	mov	r1, r5
 8009676:	4607      	mov	r7, r0
 8009678:	9801      	ldr	r0, [sp, #4]
 800967a:	f7f7 fc0d 	bl	8000e98 <__aeabi_fmul>
 800967e:	4601      	mov	r1, r0
 8009680:	4638      	mov	r0, r7
 8009682:	f7f7 faff 	bl	8000c84 <__aeabi_fsub>
 8009686:	4629      	mov	r1, r5
 8009688:	f84a 0c04 	str.w	r0, [sl, #-4]
 800968c:	9803      	ldr	r0, [sp, #12]
 800968e:	f7f7 fc03 	bl	8000e98 <__aeabi_fmul>
 8009692:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8009696:	4607      	mov	r7, r0
 8009698:	4621      	mov	r1, r4
 800969a:	4640      	mov	r0, r8
 800969c:	f7f7 fbfc 	bl	8000e98 <__aeabi_fmul>
 80096a0:	4601      	mov	r1, r0
 80096a2:	4638      	mov	r0, r7
 80096a4:	f7f7 faee 	bl	8000c84 <__aeabi_fsub>
 80096a8:	4629      	mov	r1, r5
 80096aa:	f849 0c08 	str.w	r0, [r9, #-8]
 80096ae:	4640      	mov	r0, r8
 80096b0:	f7f7 fbf2 	bl	8000e98 <__aeabi_fmul>
 80096b4:	4621      	mov	r1, r4
 80096b6:	4605      	mov	r5, r0
 80096b8:	9803      	ldr	r0, [sp, #12]
 80096ba:	f7f7 fbed 	bl	8000e98 <__aeabi_fmul>
 80096be:	4601      	mov	r1, r0
 80096c0:	4628      	mov	r0, r5
 80096c2:	f7f7 fae1 	bl	8000c88 <__addsf3>
 80096c6:	9b00      	ldr	r3, [sp, #0]
 80096c8:	f849 0c04 	str.w	r0, [r9, #-4]
 80096cc:	3310      	adds	r3, #16
 80096ce:	9300      	str	r3, [sp, #0]
 80096d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096d2:	3b01      	subs	r3, #1
 80096d4:	f106 0610 	add.w	r6, r6, #16
 80096d8:	f10b 0b10 	add.w	fp, fp, #16
 80096dc:	f10a 0a10 	add.w	sl, sl, #16
 80096e0:	f109 0910 	add.w	r9, r9, #16
 80096e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80096e6:	f47f aedb 	bne.w	80094a0 <arm_cfft_radix8by2_f32+0x44>
 80096ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096ec:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80096ee:	685a      	ldr	r2, [r3, #4]
 80096f0:	f8bd 4040 	ldrh.w	r4, [sp, #64]	@ 0x40
 80096f4:	2302      	movs	r3, #2
 80096f6:	4621      	mov	r1, r4
 80096f8:	f000 fc3e 	bl	8009f78 <arm_radix8_butterfly_f32>
 80096fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096fe:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8009700:	685a      	ldr	r2, [r3, #4]
 8009702:	4621      	mov	r1, r4
 8009704:	2302      	movs	r3, #2
 8009706:	b013      	add	sp, #76	@ 0x4c
 8009708:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800970c:	f000 bc34 	b.w	8009f78 <arm_radix8_butterfly_f32>

08009710 <arm_cfft_radix8by4_f32>:
 8009710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009714:	8804      	ldrh	r4, [r0, #0]
 8009716:	6843      	ldr	r3, [r0, #4]
 8009718:	680e      	ldr	r6, [r1, #0]
 800971a:	b0a7      	sub	sp, #156	@ 0x9c
 800971c:	0864      	lsrs	r4, r4, #1
 800971e:	ea4f 0984 	mov.w	r9, r4, lsl #2
 8009722:	9302      	str	r3, [sp, #8]
 8009724:	eb01 0309 	add.w	r3, r1, r9
 8009728:	461f      	mov	r7, r3
 800972a:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
 800972e:	9025      	str	r0, [sp, #148]	@ 0x94
 8009730:	911a      	str	r1, [sp, #104]	@ 0x68
 8009732:	9318      	str	r3, [sp, #96]	@ 0x60
 8009734:	4629      	mov	r1, r5
 8009736:	444b      	add	r3, r9
 8009738:	4630      	mov	r0, r6
 800973a:	931b      	str	r3, [sp, #108]	@ 0x6c
 800973c:	f7f7 faa4 	bl	8000c88 <__addsf3>
 8009740:	4629      	mov	r1, r5
 8009742:	4683      	mov	fp, r0
 8009744:	4630      	mov	r0, r6
 8009746:	f7f7 fa9d 	bl	8000c84 <__aeabi_fsub>
 800974a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800974c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800974e:	6855      	ldr	r5, [r2, #4]
 8009750:	684e      	ldr	r6, [r1, #4]
 8009752:	9000      	str	r0, [sp, #0]
 8009754:	4629      	mov	r1, r5
 8009756:	4630      	mov	r0, r6
 8009758:	f7f7 fa96 	bl	8000c88 <__addsf3>
 800975c:	4629      	mov	r1, r5
 800975e:	4682      	mov	sl, r0
 8009760:	4630      	mov	r0, r6
 8009762:	f7f7 fa8f 	bl	8000c84 <__aeabi_fsub>
 8009766:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8009768:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 800976a:	f855 6024 	ldr.w	r6, [r5, r4, lsl #2]
 800976e:	9001      	str	r0, [sp, #4]
 8009770:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
 8009774:	9718      	str	r7, [sp, #96]	@ 0x60
 8009776:	4631      	mov	r1, r6
 8009778:	4658      	mov	r0, fp
 800977a:	f7f7 fa85 	bl	8000c88 <__addsf3>
 800977e:	4601      	mov	r1, r0
 8009780:	4628      	mov	r0, r5
 8009782:	f7f7 fa81 	bl	8000c88 <__addsf3>
 8009786:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009788:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800978a:	f8d7 8004 	ldr.w	r8, [r7, #4]
 800978e:	468e      	mov	lr, r1
 8009790:	eb02 0709 	add.w	r7, r2, r9
 8009794:	9719      	str	r7, [sp, #100]	@ 0x64
 8009796:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8009798:	687f      	ldr	r7, [r7, #4]
 800979a:	f84e 0b08 	str.w	r0, [lr], #8
 800979e:	4650      	mov	r0, sl
 80097a0:	6851      	ldr	r1, [r2, #4]
 80097a2:	f8cd e074 	str.w	lr, [sp, #116]	@ 0x74
 80097a6:	f7f7 fa6f 	bl	8000c88 <__addsf3>
 80097aa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097ac:	6859      	ldr	r1, [r3, #4]
 80097ae:	f7f7 fa6b 	bl	8000c88 <__addsf3>
 80097b2:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80097b4:	9900      	ldr	r1, [sp, #0]
 80097b6:	6058      	str	r0, [r3, #4]
 80097b8:	4640      	mov	r0, r8
 80097ba:	f7f7 fa65 	bl	8000c88 <__addsf3>
 80097be:	4639      	mov	r1, r7
 80097c0:	f7f7 fa60 	bl	8000c84 <__aeabi_fsub>
 80097c4:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80097c6:	4631      	mov	r1, r6
 80097c8:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80097cc:	9801      	ldr	r0, [sp, #4]
 80097ce:	f7f7 fa59 	bl	8000c84 <__aeabi_fsub>
 80097d2:	4629      	mov	r1, r5
 80097d4:	f7f7 fa58 	bl	8000c88 <__addsf3>
 80097d8:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80097da:	4631      	mov	r1, r6
 80097dc:	6058      	str	r0, [r3, #4]
 80097de:	4658      	mov	r0, fp
 80097e0:	f7f7 fa50 	bl	8000c84 <__aeabi_fsub>
 80097e4:	4629      	mov	r1, r5
 80097e6:	f7f7 fa4d 	bl	8000c84 <__aeabi_fsub>
 80097ea:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80097ec:	4641      	mov	r1, r8
 80097ee:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 80097f2:	4650      	mov	r0, sl
 80097f4:	f7f7 fa46 	bl	8000c84 <__aeabi_fsub>
 80097f8:	4639      	mov	r1, r7
 80097fa:	f7f7 fa43 	bl	8000c84 <__aeabi_fsub>
 80097fe:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009800:	4641      	mov	r1, r8
 8009802:	6058      	str	r0, [r3, #4]
 8009804:	9800      	ldr	r0, [sp, #0]
 8009806:	f7f7 fa3d 	bl	8000c84 <__aeabi_fsub>
 800980a:	4601      	mov	r1, r0
 800980c:	4638      	mov	r0, r7
 800980e:	f7f7 fa3b 	bl	8000c88 <__addsf3>
 8009812:	9f1b      	ldr	r7, [sp, #108]	@ 0x6c
 8009814:	4631      	mov	r1, r6
 8009816:	f847 0024 	str.w	r0, [r7, r4, lsl #2]
 800981a:	9801      	ldr	r0, [sp, #4]
 800981c:	f7f7 fa34 	bl	8000c88 <__addsf3>
 8009820:	4629      	mov	r1, r5
 8009822:	f7f7 fa2f 	bl	8000c84 <__aeabi_fsub>
 8009826:	0866      	lsrs	r6, r4, #1
 8009828:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 800982a:	9b02      	ldr	r3, [sp, #8]
 800982c:	9624      	str	r6, [sp, #144]	@ 0x90
 800982e:	1eb1      	subs	r1, r6, #2
 8009830:	9e19      	ldr	r6, [sp, #100]	@ 0x64
 8009832:	f104 0208 	add.w	r2, r4, #8
 8009836:	6070      	str	r0, [r6, #4]
 8009838:	921e      	str	r2, [sp, #120]	@ 0x78
 800983a:	4630      	mov	r0, r6
 800983c:	f103 0208 	add.w	r2, r3, #8
 8009840:	3008      	adds	r0, #8
 8009842:	9220      	str	r2, [sp, #128]	@ 0x80
 8009844:	f103 0210 	add.w	r2, r3, #16
 8009848:	4635      	mov	r5, r6
 800984a:	901c      	str	r0, [sp, #112]	@ 0x70
 800984c:	463e      	mov	r6, r7
 800984e:	4638      	mov	r0, r7
 8009850:	9221      	str	r2, [sp, #132]	@ 0x84
 8009852:	4617      	mov	r7, r2
 8009854:	f103 0218 	add.w	r2, r3, #24
 8009858:	3008      	adds	r0, #8
 800985a:	9222      	str	r2, [sp, #136]	@ 0x88
 800985c:	084a      	lsrs	r2, r1, #1
 800985e:	901f      	str	r0, [sp, #124]	@ 0x7c
 8009860:	9223      	str	r2, [sp, #140]	@ 0x8c
 8009862:	f000 821d 	beq.w	8009ca0 <arm_cfft_radix8by4_f32+0x590>
 8009866:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009868:	9706      	str	r7, [sp, #24]
 800986a:	3110      	adds	r1, #16
 800986c:	4694      	mov	ip, r2
 800986e:	4628      	mov	r0, r5
 8009870:	f1a9 020c 	sub.w	r2, r9, #12
 8009874:	9102      	str	r1, [sp, #8]
 8009876:	f103 0120 	add.w	r1, r3, #32
 800987a:	3330      	adds	r3, #48	@ 0x30
 800987c:	4410      	add	r0, r2
 800987e:	9304      	str	r3, [sp, #16]
 8009880:	2200      	movs	r2, #0
 8009882:	f106 0310 	add.w	r3, r6, #16
 8009886:	f104 0910 	add.w	r9, r4, #16
 800988a:	f1a6 0b0c 	sub.w	fp, r6, #12
 800988e:	9301      	str	r3, [sp, #4]
 8009890:	f105 0810 	add.w	r8, r5, #16
 8009894:	4613      	mov	r3, r2
 8009896:	46ca      	mov	sl, r9
 8009898:	4662      	mov	r2, ip
 800989a:	9003      	str	r0, [sp, #12]
 800989c:	9105      	str	r1, [sp, #20]
 800989e:	46d9      	mov	r9, fp
 80098a0:	f8cd 8000 	str.w	r8, [sp]
 80098a4:	469c      	mov	ip, r3
 80098a6:	9e02      	ldr	r6, [sp, #8]
 80098a8:	9f01      	ldr	r7, [sp, #4]
 80098aa:	f856 5c08 	ldr.w	r5, [r6, #-8]
 80098ae:	f857 4c08 	ldr.w	r4, [r7, #-8]
 80098b2:	9217      	str	r2, [sp, #92]	@ 0x5c
 80098b4:	4621      	mov	r1, r4
 80098b6:	4628      	mov	r0, r5
 80098b8:	f8cd c02c 	str.w	ip, [sp, #44]	@ 0x2c
 80098bc:	f7f7 f9e4 	bl	8000c88 <__addsf3>
 80098c0:	4621      	mov	r1, r4
 80098c2:	4680      	mov	r8, r0
 80098c4:	4628      	mov	r0, r5
 80098c6:	f7f7 f9dd 	bl	8000c84 <__aeabi_fsub>
 80098ca:	f856 5c04 	ldr.w	r5, [r6, #-4]
 80098ce:	f857 4c04 	ldr.w	r4, [r7, #-4]
 80098d2:	9007      	str	r0, [sp, #28]
 80098d4:	4621      	mov	r1, r4
 80098d6:	4628      	mov	r0, r5
 80098d8:	9602      	str	r6, [sp, #8]
 80098da:	9701      	str	r7, [sp, #4]
 80098dc:	f7f7 f9d4 	bl	8000c88 <__addsf3>
 80098e0:	4621      	mov	r1, r4
 80098e2:	4607      	mov	r7, r0
 80098e4:	4628      	mov	r0, r5
 80098e6:	f7f7 f9cd 	bl	8000c84 <__aeabi_fsub>
 80098ea:	9c00      	ldr	r4, [sp, #0]
 80098ec:	f85a bc04 	ldr.w	fp, [sl, #-4]
 80098f0:	f854 6c04 	ldr.w	r6, [r4, #-4]
 80098f4:	9907      	ldr	r1, [sp, #28]
 80098f6:	9008      	str	r0, [sp, #32]
 80098f8:	4658      	mov	r0, fp
 80098fa:	f7f7 f9c5 	bl	8000c88 <__addsf3>
 80098fe:	4631      	mov	r1, r6
 8009900:	f7f7 f9c0 	bl	8000c84 <__aeabi_fsub>
 8009904:	f85a 5c08 	ldr.w	r5, [sl, #-8]
 8009908:	9400      	str	r4, [sp, #0]
 800990a:	f854 4c08 	ldr.w	r4, [r4, #-8]
 800990e:	9009      	str	r0, [sp, #36]	@ 0x24
 8009910:	4629      	mov	r1, r5
 8009912:	9808      	ldr	r0, [sp, #32]
 8009914:	f7f7 f9b6 	bl	8000c84 <__aeabi_fsub>
 8009918:	4621      	mov	r1, r4
 800991a:	f7f7 f9b5 	bl	8000c88 <__addsf3>
 800991e:	4629      	mov	r1, r5
 8009920:	9010      	str	r0, [sp, #64]	@ 0x40
 8009922:	4640      	mov	r0, r8
 8009924:	f7f7 f9ae 	bl	8000c84 <__aeabi_fsub>
 8009928:	4621      	mov	r1, r4
 800992a:	f7f7 f9ab 	bl	8000c84 <__aeabi_fsub>
 800992e:	4659      	mov	r1, fp
 8009930:	900a      	str	r0, [sp, #40]	@ 0x28
 8009932:	4638      	mov	r0, r7
 8009934:	f7f7 f9a6 	bl	8000c84 <__aeabi_fsub>
 8009938:	4631      	mov	r1, r6
 800993a:	f7f7 f9a3 	bl	8000c84 <__aeabi_fsub>
 800993e:	4659      	mov	r1, fp
 8009940:	9011      	str	r0, [sp, #68]	@ 0x44
 8009942:	9807      	ldr	r0, [sp, #28]
 8009944:	f7f7 f99e 	bl	8000c84 <__aeabi_fsub>
 8009948:	4601      	mov	r1, r0
 800994a:	4630      	mov	r0, r6
 800994c:	f7f7 f99c 	bl	8000c88 <__addsf3>
 8009950:	4629      	mov	r1, r5
 8009952:	9007      	str	r0, [sp, #28]
 8009954:	9808      	ldr	r0, [sp, #32]
 8009956:	f7f7 f997 	bl	8000c88 <__addsf3>
 800995a:	4621      	mov	r1, r4
 800995c:	f7f7 f992 	bl	8000c84 <__aeabi_fsub>
 8009960:	4629      	mov	r1, r5
 8009962:	9012      	str	r0, [sp, #72]	@ 0x48
 8009964:	4640      	mov	r0, r8
 8009966:	f7f7 f98f 	bl	8000c88 <__addsf3>
 800996a:	4601      	mov	r1, r0
 800996c:	4620      	mov	r0, r4
 800996e:	f7f7 f98b 	bl	8000c88 <__addsf3>
 8009972:	9d02      	ldr	r5, [sp, #8]
 8009974:	f845 0c08 	str.w	r0, [r5, #-8]
 8009978:	f85a 1c04 	ldr.w	r1, [sl, #-4]
 800997c:	4638      	mov	r0, r7
 800997e:	f7f7 f983 	bl	8000c88 <__addsf3>
 8009982:	9900      	ldr	r1, [sp, #0]
 8009984:	f851 1c04 	ldr.w	r1, [r1, #-4]
 8009988:	f7f7 f97e 	bl	8000c88 <__addsf3>
 800998c:	f8dd c02c 	ldr.w	ip, [sp, #44]	@ 0x2c
 8009990:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8009992:	f845 0c04 	str.w	r0, [r5, #-4]
 8009996:	eb03 040c 	add.w	r4, r3, ip
 800999a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800999c:	f854 6c08 	ldr.w	r6, [r4, #-8]
 80099a0:	9502      	str	r5, [sp, #8]
 80099a2:	4463      	add	r3, ip
 80099a4:	461f      	mov	r7, r3
 80099a6:	4630      	mov	r0, r6
 80099a8:	f857 5c08 	ldr.w	r5, [r7, #-8]
 80099ac:	f8cd c058 	str.w	ip, [sp, #88]	@ 0x58
 80099b0:	4629      	mov	r1, r5
 80099b2:	f7f7 f969 	bl	8000c88 <__addsf3>
 80099b6:	4629      	mov	r1, r5
 80099b8:	9008      	str	r0, [sp, #32]
 80099ba:	4630      	mov	r0, r6
 80099bc:	f7f7 f962 	bl	8000c84 <__aeabi_fsub>
 80099c0:	f854 6c04 	ldr.w	r6, [r4, #-4]
 80099c4:	f857 5c04 	ldr.w	r5, [r7, #-4]
 80099c8:	970f      	str	r7, [sp, #60]	@ 0x3c
 80099ca:	4683      	mov	fp, r0
 80099cc:	4629      	mov	r1, r5
 80099ce:	4630      	mov	r0, r6
 80099d0:	f7f7 f95a 	bl	8000c88 <__addsf3>
 80099d4:	4629      	mov	r1, r5
 80099d6:	900b      	str	r0, [sp, #44]	@ 0x2c
 80099d8:	4630      	mov	r0, r6
 80099da:	f7f7 f953 	bl	8000c84 <__aeabi_fsub>
 80099de:	9e03      	ldr	r6, [sp, #12]
 80099e0:	f8d9 7008 	ldr.w	r7, [r9, #8]
 80099e4:	68b5      	ldr	r5, [r6, #8]
 80099e6:	900c      	str	r0, [sp, #48]	@ 0x30
 80099e8:	4629      	mov	r1, r5
 80099ea:	4638      	mov	r0, r7
 80099ec:	f7f7 f94a 	bl	8000c84 <__aeabi_fsub>
 80099f0:	4659      	mov	r1, fp
 80099f2:	9015      	str	r0, [sp, #84]	@ 0x54
 80099f4:	f7f7 f948 	bl	8000c88 <__addsf3>
 80099f8:	f8d9 8004 	ldr.w	r8, [r9, #4]
 80099fc:	9603      	str	r6, [sp, #12]
 80099fe:	6876      	ldr	r6, [r6, #4]
 8009a00:	9013      	str	r0, [sp, #76]	@ 0x4c
 8009a02:	4641      	mov	r1, r8
 8009a04:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8009a06:	f7f7 f93d 	bl	8000c84 <__aeabi_fsub>
 8009a0a:	4631      	mov	r1, r6
 8009a0c:	f7f7 f93c 	bl	8000c88 <__addsf3>
 8009a10:	4641      	mov	r1, r8
 8009a12:	900d      	str	r0, [sp, #52]	@ 0x34
 8009a14:	9808      	ldr	r0, [sp, #32]
 8009a16:	f7f7 f935 	bl	8000c84 <__aeabi_fsub>
 8009a1a:	4631      	mov	r1, r6
 8009a1c:	f7f7 f932 	bl	8000c84 <__aeabi_fsub>
 8009a20:	4639      	mov	r1, r7
 8009a22:	9014      	str	r0, [sp, #80]	@ 0x50
 8009a24:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009a26:	f7f7 f92d 	bl	8000c84 <__aeabi_fsub>
 8009a2a:	4629      	mov	r1, r5
 8009a2c:	f7f7 f92a 	bl	8000c84 <__aeabi_fsub>
 8009a30:	900e      	str	r0, [sp, #56]	@ 0x38
 8009a32:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009a34:	4659      	mov	r1, fp
 8009a36:	4618      	mov	r0, r3
 8009a38:	f7f7 f924 	bl	8000c84 <__aeabi_fsub>
 8009a3c:	4641      	mov	r1, r8
 8009a3e:	4683      	mov	fp, r0
 8009a40:	4630      	mov	r0, r6
 8009a42:	f7f7 f91f 	bl	8000c84 <__aeabi_fsub>
 8009a46:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009a48:	f7f7 f91c 	bl	8000c84 <__aeabi_fsub>
 8009a4c:	4639      	mov	r1, r7
 8009a4e:	4606      	mov	r6, r0
 8009a50:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009a52:	f7f7 f919 	bl	8000c88 <__addsf3>
 8009a56:	4601      	mov	r1, r0
 8009a58:	4628      	mov	r0, r5
 8009a5a:	f7f7 f915 	bl	8000c88 <__addsf3>
 8009a5e:	f844 0c04 	str.w	r0, [r4, #-4]
 8009a62:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009a66:	9808      	ldr	r0, [sp, #32]
 8009a68:	f7f7 f90e 	bl	8000c88 <__addsf3>
 8009a6c:	9d03      	ldr	r5, [sp, #12]
 8009a6e:	6869      	ldr	r1, [r5, #4]
 8009a70:	f7f7 f90a 	bl	8000c88 <__addsf3>
 8009a74:	9a06      	ldr	r2, [sp, #24]
 8009a76:	f844 0c08 	str.w	r0, [r4, #-8]
 8009a7a:	f852 4c08 	ldr.w	r4, [r2, #-8]
 8009a7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009a80:	f852 5c04 	ldr.w	r5, [r2, #-4]
 8009a84:	4621      	mov	r1, r4
 8009a86:	f7f7 fa07 	bl	8000e98 <__aeabi_fmul>
 8009a8a:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8009a8c:	4680      	mov	r8, r0
 8009a8e:	4629      	mov	r1, r5
 8009a90:	4638      	mov	r0, r7
 8009a92:	f7f7 fa01 	bl	8000e98 <__aeabi_fmul>
 8009a96:	4601      	mov	r1, r0
 8009a98:	4640      	mov	r0, r8
 8009a9a:	f7f7 f8f5 	bl	8000c88 <__addsf3>
 8009a9e:	4621      	mov	r1, r4
 8009aa0:	f84a 0c08 	str.w	r0, [sl, #-8]
 8009aa4:	4638      	mov	r0, r7
 8009aa6:	f7f7 f9f7 	bl	8000e98 <__aeabi_fmul>
 8009aaa:	4629      	mov	r1, r5
 8009aac:	4680      	mov	r8, r0
 8009aae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ab0:	f7f7 f9f2 	bl	8000e98 <__aeabi_fmul>
 8009ab4:	4601      	mov	r1, r0
 8009ab6:	4640      	mov	r0, r8
 8009ab8:	f7f7 f8e4 	bl	8000c84 <__aeabi_fsub>
 8009abc:	4629      	mov	r1, r5
 8009abe:	f84a 0c04 	str.w	r0, [sl, #-4]
 8009ac2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8009ac4:	f7f7 f9e8 	bl	8000e98 <__aeabi_fmul>
 8009ac8:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8009aca:	4680      	mov	r8, r0
 8009acc:	4621      	mov	r1, r4
 8009ace:	4638      	mov	r0, r7
 8009ad0:	f7f7 f9e2 	bl	8000e98 <__aeabi_fmul>
 8009ad4:	4601      	mov	r1, r0
 8009ad6:	4640      	mov	r0, r8
 8009ad8:	f7f7 f8d4 	bl	8000c84 <__aeabi_fsub>
 8009adc:	4629      	mov	r1, r5
 8009ade:	f8c9 0008 	str.w	r0, [r9, #8]
 8009ae2:	4638      	mov	r0, r7
 8009ae4:	f7f7 f9d8 	bl	8000e98 <__aeabi_fmul>
 8009ae8:	4621      	mov	r1, r4
 8009aea:	4605      	mov	r5, r0
 8009aec:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8009aee:	f7f7 f9d3 	bl	8000e98 <__aeabi_fmul>
 8009af2:	4601      	mov	r1, r0
 8009af4:	4628      	mov	r0, r5
 8009af6:	f7f7 f8c7 	bl	8000c88 <__addsf3>
 8009afa:	9d05      	ldr	r5, [sp, #20]
 8009afc:	f8c9 0004 	str.w	r0, [r9, #4]
 8009b00:	f855 4c10 	ldr.w	r4, [r5, #-16]
 8009b04:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009b06:	f855 5c0c 	ldr.w	r5, [r5, #-12]
 8009b0a:	4621      	mov	r1, r4
 8009b0c:	f7f7 f9c4 	bl	8000e98 <__aeabi_fmul>
 8009b10:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8009b14:	4607      	mov	r7, r0
 8009b16:	4629      	mov	r1, r5
 8009b18:	4640      	mov	r0, r8
 8009b1a:	f7f7 f9bd 	bl	8000e98 <__aeabi_fmul>
 8009b1e:	4601      	mov	r1, r0
 8009b20:	4638      	mov	r0, r7
 8009b22:	f7f7 f8b1 	bl	8000c88 <__addsf3>
 8009b26:	9f01      	ldr	r7, [sp, #4]
 8009b28:	4621      	mov	r1, r4
 8009b2a:	f847 0c08 	str.w	r0, [r7, #-8]
 8009b2e:	4640      	mov	r0, r8
 8009b30:	f7f7 f9b2 	bl	8000e98 <__aeabi_fmul>
 8009b34:	4629      	mov	r1, r5
 8009b36:	4607      	mov	r7, r0
 8009b38:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009b3a:	f7f7 f9ad 	bl	8000e98 <__aeabi_fmul>
 8009b3e:	4601      	mov	r1, r0
 8009b40:	4638      	mov	r0, r7
 8009b42:	f7f7 f89f 	bl	8000c84 <__aeabi_fsub>
 8009b46:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b48:	9f01      	ldr	r7, [sp, #4]
 8009b4a:	f102 4300 	add.w	r3, r2, #2147483648	@ 0x80000000
 8009b4e:	f847 0c04 	str.w	r0, [r7, #-4]
 8009b52:	4621      	mov	r1, r4
 8009b54:	4618      	mov	r0, r3
 8009b56:	f7f7 f99f 	bl	8000e98 <__aeabi_fmul>
 8009b5a:	f8dd 8050 	ldr.w	r8, [sp, #80]	@ 0x50
 8009b5e:	4607      	mov	r7, r0
 8009b60:	4629      	mov	r1, r5
 8009b62:	4640      	mov	r0, r8
 8009b64:	f7f7 f998 	bl	8000e98 <__aeabi_fmul>
 8009b68:	4601      	mov	r1, r0
 8009b6a:	4638      	mov	r0, r7
 8009b6c:	f7f7 f88a 	bl	8000c84 <__aeabi_fsub>
 8009b70:	9f0f      	ldr	r7, [sp, #60]	@ 0x3c
 8009b72:	4629      	mov	r1, r5
 8009b74:	f847 0c04 	str.w	r0, [r7, #-4]
 8009b78:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8009b7a:	f7f7 f98d 	bl	8000e98 <__aeabi_fmul>
 8009b7e:	4621      	mov	r1, r4
 8009b80:	4605      	mov	r5, r0
 8009b82:	4640      	mov	r0, r8
 8009b84:	f7f7 f988 	bl	8000e98 <__aeabi_fmul>
 8009b88:	4601      	mov	r1, r0
 8009b8a:	4628      	mov	r0, r5
 8009b8c:	f7f7 f87a 	bl	8000c84 <__aeabi_fsub>
 8009b90:	f847 0c08 	str.w	r0, [r7, #-8]
 8009b94:	9f04      	ldr	r7, [sp, #16]
 8009b96:	9807      	ldr	r0, [sp, #28]
 8009b98:	f857 4c18 	ldr.w	r4, [r7, #-24]
 8009b9c:	f857 5c14 	ldr.w	r5, [r7, #-20]
 8009ba0:	4621      	mov	r1, r4
 8009ba2:	f7f7 f979 	bl	8000e98 <__aeabi_fmul>
 8009ba6:	f8dd 8048 	ldr.w	r8, [sp, #72]	@ 0x48
 8009baa:	4607      	mov	r7, r0
 8009bac:	4629      	mov	r1, r5
 8009bae:	4640      	mov	r0, r8
 8009bb0:	f7f7 f972 	bl	8000e98 <__aeabi_fmul>
 8009bb4:	4601      	mov	r1, r0
 8009bb6:	4638      	mov	r0, r7
 8009bb8:	f7f7 f866 	bl	8000c88 <__addsf3>
 8009bbc:	9b00      	ldr	r3, [sp, #0]
 8009bbe:	4621      	mov	r1, r4
 8009bc0:	f843 0c08 	str.w	r0, [r3, #-8]
 8009bc4:	4640      	mov	r0, r8
 8009bc6:	f7f7 f967 	bl	8000e98 <__aeabi_fmul>
 8009bca:	4629      	mov	r1, r5
 8009bcc:	4607      	mov	r7, r0
 8009bce:	9807      	ldr	r0, [sp, #28]
 8009bd0:	f7f7 f962 	bl	8000e98 <__aeabi_fmul>
 8009bd4:	4601      	mov	r1, r0
 8009bd6:	4638      	mov	r0, r7
 8009bd8:	f7f7 f854 	bl	8000c84 <__aeabi_fsub>
 8009bdc:	9a00      	ldr	r2, [sp, #0]
 8009bde:	4629      	mov	r1, r5
 8009be0:	f842 0c04 	str.w	r0, [r2, #-4]
 8009be4:	4630      	mov	r0, r6
 8009be6:	f7f7 f957 	bl	8000e98 <__aeabi_fmul>
 8009bea:	4621      	mov	r1, r4
 8009bec:	4607      	mov	r7, r0
 8009bee:	4658      	mov	r0, fp
 8009bf0:	f7f7 f952 	bl	8000e98 <__aeabi_fmul>
 8009bf4:	4601      	mov	r1, r0
 8009bf6:	4638      	mov	r0, r7
 8009bf8:	f7f7 f844 	bl	8000c84 <__aeabi_fsub>
 8009bfc:	9f03      	ldr	r7, [sp, #12]
 8009bfe:	4629      	mov	r1, r5
 8009c00:	60b8      	str	r0, [r7, #8]
 8009c02:	4658      	mov	r0, fp
 8009c04:	f7f7 f948 	bl	8000e98 <__aeabi_fmul>
 8009c08:	4621      	mov	r1, r4
 8009c0a:	4605      	mov	r5, r0
 8009c0c:	4630      	mov	r0, r6
 8009c0e:	f7f7 f943 	bl	8000e98 <__aeabi_fmul>
 8009c12:	4601      	mov	r1, r0
 8009c14:	4628      	mov	r0, r5
 8009c16:	f7f7 f837 	bl	8000c88 <__addsf3>
 8009c1a:	9902      	ldr	r1, [sp, #8]
 8009c1c:	9c06      	ldr	r4, [sp, #24]
 8009c1e:	9b05      	ldr	r3, [sp, #20]
 8009c20:	9a00      	ldr	r2, [sp, #0]
 8009c22:	9f03      	ldr	r7, [sp, #12]
 8009c24:	f8dd c058 	ldr.w	ip, [sp, #88]	@ 0x58
 8009c28:	6078      	str	r0, [r7, #4]
 8009c2a:	460e      	mov	r6, r1
 8009c2c:	3608      	adds	r6, #8
 8009c2e:	9602      	str	r6, [sp, #8]
 8009c30:	4626      	mov	r6, r4
 8009c32:	3608      	adds	r6, #8
 8009c34:	9901      	ldr	r1, [sp, #4]
 8009c36:	9c04      	ldr	r4, [sp, #16]
 8009c38:	9606      	str	r6, [sp, #24]
 8009c3a:	f103 0610 	add.w	r6, r3, #16
 8009c3e:	f102 0308 	add.w	r3, r2, #8
 8009c42:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009c44:	9300      	str	r3, [sp, #0]
 8009c46:	3108      	adds	r1, #8
 8009c48:	9101      	str	r1, [sp, #4]
 8009c4a:	f1a7 0308 	sub.w	r3, r7, #8
 8009c4e:	f104 0118 	add.w	r1, r4, #24
 8009c52:	3a01      	subs	r2, #1
 8009c54:	f1ac 0c08 	sub.w	ip, ip, #8
 8009c58:	f10a 0a08 	add.w	sl, sl, #8
 8009c5c:	f1a9 0908 	sub.w	r9, r9, #8
 8009c60:	9605      	str	r6, [sp, #20]
 8009c62:	9104      	str	r1, [sp, #16]
 8009c64:	9303      	str	r3, [sp, #12]
 8009c66:	f47f ae1e 	bne.w	80098a6 <arm_cfft_radix8by4_f32+0x196>
 8009c6a:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8009c6c:	9821      	ldr	r0, [sp, #132]	@ 0x84
 8009c6e:	00cb      	lsls	r3, r1, #3
 8009c70:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8009c74:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8009c78:	9121      	str	r1, [sp, #132]	@ 0x84
 8009c7a:	991d      	ldr	r1, [sp, #116]	@ 0x74
 8009c7c:	4419      	add	r1, r3
 8009c7e:	911d      	str	r1, [sp, #116]	@ 0x74
 8009c80:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8009c82:	4419      	add	r1, r3
 8009c84:	9120      	str	r1, [sp, #128]	@ 0x80
 8009c86:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8009c88:	4419      	add	r1, r3
 8009c8a:	911e      	str	r1, [sp, #120]	@ 0x78
 8009c8c:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8009c8e:	4419      	add	r1, r3
 8009c90:	911f      	str	r1, [sp, #124]	@ 0x7c
 8009c92:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8009c94:	4419      	add	r1, r3
 8009c96:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009c98:	911c      	str	r1, [sp, #112]	@ 0x70
 8009c9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009c9e:	9322      	str	r3, [sp, #136]	@ 0x88
 8009ca0:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
 8009ca2:	9f1f      	ldr	r7, [sp, #124]	@ 0x7c
 8009ca4:	6835      	ldr	r5, [r6, #0]
 8009ca6:	683c      	ldr	r4, [r7, #0]
 8009ca8:	4628      	mov	r0, r5
 8009caa:	4621      	mov	r1, r4
 8009cac:	f7f6 ffec 	bl	8000c88 <__addsf3>
 8009cb0:	4621      	mov	r1, r4
 8009cb2:	4681      	mov	r9, r0
 8009cb4:	4628      	mov	r0, r5
 8009cb6:	f7f6 ffe5 	bl	8000c84 <__aeabi_fsub>
 8009cba:	6875      	ldr	r5, [r6, #4]
 8009cbc:	687c      	ldr	r4, [r7, #4]
 8009cbe:	961d      	str	r6, [sp, #116]	@ 0x74
 8009cc0:	4683      	mov	fp, r0
 8009cc2:	4621      	mov	r1, r4
 8009cc4:	4628      	mov	r0, r5
 8009cc6:	971f      	str	r7, [sp, #124]	@ 0x7c
 8009cc8:	f7f6 ffde 	bl	8000c88 <__addsf3>
 8009ccc:	4621      	mov	r1, r4
 8009cce:	4680      	mov	r8, r0
 8009cd0:	4628      	mov	r0, r5
 8009cd2:	f7f6 ffd7 	bl	8000c84 <__aeabi_fsub>
 8009cd6:	9c1e      	ldr	r4, [sp, #120]	@ 0x78
 8009cd8:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8009cda:	6867      	ldr	r7, [r4, #4]
 8009cdc:	685e      	ldr	r6, [r3, #4]
 8009cde:	4682      	mov	sl, r0
 8009ce0:	4659      	mov	r1, fp
 8009ce2:	4638      	mov	r0, r7
 8009ce4:	f7f6 ffd0 	bl	8000c88 <__addsf3>
 8009ce8:	4631      	mov	r1, r6
 8009cea:	f7f6 ffcb 	bl	8000c84 <__aeabi_fsub>
 8009cee:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8009cf0:	6825      	ldr	r5, [r4, #0]
 8009cf2:	941e      	str	r4, [sp, #120]	@ 0x78
 8009cf4:	680c      	ldr	r4, [r1, #0]
 8009cf6:	9000      	str	r0, [sp, #0]
 8009cf8:	4629      	mov	r1, r5
 8009cfa:	4650      	mov	r0, sl
 8009cfc:	f7f6 ffc2 	bl	8000c84 <__aeabi_fsub>
 8009d00:	4621      	mov	r1, r4
 8009d02:	f7f6 ffc1 	bl	8000c88 <__addsf3>
 8009d06:	4629      	mov	r1, r5
 8009d08:	9001      	str	r0, [sp, #4]
 8009d0a:	4648      	mov	r0, r9
 8009d0c:	f7f6 ffba 	bl	8000c84 <__aeabi_fsub>
 8009d10:	4621      	mov	r1, r4
 8009d12:	f7f6 ffb7 	bl	8000c84 <__aeabi_fsub>
 8009d16:	4639      	mov	r1, r7
 8009d18:	9002      	str	r0, [sp, #8]
 8009d1a:	4640      	mov	r0, r8
 8009d1c:	f7f6 ffb2 	bl	8000c84 <__aeabi_fsub>
 8009d20:	4631      	mov	r1, r6
 8009d22:	f7f6 ffaf 	bl	8000c84 <__aeabi_fsub>
 8009d26:	4639      	mov	r1, r7
 8009d28:	9003      	str	r0, [sp, #12]
 8009d2a:	4658      	mov	r0, fp
 8009d2c:	f7f6 ffaa 	bl	8000c84 <__aeabi_fsub>
 8009d30:	4601      	mov	r1, r0
 8009d32:	4630      	mov	r0, r6
 8009d34:	f7f6 ffa8 	bl	8000c88 <__addsf3>
 8009d38:	4629      	mov	r1, r5
 8009d3a:	4606      	mov	r6, r0
 8009d3c:	4650      	mov	r0, sl
 8009d3e:	f7f6 ffa3 	bl	8000c88 <__addsf3>
 8009d42:	4621      	mov	r1, r4
 8009d44:	f7f6 ff9e 	bl	8000c84 <__aeabi_fsub>
 8009d48:	4629      	mov	r1, r5
 8009d4a:	4682      	mov	sl, r0
 8009d4c:	4648      	mov	r0, r9
 8009d4e:	f7f6 ff9b 	bl	8000c88 <__addsf3>
 8009d52:	4601      	mov	r1, r0
 8009d54:	4620      	mov	r0, r4
 8009d56:	f7f6 ff97 	bl	8000c88 <__addsf3>
 8009d5a:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 8009d5c:	6028      	str	r0, [r5, #0]
 8009d5e:	9f1e      	ldr	r7, [sp, #120]	@ 0x78
 8009d60:	4640      	mov	r0, r8
 8009d62:	6879      	ldr	r1, [r7, #4]
 8009d64:	f7f6 ff90 	bl	8000c88 <__addsf3>
 8009d68:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009d6a:	6851      	ldr	r1, [r2, #4]
 8009d6c:	f7f6 ff8c 	bl	8000c88 <__addsf3>
 8009d70:	9c20      	ldr	r4, [sp, #128]	@ 0x80
 8009d72:	6068      	str	r0, [r5, #4]
 8009d74:	6825      	ldr	r5, [r4, #0]
 8009d76:	f8dd 9000 	ldr.w	r9, [sp]
 8009d7a:	6864      	ldr	r4, [r4, #4]
 8009d7c:	4629      	mov	r1, r5
 8009d7e:	4648      	mov	r0, r9
 8009d80:	f7f7 f88a 	bl	8000e98 <__aeabi_fmul>
 8009d84:	f8dd b004 	ldr.w	fp, [sp, #4]
 8009d88:	4680      	mov	r8, r0
 8009d8a:	4621      	mov	r1, r4
 8009d8c:	4658      	mov	r0, fp
 8009d8e:	f7f7 f883 	bl	8000e98 <__aeabi_fmul>
 8009d92:	4601      	mov	r1, r0
 8009d94:	4640      	mov	r0, r8
 8009d96:	f7f6 ff77 	bl	8000c88 <__addsf3>
 8009d9a:	4629      	mov	r1, r5
 8009d9c:	6038      	str	r0, [r7, #0]
 8009d9e:	4658      	mov	r0, fp
 8009da0:	f7f7 f87a 	bl	8000e98 <__aeabi_fmul>
 8009da4:	4621      	mov	r1, r4
 8009da6:	4605      	mov	r5, r0
 8009da8:	4648      	mov	r0, r9
 8009daa:	f7f7 f875 	bl	8000e98 <__aeabi_fmul>
 8009dae:	4601      	mov	r1, r0
 8009db0:	4628      	mov	r0, r5
 8009db2:	f7f6 ff67 	bl	8000c84 <__aeabi_fsub>
 8009db6:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 8009db8:	6078      	str	r0, [r7, #4]
 8009dba:	6825      	ldr	r5, [r4, #0]
 8009dbc:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8009dc0:	6864      	ldr	r4, [r4, #4]
 8009dc2:	4629      	mov	r1, r5
 8009dc4:	4648      	mov	r0, r9
 8009dc6:	f7f7 f867 	bl	8000e98 <__aeabi_fmul>
 8009dca:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009dce:	4607      	mov	r7, r0
 8009dd0:	4621      	mov	r1, r4
 8009dd2:	4640      	mov	r0, r8
 8009dd4:	f7f7 f860 	bl	8000e98 <__aeabi_fmul>
 8009dd8:	4601      	mov	r1, r0
 8009dda:	4638      	mov	r0, r7
 8009ddc:	f7f6 ff54 	bl	8000c88 <__addsf3>
 8009de0:	9f1f      	ldr	r7, [sp, #124]	@ 0x7c
 8009de2:	4629      	mov	r1, r5
 8009de4:	6038      	str	r0, [r7, #0]
 8009de6:	4640      	mov	r0, r8
 8009de8:	f7f7 f856 	bl	8000e98 <__aeabi_fmul>
 8009dec:	4621      	mov	r1, r4
 8009dee:	4605      	mov	r5, r0
 8009df0:	4648      	mov	r0, r9
 8009df2:	f7f7 f851 	bl	8000e98 <__aeabi_fmul>
 8009df6:	4601      	mov	r1, r0
 8009df8:	4628      	mov	r0, r5
 8009dfa:	f7f6 ff43 	bl	8000c84 <__aeabi_fsub>
 8009dfe:	9922      	ldr	r1, [sp, #136]	@ 0x88
 8009e00:	6078      	str	r0, [r7, #4]
 8009e02:	680d      	ldr	r5, [r1, #0]
 8009e04:	684c      	ldr	r4, [r1, #4]
 8009e06:	4630      	mov	r0, r6
 8009e08:	4629      	mov	r1, r5
 8009e0a:	f7f7 f845 	bl	8000e98 <__aeabi_fmul>
 8009e0e:	4621      	mov	r1, r4
 8009e10:	4607      	mov	r7, r0
 8009e12:	4650      	mov	r0, sl
 8009e14:	f7f7 f840 	bl	8000e98 <__aeabi_fmul>
 8009e18:	4601      	mov	r1, r0
 8009e1a:	4638      	mov	r0, r7
 8009e1c:	f7f6 ff34 	bl	8000c88 <__addsf3>
 8009e20:	9f1c      	ldr	r7, [sp, #112]	@ 0x70
 8009e22:	4629      	mov	r1, r5
 8009e24:	6038      	str	r0, [r7, #0]
 8009e26:	4650      	mov	r0, sl
 8009e28:	f7f7 f836 	bl	8000e98 <__aeabi_fmul>
 8009e2c:	4621      	mov	r1, r4
 8009e2e:	4605      	mov	r5, r0
 8009e30:	4630      	mov	r0, r6
 8009e32:	f7f7 f831 	bl	8000e98 <__aeabi_fmul>
 8009e36:	4601      	mov	r1, r0
 8009e38:	4628      	mov	r0, r5
 8009e3a:	f7f6 ff23 	bl	8000c84 <__aeabi_fsub>
 8009e3e:	f8bd 4090 	ldrh.w	r4, [sp, #144]	@ 0x90
 8009e42:	9e25      	ldr	r6, [sp, #148]	@ 0x94
 8009e44:	6078      	str	r0, [r7, #4]
 8009e46:	6872      	ldr	r2, [r6, #4]
 8009e48:	981a      	ldr	r0, [sp, #104]	@ 0x68
 8009e4a:	4621      	mov	r1, r4
 8009e4c:	2304      	movs	r3, #4
 8009e4e:	f000 f893 	bl	8009f78 <arm_radix8_butterfly_f32>
 8009e52:	9818      	ldr	r0, [sp, #96]	@ 0x60
 8009e54:	6872      	ldr	r2, [r6, #4]
 8009e56:	4621      	mov	r1, r4
 8009e58:	2304      	movs	r3, #4
 8009e5a:	f000 f88d 	bl	8009f78 <arm_radix8_butterfly_f32>
 8009e5e:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 8009e60:	6872      	ldr	r2, [r6, #4]
 8009e62:	4621      	mov	r1, r4
 8009e64:	2304      	movs	r3, #4
 8009e66:	f000 f887 	bl	8009f78 <arm_radix8_butterfly_f32>
 8009e6a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009e6c:	6872      	ldr	r2, [r6, #4]
 8009e6e:	4621      	mov	r1, r4
 8009e70:	2304      	movs	r3, #4
 8009e72:	b027      	add	sp, #156	@ 0x9c
 8009e74:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e78:	f000 b87e 	b.w	8009f78 <arm_radix8_butterfly_f32>

08009e7c <arm_cfft_f32>:
 8009e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e80:	2a01      	cmp	r2, #1
 8009e82:	4606      	mov	r6, r0
 8009e84:	4617      	mov	r7, r2
 8009e86:	460c      	mov	r4, r1
 8009e88:	4698      	mov	r8, r3
 8009e8a:	8805      	ldrh	r5, [r0, #0]
 8009e8c:	d058      	beq.n	8009f40 <arm_cfft_f32+0xc4>
 8009e8e:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8009e92:	d050      	beq.n	8009f36 <arm_cfft_f32+0xba>
 8009e94:	d916      	bls.n	8009ec4 <arm_cfft_f32+0x48>
 8009e96:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8009e9a:	d01a      	beq.n	8009ed2 <arm_cfft_f32+0x56>
 8009e9c:	d960      	bls.n	8009f60 <arm_cfft_f32+0xe4>
 8009e9e:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8009ea2:	d048      	beq.n	8009f36 <arm_cfft_f32+0xba>
 8009ea4:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8009ea8:	d105      	bne.n	8009eb6 <arm_cfft_f32+0x3a>
 8009eaa:	4620      	mov	r0, r4
 8009eac:	4629      	mov	r1, r5
 8009eae:	6872      	ldr	r2, [r6, #4]
 8009eb0:	2301      	movs	r3, #1
 8009eb2:	f000 f861 	bl	8009f78 <arm_radix8_butterfly_f32>
 8009eb6:	f1b8 0f00 	cmp.w	r8, #0
 8009eba:	d111      	bne.n	8009ee0 <arm_cfft_f32+0x64>
 8009ebc:	2f01      	cmp	r7, #1
 8009ebe:	d016      	beq.n	8009eee <arm_cfft_f32+0x72>
 8009ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ec4:	2d20      	cmp	r5, #32
 8009ec6:	d036      	beq.n	8009f36 <arm_cfft_f32+0xba>
 8009ec8:	d94e      	bls.n	8009f68 <arm_cfft_f32+0xec>
 8009eca:	2d40      	cmp	r5, #64	@ 0x40
 8009ecc:	d0ed      	beq.n	8009eaa <arm_cfft_f32+0x2e>
 8009ece:	2d80      	cmp	r5, #128	@ 0x80
 8009ed0:	d1f1      	bne.n	8009eb6 <arm_cfft_f32+0x3a>
 8009ed2:	4630      	mov	r0, r6
 8009ed4:	4621      	mov	r1, r4
 8009ed6:	f7ff fac1 	bl	800945c <arm_cfft_radix8by2_f32>
 8009eda:	f1b8 0f00 	cmp.w	r8, #0
 8009ede:	d0ed      	beq.n	8009ebc <arm_cfft_f32+0x40>
 8009ee0:	4620      	mov	r0, r4
 8009ee2:	89b1      	ldrh	r1, [r6, #12]
 8009ee4:	68b2      	ldr	r2, [r6, #8]
 8009ee6:	f7f6 f973 	bl	80001d0 <arm_bitreversal_32>
 8009eea:	2f01      	cmp	r7, #1
 8009eec:	d1e8      	bne.n	8009ec0 <arm_cfft_f32+0x44>
 8009eee:	4628      	mov	r0, r5
 8009ef0:	f7f6 ff7a 	bl	8000de8 <__aeabi_ui2f>
 8009ef4:	4601      	mov	r1, r0
 8009ef6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8009efa:	f7f7 f881 	bl	8001000 <__aeabi_fdiv>
 8009efe:	4607      	mov	r7, r0
 8009f00:	2d00      	cmp	r5, #0
 8009f02:	d0dd      	beq.n	8009ec0 <arm_cfft_f32+0x44>
 8009f04:	3408      	adds	r4, #8
 8009f06:	2600      	movs	r6, #0
 8009f08:	f854 0c08 	ldr.w	r0, [r4, #-8]
 8009f0c:	4639      	mov	r1, r7
 8009f0e:	f7f6 ffc3 	bl	8000e98 <__aeabi_fmul>
 8009f12:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009f16:	f844 0c08 	str.w	r0, [r4, #-8]
 8009f1a:	4639      	mov	r1, r7
 8009f1c:	f103 4000 	add.w	r0, r3, #2147483648	@ 0x80000000
 8009f20:	f7f6 ffba 	bl	8000e98 <__aeabi_fmul>
 8009f24:	3601      	adds	r6, #1
 8009f26:	42b5      	cmp	r5, r6
 8009f28:	f844 0c04 	str.w	r0, [r4, #-4]
 8009f2c:	f104 0408 	add.w	r4, r4, #8
 8009f30:	d1ea      	bne.n	8009f08 <arm_cfft_f32+0x8c>
 8009f32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f36:	4630      	mov	r0, r6
 8009f38:	4621      	mov	r1, r4
 8009f3a:	f7ff fbe9 	bl	8009710 <arm_cfft_radix8by4_f32>
 8009f3e:	e7ba      	b.n	8009eb6 <arm_cfft_f32+0x3a>
 8009f40:	b1ad      	cbz	r5, 8009f6e <arm_cfft_f32+0xf2>
 8009f42:	f101 030c 	add.w	r3, r1, #12
 8009f46:	2100      	movs	r1, #0
 8009f48:	f853 2c08 	ldr.w	r2, [r3, #-8]
 8009f4c:	3101      	adds	r1, #1
 8009f4e:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 8009f52:	428d      	cmp	r5, r1
 8009f54:	f843 2c08 	str.w	r2, [r3, #-8]
 8009f58:	f103 0308 	add.w	r3, r3, #8
 8009f5c:	d1f4      	bne.n	8009f48 <arm_cfft_f32+0xcc>
 8009f5e:	e796      	b.n	8009e8e <arm_cfft_f32+0x12>
 8009f60:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8009f64:	d0a1      	beq.n	8009eaa <arm_cfft_f32+0x2e>
 8009f66:	e7a6      	b.n	8009eb6 <arm_cfft_f32+0x3a>
 8009f68:	2d10      	cmp	r5, #16
 8009f6a:	d0b2      	beq.n	8009ed2 <arm_cfft_f32+0x56>
 8009f6c:	e7a3      	b.n	8009eb6 <arm_cfft_f32+0x3a>
 8009f6e:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8009f72:	d890      	bhi.n	8009e96 <arm_cfft_f32+0x1a>
 8009f74:	e7a6      	b.n	8009ec4 <arm_cfft_f32+0x48>
 8009f76:	bf00      	nop

08009f78 <arm_radix8_butterfly_f32>:
 8009f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f7c:	b0b1      	sub	sp, #196	@ 0xc4
 8009f7e:	4607      	mov	r7, r0
 8009f80:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009f82:	9119      	str	r1, [sp, #100]	@ 0x64
 8009f84:	9029      	str	r0, [sp, #164]	@ 0xa4
 8009f86:	9225      	str	r2, [sp, #148]	@ 0x94
 8009f88:	460b      	mov	r3, r1
 8009f8a:	9118      	str	r1, [sp, #96]	@ 0x60
 8009f8c:	08db      	lsrs	r3, r3, #3
 8009f8e:	00d9      	lsls	r1, r3, #3
 8009f90:	460c      	mov	r4, r1
 8009f92:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009f94:	4639      	mov	r1, r7
 8009f96:	4421      	add	r1, r4
 8009f98:	005a      	lsls	r2, r3, #1
 8009f9a:	9111      	str	r1, [sp, #68]	@ 0x44
 8009f9c:	461e      	mov	r6, r3
 8009f9e:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8009fa0:	9214      	str	r2, [sp, #80]	@ 0x50
 8009fa2:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8009fa4:	9322      	str	r3, [sp, #136]	@ 0x88
 8009fa6:	441a      	add	r2, r3
 8009fa8:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8009fac:	ebc6 7146 	rsb	r1, r6, r6, lsl #29
 8009fb0:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 8009fb4:	eb03 0446 	add.w	r4, r3, r6, lsl #1
 8009fb8:	1828      	adds	r0, r5, r0
 8009fba:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
 8009fbe:	00c9      	lsls	r1, r1, #3
 8009fc0:	9008      	str	r0, [sp, #32]
 8009fc2:	9103      	str	r1, [sp, #12]
 8009fc4:	1d15      	adds	r5, r2, #4
 8009fc6:	1d1a      	adds	r2, r3, #4
 8009fc8:	eb07 07c4 	add.w	r7, r7, r4, lsl #3
 8009fcc:	9201      	str	r2, [sp, #4]
 8009fce:	9c03      	ldr	r4, [sp, #12]
 8009fd0:	9a08      	ldr	r2, [sp, #32]
 8009fd2:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8009fd4:	4422      	add	r2, r4
 8009fd6:	eba6 0086 	sub.w	r0, r6, r6, lsl #2
 8009fda:	ebc6 7106 	rsb	r1, r6, r6, lsl #28
 8009fde:	9212      	str	r2, [sp, #72]	@ 0x48
 8009fe0:	00c2      	lsls	r2, r0, #3
 8009fe2:	9204      	str	r2, [sp, #16]
 8009fe4:	010a      	lsls	r2, r1, #4
 8009fe6:	9205      	str	r2, [sp, #20]
 8009fe8:	ea4f 0cc3 	mov.w	ip, r3, lsl #3
 8009fec:	0132      	lsls	r2, r6, #4
 8009fee:	2300      	movs	r3, #0
 8009ff0:	46ba      	mov	sl, r7
 8009ff2:	9202      	str	r2, [sp, #8]
 8009ff4:	9300      	str	r3, [sp, #0]
 8009ff6:	462f      	mov	r7, r5
 8009ff8:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 8009ffa:	9e00      	ldr	r6, [sp, #0]
 8009ffc:	f8cd c040 	str.w	ip, [sp, #64]	@ 0x40
 800a000:	461a      	mov	r2, r3
 800a002:	9b04      	ldr	r3, [sp, #16]
 800a004:	f852 5036 	ldr.w	r5, [r2, r6, lsl #3]
 800a008:	f85a 4003 	ldr.w	r4, [sl, r3]
 800a00c:	4628      	mov	r0, r5
 800a00e:	4621      	mov	r1, r4
 800a010:	f7f6 fe3a 	bl	8000c88 <__addsf3>
 800a014:	4621      	mov	r1, r4
 800a016:	4683      	mov	fp, r0
 800a018:	4628      	mov	r0, r5
 800a01a:	f7f6 fe33 	bl	8000c84 <__aeabi_fsub>
 800a01e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a020:	9b01      	ldr	r3, [sp, #4]
 800a022:	9009      	str	r0, [sp, #36]	@ 0x24
 800a024:	4611      	mov	r1, r2
 800a026:	f853 4c04 	ldr.w	r4, [r3, #-4]
 800a02a:	f851 5036 	ldr.w	r5, [r1, r6, lsl #3]
 800a02e:	9600      	str	r6, [sp, #0]
 800a030:	4621      	mov	r1, r4
 800a032:	4628      	mov	r0, r5
 800a034:	f7f6 fe28 	bl	8000c88 <__addsf3>
 800a038:	4621      	mov	r1, r4
 800a03a:	4606      	mov	r6, r0
 800a03c:	4628      	mov	r0, r5
 800a03e:	f7f6 fe21 	bl	8000c84 <__aeabi_fsub>
 800a042:	9908      	ldr	r1, [sp, #32]
 800a044:	900a      	str	r0, [sp, #40]	@ 0x28
 800a046:	460c      	mov	r4, r1
 800a048:	9900      	ldr	r1, [sp, #0]
 800a04a:	f854 8031 	ldr.w	r8, [r4, r1, lsl #3]
 800a04e:	9c03      	ldr	r4, [sp, #12]
 800a050:	f85a 5004 	ldr.w	r5, [sl, r4]
 800a054:	4640      	mov	r0, r8
 800a056:	4629      	mov	r1, r5
 800a058:	f7f6 fe16 	bl	8000c88 <__addsf3>
 800a05c:	4629      	mov	r1, r5
 800a05e:	4604      	mov	r4, r0
 800a060:	4640      	mov	r0, r8
 800a062:	f7f6 fe0f 	bl	8000c84 <__aeabi_fsub>
 800a066:	f857 9c04 	ldr.w	r9, [r7, #-4]
 800a06a:	f8da 8000 	ldr.w	r8, [sl]
 800a06e:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a070:	4641      	mov	r1, r8
 800a072:	4648      	mov	r0, r9
 800a074:	f7f6 fe08 	bl	8000c88 <__addsf3>
 800a078:	4641      	mov	r1, r8
 800a07a:	4605      	mov	r5, r0
 800a07c:	4648      	mov	r0, r9
 800a07e:	f7f6 fe01 	bl	8000c84 <__aeabi_fsub>
 800a082:	4621      	mov	r1, r4
 800a084:	900c      	str	r0, [sp, #48]	@ 0x30
 800a086:	4658      	mov	r0, fp
 800a088:	f7f6 fdfc 	bl	8000c84 <__aeabi_fsub>
 800a08c:	46d8      	mov	r8, fp
 800a08e:	4621      	mov	r1, r4
 800a090:	4683      	mov	fp, r0
 800a092:	4640      	mov	r0, r8
 800a094:	f7f6 fdf8 	bl	8000c88 <__addsf3>
 800a098:	4629      	mov	r1, r5
 800a09a:	4604      	mov	r4, r0
 800a09c:	4630      	mov	r0, r6
 800a09e:	f7f6 fdf1 	bl	8000c84 <__aeabi_fsub>
 800a0a2:	4629      	mov	r1, r5
 800a0a4:	900d      	str	r0, [sp, #52]	@ 0x34
 800a0a6:	4630      	mov	r0, r6
 800a0a8:	f7f6 fdee 	bl	8000c88 <__addsf3>
 800a0ac:	4605      	mov	r5, r0
 800a0ae:	4629      	mov	r1, r5
 800a0b0:	4620      	mov	r0, r4
 800a0b2:	f7f6 fde9 	bl	8000c88 <__addsf3>
 800a0b6:	9b00      	ldr	r3, [sp, #0]
 800a0b8:	9e29      	ldr	r6, [sp, #164]	@ 0xa4
 800a0ba:	4629      	mov	r1, r5
 800a0bc:	f846 0033 	str.w	r0, [r6, r3, lsl #3]
 800a0c0:	4620      	mov	r0, r4
 800a0c2:	f7f6 fddf 	bl	8000c84 <__aeabi_fsub>
 800a0c6:	9d04      	ldr	r5, [sp, #16]
 800a0c8:	f84a 0005 	str.w	r0, [sl, r5]
 800a0cc:	9922      	ldr	r1, [sp, #136]	@ 0x88
 800a0ce:	597d      	ldr	r5, [r7, r5]
 800a0d0:	f857 4031 	ldr.w	r4, [r7, r1, lsl #3]
 800a0d4:	4628      	mov	r0, r5
 800a0d6:	4621      	mov	r1, r4
 800a0d8:	f7f6 fdd6 	bl	8000c88 <__addsf3>
 800a0dc:	4621      	mov	r1, r4
 800a0de:	4680      	mov	r8, r0
 800a0e0:	4628      	mov	r0, r5
 800a0e2:	f7f6 fdcf 	bl	8000c84 <__aeabi_fsub>
 800a0e6:	9a02      	ldr	r2, [sp, #8]
 800a0e8:	9e05      	ldr	r6, [sp, #20]
 800a0ea:	58bc      	ldr	r4, [r7, r2]
 800a0ec:	59bd      	ldr	r5, [r7, r6]
 800a0ee:	900e      	str	r0, [sp, #56]	@ 0x38
 800a0f0:	4621      	mov	r1, r4
 800a0f2:	4628      	mov	r0, r5
 800a0f4:	f7f6 fdc8 	bl	8000c88 <__addsf3>
 800a0f8:	4621      	mov	r1, r4
 800a0fa:	9006      	str	r0, [sp, #24]
 800a0fc:	4628      	mov	r0, r5
 800a0fe:	f7f6 fdc1 	bl	8000c84 <__aeabi_fsub>
 800a102:	9a01      	ldr	r2, [sp, #4]
 800a104:	9e03      	ldr	r6, [sp, #12]
 800a106:	9c22      	ldr	r4, [sp, #136]	@ 0x88
 800a108:	59bd      	ldr	r5, [r7, r6]
 800a10a:	f852 4034 	ldr.w	r4, [r2, r4, lsl #3]
 800a10e:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a110:	4621      	mov	r1, r4
 800a112:	4628      	mov	r0, r5
 800a114:	f7f6 fdb8 	bl	8000c88 <__addsf3>
 800a118:	4621      	mov	r1, r4
 800a11a:	4606      	mov	r6, r0
 800a11c:	4628      	mov	r0, r5
 800a11e:	f7f6 fdb1 	bl	8000c84 <__aeabi_fsub>
 800a122:	9c01      	ldr	r4, [sp, #4]
 800a124:	9905      	ldr	r1, [sp, #20]
 800a126:	9007      	str	r0, [sp, #28]
 800a128:	5865      	ldr	r5, [r4, r1]
 800a12a:	f8da 4004 	ldr.w	r4, [sl, #4]
 800a12e:	4628      	mov	r0, r5
 800a130:	4621      	mov	r1, r4
 800a132:	f7f6 fda9 	bl	8000c88 <__addsf3>
 800a136:	4621      	mov	r1, r4
 800a138:	4681      	mov	r9, r0
 800a13a:	4628      	mov	r0, r5
 800a13c:	f7f6 fda2 	bl	8000c84 <__aeabi_fsub>
 800a140:	4631      	mov	r1, r6
 800a142:	4605      	mov	r5, r0
 800a144:	4640      	mov	r0, r8
 800a146:	f7f6 fd9d 	bl	8000c84 <__aeabi_fsub>
 800a14a:	4631      	mov	r1, r6
 800a14c:	4604      	mov	r4, r0
 800a14e:	4640      	mov	r0, r8
 800a150:	f7f6 fd9a 	bl	8000c88 <__addsf3>
 800a154:	4649      	mov	r1, r9
 800a156:	4680      	mov	r8, r0
 800a158:	9806      	ldr	r0, [sp, #24]
 800a15a:	f7f6 fd93 	bl	8000c84 <__aeabi_fsub>
 800a15e:	4649      	mov	r1, r9
 800a160:	4606      	mov	r6, r0
 800a162:	9806      	ldr	r0, [sp, #24]
 800a164:	f7f6 fd90 	bl	8000c88 <__addsf3>
 800a168:	4681      	mov	r9, r0
 800a16a:	4649      	mov	r1, r9
 800a16c:	4640      	mov	r0, r8
 800a16e:	f7f6 fd8b 	bl	8000c88 <__addsf3>
 800a172:	9a04      	ldr	r2, [sp, #16]
 800a174:	4649      	mov	r1, r9
 800a176:	50b8      	str	r0, [r7, r2]
 800a178:	4640      	mov	r0, r8
 800a17a:	f7f6 fd83 	bl	8000c84 <__aeabi_fsub>
 800a17e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a180:	4631      	mov	r1, r6
 800a182:	f847 0032 	str.w	r0, [r7, r2, lsl #3]
 800a186:	4658      	mov	r0, fp
 800a188:	f7f6 fd7e 	bl	8000c88 <__addsf3>
 800a18c:	9b08      	ldr	r3, [sp, #32]
 800a18e:	9a00      	ldr	r2, [sp, #0]
 800a190:	469e      	mov	lr, r3
 800a192:	4631      	mov	r1, r6
 800a194:	f84e 0032 	str.w	r0, [lr, r2, lsl #3]
 800a198:	4658      	mov	r0, fp
 800a19a:	f7f6 fd73 	bl	8000c84 <__aeabi_fsub>
 800a19e:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 800a1a2:	9e03      	ldr	r6, [sp, #12]
 800a1a4:	4659      	mov	r1, fp
 800a1a6:	f84a 0006 	str.w	r0, [sl, r6]
 800a1aa:	4620      	mov	r0, r4
 800a1ac:	f7f6 fd6a 	bl	8000c84 <__aeabi_fsub>
 800a1b0:	9e03      	ldr	r6, [sp, #12]
 800a1b2:	4659      	mov	r1, fp
 800a1b4:	51b8      	str	r0, [r7, r6]
 800a1b6:	4620      	mov	r0, r4
 800a1b8:	f7f6 fd66 	bl	8000c88 <__addsf3>
 800a1bc:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 800a1c0:	f8dd b028 	ldr.w	fp, [sp, #40]	@ 0x28
 800a1c4:	9e01      	ldr	r6, [sp, #4]
 800a1c6:	9c22      	ldr	r4, [sp, #136]	@ 0x88
 800a1c8:	4641      	mov	r1, r8
 800a1ca:	f846 0034 	str.w	r0, [r6, r4, lsl #3]
 800a1ce:	4658      	mov	r0, fp
 800a1d0:	f7f6 fd58 	bl	8000c84 <__aeabi_fsub>
 800a1d4:	497e      	ldr	r1, [pc, #504]	@ (800a3d0 <arm_radix8_butterfly_f32+0x458>)
 800a1d6:	f7f6 fe5f 	bl	8000e98 <__aeabi_fmul>
 800a1da:	4641      	mov	r1, r8
 800a1dc:	4681      	mov	r9, r0
 800a1de:	4658      	mov	r0, fp
 800a1e0:	f7f6 fd52 	bl	8000c88 <__addsf3>
 800a1e4:	497a      	ldr	r1, [pc, #488]	@ (800a3d0 <arm_radix8_butterfly_f32+0x458>)
 800a1e6:	f7f6 fe57 	bl	8000e98 <__aeabi_fmul>
 800a1ea:	f8dd 803c 	ldr.w	r8, [sp, #60]	@ 0x3c
 800a1ee:	4604      	mov	r4, r0
 800a1f0:	4629      	mov	r1, r5
 800a1f2:	4640      	mov	r0, r8
 800a1f4:	f7f6 fd46 	bl	8000c84 <__aeabi_fsub>
 800a1f8:	4975      	ldr	r1, [pc, #468]	@ (800a3d0 <arm_radix8_butterfly_f32+0x458>)
 800a1fa:	f7f6 fe4d 	bl	8000e98 <__aeabi_fmul>
 800a1fe:	4629      	mov	r1, r5
 800a200:	4606      	mov	r6, r0
 800a202:	4640      	mov	r0, r8
 800a204:	f7f6 fd40 	bl	8000c88 <__addsf3>
 800a208:	4971      	ldr	r1, [pc, #452]	@ (800a3d0 <arm_radix8_butterfly_f32+0x458>)
 800a20a:	f7f6 fe45 	bl	8000e98 <__aeabi_fmul>
 800a20e:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a210:	4683      	mov	fp, r0
 800a212:	4649      	mov	r1, r9
 800a214:	4628      	mov	r0, r5
 800a216:	f7f6 fd35 	bl	8000c84 <__aeabi_fsub>
 800a21a:	4649      	mov	r1, r9
 800a21c:	4680      	mov	r8, r0
 800a21e:	4628      	mov	r0, r5
 800a220:	f7f6 fd32 	bl	8000c88 <__addsf3>
 800a224:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 800a228:	9006      	str	r0, [sp, #24]
 800a22a:	4621      	mov	r1, r4
 800a22c:	4648      	mov	r0, r9
 800a22e:	f7f6 fd29 	bl	8000c84 <__aeabi_fsub>
 800a232:	4621      	mov	r1, r4
 800a234:	4605      	mov	r5, r0
 800a236:	4648      	mov	r0, r9
 800a238:	f7f6 fd26 	bl	8000c88 <__addsf3>
 800a23c:	f8dd 9038 	ldr.w	r9, [sp, #56]	@ 0x38
 800a240:	9009      	str	r0, [sp, #36]	@ 0x24
 800a242:	4631      	mov	r1, r6
 800a244:	4648      	mov	r0, r9
 800a246:	f7f6 fd1d 	bl	8000c84 <__aeabi_fsub>
 800a24a:	4631      	mov	r1, r6
 800a24c:	4604      	mov	r4, r0
 800a24e:	4648      	mov	r0, r9
 800a250:	f7f6 fd1a 	bl	8000c88 <__addsf3>
 800a254:	4659      	mov	r1, fp
 800a256:	4606      	mov	r6, r0
 800a258:	9807      	ldr	r0, [sp, #28]
 800a25a:	f7f6 fd13 	bl	8000c84 <__aeabi_fsub>
 800a25e:	4659      	mov	r1, fp
 800a260:	4681      	mov	r9, r0
 800a262:	9807      	ldr	r0, [sp, #28]
 800a264:	f7f6 fd10 	bl	8000c88 <__addsf3>
 800a268:	4683      	mov	fp, r0
 800a26a:	4659      	mov	r1, fp
 800a26c:	9806      	ldr	r0, [sp, #24]
 800a26e:	f7f6 fd0b 	bl	8000c88 <__addsf3>
 800a272:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a274:	469e      	mov	lr, r3
 800a276:	9b00      	ldr	r3, [sp, #0]
 800a278:	4659      	mov	r1, fp
 800a27a:	f84e 0033 	str.w	r0, [lr, r3, lsl #3]
 800a27e:	9806      	ldr	r0, [sp, #24]
 800a280:	f7f6 fd00 	bl	8000c84 <__aeabi_fsub>
 800a284:	4649      	mov	r1, r9
 800a286:	f8ca 0000 	str.w	r0, [sl]
 800a28a:	4640      	mov	r0, r8
 800a28c:	f7f6 fcfc 	bl	8000c88 <__addsf3>
 800a290:	9a01      	ldr	r2, [sp, #4]
 800a292:	4649      	mov	r1, r9
 800a294:	f842 0c04 	str.w	r0, [r2, #-4]
 800a298:	4640      	mov	r0, r8
 800a29a:	f7f6 fcf3 	bl	8000c84 <__aeabi_fsub>
 800a29e:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
 800a2a2:	f847 0c04 	str.w	r0, [r7, #-4]
 800a2a6:	4641      	mov	r1, r8
 800a2a8:	4630      	mov	r0, r6
 800a2aa:	f7f6 fceb 	bl	8000c84 <__aeabi_fsub>
 800a2ae:	9b05      	ldr	r3, [sp, #20]
 800a2b0:	4641      	mov	r1, r8
 800a2b2:	50f8      	str	r0, [r7, r3]
 800a2b4:	4630      	mov	r0, r6
 800a2b6:	f7f6 fce7 	bl	8000c88 <__addsf3>
 800a2ba:	4629      	mov	r1, r5
 800a2bc:	f8ca 0004 	str.w	r0, [sl, #4]
 800a2c0:	4620      	mov	r0, r4
 800a2c2:	f7f6 fcdf 	bl	8000c84 <__aeabi_fsub>
 800a2c6:	4629      	mov	r1, r5
 800a2c8:	9d02      	ldr	r5, [sp, #8]
 800a2ca:	5178      	str	r0, [r7, r5]
 800a2cc:	4620      	mov	r0, r4
 800a2ce:	f7f6 fcdb 	bl	8000c88 <__addsf3>
 800a2d2:	9b00      	ldr	r3, [sp, #0]
 800a2d4:	9a01      	ldr	r2, [sp, #4]
 800a2d6:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 800a2d8:	f8dd c040 	ldr.w	ip, [sp, #64]	@ 0x40
 800a2dc:	9905      	ldr	r1, [sp, #20]
 800a2de:	191c      	adds	r4, r3, r4
 800a2e0:	4613      	mov	r3, r2
 800a2e2:	4463      	add	r3, ip
 800a2e4:	9301      	str	r3, [sp, #4]
 800a2e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a2e8:	9400      	str	r4, [sp, #0]
 800a2ea:	42a3      	cmp	r3, r4
 800a2ec:	44e2      	add	sl, ip
 800a2ee:	5050      	str	r0, [r2, r1]
 800a2f0:	4467      	add	r7, ip
 800a2f2:	f63f ae81 	bhi.w	8009ff8 <arm_radix8_butterfly_f32+0x80>
 800a2f6:	9d22      	ldr	r5, [sp, #136]	@ 0x88
 800a2f8:	2d07      	cmp	r5, #7
 800a2fa:	f240 82e8 	bls.w	800a8ce <arm_radix8_butterfly_f32+0x956>
 800a2fe:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a300:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a302:	9c2c      	ldr	r4, [sp, #176]	@ 0xb0
 800a304:	461a      	mov	r2, r3
 800a306:	1b73      	subs	r3, r6, r5
 800a308:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 800a30c:	00db      	lsls	r3, r3, #3
 800a30e:	1908      	adds	r0, r1, r4
 800a310:	442a      	add	r2, r5
 800a312:	9305      	str	r3, [sp, #20]
 800a314:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800a316:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 800a318:	00c9      	lsls	r1, r1, #3
 800a31a:	00c0      	lsls	r0, r0, #3
 800a31c:	0112      	lsls	r2, r2, #4
 800a31e:	460f      	mov	r7, r1
 800a320:	912f      	str	r1, [sp, #188]	@ 0xbc
 800a322:	9206      	str	r2, [sp, #24]
 800a324:	4621      	mov	r1, r4
 800a326:	181a      	adds	r2, r3, r0
 800a328:	00e4      	lsls	r4, r4, #3
 800a32a:	9228      	str	r2, [sp, #160]	@ 0xa0
 800a32c:	19da      	adds	r2, r3, r7
 800a32e:	4423      	add	r3, r4
 800a330:	9326      	str	r3, [sp, #152]	@ 0x98
 800a332:	016b      	lsls	r3, r5, #5
 800a334:	942d      	str	r4, [sp, #180]	@ 0xb4
 800a336:	9304      	str	r3, [sp, #16]
 800a338:	9c29      	ldr	r4, [sp, #164]	@ 0xa4
 800a33a:	902e      	str	r0, [sp, #184]	@ 0xb8
 800a33c:	2301      	movs	r3, #1
 800a33e:	9227      	str	r2, [sp, #156]	@ 0x9c
 800a340:	9123      	str	r1, [sp, #140]	@ 0x8c
 800a342:	9324      	str	r3, [sp, #144]	@ 0x90
 800a344:	46b0      	mov	r8, r6
 800a346:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 800a348:	9825      	ldr	r0, [sp, #148]	@ 0x94
 800a34a:	010f      	lsls	r7, r1, #4
 800a34c:	19c6      	adds	r6, r0, r7
 800a34e:	00cb      	lsls	r3, r1, #3
 800a350:	18f5      	adds	r5, r6, r3
 800a352:	eb05 0903 	add.w	r9, r5, r3
 800a356:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800a35a:	1a5b      	subs	r3, r3, r1
 800a35c:	eb09 0ec2 	add.w	lr, r9, r2, lsl #3
 800a360:	f850 3033 	ldr.w	r3, [r0, r3, lsl #3]
 800a364:	930c      	str	r3, [sp, #48]	@ 0x30
 800a366:	0149      	lsls	r1, r1, #5
 800a368:	f8de 3004 	ldr.w	r3, [lr, #4]
 800a36c:	686d      	ldr	r5, [r5, #4]
 800a36e:	9321      	str	r3, [sp, #132]	@ 0x84
 800a370:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a374:	59c7      	ldr	r7, [r0, r7]
 800a376:	951e      	str	r5, [sp, #120]	@ 0x78
 800a378:	930e      	str	r3, [sp, #56]	@ 0x38
 800a37a:	4605      	mov	r5, r0
 800a37c:	f850 3032 	ldr.w	r3, [r0, r2, lsl #3]
 800a380:	5840      	ldr	r0, [r0, r1]
 800a382:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 800a384:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800a386:	931a      	str	r3, [sp, #104]	@ 0x68
 800a388:	f855 3031 	ldr.w	r3, [r5, r1, lsl #3]
 800a38c:	9928      	ldr	r1, [sp, #160]	@ 0xa0
 800a38e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a390:	6813      	ldr	r3, [r2, #0]
 800a392:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a394:	680b      	ldr	r3, [r1, #0]
 800a396:	931c      	str	r3, [sp, #112]	@ 0x70
 800a398:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800a39a:	6876      	ldr	r6, [r6, #4]
 800a39c:	685b      	ldr	r3, [r3, #4]
 800a39e:	930d      	str	r3, [sp, #52]	@ 0x34
 800a3a0:	6853      	ldr	r3, [r2, #4]
 800a3a2:	931f      	str	r3, [sp, #124]	@ 0x7c
 800a3a4:	684b      	ldr	r3, [r1, #4]
 800a3a6:	970a      	str	r7, [sp, #40]	@ 0x28
 800a3a8:	f108 0208 	add.w	r2, r8, #8
 800a3ac:	961d      	str	r6, [sp, #116]	@ 0x74
 800a3ae:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a3b0:	9320      	str	r3, [sp, #128]	@ 0x80
 800a3b2:	f104 0308 	add.w	r3, r4, #8
 800a3b6:	461f      	mov	r7, r3
 800a3b8:	932b      	str	r3, [sp, #172]	@ 0xac
 800a3ba:	922a      	str	r2, [sp, #168]	@ 0xa8
 800a3bc:	f104 010c 	add.w	r1, r4, #12
 800a3c0:	f108 030c 	add.w	r3, r8, #12
 800a3c4:	9201      	str	r2, [sp, #4]
 800a3c6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a3c8:	9100      	str	r1, [sp, #0]
 800a3ca:	9303      	str	r3, [sp, #12]
 800a3cc:	46bb      	mov	fp, r7
 800a3ce:	e001      	b.n	800a3d4 <arm_radix8_butterfly_f32+0x45c>
 800a3d0:	3f3504f3 	.word	0x3f3504f3
 800a3d4:	9b00      	ldr	r3, [sp, #0]
 800a3d6:	9f04      	ldr	r7, [sp, #16]
 800a3d8:	f853 5c04 	ldr.w	r5, [r3, #-4]
 800a3dc:	f85b 4007 	ldr.w	r4, [fp, r7]
 800a3e0:	f8cd c05c 	str.w	ip, [sp, #92]	@ 0x5c
 800a3e4:	4621      	mov	r1, r4
 800a3e6:	4628      	mov	r0, r5
 800a3e8:	9216      	str	r2, [sp, #88]	@ 0x58
 800a3ea:	f7f6 fc4d 	bl	8000c88 <__addsf3>
 800a3ee:	4621      	mov	r1, r4
 800a3f0:	4606      	mov	r6, r0
 800a3f2:	4628      	mov	r0, r5
 800a3f4:	f7f6 fc46 	bl	8000c84 <__aeabi_fsub>
 800a3f8:	9c01      	ldr	r4, [sp, #4]
 800a3fa:	9903      	ldr	r1, [sp, #12]
 800a3fc:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a3fe:	46a6      	mov	lr, r4
 800a400:	f851 5c04 	ldr.w	r5, [r1, #-4]
 800a404:	f85e 4007 	ldr.w	r4, [lr, r7]
 800a408:	9704      	str	r7, [sp, #16]
 800a40a:	4621      	mov	r1, r4
 800a40c:	4628      	mov	r0, r5
 800a40e:	f7f6 fc3b 	bl	8000c88 <__addsf3>
 800a412:	4621      	mov	r1, r4
 800a414:	4607      	mov	r7, r0
 800a416:	4628      	mov	r0, r5
 800a418:	f7f6 fc34 	bl	8000c84 <__aeabi_fsub>
 800a41c:	9902      	ldr	r1, [sp, #8]
 800a41e:	9d06      	ldr	r5, [sp, #24]
 800a420:	f85b 8001 	ldr.w	r8, [fp, r1]
 800a424:	f85b 5005 	ldr.w	r5, [fp, r5]
 800a428:	9010      	str	r0, [sp, #64]	@ 0x40
 800a42a:	4629      	mov	r1, r5
 800a42c:	4640      	mov	r0, r8
 800a42e:	f7f6 fc2b 	bl	8000c88 <__addsf3>
 800a432:	4629      	mov	r1, r5
 800a434:	4604      	mov	r4, r0
 800a436:	4640      	mov	r0, r8
 800a438:	f7f6 fc24 	bl	8000c84 <__aeabi_fsub>
 800a43c:	9d01      	ldr	r5, [sp, #4]
 800a43e:	9a05      	ldr	r2, [sp, #20]
 800a440:	9011      	str	r0, [sp, #68]	@ 0x44
 800a442:	46ae      	mov	lr, r5
 800a444:	9d02      	ldr	r5, [sp, #8]
 800a446:	f85b 8002 	ldr.w	r8, [fp, r2]
 800a44a:	f85e 9005 	ldr.w	r9, [lr, r5]
 800a44e:	4641      	mov	r1, r8
 800a450:	4648      	mov	r0, r9
 800a452:	f7f6 fc19 	bl	8000c88 <__addsf3>
 800a456:	4641      	mov	r1, r8
 800a458:	4605      	mov	r5, r0
 800a45a:	4648      	mov	r0, r9
 800a45c:	f7f6 fc12 	bl	8000c84 <__aeabi_fsub>
 800a460:	4621      	mov	r1, r4
 800a462:	9012      	str	r0, [sp, #72]	@ 0x48
 800a464:	4630      	mov	r0, r6
 800a466:	f7f6 fc0d 	bl	8000c84 <__aeabi_fsub>
 800a46a:	4621      	mov	r1, r4
 800a46c:	9007      	str	r0, [sp, #28]
 800a46e:	4630      	mov	r0, r6
 800a470:	f7f6 fc0a 	bl	8000c88 <__addsf3>
 800a474:	4629      	mov	r1, r5
 800a476:	4604      	mov	r4, r0
 800a478:	4638      	mov	r0, r7
 800a47a:	f7f6 fc03 	bl	8000c84 <__aeabi_fsub>
 800a47e:	4629      	mov	r1, r5
 800a480:	4606      	mov	r6, r0
 800a482:	4638      	mov	r0, r7
 800a484:	f7f6 fc00 	bl	8000c88 <__addsf3>
 800a488:	4605      	mov	r5, r0
 800a48a:	4629      	mov	r1, r5
 800a48c:	4620      	mov	r0, r4
 800a48e:	f7f6 fbfb 	bl	8000c88 <__addsf3>
 800a492:	9a00      	ldr	r2, [sp, #0]
 800a494:	4629      	mov	r1, r5
 800a496:	f842 0c04 	str.w	r0, [r2, #-4]
 800a49a:	4620      	mov	r0, r4
 800a49c:	f7f6 fbf2 	bl	8000c84 <__aeabi_fsub>
 800a4a0:	f8db 7004 	ldr.w	r7, [fp, #4]
 800a4a4:	9900      	ldr	r1, [sp, #0]
 800a4a6:	9b04      	ldr	r3, [sp, #16]
 800a4a8:	58cc      	ldr	r4, [r1, r3]
 800a4aa:	4605      	mov	r5, r0
 800a4ac:	4621      	mov	r1, r4
 800a4ae:	4638      	mov	r0, r7
 800a4b0:	f7f6 fbea 	bl	8000c88 <__addsf3>
 800a4b4:	4621      	mov	r1, r4
 800a4b6:	4682      	mov	sl, r0
 800a4b8:	4638      	mov	r0, r7
 800a4ba:	f7f6 fbe3 	bl	8000c84 <__aeabi_fsub>
 800a4be:	9a03      	ldr	r2, [sp, #12]
 800a4c0:	9f01      	ldr	r7, [sp, #4]
 800a4c2:	9c04      	ldr	r4, [sp, #16]
 800a4c4:	687f      	ldr	r7, [r7, #4]
 800a4c6:	5914      	ldr	r4, [r2, r4]
 800a4c8:	9013      	str	r0, [sp, #76]	@ 0x4c
 800a4ca:	4621      	mov	r1, r4
 800a4cc:	4638      	mov	r0, r7
 800a4ce:	f7f6 fbdb 	bl	8000c88 <__addsf3>
 800a4d2:	4621      	mov	r1, r4
 800a4d4:	4681      	mov	r9, r0
 800a4d6:	4638      	mov	r0, r7
 800a4d8:	f7f6 fbd4 	bl	8000c84 <__aeabi_fsub>
 800a4dc:	9a02      	ldr	r2, [sp, #8]
 800a4de:	9b06      	ldr	r3, [sp, #24]
 800a4e0:	9900      	ldr	r1, [sp, #0]
 800a4e2:	9014      	str	r0, [sp, #80]	@ 0x50
 800a4e4:	588f      	ldr	r7, [r1, r2]
 800a4e6:	58cc      	ldr	r4, [r1, r3]
 800a4e8:	4638      	mov	r0, r7
 800a4ea:	4621      	mov	r1, r4
 800a4ec:	f7f6 fbcc 	bl	8000c88 <__addsf3>
 800a4f0:	4621      	mov	r1, r4
 800a4f2:	4680      	mov	r8, r0
 800a4f4:	4638      	mov	r0, r7
 800a4f6:	f7f6 fbc5 	bl	8000c84 <__aeabi_fsub>
 800a4fa:	9f03      	ldr	r7, [sp, #12]
 800a4fc:	9900      	ldr	r1, [sp, #0]
 800a4fe:	9c05      	ldr	r4, [sp, #20]
 800a500:	9008      	str	r0, [sp, #32]
 800a502:	46be      	mov	lr, r7
 800a504:	9f02      	ldr	r7, [sp, #8]
 800a506:	f85e 3007 	ldr.w	r3, [lr, r7]
 800a50a:	590f      	ldr	r7, [r1, r4]
 800a50c:	9315      	str	r3, [sp, #84]	@ 0x54
 800a50e:	4639      	mov	r1, r7
 800a510:	4618      	mov	r0, r3
 800a512:	f7f6 fbb9 	bl	8000c88 <__addsf3>
 800a516:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a518:	4604      	mov	r4, r0
 800a51a:	4639      	mov	r1, r7
 800a51c:	4618      	mov	r0, r3
 800a51e:	f7f6 fbb1 	bl	8000c84 <__aeabi_fsub>
 800a522:	4641      	mov	r1, r8
 800a524:	9015      	str	r0, [sp, #84]	@ 0x54
 800a526:	4650      	mov	r0, sl
 800a528:	f7f6 fbac 	bl	8000c84 <__aeabi_fsub>
 800a52c:	4641      	mov	r1, r8
 800a52e:	4607      	mov	r7, r0
 800a530:	4650      	mov	r0, sl
 800a532:	f7f6 fba9 	bl	8000c88 <__addsf3>
 800a536:	4621      	mov	r1, r4
 800a538:	4680      	mov	r8, r0
 800a53a:	4648      	mov	r0, r9
 800a53c:	f7f6 fba2 	bl	8000c84 <__aeabi_fsub>
 800a540:	4621      	mov	r1, r4
 800a542:	4682      	mov	sl, r0
 800a544:	4648      	mov	r0, r9
 800a546:	f7f6 fb9f 	bl	8000c88 <__addsf3>
 800a54a:	4651      	mov	r1, sl
 800a54c:	4681      	mov	r9, r0
 800a54e:	9807      	ldr	r0, [sp, #28]
 800a550:	f7f6 fb9a 	bl	8000c88 <__addsf3>
 800a554:	4651      	mov	r1, sl
 800a556:	4604      	mov	r4, r0
 800a558:	9807      	ldr	r0, [sp, #28]
 800a55a:	f7f6 fb93 	bl	8000c84 <__aeabi_fsub>
 800a55e:	4649      	mov	r1, r9
 800a560:	4682      	mov	sl, r0
 800a562:	4640      	mov	r0, r8
 800a564:	f7f6 fb90 	bl	8000c88 <__addsf3>
 800a568:	4649      	mov	r1, r9
 800a56a:	f8cb 0004 	str.w	r0, [fp, #4]
 800a56e:	4640      	mov	r0, r8
 800a570:	f7f6 fb88 	bl	8000c84 <__aeabi_fsub>
 800a574:	4631      	mov	r1, r6
 800a576:	4681      	mov	r9, r0
 800a578:	4638      	mov	r0, r7
 800a57a:	f7f6 fb83 	bl	8000c84 <__aeabi_fsub>
 800a57e:	4631      	mov	r1, r6
 800a580:	4680      	mov	r8, r0
 800a582:	4638      	mov	r0, r7
 800a584:	f7f6 fb80 	bl	8000c88 <__addsf3>
 800a588:	4629      	mov	r1, r5
 800a58a:	4606      	mov	r6, r0
 800a58c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a58e:	f7f6 fc83 	bl	8000e98 <__aeabi_fmul>
 800a592:	4649      	mov	r1, r9
 800a594:	4607      	mov	r7, r0
 800a596:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800a598:	f7f6 fc7e 	bl	8000e98 <__aeabi_fmul>
 800a59c:	4601      	mov	r1, r0
 800a59e:	4638      	mov	r0, r7
 800a5a0:	f7f6 fb72 	bl	8000c88 <__addsf3>
 800a5a4:	9a04      	ldr	r2, [sp, #16]
 800a5a6:	4649      	mov	r1, r9
 800a5a8:	f84b 0002 	str.w	r0, [fp, r2]
 800a5ac:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a5ae:	f7f6 fc73 	bl	8000e98 <__aeabi_fmul>
 800a5b2:	4629      	mov	r1, r5
 800a5b4:	4607      	mov	r7, r0
 800a5b6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800a5b8:	f7f6 fc6e 	bl	8000e98 <__aeabi_fmul>
 800a5bc:	4601      	mov	r1, r0
 800a5be:	4638      	mov	r0, r7
 800a5c0:	f7f6 fb60 	bl	8000c84 <__aeabi_fsub>
 800a5c4:	9f00      	ldr	r7, [sp, #0]
 800a5c6:	9d04      	ldr	r5, [sp, #16]
 800a5c8:	4621      	mov	r1, r4
 800a5ca:	5178      	str	r0, [r7, r5]
 800a5cc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a5ce:	f7f6 fc63 	bl	8000e98 <__aeabi_fmul>
 800a5d2:	f8dd 9074 	ldr.w	r9, [sp, #116]	@ 0x74
 800a5d6:	4605      	mov	r5, r0
 800a5d8:	4641      	mov	r1, r8
 800a5da:	4648      	mov	r0, r9
 800a5dc:	f7f6 fc5c 	bl	8000e98 <__aeabi_fmul>
 800a5e0:	4601      	mov	r1, r0
 800a5e2:	4628      	mov	r0, r5
 800a5e4:	f7f6 fb50 	bl	8000c88 <__addsf3>
 800a5e8:	9b02      	ldr	r3, [sp, #8]
 800a5ea:	4641      	mov	r1, r8
 800a5ec:	f84b 0003 	str.w	r0, [fp, r3]
 800a5f0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a5f2:	f7f6 fc51 	bl	8000e98 <__aeabi_fmul>
 800a5f6:	4621      	mov	r1, r4
 800a5f8:	4605      	mov	r5, r0
 800a5fa:	4648      	mov	r0, r9
 800a5fc:	f7f6 fc4c 	bl	8000e98 <__aeabi_fmul>
 800a600:	4601      	mov	r1, r0
 800a602:	4628      	mov	r0, r5
 800a604:	f7f6 fb3e 	bl	8000c84 <__aeabi_fsub>
 800a608:	f8dd 8070 	ldr.w	r8, [sp, #112]	@ 0x70
 800a60c:	9c02      	ldr	r4, [sp, #8]
 800a60e:	4651      	mov	r1, sl
 800a610:	5138      	str	r0, [r7, r4]
 800a612:	4640      	mov	r0, r8
 800a614:	f7f6 fc40 	bl	8000e98 <__aeabi_fmul>
 800a618:	f8dd 9080 	ldr.w	r9, [sp, #128]	@ 0x80
 800a61c:	4604      	mov	r4, r0
 800a61e:	4631      	mov	r1, r6
 800a620:	4648      	mov	r0, r9
 800a622:	f7f6 fc39 	bl	8000e98 <__aeabi_fmul>
 800a626:	4601      	mov	r1, r0
 800a628:	4620      	mov	r0, r4
 800a62a:	f7f6 fb2d 	bl	8000c88 <__addsf3>
 800a62e:	4631      	mov	r1, r6
 800a630:	9e06      	ldr	r6, [sp, #24]
 800a632:	f84b 0006 	str.w	r0, [fp, r6]
 800a636:	4640      	mov	r0, r8
 800a638:	f7f6 fc2e 	bl	8000e98 <__aeabi_fmul>
 800a63c:	4651      	mov	r1, sl
 800a63e:	4604      	mov	r4, r0
 800a640:	4648      	mov	r0, r9
 800a642:	f7f6 fc29 	bl	8000e98 <__aeabi_fmul>
 800a646:	4601      	mov	r1, r0
 800a648:	4620      	mov	r0, r4
 800a64a:	f7f6 fb1b 	bl	8000c84 <__aeabi_fsub>
 800a64e:	f8dd 8048 	ldr.w	r8, [sp, #72]	@ 0x48
 800a652:	f8dd 9040 	ldr.w	r9, [sp, #64]	@ 0x40
 800a656:	51b8      	str	r0, [r7, r6]
 800a658:	4641      	mov	r1, r8
 800a65a:	4648      	mov	r0, r9
 800a65c:	9700      	str	r7, [sp, #0]
 800a65e:	f7f6 fb11 	bl	8000c84 <__aeabi_fsub>
 800a662:	499c      	ldr	r1, [pc, #624]	@ (800a8d4 <arm_radix8_butterfly_f32+0x95c>)
 800a664:	f7f6 fc18 	bl	8000e98 <__aeabi_fmul>
 800a668:	4641      	mov	r1, r8
 800a66a:	4604      	mov	r4, r0
 800a66c:	4648      	mov	r0, r9
 800a66e:	f7f6 fb0b 	bl	8000c88 <__addsf3>
 800a672:	4998      	ldr	r1, [pc, #608]	@ (800a8d4 <arm_radix8_butterfly_f32+0x95c>)
 800a674:	f7f6 fc10 	bl	8000e98 <__aeabi_fmul>
 800a678:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800a67c:	f8dd 8054 	ldr.w	r8, [sp, #84]	@ 0x54
 800a680:	4607      	mov	r7, r0
 800a682:	4641      	mov	r1, r8
 800a684:	4650      	mov	r0, sl
 800a686:	f7f6 fafd 	bl	8000c84 <__aeabi_fsub>
 800a68a:	4992      	ldr	r1, [pc, #584]	@ (800a8d4 <arm_radix8_butterfly_f32+0x95c>)
 800a68c:	f7f6 fc04 	bl	8000e98 <__aeabi_fmul>
 800a690:	4641      	mov	r1, r8
 800a692:	4681      	mov	r9, r0
 800a694:	4650      	mov	r0, sl
 800a696:	f7f6 faf7 	bl	8000c88 <__addsf3>
 800a69a:	498e      	ldr	r1, [pc, #568]	@ (800a8d4 <arm_radix8_butterfly_f32+0x95c>)
 800a69c:	f7f6 fbfc 	bl	8000e98 <__aeabi_fmul>
 800a6a0:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 800a6a2:	4605      	mov	r5, r0
 800a6a4:	4621      	mov	r1, r4
 800a6a6:	4630      	mov	r0, r6
 800a6a8:	f7f6 faec 	bl	8000c84 <__aeabi_fsub>
 800a6ac:	4621      	mov	r1, r4
 800a6ae:	9007      	str	r0, [sp, #28]
 800a6b0:	4630      	mov	r0, r6
 800a6b2:	f7f6 fae9 	bl	8000c88 <__addsf3>
 800a6b6:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800a6ba:	4604      	mov	r4, r0
 800a6bc:	4639      	mov	r1, r7
 800a6be:	4640      	mov	r0, r8
 800a6c0:	f7f6 fae0 	bl	8000c84 <__aeabi_fsub>
 800a6c4:	4639      	mov	r1, r7
 800a6c6:	4606      	mov	r6, r0
 800a6c8:	4640      	mov	r0, r8
 800a6ca:	f7f6 fadd 	bl	8000c88 <__addsf3>
 800a6ce:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800a6d2:	4680      	mov	r8, r0
 800a6d4:	4649      	mov	r1, r9
 800a6d6:	4650      	mov	r0, sl
 800a6d8:	f7f6 fad4 	bl	8000c84 <__aeabi_fsub>
 800a6dc:	4649      	mov	r1, r9
 800a6de:	4607      	mov	r7, r0
 800a6e0:	4650      	mov	r0, sl
 800a6e2:	f7f6 fad1 	bl	8000c88 <__addsf3>
 800a6e6:	4629      	mov	r1, r5
 800a6e8:	4681      	mov	r9, r0
 800a6ea:	9808      	ldr	r0, [sp, #32]
 800a6ec:	f7f6 faca 	bl	8000c84 <__aeabi_fsub>
 800a6f0:	4629      	mov	r1, r5
 800a6f2:	4682      	mov	sl, r0
 800a6f4:	9808      	ldr	r0, [sp, #32]
 800a6f6:	f7f6 fac7 	bl	8000c88 <__addsf3>
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	4619      	mov	r1, r3
 800a6fe:	4620      	mov	r0, r4
 800a700:	9308      	str	r3, [sp, #32]
 800a702:	f7f6 fac1 	bl	8000c88 <__addsf3>
 800a706:	9b08      	ldr	r3, [sp, #32]
 800a708:	4605      	mov	r5, r0
 800a70a:	4619      	mov	r1, r3
 800a70c:	4620      	mov	r0, r4
 800a70e:	f7f6 fab9 	bl	8000c84 <__aeabi_fsub>
 800a712:	4651      	mov	r1, sl
 800a714:	4604      	mov	r4, r0
 800a716:	9807      	ldr	r0, [sp, #28]
 800a718:	f7f6 fab6 	bl	8000c88 <__addsf3>
 800a71c:	4651      	mov	r1, sl
 800a71e:	9008      	str	r0, [sp, #32]
 800a720:	9807      	ldr	r0, [sp, #28]
 800a722:	f7f6 faaf 	bl	8000c84 <__aeabi_fsub>
 800a726:	4641      	mov	r1, r8
 800a728:	9007      	str	r0, [sp, #28]
 800a72a:	4648      	mov	r0, r9
 800a72c:	f7f6 faaa 	bl	8000c84 <__aeabi_fsub>
 800a730:	4641      	mov	r1, r8
 800a732:	4682      	mov	sl, r0
 800a734:	4648      	mov	r0, r9
 800a736:	f7f6 faa7 	bl	8000c88 <__addsf3>
 800a73a:	4631      	mov	r1, r6
 800a73c:	4681      	mov	r9, r0
 800a73e:	4638      	mov	r0, r7
 800a740:	f7f6 faa0 	bl	8000c84 <__aeabi_fsub>
 800a744:	4631      	mov	r1, r6
 800a746:	4680      	mov	r8, r0
 800a748:	4638      	mov	r0, r7
 800a74a:	f7f6 fa9d 	bl	8000c88 <__addsf3>
 800a74e:	4629      	mov	r1, r5
 800a750:	4606      	mov	r6, r0
 800a752:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a754:	f7f6 fba0 	bl	8000e98 <__aeabi_fmul>
 800a758:	4651      	mov	r1, sl
 800a75a:	4607      	mov	r7, r0
 800a75c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800a75e:	f7f6 fb9b 	bl	8000e98 <__aeabi_fmul>
 800a762:	4601      	mov	r1, r0
 800a764:	4638      	mov	r0, r7
 800a766:	f7f6 fa8f 	bl	8000c88 <__addsf3>
 800a76a:	9b03      	ldr	r3, [sp, #12]
 800a76c:	4651      	mov	r1, sl
 800a76e:	f843 0c04 	str.w	r0, [r3, #-4]
 800a772:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a774:	f7f6 fb90 	bl	8000e98 <__aeabi_fmul>
 800a778:	4629      	mov	r1, r5
 800a77a:	4607      	mov	r7, r0
 800a77c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800a77e:	f7f6 fb8b 	bl	8000e98 <__aeabi_fmul>
 800a782:	4601      	mov	r1, r0
 800a784:	4638      	mov	r0, r7
 800a786:	f7f6 fa7d 	bl	8000c84 <__aeabi_fsub>
 800a78a:	9f01      	ldr	r7, [sp, #4]
 800a78c:	4621      	mov	r1, r4
 800a78e:	6078      	str	r0, [r7, #4]
 800a790:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800a792:	f7f6 fb81 	bl	8000e98 <__aeabi_fmul>
 800a796:	f8dd a084 	ldr.w	sl, [sp, #132]	@ 0x84
 800a79a:	4605      	mov	r5, r0
 800a79c:	4649      	mov	r1, r9
 800a79e:	4650      	mov	r0, sl
 800a7a0:	f7f6 fb7a 	bl	8000e98 <__aeabi_fmul>
 800a7a4:	4601      	mov	r1, r0
 800a7a6:	4628      	mov	r0, r5
 800a7a8:	f7f6 fa6e 	bl	8000c88 <__addsf3>
 800a7ac:	9a05      	ldr	r2, [sp, #20]
 800a7ae:	4649      	mov	r1, r9
 800a7b0:	f84b 0002 	str.w	r0, [fp, r2]
 800a7b4:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800a7b6:	f7f6 fb6f 	bl	8000e98 <__aeabi_fmul>
 800a7ba:	4621      	mov	r1, r4
 800a7bc:	4605      	mov	r5, r0
 800a7be:	4650      	mov	r0, sl
 800a7c0:	f7f6 fb6a 	bl	8000e98 <__aeabi_fmul>
 800a7c4:	4601      	mov	r1, r0
 800a7c6:	4628      	mov	r0, r5
 800a7c8:	f7f6 fa5c 	bl	8000c84 <__aeabi_fsub>
 800a7cc:	9908      	ldr	r1, [sp, #32]
 800a7ce:	9a05      	ldr	r2, [sp, #20]
 800a7d0:	9d00      	ldr	r5, [sp, #0]
 800a7d2:	f8dd a06c 	ldr.w	sl, [sp, #108]	@ 0x6c
 800a7d6:	50a8      	str	r0, [r5, r2]
 800a7d8:	4650      	mov	r0, sl
 800a7da:	f7f6 fb5d 	bl	8000e98 <__aeabi_fmul>
 800a7de:	f8dd 907c 	ldr.w	r9, [sp, #124]	@ 0x7c
 800a7e2:	4604      	mov	r4, r0
 800a7e4:	4641      	mov	r1, r8
 800a7e6:	4648      	mov	r0, r9
 800a7e8:	f7f6 fb56 	bl	8000e98 <__aeabi_fmul>
 800a7ec:	4601      	mov	r1, r0
 800a7ee:	4620      	mov	r0, r4
 800a7f0:	f7f6 fa4a 	bl	8000c88 <__addsf3>
 800a7f4:	463a      	mov	r2, r7
 800a7f6:	9701      	str	r7, [sp, #4]
 800a7f8:	9f04      	ldr	r7, [sp, #16]
 800a7fa:	4641      	mov	r1, r8
 800a7fc:	51d0      	str	r0, [r2, r7]
 800a7fe:	4650      	mov	r0, sl
 800a800:	f7f6 fb4a 	bl	8000e98 <__aeabi_fmul>
 800a804:	9908      	ldr	r1, [sp, #32]
 800a806:	4604      	mov	r4, r0
 800a808:	4648      	mov	r0, r9
 800a80a:	f7f6 fb45 	bl	8000e98 <__aeabi_fmul>
 800a80e:	4601      	mov	r1, r0
 800a810:	4620      	mov	r0, r4
 800a812:	f7f6 fa37 	bl	8000c84 <__aeabi_fsub>
 800a816:	9a03      	ldr	r2, [sp, #12]
 800a818:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a81c:	f8dd 9068 	ldr.w	r9, [sp, #104]	@ 0x68
 800a820:	51d0      	str	r0, [r2, r7]
 800a822:	4651      	mov	r1, sl
 800a824:	4648      	mov	r0, r9
 800a826:	f7f6 fb37 	bl	8000e98 <__aeabi_fmul>
 800a82a:	f8dd 8078 	ldr.w	r8, [sp, #120]	@ 0x78
 800a82e:	4604      	mov	r4, r0
 800a830:	4631      	mov	r1, r6
 800a832:	4640      	mov	r0, r8
 800a834:	f7f6 fb30 	bl	8000e98 <__aeabi_fmul>
 800a838:	4601      	mov	r1, r0
 800a83a:	4620      	mov	r0, r4
 800a83c:	f7f6 fa24 	bl	8000c88 <__addsf3>
 800a840:	9f01      	ldr	r7, [sp, #4]
 800a842:	4631      	mov	r1, r6
 800a844:	9e02      	ldr	r6, [sp, #8]
 800a846:	51b8      	str	r0, [r7, r6]
 800a848:	4648      	mov	r0, r9
 800a84a:	f7f6 fb25 	bl	8000e98 <__aeabi_fmul>
 800a84e:	4651      	mov	r1, sl
 800a850:	4604      	mov	r4, r0
 800a852:	4640      	mov	r0, r8
 800a854:	f7f6 fb20 	bl	8000e98 <__aeabi_fmul>
 800a858:	4601      	mov	r1, r0
 800a85a:	4620      	mov	r0, r4
 800a85c:	f7f6 fa12 	bl	8000c84 <__aeabi_fsub>
 800a860:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 800a864:	9918      	ldr	r1, [sp, #96]	@ 0x60
 800a866:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a868:	9f01      	ldr	r7, [sp, #4]
 800a86a:	9b03      	ldr	r3, [sp, #12]
 800a86c:	440a      	add	r2, r1
 800a86e:	eb05 010c 	add.w	r1, r5, ip
 800a872:	9100      	str	r1, [sp, #0]
 800a874:	5198      	str	r0, [r3, r6]
 800a876:	eb07 010c 	add.w	r1, r7, ip
 800a87a:	4463      	add	r3, ip
 800a87c:	9101      	str	r1, [sp, #4]
 800a87e:	9303      	str	r3, [sp, #12]
 800a880:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a882:	4293      	cmp	r3, r2
 800a884:	44e3      	add	fp, ip
 800a886:	f63f ada5 	bhi.w	800a3d4 <arm_radix8_butterfly_f32+0x45c>
 800a88a:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a88c:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 800a88e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a890:	9c2b      	ldr	r4, [sp, #172]	@ 0xac
 800a892:	f8dd 80a8 	ldr.w	r8, [sp, #168]	@ 0xa8
 800a896:	440a      	add	r2, r1
 800a898:	9223      	str	r2, [sp, #140]	@ 0x8c
 800a89a:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 800a89c:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a89e:	440a      	add	r2, r1
 800a8a0:	9226      	str	r2, [sp, #152]	@ 0x98
 800a8a2:	992f      	ldr	r1, [sp, #188]	@ 0xbc
 800a8a4:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800a8a6:	440a      	add	r2, r1
 800a8a8:	9227      	str	r2, [sp, #156]	@ 0x9c
 800a8aa:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800a8ac:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800a8ae:	440a      	add	r2, r1
 800a8b0:	9228      	str	r2, [sp, #160]	@ 0xa0
 800a8b2:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a8b4:	3301      	adds	r3, #1
 800a8b6:	4293      	cmp	r3, r2
 800a8b8:	9324      	str	r3, [sp, #144]	@ 0x90
 800a8ba:	f47f ad44 	bne.w	800a346 <arm_radix8_butterfly_f32+0x3ce>
 800a8be:	f8bd 30b4 	ldrh.w	r3, [sp, #180]	@ 0xb4
 800a8c2:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a8c4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a8c6:	9318      	str	r3, [sp, #96]	@ 0x60
 800a8c8:	9f29      	ldr	r7, [sp, #164]	@ 0xa4
 800a8ca:	f7ff bb5f 	b.w	8009f8c <arm_radix8_butterfly_f32+0x14>
 800a8ce:	b031      	add	sp, #196	@ 0xc4
 800a8d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8d4:	3f3504f3 	.word	0x3f3504f3

0800a8d8 <siprintf>:
 800a8d8:	b40e      	push	{r1, r2, r3}
 800a8da:	b500      	push	{lr}
 800a8dc:	b09c      	sub	sp, #112	@ 0x70
 800a8de:	ab1d      	add	r3, sp, #116	@ 0x74
 800a8e0:	9002      	str	r0, [sp, #8]
 800a8e2:	9006      	str	r0, [sp, #24]
 800a8e4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a8e8:	4809      	ldr	r0, [pc, #36]	@ (800a910 <siprintf+0x38>)
 800a8ea:	9107      	str	r1, [sp, #28]
 800a8ec:	9104      	str	r1, [sp, #16]
 800a8ee:	4909      	ldr	r1, [pc, #36]	@ (800a914 <siprintf+0x3c>)
 800a8f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8f4:	9105      	str	r1, [sp, #20]
 800a8f6:	6800      	ldr	r0, [r0, #0]
 800a8f8:	9301      	str	r3, [sp, #4]
 800a8fa:	a902      	add	r1, sp, #8
 800a8fc:	f000 f994 	bl	800ac28 <_svfiprintf_r>
 800a900:	9b02      	ldr	r3, [sp, #8]
 800a902:	2200      	movs	r2, #0
 800a904:	701a      	strb	r2, [r3, #0]
 800a906:	b01c      	add	sp, #112	@ 0x70
 800a908:	f85d eb04 	ldr.w	lr, [sp], #4
 800a90c:	b003      	add	sp, #12
 800a90e:	4770      	bx	lr
 800a910:	20000010 	.word	0x20000010
 800a914:	ffff0208 	.word	0xffff0208

0800a918 <memset>:
 800a918:	4402      	add	r2, r0
 800a91a:	4603      	mov	r3, r0
 800a91c:	4293      	cmp	r3, r2
 800a91e:	d100      	bne.n	800a922 <memset+0xa>
 800a920:	4770      	bx	lr
 800a922:	f803 1b01 	strb.w	r1, [r3], #1
 800a926:	e7f9      	b.n	800a91c <memset+0x4>

0800a928 <__errno>:
 800a928:	4b01      	ldr	r3, [pc, #4]	@ (800a930 <__errno+0x8>)
 800a92a:	6818      	ldr	r0, [r3, #0]
 800a92c:	4770      	bx	lr
 800a92e:	bf00      	nop
 800a930:	20000010 	.word	0x20000010

0800a934 <__libc_init_array>:
 800a934:	b570      	push	{r4, r5, r6, lr}
 800a936:	4d0d      	ldr	r5, [pc, #52]	@ (800a96c <__libc_init_array+0x38>)
 800a938:	4c0d      	ldr	r4, [pc, #52]	@ (800a970 <__libc_init_array+0x3c>)
 800a93a:	1b64      	subs	r4, r4, r5
 800a93c:	10a4      	asrs	r4, r4, #2
 800a93e:	2600      	movs	r6, #0
 800a940:	42a6      	cmp	r6, r4
 800a942:	d109      	bne.n	800a958 <__libc_init_array+0x24>
 800a944:	4d0b      	ldr	r5, [pc, #44]	@ (800a974 <__libc_init_array+0x40>)
 800a946:	4c0c      	ldr	r4, [pc, #48]	@ (800a978 <__libc_init_array+0x44>)
 800a948:	f001 fe4e 	bl	800c5e8 <_init>
 800a94c:	1b64      	subs	r4, r4, r5
 800a94e:	10a4      	asrs	r4, r4, #2
 800a950:	2600      	movs	r6, #0
 800a952:	42a6      	cmp	r6, r4
 800a954:	d105      	bne.n	800a962 <__libc_init_array+0x2e>
 800a956:	bd70      	pop	{r4, r5, r6, pc}
 800a958:	f855 3b04 	ldr.w	r3, [r5], #4
 800a95c:	4798      	blx	r3
 800a95e:	3601      	adds	r6, #1
 800a960:	e7ee      	b.n	800a940 <__libc_init_array+0xc>
 800a962:	f855 3b04 	ldr.w	r3, [r5], #4
 800a966:	4798      	blx	r3
 800a968:	3601      	adds	r6, #1
 800a96a:	e7f2      	b.n	800a952 <__libc_init_array+0x1e>
 800a96c:	0801fd90 	.word	0x0801fd90
 800a970:	0801fd90 	.word	0x0801fd90
 800a974:	0801fd90 	.word	0x0801fd90
 800a978:	0801fd94 	.word	0x0801fd94

0800a97c <__retarget_lock_acquire_recursive>:
 800a97c:	4770      	bx	lr

0800a97e <__retarget_lock_release_recursive>:
 800a97e:	4770      	bx	lr

0800a980 <_free_r>:
 800a980:	b538      	push	{r3, r4, r5, lr}
 800a982:	4605      	mov	r5, r0
 800a984:	2900      	cmp	r1, #0
 800a986:	d041      	beq.n	800aa0c <_free_r+0x8c>
 800a988:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a98c:	1f0c      	subs	r4, r1, #4
 800a98e:	2b00      	cmp	r3, #0
 800a990:	bfb8      	it	lt
 800a992:	18e4      	addlt	r4, r4, r3
 800a994:	f000 f8e0 	bl	800ab58 <__malloc_lock>
 800a998:	4a1d      	ldr	r2, [pc, #116]	@ (800aa10 <_free_r+0x90>)
 800a99a:	6813      	ldr	r3, [r2, #0]
 800a99c:	b933      	cbnz	r3, 800a9ac <_free_r+0x2c>
 800a99e:	6063      	str	r3, [r4, #4]
 800a9a0:	6014      	str	r4, [r2, #0]
 800a9a2:	4628      	mov	r0, r5
 800a9a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a9a8:	f000 b8dc 	b.w	800ab64 <__malloc_unlock>
 800a9ac:	42a3      	cmp	r3, r4
 800a9ae:	d908      	bls.n	800a9c2 <_free_r+0x42>
 800a9b0:	6820      	ldr	r0, [r4, #0]
 800a9b2:	1821      	adds	r1, r4, r0
 800a9b4:	428b      	cmp	r3, r1
 800a9b6:	bf01      	itttt	eq
 800a9b8:	6819      	ldreq	r1, [r3, #0]
 800a9ba:	685b      	ldreq	r3, [r3, #4]
 800a9bc:	1809      	addeq	r1, r1, r0
 800a9be:	6021      	streq	r1, [r4, #0]
 800a9c0:	e7ed      	b.n	800a99e <_free_r+0x1e>
 800a9c2:	461a      	mov	r2, r3
 800a9c4:	685b      	ldr	r3, [r3, #4]
 800a9c6:	b10b      	cbz	r3, 800a9cc <_free_r+0x4c>
 800a9c8:	42a3      	cmp	r3, r4
 800a9ca:	d9fa      	bls.n	800a9c2 <_free_r+0x42>
 800a9cc:	6811      	ldr	r1, [r2, #0]
 800a9ce:	1850      	adds	r0, r2, r1
 800a9d0:	42a0      	cmp	r0, r4
 800a9d2:	d10b      	bne.n	800a9ec <_free_r+0x6c>
 800a9d4:	6820      	ldr	r0, [r4, #0]
 800a9d6:	4401      	add	r1, r0
 800a9d8:	1850      	adds	r0, r2, r1
 800a9da:	4283      	cmp	r3, r0
 800a9dc:	6011      	str	r1, [r2, #0]
 800a9de:	d1e0      	bne.n	800a9a2 <_free_r+0x22>
 800a9e0:	6818      	ldr	r0, [r3, #0]
 800a9e2:	685b      	ldr	r3, [r3, #4]
 800a9e4:	6053      	str	r3, [r2, #4]
 800a9e6:	4408      	add	r0, r1
 800a9e8:	6010      	str	r0, [r2, #0]
 800a9ea:	e7da      	b.n	800a9a2 <_free_r+0x22>
 800a9ec:	d902      	bls.n	800a9f4 <_free_r+0x74>
 800a9ee:	230c      	movs	r3, #12
 800a9f0:	602b      	str	r3, [r5, #0]
 800a9f2:	e7d6      	b.n	800a9a2 <_free_r+0x22>
 800a9f4:	6820      	ldr	r0, [r4, #0]
 800a9f6:	1821      	adds	r1, r4, r0
 800a9f8:	428b      	cmp	r3, r1
 800a9fa:	bf04      	itt	eq
 800a9fc:	6819      	ldreq	r1, [r3, #0]
 800a9fe:	685b      	ldreq	r3, [r3, #4]
 800aa00:	6063      	str	r3, [r4, #4]
 800aa02:	bf04      	itt	eq
 800aa04:	1809      	addeq	r1, r1, r0
 800aa06:	6021      	streq	r1, [r4, #0]
 800aa08:	6054      	str	r4, [r2, #4]
 800aa0a:	e7ca      	b.n	800a9a2 <_free_r+0x22>
 800aa0c:	bd38      	pop	{r3, r4, r5, pc}
 800aa0e:	bf00      	nop
 800aa10:	20009678 	.word	0x20009678

0800aa14 <sbrk_aligned>:
 800aa14:	b570      	push	{r4, r5, r6, lr}
 800aa16:	4e0f      	ldr	r6, [pc, #60]	@ (800aa54 <sbrk_aligned+0x40>)
 800aa18:	460c      	mov	r4, r1
 800aa1a:	6831      	ldr	r1, [r6, #0]
 800aa1c:	4605      	mov	r5, r0
 800aa1e:	b911      	cbnz	r1, 800aa26 <sbrk_aligned+0x12>
 800aa20:	f000 fba6 	bl	800b170 <_sbrk_r>
 800aa24:	6030      	str	r0, [r6, #0]
 800aa26:	4621      	mov	r1, r4
 800aa28:	4628      	mov	r0, r5
 800aa2a:	f000 fba1 	bl	800b170 <_sbrk_r>
 800aa2e:	1c43      	adds	r3, r0, #1
 800aa30:	d103      	bne.n	800aa3a <sbrk_aligned+0x26>
 800aa32:	f04f 34ff 	mov.w	r4, #4294967295
 800aa36:	4620      	mov	r0, r4
 800aa38:	bd70      	pop	{r4, r5, r6, pc}
 800aa3a:	1cc4      	adds	r4, r0, #3
 800aa3c:	f024 0403 	bic.w	r4, r4, #3
 800aa40:	42a0      	cmp	r0, r4
 800aa42:	d0f8      	beq.n	800aa36 <sbrk_aligned+0x22>
 800aa44:	1a21      	subs	r1, r4, r0
 800aa46:	4628      	mov	r0, r5
 800aa48:	f000 fb92 	bl	800b170 <_sbrk_r>
 800aa4c:	3001      	adds	r0, #1
 800aa4e:	d1f2      	bne.n	800aa36 <sbrk_aligned+0x22>
 800aa50:	e7ef      	b.n	800aa32 <sbrk_aligned+0x1e>
 800aa52:	bf00      	nop
 800aa54:	20009674 	.word	0x20009674

0800aa58 <_malloc_r>:
 800aa58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa5c:	1ccd      	adds	r5, r1, #3
 800aa5e:	f025 0503 	bic.w	r5, r5, #3
 800aa62:	3508      	adds	r5, #8
 800aa64:	2d0c      	cmp	r5, #12
 800aa66:	bf38      	it	cc
 800aa68:	250c      	movcc	r5, #12
 800aa6a:	2d00      	cmp	r5, #0
 800aa6c:	4606      	mov	r6, r0
 800aa6e:	db01      	blt.n	800aa74 <_malloc_r+0x1c>
 800aa70:	42a9      	cmp	r1, r5
 800aa72:	d904      	bls.n	800aa7e <_malloc_r+0x26>
 800aa74:	230c      	movs	r3, #12
 800aa76:	6033      	str	r3, [r6, #0]
 800aa78:	2000      	movs	r0, #0
 800aa7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ab54 <_malloc_r+0xfc>
 800aa82:	f000 f869 	bl	800ab58 <__malloc_lock>
 800aa86:	f8d8 3000 	ldr.w	r3, [r8]
 800aa8a:	461c      	mov	r4, r3
 800aa8c:	bb44      	cbnz	r4, 800aae0 <_malloc_r+0x88>
 800aa8e:	4629      	mov	r1, r5
 800aa90:	4630      	mov	r0, r6
 800aa92:	f7ff ffbf 	bl	800aa14 <sbrk_aligned>
 800aa96:	1c43      	adds	r3, r0, #1
 800aa98:	4604      	mov	r4, r0
 800aa9a:	d158      	bne.n	800ab4e <_malloc_r+0xf6>
 800aa9c:	f8d8 4000 	ldr.w	r4, [r8]
 800aaa0:	4627      	mov	r7, r4
 800aaa2:	2f00      	cmp	r7, #0
 800aaa4:	d143      	bne.n	800ab2e <_malloc_r+0xd6>
 800aaa6:	2c00      	cmp	r4, #0
 800aaa8:	d04b      	beq.n	800ab42 <_malloc_r+0xea>
 800aaaa:	6823      	ldr	r3, [r4, #0]
 800aaac:	4639      	mov	r1, r7
 800aaae:	4630      	mov	r0, r6
 800aab0:	eb04 0903 	add.w	r9, r4, r3
 800aab4:	f000 fb5c 	bl	800b170 <_sbrk_r>
 800aab8:	4581      	cmp	r9, r0
 800aaba:	d142      	bne.n	800ab42 <_malloc_r+0xea>
 800aabc:	6821      	ldr	r1, [r4, #0]
 800aabe:	1a6d      	subs	r5, r5, r1
 800aac0:	4629      	mov	r1, r5
 800aac2:	4630      	mov	r0, r6
 800aac4:	f7ff ffa6 	bl	800aa14 <sbrk_aligned>
 800aac8:	3001      	adds	r0, #1
 800aaca:	d03a      	beq.n	800ab42 <_malloc_r+0xea>
 800aacc:	6823      	ldr	r3, [r4, #0]
 800aace:	442b      	add	r3, r5
 800aad0:	6023      	str	r3, [r4, #0]
 800aad2:	f8d8 3000 	ldr.w	r3, [r8]
 800aad6:	685a      	ldr	r2, [r3, #4]
 800aad8:	bb62      	cbnz	r2, 800ab34 <_malloc_r+0xdc>
 800aada:	f8c8 7000 	str.w	r7, [r8]
 800aade:	e00f      	b.n	800ab00 <_malloc_r+0xa8>
 800aae0:	6822      	ldr	r2, [r4, #0]
 800aae2:	1b52      	subs	r2, r2, r5
 800aae4:	d420      	bmi.n	800ab28 <_malloc_r+0xd0>
 800aae6:	2a0b      	cmp	r2, #11
 800aae8:	d917      	bls.n	800ab1a <_malloc_r+0xc2>
 800aaea:	1961      	adds	r1, r4, r5
 800aaec:	42a3      	cmp	r3, r4
 800aaee:	6025      	str	r5, [r4, #0]
 800aaf0:	bf18      	it	ne
 800aaf2:	6059      	strne	r1, [r3, #4]
 800aaf4:	6863      	ldr	r3, [r4, #4]
 800aaf6:	bf08      	it	eq
 800aaf8:	f8c8 1000 	streq.w	r1, [r8]
 800aafc:	5162      	str	r2, [r4, r5]
 800aafe:	604b      	str	r3, [r1, #4]
 800ab00:	4630      	mov	r0, r6
 800ab02:	f000 f82f 	bl	800ab64 <__malloc_unlock>
 800ab06:	f104 000b 	add.w	r0, r4, #11
 800ab0a:	1d23      	adds	r3, r4, #4
 800ab0c:	f020 0007 	bic.w	r0, r0, #7
 800ab10:	1ac2      	subs	r2, r0, r3
 800ab12:	bf1c      	itt	ne
 800ab14:	1a1b      	subne	r3, r3, r0
 800ab16:	50a3      	strne	r3, [r4, r2]
 800ab18:	e7af      	b.n	800aa7a <_malloc_r+0x22>
 800ab1a:	6862      	ldr	r2, [r4, #4]
 800ab1c:	42a3      	cmp	r3, r4
 800ab1e:	bf0c      	ite	eq
 800ab20:	f8c8 2000 	streq.w	r2, [r8]
 800ab24:	605a      	strne	r2, [r3, #4]
 800ab26:	e7eb      	b.n	800ab00 <_malloc_r+0xa8>
 800ab28:	4623      	mov	r3, r4
 800ab2a:	6864      	ldr	r4, [r4, #4]
 800ab2c:	e7ae      	b.n	800aa8c <_malloc_r+0x34>
 800ab2e:	463c      	mov	r4, r7
 800ab30:	687f      	ldr	r7, [r7, #4]
 800ab32:	e7b6      	b.n	800aaa2 <_malloc_r+0x4a>
 800ab34:	461a      	mov	r2, r3
 800ab36:	685b      	ldr	r3, [r3, #4]
 800ab38:	42a3      	cmp	r3, r4
 800ab3a:	d1fb      	bne.n	800ab34 <_malloc_r+0xdc>
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	6053      	str	r3, [r2, #4]
 800ab40:	e7de      	b.n	800ab00 <_malloc_r+0xa8>
 800ab42:	230c      	movs	r3, #12
 800ab44:	6033      	str	r3, [r6, #0]
 800ab46:	4630      	mov	r0, r6
 800ab48:	f000 f80c 	bl	800ab64 <__malloc_unlock>
 800ab4c:	e794      	b.n	800aa78 <_malloc_r+0x20>
 800ab4e:	6005      	str	r5, [r0, #0]
 800ab50:	e7d6      	b.n	800ab00 <_malloc_r+0xa8>
 800ab52:	bf00      	nop
 800ab54:	20009678 	.word	0x20009678

0800ab58 <__malloc_lock>:
 800ab58:	4801      	ldr	r0, [pc, #4]	@ (800ab60 <__malloc_lock+0x8>)
 800ab5a:	f7ff bf0f 	b.w	800a97c <__retarget_lock_acquire_recursive>
 800ab5e:	bf00      	nop
 800ab60:	20009670 	.word	0x20009670

0800ab64 <__malloc_unlock>:
 800ab64:	4801      	ldr	r0, [pc, #4]	@ (800ab6c <__malloc_unlock+0x8>)
 800ab66:	f7ff bf0a 	b.w	800a97e <__retarget_lock_release_recursive>
 800ab6a:	bf00      	nop
 800ab6c:	20009670 	.word	0x20009670

0800ab70 <__ssputs_r>:
 800ab70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab74:	688e      	ldr	r6, [r1, #8]
 800ab76:	461f      	mov	r7, r3
 800ab78:	42be      	cmp	r6, r7
 800ab7a:	680b      	ldr	r3, [r1, #0]
 800ab7c:	4682      	mov	sl, r0
 800ab7e:	460c      	mov	r4, r1
 800ab80:	4690      	mov	r8, r2
 800ab82:	d82d      	bhi.n	800abe0 <__ssputs_r+0x70>
 800ab84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ab88:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ab8c:	d026      	beq.n	800abdc <__ssputs_r+0x6c>
 800ab8e:	6965      	ldr	r5, [r4, #20]
 800ab90:	6909      	ldr	r1, [r1, #16]
 800ab92:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ab96:	eba3 0901 	sub.w	r9, r3, r1
 800ab9a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ab9e:	1c7b      	adds	r3, r7, #1
 800aba0:	444b      	add	r3, r9
 800aba2:	106d      	asrs	r5, r5, #1
 800aba4:	429d      	cmp	r5, r3
 800aba6:	bf38      	it	cc
 800aba8:	461d      	movcc	r5, r3
 800abaa:	0553      	lsls	r3, r2, #21
 800abac:	d527      	bpl.n	800abfe <__ssputs_r+0x8e>
 800abae:	4629      	mov	r1, r5
 800abb0:	f7ff ff52 	bl	800aa58 <_malloc_r>
 800abb4:	4606      	mov	r6, r0
 800abb6:	b360      	cbz	r0, 800ac12 <__ssputs_r+0xa2>
 800abb8:	6921      	ldr	r1, [r4, #16]
 800abba:	464a      	mov	r2, r9
 800abbc:	f000 fae8 	bl	800b190 <memcpy>
 800abc0:	89a3      	ldrh	r3, [r4, #12]
 800abc2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800abc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800abca:	81a3      	strh	r3, [r4, #12]
 800abcc:	6126      	str	r6, [r4, #16]
 800abce:	6165      	str	r5, [r4, #20]
 800abd0:	444e      	add	r6, r9
 800abd2:	eba5 0509 	sub.w	r5, r5, r9
 800abd6:	6026      	str	r6, [r4, #0]
 800abd8:	60a5      	str	r5, [r4, #8]
 800abda:	463e      	mov	r6, r7
 800abdc:	42be      	cmp	r6, r7
 800abde:	d900      	bls.n	800abe2 <__ssputs_r+0x72>
 800abe0:	463e      	mov	r6, r7
 800abe2:	6820      	ldr	r0, [r4, #0]
 800abe4:	4632      	mov	r2, r6
 800abe6:	4641      	mov	r1, r8
 800abe8:	f000 faa8 	bl	800b13c <memmove>
 800abec:	68a3      	ldr	r3, [r4, #8]
 800abee:	1b9b      	subs	r3, r3, r6
 800abf0:	60a3      	str	r3, [r4, #8]
 800abf2:	6823      	ldr	r3, [r4, #0]
 800abf4:	4433      	add	r3, r6
 800abf6:	6023      	str	r3, [r4, #0]
 800abf8:	2000      	movs	r0, #0
 800abfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abfe:	462a      	mov	r2, r5
 800ac00:	f000 fad4 	bl	800b1ac <_realloc_r>
 800ac04:	4606      	mov	r6, r0
 800ac06:	2800      	cmp	r0, #0
 800ac08:	d1e0      	bne.n	800abcc <__ssputs_r+0x5c>
 800ac0a:	6921      	ldr	r1, [r4, #16]
 800ac0c:	4650      	mov	r0, sl
 800ac0e:	f7ff feb7 	bl	800a980 <_free_r>
 800ac12:	230c      	movs	r3, #12
 800ac14:	f8ca 3000 	str.w	r3, [sl]
 800ac18:	89a3      	ldrh	r3, [r4, #12]
 800ac1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac1e:	81a3      	strh	r3, [r4, #12]
 800ac20:	f04f 30ff 	mov.w	r0, #4294967295
 800ac24:	e7e9      	b.n	800abfa <__ssputs_r+0x8a>
	...

0800ac28 <_svfiprintf_r>:
 800ac28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac2c:	4698      	mov	r8, r3
 800ac2e:	898b      	ldrh	r3, [r1, #12]
 800ac30:	061b      	lsls	r3, r3, #24
 800ac32:	b09d      	sub	sp, #116	@ 0x74
 800ac34:	4607      	mov	r7, r0
 800ac36:	460d      	mov	r5, r1
 800ac38:	4614      	mov	r4, r2
 800ac3a:	d510      	bpl.n	800ac5e <_svfiprintf_r+0x36>
 800ac3c:	690b      	ldr	r3, [r1, #16]
 800ac3e:	b973      	cbnz	r3, 800ac5e <_svfiprintf_r+0x36>
 800ac40:	2140      	movs	r1, #64	@ 0x40
 800ac42:	f7ff ff09 	bl	800aa58 <_malloc_r>
 800ac46:	6028      	str	r0, [r5, #0]
 800ac48:	6128      	str	r0, [r5, #16]
 800ac4a:	b930      	cbnz	r0, 800ac5a <_svfiprintf_r+0x32>
 800ac4c:	230c      	movs	r3, #12
 800ac4e:	603b      	str	r3, [r7, #0]
 800ac50:	f04f 30ff 	mov.w	r0, #4294967295
 800ac54:	b01d      	add	sp, #116	@ 0x74
 800ac56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac5a:	2340      	movs	r3, #64	@ 0x40
 800ac5c:	616b      	str	r3, [r5, #20]
 800ac5e:	2300      	movs	r3, #0
 800ac60:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac62:	2320      	movs	r3, #32
 800ac64:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ac68:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac6c:	2330      	movs	r3, #48	@ 0x30
 800ac6e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ae0c <_svfiprintf_r+0x1e4>
 800ac72:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ac76:	f04f 0901 	mov.w	r9, #1
 800ac7a:	4623      	mov	r3, r4
 800ac7c:	469a      	mov	sl, r3
 800ac7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac82:	b10a      	cbz	r2, 800ac88 <_svfiprintf_r+0x60>
 800ac84:	2a25      	cmp	r2, #37	@ 0x25
 800ac86:	d1f9      	bne.n	800ac7c <_svfiprintf_r+0x54>
 800ac88:	ebba 0b04 	subs.w	fp, sl, r4
 800ac8c:	d00b      	beq.n	800aca6 <_svfiprintf_r+0x7e>
 800ac8e:	465b      	mov	r3, fp
 800ac90:	4622      	mov	r2, r4
 800ac92:	4629      	mov	r1, r5
 800ac94:	4638      	mov	r0, r7
 800ac96:	f7ff ff6b 	bl	800ab70 <__ssputs_r>
 800ac9a:	3001      	adds	r0, #1
 800ac9c:	f000 80a7 	beq.w	800adee <_svfiprintf_r+0x1c6>
 800aca0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aca2:	445a      	add	r2, fp
 800aca4:	9209      	str	r2, [sp, #36]	@ 0x24
 800aca6:	f89a 3000 	ldrb.w	r3, [sl]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	f000 809f 	beq.w	800adee <_svfiprintf_r+0x1c6>
 800acb0:	2300      	movs	r3, #0
 800acb2:	f04f 32ff 	mov.w	r2, #4294967295
 800acb6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800acba:	f10a 0a01 	add.w	sl, sl, #1
 800acbe:	9304      	str	r3, [sp, #16]
 800acc0:	9307      	str	r3, [sp, #28]
 800acc2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800acc6:	931a      	str	r3, [sp, #104]	@ 0x68
 800acc8:	4654      	mov	r4, sl
 800acca:	2205      	movs	r2, #5
 800accc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acd0:	484e      	ldr	r0, [pc, #312]	@ (800ae0c <_svfiprintf_r+0x1e4>)
 800acd2:	f7f5 fae5 	bl	80002a0 <memchr>
 800acd6:	9a04      	ldr	r2, [sp, #16]
 800acd8:	b9d8      	cbnz	r0, 800ad12 <_svfiprintf_r+0xea>
 800acda:	06d0      	lsls	r0, r2, #27
 800acdc:	bf44      	itt	mi
 800acde:	2320      	movmi	r3, #32
 800ace0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ace4:	0711      	lsls	r1, r2, #28
 800ace6:	bf44      	itt	mi
 800ace8:	232b      	movmi	r3, #43	@ 0x2b
 800acea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800acee:	f89a 3000 	ldrb.w	r3, [sl]
 800acf2:	2b2a      	cmp	r3, #42	@ 0x2a
 800acf4:	d015      	beq.n	800ad22 <_svfiprintf_r+0xfa>
 800acf6:	9a07      	ldr	r2, [sp, #28]
 800acf8:	4654      	mov	r4, sl
 800acfa:	2000      	movs	r0, #0
 800acfc:	f04f 0c0a 	mov.w	ip, #10
 800ad00:	4621      	mov	r1, r4
 800ad02:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad06:	3b30      	subs	r3, #48	@ 0x30
 800ad08:	2b09      	cmp	r3, #9
 800ad0a:	d94b      	bls.n	800ada4 <_svfiprintf_r+0x17c>
 800ad0c:	b1b0      	cbz	r0, 800ad3c <_svfiprintf_r+0x114>
 800ad0e:	9207      	str	r2, [sp, #28]
 800ad10:	e014      	b.n	800ad3c <_svfiprintf_r+0x114>
 800ad12:	eba0 0308 	sub.w	r3, r0, r8
 800ad16:	fa09 f303 	lsl.w	r3, r9, r3
 800ad1a:	4313      	orrs	r3, r2
 800ad1c:	9304      	str	r3, [sp, #16]
 800ad1e:	46a2      	mov	sl, r4
 800ad20:	e7d2      	b.n	800acc8 <_svfiprintf_r+0xa0>
 800ad22:	9b03      	ldr	r3, [sp, #12]
 800ad24:	1d19      	adds	r1, r3, #4
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	9103      	str	r1, [sp, #12]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	bfbb      	ittet	lt
 800ad2e:	425b      	neglt	r3, r3
 800ad30:	f042 0202 	orrlt.w	r2, r2, #2
 800ad34:	9307      	strge	r3, [sp, #28]
 800ad36:	9307      	strlt	r3, [sp, #28]
 800ad38:	bfb8      	it	lt
 800ad3a:	9204      	strlt	r2, [sp, #16]
 800ad3c:	7823      	ldrb	r3, [r4, #0]
 800ad3e:	2b2e      	cmp	r3, #46	@ 0x2e
 800ad40:	d10a      	bne.n	800ad58 <_svfiprintf_r+0x130>
 800ad42:	7863      	ldrb	r3, [r4, #1]
 800ad44:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad46:	d132      	bne.n	800adae <_svfiprintf_r+0x186>
 800ad48:	9b03      	ldr	r3, [sp, #12]
 800ad4a:	1d1a      	adds	r2, r3, #4
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	9203      	str	r2, [sp, #12]
 800ad50:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ad54:	3402      	adds	r4, #2
 800ad56:	9305      	str	r3, [sp, #20]
 800ad58:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ae1c <_svfiprintf_r+0x1f4>
 800ad5c:	7821      	ldrb	r1, [r4, #0]
 800ad5e:	2203      	movs	r2, #3
 800ad60:	4650      	mov	r0, sl
 800ad62:	f7f5 fa9d 	bl	80002a0 <memchr>
 800ad66:	b138      	cbz	r0, 800ad78 <_svfiprintf_r+0x150>
 800ad68:	9b04      	ldr	r3, [sp, #16]
 800ad6a:	eba0 000a 	sub.w	r0, r0, sl
 800ad6e:	2240      	movs	r2, #64	@ 0x40
 800ad70:	4082      	lsls	r2, r0
 800ad72:	4313      	orrs	r3, r2
 800ad74:	3401      	adds	r4, #1
 800ad76:	9304      	str	r3, [sp, #16]
 800ad78:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad7c:	4824      	ldr	r0, [pc, #144]	@ (800ae10 <_svfiprintf_r+0x1e8>)
 800ad7e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ad82:	2206      	movs	r2, #6
 800ad84:	f7f5 fa8c 	bl	80002a0 <memchr>
 800ad88:	2800      	cmp	r0, #0
 800ad8a:	d036      	beq.n	800adfa <_svfiprintf_r+0x1d2>
 800ad8c:	4b21      	ldr	r3, [pc, #132]	@ (800ae14 <_svfiprintf_r+0x1ec>)
 800ad8e:	bb1b      	cbnz	r3, 800add8 <_svfiprintf_r+0x1b0>
 800ad90:	9b03      	ldr	r3, [sp, #12]
 800ad92:	3307      	adds	r3, #7
 800ad94:	f023 0307 	bic.w	r3, r3, #7
 800ad98:	3308      	adds	r3, #8
 800ad9a:	9303      	str	r3, [sp, #12]
 800ad9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad9e:	4433      	add	r3, r6
 800ada0:	9309      	str	r3, [sp, #36]	@ 0x24
 800ada2:	e76a      	b.n	800ac7a <_svfiprintf_r+0x52>
 800ada4:	fb0c 3202 	mla	r2, ip, r2, r3
 800ada8:	460c      	mov	r4, r1
 800adaa:	2001      	movs	r0, #1
 800adac:	e7a8      	b.n	800ad00 <_svfiprintf_r+0xd8>
 800adae:	2300      	movs	r3, #0
 800adb0:	3401      	adds	r4, #1
 800adb2:	9305      	str	r3, [sp, #20]
 800adb4:	4619      	mov	r1, r3
 800adb6:	f04f 0c0a 	mov.w	ip, #10
 800adba:	4620      	mov	r0, r4
 800adbc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800adc0:	3a30      	subs	r2, #48	@ 0x30
 800adc2:	2a09      	cmp	r2, #9
 800adc4:	d903      	bls.n	800adce <_svfiprintf_r+0x1a6>
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d0c6      	beq.n	800ad58 <_svfiprintf_r+0x130>
 800adca:	9105      	str	r1, [sp, #20]
 800adcc:	e7c4      	b.n	800ad58 <_svfiprintf_r+0x130>
 800adce:	fb0c 2101 	mla	r1, ip, r1, r2
 800add2:	4604      	mov	r4, r0
 800add4:	2301      	movs	r3, #1
 800add6:	e7f0      	b.n	800adba <_svfiprintf_r+0x192>
 800add8:	ab03      	add	r3, sp, #12
 800adda:	9300      	str	r3, [sp, #0]
 800addc:	462a      	mov	r2, r5
 800adde:	4b0e      	ldr	r3, [pc, #56]	@ (800ae18 <_svfiprintf_r+0x1f0>)
 800ade0:	a904      	add	r1, sp, #16
 800ade2:	4638      	mov	r0, r7
 800ade4:	f3af 8000 	nop.w
 800ade8:	1c42      	adds	r2, r0, #1
 800adea:	4606      	mov	r6, r0
 800adec:	d1d6      	bne.n	800ad9c <_svfiprintf_r+0x174>
 800adee:	89ab      	ldrh	r3, [r5, #12]
 800adf0:	065b      	lsls	r3, r3, #25
 800adf2:	f53f af2d 	bmi.w	800ac50 <_svfiprintf_r+0x28>
 800adf6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800adf8:	e72c      	b.n	800ac54 <_svfiprintf_r+0x2c>
 800adfa:	ab03      	add	r3, sp, #12
 800adfc:	9300      	str	r3, [sp, #0]
 800adfe:	462a      	mov	r2, r5
 800ae00:	4b05      	ldr	r3, [pc, #20]	@ (800ae18 <_svfiprintf_r+0x1f0>)
 800ae02:	a904      	add	r1, sp, #16
 800ae04:	4638      	mov	r0, r7
 800ae06:	f000 f879 	bl	800aefc <_printf_i>
 800ae0a:	e7ed      	b.n	800ade8 <_svfiprintf_r+0x1c0>
 800ae0c:	0801fb40 	.word	0x0801fb40
 800ae10:	0801fb4a 	.word	0x0801fb4a
 800ae14:	00000000 	.word	0x00000000
 800ae18:	0800ab71 	.word	0x0800ab71
 800ae1c:	0801fb46 	.word	0x0801fb46

0800ae20 <_printf_common>:
 800ae20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae24:	4616      	mov	r6, r2
 800ae26:	4698      	mov	r8, r3
 800ae28:	688a      	ldr	r2, [r1, #8]
 800ae2a:	690b      	ldr	r3, [r1, #16]
 800ae2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ae30:	4293      	cmp	r3, r2
 800ae32:	bfb8      	it	lt
 800ae34:	4613      	movlt	r3, r2
 800ae36:	6033      	str	r3, [r6, #0]
 800ae38:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ae3c:	4607      	mov	r7, r0
 800ae3e:	460c      	mov	r4, r1
 800ae40:	b10a      	cbz	r2, 800ae46 <_printf_common+0x26>
 800ae42:	3301      	adds	r3, #1
 800ae44:	6033      	str	r3, [r6, #0]
 800ae46:	6823      	ldr	r3, [r4, #0]
 800ae48:	0699      	lsls	r1, r3, #26
 800ae4a:	bf42      	ittt	mi
 800ae4c:	6833      	ldrmi	r3, [r6, #0]
 800ae4e:	3302      	addmi	r3, #2
 800ae50:	6033      	strmi	r3, [r6, #0]
 800ae52:	6825      	ldr	r5, [r4, #0]
 800ae54:	f015 0506 	ands.w	r5, r5, #6
 800ae58:	d106      	bne.n	800ae68 <_printf_common+0x48>
 800ae5a:	f104 0a19 	add.w	sl, r4, #25
 800ae5e:	68e3      	ldr	r3, [r4, #12]
 800ae60:	6832      	ldr	r2, [r6, #0]
 800ae62:	1a9b      	subs	r3, r3, r2
 800ae64:	42ab      	cmp	r3, r5
 800ae66:	dc26      	bgt.n	800aeb6 <_printf_common+0x96>
 800ae68:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ae6c:	6822      	ldr	r2, [r4, #0]
 800ae6e:	3b00      	subs	r3, #0
 800ae70:	bf18      	it	ne
 800ae72:	2301      	movne	r3, #1
 800ae74:	0692      	lsls	r2, r2, #26
 800ae76:	d42b      	bmi.n	800aed0 <_printf_common+0xb0>
 800ae78:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ae7c:	4641      	mov	r1, r8
 800ae7e:	4638      	mov	r0, r7
 800ae80:	47c8      	blx	r9
 800ae82:	3001      	adds	r0, #1
 800ae84:	d01e      	beq.n	800aec4 <_printf_common+0xa4>
 800ae86:	6823      	ldr	r3, [r4, #0]
 800ae88:	6922      	ldr	r2, [r4, #16]
 800ae8a:	f003 0306 	and.w	r3, r3, #6
 800ae8e:	2b04      	cmp	r3, #4
 800ae90:	bf02      	ittt	eq
 800ae92:	68e5      	ldreq	r5, [r4, #12]
 800ae94:	6833      	ldreq	r3, [r6, #0]
 800ae96:	1aed      	subeq	r5, r5, r3
 800ae98:	68a3      	ldr	r3, [r4, #8]
 800ae9a:	bf0c      	ite	eq
 800ae9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aea0:	2500      	movne	r5, #0
 800aea2:	4293      	cmp	r3, r2
 800aea4:	bfc4      	itt	gt
 800aea6:	1a9b      	subgt	r3, r3, r2
 800aea8:	18ed      	addgt	r5, r5, r3
 800aeaa:	2600      	movs	r6, #0
 800aeac:	341a      	adds	r4, #26
 800aeae:	42b5      	cmp	r5, r6
 800aeb0:	d11a      	bne.n	800aee8 <_printf_common+0xc8>
 800aeb2:	2000      	movs	r0, #0
 800aeb4:	e008      	b.n	800aec8 <_printf_common+0xa8>
 800aeb6:	2301      	movs	r3, #1
 800aeb8:	4652      	mov	r2, sl
 800aeba:	4641      	mov	r1, r8
 800aebc:	4638      	mov	r0, r7
 800aebe:	47c8      	blx	r9
 800aec0:	3001      	adds	r0, #1
 800aec2:	d103      	bne.n	800aecc <_printf_common+0xac>
 800aec4:	f04f 30ff 	mov.w	r0, #4294967295
 800aec8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aecc:	3501      	adds	r5, #1
 800aece:	e7c6      	b.n	800ae5e <_printf_common+0x3e>
 800aed0:	18e1      	adds	r1, r4, r3
 800aed2:	1c5a      	adds	r2, r3, #1
 800aed4:	2030      	movs	r0, #48	@ 0x30
 800aed6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aeda:	4422      	add	r2, r4
 800aedc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800aee0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aee4:	3302      	adds	r3, #2
 800aee6:	e7c7      	b.n	800ae78 <_printf_common+0x58>
 800aee8:	2301      	movs	r3, #1
 800aeea:	4622      	mov	r2, r4
 800aeec:	4641      	mov	r1, r8
 800aeee:	4638      	mov	r0, r7
 800aef0:	47c8      	blx	r9
 800aef2:	3001      	adds	r0, #1
 800aef4:	d0e6      	beq.n	800aec4 <_printf_common+0xa4>
 800aef6:	3601      	adds	r6, #1
 800aef8:	e7d9      	b.n	800aeae <_printf_common+0x8e>
	...

0800aefc <_printf_i>:
 800aefc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af00:	7e0f      	ldrb	r7, [r1, #24]
 800af02:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800af04:	2f78      	cmp	r7, #120	@ 0x78
 800af06:	4691      	mov	r9, r2
 800af08:	4680      	mov	r8, r0
 800af0a:	460c      	mov	r4, r1
 800af0c:	469a      	mov	sl, r3
 800af0e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800af12:	d807      	bhi.n	800af24 <_printf_i+0x28>
 800af14:	2f62      	cmp	r7, #98	@ 0x62
 800af16:	d80a      	bhi.n	800af2e <_printf_i+0x32>
 800af18:	2f00      	cmp	r7, #0
 800af1a:	f000 80d2 	beq.w	800b0c2 <_printf_i+0x1c6>
 800af1e:	2f58      	cmp	r7, #88	@ 0x58
 800af20:	f000 80b9 	beq.w	800b096 <_printf_i+0x19a>
 800af24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800af28:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800af2c:	e03a      	b.n	800afa4 <_printf_i+0xa8>
 800af2e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800af32:	2b15      	cmp	r3, #21
 800af34:	d8f6      	bhi.n	800af24 <_printf_i+0x28>
 800af36:	a101      	add	r1, pc, #4	@ (adr r1, 800af3c <_printf_i+0x40>)
 800af38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800af3c:	0800af95 	.word	0x0800af95
 800af40:	0800afa9 	.word	0x0800afa9
 800af44:	0800af25 	.word	0x0800af25
 800af48:	0800af25 	.word	0x0800af25
 800af4c:	0800af25 	.word	0x0800af25
 800af50:	0800af25 	.word	0x0800af25
 800af54:	0800afa9 	.word	0x0800afa9
 800af58:	0800af25 	.word	0x0800af25
 800af5c:	0800af25 	.word	0x0800af25
 800af60:	0800af25 	.word	0x0800af25
 800af64:	0800af25 	.word	0x0800af25
 800af68:	0800b0a9 	.word	0x0800b0a9
 800af6c:	0800afd3 	.word	0x0800afd3
 800af70:	0800b063 	.word	0x0800b063
 800af74:	0800af25 	.word	0x0800af25
 800af78:	0800af25 	.word	0x0800af25
 800af7c:	0800b0cb 	.word	0x0800b0cb
 800af80:	0800af25 	.word	0x0800af25
 800af84:	0800afd3 	.word	0x0800afd3
 800af88:	0800af25 	.word	0x0800af25
 800af8c:	0800af25 	.word	0x0800af25
 800af90:	0800b06b 	.word	0x0800b06b
 800af94:	6833      	ldr	r3, [r6, #0]
 800af96:	1d1a      	adds	r2, r3, #4
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	6032      	str	r2, [r6, #0]
 800af9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800afa0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800afa4:	2301      	movs	r3, #1
 800afa6:	e09d      	b.n	800b0e4 <_printf_i+0x1e8>
 800afa8:	6833      	ldr	r3, [r6, #0]
 800afaa:	6820      	ldr	r0, [r4, #0]
 800afac:	1d19      	adds	r1, r3, #4
 800afae:	6031      	str	r1, [r6, #0]
 800afb0:	0606      	lsls	r6, r0, #24
 800afb2:	d501      	bpl.n	800afb8 <_printf_i+0xbc>
 800afb4:	681d      	ldr	r5, [r3, #0]
 800afb6:	e003      	b.n	800afc0 <_printf_i+0xc4>
 800afb8:	0645      	lsls	r5, r0, #25
 800afba:	d5fb      	bpl.n	800afb4 <_printf_i+0xb8>
 800afbc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800afc0:	2d00      	cmp	r5, #0
 800afc2:	da03      	bge.n	800afcc <_printf_i+0xd0>
 800afc4:	232d      	movs	r3, #45	@ 0x2d
 800afc6:	426d      	negs	r5, r5
 800afc8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afcc:	4859      	ldr	r0, [pc, #356]	@ (800b134 <_printf_i+0x238>)
 800afce:	230a      	movs	r3, #10
 800afd0:	e011      	b.n	800aff6 <_printf_i+0xfa>
 800afd2:	6821      	ldr	r1, [r4, #0]
 800afd4:	6833      	ldr	r3, [r6, #0]
 800afd6:	0608      	lsls	r0, r1, #24
 800afd8:	f853 5b04 	ldr.w	r5, [r3], #4
 800afdc:	d402      	bmi.n	800afe4 <_printf_i+0xe8>
 800afde:	0649      	lsls	r1, r1, #25
 800afe0:	bf48      	it	mi
 800afe2:	b2ad      	uxthmi	r5, r5
 800afe4:	2f6f      	cmp	r7, #111	@ 0x6f
 800afe6:	4853      	ldr	r0, [pc, #332]	@ (800b134 <_printf_i+0x238>)
 800afe8:	6033      	str	r3, [r6, #0]
 800afea:	bf14      	ite	ne
 800afec:	230a      	movne	r3, #10
 800afee:	2308      	moveq	r3, #8
 800aff0:	2100      	movs	r1, #0
 800aff2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aff6:	6866      	ldr	r6, [r4, #4]
 800aff8:	60a6      	str	r6, [r4, #8]
 800affa:	2e00      	cmp	r6, #0
 800affc:	bfa2      	ittt	ge
 800affe:	6821      	ldrge	r1, [r4, #0]
 800b000:	f021 0104 	bicge.w	r1, r1, #4
 800b004:	6021      	strge	r1, [r4, #0]
 800b006:	b90d      	cbnz	r5, 800b00c <_printf_i+0x110>
 800b008:	2e00      	cmp	r6, #0
 800b00a:	d04b      	beq.n	800b0a4 <_printf_i+0x1a8>
 800b00c:	4616      	mov	r6, r2
 800b00e:	fbb5 f1f3 	udiv	r1, r5, r3
 800b012:	fb03 5711 	mls	r7, r3, r1, r5
 800b016:	5dc7      	ldrb	r7, [r0, r7]
 800b018:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b01c:	462f      	mov	r7, r5
 800b01e:	42bb      	cmp	r3, r7
 800b020:	460d      	mov	r5, r1
 800b022:	d9f4      	bls.n	800b00e <_printf_i+0x112>
 800b024:	2b08      	cmp	r3, #8
 800b026:	d10b      	bne.n	800b040 <_printf_i+0x144>
 800b028:	6823      	ldr	r3, [r4, #0]
 800b02a:	07df      	lsls	r7, r3, #31
 800b02c:	d508      	bpl.n	800b040 <_printf_i+0x144>
 800b02e:	6923      	ldr	r3, [r4, #16]
 800b030:	6861      	ldr	r1, [r4, #4]
 800b032:	4299      	cmp	r1, r3
 800b034:	bfde      	ittt	le
 800b036:	2330      	movle	r3, #48	@ 0x30
 800b038:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b03c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b040:	1b92      	subs	r2, r2, r6
 800b042:	6122      	str	r2, [r4, #16]
 800b044:	f8cd a000 	str.w	sl, [sp]
 800b048:	464b      	mov	r3, r9
 800b04a:	aa03      	add	r2, sp, #12
 800b04c:	4621      	mov	r1, r4
 800b04e:	4640      	mov	r0, r8
 800b050:	f7ff fee6 	bl	800ae20 <_printf_common>
 800b054:	3001      	adds	r0, #1
 800b056:	d14a      	bne.n	800b0ee <_printf_i+0x1f2>
 800b058:	f04f 30ff 	mov.w	r0, #4294967295
 800b05c:	b004      	add	sp, #16
 800b05e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b062:	6823      	ldr	r3, [r4, #0]
 800b064:	f043 0320 	orr.w	r3, r3, #32
 800b068:	6023      	str	r3, [r4, #0]
 800b06a:	4833      	ldr	r0, [pc, #204]	@ (800b138 <_printf_i+0x23c>)
 800b06c:	2778      	movs	r7, #120	@ 0x78
 800b06e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b072:	6823      	ldr	r3, [r4, #0]
 800b074:	6831      	ldr	r1, [r6, #0]
 800b076:	061f      	lsls	r7, r3, #24
 800b078:	f851 5b04 	ldr.w	r5, [r1], #4
 800b07c:	d402      	bmi.n	800b084 <_printf_i+0x188>
 800b07e:	065f      	lsls	r7, r3, #25
 800b080:	bf48      	it	mi
 800b082:	b2ad      	uxthmi	r5, r5
 800b084:	6031      	str	r1, [r6, #0]
 800b086:	07d9      	lsls	r1, r3, #31
 800b088:	bf44      	itt	mi
 800b08a:	f043 0320 	orrmi.w	r3, r3, #32
 800b08e:	6023      	strmi	r3, [r4, #0]
 800b090:	b11d      	cbz	r5, 800b09a <_printf_i+0x19e>
 800b092:	2310      	movs	r3, #16
 800b094:	e7ac      	b.n	800aff0 <_printf_i+0xf4>
 800b096:	4827      	ldr	r0, [pc, #156]	@ (800b134 <_printf_i+0x238>)
 800b098:	e7e9      	b.n	800b06e <_printf_i+0x172>
 800b09a:	6823      	ldr	r3, [r4, #0]
 800b09c:	f023 0320 	bic.w	r3, r3, #32
 800b0a0:	6023      	str	r3, [r4, #0]
 800b0a2:	e7f6      	b.n	800b092 <_printf_i+0x196>
 800b0a4:	4616      	mov	r6, r2
 800b0a6:	e7bd      	b.n	800b024 <_printf_i+0x128>
 800b0a8:	6833      	ldr	r3, [r6, #0]
 800b0aa:	6825      	ldr	r5, [r4, #0]
 800b0ac:	6961      	ldr	r1, [r4, #20]
 800b0ae:	1d18      	adds	r0, r3, #4
 800b0b0:	6030      	str	r0, [r6, #0]
 800b0b2:	062e      	lsls	r6, r5, #24
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	d501      	bpl.n	800b0bc <_printf_i+0x1c0>
 800b0b8:	6019      	str	r1, [r3, #0]
 800b0ba:	e002      	b.n	800b0c2 <_printf_i+0x1c6>
 800b0bc:	0668      	lsls	r0, r5, #25
 800b0be:	d5fb      	bpl.n	800b0b8 <_printf_i+0x1bc>
 800b0c0:	8019      	strh	r1, [r3, #0]
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	6123      	str	r3, [r4, #16]
 800b0c6:	4616      	mov	r6, r2
 800b0c8:	e7bc      	b.n	800b044 <_printf_i+0x148>
 800b0ca:	6833      	ldr	r3, [r6, #0]
 800b0cc:	1d1a      	adds	r2, r3, #4
 800b0ce:	6032      	str	r2, [r6, #0]
 800b0d0:	681e      	ldr	r6, [r3, #0]
 800b0d2:	6862      	ldr	r2, [r4, #4]
 800b0d4:	2100      	movs	r1, #0
 800b0d6:	4630      	mov	r0, r6
 800b0d8:	f7f5 f8e2 	bl	80002a0 <memchr>
 800b0dc:	b108      	cbz	r0, 800b0e2 <_printf_i+0x1e6>
 800b0de:	1b80      	subs	r0, r0, r6
 800b0e0:	6060      	str	r0, [r4, #4]
 800b0e2:	6863      	ldr	r3, [r4, #4]
 800b0e4:	6123      	str	r3, [r4, #16]
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b0ec:	e7aa      	b.n	800b044 <_printf_i+0x148>
 800b0ee:	6923      	ldr	r3, [r4, #16]
 800b0f0:	4632      	mov	r2, r6
 800b0f2:	4649      	mov	r1, r9
 800b0f4:	4640      	mov	r0, r8
 800b0f6:	47d0      	blx	sl
 800b0f8:	3001      	adds	r0, #1
 800b0fa:	d0ad      	beq.n	800b058 <_printf_i+0x15c>
 800b0fc:	6823      	ldr	r3, [r4, #0]
 800b0fe:	079b      	lsls	r3, r3, #30
 800b100:	d413      	bmi.n	800b12a <_printf_i+0x22e>
 800b102:	68e0      	ldr	r0, [r4, #12]
 800b104:	9b03      	ldr	r3, [sp, #12]
 800b106:	4298      	cmp	r0, r3
 800b108:	bfb8      	it	lt
 800b10a:	4618      	movlt	r0, r3
 800b10c:	e7a6      	b.n	800b05c <_printf_i+0x160>
 800b10e:	2301      	movs	r3, #1
 800b110:	4632      	mov	r2, r6
 800b112:	4649      	mov	r1, r9
 800b114:	4640      	mov	r0, r8
 800b116:	47d0      	blx	sl
 800b118:	3001      	adds	r0, #1
 800b11a:	d09d      	beq.n	800b058 <_printf_i+0x15c>
 800b11c:	3501      	adds	r5, #1
 800b11e:	68e3      	ldr	r3, [r4, #12]
 800b120:	9903      	ldr	r1, [sp, #12]
 800b122:	1a5b      	subs	r3, r3, r1
 800b124:	42ab      	cmp	r3, r5
 800b126:	dcf2      	bgt.n	800b10e <_printf_i+0x212>
 800b128:	e7eb      	b.n	800b102 <_printf_i+0x206>
 800b12a:	2500      	movs	r5, #0
 800b12c:	f104 0619 	add.w	r6, r4, #25
 800b130:	e7f5      	b.n	800b11e <_printf_i+0x222>
 800b132:	bf00      	nop
 800b134:	0801fb51 	.word	0x0801fb51
 800b138:	0801fb62 	.word	0x0801fb62

0800b13c <memmove>:
 800b13c:	4288      	cmp	r0, r1
 800b13e:	b510      	push	{r4, lr}
 800b140:	eb01 0402 	add.w	r4, r1, r2
 800b144:	d902      	bls.n	800b14c <memmove+0x10>
 800b146:	4284      	cmp	r4, r0
 800b148:	4623      	mov	r3, r4
 800b14a:	d807      	bhi.n	800b15c <memmove+0x20>
 800b14c:	1e43      	subs	r3, r0, #1
 800b14e:	42a1      	cmp	r1, r4
 800b150:	d008      	beq.n	800b164 <memmove+0x28>
 800b152:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b156:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b15a:	e7f8      	b.n	800b14e <memmove+0x12>
 800b15c:	4402      	add	r2, r0
 800b15e:	4601      	mov	r1, r0
 800b160:	428a      	cmp	r2, r1
 800b162:	d100      	bne.n	800b166 <memmove+0x2a>
 800b164:	bd10      	pop	{r4, pc}
 800b166:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b16a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b16e:	e7f7      	b.n	800b160 <memmove+0x24>

0800b170 <_sbrk_r>:
 800b170:	b538      	push	{r3, r4, r5, lr}
 800b172:	4d06      	ldr	r5, [pc, #24]	@ (800b18c <_sbrk_r+0x1c>)
 800b174:	2300      	movs	r3, #0
 800b176:	4604      	mov	r4, r0
 800b178:	4608      	mov	r0, r1
 800b17a:	602b      	str	r3, [r5, #0]
 800b17c:	f7f7 fc84 	bl	8002a88 <_sbrk>
 800b180:	1c43      	adds	r3, r0, #1
 800b182:	d102      	bne.n	800b18a <_sbrk_r+0x1a>
 800b184:	682b      	ldr	r3, [r5, #0]
 800b186:	b103      	cbz	r3, 800b18a <_sbrk_r+0x1a>
 800b188:	6023      	str	r3, [r4, #0]
 800b18a:	bd38      	pop	{r3, r4, r5, pc}
 800b18c:	2000966c 	.word	0x2000966c

0800b190 <memcpy>:
 800b190:	440a      	add	r2, r1
 800b192:	4291      	cmp	r1, r2
 800b194:	f100 33ff 	add.w	r3, r0, #4294967295
 800b198:	d100      	bne.n	800b19c <memcpy+0xc>
 800b19a:	4770      	bx	lr
 800b19c:	b510      	push	{r4, lr}
 800b19e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b1a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b1a6:	4291      	cmp	r1, r2
 800b1a8:	d1f9      	bne.n	800b19e <memcpy+0xe>
 800b1aa:	bd10      	pop	{r4, pc}

0800b1ac <_realloc_r>:
 800b1ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1b0:	4680      	mov	r8, r0
 800b1b2:	4615      	mov	r5, r2
 800b1b4:	460c      	mov	r4, r1
 800b1b6:	b921      	cbnz	r1, 800b1c2 <_realloc_r+0x16>
 800b1b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b1bc:	4611      	mov	r1, r2
 800b1be:	f7ff bc4b 	b.w	800aa58 <_malloc_r>
 800b1c2:	b92a      	cbnz	r2, 800b1d0 <_realloc_r+0x24>
 800b1c4:	f7ff fbdc 	bl	800a980 <_free_r>
 800b1c8:	2400      	movs	r4, #0
 800b1ca:	4620      	mov	r0, r4
 800b1cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1d0:	f000 f81a 	bl	800b208 <_malloc_usable_size_r>
 800b1d4:	4285      	cmp	r5, r0
 800b1d6:	4606      	mov	r6, r0
 800b1d8:	d802      	bhi.n	800b1e0 <_realloc_r+0x34>
 800b1da:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b1de:	d8f4      	bhi.n	800b1ca <_realloc_r+0x1e>
 800b1e0:	4629      	mov	r1, r5
 800b1e2:	4640      	mov	r0, r8
 800b1e4:	f7ff fc38 	bl	800aa58 <_malloc_r>
 800b1e8:	4607      	mov	r7, r0
 800b1ea:	2800      	cmp	r0, #0
 800b1ec:	d0ec      	beq.n	800b1c8 <_realloc_r+0x1c>
 800b1ee:	42b5      	cmp	r5, r6
 800b1f0:	462a      	mov	r2, r5
 800b1f2:	4621      	mov	r1, r4
 800b1f4:	bf28      	it	cs
 800b1f6:	4632      	movcs	r2, r6
 800b1f8:	f7ff ffca 	bl	800b190 <memcpy>
 800b1fc:	4621      	mov	r1, r4
 800b1fe:	4640      	mov	r0, r8
 800b200:	f7ff fbbe 	bl	800a980 <_free_r>
 800b204:	463c      	mov	r4, r7
 800b206:	e7e0      	b.n	800b1ca <_realloc_r+0x1e>

0800b208 <_malloc_usable_size_r>:
 800b208:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b20c:	1f18      	subs	r0, r3, #4
 800b20e:	2b00      	cmp	r3, #0
 800b210:	bfbc      	itt	lt
 800b212:	580b      	ldrlt	r3, [r1, r0]
 800b214:	18c0      	addlt	r0, r0, r3
 800b216:	4770      	bx	lr

0800b218 <cos>:
 800b218:	b530      	push	{r4, r5, lr}
 800b21a:	4d20      	ldr	r5, [pc, #128]	@ (800b29c <cos+0x84>)
 800b21c:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 800b220:	42ac      	cmp	r4, r5
 800b222:	b087      	sub	sp, #28
 800b224:	4602      	mov	r2, r0
 800b226:	460b      	mov	r3, r1
 800b228:	d806      	bhi.n	800b238 <cos+0x20>
 800b22a:	2200      	movs	r2, #0
 800b22c:	2300      	movs	r3, #0
 800b22e:	b007      	add	sp, #28
 800b230:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b234:	f000 b92c 	b.w	800b490 <__kernel_cos>
 800b238:	4d19      	ldr	r5, [pc, #100]	@ (800b2a0 <cos+0x88>)
 800b23a:	42ac      	cmp	r4, r5
 800b23c:	d903      	bls.n	800b246 <cos+0x2e>
 800b23e:	f7f5 f883 	bl	8000348 <__aeabi_dsub>
 800b242:	b007      	add	sp, #28
 800b244:	bd30      	pop	{r4, r5, pc}
 800b246:	aa02      	add	r2, sp, #8
 800b248:	f000 fa9a 	bl	800b780 <__ieee754_rem_pio2>
 800b24c:	f000 0003 	and.w	r0, r0, #3
 800b250:	2801      	cmp	r0, #1
 800b252:	d009      	beq.n	800b268 <cos+0x50>
 800b254:	2802      	cmp	r0, #2
 800b256:	d011      	beq.n	800b27c <cos+0x64>
 800b258:	b9b8      	cbnz	r0, 800b28a <cos+0x72>
 800b25a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b25e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b262:	f000 f915 	bl	800b490 <__kernel_cos>
 800b266:	e7ec      	b.n	800b242 <cos+0x2a>
 800b268:	9000      	str	r0, [sp, #0]
 800b26a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b26e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b272:	f000 f9cd 	bl	800b610 <__kernel_sin>
 800b276:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 800b27a:	e7e2      	b.n	800b242 <cos+0x2a>
 800b27c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b280:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b284:	f000 f904 	bl	800b490 <__kernel_cos>
 800b288:	e7f5      	b.n	800b276 <cos+0x5e>
 800b28a:	2301      	movs	r3, #1
 800b28c:	9300      	str	r3, [sp, #0]
 800b28e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b292:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b296:	f000 f9bb 	bl	800b610 <__kernel_sin>
 800b29a:	e7d2      	b.n	800b242 <cos+0x2a>
 800b29c:	3fe921fb 	.word	0x3fe921fb
 800b2a0:	7fefffff 	.word	0x7fefffff

0800b2a4 <fabs>:
 800b2a4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b2a8:	4619      	mov	r1, r3
 800b2aa:	4770      	bx	lr

0800b2ac <sin>:
 800b2ac:	b530      	push	{r4, r5, lr}
 800b2ae:	4d20      	ldr	r5, [pc, #128]	@ (800b330 <sin+0x84>)
 800b2b0:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 800b2b4:	42ac      	cmp	r4, r5
 800b2b6:	b087      	sub	sp, #28
 800b2b8:	4602      	mov	r2, r0
 800b2ba:	460b      	mov	r3, r1
 800b2bc:	d806      	bhi.n	800b2cc <sin+0x20>
 800b2be:	2300      	movs	r3, #0
 800b2c0:	9300      	str	r3, [sp, #0]
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	f000 f9a3 	bl	800b610 <__kernel_sin>
 800b2ca:	e004      	b.n	800b2d6 <sin+0x2a>
 800b2cc:	4d19      	ldr	r5, [pc, #100]	@ (800b334 <sin+0x88>)
 800b2ce:	42ac      	cmp	r4, r5
 800b2d0:	d903      	bls.n	800b2da <sin+0x2e>
 800b2d2:	f7f5 f839 	bl	8000348 <__aeabi_dsub>
 800b2d6:	b007      	add	sp, #28
 800b2d8:	bd30      	pop	{r4, r5, pc}
 800b2da:	aa02      	add	r2, sp, #8
 800b2dc:	f000 fa50 	bl	800b780 <__ieee754_rem_pio2>
 800b2e0:	f000 0003 	and.w	r0, r0, #3
 800b2e4:	2801      	cmp	r0, #1
 800b2e6:	d009      	beq.n	800b2fc <sin+0x50>
 800b2e8:	2802      	cmp	r0, #2
 800b2ea:	d00e      	beq.n	800b30a <sin+0x5e>
 800b2ec:	b9c0      	cbnz	r0, 800b320 <sin+0x74>
 800b2ee:	2301      	movs	r3, #1
 800b2f0:	9300      	str	r3, [sp, #0]
 800b2f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b2fa:	e7e4      	b.n	800b2c6 <sin+0x1a>
 800b2fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b300:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b304:	f000 f8c4 	bl	800b490 <__kernel_cos>
 800b308:	e7e5      	b.n	800b2d6 <sin+0x2a>
 800b30a:	2301      	movs	r3, #1
 800b30c:	9300      	str	r3, [sp, #0]
 800b30e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b312:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b316:	f000 f97b 	bl	800b610 <__kernel_sin>
 800b31a:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 800b31e:	e7da      	b.n	800b2d6 <sin+0x2a>
 800b320:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b324:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b328:	f000 f8b2 	bl	800b490 <__kernel_cos>
 800b32c:	e7f5      	b.n	800b31a <sin+0x6e>
 800b32e:	bf00      	nop
 800b330:	3fe921fb 	.word	0x3fe921fb
 800b334:	7fefffff 	.word	0x7fefffff

0800b338 <atan2f>:
 800b338:	f000 bc18 	b.w	800bb6c <__ieee754_atan2f>

0800b33c <sqrtf>:
 800b33c:	b508      	push	{r3, lr}
 800b33e:	ed2d 8b02 	vpush	{d8}
 800b342:	ee08 0a10 	vmov	s16, r0
 800b346:	f000 f81b 	bl	800b380 <__ieee754_sqrtf>
 800b34a:	eeb4 8a48 	vcmp.f32	s16, s16
 800b34e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b352:	ee07 0a90 	vmov	s15, r0
 800b356:	d60c      	bvs.n	800b372 <sqrtf+0x36>
 800b358:	eddf 8a08 	vldr	s17, [pc, #32]	@ 800b37c <sqrtf+0x40>
 800b35c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b364:	d505      	bpl.n	800b372 <sqrtf+0x36>
 800b366:	f7ff fadf 	bl	800a928 <__errno>
 800b36a:	eec8 7aa8 	vdiv.f32	s15, s17, s17
 800b36e:	2321      	movs	r3, #33	@ 0x21
 800b370:	6003      	str	r3, [r0, #0]
 800b372:	ecbd 8b02 	vpop	{d8}
 800b376:	ee17 0a90 	vmov	r0, s15
 800b37a:	bd08      	pop	{r3, pc}
 800b37c:	00000000 	.word	0x00000000

0800b380 <__ieee754_sqrtf>:
 800b380:	ee07 0a90 	vmov	s15, r0
 800b384:	eef1 7ae7 	vsqrt.f32	s15, s15
 800b388:	ee17 0a90 	vmov	r0, s15
 800b38c:	4770      	bx	lr
	...

0800b390 <floor>:
 800b390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b394:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800b398:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 800b39c:	2e13      	cmp	r6, #19
 800b39e:	4602      	mov	r2, r0
 800b3a0:	460b      	mov	r3, r1
 800b3a2:	460c      	mov	r4, r1
 800b3a4:	4605      	mov	r5, r0
 800b3a6:	4680      	mov	r8, r0
 800b3a8:	dc35      	bgt.n	800b416 <floor+0x86>
 800b3aa:	2e00      	cmp	r6, #0
 800b3ac:	da17      	bge.n	800b3de <floor+0x4e>
 800b3ae:	a334      	add	r3, pc, #208	@ (adr r3, 800b480 <floor+0xf0>)
 800b3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3b4:	f7f4 ffca 	bl	800034c <__adddf3>
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	f7f5 fc0c 	bl	8000bd8 <__aeabi_dcmpgt>
 800b3c0:	b150      	cbz	r0, 800b3d8 <floor+0x48>
 800b3c2:	2c00      	cmp	r4, #0
 800b3c4:	da57      	bge.n	800b476 <floor+0xe6>
 800b3c6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800b3ca:	432c      	orrs	r4, r5
 800b3cc:	2500      	movs	r5, #0
 800b3ce:	42ac      	cmp	r4, r5
 800b3d0:	4c2d      	ldr	r4, [pc, #180]	@ (800b488 <floor+0xf8>)
 800b3d2:	bf08      	it	eq
 800b3d4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800b3d8:	4623      	mov	r3, r4
 800b3da:	462a      	mov	r2, r5
 800b3dc:	e024      	b.n	800b428 <floor+0x98>
 800b3de:	4f2b      	ldr	r7, [pc, #172]	@ (800b48c <floor+0xfc>)
 800b3e0:	4137      	asrs	r7, r6
 800b3e2:	ea01 0c07 	and.w	ip, r1, r7
 800b3e6:	ea5c 0c00 	orrs.w	ip, ip, r0
 800b3ea:	d01d      	beq.n	800b428 <floor+0x98>
 800b3ec:	a324      	add	r3, pc, #144	@ (adr r3, 800b480 <floor+0xf0>)
 800b3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3f2:	f7f4 ffab 	bl	800034c <__adddf3>
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	f7f5 fbed 	bl	8000bd8 <__aeabi_dcmpgt>
 800b3fe:	2800      	cmp	r0, #0
 800b400:	d0ea      	beq.n	800b3d8 <floor+0x48>
 800b402:	2c00      	cmp	r4, #0
 800b404:	bfbe      	ittt	lt
 800b406:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800b40a:	4133      	asrlt	r3, r6
 800b40c:	18e4      	addlt	r4, r4, r3
 800b40e:	ea24 0407 	bic.w	r4, r4, r7
 800b412:	2500      	movs	r5, #0
 800b414:	e7e0      	b.n	800b3d8 <floor+0x48>
 800b416:	2e33      	cmp	r6, #51	@ 0x33
 800b418:	dd0a      	ble.n	800b430 <floor+0xa0>
 800b41a:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800b41e:	d103      	bne.n	800b428 <floor+0x98>
 800b420:	f7f4 ff94 	bl	800034c <__adddf3>
 800b424:	4602      	mov	r2, r0
 800b426:	460b      	mov	r3, r1
 800b428:	4610      	mov	r0, r2
 800b42a:	4619      	mov	r1, r3
 800b42c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b430:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 800b434:	f04f 3cff 	mov.w	ip, #4294967295
 800b438:	fa2c f707 	lsr.w	r7, ip, r7
 800b43c:	4207      	tst	r7, r0
 800b43e:	d0f3      	beq.n	800b428 <floor+0x98>
 800b440:	a30f      	add	r3, pc, #60	@ (adr r3, 800b480 <floor+0xf0>)
 800b442:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b446:	f7f4 ff81 	bl	800034c <__adddf3>
 800b44a:	2200      	movs	r2, #0
 800b44c:	2300      	movs	r3, #0
 800b44e:	f7f5 fbc3 	bl	8000bd8 <__aeabi_dcmpgt>
 800b452:	2800      	cmp	r0, #0
 800b454:	d0c0      	beq.n	800b3d8 <floor+0x48>
 800b456:	2c00      	cmp	r4, #0
 800b458:	da0a      	bge.n	800b470 <floor+0xe0>
 800b45a:	2e14      	cmp	r6, #20
 800b45c:	d101      	bne.n	800b462 <floor+0xd2>
 800b45e:	3401      	adds	r4, #1
 800b460:	e006      	b.n	800b470 <floor+0xe0>
 800b462:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800b466:	2301      	movs	r3, #1
 800b468:	40b3      	lsls	r3, r6
 800b46a:	441d      	add	r5, r3
 800b46c:	4545      	cmp	r5, r8
 800b46e:	d3f6      	bcc.n	800b45e <floor+0xce>
 800b470:	ea25 0507 	bic.w	r5, r5, r7
 800b474:	e7b0      	b.n	800b3d8 <floor+0x48>
 800b476:	2500      	movs	r5, #0
 800b478:	462c      	mov	r4, r5
 800b47a:	e7ad      	b.n	800b3d8 <floor+0x48>
 800b47c:	f3af 8000 	nop.w
 800b480:	8800759c 	.word	0x8800759c
 800b484:	7e37e43c 	.word	0x7e37e43c
 800b488:	bff00000 	.word	0xbff00000
 800b48c:	000fffff 	.word	0x000fffff

0800b490 <__kernel_cos>:
 800b490:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b494:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800b498:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 800b49c:	e9cd 2300 	strd	r2, r3, [sp]
 800b4a0:	4680      	mov	r8, r0
 800b4a2:	4689      	mov	r9, r1
 800b4a4:	d204      	bcs.n	800b4b0 <__kernel_cos+0x20>
 800b4a6:	f7f5 fba1 	bl	8000bec <__aeabi_d2iz>
 800b4aa:	2800      	cmp	r0, #0
 800b4ac:	f000 8086 	beq.w	800b5bc <__kernel_cos+0x12c>
 800b4b0:	4642      	mov	r2, r8
 800b4b2:	464b      	mov	r3, r9
 800b4b4:	4640      	mov	r0, r8
 800b4b6:	4649      	mov	r1, r9
 800b4b8:	f7f5 f8fe 	bl	80006b8 <__aeabi_dmul>
 800b4bc:	4b4e      	ldr	r3, [pc, #312]	@ (800b5f8 <__kernel_cos+0x168>)
 800b4be:	2200      	movs	r2, #0
 800b4c0:	4604      	mov	r4, r0
 800b4c2:	460d      	mov	r5, r1
 800b4c4:	f7f5 f8f8 	bl	80006b8 <__aeabi_dmul>
 800b4c8:	a33f      	add	r3, pc, #252	@ (adr r3, 800b5c8 <__kernel_cos+0x138>)
 800b4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ce:	4682      	mov	sl, r0
 800b4d0:	468b      	mov	fp, r1
 800b4d2:	4620      	mov	r0, r4
 800b4d4:	4629      	mov	r1, r5
 800b4d6:	f7f5 f8ef 	bl	80006b8 <__aeabi_dmul>
 800b4da:	a33d      	add	r3, pc, #244	@ (adr r3, 800b5d0 <__kernel_cos+0x140>)
 800b4dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4e0:	f7f4 ff34 	bl	800034c <__adddf3>
 800b4e4:	4622      	mov	r2, r4
 800b4e6:	462b      	mov	r3, r5
 800b4e8:	f7f5 f8e6 	bl	80006b8 <__aeabi_dmul>
 800b4ec:	a33a      	add	r3, pc, #232	@ (adr r3, 800b5d8 <__kernel_cos+0x148>)
 800b4ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4f2:	f7f4 ff29 	bl	8000348 <__aeabi_dsub>
 800b4f6:	4622      	mov	r2, r4
 800b4f8:	462b      	mov	r3, r5
 800b4fa:	f7f5 f8dd 	bl	80006b8 <__aeabi_dmul>
 800b4fe:	a338      	add	r3, pc, #224	@ (adr r3, 800b5e0 <__kernel_cos+0x150>)
 800b500:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b504:	f7f4 ff22 	bl	800034c <__adddf3>
 800b508:	4622      	mov	r2, r4
 800b50a:	462b      	mov	r3, r5
 800b50c:	f7f5 f8d4 	bl	80006b8 <__aeabi_dmul>
 800b510:	a335      	add	r3, pc, #212	@ (adr r3, 800b5e8 <__kernel_cos+0x158>)
 800b512:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b516:	f7f4 ff17 	bl	8000348 <__aeabi_dsub>
 800b51a:	4622      	mov	r2, r4
 800b51c:	462b      	mov	r3, r5
 800b51e:	f7f5 f8cb 	bl	80006b8 <__aeabi_dmul>
 800b522:	a333      	add	r3, pc, #204	@ (adr r3, 800b5f0 <__kernel_cos+0x160>)
 800b524:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b528:	f7f4 ff10 	bl	800034c <__adddf3>
 800b52c:	4622      	mov	r2, r4
 800b52e:	462b      	mov	r3, r5
 800b530:	f7f5 f8c2 	bl	80006b8 <__aeabi_dmul>
 800b534:	4622      	mov	r2, r4
 800b536:	462b      	mov	r3, r5
 800b538:	f7f5 f8be 	bl	80006b8 <__aeabi_dmul>
 800b53c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b540:	4604      	mov	r4, r0
 800b542:	460d      	mov	r5, r1
 800b544:	4640      	mov	r0, r8
 800b546:	4649      	mov	r1, r9
 800b548:	f7f5 f8b6 	bl	80006b8 <__aeabi_dmul>
 800b54c:	460b      	mov	r3, r1
 800b54e:	4602      	mov	r2, r0
 800b550:	4629      	mov	r1, r5
 800b552:	4620      	mov	r0, r4
 800b554:	f7f4 fef8 	bl	8000348 <__aeabi_dsub>
 800b558:	4b28      	ldr	r3, [pc, #160]	@ (800b5fc <__kernel_cos+0x16c>)
 800b55a:	429e      	cmp	r6, r3
 800b55c:	4680      	mov	r8, r0
 800b55e:	4689      	mov	r9, r1
 800b560:	d80e      	bhi.n	800b580 <__kernel_cos+0xf0>
 800b562:	4602      	mov	r2, r0
 800b564:	460b      	mov	r3, r1
 800b566:	4650      	mov	r0, sl
 800b568:	4659      	mov	r1, fp
 800b56a:	f7f4 feed 	bl	8000348 <__aeabi_dsub>
 800b56e:	460b      	mov	r3, r1
 800b570:	4923      	ldr	r1, [pc, #140]	@ (800b600 <__kernel_cos+0x170>)
 800b572:	4602      	mov	r2, r0
 800b574:	2000      	movs	r0, #0
 800b576:	f7f4 fee7 	bl	8000348 <__aeabi_dsub>
 800b57a:	b003      	add	sp, #12
 800b57c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b580:	4b20      	ldr	r3, [pc, #128]	@ (800b604 <__kernel_cos+0x174>)
 800b582:	491f      	ldr	r1, [pc, #124]	@ (800b600 <__kernel_cos+0x170>)
 800b584:	429e      	cmp	r6, r3
 800b586:	bf8c      	ite	hi
 800b588:	4d1f      	ldrhi	r5, [pc, #124]	@ (800b608 <__kernel_cos+0x178>)
 800b58a:	f5a6 1500 	subls.w	r5, r6, #2097152	@ 0x200000
 800b58e:	2400      	movs	r4, #0
 800b590:	4622      	mov	r2, r4
 800b592:	462b      	mov	r3, r5
 800b594:	2000      	movs	r0, #0
 800b596:	f7f4 fed7 	bl	8000348 <__aeabi_dsub>
 800b59a:	4622      	mov	r2, r4
 800b59c:	4606      	mov	r6, r0
 800b59e:	460f      	mov	r7, r1
 800b5a0:	462b      	mov	r3, r5
 800b5a2:	4650      	mov	r0, sl
 800b5a4:	4659      	mov	r1, fp
 800b5a6:	f7f4 fecf 	bl	8000348 <__aeabi_dsub>
 800b5aa:	4642      	mov	r2, r8
 800b5ac:	464b      	mov	r3, r9
 800b5ae:	f7f4 fecb 	bl	8000348 <__aeabi_dsub>
 800b5b2:	4602      	mov	r2, r0
 800b5b4:	460b      	mov	r3, r1
 800b5b6:	4630      	mov	r0, r6
 800b5b8:	4639      	mov	r1, r7
 800b5ba:	e7dc      	b.n	800b576 <__kernel_cos+0xe6>
 800b5bc:	4910      	ldr	r1, [pc, #64]	@ (800b600 <__kernel_cos+0x170>)
 800b5be:	2000      	movs	r0, #0
 800b5c0:	e7db      	b.n	800b57a <__kernel_cos+0xea>
 800b5c2:	bf00      	nop
 800b5c4:	f3af 8000 	nop.w
 800b5c8:	be8838d4 	.word	0xbe8838d4
 800b5cc:	bda8fae9 	.word	0xbda8fae9
 800b5d0:	bdb4b1c4 	.word	0xbdb4b1c4
 800b5d4:	3e21ee9e 	.word	0x3e21ee9e
 800b5d8:	809c52ad 	.word	0x809c52ad
 800b5dc:	3e927e4f 	.word	0x3e927e4f
 800b5e0:	19cb1590 	.word	0x19cb1590
 800b5e4:	3efa01a0 	.word	0x3efa01a0
 800b5e8:	16c15177 	.word	0x16c15177
 800b5ec:	3f56c16c 	.word	0x3f56c16c
 800b5f0:	5555554c 	.word	0x5555554c
 800b5f4:	3fa55555 	.word	0x3fa55555
 800b5f8:	3fe00000 	.word	0x3fe00000
 800b5fc:	3fd33332 	.word	0x3fd33332
 800b600:	3ff00000 	.word	0x3ff00000
 800b604:	3fe90000 	.word	0x3fe90000
 800b608:	3fd20000 	.word	0x3fd20000
 800b60c:	00000000 	.word	0x00000000

0800b610 <__kernel_sin>:
 800b610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b614:	461f      	mov	r7, r3
 800b616:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b61a:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800b61e:	b085      	sub	sp, #20
 800b620:	4604      	mov	r4, r0
 800b622:	460d      	mov	r5, r1
 800b624:	4616      	mov	r6, r2
 800b626:	d203      	bcs.n	800b630 <__kernel_sin+0x20>
 800b628:	f7f5 fae0 	bl	8000bec <__aeabi_d2iz>
 800b62c:	2800      	cmp	r0, #0
 800b62e:	d051      	beq.n	800b6d4 <__kernel_sin+0xc4>
 800b630:	4622      	mov	r2, r4
 800b632:	462b      	mov	r3, r5
 800b634:	4620      	mov	r0, r4
 800b636:	4629      	mov	r1, r5
 800b638:	f7f5 f83e 	bl	80006b8 <__aeabi_dmul>
 800b63c:	4682      	mov	sl, r0
 800b63e:	468b      	mov	fp, r1
 800b640:	4602      	mov	r2, r0
 800b642:	460b      	mov	r3, r1
 800b644:	4620      	mov	r0, r4
 800b646:	4629      	mov	r1, r5
 800b648:	f7f5 f836 	bl	80006b8 <__aeabi_dmul>
 800b64c:	a341      	add	r3, pc, #260	@ (adr r3, 800b754 <__kernel_sin+0x144>)
 800b64e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b652:	4680      	mov	r8, r0
 800b654:	4689      	mov	r9, r1
 800b656:	4650      	mov	r0, sl
 800b658:	4659      	mov	r1, fp
 800b65a:	f7f5 f82d 	bl	80006b8 <__aeabi_dmul>
 800b65e:	a33f      	add	r3, pc, #252	@ (adr r3, 800b75c <__kernel_sin+0x14c>)
 800b660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b664:	f7f4 fe70 	bl	8000348 <__aeabi_dsub>
 800b668:	4652      	mov	r2, sl
 800b66a:	465b      	mov	r3, fp
 800b66c:	f7f5 f824 	bl	80006b8 <__aeabi_dmul>
 800b670:	a33c      	add	r3, pc, #240	@ (adr r3, 800b764 <__kernel_sin+0x154>)
 800b672:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b676:	f7f4 fe69 	bl	800034c <__adddf3>
 800b67a:	4652      	mov	r2, sl
 800b67c:	465b      	mov	r3, fp
 800b67e:	f7f5 f81b 	bl	80006b8 <__aeabi_dmul>
 800b682:	a33a      	add	r3, pc, #232	@ (adr r3, 800b76c <__kernel_sin+0x15c>)
 800b684:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b688:	f7f4 fe5e 	bl	8000348 <__aeabi_dsub>
 800b68c:	4652      	mov	r2, sl
 800b68e:	465b      	mov	r3, fp
 800b690:	f7f5 f812 	bl	80006b8 <__aeabi_dmul>
 800b694:	a337      	add	r3, pc, #220	@ (adr r3, 800b774 <__kernel_sin+0x164>)
 800b696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b69a:	f7f4 fe57 	bl	800034c <__adddf3>
 800b69e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b6a0:	e9cd 0100 	strd	r0, r1, [sp]
 800b6a4:	b9db      	cbnz	r3, 800b6de <__kernel_sin+0xce>
 800b6a6:	4602      	mov	r2, r0
 800b6a8:	460b      	mov	r3, r1
 800b6aa:	4650      	mov	r0, sl
 800b6ac:	4659      	mov	r1, fp
 800b6ae:	f7f5 f803 	bl	80006b8 <__aeabi_dmul>
 800b6b2:	a325      	add	r3, pc, #148	@ (adr r3, 800b748 <__kernel_sin+0x138>)
 800b6b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6b8:	f7f4 fe46 	bl	8000348 <__aeabi_dsub>
 800b6bc:	4642      	mov	r2, r8
 800b6be:	464b      	mov	r3, r9
 800b6c0:	f7f4 fffa 	bl	80006b8 <__aeabi_dmul>
 800b6c4:	4602      	mov	r2, r0
 800b6c6:	460b      	mov	r3, r1
 800b6c8:	4620      	mov	r0, r4
 800b6ca:	4629      	mov	r1, r5
 800b6cc:	f7f4 fe3e 	bl	800034c <__adddf3>
 800b6d0:	4604      	mov	r4, r0
 800b6d2:	460d      	mov	r5, r1
 800b6d4:	4620      	mov	r0, r4
 800b6d6:	4629      	mov	r1, r5
 800b6d8:	b005      	add	sp, #20
 800b6da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6de:	4b1c      	ldr	r3, [pc, #112]	@ (800b750 <__kernel_sin+0x140>)
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	4630      	mov	r0, r6
 800b6e4:	4639      	mov	r1, r7
 800b6e6:	f7f4 ffe7 	bl	80006b8 <__aeabi_dmul>
 800b6ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b6ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b6f2:	4640      	mov	r0, r8
 800b6f4:	4649      	mov	r1, r9
 800b6f6:	f7f4 ffdf 	bl	80006b8 <__aeabi_dmul>
 800b6fa:	4602      	mov	r2, r0
 800b6fc:	460b      	mov	r3, r1
 800b6fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b702:	f7f4 fe21 	bl	8000348 <__aeabi_dsub>
 800b706:	4652      	mov	r2, sl
 800b708:	465b      	mov	r3, fp
 800b70a:	f7f4 ffd5 	bl	80006b8 <__aeabi_dmul>
 800b70e:	4632      	mov	r2, r6
 800b710:	463b      	mov	r3, r7
 800b712:	f7f4 fe19 	bl	8000348 <__aeabi_dsub>
 800b716:	a30c      	add	r3, pc, #48	@ (adr r3, 800b748 <__kernel_sin+0x138>)
 800b718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b71c:	4606      	mov	r6, r0
 800b71e:	460f      	mov	r7, r1
 800b720:	4640      	mov	r0, r8
 800b722:	4649      	mov	r1, r9
 800b724:	f7f4 ffc8 	bl	80006b8 <__aeabi_dmul>
 800b728:	4602      	mov	r2, r0
 800b72a:	460b      	mov	r3, r1
 800b72c:	4630      	mov	r0, r6
 800b72e:	4639      	mov	r1, r7
 800b730:	f7f4 fe0c 	bl	800034c <__adddf3>
 800b734:	4602      	mov	r2, r0
 800b736:	460b      	mov	r3, r1
 800b738:	4620      	mov	r0, r4
 800b73a:	4629      	mov	r1, r5
 800b73c:	f7f4 fe04 	bl	8000348 <__aeabi_dsub>
 800b740:	e7c6      	b.n	800b6d0 <__kernel_sin+0xc0>
 800b742:	bf00      	nop
 800b744:	f3af 8000 	nop.w
 800b748:	55555549 	.word	0x55555549
 800b74c:	3fc55555 	.word	0x3fc55555
 800b750:	3fe00000 	.word	0x3fe00000
 800b754:	5acfd57c 	.word	0x5acfd57c
 800b758:	3de5d93a 	.word	0x3de5d93a
 800b75c:	8a2b9ceb 	.word	0x8a2b9ceb
 800b760:	3e5ae5e6 	.word	0x3e5ae5e6
 800b764:	57b1fe7d 	.word	0x57b1fe7d
 800b768:	3ec71de3 	.word	0x3ec71de3
 800b76c:	19c161d5 	.word	0x19c161d5
 800b770:	3f2a01a0 	.word	0x3f2a01a0
 800b774:	1110f8a6 	.word	0x1110f8a6
 800b778:	3f811111 	.word	0x3f811111
 800b77c:	00000000 	.word	0x00000000

0800b780 <__ieee754_rem_pio2>:
 800b780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b784:	4bc4      	ldr	r3, [pc, #784]	@ (800ba98 <__ieee754_rem_pio2+0x318>)
 800b786:	b08d      	sub	sp, #52	@ 0x34
 800b788:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 800b78c:	4598      	cmp	r8, r3
 800b78e:	4606      	mov	r6, r0
 800b790:	460f      	mov	r7, r1
 800b792:	4614      	mov	r4, r2
 800b794:	9104      	str	r1, [sp, #16]
 800b796:	d807      	bhi.n	800b7a8 <__ieee754_rem_pio2+0x28>
 800b798:	e9c2 6700 	strd	r6, r7, [r2]
 800b79c:	2300      	movs	r3, #0
 800b79e:	2200      	movs	r2, #0
 800b7a0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800b7a4:	2500      	movs	r5, #0
 800b7a6:	e026      	b.n	800b7f6 <__ieee754_rem_pio2+0x76>
 800b7a8:	4bbc      	ldr	r3, [pc, #752]	@ (800ba9c <__ieee754_rem_pio2+0x31c>)
 800b7aa:	4598      	cmp	r8, r3
 800b7ac:	d876      	bhi.n	800b89c <__ieee754_rem_pio2+0x11c>
 800b7ae:	9b04      	ldr	r3, [sp, #16]
 800b7b0:	4dbb      	ldr	r5, [pc, #748]	@ (800baa0 <__ieee754_rem_pio2+0x320>)
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	a3aa      	add	r3, pc, #680	@ (adr r3, 800ba60 <__ieee754_rem_pio2+0x2e0>)
 800b7b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ba:	dd38      	ble.n	800b82e <__ieee754_rem_pio2+0xae>
 800b7bc:	f7f4 fdc4 	bl	8000348 <__aeabi_dsub>
 800b7c0:	45a8      	cmp	r8, r5
 800b7c2:	4606      	mov	r6, r0
 800b7c4:	460f      	mov	r7, r1
 800b7c6:	d01a      	beq.n	800b7fe <__ieee754_rem_pio2+0x7e>
 800b7c8:	a3a7      	add	r3, pc, #668	@ (adr r3, 800ba68 <__ieee754_rem_pio2+0x2e8>)
 800b7ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ce:	f7f4 fdbb 	bl	8000348 <__aeabi_dsub>
 800b7d2:	4602      	mov	r2, r0
 800b7d4:	460b      	mov	r3, r1
 800b7d6:	4680      	mov	r8, r0
 800b7d8:	4689      	mov	r9, r1
 800b7da:	4630      	mov	r0, r6
 800b7dc:	4639      	mov	r1, r7
 800b7de:	f7f4 fdb3 	bl	8000348 <__aeabi_dsub>
 800b7e2:	a3a1      	add	r3, pc, #644	@ (adr r3, 800ba68 <__ieee754_rem_pio2+0x2e8>)
 800b7e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7e8:	f7f4 fdae 	bl	8000348 <__aeabi_dsub>
 800b7ec:	e9c4 8900 	strd	r8, r9, [r4]
 800b7f0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b7f4:	2501      	movs	r5, #1
 800b7f6:	4628      	mov	r0, r5
 800b7f8:	b00d      	add	sp, #52	@ 0x34
 800b7fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7fe:	a39c      	add	r3, pc, #624	@ (adr r3, 800ba70 <__ieee754_rem_pio2+0x2f0>)
 800b800:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b804:	f7f4 fda0 	bl	8000348 <__aeabi_dsub>
 800b808:	a39b      	add	r3, pc, #620	@ (adr r3, 800ba78 <__ieee754_rem_pio2+0x2f8>)
 800b80a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b80e:	4606      	mov	r6, r0
 800b810:	460f      	mov	r7, r1
 800b812:	f7f4 fd99 	bl	8000348 <__aeabi_dsub>
 800b816:	4602      	mov	r2, r0
 800b818:	460b      	mov	r3, r1
 800b81a:	4680      	mov	r8, r0
 800b81c:	4689      	mov	r9, r1
 800b81e:	4630      	mov	r0, r6
 800b820:	4639      	mov	r1, r7
 800b822:	f7f4 fd91 	bl	8000348 <__aeabi_dsub>
 800b826:	a394      	add	r3, pc, #592	@ (adr r3, 800ba78 <__ieee754_rem_pio2+0x2f8>)
 800b828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b82c:	e7dc      	b.n	800b7e8 <__ieee754_rem_pio2+0x68>
 800b82e:	f7f4 fd8d 	bl	800034c <__adddf3>
 800b832:	45a8      	cmp	r8, r5
 800b834:	4606      	mov	r6, r0
 800b836:	460f      	mov	r7, r1
 800b838:	d018      	beq.n	800b86c <__ieee754_rem_pio2+0xec>
 800b83a:	a38b      	add	r3, pc, #556	@ (adr r3, 800ba68 <__ieee754_rem_pio2+0x2e8>)
 800b83c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b840:	f7f4 fd84 	bl	800034c <__adddf3>
 800b844:	4602      	mov	r2, r0
 800b846:	460b      	mov	r3, r1
 800b848:	4680      	mov	r8, r0
 800b84a:	4689      	mov	r9, r1
 800b84c:	4630      	mov	r0, r6
 800b84e:	4639      	mov	r1, r7
 800b850:	f7f4 fd7a 	bl	8000348 <__aeabi_dsub>
 800b854:	a384      	add	r3, pc, #528	@ (adr r3, 800ba68 <__ieee754_rem_pio2+0x2e8>)
 800b856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b85a:	f7f4 fd77 	bl	800034c <__adddf3>
 800b85e:	f04f 35ff 	mov.w	r5, #4294967295
 800b862:	e9c4 8900 	strd	r8, r9, [r4]
 800b866:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b86a:	e7c4      	b.n	800b7f6 <__ieee754_rem_pio2+0x76>
 800b86c:	a380      	add	r3, pc, #512	@ (adr r3, 800ba70 <__ieee754_rem_pio2+0x2f0>)
 800b86e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b872:	f7f4 fd6b 	bl	800034c <__adddf3>
 800b876:	a380      	add	r3, pc, #512	@ (adr r3, 800ba78 <__ieee754_rem_pio2+0x2f8>)
 800b878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b87c:	4606      	mov	r6, r0
 800b87e:	460f      	mov	r7, r1
 800b880:	f7f4 fd64 	bl	800034c <__adddf3>
 800b884:	4602      	mov	r2, r0
 800b886:	460b      	mov	r3, r1
 800b888:	4680      	mov	r8, r0
 800b88a:	4689      	mov	r9, r1
 800b88c:	4630      	mov	r0, r6
 800b88e:	4639      	mov	r1, r7
 800b890:	f7f4 fd5a 	bl	8000348 <__aeabi_dsub>
 800b894:	a378      	add	r3, pc, #480	@ (adr r3, 800ba78 <__ieee754_rem_pio2+0x2f8>)
 800b896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b89a:	e7de      	b.n	800b85a <__ieee754_rem_pio2+0xda>
 800b89c:	4b81      	ldr	r3, [pc, #516]	@ (800baa4 <__ieee754_rem_pio2+0x324>)
 800b89e:	4598      	cmp	r8, r3
 800b8a0:	f200 80cf 	bhi.w	800ba42 <__ieee754_rem_pio2+0x2c2>
 800b8a4:	f7ff fcfe 	bl	800b2a4 <fabs>
 800b8a8:	a375      	add	r3, pc, #468	@ (adr r3, 800ba80 <__ieee754_rem_pio2+0x300>)
 800b8aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ae:	4606      	mov	r6, r0
 800b8b0:	460f      	mov	r7, r1
 800b8b2:	f7f4 ff01 	bl	80006b8 <__aeabi_dmul>
 800b8b6:	4b7c      	ldr	r3, [pc, #496]	@ (800baa8 <__ieee754_rem_pio2+0x328>)
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	f7f4 fd47 	bl	800034c <__adddf3>
 800b8be:	f7f5 f995 	bl	8000bec <__aeabi_d2iz>
 800b8c2:	4605      	mov	r5, r0
 800b8c4:	f7f4 fe8e 	bl	80005e4 <__aeabi_i2d>
 800b8c8:	4602      	mov	r2, r0
 800b8ca:	460b      	mov	r3, r1
 800b8cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b8d0:	a363      	add	r3, pc, #396	@ (adr r3, 800ba60 <__ieee754_rem_pio2+0x2e0>)
 800b8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8d6:	f7f4 feef 	bl	80006b8 <__aeabi_dmul>
 800b8da:	4602      	mov	r2, r0
 800b8dc:	460b      	mov	r3, r1
 800b8de:	4630      	mov	r0, r6
 800b8e0:	4639      	mov	r1, r7
 800b8e2:	f7f4 fd31 	bl	8000348 <__aeabi_dsub>
 800b8e6:	a360      	add	r3, pc, #384	@ (adr r3, 800ba68 <__ieee754_rem_pio2+0x2e8>)
 800b8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ec:	4682      	mov	sl, r0
 800b8ee:	468b      	mov	fp, r1
 800b8f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8f4:	f7f4 fee0 	bl	80006b8 <__aeabi_dmul>
 800b8f8:	2d1f      	cmp	r5, #31
 800b8fa:	4606      	mov	r6, r0
 800b8fc:	460f      	mov	r7, r1
 800b8fe:	dc0c      	bgt.n	800b91a <__ieee754_rem_pio2+0x19a>
 800b900:	4b6a      	ldr	r3, [pc, #424]	@ (800baac <__ieee754_rem_pio2+0x32c>)
 800b902:	1e6a      	subs	r2, r5, #1
 800b904:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b908:	4543      	cmp	r3, r8
 800b90a:	d006      	beq.n	800b91a <__ieee754_rem_pio2+0x19a>
 800b90c:	4632      	mov	r2, r6
 800b90e:	463b      	mov	r3, r7
 800b910:	4650      	mov	r0, sl
 800b912:	4659      	mov	r1, fp
 800b914:	f7f4 fd18 	bl	8000348 <__aeabi_dsub>
 800b918:	e00e      	b.n	800b938 <__ieee754_rem_pio2+0x1b8>
 800b91a:	463b      	mov	r3, r7
 800b91c:	4632      	mov	r2, r6
 800b91e:	4650      	mov	r0, sl
 800b920:	4659      	mov	r1, fp
 800b922:	f7f4 fd11 	bl	8000348 <__aeabi_dsub>
 800b926:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b92a:	9305      	str	r3, [sp, #20]
 800b92c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b930:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800b934:	2b10      	cmp	r3, #16
 800b936:	dc02      	bgt.n	800b93e <__ieee754_rem_pio2+0x1be>
 800b938:	e9c4 0100 	strd	r0, r1, [r4]
 800b93c:	e039      	b.n	800b9b2 <__ieee754_rem_pio2+0x232>
 800b93e:	a34c      	add	r3, pc, #304	@ (adr r3, 800ba70 <__ieee754_rem_pio2+0x2f0>)
 800b940:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b944:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b948:	f7f4 feb6 	bl	80006b8 <__aeabi_dmul>
 800b94c:	4606      	mov	r6, r0
 800b94e:	460f      	mov	r7, r1
 800b950:	4602      	mov	r2, r0
 800b952:	460b      	mov	r3, r1
 800b954:	4650      	mov	r0, sl
 800b956:	4659      	mov	r1, fp
 800b958:	f7f4 fcf6 	bl	8000348 <__aeabi_dsub>
 800b95c:	4602      	mov	r2, r0
 800b95e:	460b      	mov	r3, r1
 800b960:	4680      	mov	r8, r0
 800b962:	4689      	mov	r9, r1
 800b964:	4650      	mov	r0, sl
 800b966:	4659      	mov	r1, fp
 800b968:	f7f4 fcee 	bl	8000348 <__aeabi_dsub>
 800b96c:	4632      	mov	r2, r6
 800b96e:	463b      	mov	r3, r7
 800b970:	f7f4 fcea 	bl	8000348 <__aeabi_dsub>
 800b974:	a340      	add	r3, pc, #256	@ (adr r3, 800ba78 <__ieee754_rem_pio2+0x2f8>)
 800b976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b97a:	4606      	mov	r6, r0
 800b97c:	460f      	mov	r7, r1
 800b97e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b982:	f7f4 fe99 	bl	80006b8 <__aeabi_dmul>
 800b986:	4632      	mov	r2, r6
 800b988:	463b      	mov	r3, r7
 800b98a:	f7f4 fcdd 	bl	8000348 <__aeabi_dsub>
 800b98e:	4602      	mov	r2, r0
 800b990:	460b      	mov	r3, r1
 800b992:	4606      	mov	r6, r0
 800b994:	460f      	mov	r7, r1
 800b996:	4640      	mov	r0, r8
 800b998:	4649      	mov	r1, r9
 800b99a:	f7f4 fcd5 	bl	8000348 <__aeabi_dsub>
 800b99e:	9a05      	ldr	r2, [sp, #20]
 800b9a0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b9a4:	1ad3      	subs	r3, r2, r3
 800b9a6:	2b31      	cmp	r3, #49	@ 0x31
 800b9a8:	dc20      	bgt.n	800b9ec <__ieee754_rem_pio2+0x26c>
 800b9aa:	e9c4 0100 	strd	r0, r1, [r4]
 800b9ae:	46c2      	mov	sl, r8
 800b9b0:	46cb      	mov	fp, r9
 800b9b2:	e9d4 8900 	ldrd	r8, r9, [r4]
 800b9b6:	4650      	mov	r0, sl
 800b9b8:	4642      	mov	r2, r8
 800b9ba:	464b      	mov	r3, r9
 800b9bc:	4659      	mov	r1, fp
 800b9be:	f7f4 fcc3 	bl	8000348 <__aeabi_dsub>
 800b9c2:	463b      	mov	r3, r7
 800b9c4:	4632      	mov	r2, r6
 800b9c6:	f7f4 fcbf 	bl	8000348 <__aeabi_dsub>
 800b9ca:	9b04      	ldr	r3, [sp, #16]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b9d2:	f6bf af10 	bge.w	800b7f6 <__ieee754_rem_pio2+0x76>
 800b9d6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800b9da:	6063      	str	r3, [r4, #4]
 800b9dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b9e0:	f8c4 8000 	str.w	r8, [r4]
 800b9e4:	60a0      	str	r0, [r4, #8]
 800b9e6:	60e3      	str	r3, [r4, #12]
 800b9e8:	426d      	negs	r5, r5
 800b9ea:	e704      	b.n	800b7f6 <__ieee754_rem_pio2+0x76>
 800b9ec:	a326      	add	r3, pc, #152	@ (adr r3, 800ba88 <__ieee754_rem_pio2+0x308>)
 800b9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9f6:	f7f4 fe5f 	bl	80006b8 <__aeabi_dmul>
 800b9fa:	4606      	mov	r6, r0
 800b9fc:	460f      	mov	r7, r1
 800b9fe:	4602      	mov	r2, r0
 800ba00:	460b      	mov	r3, r1
 800ba02:	4640      	mov	r0, r8
 800ba04:	4649      	mov	r1, r9
 800ba06:	f7f4 fc9f 	bl	8000348 <__aeabi_dsub>
 800ba0a:	4602      	mov	r2, r0
 800ba0c:	460b      	mov	r3, r1
 800ba0e:	4682      	mov	sl, r0
 800ba10:	468b      	mov	fp, r1
 800ba12:	4640      	mov	r0, r8
 800ba14:	4649      	mov	r1, r9
 800ba16:	f7f4 fc97 	bl	8000348 <__aeabi_dsub>
 800ba1a:	4632      	mov	r2, r6
 800ba1c:	463b      	mov	r3, r7
 800ba1e:	f7f4 fc93 	bl	8000348 <__aeabi_dsub>
 800ba22:	a31b      	add	r3, pc, #108	@ (adr r3, 800ba90 <__ieee754_rem_pio2+0x310>)
 800ba24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba28:	4606      	mov	r6, r0
 800ba2a:	460f      	mov	r7, r1
 800ba2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba30:	f7f4 fe42 	bl	80006b8 <__aeabi_dmul>
 800ba34:	4632      	mov	r2, r6
 800ba36:	463b      	mov	r3, r7
 800ba38:	f7f4 fc86 	bl	8000348 <__aeabi_dsub>
 800ba3c:	4606      	mov	r6, r0
 800ba3e:	460f      	mov	r7, r1
 800ba40:	e764      	b.n	800b90c <__ieee754_rem_pio2+0x18c>
 800ba42:	4b1b      	ldr	r3, [pc, #108]	@ (800bab0 <__ieee754_rem_pio2+0x330>)
 800ba44:	4598      	cmp	r8, r3
 800ba46:	d935      	bls.n	800bab4 <__ieee754_rem_pio2+0x334>
 800ba48:	4602      	mov	r2, r0
 800ba4a:	460b      	mov	r3, r1
 800ba4c:	f7f4 fc7c 	bl	8000348 <__aeabi_dsub>
 800ba50:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ba54:	e9c4 0100 	strd	r0, r1, [r4]
 800ba58:	e6a4      	b.n	800b7a4 <__ieee754_rem_pio2+0x24>
 800ba5a:	bf00      	nop
 800ba5c:	f3af 8000 	nop.w
 800ba60:	54400000 	.word	0x54400000
 800ba64:	3ff921fb 	.word	0x3ff921fb
 800ba68:	1a626331 	.word	0x1a626331
 800ba6c:	3dd0b461 	.word	0x3dd0b461
 800ba70:	1a600000 	.word	0x1a600000
 800ba74:	3dd0b461 	.word	0x3dd0b461
 800ba78:	2e037073 	.word	0x2e037073
 800ba7c:	3ba3198a 	.word	0x3ba3198a
 800ba80:	6dc9c883 	.word	0x6dc9c883
 800ba84:	3fe45f30 	.word	0x3fe45f30
 800ba88:	2e000000 	.word	0x2e000000
 800ba8c:	3ba3198a 	.word	0x3ba3198a
 800ba90:	252049c1 	.word	0x252049c1
 800ba94:	397b839a 	.word	0x397b839a
 800ba98:	3fe921fb 	.word	0x3fe921fb
 800ba9c:	4002d97b 	.word	0x4002d97b
 800baa0:	3ff921fb 	.word	0x3ff921fb
 800baa4:	413921fb 	.word	0x413921fb
 800baa8:	3fe00000 	.word	0x3fe00000
 800baac:	0801fb74 	.word	0x0801fb74
 800bab0:	7fefffff 	.word	0x7fefffff
 800bab4:	ea4f 5528 	mov.w	r5, r8, asr #20
 800bab8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800babc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800bac0:	460f      	mov	r7, r1
 800bac2:	f7f5 f893 	bl	8000bec <__aeabi_d2iz>
 800bac6:	f7f4 fd8d 	bl	80005e4 <__aeabi_i2d>
 800baca:	4602      	mov	r2, r0
 800bacc:	460b      	mov	r3, r1
 800bace:	4630      	mov	r0, r6
 800bad0:	4639      	mov	r1, r7
 800bad2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bad6:	f7f4 fc37 	bl	8000348 <__aeabi_dsub>
 800bada:	4b22      	ldr	r3, [pc, #136]	@ (800bb64 <__ieee754_rem_pio2+0x3e4>)
 800badc:	2200      	movs	r2, #0
 800bade:	f7f4 fdeb 	bl	80006b8 <__aeabi_dmul>
 800bae2:	460f      	mov	r7, r1
 800bae4:	4606      	mov	r6, r0
 800bae6:	f7f5 f881 	bl	8000bec <__aeabi_d2iz>
 800baea:	f7f4 fd7b 	bl	80005e4 <__aeabi_i2d>
 800baee:	4602      	mov	r2, r0
 800baf0:	460b      	mov	r3, r1
 800baf2:	4630      	mov	r0, r6
 800baf4:	4639      	mov	r1, r7
 800baf6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bafa:	f7f4 fc25 	bl	8000348 <__aeabi_dsub>
 800bafe:	4b19      	ldr	r3, [pc, #100]	@ (800bb64 <__ieee754_rem_pio2+0x3e4>)
 800bb00:	2200      	movs	r2, #0
 800bb02:	f7f4 fdd9 	bl	80006b8 <__aeabi_dmul>
 800bb06:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800bb0a:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800bb0e:	f04f 0803 	mov.w	r8, #3
 800bb12:	2600      	movs	r6, #0
 800bb14:	2700      	movs	r7, #0
 800bb16:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800bb1a:	4632      	mov	r2, r6
 800bb1c:	463b      	mov	r3, r7
 800bb1e:	46c2      	mov	sl, r8
 800bb20:	f108 38ff 	add.w	r8, r8, #4294967295
 800bb24:	f7f5 f830 	bl	8000b88 <__aeabi_dcmpeq>
 800bb28:	2800      	cmp	r0, #0
 800bb2a:	d1f4      	bne.n	800bb16 <__ieee754_rem_pio2+0x396>
 800bb2c:	4b0e      	ldr	r3, [pc, #56]	@ (800bb68 <__ieee754_rem_pio2+0x3e8>)
 800bb2e:	9301      	str	r3, [sp, #4]
 800bb30:	2302      	movs	r3, #2
 800bb32:	9300      	str	r3, [sp, #0]
 800bb34:	462a      	mov	r2, r5
 800bb36:	4653      	mov	r3, sl
 800bb38:	4621      	mov	r1, r4
 800bb3a:	a806      	add	r0, sp, #24
 800bb3c:	f000 fa10 	bl	800bf60 <__kernel_rem_pio2>
 800bb40:	9b04      	ldr	r3, [sp, #16]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	4605      	mov	r5, r0
 800bb46:	f6bf ae56 	bge.w	800b7f6 <__ieee754_rem_pio2+0x76>
 800bb4a:	e9d4 2100 	ldrd	r2, r1, [r4]
 800bb4e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bb52:	e9c4 2300 	strd	r2, r3, [r4]
 800bb56:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800bb5a:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bb5e:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800bb62:	e741      	b.n	800b9e8 <__ieee754_rem_pio2+0x268>
 800bb64:	41700000 	.word	0x41700000
 800bb68:	0801fbf4 	.word	0x0801fbf4

0800bb6c <__ieee754_atan2f>:
 800bb6c:	ee07 1a10 	vmov	s14, r1
 800bb70:	460a      	mov	r2, r1
 800bb72:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800bb76:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800bb7a:	b538      	push	{r3, r4, r5, lr}
 800bb7c:	ee07 0a90 	vmov	s15, r0
 800bb80:	d805      	bhi.n	800bb8e <__ieee754_atan2f+0x22>
 800bb82:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800bb86:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800bb8a:	4605      	mov	r5, r0
 800bb8c:	d904      	bls.n	800bb98 <__ieee754_atan2f+0x2c>
 800bb8e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bb92:	ee17 0a90 	vmov	r0, s15
 800bb96:	bd38      	pop	{r3, r4, r5, pc}
 800bb98:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800bb9c:	d103      	bne.n	800bba6 <__ieee754_atan2f+0x3a>
 800bb9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bba2:	f000 b885 	b.w	800bcb0 <atanf>
 800bba6:	1794      	asrs	r4, r2, #30
 800bba8:	f004 0402 	and.w	r4, r4, #2
 800bbac:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800bbb0:	b943      	cbnz	r3, 800bbc4 <__ieee754_atan2f+0x58>
 800bbb2:	2c02      	cmp	r4, #2
 800bbb4:	d060      	beq.n	800bc78 <__ieee754_atan2f+0x10c>
 800bbb6:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 800bc8c <__ieee754_atan2f+0x120>
 800bbba:	2c03      	cmp	r4, #3
 800bbbc:	bf08      	it	eq
 800bbbe:	eef0 7a47 	vmoveq.f32	s15, s14
 800bbc2:	e7e6      	b.n	800bb92 <__ieee754_atan2f+0x26>
 800bbc4:	b941      	cbnz	r1, 800bbd8 <__ieee754_atan2f+0x6c>
 800bbc6:	eddf 7a32 	vldr	s15, [pc, #200]	@ 800bc90 <__ieee754_atan2f+0x124>
 800bbca:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800bc94 <__ieee754_atan2f+0x128>
 800bbce:	2d00      	cmp	r5, #0
 800bbd0:	bfb8      	it	lt
 800bbd2:	eef0 7a47 	vmovlt.f32	s15, s14
 800bbd6:	e7dc      	b.n	800bb92 <__ieee754_atan2f+0x26>
 800bbd8:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800bbdc:	d110      	bne.n	800bc00 <__ieee754_atan2f+0x94>
 800bbde:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800bbe2:	f104 34ff 	add.w	r4, r4, #4294967295
 800bbe6:	d107      	bne.n	800bbf8 <__ieee754_atan2f+0x8c>
 800bbe8:	2c02      	cmp	r4, #2
 800bbea:	d848      	bhi.n	800bc7e <__ieee754_atan2f+0x112>
 800bbec:	4b2a      	ldr	r3, [pc, #168]	@ (800bc98 <__ieee754_atan2f+0x12c>)
 800bbee:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800bbf2:	edd3 7a00 	vldr	s15, [r3]
 800bbf6:	e7cc      	b.n	800bb92 <__ieee754_atan2f+0x26>
 800bbf8:	2c02      	cmp	r4, #2
 800bbfa:	d843      	bhi.n	800bc84 <__ieee754_atan2f+0x118>
 800bbfc:	4b27      	ldr	r3, [pc, #156]	@ (800bc9c <__ieee754_atan2f+0x130>)
 800bbfe:	e7f6      	b.n	800bbee <__ieee754_atan2f+0x82>
 800bc00:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800bc04:	d0df      	beq.n	800bbc6 <__ieee754_atan2f+0x5a>
 800bc06:	1a5b      	subs	r3, r3, r1
 800bc08:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800bc0c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800bc10:	da1c      	bge.n	800bc4c <__ieee754_atan2f+0xe0>
 800bc12:	2a00      	cmp	r2, #0
 800bc14:	da01      	bge.n	800bc1a <__ieee754_atan2f+0xae>
 800bc16:	313c      	adds	r1, #60	@ 0x3c
 800bc18:	db1b      	blt.n	800bc52 <__ieee754_atan2f+0xe6>
 800bc1a:	eec7 7a87 	vdiv.f32	s15, s15, s14
 800bc1e:	ee17 0a90 	vmov	r0, s15
 800bc22:	f000 f91b 	bl	800be5c <fabsf>
 800bc26:	f000 f843 	bl	800bcb0 <atanf>
 800bc2a:	ee07 0a90 	vmov	s15, r0
 800bc2e:	2c01      	cmp	r4, #1
 800bc30:	d012      	beq.n	800bc58 <__ieee754_atan2f+0xec>
 800bc32:	2c02      	cmp	r4, #2
 800bc34:	d017      	beq.n	800bc66 <__ieee754_atan2f+0xfa>
 800bc36:	2c00      	cmp	r4, #0
 800bc38:	d0ab      	beq.n	800bb92 <__ieee754_atan2f+0x26>
 800bc3a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800bca0 <__ieee754_atan2f+0x134>
 800bc3e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bc42:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800bca4 <__ieee754_atan2f+0x138>
 800bc46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bc4a:	e7a2      	b.n	800bb92 <__ieee754_atan2f+0x26>
 800bc4c:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800bc90 <__ieee754_atan2f+0x124>
 800bc50:	e7ed      	b.n	800bc2e <__ieee754_atan2f+0xc2>
 800bc52:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800bca8 <__ieee754_atan2f+0x13c>
 800bc56:	e7ea      	b.n	800bc2e <__ieee754_atan2f+0xc2>
 800bc58:	ee17 3a90 	vmov	r3, s15
 800bc5c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800bc60:	ee07 3a90 	vmov	s15, r3
 800bc64:	e795      	b.n	800bb92 <__ieee754_atan2f+0x26>
 800bc66:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800bca0 <__ieee754_atan2f+0x134>
 800bc6a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bc6e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800bca4 <__ieee754_atan2f+0x138>
 800bc72:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bc76:	e78c      	b.n	800bb92 <__ieee754_atan2f+0x26>
 800bc78:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800bca4 <__ieee754_atan2f+0x138>
 800bc7c:	e789      	b.n	800bb92 <__ieee754_atan2f+0x26>
 800bc7e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800bcac <__ieee754_atan2f+0x140>
 800bc82:	e786      	b.n	800bb92 <__ieee754_atan2f+0x26>
 800bc84:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800bca8 <__ieee754_atan2f+0x13c>
 800bc88:	e783      	b.n	800bb92 <__ieee754_atan2f+0x26>
 800bc8a:	bf00      	nop
 800bc8c:	c0490fdb 	.word	0xc0490fdb
 800bc90:	3fc90fdb 	.word	0x3fc90fdb
 800bc94:	bfc90fdb 	.word	0xbfc90fdb
 800bc98:	0801fd08 	.word	0x0801fd08
 800bc9c:	0801fcfc 	.word	0x0801fcfc
 800bca0:	33bbbd2e 	.word	0x33bbbd2e
 800bca4:	40490fdb 	.word	0x40490fdb
 800bca8:	00000000 	.word	0x00000000
 800bcac:	3f490fdb 	.word	0x3f490fdb

0800bcb0 <atanf>:
 800bcb0:	b538      	push	{r3, r4, r5, lr}
 800bcb2:	f020 4400 	bic.w	r4, r0, #2147483648	@ 0x80000000
 800bcb6:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800bcba:	ee07 0a90 	vmov	s15, r0
 800bcbe:	4605      	mov	r5, r0
 800bcc0:	d310      	bcc.n	800bce4 <atanf+0x34>
 800bcc2:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800bcc6:	d904      	bls.n	800bcd2 <atanf+0x22>
 800bcc8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800bccc:	ee17 0a90 	vmov	r0, s15
 800bcd0:	bd38      	pop	{r3, r4, r5, pc}
 800bcd2:	eddf 7a4f 	vldr	s15, [pc, #316]	@ 800be10 <atanf+0x160>
 800bcd6:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 800be14 <atanf+0x164>
 800bcda:	2800      	cmp	r0, #0
 800bcdc:	bfc8      	it	gt
 800bcde:	eef0 7a47 	vmovgt.f32	s15, s14
 800bce2:	e7f3      	b.n	800bccc <atanf+0x1c>
 800bce4:	4b4c      	ldr	r3, [pc, #304]	@ (800be18 <atanf+0x168>)
 800bce6:	429c      	cmp	r4, r3
 800bce8:	d810      	bhi.n	800bd0c <atanf+0x5c>
 800bcea:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800bcee:	d20a      	bcs.n	800bd06 <atanf+0x56>
 800bcf0:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800be1c <atanf+0x16c>
 800bcf4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bcf8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bcfc:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800bd00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd04:	dce2      	bgt.n	800bccc <atanf+0x1c>
 800bd06:	f04f 33ff 	mov.w	r3, #4294967295
 800bd0a:	e015      	b.n	800bd38 <atanf+0x88>
 800bd0c:	f000 f8a6 	bl	800be5c <fabsf>
 800bd10:	4b43      	ldr	r3, [pc, #268]	@ (800be20 <atanf+0x170>)
 800bd12:	429c      	cmp	r4, r3
 800bd14:	ee07 0a10 	vmov	s14, r0
 800bd18:	d84f      	bhi.n	800bdba <atanf+0x10a>
 800bd1a:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800bd1e:	429c      	cmp	r4, r3
 800bd20:	d841      	bhi.n	800bda6 <atanf+0xf6>
 800bd22:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800bd26:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 800bd2a:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bd2e:	2300      	movs	r3, #0
 800bd30:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bd34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bd38:	1c5a      	adds	r2, r3, #1
 800bd3a:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800bd3e:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 800be24 <atanf+0x174>
 800bd42:	eddf 5a39 	vldr	s11, [pc, #228]	@ 800be28 <atanf+0x178>
 800bd46:	ed9f 5a39 	vldr	s10, [pc, #228]	@ 800be2c <atanf+0x17c>
 800bd4a:	ee66 6a06 	vmul.f32	s13, s12, s12
 800bd4e:	eee6 5a87 	vfma.f32	s11, s13, s14
 800bd52:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 800be30 <atanf+0x180>
 800bd56:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800bd5a:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800be34 <atanf+0x184>
 800bd5e:	eee7 5a26 	vfma.f32	s11, s14, s13
 800bd62:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 800be38 <atanf+0x188>
 800bd66:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800bd6a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800be3c <atanf+0x18c>
 800bd6e:	eee7 5a26 	vfma.f32	s11, s14, s13
 800bd72:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800be40 <atanf+0x190>
 800bd76:	eea6 5a87 	vfma.f32	s10, s13, s14
 800bd7a:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800be44 <atanf+0x194>
 800bd7e:	eea5 7a26 	vfma.f32	s14, s10, s13
 800bd82:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 800be48 <atanf+0x198>
 800bd86:	eea7 5a26 	vfma.f32	s10, s14, s13
 800bd8a:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800be4c <atanf+0x19c>
 800bd8e:	eea5 7a26 	vfma.f32	s14, s10, s13
 800bd92:	ee27 7a26 	vmul.f32	s14, s14, s13
 800bd96:	eea5 7a86 	vfma.f32	s14, s11, s12
 800bd9a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bd9e:	d121      	bne.n	800bde4 <atanf+0x134>
 800bda0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bda4:	e792      	b.n	800bccc <atanf+0x1c>
 800bda6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800bdaa:	ee77 6a67 	vsub.f32	s13, s14, s15
 800bdae:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bdb2:	2301      	movs	r3, #1
 800bdb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bdb8:	e7be      	b.n	800bd38 <atanf+0x88>
 800bdba:	4b25      	ldr	r3, [pc, #148]	@ (800be50 <atanf+0x1a0>)
 800bdbc:	429c      	cmp	r4, r3
 800bdbe:	d80b      	bhi.n	800bdd8 <atanf+0x128>
 800bdc0:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800bdc4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bdc8:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bdcc:	2302      	movs	r3, #2
 800bdce:	ee37 6a67 	vsub.f32	s12, s14, s15
 800bdd2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800bdd6:	e7af      	b.n	800bd38 <atanf+0x88>
 800bdd8:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 800bddc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bde0:	2303      	movs	r3, #3
 800bde2:	e7a9      	b.n	800bd38 <atanf+0x88>
 800bde4:	4a1b      	ldr	r2, [pc, #108]	@ (800be54 <atanf+0x1a4>)
 800bde6:	491c      	ldr	r1, [pc, #112]	@ (800be58 <atanf+0x1a8>)
 800bde8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800bdec:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800bdf0:	edd3 6a00 	vldr	s13, [r3]
 800bdf4:	ee37 7a66 	vsub.f32	s14, s14, s13
 800bdf8:	2d00      	cmp	r5, #0
 800bdfa:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bdfe:	edd2 7a00 	vldr	s15, [r2]
 800be02:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800be06:	bfb8      	it	lt
 800be08:	eef1 7a67 	vneglt.f32	s15, s15
 800be0c:	e75e      	b.n	800bccc <atanf+0x1c>
 800be0e:	bf00      	nop
 800be10:	bfc90fdb 	.word	0xbfc90fdb
 800be14:	3fc90fdb 	.word	0x3fc90fdb
 800be18:	3edfffff 	.word	0x3edfffff
 800be1c:	7149f2ca 	.word	0x7149f2ca
 800be20:	3f97ffff 	.word	0x3f97ffff
 800be24:	3c8569d7 	.word	0x3c8569d7
 800be28:	3d4bda59 	.word	0x3d4bda59
 800be2c:	bd6ef16b 	.word	0xbd6ef16b
 800be30:	3d886b35 	.word	0x3d886b35
 800be34:	3dba2e6e 	.word	0x3dba2e6e
 800be38:	3e124925 	.word	0x3e124925
 800be3c:	3eaaaaab 	.word	0x3eaaaaab
 800be40:	bd15a221 	.word	0xbd15a221
 800be44:	bd9d8795 	.word	0xbd9d8795
 800be48:	bde38e38 	.word	0xbde38e38
 800be4c:	be4ccccd 	.word	0xbe4ccccd
 800be50:	401bffff 	.word	0x401bffff
 800be54:	0801fd24 	.word	0x0801fd24
 800be58:	0801fd14 	.word	0x0801fd14

0800be5c <fabsf>:
 800be5c:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800be60:	4770      	bx	lr
 800be62:	0000      	movs	r0, r0
 800be64:	0000      	movs	r0, r0
	...

0800be68 <scalbn>:
 800be68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be6a:	4616      	mov	r6, r2
 800be6c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800be70:	4604      	mov	r4, r0
 800be72:	460d      	mov	r5, r1
 800be74:	460b      	mov	r3, r1
 800be76:	b982      	cbnz	r2, 800be9a <scalbn+0x32>
 800be78:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800be7c:	4303      	orrs	r3, r0
 800be7e:	d039      	beq.n	800bef4 <scalbn+0x8c>
 800be80:	4b33      	ldr	r3, [pc, #204]	@ (800bf50 <scalbn+0xe8>)
 800be82:	2200      	movs	r2, #0
 800be84:	f7f4 fc18 	bl	80006b8 <__aeabi_dmul>
 800be88:	4b32      	ldr	r3, [pc, #200]	@ (800bf54 <scalbn+0xec>)
 800be8a:	429e      	cmp	r6, r3
 800be8c:	4604      	mov	r4, r0
 800be8e:	460d      	mov	r5, r1
 800be90:	da0d      	bge.n	800beae <scalbn+0x46>
 800be92:	a327      	add	r3, pc, #156	@ (adr r3, 800bf30 <scalbn+0xc8>)
 800be94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be98:	e01c      	b.n	800bed4 <scalbn+0x6c>
 800be9a:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 800be9e:	42ba      	cmp	r2, r7
 800bea0:	d109      	bne.n	800beb6 <scalbn+0x4e>
 800bea2:	4602      	mov	r2, r0
 800bea4:	f7f4 fa52 	bl	800034c <__adddf3>
 800bea8:	4604      	mov	r4, r0
 800beaa:	460d      	mov	r5, r1
 800beac:	e022      	b.n	800bef4 <scalbn+0x8c>
 800beae:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800beb2:	460b      	mov	r3, r1
 800beb4:	3a36      	subs	r2, #54	@ 0x36
 800beb6:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800beba:	428e      	cmp	r6, r1
 800bebc:	dd0d      	ble.n	800beda <scalbn+0x72>
 800bebe:	2d00      	cmp	r5, #0
 800bec0:	a11d      	add	r1, pc, #116	@ (adr r1, 800bf38 <scalbn+0xd0>)
 800bec2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bec6:	da02      	bge.n	800bece <scalbn+0x66>
 800bec8:	a11d      	add	r1, pc, #116	@ (adr r1, 800bf40 <scalbn+0xd8>)
 800beca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bece:	a31a      	add	r3, pc, #104	@ (adr r3, 800bf38 <scalbn+0xd0>)
 800bed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bed4:	f7f4 fbf0 	bl	80006b8 <__aeabi_dmul>
 800bed8:	e7e6      	b.n	800bea8 <scalbn+0x40>
 800beda:	4432      	add	r2, r6
 800bedc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800bee0:	428a      	cmp	r2, r1
 800bee2:	dcec      	bgt.n	800bebe <scalbn+0x56>
 800bee4:	2a00      	cmp	r2, #0
 800bee6:	dd08      	ble.n	800befa <scalbn+0x92>
 800bee8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800beec:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800bef0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bef4:	4620      	mov	r0, r4
 800bef6:	4629      	mov	r1, r5
 800bef8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800befa:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800befe:	da08      	bge.n	800bf12 <scalbn+0xaa>
 800bf00:	2d00      	cmp	r5, #0
 800bf02:	a10b      	add	r1, pc, #44	@ (adr r1, 800bf30 <scalbn+0xc8>)
 800bf04:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf08:	dac3      	bge.n	800be92 <scalbn+0x2a>
 800bf0a:	a10f      	add	r1, pc, #60	@ (adr r1, 800bf48 <scalbn+0xe0>)
 800bf0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf10:	e7bf      	b.n	800be92 <scalbn+0x2a>
 800bf12:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800bf16:	3236      	adds	r2, #54	@ 0x36
 800bf18:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800bf1c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bf20:	4620      	mov	r0, r4
 800bf22:	4b0d      	ldr	r3, [pc, #52]	@ (800bf58 <scalbn+0xf0>)
 800bf24:	4629      	mov	r1, r5
 800bf26:	2200      	movs	r2, #0
 800bf28:	e7d4      	b.n	800bed4 <scalbn+0x6c>
 800bf2a:	bf00      	nop
 800bf2c:	f3af 8000 	nop.w
 800bf30:	c2f8f359 	.word	0xc2f8f359
 800bf34:	01a56e1f 	.word	0x01a56e1f
 800bf38:	8800759c 	.word	0x8800759c
 800bf3c:	7e37e43c 	.word	0x7e37e43c
 800bf40:	8800759c 	.word	0x8800759c
 800bf44:	fe37e43c 	.word	0xfe37e43c
 800bf48:	c2f8f359 	.word	0xc2f8f359
 800bf4c:	81a56e1f 	.word	0x81a56e1f
 800bf50:	43500000 	.word	0x43500000
 800bf54:	ffff3cb0 	.word	0xffff3cb0
 800bf58:	3c900000 	.word	0x3c900000
 800bf5c:	00000000 	.word	0x00000000

0800bf60 <__kernel_rem_pio2>:
 800bf60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf64:	ed2d 8b02 	vpush	{d8}
 800bf68:	f5ad 7d1b 	sub.w	sp, sp, #620	@ 0x26c
 800bf6c:	f112 0f14 	cmn.w	r2, #20
 800bf70:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf72:	9101      	str	r1, [sp, #4]
 800bf74:	4bbe      	ldr	r3, [pc, #760]	@ (800c270 <__kernel_rem_pio2+0x310>)
 800bf76:	99a6      	ldr	r1, [sp, #664]	@ 0x298
 800bf78:	900a      	str	r0, [sp, #40]	@ 0x28
 800bf7a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bf7e:	9304      	str	r3, [sp, #16]
 800bf80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf82:	f103 33ff 	add.w	r3, r3, #4294967295
 800bf86:	bfa8      	it	ge
 800bf88:	1ed4      	subge	r4, r2, #3
 800bf8a:	9306      	str	r3, [sp, #24]
 800bf8c:	bfb2      	itee	lt
 800bf8e:	2400      	movlt	r4, #0
 800bf90:	2318      	movge	r3, #24
 800bf92:	fb94 f4f3 	sdivge	r4, r4, r3
 800bf96:	f06f 0317 	mvn.w	r3, #23
 800bf9a:	fb04 3303 	mla	r3, r4, r3, r3
 800bf9e:	eb03 0b02 	add.w	fp, r3, r2
 800bfa2:	9b04      	ldr	r3, [sp, #16]
 800bfa4:	9a06      	ldr	r2, [sp, #24]
 800bfa6:	ed9f 8bb0 	vldr	d8, [pc, #704]	@ 800c268 <__kernel_rem_pio2+0x308>
 800bfaa:	eb03 0802 	add.w	r8, r3, r2
 800bfae:	9ba7      	ldr	r3, [sp, #668]	@ 0x29c
 800bfb0:	1aa7      	subs	r7, r4, r2
 800bfb2:	ae22      	add	r6, sp, #136	@ 0x88
 800bfb4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800bfb8:	2500      	movs	r5, #0
 800bfba:	4545      	cmp	r5, r8
 800bfbc:	dd13      	ble.n	800bfe6 <__kernel_rem_pio2+0x86>
 800bfbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfc0:	aa22      	add	r2, sp, #136	@ 0x88
 800bfc2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800bfc6:	f50d 7ae4 	add.w	sl, sp, #456	@ 0x1c8
 800bfca:	f04f 0800 	mov.w	r8, #0
 800bfce:	9b04      	ldr	r3, [sp, #16]
 800bfd0:	4598      	cmp	r8, r3
 800bfd2:	dc31      	bgt.n	800c038 <__kernel_rem_pio2+0xd8>
 800bfd4:	ed9f 7ba4 	vldr	d7, [pc, #656]	@ 800c268 <__kernel_rem_pio2+0x308>
 800bfd8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800bfdc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bfe0:	462f      	mov	r7, r5
 800bfe2:	2600      	movs	r6, #0
 800bfe4:	e01b      	b.n	800c01e <__kernel_rem_pio2+0xbe>
 800bfe6:	42ef      	cmn	r7, r5
 800bfe8:	d407      	bmi.n	800bffa <__kernel_rem_pio2+0x9a>
 800bfea:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800bfee:	f7f4 faf9 	bl	80005e4 <__aeabi_i2d>
 800bff2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800bff6:	3501      	adds	r5, #1
 800bff8:	e7df      	b.n	800bfba <__kernel_rem_pio2+0x5a>
 800bffa:	ec51 0b18 	vmov	r0, r1, d8
 800bffe:	e7f8      	b.n	800bff2 <__kernel_rem_pio2+0x92>
 800c000:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c004:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c008:	f7f4 fb56 	bl	80006b8 <__aeabi_dmul>
 800c00c:	4602      	mov	r2, r0
 800c00e:	460b      	mov	r3, r1
 800c010:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c014:	f7f4 f99a 	bl	800034c <__adddf3>
 800c018:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c01c:	3601      	adds	r6, #1
 800c01e:	9b06      	ldr	r3, [sp, #24]
 800c020:	429e      	cmp	r6, r3
 800c022:	f1a7 0708 	sub.w	r7, r7, #8
 800c026:	ddeb      	ble.n	800c000 <__kernel_rem_pio2+0xa0>
 800c028:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c02c:	f108 0801 	add.w	r8, r8, #1
 800c030:	ecaa 7b02 	vstmia	sl!, {d7}
 800c034:	3508      	adds	r5, #8
 800c036:	e7ca      	b.n	800bfce <__kernel_rem_pio2+0x6e>
 800c038:	9b04      	ldr	r3, [sp, #16]
 800c03a:	f8dd a010 	ldr.w	sl, [sp, #16]
 800c03e:	aa0e      	add	r2, sp, #56	@ 0x38
 800c040:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c044:	930c      	str	r3, [sp, #48]	@ 0x30
 800c046:	9ba7      	ldr	r3, [sp, #668]	@ 0x29c
 800c048:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c04c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c04e:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800c052:	930d      	str	r3, [sp, #52]	@ 0x34
 800c054:	ab9a      	add	r3, sp, #616	@ 0x268
 800c056:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c05a:	e953 4528 	ldrd	r4, r5, [r3, #-160]	@ 0xa0
 800c05e:	ae0e      	add	r6, sp, #56	@ 0x38
 800c060:	ab72      	add	r3, sp, #456	@ 0x1c8
 800c062:	eb03 07ca 	add.w	r7, r3, sl, lsl #3
 800c066:	46b1      	mov	r9, r6
 800c068:	46d0      	mov	r8, sl
 800c06a:	f1b8 0f00 	cmp.w	r8, #0
 800c06e:	f1a7 0708 	sub.w	r7, r7, #8
 800c072:	dc71      	bgt.n	800c158 <__kernel_rem_pio2+0x1f8>
 800c074:	465a      	mov	r2, fp
 800c076:	4620      	mov	r0, r4
 800c078:	4629      	mov	r1, r5
 800c07a:	f7ff fef5 	bl	800be68 <scalbn>
 800c07e:	2200      	movs	r2, #0
 800c080:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800c084:	4604      	mov	r4, r0
 800c086:	460d      	mov	r5, r1
 800c088:	f7f4 fb16 	bl	80006b8 <__aeabi_dmul>
 800c08c:	f7ff f980 	bl	800b390 <floor>
 800c090:	4b78      	ldr	r3, [pc, #480]	@ (800c274 <__kernel_rem_pio2+0x314>)
 800c092:	2200      	movs	r2, #0
 800c094:	f7f4 fb10 	bl	80006b8 <__aeabi_dmul>
 800c098:	4602      	mov	r2, r0
 800c09a:	460b      	mov	r3, r1
 800c09c:	4620      	mov	r0, r4
 800c09e:	4629      	mov	r1, r5
 800c0a0:	f7f4 f952 	bl	8000348 <__aeabi_dsub>
 800c0a4:	460d      	mov	r5, r1
 800c0a6:	4604      	mov	r4, r0
 800c0a8:	f7f4 fda0 	bl	8000bec <__aeabi_d2iz>
 800c0ac:	9008      	str	r0, [sp, #32]
 800c0ae:	f7f4 fa99 	bl	80005e4 <__aeabi_i2d>
 800c0b2:	4602      	mov	r2, r0
 800c0b4:	460b      	mov	r3, r1
 800c0b6:	4620      	mov	r0, r4
 800c0b8:	4629      	mov	r1, r5
 800c0ba:	f7f4 f945 	bl	8000348 <__aeabi_dsub>
 800c0be:	f1bb 0f00 	cmp.w	fp, #0
 800c0c2:	4680      	mov	r8, r0
 800c0c4:	4689      	mov	r9, r1
 800c0c6:	dd6e      	ble.n	800c1a6 <__kernel_rem_pio2+0x246>
 800c0c8:	f10a 31ff 	add.w	r1, sl, #4294967295
 800c0cc:	ab0e      	add	r3, sp, #56	@ 0x38
 800c0ce:	9c08      	ldr	r4, [sp, #32]
 800c0d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c0d4:	f1cb 0018 	rsb	r0, fp, #24
 800c0d8:	fa43 f200 	asr.w	r2, r3, r0
 800c0dc:	4414      	add	r4, r2
 800c0de:	4082      	lsls	r2, r0
 800c0e0:	1a9b      	subs	r3, r3, r2
 800c0e2:	aa0e      	add	r2, sp, #56	@ 0x38
 800c0e4:	9408      	str	r4, [sp, #32]
 800c0e6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c0ea:	f1cb 0217 	rsb	r2, fp, #23
 800c0ee:	4113      	asrs	r3, r2
 800c0f0:	9302      	str	r3, [sp, #8]
 800c0f2:	9b02      	ldr	r3, [sp, #8]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	dd65      	ble.n	800c1c4 <__kernel_rem_pio2+0x264>
 800c0f8:	9b08      	ldr	r3, [sp, #32]
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	3301      	adds	r3, #1
 800c0fe:	9308      	str	r3, [sp, #32]
 800c100:	4614      	mov	r4, r2
 800c102:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800c106:	4592      	cmp	sl, r2
 800c108:	f300 80a2 	bgt.w	800c250 <__kernel_rem_pio2+0x2f0>
 800c10c:	f1bb 0f00 	cmp.w	fp, #0
 800c110:	dd07      	ble.n	800c122 <__kernel_rem_pio2+0x1c2>
 800c112:	f1bb 0f01 	cmp.w	fp, #1
 800c116:	f000 80bb 	beq.w	800c290 <__kernel_rem_pio2+0x330>
 800c11a:	f1bb 0f02 	cmp.w	fp, #2
 800c11e:	f000 80c2 	beq.w	800c2a6 <__kernel_rem_pio2+0x346>
 800c122:	9b02      	ldr	r3, [sp, #8]
 800c124:	2b02      	cmp	r3, #2
 800c126:	d14d      	bne.n	800c1c4 <__kernel_rem_pio2+0x264>
 800c128:	4642      	mov	r2, r8
 800c12a:	464b      	mov	r3, r9
 800c12c:	4952      	ldr	r1, [pc, #328]	@ (800c278 <__kernel_rem_pio2+0x318>)
 800c12e:	2000      	movs	r0, #0
 800c130:	f7f4 f90a 	bl	8000348 <__aeabi_dsub>
 800c134:	4680      	mov	r8, r0
 800c136:	4689      	mov	r9, r1
 800c138:	2c00      	cmp	r4, #0
 800c13a:	d043      	beq.n	800c1c4 <__kernel_rem_pio2+0x264>
 800c13c:	465a      	mov	r2, fp
 800c13e:	494e      	ldr	r1, [pc, #312]	@ (800c278 <__kernel_rem_pio2+0x318>)
 800c140:	2000      	movs	r0, #0
 800c142:	f7ff fe91 	bl	800be68 <scalbn>
 800c146:	4602      	mov	r2, r0
 800c148:	460b      	mov	r3, r1
 800c14a:	4640      	mov	r0, r8
 800c14c:	4649      	mov	r1, r9
 800c14e:	f7f4 f8fb 	bl	8000348 <__aeabi_dsub>
 800c152:	4680      	mov	r8, r0
 800c154:	4689      	mov	r9, r1
 800c156:	e035      	b.n	800c1c4 <__kernel_rem_pio2+0x264>
 800c158:	4b48      	ldr	r3, [pc, #288]	@ (800c27c <__kernel_rem_pio2+0x31c>)
 800c15a:	2200      	movs	r2, #0
 800c15c:	4620      	mov	r0, r4
 800c15e:	4629      	mov	r1, r5
 800c160:	f7f4 faaa 	bl	80006b8 <__aeabi_dmul>
 800c164:	f7f4 fd42 	bl	8000bec <__aeabi_d2iz>
 800c168:	f7f4 fa3c 	bl	80005e4 <__aeabi_i2d>
 800c16c:	4602      	mov	r2, r0
 800c16e:	460b      	mov	r3, r1
 800c170:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c174:	4b42      	ldr	r3, [pc, #264]	@ (800c280 <__kernel_rem_pio2+0x320>)
 800c176:	2200      	movs	r2, #0
 800c178:	f7f4 fa9e 	bl	80006b8 <__aeabi_dmul>
 800c17c:	4602      	mov	r2, r0
 800c17e:	460b      	mov	r3, r1
 800c180:	4620      	mov	r0, r4
 800c182:	4629      	mov	r1, r5
 800c184:	f7f4 f8e0 	bl	8000348 <__aeabi_dsub>
 800c188:	f7f4 fd30 	bl	8000bec <__aeabi_d2iz>
 800c18c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c190:	f849 0b04 	str.w	r0, [r9], #4
 800c194:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c198:	f7f4 f8d8 	bl	800034c <__adddf3>
 800c19c:	f108 38ff 	add.w	r8, r8, #4294967295
 800c1a0:	4604      	mov	r4, r0
 800c1a2:	460d      	mov	r5, r1
 800c1a4:	e761      	b.n	800c06a <__kernel_rem_pio2+0x10a>
 800c1a6:	d106      	bne.n	800c1b6 <__kernel_rem_pio2+0x256>
 800c1a8:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c1ac:	aa0e      	add	r2, sp, #56	@ 0x38
 800c1ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c1b2:	15db      	asrs	r3, r3, #23
 800c1b4:	e79c      	b.n	800c0f0 <__kernel_rem_pio2+0x190>
 800c1b6:	4b33      	ldr	r3, [pc, #204]	@ (800c284 <__kernel_rem_pio2+0x324>)
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	f7f4 fd03 	bl	8000bc4 <__aeabi_dcmpge>
 800c1be:	2800      	cmp	r0, #0
 800c1c0:	d143      	bne.n	800c24a <__kernel_rem_pio2+0x2ea>
 800c1c2:	9002      	str	r0, [sp, #8]
 800c1c4:	2200      	movs	r2, #0
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	4640      	mov	r0, r8
 800c1ca:	4649      	mov	r1, r9
 800c1cc:	f7f4 fcdc 	bl	8000b88 <__aeabi_dcmpeq>
 800c1d0:	2800      	cmp	r0, #0
 800c1d2:	f000 80ba 	beq.w	800c34a <__kernel_rem_pio2+0x3ea>
 800c1d6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c1da:	2200      	movs	r2, #0
 800c1dc:	9904      	ldr	r1, [sp, #16]
 800c1de:	428b      	cmp	r3, r1
 800c1e0:	da69      	bge.n	800c2b6 <__kernel_rem_pio2+0x356>
 800c1e2:	2a00      	cmp	r2, #0
 800c1e4:	f000 8084 	beq.w	800c2f0 <__kernel_rem_pio2+0x390>
 800c1e8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c1ec:	ab0e      	add	r3, sp, #56	@ 0x38
 800c1ee:	f1ab 0b18 	sub.w	fp, fp, #24
 800c1f2:	f853 302a 	ldr.w	r3, [r3, sl, lsl #2]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d0f6      	beq.n	800c1e8 <__kernel_rem_pio2+0x288>
 800c1fa:	465a      	mov	r2, fp
 800c1fc:	491e      	ldr	r1, [pc, #120]	@ (800c278 <__kernel_rem_pio2+0x318>)
 800c1fe:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 800c27c <__kernel_rem_pio2+0x31c>
 800c202:	2000      	movs	r0, #0
 800c204:	f7ff fe30 	bl	800be68 <scalbn>
 800c208:	f10a 0301 	add.w	r3, sl, #1
 800c20c:	aa72      	add	r2, sp, #456	@ 0x1c8
 800c20e:	4604      	mov	r4, r0
 800c210:	460d      	mov	r5, r1
 800c212:	ea4f 0bc3 	mov.w	fp, r3, lsl #3
 800c216:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800c21a:	4656      	mov	r6, sl
 800c21c:	f04f 0800 	mov.w	r8, #0
 800c220:	2e00      	cmp	r6, #0
 800c222:	f280 80c8 	bge.w	800c3b6 <__kernel_rem_pio2+0x456>
 800c226:	4654      	mov	r4, sl
 800c228:	2c00      	cmp	r4, #0
 800c22a:	f2c0 80f6 	blt.w	800c41a <__kernel_rem_pio2+0x4ba>
 800c22e:	4b16      	ldr	r3, [pc, #88]	@ (800c288 <__kernel_rem_pio2+0x328>)
 800c230:	461f      	mov	r7, r3
 800c232:	ab72      	add	r3, sp, #456	@ 0x1c8
 800c234:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c238:	9306      	str	r3, [sp, #24]
 800c23a:	f04f 0800 	mov.w	r8, #0
 800c23e:	f04f 0900 	mov.w	r9, #0
 800c242:	2600      	movs	r6, #0
 800c244:	ebaa 0504 	sub.w	r5, sl, r4
 800c248:	e0db      	b.n	800c402 <__kernel_rem_pio2+0x4a2>
 800c24a:	2302      	movs	r3, #2
 800c24c:	9302      	str	r3, [sp, #8]
 800c24e:	e753      	b.n	800c0f8 <__kernel_rem_pio2+0x198>
 800c250:	f856 3b04 	ldr.w	r3, [r6], #4
 800c254:	b9d4      	cbnz	r4, 800c28c <__kernel_rem_pio2+0x32c>
 800c256:	b123      	cbz	r3, 800c262 <__kernel_rem_pio2+0x302>
 800c258:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800c25c:	f846 3c04 	str.w	r3, [r6, #-4]
 800c260:	2301      	movs	r3, #1
 800c262:	3201      	adds	r2, #1
 800c264:	461c      	mov	r4, r3
 800c266:	e74e      	b.n	800c106 <__kernel_rem_pio2+0x1a6>
	...
 800c270:	0801fd78 	.word	0x0801fd78
 800c274:	40200000 	.word	0x40200000
 800c278:	3ff00000 	.word	0x3ff00000
 800c27c:	3e700000 	.word	0x3e700000
 800c280:	41700000 	.word	0x41700000
 800c284:	3fe00000 	.word	0x3fe00000
 800c288:	0801fd38 	.word	0x0801fd38
 800c28c:	1acb      	subs	r3, r1, r3
 800c28e:	e7e5      	b.n	800c25c <__kernel_rem_pio2+0x2fc>
 800c290:	f10a 32ff 	add.w	r2, sl, #4294967295
 800c294:	ab0e      	add	r3, sp, #56	@ 0x38
 800c296:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c29a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c29e:	a90e      	add	r1, sp, #56	@ 0x38
 800c2a0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c2a4:	e73d      	b.n	800c122 <__kernel_rem_pio2+0x1c2>
 800c2a6:	f10a 32ff 	add.w	r2, sl, #4294967295
 800c2aa:	ab0e      	add	r3, sp, #56	@ 0x38
 800c2ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2b0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c2b4:	e7f3      	b.n	800c29e <__kernel_rem_pio2+0x33e>
 800c2b6:	a90e      	add	r1, sp, #56	@ 0x38
 800c2b8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c2bc:	3b01      	subs	r3, #1
 800c2be:	430a      	orrs	r2, r1
 800c2c0:	e78c      	b.n	800c1dc <__kernel_rem_pio2+0x27c>
 800c2c2:	3401      	adds	r4, #1
 800c2c4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c2c8:	2a00      	cmp	r2, #0
 800c2ca:	d0fa      	beq.n	800c2c2 <__kernel_rem_pio2+0x362>
 800c2cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c2ce:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800c2d2:	eb0d 0503 	add.w	r5, sp, r3
 800c2d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2d8:	aa22      	add	r2, sp, #136	@ 0x88
 800c2da:	4453      	add	r3, sl
 800c2dc:	f10a 0701 	add.w	r7, sl, #1
 800c2e0:	3d98      	subs	r5, #152	@ 0x98
 800c2e2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800c2e6:	4454      	add	r4, sl
 800c2e8:	42bc      	cmp	r4, r7
 800c2ea:	da04      	bge.n	800c2f6 <__kernel_rem_pio2+0x396>
 800c2ec:	46a2      	mov	sl, r4
 800c2ee:	e6ae      	b.n	800c04e <__kernel_rem_pio2+0xee>
 800c2f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c2f2:	2401      	movs	r4, #1
 800c2f4:	e7e6      	b.n	800c2c4 <__kernel_rem_pio2+0x364>
 800c2f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c2f8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800c2fc:	f7f4 f972 	bl	80005e4 <__aeabi_i2d>
 800c300:	ed9f 7bad 	vldr	d7, [pc, #692]	@ 800c5b8 <__kernel_rem_pio2+0x658>
 800c304:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c308:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c30c:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800c310:	46b2      	mov	sl, r6
 800c312:	f04f 0800 	mov.w	r8, #0
 800c316:	9b06      	ldr	r3, [sp, #24]
 800c318:	4598      	cmp	r8, r3
 800c31a:	dd05      	ble.n	800c328 <__kernel_rem_pio2+0x3c8>
 800c31c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c320:	3701      	adds	r7, #1
 800c322:	eca5 7b02 	vstmia	r5!, {d7}
 800c326:	e7df      	b.n	800c2e8 <__kernel_rem_pio2+0x388>
 800c328:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800c32c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c330:	f7f4 f9c2 	bl	80006b8 <__aeabi_dmul>
 800c334:	4602      	mov	r2, r0
 800c336:	460b      	mov	r3, r1
 800c338:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c33c:	f7f4 f806 	bl	800034c <__adddf3>
 800c340:	f108 0801 	add.w	r8, r8, #1
 800c344:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c348:	e7e5      	b.n	800c316 <__kernel_rem_pio2+0x3b6>
 800c34a:	f1cb 0200 	rsb	r2, fp, #0
 800c34e:	4640      	mov	r0, r8
 800c350:	4649      	mov	r1, r9
 800c352:	f7ff fd89 	bl	800be68 <scalbn>
 800c356:	4b9a      	ldr	r3, [pc, #616]	@ (800c5c0 <__kernel_rem_pio2+0x660>)
 800c358:	2200      	movs	r2, #0
 800c35a:	4604      	mov	r4, r0
 800c35c:	460d      	mov	r5, r1
 800c35e:	f7f4 fc31 	bl	8000bc4 <__aeabi_dcmpge>
 800c362:	b300      	cbz	r0, 800c3a6 <__kernel_rem_pio2+0x446>
 800c364:	4b97      	ldr	r3, [pc, #604]	@ (800c5c4 <__kernel_rem_pio2+0x664>)
 800c366:	2200      	movs	r2, #0
 800c368:	4620      	mov	r0, r4
 800c36a:	4629      	mov	r1, r5
 800c36c:	f7f4 f9a4 	bl	80006b8 <__aeabi_dmul>
 800c370:	f7f4 fc3c 	bl	8000bec <__aeabi_d2iz>
 800c374:	4606      	mov	r6, r0
 800c376:	f7f4 f935 	bl	80005e4 <__aeabi_i2d>
 800c37a:	4b91      	ldr	r3, [pc, #580]	@ (800c5c0 <__kernel_rem_pio2+0x660>)
 800c37c:	2200      	movs	r2, #0
 800c37e:	f7f4 f99b 	bl	80006b8 <__aeabi_dmul>
 800c382:	460b      	mov	r3, r1
 800c384:	4602      	mov	r2, r0
 800c386:	4629      	mov	r1, r5
 800c388:	4620      	mov	r0, r4
 800c38a:	f7f3 ffdd 	bl	8000348 <__aeabi_dsub>
 800c38e:	f7f4 fc2d 	bl	8000bec <__aeabi_d2iz>
 800c392:	ab0e      	add	r3, sp, #56	@ 0x38
 800c394:	f10b 0b18 	add.w	fp, fp, #24
 800c398:	f843 002a 	str.w	r0, [r3, sl, lsl #2]
 800c39c:	f10a 0a01 	add.w	sl, sl, #1
 800c3a0:	f843 602a 	str.w	r6, [r3, sl, lsl #2]
 800c3a4:	e729      	b.n	800c1fa <__kernel_rem_pio2+0x29a>
 800c3a6:	4620      	mov	r0, r4
 800c3a8:	4629      	mov	r1, r5
 800c3aa:	f7f4 fc1f 	bl	8000bec <__aeabi_d2iz>
 800c3ae:	ab0e      	add	r3, sp, #56	@ 0x38
 800c3b0:	f843 002a 	str.w	r0, [r3, sl, lsl #2]
 800c3b4:	e721      	b.n	800c1fa <__kernel_rem_pio2+0x29a>
 800c3b6:	ab0e      	add	r3, sp, #56	@ 0x38
 800c3b8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c3bc:	f7f4 f912 	bl	80005e4 <__aeabi_i2d>
 800c3c0:	4622      	mov	r2, r4
 800c3c2:	462b      	mov	r3, r5
 800c3c4:	f7f4 f978 	bl	80006b8 <__aeabi_dmul>
 800c3c8:	4642      	mov	r2, r8
 800c3ca:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800c3ce:	464b      	mov	r3, r9
 800c3d0:	4620      	mov	r0, r4
 800c3d2:	4629      	mov	r1, r5
 800c3d4:	f7f4 f970 	bl	80006b8 <__aeabi_dmul>
 800c3d8:	3e01      	subs	r6, #1
 800c3da:	4604      	mov	r4, r0
 800c3dc:	460d      	mov	r5, r1
 800c3de:	e71f      	b.n	800c220 <__kernel_rem_pio2+0x2c0>
 800c3e0:	9906      	ldr	r1, [sp, #24]
 800c3e2:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800c3e6:	9106      	str	r1, [sp, #24]
 800c3e8:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800c3ec:	f7f4 f964 	bl	80006b8 <__aeabi_dmul>
 800c3f0:	4602      	mov	r2, r0
 800c3f2:	460b      	mov	r3, r1
 800c3f4:	4640      	mov	r0, r8
 800c3f6:	4649      	mov	r1, r9
 800c3f8:	f7f3 ffa8 	bl	800034c <__adddf3>
 800c3fc:	3601      	adds	r6, #1
 800c3fe:	4680      	mov	r8, r0
 800c400:	4689      	mov	r9, r1
 800c402:	9b04      	ldr	r3, [sp, #16]
 800c404:	429e      	cmp	r6, r3
 800c406:	dc01      	bgt.n	800c40c <__kernel_rem_pio2+0x4ac>
 800c408:	42b5      	cmp	r5, r6
 800c40a:	dae9      	bge.n	800c3e0 <__kernel_rem_pio2+0x480>
 800c40c:	ab4a      	add	r3, sp, #296	@ 0x128
 800c40e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c412:	e9c5 8900 	strd	r8, r9, [r5]
 800c416:	3c01      	subs	r4, #1
 800c418:	e706      	b.n	800c228 <__kernel_rem_pio2+0x2c8>
 800c41a:	9ba6      	ldr	r3, [sp, #664]	@ 0x298
 800c41c:	2b02      	cmp	r3, #2
 800c41e:	dc0b      	bgt.n	800c438 <__kernel_rem_pio2+0x4d8>
 800c420:	2b00      	cmp	r3, #0
 800c422:	dc38      	bgt.n	800c496 <__kernel_rem_pio2+0x536>
 800c424:	d05a      	beq.n	800c4dc <__kernel_rem_pio2+0x57c>
 800c426:	9b08      	ldr	r3, [sp, #32]
 800c428:	f003 0007 	and.w	r0, r3, #7
 800c42c:	f50d 7d1b 	add.w	sp, sp, #620	@ 0x26c
 800c430:	ecbd 8b02 	vpop	{d8}
 800c434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c438:	9ba6      	ldr	r3, [sp, #664]	@ 0x298
 800c43a:	2b03      	cmp	r3, #3
 800c43c:	d1f3      	bne.n	800c426 <__kernel_rem_pio2+0x4c6>
 800c43e:	f50b 731a 	add.w	r3, fp, #616	@ 0x268
 800c442:	eb0d 0403 	add.w	r4, sp, r3
 800c446:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800c44a:	4625      	mov	r5, r4
 800c44c:	46d0      	mov	r8, sl
 800c44e:	f1b8 0f00 	cmp.w	r8, #0
 800c452:	f1a5 0508 	sub.w	r5, r5, #8
 800c456:	dc67      	bgt.n	800c528 <__kernel_rem_pio2+0x5c8>
 800c458:	4655      	mov	r5, sl
 800c45a:	2d01      	cmp	r5, #1
 800c45c:	f1a4 0408 	sub.w	r4, r4, #8
 800c460:	f300 8083 	bgt.w	800c56a <__kernel_rem_pio2+0x60a>
 800c464:	ab4a      	add	r3, sp, #296	@ 0x128
 800c466:	eb03 040b 	add.w	r4, r3, fp
 800c46a:	2000      	movs	r0, #0
 800c46c:	2100      	movs	r1, #0
 800c46e:	f1ba 0f01 	cmp.w	sl, #1
 800c472:	f300 8098 	bgt.w	800c5a6 <__kernel_rem_pio2+0x646>
 800c476:	9b02      	ldr	r3, [sp, #8]
 800c478:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800c47c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	@ 0x130
 800c480:	2b00      	cmp	r3, #0
 800c482:	f040 80a1 	bne.w	800c5c8 <__kernel_rem_pio2+0x668>
 800c486:	9b01      	ldr	r3, [sp, #4]
 800c488:	e9c3 7800 	strd	r7, r8, [r3]
 800c48c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800c490:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c494:	e7c7      	b.n	800c426 <__kernel_rem_pio2+0x4c6>
 800c496:	ab4a      	add	r3, sp, #296	@ 0x128
 800c498:	449b      	add	fp, r3
 800c49a:	4654      	mov	r4, sl
 800c49c:	2000      	movs	r0, #0
 800c49e:	2100      	movs	r1, #0
 800c4a0:	2c00      	cmp	r4, #0
 800c4a2:	da32      	bge.n	800c50a <__kernel_rem_pio2+0x5aa>
 800c4a4:	9b02      	ldr	r3, [sp, #8]
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d035      	beq.n	800c516 <__kernel_rem_pio2+0x5b6>
 800c4aa:	4602      	mov	r2, r0
 800c4ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c4b0:	9c01      	ldr	r4, [sp, #4]
 800c4b2:	e9c4 2300 	strd	r2, r3, [r4]
 800c4b6:	4602      	mov	r2, r0
 800c4b8:	460b      	mov	r3, r1
 800c4ba:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	@ 0x128
 800c4be:	f7f3 ff43 	bl	8000348 <__aeabi_dsub>
 800c4c2:	ad4c      	add	r5, sp, #304	@ 0x130
 800c4c4:	2401      	movs	r4, #1
 800c4c6:	45a2      	cmp	sl, r4
 800c4c8:	da28      	bge.n	800c51c <__kernel_rem_pio2+0x5bc>
 800c4ca:	9b02      	ldr	r3, [sp, #8]
 800c4cc:	b113      	cbz	r3, 800c4d4 <__kernel_rem_pio2+0x574>
 800c4ce:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c4d2:	4619      	mov	r1, r3
 800c4d4:	9b01      	ldr	r3, [sp, #4]
 800c4d6:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c4da:	e7a4      	b.n	800c426 <__kernel_rem_pio2+0x4c6>
 800c4dc:	ab4a      	add	r3, sp, #296	@ 0x128
 800c4de:	449b      	add	fp, r3
 800c4e0:	2000      	movs	r0, #0
 800c4e2:	2100      	movs	r1, #0
 800c4e4:	f1ba 0f00 	cmp.w	sl, #0
 800c4e8:	da08      	bge.n	800c4fc <__kernel_rem_pio2+0x59c>
 800c4ea:	9b02      	ldr	r3, [sp, #8]
 800c4ec:	b113      	cbz	r3, 800c4f4 <__kernel_rem_pio2+0x594>
 800c4ee:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c4f2:	4619      	mov	r1, r3
 800c4f4:	9b01      	ldr	r3, [sp, #4]
 800c4f6:	e9c3 0100 	strd	r0, r1, [r3]
 800c4fa:	e794      	b.n	800c426 <__kernel_rem_pio2+0x4c6>
 800c4fc:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800c500:	f7f3 ff24 	bl	800034c <__adddf3>
 800c504:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c508:	e7ec      	b.n	800c4e4 <__kernel_rem_pio2+0x584>
 800c50a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800c50e:	f7f3 ff1d 	bl	800034c <__adddf3>
 800c512:	3c01      	subs	r4, #1
 800c514:	e7c4      	b.n	800c4a0 <__kernel_rem_pio2+0x540>
 800c516:	4602      	mov	r2, r0
 800c518:	460b      	mov	r3, r1
 800c51a:	e7c9      	b.n	800c4b0 <__kernel_rem_pio2+0x550>
 800c51c:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800c520:	f7f3 ff14 	bl	800034c <__adddf3>
 800c524:	3401      	adds	r4, #1
 800c526:	e7ce      	b.n	800c4c6 <__kernel_rem_pio2+0x566>
 800c528:	ed95 7b00 	vldr	d7, [r5]
 800c52c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800c530:	ed95 7b02 	vldr	d7, [r5, #8]
 800c534:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c538:	ec53 2b17 	vmov	r2, r3, d7
 800c53c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c540:	f7f3 ff04 	bl	800034c <__adddf3>
 800c544:	4602      	mov	r2, r0
 800c546:	460b      	mov	r3, r1
 800c548:	4606      	mov	r6, r0
 800c54a:	460f      	mov	r7, r1
 800c54c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c550:	f7f3 fefa 	bl	8000348 <__aeabi_dsub>
 800c554:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c558:	f7f3 fef8 	bl	800034c <__adddf3>
 800c55c:	f108 38ff 	add.w	r8, r8, #4294967295
 800c560:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800c564:	e9c5 6700 	strd	r6, r7, [r5]
 800c568:	e771      	b.n	800c44e <__kernel_rem_pio2+0x4ee>
 800c56a:	ed94 7b02 	vldr	d7, [r4, #8]
 800c56e:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c572:	ec53 2b17 	vmov	r2, r3, d7
 800c576:	4640      	mov	r0, r8
 800c578:	4649      	mov	r1, r9
 800c57a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800c57e:	f7f3 fee5 	bl	800034c <__adddf3>
 800c582:	4602      	mov	r2, r0
 800c584:	460b      	mov	r3, r1
 800c586:	4606      	mov	r6, r0
 800c588:	460f      	mov	r7, r1
 800c58a:	4640      	mov	r0, r8
 800c58c:	4649      	mov	r1, r9
 800c58e:	f7f3 fedb 	bl	8000348 <__aeabi_dsub>
 800c592:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c596:	f7f3 fed9 	bl	800034c <__adddf3>
 800c59a:	3d01      	subs	r5, #1
 800c59c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c5a0:	e9c4 6700 	strd	r6, r7, [r4]
 800c5a4:	e759      	b.n	800c45a <__kernel_rem_pio2+0x4fa>
 800c5a6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c5aa:	f7f3 fecf 	bl	800034c <__adddf3>
 800c5ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c5b2:	e75c      	b.n	800c46e <__kernel_rem_pio2+0x50e>
 800c5b4:	f3af 8000 	nop.w
	...
 800c5c0:	41700000 	.word	0x41700000
 800c5c4:	3e700000 	.word	0x3e700000
 800c5c8:	9b01      	ldr	r3, [sp, #4]
 800c5ca:	9a01      	ldr	r2, [sp, #4]
 800c5cc:	601f      	str	r7, [r3, #0]
 800c5ce:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800c5d2:	605c      	str	r4, [r3, #4]
 800c5d4:	609d      	str	r5, [r3, #8]
 800c5d6:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c5da:	60d3      	str	r3, [r2, #12]
 800c5dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c5e0:	6110      	str	r0, [r2, #16]
 800c5e2:	6153      	str	r3, [r2, #20]
 800c5e4:	e71f      	b.n	800c426 <__kernel_rem_pio2+0x4c6>
 800c5e6:	bf00      	nop

0800c5e8 <_init>:
 800c5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5ea:	bf00      	nop
 800c5ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5ee:	bc08      	pop	{r3}
 800c5f0:	469e      	mov	lr, r3
 800c5f2:	4770      	bx	lr

0800c5f4 <_fini>:
 800c5f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5f6:	bf00      	nop
 800c5f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5fa:	bc08      	pop	{r3}
 800c5fc:	469e      	mov	lr, r3
 800c5fe:	4770      	bx	lr
