// Seed: 1516122664
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    input logic id_3
    , id_7,
    input id_4,
    input logic id_5
    , id_8,
    output logic id_6
);
  type_16(
      id_4, !id_6, id_3
  );
  logic id_9;
  logic id_10;
endmodule
