# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../fratele_lui_gigia/fratele_lui_gigia.ip_user_files/bd/diszain/ip/diszain_util_vector_logic_0_0/sim/diszain_util_vector_logic_0_0.v" \
"../../../../../../../fratele_lui_gigia/fratele_lui_gigia.ip_user_files/bd/diszain/ip/diszain_util_vector_logic_0_1/sim/diszain_util_vector_logic_0_1.v" \
"../../../../../../../fratele_lui_gigia/fratele_lui_gigia.ip_user_files/bd/diszain/ip/diszain_xor_0_0/sim/diszain_xor_0_0.v" \
"../../../../../../../fratele_lui_gigia/fratele_lui_gigia.ip_user_files/bd/diszain/ip/diszain_si_1_0/sim/diszain_si_1_0.v" \
"../../../../../../../fratele_lui_gigia/fratele_lui_gigia.ip_user_files/bd/diszain/ip/diszain_si_2_0/sim/diszain_si_2_0.v" \
"../../../../../../../fratele_lui_gigia/fratele_lui_gigia.ip_user_files/bd/diszain/sim/diszain.v" \
"../../../../fratele_lui_gigia.srcs/sources_1/bd/diszain/hdl/diszain_wrapper.v" \
"../../../../fratele_lui_gigia.srcs/sim_1/new/nununu.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
