# Talks
| Name           | Title	             | Filename     |
| ------------   | ------------              | ------------ |
| Barrett, Fatahalian, Hanrahan, Horowitz, and Raina  | [Intro to Stanford Session](Horowitz-Intro.pdf) | Horowitz-Intro.pdf,pptx |
| Leonard Truong | [Fault: A Python Framework for Agile Hardware Verification](Fault.pdf) | Fault.pdf |
| Alex Carsello  | [Garnet - Next generation generator](Magma-and-Garnet.pdf)        | Magma-and-Garnet.pdf[1] |
| Raj Setaluri   | [Magma - Python embedded hardware language](Magma-and-Garnet.pdf) | Magma-and-Garnet.pdf[1] |

[1] Not yet uploaded.


# Posters
| Student Name                  | Poster Title	| Filename     |
| ------------                  | ------------   | ------------ |
| Ankita Nayak, Alex Carsello	| [Next-Gen CGRA Architecture](NextGenCGRA-poster.pdf)            | NextGenCGRA-poster.pdf  |
| Steven Herbst                 | [Mixed Signal Emulation](MixedSignals-poster.pdf)                | MixedSignals-poster.pdf |
| Jeff Setter	                | [Halide-to-CoreIR](H2H-poster.pdf)                      | H2H-poster.pdf          |
| Alex Carsello                 | [Garnet - Next generation generator](Magma-and-Garnet.pdf)        | Magma-and-Garnet.pdf[2] |
| Raj Setaluri                  | [Magma - Python embedded hardware language](Magma-and-Garnet.pdf) | Magma-and-Garnet.pdf[2] |
| Leonard Truong                | [Fault - Magma library for verification](Fault.pdf)    | Fault.pdf[2] |
| Makai Mann, Cristian Mattarei, Aina Niemetz, Clark Barrett| [Verification/CoSA](CoSA-poster.pdf)          | CoSA-poster.pdf |
| David Durst                   | [Aetherling: Resource-Aware, Space-Time Scheduling](Aetherling-poster.pdf)      | Aetherling-poster.pdf |
| Xuan Yang, Qiaoyi Liu         | [Auto-scheduling Deep Neural Networks for Hardware](DNN-poster.pdf)      | DNN-poster.pdf[1] |
| Nikhil Bhagdikar              | [Next-Gen PE Architecture](NextGenPE-poster.pdf) | NextGenPE-poster.pdf,pptx |
| Keyi Zhang                    | [Kernel-Based Efficient Placement Algorithm for CGRA](Placement-poster.pdf)    | Placement-poster.pdf |
| Dillon Huff	                | [Using Just-In-Time Compilation to Accelerate Simulations of Reconfigurable Architectures](JIT-poster.pdf) | JIT-poster.pdf[1] |
| Ross Daly	                | [CoreIR: LLVM-Inspired Hardware Intermediate Representation](CoreIR-poster.pdf) | CoreIR-poster.pdf[1] |

[1] Not yet uploaded: Xuan/Joey, Raj/Alex, Dillon, Ross

[2] No poster, see talk slides instead.
