\hypertarget{struct_n_v_i_c___type}{}\section{N\+V\+I\+C\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}


Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC).  




{\ttfamily \#include $<$core\+\_\+cm0.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a1f17e124416ac253386a3e3a339adebf}{I\+S\+ER} \mbox{[}1\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a52b6b330b9662b8e8962afd2bc22eab2}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}31\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a1d18c89c94cf0f7ece8db0d5351aced9}{I\+C\+ER} \mbox{[}1\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a97b6f852da06799a309457b83d4801d9}{R\+S\+E\+R\+V\+E\+D1} \mbox{[}31\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_ae6195c2f637c22c97d01ca5c71305bc3}{I\+S\+PR} \mbox{[}1\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_ad65f1d8ada494ac3e4a01b5d8fc0e4af}{R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}31\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a0dccb8954db63a673212815f56031625}{I\+C\+PR} \mbox{[}1\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a9416f445547a08e24c3fdda87abb0fa6}{R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}31\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a86c49460af6ebd251da0b08a0e9049f7}{R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}64\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a2e29b486ab9ebee3eba25091aff18ec6}{I\+PR} \mbox{[}8\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC). 

Definition at line 234 of file core\+\_\+cm0.\+h.



\subsection{Member Data Documentation}
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+ER@{I\+C\+ER}}
\index{I\+C\+ER@{I\+C\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+ER}{ICER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+C\+ER\mbox{[}1\mbox{]}}\hypertarget{struct_n_v_i_c___type_a1d18c89c94cf0f7ece8db0d5351aced9}{}\label{struct_n_v_i_c___type_a1d18c89c94cf0f7ece8db0d5351aced9}
Offset\+: 0x080 (R/W) Interrupt Clear Enable Register 

Definition at line 238 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+PR@{I\+C\+PR}}
\index{I\+C\+PR@{I\+C\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+PR}{ICPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+C\+PR\mbox{[}1\mbox{]}}\hypertarget{struct_n_v_i_c___type_a0dccb8954db63a673212815f56031625}{}\label{struct_n_v_i_c___type_a0dccb8954db63a673212815f56031625}
Offset\+: 0x180 (R/W) Interrupt Clear Pending Register 

Definition at line 242 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+PR@{I\+PR}}
\index{I\+PR@{I\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+PR}{IPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+PR\mbox{[}8\mbox{]}}\hypertarget{struct_n_v_i_c___type_a2e29b486ab9ebee3eba25091aff18ec6}{}\label{struct_n_v_i_c___type_a2e29b486ab9ebee3eba25091aff18ec6}
Offset\+: 0x3\+EC (R/W) Interrupt Priority Register 

Definition at line 245 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+ER@{I\+S\+ER}}
\index{I\+S\+ER@{I\+S\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+S\+ER}{ISER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+S\+ER\mbox{[}1\mbox{]}}\hypertarget{struct_n_v_i_c___type_a1f17e124416ac253386a3e3a339adebf}{}\label{struct_n_v_i_c___type_a1f17e124416ac253386a3e3a339adebf}
Offset\+: 0x000 (R/W) Interrupt Set Enable Register 

Definition at line 236 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+PR@{I\+S\+PR}}
\index{I\+S\+PR@{I\+S\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+S\+PR}{ISPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+S\+PR\mbox{[}1\mbox{]}}\hypertarget{struct_n_v_i_c___type_ae6195c2f637c22c97d01ca5c71305bc3}{}\label{struct_n_v_i_c___type_ae6195c2f637c22c97d01ca5c71305bc3}
Offset\+: 0x100 (R/W) Interrupt Set Pending Register 

Definition at line 240 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}31\mbox{]}}\hypertarget{struct_n_v_i_c___type_a52b6b330b9662b8e8962afd2bc22eab2}{}\label{struct_n_v_i_c___type_a52b6b330b9662b8e8962afd2bc22eab2}


Definition at line 237 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D2\mbox{[}31\mbox{]}}\hypertarget{struct_n_v_i_c___type_ad65f1d8ada494ac3e4a01b5d8fc0e4af}{}\label{struct_n_v_i_c___type_ad65f1d8ada494ac3e4a01b5d8fc0e4af}


Definition at line 241 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D3\mbox{[}31\mbox{]}}\hypertarget{struct_n_v_i_c___type_a9416f445547a08e24c3fdda87abb0fa6}{}\label{struct_n_v_i_c___type_a9416f445547a08e24c3fdda87abb0fa6}


Definition at line 243 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D4\mbox{[}64\mbox{]}}\hypertarget{struct_n_v_i_c___type_a86c49460af6ebd251da0b08a0e9049f7}{}\label{struct_n_v_i_c___type_a86c49460af6ebd251da0b08a0e9049f7}


Definition at line 244 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+S\+E\+R\+V\+E\+D1@{R\+S\+E\+R\+V\+E\+D1}}
\index{R\+S\+E\+R\+V\+E\+D1@{R\+S\+E\+R\+V\+E\+D1}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+S\+E\+R\+V\+E\+D1}{RSERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+S\+E\+R\+V\+E\+D1\mbox{[}31\mbox{]}}\hypertarget{struct_n_v_i_c___type_a97b6f852da06799a309457b83d4801d9}{}\label{struct_n_v_i_c___type_a97b6f852da06799a309457b83d4801d9}


Definition at line 239 of file core\+\_\+cm0.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/piro8/\+Documentos/\+T\+I\+N\+O\+C2/\+T\+I\+N\+O\+C2\+\_\+\+F\+I\+R\+M\+W\+A\+R\+E\+\_\+\+F\+R\+E\+E\+R\+T\+O\+S/\+C\+M\+S\+I\+Sv2p00\+\_\+\+L\+P\+C1102/inc/\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}\end{DoxyCompactItemize}
