-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity arcsinh is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (11 downto 0) );
end;


architecture behav of arcsinh is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_400 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_9F7 : STD_LOGIC_VECTOR (11 downto 0) := "100111110111";
    constant ap_const_lv30_5556 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000101010101010110";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal arcsinh_table10_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal arcsinh_table10_ce0 : STD_LOGIC;
    signal arcsinh_table10_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_268_reg_238 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_268_reg_238 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_268_reg_238 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_268_reg_238 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_267_fu_88_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_267_reg_244 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_270_reg_249 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_270_reg_249 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_269_reg_254 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_fu_149_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_reg_259 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_273_reg_264 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_273_reg_264 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_274_reg_270 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_fu_184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_275 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_202_fu_189_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_225_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal neg_mul_fu_100_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_fu_115_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_s_fu_118_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_v_fu_121_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_271_fu_128_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal neg_ti_fu_132_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_272_fu_138_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_206_fu_142_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_204_fu_173_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_fu_180_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp1_fu_194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_205_fu_212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_204_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_225_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_idle_pp0 : STD_LOGIC;

    component prop_hw_mul_mul_1cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component arcsinh_arcsinh_tbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;



begin
    arcsinh_table10_U : component arcsinh_arcsinh_tbkb
    generic map (
        DataWidth => 12,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => arcsinh_table10_address0,
        ce0 => arcsinh_table10_ce0,
        q0 => arcsinh_table10_q0);

    prop_hw_mul_mul_1cud_U1 : component prop_hw_mul_mul_1cud
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_225_p0,
        din1 => data_V_read,
        ce => ap_const_logic_1,
        dout => grp_fu_225_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                ap_pipeline_reg_pp0_iter1_tmp_268_reg_238 <= tmp_268_reg_238;
                tmp_268_reg_238 <= data_V_read(13 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then
                ap_pipeline_reg_pp0_iter2_tmp_268_reg_238 <= ap_pipeline_reg_pp0_iter1_tmp_268_reg_238;
                ap_pipeline_reg_pp0_iter3_tmp_268_reg_238 <= ap_pipeline_reg_pp0_iter2_tmp_268_reg_238;
                ap_pipeline_reg_pp0_iter3_tmp_270_reg_249 <= tmp_270_reg_249;
                ap_pipeline_reg_pp0_iter5_tmp_273_reg_264 <= tmp_273_reg_264;
                icmp_reg_275 <= icmp_fu_184_p2;
                r_V_reg_259 <= r_V_fu_149_p2;
                tmp_273_reg_264 <= r_V_fu_149_p2(12 downto 12);
                tmp_274_reg_270 <= r_V_fu_149_p2(12 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not((ap_pipeline_reg_pp0_iter1_tmp_268_reg_238 = ap_const_lv1_0)))) then
                tmp_267_reg_244 <= tmp_267_fu_88_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not((ap_pipeline_reg_pp0_iter2_tmp_268_reg_238 = ap_const_lv1_0)))) then
                tmp_269_reg_254 <= neg_mul_fu_100_p2(28 downto 17);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_pipeline_reg_pp0_iter1_tmp_268_reg_238 = ap_const_lv1_0))) then
                tmp_270_reg_249 <= grp_fu_225_p2(29 downto 17);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, ap_pipeline_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0 downto 0);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4) and (ap_const_logic_0 = ap_enable_reg_pp0_iter5) and (ap_const_logic_0 = ap_enable_reg_pp0_iter6))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_pipeline_idle_pp0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4) and (ap_const_logic_0 = ap_enable_reg_pp0_iter5))) then 
            ap_pipeline_idle_pp0 <= ap_const_logic_1;
        else 
            ap_pipeline_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= 
        sel_tmp_fu_204_p3 when (tmp_205_fu_212_p2(0) = '1') else 
        arcsinh_table10_q0;
    arcsinh_table10_address0 <= tmp_202_fu_189_p1(13 - 1 downto 0);

    arcsinh_table10_ce0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5)
    begin
        if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5))) then 
            arcsinh_table10_ce0 <= ap_const_logic_1;
        else 
            arcsinh_table10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_225_p0 <= ap_const_lv30_5556(16 - 1 downto 0);
    icmp_fu_184_p2 <= "1" when (signed(tmp_274_reg_270) > signed(ap_const_lv3_0)) else "0";
        index_fu_180_p1 <= std_logic_vector(resize(signed(tmp_204_fu_173_p3),32));

    neg_mul_fu_100_p2 <= std_logic_vector(unsigned(ap_const_lv29_0) - unsigned(tmp_267_reg_244));
    neg_ti_fu_132_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(tmp_271_fu_128_p1));
    p_v_fu_121_p3 <= 
        tmp_fu_115_p1 when (ap_pipeline_reg_pp0_iter3_tmp_268_reg_238(0) = '1') else 
        tmp_s_fu_118_p1;
    r_V_fu_149_p2 <= std_logic_vector(unsigned(ap_const_lv13_400) - unsigned(tmp_206_fu_142_p3));
    sel_tmp1_fu_194_p2 <= (ap_pipeline_reg_pp0_iter5_tmp_273_reg_264 xor ap_const_lv1_1);
    sel_tmp2_fu_199_p2 <= (icmp_reg_275 and sel_tmp1_fu_194_p2);
    sel_tmp_fu_204_p3 <= 
        ap_const_lv12_0 when (sel_tmp2_fu_199_p2(0) = '1') else 
        ap_const_lv12_9F7;
    tmp_202_fu_189_p1 <= std_logic_vector(resize(unsigned(index_fu_180_p1),64));
    tmp_204_fu_173_p3 <= (r_V_reg_259 & ap_const_lv3_0);
    tmp_205_fu_212_p2 <= (sel_tmp2_fu_199_p2 or ap_pipeline_reg_pp0_iter5_tmp_273_reg_264);
    tmp_206_fu_142_p3 <= 
        neg_ti_fu_132_p2 when (ap_pipeline_reg_pp0_iter3_tmp_268_reg_238(0) = '1') else 
        tmp_272_fu_138_p1;
    tmp_267_fu_88_p1 <= grp_fu_225_p2(29 - 1 downto 0);
    tmp_271_fu_128_p1 <= p_v_fu_121_p3(13 - 1 downto 0);
    tmp_272_fu_138_p1 <= p_v_fu_121_p3(13 - 1 downto 0);
        tmp_fu_115_p1 <= std_logic_vector(resize(signed(tmp_269_reg_254),15));

        tmp_s_fu_118_p1 <= std_logic_vector(resize(signed(ap_pipeline_reg_pp0_iter3_tmp_270_reg_249),15));

end behav;
