$date
	Sat Aug 31 22:58:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mem_tb $end
$var wire 32 ! rd [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 1 # clk $end
$var reg 32 $ wd [31:0] $end
$var reg 1 % we $end
$scope module uut $end
$var wire 32 & a [31:0] $end
$var wire 1 # clk $end
$var wire 32 ' rd [31:0] $end
$var wire 32 ( wd [31:0] $end
$var wire 1 % we $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b100000011001111111111111110111 '
b1010 &
0%
b0 $
1#
b1010 "
b100000011001111111111111110111 !
$end
#5
0#
#10
b10000101001110000000000001010 !
b10000101001110000000000001010 '
1#
b11001 "
b11001 &
#15
0#
#20
b10101011110011010001001000110100 !
b10101011110011010001001000110100 '
1#
b10101011110011010001001000110100 $
b10101011110011010001001000110100 (
1%
#25
0#
#30
b100000000000110000000000001100 !
b100000000000110000000000001100 '
1#
b101 "
b101 &
0%
#35
0#
#40
b10101011110011010001001000110100 !
b10101011110011010001001000110100 '
1#
b11001 "
b11001 &
#45
0#
#50
1#
