
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000006e  00800200  00001982  00001a16  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001982  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001d  0080026e  0080026e  00001a84  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001a84  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001ae0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000358  00000000  00000000  00001b20  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003259  00000000  00000000  00001e78  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001ca1  00000000  00000000  000050d1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001bc2  00000000  00000000  00006d72  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000838  00000000  00000000  00008934  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000bd4  00000000  00000000  0000916c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001895  00000000  00000000  00009d40  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000280  00000000  00000000  0000b5d5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	a8 c2       	rjmp	.+1360   	; 0x55e <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	67 c2       	rjmp	.+1230   	; 0x520 <__vector_20>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	9b c5       	rjmp	.+2870   	; 0xbd4 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	48 c5       	rjmp	.+2704   	; 0xb5a <__vector_50>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	08 06       	cpc	r0, r24
      e6:	5a 06       	cpc	r5, r26
      e8:	5a 06       	cpc	r5, r26
      ea:	5a 06       	cpc	r5, r26
      ec:	5a 06       	cpc	r5, r26
      ee:	5a 06       	cpc	r5, r26
      f0:	5a 06       	cpc	r5, r26
      f2:	5a 06       	cpc	r5, r26
      f4:	08 06       	cpc	r0, r24
      f6:	5a 06       	cpc	r5, r26
      f8:	5a 06       	cpc	r5, r26
      fa:	5a 06       	cpc	r5, r26
      fc:	5a 06       	cpc	r5, r26
      fe:	5a 06       	cpc	r5, r26
     100:	5a 06       	cpc	r5, r26
     102:	5a 06       	cpc	r5, r26
     104:	0a 06       	cpc	r0, r26
     106:	5a 06       	cpc	r5, r26
     108:	5a 06       	cpc	r5, r26
     10a:	5a 06       	cpc	r5, r26
     10c:	5a 06       	cpc	r5, r26
     10e:	5a 06       	cpc	r5, r26
     110:	5a 06       	cpc	r5, r26
     112:	5a 06       	cpc	r5, r26
     114:	5a 06       	cpc	r5, r26
     116:	5a 06       	cpc	r5, r26
     118:	5a 06       	cpc	r5, r26
     11a:	5a 06       	cpc	r5, r26
     11c:	5a 06       	cpc	r5, r26
     11e:	5a 06       	cpc	r5, r26
     120:	5a 06       	cpc	r5, r26
     122:	5a 06       	cpc	r5, r26
     124:	0a 06       	cpc	r0, r26
     126:	5a 06       	cpc	r5, r26
     128:	5a 06       	cpc	r5, r26
     12a:	5a 06       	cpc	r5, r26
     12c:	5a 06       	cpc	r5, r26
     12e:	5a 06       	cpc	r5, r26
     130:	5a 06       	cpc	r5, r26
     132:	5a 06       	cpc	r5, r26
     134:	5a 06       	cpc	r5, r26
     136:	5a 06       	cpc	r5, r26
     138:	5a 06       	cpc	r5, r26
     13a:	5a 06       	cpc	r5, r26
     13c:	5a 06       	cpc	r5, r26
     13e:	5a 06       	cpc	r5, r26
     140:	5a 06       	cpc	r5, r26
     142:	5a 06       	cpc	r5, r26
     144:	56 06       	cpc	r5, r22
     146:	5a 06       	cpc	r5, r26
     148:	5a 06       	cpc	r5, r26
     14a:	5a 06       	cpc	r5, r26
     14c:	5a 06       	cpc	r5, r26
     14e:	5a 06       	cpc	r5, r26
     150:	5a 06       	cpc	r5, r26
     152:	5a 06       	cpc	r5, r26
     154:	33 06       	cpc	r3, r19
     156:	5a 06       	cpc	r5, r26
     158:	5a 06       	cpc	r5, r26
     15a:	5a 06       	cpc	r5, r26
     15c:	5a 06       	cpc	r5, r26
     15e:	5a 06       	cpc	r5, r26
     160:	5a 06       	cpc	r5, r26
     162:	5a 06       	cpc	r5, r26
     164:	5a 06       	cpc	r5, r26
     166:	5a 06       	cpc	r5, r26
     168:	5a 06       	cpc	r5, r26
     16a:	5a 06       	cpc	r5, r26
     16c:	5a 06       	cpc	r5, r26
     16e:	5a 06       	cpc	r5, r26
     170:	5a 06       	cpc	r5, r26
     172:	5a 06       	cpc	r5, r26
     174:	27 06       	cpc	r2, r23
     176:	5a 06       	cpc	r5, r26
     178:	5a 06       	cpc	r5, r26
     17a:	5a 06       	cpc	r5, r26
     17c:	5a 06       	cpc	r5, r26
     17e:	5a 06       	cpc	r5, r26
     180:	5a 06       	cpc	r5, r26
     182:	5a 06       	cpc	r5, r26
     184:	45 06       	cpc	r4, r21

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e2 e8       	ldi	r30, 0x82	; 130
     19e:	f9 e1       	ldi	r31, 0x19	; 25
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ae 36       	cpi	r26, 0x6E	; 110
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	ae e6       	ldi	r26, 0x6E	; 110
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ab 38       	cpi	r26, 0x8B	; 139
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	4d d2       	rcall	.+1178   	; 0x65c <main>
     1c2:	0c 94 bf 0c 	jmp	0x197e	; 0x197e <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:

 #include <avr/io.h>
 #include "adc.h"

 void adc_init(void){
	DDRF &= ~(1 << PF0);													// Pin as input
     1c8:	80 98       	cbi	0x10, 0	; 16
	ADMUX |= (1 << REFS0);													// Referansespenning
     1ca:	ec e7       	ldi	r30, 0x7C	; 124
     1cc:	f0 e0       	ldi	r31, 0x00	; 0
     1ce:	80 81       	ld	r24, Z
     1d0:	80 64       	ori	r24, 0x40	; 64
     1d2:	80 83       	st	Z, r24
	ADMUX &= ~(1 << REFS1);													// Referansespenning
     1d4:	80 81       	ld	r24, Z
     1d6:	8f 77       	andi	r24, 0x7F	; 127
     1d8:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN) | (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);		// ADEN - ADC Enabled, ADPS2:0 - Prescaler
     1da:	ea e7       	ldi	r30, 0x7A	; 122
     1dc:	f0 e0       	ldi	r31, 0x00	; 0
     1de:	80 81       	ld	r24, Z
     1e0:	87 68       	ori	r24, 0x87	; 135
     1e2:	80 83       	st	Z, r24
     1e4:	08 95       	ret

000001e6 <adc_read>:
 }

 uint8_t adc_read(uint8_t channel){
	ADMUX |= ((1 << channel) & 0xE0);
     1e6:	ec e7       	ldi	r30, 0x7C	; 124
     1e8:	f0 e0       	ldi	r31, 0x00	; 0
     1ea:	90 81       	ld	r25, Z
     1ec:	21 e0       	ldi	r18, 0x01	; 1
     1ee:	30 e0       	ldi	r19, 0x00	; 0
     1f0:	02 c0       	rjmp	.+4      	; 0x1f6 <adc_read+0x10>
     1f2:	22 0f       	add	r18, r18
     1f4:	33 1f       	adc	r19, r19
     1f6:	8a 95       	dec	r24
     1f8:	e2 f7       	brpl	.-8      	; 0x1f2 <adc_read+0xc>
     1fa:	20 7e       	andi	r18, 0xE0	; 224
     1fc:	29 2b       	or	r18, r25
     1fe:	20 83       	st	Z, r18
	ADCSRA |= (1 << ADSC);			// ADC Start conversion
     200:	ea e7       	ldi	r30, 0x7A	; 122
     202:	f0 e0       	ldi	r31, 0x00	; 0
     204:	80 81       	ld	r24, Z
     206:	80 64       	ori	r24, 0x40	; 64
     208:	80 83       	st	Z, r24
	while((ADCSRA & (1<<ADSC))){
     20a:	80 81       	ld	r24, Z
     20c:	86 fd       	sbrc	r24, 6
     20e:	fd cf       	rjmp	.-6      	; 0x20a <adc_read+0x24>
		//Do nothing
	}
	return ADC;
     210:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x700078>
     214:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
     218:	08 95       	ret

0000021a <can_init>:

#include "can.h"
#include "MCP2515.h"

void can_init(){
	mcp2515_bitModify(MCP_RXB0CTRL, MCP_FILTER_MASK, 0xFF);				// Filter Off
     21a:	4f ef       	ldi	r20, 0xFF	; 255
     21c:	60 e6       	ldi	r22, 0x60	; 96
     21e:	80 e6       	ldi	r24, 0x60	; 96
     220:	5b d2       	rcall	.+1206   	; 0x6d8 <mcp2515_bitModify>
	mcp2515_bitModify(MCP_CANINTE, MCP_RX0IE, MCP_RX0IE);				// Should generate interrupt on INT of mcp upon receivement of a message.
     222:	41 e0       	ldi	r20, 0x01	; 1
     224:	61 e0       	ldi	r22, 0x01	; 1
     226:	8b e2       	ldi	r24, 0x2B	; 43
     228:	57 d2       	rcall	.+1198   	; 0x6d8 <mcp2515_bitModify>
	EIMSK |= (1 << INT2);												// Enable interrupt on INT2
     22a:	ea 9a       	sbi	0x1d, 2	; 29
	EICRA |= (1 << ISC21);												// Interrupts on falling edge
     22c:	e9 e6       	ldi	r30, 0x69	; 105
     22e:	f0 e0       	ldi	r31, 0x00	; 0
     230:	80 81       	ld	r24, Z
     232:	80 62       	ori	r24, 0x20	; 32
     234:	80 83       	st	Z, r24
	EICRA &= ~(1 << ISC20);												// Interrupts on falling edge
     236:	80 81       	ld	r24, Z
     238:	8f 7e       	andi	r24, 0xEF	; 239
     23a:	80 83       	st	Z, r24
	mcp2515_bitModify(MCP_BFPCTRL, MCP_B0BFE, MCP_B0BFE);				// Used to enable interrupts on the respective Receivebuffer, here RX0
     23c:	44 e0       	ldi	r20, 0x04	; 4
     23e:	64 e0       	ldi	r22, 0x04	; 4
     240:	8c e0       	ldi	r24, 0x0C	; 12
     242:	4a d2       	rcall	.+1172   	; 0x6d8 <mcp2515_bitModify>
	mcp2515_bitModify(MCP_BFPCTRL, MCP_B0BFM, MCP_B0BFM);				// Used to enable interrupts on the respective Receivebuffer, here RX0
     244:	41 e0       	ldi	r20, 0x01	; 1
     246:	61 e0       	ldi	r22, 0x01	; 1
     248:	8c e0       	ldi	r24, 0x0C	; 12
     24a:	46 c2       	rjmp	.+1164   	; 0x6d8 <mcp2515_bitModify>
     24c:	08 95       	ret

0000024e <can_sendMessage>:
}

void can_sendMessage(can_message_t message){
     24e:	cf 92       	push	r12
     250:	df 92       	push	r13
     252:	ef 92       	push	r14
     254:	ff 92       	push	r15
     256:	0f 93       	push	r16
     258:	1f 93       	push	r17
     25a:	cf 93       	push	r28
     25c:	df 93       	push	r29
     25e:	cd b7       	in	r28, 0x3d	; 61
     260:	de b7       	in	r29, 0x3e	; 62
     262:	2b 97       	sbiw	r28, 0x0b	; 11
     264:	0f b6       	in	r0, 0x3f	; 63
     266:	f8 94       	cli
     268:	de bf       	out	0x3e, r29	; 62
     26a:	0f be       	out	0x3f, r0	; 63
     26c:	cd bf       	out	0x3d, r28	; 61
     26e:	e9 82       	std	Y+1, r14	; 0x01
     270:	fa 82       	std	Y+2, r15	; 0x02
     272:	0b 83       	std	Y+3, r16	; 0x03
     274:	1c 83       	std	Y+4, r17	; 0x04
     276:	2d 83       	std	Y+5, r18	; 0x05
     278:	3e 83       	std	Y+6, r19	; 0x06
     27a:	4f 83       	std	Y+7, r20	; 0x07
     27c:	58 87       	std	Y+8, r21	; 0x08
     27e:	69 87       	std	Y+9, r22	; 0x09
     280:	7a 87       	std	Y+10, r23	; 0x0a
     282:	8b 87       	std	Y+11, r24	; 0x0b
     284:	e9 80       	ldd	r14, Y+1	; 0x01
     286:	fa 80       	ldd	r15, Y+2	; 0x02
	while(mcp2515_read(MCP_TXB0CTRL) & (1 << MCP_TXREQ));
     288:	80 e3       	ldi	r24, 0x30	; 48
     28a:	06 d2       	rcall	.+1036   	; 0x698 <mcp2515_read>
     28c:	83 fd       	sbrc	r24, 3
     28e:	fc cf       	rjmp	.-8      	; 0x288 <can_sendMessage+0x3a>
	mcp2515_write(MCP_TXB0SIDH, (message.id >> 3));						// Legger identiteten i høy og lav registeret til ID. (til sammen 11bit)
     290:	b7 01       	movw	r22, r14
     292:	76 95       	lsr	r23
     294:	67 95       	ror	r22
     296:	76 95       	lsr	r23
     298:	67 95       	ror	r22
     29a:	76 95       	lsr	r23
     29c:	67 95       	ror	r22
     29e:	81 e3       	ldi	r24, 0x31	; 49
     2a0:	07 d2       	rcall	.+1038   	; 0x6b0 <mcp2515_write>
	mcp2515_write(MCP_TXB0SIDL, (uint8_t)(message.id << 5));
     2a2:	6e 2d       	mov	r22, r14
     2a4:	62 95       	swap	r22
     2a6:	66 0f       	add	r22, r22
     2a8:	60 7e       	andi	r22, 0xE0	; 224
     2aa:	82 e3       	ldi	r24, 0x32	; 50
     2ac:	01 d2       	rcall	.+1026   	; 0x6b0 <mcp2515_write>
	mcp2515_write(MCP_TXB0DLC, message.length);							// Setter datalengden i DLC registeret. (4 bit)
     2ae:	60 2f       	mov	r22, r16
     2b0:	85 e3       	ldi	r24, 0x35	; 53
     2b2:	fe d1       	rcall	.+1020   	; 0x6b0 <mcp2515_write>
     2b4:	00 23       	and	r16, r16

	for (int i=0;i<message.length;i++){
     2b6:	a1 f0       	breq	.+40     	; 0x2e0 <can_sendMessage+0x92>
     2b8:	7e 01       	movw	r14, r28
     2ba:	24 e0       	ldi	r18, 0x04	; 4
     2bc:	e2 0e       	add	r14, r18
     2be:	f1 1c       	adc	r15, r1
     2c0:	ce 01       	movw	r24, r28
     2c2:	80 0f       	add	r24, r16
     2c4:	91 1d       	adc	r25, r1
     2c6:	fc 01       	movw	r30, r24
     2c8:	34 96       	adiw	r30, 0x04	; 4
     2ca:	6f 01       	movw	r12, r30
     2cc:	16 e3       	ldi	r17, 0x36	; 54
     2ce:	f7 01       	movw	r30, r14
		mcp2515_write(MCP_TXB0D0 + i, message.data[i]);
     2d0:	61 91       	ld	r22, Z+
     2d2:	7f 01       	movw	r14, r30
     2d4:	81 2f       	mov	r24, r17
     2d6:	ec d1       	rcall	.+984    	; 0x6b0 <mcp2515_write>
     2d8:	1f 5f       	subi	r17, 0xFF	; 255
	while(mcp2515_read(MCP_TXB0CTRL) & (1 << MCP_TXREQ));
	mcp2515_write(MCP_TXB0SIDH, (message.id >> 3));						// Legger identiteten i høy og lav registeret til ID. (til sammen 11bit)
	mcp2515_write(MCP_TXB0SIDL, (uint8_t)(message.id << 5));
	mcp2515_write(MCP_TXB0DLC, message.length);							// Setter datalengden i DLC registeret. (4 bit)

	for (int i=0;i<message.length;i++){
     2da:	ec 14       	cp	r14, r12
     2dc:	fd 04       	cpc	r15, r13
     2de:	b9 f7       	brne	.-18     	; 0x2ce <can_sendMessage+0x80>
		mcp2515_write(MCP_TXB0D0 + i, message.data[i]);
	}	
	mcp2515_RTS();
     2e0:	f6 d1       	rcall	.+1004   	; 0x6ce <mcp2515_RTS>
     2e2:	2b 96       	adiw	r28, 0x0b	; 11
}
     2e4:	0f b6       	in	r0, 0x3f	; 63
     2e6:	f8 94       	cli
     2e8:	de bf       	out	0x3e, r29	; 62
     2ea:	0f be       	out	0x3f, r0	; 63
     2ec:	cd bf       	out	0x3d, r28	; 61
     2ee:	df 91       	pop	r29
     2f0:	cf 91       	pop	r28
     2f2:	1f 91       	pop	r17
     2f4:	0f 91       	pop	r16
     2f6:	ff 90       	pop	r15
     2f8:	ef 90       	pop	r14
     2fa:	df 90       	pop	r13
     2fc:	cf 90       	pop	r12
     2fe:	08 95       	ret

00000300 <can_read>:
     300:	8f 92       	push	r8

can_message_t can_read(){
     302:	9f 92       	push	r9
     304:	af 92       	push	r10
     306:	bf 92       	push	r11
     308:	cf 92       	push	r12
     30a:	df 92       	push	r13
     30c:	ef 92       	push	r14
     30e:	ff 92       	push	r15
     310:	0f 93       	push	r16
     312:	1f 93       	push	r17
     314:	cf 93       	push	r28
     316:	df 93       	push	r29
     318:	cd b7       	in	r28, 0x3d	; 61
     31a:	de b7       	in	r29, 0x3e	; 62
     31c:	2b 97       	sbiw	r28, 0x0b	; 11
     31e:	0f b6       	in	r0, 0x3f	; 63
     320:	f8 94       	cli
     322:	de bf       	out	0x3e, r29	; 62
     324:	0f be       	out	0x3f, r0	; 63
     326:	cd bf       	out	0x3d, r28	; 61
     328:	4c 01       	movw	r8, r24
	can_message_t message;

	message.id = ((mcp2515_read(MCP_RXB0SIDH) << 3) | (mcp2515_read(MCP_RXB0SIDL) >> 5));
     32a:	81 e6       	ldi	r24, 0x61	; 97
     32c:	b5 d1       	rcall	.+874    	; 0x698 <mcp2515_read>
     32e:	a8 2e       	mov	r10, r24
     330:	82 e6       	ldi	r24, 0x62	; 98
     332:	b2 d1       	rcall	.+868    	; 0x698 <mcp2515_read>
     334:	b1 2c       	mov	r11, r1
     336:	aa 0c       	add	r10, r10
     338:	bb 1c       	adc	r11, r11
     33a:	aa 0c       	add	r10, r10
     33c:	bb 1c       	adc	r11, r11
     33e:	aa 0c       	add	r10, r10
     340:	bb 1c       	adc	r11, r11
     342:	82 95       	swap	r24
     344:	86 95       	lsr	r24
     346:	87 70       	andi	r24, 0x07	; 7
     348:	a8 2a       	or	r10, r24
	message.length = mcp2515_read(MCP_RXB0DLC);
     34a:	85 e6       	ldi	r24, 0x65	; 101
     34c:	a5 d1       	rcall	.+842    	; 0x698 <mcp2515_read>
     34e:	08 2f       	mov	r16, r24
     350:	88 23       	and	r24, r24
	
	for (int i = 0; i < message.length; i++){
     352:	a1 f0       	breq	.+40     	; 0x37c <can_read+0x7c>
     354:	7e 01       	movw	r14, r28
     356:	24 e0       	ldi	r18, 0x04	; 4
     358:	e2 0e       	add	r14, r18
     35a:	f1 1c       	adc	r15, r1
     35c:	ce 01       	movw	r24, r28
     35e:	80 0f       	add	r24, r16
     360:	91 1d       	adc	r25, r1
     362:	fc 01       	movw	r30, r24
     364:	34 96       	adiw	r30, 0x04	; 4
     366:	6f 01       	movw	r12, r30
     368:	16 e6       	ldi	r17, 0x66	; 102
		message.data[i] = mcp2515_read(MCP_RXB0D0 + i);
     36a:	81 2f       	mov	r24, r17
     36c:	95 d1       	rcall	.+810    	; 0x698 <mcp2515_read>
     36e:	f7 01       	movw	r30, r14
     370:	81 93       	st	Z+, r24
     372:	7f 01       	movw	r14, r30
     374:	1f 5f       	subi	r17, 0xFF	; 255
     376:	ec 15       	cp	r30, r12
	can_message_t message;

	message.id = ((mcp2515_read(MCP_RXB0SIDH) << 3) | (mcp2515_read(MCP_RXB0SIDL) >> 5));
	message.length = mcp2515_read(MCP_RXB0DLC);
	
	for (int i = 0; i < message.length; i++){
     378:	fd 05       	cpc	r31, r13
     37a:	b9 f7       	brne	.-18     	; 0x36a <can_read+0x6a>
		message.data[i] = mcp2515_read(MCP_RXB0D0 + i);
	}
	mcp2515_bitModify(MCP_CANINTF, MCP_RX0IF, 0x00);	//For guds skyld ikke endre denne fra RX til TX, RX er riktig!
     37c:	40 e0       	ldi	r20, 0x00	; 0
     37e:	61 e0       	ldi	r22, 0x01	; 1
     380:	8c e2       	ldi	r24, 0x2C	; 44
     382:	aa d1       	rcall	.+852    	; 0x6d8 <mcp2515_bitModify>
     384:	ba 82       	std	Y+2, r11	; 0x02
	return message;
     386:	a9 82       	std	Y+1, r10	; 0x01
     388:	0b 83       	std	Y+3, r16	; 0x03
     38a:	8b e0       	ldi	r24, 0x0B	; 11
     38c:	fe 01       	movw	r30, r28
     38e:	31 96       	adiw	r30, 0x01	; 1
     390:	d4 01       	movw	r26, r8
     392:	01 90       	ld	r0, Z+
     394:	0d 92       	st	X+, r0
     396:	8a 95       	dec	r24
     398:	e1 f7       	brne	.-8      	; 0x392 <can_read+0x92>
     39a:	c4 01       	movw	r24, r8
}
     39c:	2b 96       	adiw	r28, 0x0b	; 11
     39e:	0f b6       	in	r0, 0x3f	; 63
     3a0:	f8 94       	cli
     3a2:	de bf       	out	0x3e, r29	; 62
     3a4:	0f be       	out	0x3f, r0	; 63
     3a6:	cd bf       	out	0x3d, r28	; 61
     3a8:	df 91       	pop	r29
     3aa:	cf 91       	pop	r28
     3ac:	1f 91       	pop	r17
     3ae:	0f 91       	pop	r16
     3b0:	ff 90       	pop	r15
     3b2:	ef 90       	pop	r14
     3b4:	df 90       	pop	r13
     3b6:	cf 90       	pop	r12
     3b8:	bf 90       	pop	r11
     3ba:	af 90       	pop	r10
     3bc:	9f 90       	pop	r9
     3be:	8f 90       	pop	r8
     3c0:	08 95       	ret

000003c2 <game_sendGameTimer>:

volatile uint8_t tot_overflow;
volatile int sendGameCounter = 0;
volatile int can_message_received = 0;

 void game_sendGameTimer(void){
     3c2:	ef 92       	push	r14
     3c4:	ff 92       	push	r15
     3c6:	0f 93       	push	r16
     3c8:	1f 93       	push	r17
     3ca:	cf 93       	push	r28
     3cc:	df 93       	push	r29
     3ce:	cd b7       	in	r28, 0x3d	; 61
     3d0:	de b7       	in	r29, 0x3e	; 62
     3d2:	2b 97       	sbiw	r28, 0x0b	; 11
     3d4:	0f b6       	in	r0, 0x3f	; 63
     3d6:	f8 94       	cli
     3d8:	de bf       	out	0x3e, r29	; 62
     3da:	0f be       	out	0x3f, r0	; 63
     3dc:	cd bf       	out	0x3d, r28	; 61
	if(sendGameCounter){
     3de:	80 91 70 02 	lds	r24, 0x0270	; 0x800270 <sendGameCounter>
     3e2:	90 91 71 02 	lds	r25, 0x0271	; 0x800271 <sendGameCounter+0x1>
     3e6:	89 2b       	or	r24, r25
     3e8:	c9 f0       	breq	.+50     	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
		cli();
     3ea:	f8 94       	cli
		sendGameCounter = 0;
     3ec:	10 92 71 02 	sts	0x0271, r1	; 0x800271 <sendGameCounter+0x1>
     3f0:	10 92 70 02 	sts	0x0270, r1	; 0x800270 <sendGameCounter>
		can_message_t msg;
		msg.id = GAME_MESSAGE_ID;
     3f4:	83 e4       	ldi	r24, 0x43	; 67
     3f6:	e8 2e       	mov	r14, r24
     3f8:	89 83       	std	Y+1, r24	; 0x01
     3fa:	1a 82       	std	Y+2, r1	; 0x02
		msg.data[0] = 0;
     3fc:	1c 82       	std	Y+4, r1	; 0x04
		msg.data[1] = 0;
     3fe:	1d 82       	std	Y+5, r1	; 0x05
		msg.length = 2;
     400:	82 e0       	ldi	r24, 0x02	; 2
     402:	8b 83       	std	Y+3, r24	; 0x03
		can_sendMessage(msg);
     404:	f1 2c       	mov	r15, r1
     406:	02 e0       	ldi	r16, 0x02	; 2
     408:	10 e0       	ldi	r17, 0x00	; 0
     40a:	20 e0       	ldi	r18, 0x00	; 0
     40c:	3e 81       	ldd	r19, Y+6	; 0x06
     40e:	4f 81       	ldd	r20, Y+7	; 0x07
     410:	58 85       	ldd	r21, Y+8	; 0x08
     412:	69 85       	ldd	r22, Y+9	; 0x09
     414:	7a 85       	ldd	r23, Y+10	; 0x0a
     416:	8b 85       	ldd	r24, Y+11	; 0x0b
     418:	1a df       	rcall	.-460    	; 0x24e <can_sendMessage>
		sei();
     41a:	78 94       	sei
	}
 }
     41c:	2b 96       	adiw	r28, 0x0b	; 11
     41e:	0f b6       	in	r0, 0x3f	; 63
     420:	f8 94       	cli
     422:	de bf       	out	0x3e, r29	; 62
     424:	0f be       	out	0x3f, r0	; 63
     426:	cd bf       	out	0x3d, r28	; 61
     428:	df 91       	pop	r29
     42a:	cf 91       	pop	r28
     42c:	1f 91       	pop	r17
     42e:	0f 91       	pop	r16
     430:	ff 90       	pop	r15
     432:	ef 90       	pop	r14
     434:	08 95       	ret

00000436 <game_timerInit>:
 
 void game_timerInit(void){				// initialize game-timer, interrupt causes a can message being sent if the ir sensor has been triggered.
	 TCCR1B |= (1 << CS11);				// set up timer with prescaler = 8
     436:	e1 e8       	ldi	r30, 0x81	; 129
     438:	f0 e0       	ldi	r31, 0x00	; 0
     43a:	80 81       	ld	r24, Z
     43c:	82 60       	ori	r24, 0x02	; 2
     43e:	80 83       	st	Z, r24
	 TCNT1 = 0;							// initialize counter
     440:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     444:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
	 TIMSK1 |= (1 << TOIE1);			// enable overflow interrupt
     448:	ef e6       	ldi	r30, 0x6F	; 111
     44a:	f0 e0       	ldi	r31, 0x00	; 0
     44c:	80 81       	ld	r24, Z
     44e:	81 60       	ori	r24, 0x01	; 1
     450:	80 83       	st	Z, r24
	 tot_overflow = 0;					// initialize overflow counter variable
     452:	10 92 80 02 	sts	0x0280, r1	; 0x800280 <tot_overflow>
     456:	08 95       	ret

00000458 <game_runGame>:
 }

 void game_runGame(void){
     458:	cf 93       	push	r28
     45a:	df 93       	push	r29
     45c:	cd b7       	in	r28, 0x3d	; 61
     45e:	de b7       	in	r29, 0x3e	; 62
     460:	2b 97       	sbiw	r28, 0x0b	; 11
     462:	0f b6       	in	r0, 0x3f	; 63
     464:	f8 94       	cli
     466:	de bf       	out	0x3e, r29	; 62
     468:	0f be       	out	0x3f, r0	; 63
     46a:	cd bf       	out	0x3d, r28	; 61
	while(1){
		if(can_message_received){
			printf("Can message received: %d\n", can_message_received);
     46c:	0f 2e       	mov	r0, r31
     46e:	f7 e0       	ldi	r31, 0x07	; 7
     470:	cf 2e       	mov	r12, r31
     472:	f2 e0       	ldi	r31, 0x02	; 2
     474:	df 2e       	mov	r13, r31
     476:	f0 2d       	mov	r31, r0
	 tot_overflow = 0;					// initialize overflow counter variable
 }

 void game_runGame(void){
	while(1){
		if(can_message_received){
     478:	80 91 6e 02 	lds	r24, 0x026E	; 0x80026e <__data_end>
     47c:	90 91 6f 02 	lds	r25, 0x026F	; 0x80026f <__data_end+0x1>
     480:	89 2b       	or	r24, r25
     482:	09 f4       	brne	.+2      	; 0x486 <game_runGame+0x2e>
     484:	44 c0       	rjmp	.+136    	; 0x50e <game_runGame+0xb6>
			printf("Can message received: %d\n", can_message_received);
     486:	80 91 6e 02 	lds	r24, 0x026E	; 0x80026e <__data_end>
     48a:	90 91 6f 02 	lds	r25, 0x026F	; 0x80026f <__data_end+0x1>
     48e:	9f 93       	push	r25
     490:	8f 93       	push	r24
     492:	df 92       	push	r13
     494:	cf 92       	push	r12
     496:	41 d6       	rcall	.+3202   	; 0x111a <printf>
			cli();
     498:	f8 94       	cli
			can_message_received = 0;
     49a:	10 92 6f 02 	sts	0x026F, r1	; 0x80026f <__data_end+0x1>
     49e:	10 92 6e 02 	sts	0x026E, r1	; 0x80026e <__data_end>
			can_message_t canMsg = can_read();
     4a2:	ce 01       	movw	r24, r28
     4a4:	01 96       	adiw	r24, 0x01	; 1
     4a6:	2c df       	rcall	.-424    	; 0x300 <can_read>

			switch (canMsg.id){
     4a8:	0f 90       	pop	r0
     4aa:	0f 90       	pop	r0
     4ac:	0f 90       	pop	r0
     4ae:	0f 90       	pop	r0
     4b0:	89 81       	ldd	r24, Y+1	; 0x01
     4b2:	9a 81       	ldd	r25, Y+2	; 0x02
     4b4:	83 32       	cpi	r24, 0x23	; 35
     4b6:	91 05       	cpc	r25, r1
     4b8:	99 f0       	breq	.+38     	; 0x4e0 <game_runGame+0x88>
     4ba:	83 33       	cpi	r24, 0x33	; 51
     4bc:	91 05       	cpc	r25, r1
     4be:	f1 f0       	breq	.+60     	; 0x4fc <game_runGame+0xa4>
     4c0:	43 97       	sbiw	r24, 0x13	; 19
     4c2:	09 f5       	brne	.+66     	; 0x506 <game_runGame+0xae>
					case SERVO_ID:
					pwm_setServo(canMsg);
     4c4:	e9 80       	ldd	r14, Y+1	; 0x01
     4c6:	fa 80       	ldd	r15, Y+2	; 0x02
     4c8:	0b 81       	ldd	r16, Y+3	; 0x03
     4ca:	1c 81       	ldd	r17, Y+4	; 0x04
     4cc:	2d 81       	ldd	r18, Y+5	; 0x05
     4ce:	3e 81       	ldd	r19, Y+6	; 0x06
     4d0:	4f 81       	ldd	r20, Y+7	; 0x07
     4d2:	58 85       	ldd	r21, Y+8	; 0x08
     4d4:	69 85       	ldd	r22, Y+9	; 0x09
     4d6:	7a 85       	ldd	r23, Y+10	; 0x0a
     4d8:	8b 85       	ldd	r24, Y+11	; 0x0b
     4da:	bc d2       	rcall	.+1400   	; 0xa54 <pwm_setServo>
					//printf("Servo set to %d\n", canMsg.data[1]);
					sei();
     4dc:	78 94       	sei
					break;
     4de:	17 c0       	rjmp	.+46     	; 0x50e <game_runGame+0xb6>
				case MOTOR_ID:
					
					//motor_driver(canMsg);
					//motor_speedReg(canMsg);
					motor_posReg(canMsg);
     4e0:	e9 80       	ldd	r14, Y+1	; 0x01
     4e2:	fa 80       	ldd	r15, Y+2	; 0x02
     4e4:	0b 81       	ldd	r16, Y+3	; 0x03
     4e6:	1c 81       	ldd	r17, Y+4	; 0x04
     4e8:	2d 81       	ldd	r18, Y+5	; 0x05
     4ea:	3e 81       	ldd	r19, Y+6	; 0x06
     4ec:	4f 81       	ldd	r20, Y+7	; 0x07
     4ee:	58 85       	ldd	r21, Y+8	; 0x08
     4f0:	69 85       	ldd	r22, Y+9	; 0x09
     4f2:	7a 85       	ldd	r23, Y+10	; 0x0a
     4f4:	8b 85       	ldd	r24, Y+11	; 0x0b
     4f6:	b9 d1       	rcall	.+882    	; 0x86a <motor_posReg>

					//printf("Motor set to %d\n", canMsg.data[0]);
					sei();
					break;
     4f8:	78 94       	sei
				case SOLENOID_ID:
					if(canMsg.data[0]){		//data[0] represents if solenoid should hit or not
     4fa:	09 c0       	rjmp	.+18     	; 0x50e <game_runGame+0xb6>
     4fc:	8c 81       	ldd	r24, Y+4	; 0x04
						solenoid_enable();
     4fe:	81 11       	cpse	r24, r1
						//printf("Solenoid activated\n");
					}
					sei();
     500:	fa d2       	rcall	.+1524   	; 0xaf6 <solenoid_enable>
					break;
				
				default:
					printf("Default \n");
     502:	78 94       	sei
     504:	04 c0       	rjmp	.+8      	; 0x50e <game_runGame+0xb6>
     506:	81 e2       	ldi	r24, 0x21	; 33
					sei();
     508:	92 e0       	ldi	r25, 0x02	; 2
					break;
				}

		}
		ir_canSend();
     50a:	1a d6       	rcall	.+3124   	; 0x1140 <puts>
     50c:	78 94       	sei
		game_sendGameTimer();
     50e:	70 d0       	rcall	.+224    	; 0x5f0 <ir_canSend>
     510:	58 df       	rcall	.-336    	; 0x3c2 <game_sendGameTimer>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     512:	8f e3       	ldi	r24, 0x3F	; 63
     514:	9c e9       	ldi	r25, 0x9C	; 156
     516:	01 97       	sbiw	r24, 0x01	; 1
     518:	f1 f7       	brne	.-4      	; 0x516 <game_runGame+0xbe>
     51a:	00 c0       	rjmp	.+0      	; 0x51c <game_runGame+0xc4>
     51c:	00 00       	nop
     51e:	ac cf       	rjmp	.-168    	; 0x478 <game_runGame+0x20>

00000520 <__vector_20>:
		_delay_ms(10);
	}
}
 
 ISR(TIMER1_OVF_vect){
     520:	1f 92       	push	r1
     522:	0f 92       	push	r0
     524:	0f b6       	in	r0, 0x3f	; 63
     526:	0f 92       	push	r0
     528:	11 24       	eor	r1, r1
     52a:	8f 93       	push	r24
     52c:	9f 93       	push	r25
	 tot_overflow++;
     52e:	80 91 80 02 	lds	r24, 0x0280	; 0x800280 <tot_overflow>
     532:	8f 5f       	subi	r24, 0xFF	; 255
     534:	80 93 80 02 	sts	0x0280, r24	; 0x800280 <tot_overflow>
	 if (tot_overflow >= 31){			// 31 overflows = 1 seconds delay (approx.)
     538:	80 91 80 02 	lds	r24, 0x0280	; 0x800280 <tot_overflow>
     53c:	8f 31       	cpi	r24, 0x1F	; 31
     53e:	40 f0       	brcs	.+16     	; 0x550 <__vector_20+0x30>
		sendGameCounter = 1;
     540:	81 e0       	ldi	r24, 0x01	; 1
     542:	90 e0       	ldi	r25, 0x00	; 0
     544:	90 93 71 02 	sts	0x0271, r25	; 0x800271 <sendGameCounter+0x1>
     548:	80 93 70 02 	sts	0x0270, r24	; 0x800270 <sendGameCounter>
		tot_overflow = 0;
     54c:	10 92 80 02 	sts	0x0280, r1	; 0x800280 <tot_overflow>
	 }
 }
     550:	9f 91       	pop	r25
     552:	8f 91       	pop	r24
     554:	0f 90       	pop	r0
     556:	0f be       	out	0x3f, r0	; 63
     558:	0f 90       	pop	r0
     55a:	1f 90       	pop	r1
     55c:	18 95       	reti

0000055e <__vector_3>:

 ISR(INT2_vect){								// Can interrupt
     55e:	1f 92       	push	r1
     560:	0f 92       	push	r0
     562:	0f b6       	in	r0, 0x3f	; 63
     564:	0f 92       	push	r0
     566:	11 24       	eor	r1, r1
     568:	8f 93       	push	r24
     56a:	9f 93       	push	r25
	 can_message_received = 1;
     56c:	81 e0       	ldi	r24, 0x01	; 1
     56e:	90 e0       	ldi	r25, 0x00	; 0
     570:	90 93 6f 02 	sts	0x026F, r25	; 0x80026f <__data_end+0x1>
     574:	80 93 6e 02 	sts	0x026E, r24	; 0x80026e <__data_end>
 }
     578:	9f 91       	pop	r25
     57a:	8f 91       	pop	r24
     57c:	0f 90       	pop	r0
     57e:	0f be       	out	0x3f, r0	; 63
     580:	0f 90       	pop	r0
     582:	1f 90       	pop	r1
     584:	18 95       	reti

00000586 <initialize>:
 #include "game.h"
 #include "solenoid.h"
 #include "timer.h"
 
 void initialize(){
	uart_init(MYUBRR);
     586:	87 e6       	ldi	r24, 0x67	; 103
     588:	90 e0       	ldi	r25, 0x00	; 0
     58a:	aa d3       	rcall	.+1876   	; 0xce0 <uart_init>
	spi_masterInit();
     58c:	c6 d2       	rcall	.+1420   	; 0xb1a <spi_masterInit>
	mcp2515_init();
     58e:	bd d0       	rcall	.+378    	; 0x70a <mcp2515_init>
     590:	44 de       	rcall	.-888    	; 0x21a <can_init>
	can_init();
     592:	40 e0       	ldi	r20, 0x00	; 0
	mcp2515_bitModify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);			//Set mcp in normal mode
     594:	60 ee       	ldi	r22, 0xE0	; 224
     596:	8f e0       	ldi	r24, 0x0F	; 15
	pwm_init();
     598:	9f d0       	rcall	.+318    	; 0x6d8 <mcp2515_bitModify>
	adc_init();
     59a:	35 d2       	rcall	.+1130   	; 0xa06 <pwm_init>
	TWI_Master_Initialise();
     59c:	15 de       	rcall	.-982    	; 0x1c8 <adc_init>
	max520_init();
     59e:	ee d2       	rcall	.+1500   	; 0xb7c <TWI_Master_Initialise>
     5a0:	66 d0       	rcall	.+204    	; 0x66e <max520_init>
	motor_init();
     5a2:	bb d0       	rcall	.+374    	; 0x71a <motor_init>
     5a4:	d5 d0       	rcall	.+426    	; 0x750 <motor_encoderInit>
	motor_encoderInit();
     5a6:	47 df       	rcall	.-370    	; 0x436 <game_timerInit>
     5a8:	9b d2       	rcall	.+1334   	; 0xae0 <solenoid_init>
	game_timerInit();
     5aa:	c5 d2       	rcall	.+1418   	; 0xb36 <timer_start>
     5ac:	05 c1       	rjmp	.+522    	; 0x7b8 <motor_getEncoderLimits>
	solenoid_init();
     5ae:	08 95       	ret

000005b0 <ir_triggered>:
     5b0:	0f 93       	push	r16
	timer_start();
     5b2:	1f 93       	push	r17
     5b4:	cf 93       	push	r28
	motor_getEncoderLimits();										// Runs the motor back and forth and notes maximum and minimum values of encoder.
     5b6:	df 93       	push	r29
     5b8:	ca e0       	ldi	r28, 0x0A	; 10
     5ba:	d0 e0       	ldi	r29, 0x00	; 0

 #define NUM_OF_SAMPLES 10
 #define TRIGGER_LIMIT	25

 int ir_triggered(){
	int sum = 0;
     5bc:	00 e0       	ldi	r16, 0x00	; 0
     5be:	10 e0       	ldi	r17, 0x00	; 0
	int mean = 0;
	for(int i = 0; i < NUM_OF_SAMPLES; i++){
		sum += adc_read(IR_CHANNEL);
     5c0:	80 e0       	ldi	r24, 0x00	; 0
     5c2:	11 de       	rcall	.-990    	; 0x1e6 <adc_read>
     5c4:	08 0f       	add	r16, r24
     5c6:	11 1d       	adc	r17, r1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5c8:	8f e1       	ldi	r24, 0x1F	; 31
     5ca:	93 e0       	ldi	r25, 0x03	; 3
     5cc:	01 97       	sbiw	r24, 0x01	; 1
     5ce:	f1 f7       	brne	.-4      	; 0x5cc <ir_triggered+0x1c>
     5d0:	00 c0       	rjmp	.+0      	; 0x5d2 <ir_triggered+0x22>
     5d2:	00 00       	nop
     5d4:	21 97       	sbiw	r28, 0x01	; 1
 #define TRIGGER_LIMIT	25

 int ir_triggered(){
	int sum = 0;
	int mean = 0;
	for(int i = 0; i < NUM_OF_SAMPLES; i++){
     5d6:	a1 f7       	brne	.-24     	; 0x5c0 <ir_triggered+0x10>
     5d8:	81 e0       	ldi	r24, 0x01	; 1
     5da:	90 e0       	ldi	r25, 0x00	; 0
     5dc:	0a 3f       	cpi	r16, 0xFA	; 250
     5de:	11 05       	cpc	r17, r1
     5e0:	14 f0       	brlt	.+4      	; 0x5e6 <ir_triggered+0x36>
     5e2:	80 e0       	ldi	r24, 0x00	; 0
     5e4:	90 e0       	ldi	r25, 0x00	; 0
		return 1;
	}
	else{
		return 0;
	}
 }
     5e6:	df 91       	pop	r29
     5e8:	cf 91       	pop	r28
     5ea:	1f 91       	pop	r17
     5ec:	0f 91       	pop	r16
     5ee:	08 95       	ret

000005f0 <ir_canSend>:

 void ir_canSend(){
     5f0:	ef 92       	push	r14
     5f2:	ff 92       	push	r15
     5f4:	0f 93       	push	r16
     5f6:	1f 93       	push	r17
     5f8:	cf 93       	push	r28
     5fa:	df 93       	push	r29
     5fc:	cd b7       	in	r28, 0x3d	; 61
     5fe:	de b7       	in	r29, 0x3e	; 62
     600:	2b 97       	sbiw	r28, 0x0b	; 11
     602:	0f b6       	in	r0, 0x3f	; 63
     604:	f8 94       	cli
     606:	de bf       	out	0x3e, r29	; 62
     608:	0f be       	out	0x3f, r0	; 63
     60a:	cd bf       	out	0x3d, r28	; 61
	if(ir_triggered()){
     60c:	d1 df       	rcall	.-94     	; 0x5b0 <ir_triggered>
     60e:	89 2b       	or	r24, r25
     610:	c1 f0       	breq	.+48     	; 0x642 <ir_canSend+0x52>
		can_message_t msg;
		msg.id = GAME_MESSAGE_ID;
     612:	83 e4       	ldi	r24, 0x43	; 67
     614:	e8 2e       	mov	r14, r24
     616:	89 83       	std	Y+1, r24	; 0x01
     618:	1a 82       	std	Y+2, r1	; 0x02
		msg.data[0] = 1;
     61a:	81 e0       	ldi	r24, 0x01	; 1
     61c:	8c 83       	std	Y+4, r24	; 0x04
		msg.length = 1;
     61e:	8b 83       	std	Y+3, r24	; 0x03
		can_sendMessage(msg);
     620:	f1 2c       	mov	r15, r1
     622:	01 e0       	ldi	r16, 0x01	; 1
     624:	11 e0       	ldi	r17, 0x01	; 1
     626:	2d 81       	ldd	r18, Y+5	; 0x05
     628:	3e 81       	ldd	r19, Y+6	; 0x06
     62a:	4f 81       	ldd	r20, Y+7	; 0x07
     62c:	58 85       	ldd	r21, Y+8	; 0x08
     62e:	69 85       	ldd	r22, Y+9	; 0x09
     630:	7a 85       	ldd	r23, Y+10	; 0x0a
     632:	8b 85       	ldd	r24, Y+11	; 0x0b
     634:	0c de       	rcall	.-1000   	; 0x24e <can_sendMessage>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     636:	8f e3       	ldi	r24, 0x3F	; 63
     638:	9c e9       	ldi	r25, 0x9C	; 156
     63a:	01 97       	sbiw	r24, 0x01	; 1
     63c:	f1 f7       	brne	.-4      	; 0x63a <ir_canSend+0x4a>
     63e:	00 c0       	rjmp	.+0      	; 0x640 <ir_canSend+0x50>
     640:	00 00       	nop
		_delay_ms(10);
	}
     642:	2b 96       	adiw	r28, 0x0b	; 11
     644:	0f b6       	in	r0, 0x3f	; 63
     646:	f8 94       	cli
     648:	de bf       	out	0x3e, r29	; 62
     64a:	0f be       	out	0x3f, r0	; 63
     64c:	cd bf       	out	0x3d, r28	; 61
     64e:	df 91       	pop	r29
     650:	cf 91       	pop	r28
     652:	1f 91       	pop	r17
     654:	0f 91       	pop	r16
     656:	ff 90       	pop	r15
     658:	ef 90       	pop	r14
     65a:	08 95       	ret

0000065c <main>:
// INT2 - CAN message received
// TIMER5_OVF_vect - Used for calculating dt in the regulator
// TIMER1_OVF_vect - SendGameStatus every 1 sec

int main(void){
	initialize();
     65c:	94 df       	rcall	.-216    	; 0x586 <initialize>
	fdevopen(&uart_transmit, &uart_receive);
     65e:	65 e8       	ldi	r22, 0x85	; 133
     660:	76 e0       	ldi	r23, 0x06	; 6
     662:	8d e7       	ldi	r24, 0x7D	; 125
     664:	96 e0       	ldi	r25, 0x06	; 6
     666:	0f d5       	rcall	.+2590   	; 0x1086 <fdevopen>
	sei();
     668:	78 94       	sei

	while(1){
		game_runGame();
     66a:	f6 de       	rcall	.-532    	; 0x458 <game_runGame>
     66c:	fe cf       	rjmp	.-4      	; 0x66a <main+0xe>

0000066e <max520_init>:

 #define MAX520_ADDR 0x50
 
 void max520_init(void){
	 //TWI_Master_Initialise();
	 sei();
     66e:	78 94       	sei
     670:	08 95       	ret

00000672 <max520_send>:
 }

 void max520_send(uint8_t data){
     672:	cf 93       	push	r28
     674:	df 93       	push	r29
     676:	00 d0       	rcall	.+0      	; 0x678 <max520_send+0x6>
     678:	cd b7       	in	r28, 0x3d	; 61
     67a:	de b7       	in	r29, 0x3e	; 62
	 unsigned char msg[3] = {MAX520_ADDR, 0, data}; //hardcoded, address and ch could be parametres of function
     67c:	90 e5       	ldi	r25, 0x50	; 80
     67e:	99 83       	std	Y+1, r25	; 0x01
     680:	1a 82       	std	Y+2, r1	; 0x02
     682:	8b 83       	std	Y+3, r24	; 0x03
	 TWI_Start_Transceiver_With_Data(msg, 3);
     684:	63 e0       	ldi	r22, 0x03	; 3
     686:	ce 01       	movw	r24, r28
     688:	01 96       	adiw	r24, 0x01	; 1
     68a:	82 d2       	rcall	.+1284   	; 0xb90 <TWI_Start_Transceiver_With_Data>
 }
     68c:	0f 90       	pop	r0
     68e:	0f 90       	pop	r0
     690:	0f 90       	pop	r0
     692:	df 91       	pop	r29
     694:	cf 91       	pop	r28
     696:	08 95       	ret

00000698 <mcp2515_read>:
	PORTB &= ~(1 << PB7);	//Lower the CS pin of the can controller
	spi_masterTransmit(MCP_READ_STATUS);
	status = spi_masterTransmit(0x00);	//0x00 = send some don't care data, to receive data from the can-controlleren.
	PORTB |= (1 << PB7);	//Put the CS pin high
	return status;
}
     698:	cf 93       	push	r28
     69a:	c8 2f       	mov	r28, r24
     69c:	2f 98       	cbi	0x05, 7	; 5
     69e:	83 e0       	ldi	r24, 0x03	; 3
     6a0:	44 d2       	rcall	.+1160   	; 0xb2a <spi_masterTransmit>
     6a2:	8c 2f       	mov	r24, r28
     6a4:	42 d2       	rcall	.+1156   	; 0xb2a <spi_masterTransmit>
     6a6:	8c 2f       	mov	r24, r28
     6a8:	40 d2       	rcall	.+1152   	; 0xb2a <spi_masterTransmit>
     6aa:	2f 9a       	sbi	0x05, 7	; 5
     6ac:	cf 91       	pop	r28
     6ae:	08 95       	ret

000006b0 <mcp2515_write>:
     6b0:	cf 93       	push	r28
     6b2:	df 93       	push	r29
     6b4:	d8 2f       	mov	r29, r24
     6b6:	c6 2f       	mov	r28, r22
     6b8:	2f 98       	cbi	0x05, 7	; 5
     6ba:	82 e0       	ldi	r24, 0x02	; 2
     6bc:	36 d2       	rcall	.+1132   	; 0xb2a <spi_masterTransmit>
     6be:	8d 2f       	mov	r24, r29
     6c0:	34 d2       	rcall	.+1128   	; 0xb2a <spi_masterTransmit>
     6c2:	8c 2f       	mov	r24, r28
     6c4:	32 d2       	rcall	.+1124   	; 0xb2a <spi_masterTransmit>
     6c6:	2f 9a       	sbi	0x05, 7	; 5
     6c8:	df 91       	pop	r29
     6ca:	cf 91       	pop	r28
     6cc:	08 95       	ret

000006ce <mcp2515_RTS>:
     6ce:	2f 98       	cbi	0x05, 7	; 5
     6d0:	81 e8       	ldi	r24, 0x81	; 129
     6d2:	2b d2       	rcall	.+1110   	; 0xb2a <spi_masterTransmit>
     6d4:	2f 9a       	sbi	0x05, 7	; 5
     6d6:	08 95       	ret

000006d8 <mcp2515_bitModify>:

void mcp2515_bitModify(uint8_t address, uint8_t maskbyte, uint8_t databyte){
     6d8:	1f 93       	push	r17
     6da:	cf 93       	push	r28
     6dc:	df 93       	push	r29
     6de:	18 2f       	mov	r17, r24
     6e0:	d6 2f       	mov	r29, r22
     6e2:	c4 2f       	mov	r28, r20
	PORTB &= ~(1 << PB7);	//Lower the CS pin of the can controller
     6e4:	2f 98       	cbi	0x05, 7	; 5
	spi_masterTransmit(MCP_BITMOD);	//Bit Modify
     6e6:	85 e0       	ldi	r24, 0x05	; 5
     6e8:	20 d2       	rcall	.+1088   	; 0xb2a <spi_masterTransmit>
	spi_masterTransmit(address);
     6ea:	81 2f       	mov	r24, r17
     6ec:	1e d2       	rcall	.+1084   	; 0xb2a <spi_masterTransmit>
	spi_masterTransmit(maskbyte);	//A '1' in the mask register will allow a bit in the register to change, while a '0' will not.
     6ee:	8d 2f       	mov	r24, r29
     6f0:	1c d2       	rcall	.+1080   	; 0xb2a <spi_masterTransmit>
	spi_masterTransmit(databyte);	//A ‘1’ in the data byte will set the bit and a ‘0’ will clear the bit
     6f2:	8c 2f       	mov	r24, r28
     6f4:	1a d2       	rcall	.+1076   	; 0xb2a <spi_masterTransmit>
     6f6:	2f 9a       	sbi	0x05, 7	; 5
	PORTB |= (1 << PB7);	//Put the CS pin high
     6f8:	df 91       	pop	r29
}
     6fa:	cf 91       	pop	r28
     6fc:	1f 91       	pop	r17
     6fe:	08 95       	ret

00000700 <mcp2515_reset>:
     700:	2f 98       	cbi	0x05, 7	; 5

void mcp2515_reset(){
	PORTB &= ~(1 << PB7);	//Lower the CS pin of the can controller
	spi_masterTransmit(MCP_RESET);
     702:	80 ec       	ldi	r24, 0xC0	; 192
     704:	12 d2       	rcall	.+1060   	; 0xb2a <spi_masterTransmit>
	PORTB |= (1 << PB7);	//Put the CS pin high
     706:	2f 9a       	sbi	0x05, 7	; 5
     708:	08 95       	ret

0000070a <mcp2515_init>:
#include "spi.h"
#include <avr/io.h>
#include <stdio.h>

void mcp2515_init(void){
	mcp2515_reset();
     70a:	fa df       	rcall	.-12     	; 0x700 <mcp2515_reset>
     70c:	8f e3       	ldi	r24, 0x3F	; 63
     70e:	9c e9       	ldi	r25, 0x9C	; 156
     710:	01 97       	sbiw	r24, 0x01	; 1
     712:	f1 f7       	brne	.-4      	; 0x710 <mcp2515_init+0x6>
     714:	00 c0       	rjmp	.+0      	; 0x716 <mcp2515_init+0xc>
     716:	00 00       	nop
     718:	08 95       	ret

0000071a <motor_init>:
  }

  void printEncoderLimits(){
	printf("EncoderLimitLeft: %d\n", encoderLeft);
	printf("EncoderLimitRight: %d\n", encoderRight);
  }
     71a:	e1 e0       	ldi	r30, 0x01	; 1
     71c:	f1 e0       	ldi	r31, 0x01	; 1
     71e:	80 e1       	ldi	r24, 0x10	; 16
     720:	80 83       	st	Z, r24
     722:	80 81       	ld	r24, Z
     724:	82 60       	ori	r24, 0x02	; 2
     726:	80 83       	st	Z, r24
     728:	e2 e0       	ldi	r30, 0x02	; 2
     72a:	f1 e0       	ldi	r31, 0x01	; 1
     72c:	80 81       	ld	r24, Z
     72e:	80 61       	ori	r24, 0x10	; 16
     730:	80 83       	st	Z, r24
     732:	08 95       	ret

00000734 <motor_dir>:
     734:	89 2b       	or	r24, r25
     736:	31 f0       	breq	.+12     	; 0x744 <motor_dir+0x10>
     738:	e2 e0       	ldi	r30, 0x02	; 2
     73a:	f1 e0       	ldi	r31, 0x01	; 1
     73c:	80 81       	ld	r24, Z
     73e:	82 60       	ori	r24, 0x02	; 2
     740:	80 83       	st	Z, r24
     742:	08 95       	ret
     744:	e2 e0       	ldi	r30, 0x02	; 2
     746:	f1 e0       	ldi	r31, 0x01	; 1
     748:	80 81       	ld	r24, Z
     74a:	8d 7f       	andi	r24, 0xFD	; 253
     74c:	80 83       	st	Z, r24
     74e:	08 95       	ret

00000750 <motor_encoderInit>:
     750:	e1 e0       	ldi	r30, 0x01	; 1
     752:	f1 e0       	ldi	r31, 0x01	; 1
     754:	80 81       	ld	r24, Z
     756:	88 66       	ori	r24, 0x68	; 104
     758:	80 83       	st	Z, r24
     75a:	e2 e0       	ldi	r30, 0x02	; 2
     75c:	f1 e0       	ldi	r31, 0x01	; 1
     75e:	80 81       	ld	r24, Z
     760:	80 66       	ori	r24, 0x60	; 96
     762:	80 83       	st	Z, r24
     764:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <__TEXT_REGION_LENGTH__+0x700107>
     768:	08 95       	ret

0000076a <motor_encoderRead>:
     76a:	e2 e0       	ldi	r30, 0x02	; 2
     76c:	f1 e0       	ldi	r31, 0x01	; 1
     76e:	80 81       	ld	r24, Z
     770:	8f 7d       	andi	r24, 0xDF	; 223
     772:	80 83       	st	Z, r24
     774:	80 81       	ld	r24, Z
     776:	87 7f       	andi	r24, 0xF7	; 247
     778:	80 83       	st	Z, r24
     77a:	2f ef       	ldi	r18, 0xFF	; 255
     77c:	39 ef       	ldi	r19, 0xF9	; 249
     77e:	80 e0       	ldi	r24, 0x00	; 0
     780:	21 50       	subi	r18, 0x01	; 1
     782:	30 40       	sbci	r19, 0x00	; 0
     784:	80 40       	sbci	r24, 0x00	; 0
     786:	e1 f7       	brne	.-8      	; 0x780 <motor_encoderRead+0x16>
     788:	00 c0       	rjmp	.+0      	; 0x78a <motor_encoderRead+0x20>
     78a:	00 00       	nop
     78c:	a6 e0       	ldi	r26, 0x06	; 6
     78e:	b1 e0       	ldi	r27, 0x01	; 1
     790:	2c 91       	ld	r18, X
     792:	80 81       	ld	r24, Z
     794:	88 60       	ori	r24, 0x08	; 8
     796:	80 83       	st	Z, r24
     798:	9f ef       	ldi	r25, 0xFF	; 255
     79a:	39 ef       	ldi	r19, 0xF9	; 249
     79c:	80 e0       	ldi	r24, 0x00	; 0
     79e:	91 50       	subi	r25, 0x01	; 1
     7a0:	30 40       	sbci	r19, 0x00	; 0
     7a2:	80 40       	sbci	r24, 0x00	; 0
     7a4:	e1 f7       	brne	.-8      	; 0x79e <motor_encoderRead+0x34>
     7a6:	00 c0       	rjmp	.+0      	; 0x7a8 <motor_encoderRead+0x3e>
     7a8:	00 00       	nop
     7aa:	8c 91       	ld	r24, X
     7ac:	90 81       	ld	r25, Z
     7ae:	90 62       	ori	r25, 0x20	; 32
     7b0:	90 83       	st	Z, r25
     7b2:	90 e0       	ldi	r25, 0x00	; 0
     7b4:	92 2b       	or	r25, r18
     7b6:	08 95       	ret

000007b8 <motor_getEncoderLimits>:
     7b8:	81 e0       	ldi	r24, 0x01	; 1
     7ba:	90 e0       	ldi	r25, 0x00	; 0
     7bc:	bb df       	rcall	.-138    	; 0x734 <motor_dir>
     7be:	84 e6       	ldi	r24, 0x64	; 100
     7c0:	58 df       	rcall	.-336    	; 0x672 <max520_send>
     7c2:	2f ef       	ldi	r18, 0xFF	; 255
     7c4:	87 ea       	ldi	r24, 0xA7	; 167
     7c6:	91 e6       	ldi	r25, 0x61	; 97
     7c8:	21 50       	subi	r18, 0x01	; 1
     7ca:	80 40       	sbci	r24, 0x00	; 0
     7cc:	90 40       	sbci	r25, 0x00	; 0
     7ce:	e1 f7       	brne	.-8      	; 0x7c8 <motor_getEncoderLimits+0x10>
     7d0:	00 c0       	rjmp	.+0      	; 0x7d2 <motor_getEncoderLimits+0x1a>
     7d2:	00 00       	nop
     7d4:	88 ec       	ldi	r24, 0xC8	; 200
     7d6:	4d df       	rcall	.-358    	; 0x672 <max520_send>
     7d8:	c8 df       	rcall	.-112    	; 0x76a <motor_encoderRead>
     7da:	89 51       	subi	r24, 0x19	; 25
     7dc:	9c 4f       	sbci	r25, 0xFC	; 252
     7de:	8f 3c       	cpi	r24, 0xCF	; 207
     7e0:	97 40       	sbci	r25, 0x07	; 7
     7e2:	30 f0       	brcs	.+12     	; 0x7f0 <motor_getEncoderLimits+0x38>
     7e4:	c2 df       	rcall	.-124    	; 0x76a <motor_encoderRead>
     7e6:	89 51       	subi	r24, 0x19	; 25
     7e8:	9c 4f       	sbci	r25, 0xFC	; 252
     7ea:	8f 3c       	cpi	r24, 0xCF	; 207
     7ec:	97 40       	sbci	r25, 0x07	; 7
     7ee:	d0 f7       	brcc	.-12     	; 0x7e4 <motor_getEncoderLimits+0x2c>
     7f0:	80 e0       	ldi	r24, 0x00	; 0
     7f2:	3f df       	rcall	.-386    	; 0x672 <max520_send>
     7f4:	8f ef       	ldi	r24, 0xFF	; 255
     7f6:	99 ef       	ldi	r25, 0xF9	; 249
     7f8:	20 e0       	ldi	r18, 0x00	; 0
     7fa:	81 50       	subi	r24, 0x01	; 1
     7fc:	90 40       	sbci	r25, 0x00	; 0
     7fe:	20 40       	sbci	r18, 0x00	; 0
     800:	e1 f7       	brne	.-8      	; 0x7fa <motor_getEncoderLimits+0x42>
     802:	00 c0       	rjmp	.+0      	; 0x804 <motor_getEncoderLimits+0x4c>
     804:	00 00       	nop
     806:	b1 df       	rcall	.-158    	; 0x76a <motor_encoderRead>
     808:	80 93 72 02 	sts	0x0272, r24	; 0x800272 <encoderRight>
     80c:	90 93 73 02 	sts	0x0273, r25	; 0x800273 <encoderRight+0x1>
     810:	9f 93       	push	r25
     812:	8f 93       	push	r24
     814:	8c e3       	ldi	r24, 0x3C	; 60
     816:	92 e0       	ldi	r25, 0x02	; 2
     818:	9f 93       	push	r25
     81a:	8f 93       	push	r24
     81c:	7e d4       	rcall	.+2300   	; 0x111a <printf>
     81e:	80 e0       	ldi	r24, 0x00	; 0
     820:	90 e0       	ldi	r25, 0x00	; 0
     822:	88 df       	rcall	.-240    	; 0x734 <motor_dir>
     824:	84 e6       	ldi	r24, 0x64	; 100
     826:	25 df       	rcall	.-438    	; 0x672 <max520_send>
     828:	8f ef       	ldi	r24, 0xFF	; 255
     82a:	97 ea       	ldi	r25, 0xA7	; 167
     82c:	21 e6       	ldi	r18, 0x61	; 97
     82e:	81 50       	subi	r24, 0x01	; 1
     830:	90 40       	sbci	r25, 0x00	; 0
     832:	20 40       	sbci	r18, 0x00	; 0
     834:	e1 f7       	brne	.-8      	; 0x82e <motor_getEncoderLimits+0x76>
     836:	00 c0       	rjmp	.+0      	; 0x838 <motor_getEncoderLimits+0x80>
     838:	00 00       	nop
     83a:	97 df       	rcall	.-210    	; 0x76a <motor_encoderRead>
     83c:	80 93 74 02 	sts	0x0274, r24	; 0x800274 <encoderLeft>
     840:	90 93 75 02 	sts	0x0275, r25	; 0x800275 <encoderLeft+0x1>
     844:	9f 93       	push	r25
     846:	8f 93       	push	r24
     848:	83 e5       	ldi	r24, 0x53	; 83
     84a:	92 e0       	ldi	r25, 0x02	; 2
     84c:	9f 93       	push	r25
     84e:	8f 93       	push	r24
     850:	64 d4       	rcall	.+2248   	; 0x111a <printf>
     852:	80 e0       	ldi	r24, 0x00	; 0
     854:	0e df       	rcall	.-484    	; 0x672 <max520_send>
     856:	7e d1       	rcall	.+764    	; 0xb54 <timer_reset>
     858:	8d b7       	in	r24, 0x3d	; 61
     85a:	9e b7       	in	r25, 0x3e	; 62
     85c:	08 96       	adiw	r24, 0x08	; 8
     85e:	0f b6       	in	r0, 0x3f	; 63
     860:	f8 94       	cli
     862:	9e bf       	out	0x3e, r25	; 62
     864:	0f be       	out	0x3f, r0	; 63
     866:	8d bf       	out	0x3d, r24	; 61
     868:	08 95       	ret

0000086a <motor_posReg>:
 int lastTime = 0;
 int currentTime = 0;
 int sumSampleTime=0;
 int counterSampleTime=0;

void motor_posReg(can_message_t message){
     86a:	8f 92       	push	r8
     86c:	9f 92       	push	r9
     86e:	af 92       	push	r10
     870:	bf 92       	push	r11
     872:	cf 92       	push	r12
     874:	df 92       	push	r13
     876:	ef 92       	push	r14
     878:	ff 92       	push	r15
     87a:	0f 93       	push	r16
     87c:	1f 93       	push	r17
     87e:	cf 93       	push	r28
     880:	df 93       	push	r29
     882:	cd b7       	in	r28, 0x3d	; 61
     884:	de b7       	in	r29, 0x3e	; 62
     886:	2b 97       	sbiw	r28, 0x0b	; 11
     888:	0f b6       	in	r0, 0x3f	; 63
     88a:	f8 94       	cli
     88c:	de bf       	out	0x3e, r29	; 62
     88e:	0f be       	out	0x3f, r0	; 63
     890:	cd bf       	out	0x3d, r28	; 61
     892:	1c 83       	std	Y+4, r17	; 0x04
	int enc = motor_encoderRead();
     894:	6a df       	rcall	.-300    	; 0x76a <motor_encoderRead>
     896:	bc 01       	movw	r22, r24

	if (enc < encoderRight){							// To better handle drift in the encoder value
     898:	80 91 72 02 	lds	r24, 0x0272	; 0x800272 <encoderRight>
     89c:	90 91 73 02 	lds	r25, 0x0273	; 0x800273 <encoderRight+0x1>
     8a0:	68 17       	cp	r22, r24
     8a2:	79 07       	cpc	r23, r25
     8a4:	94 f4       	brge	.+36     	; 0x8ca <motor_posReg+0x60>
		int dif = encoderRight - enc;
		encoderRight = enc;
     8a6:	70 93 73 02 	sts	0x0273, r23	; 0x800273 <encoderRight+0x1>
     8aa:	60 93 72 02 	sts	0x0272, r22	; 0x800272 <encoderRight>
		encoderLeft = encoderLeft - dif;
     8ae:	86 1b       	sub	r24, r22
     8b0:	97 0b       	sbc	r25, r23
     8b2:	20 91 74 02 	lds	r18, 0x0274	; 0x800274 <encoderLeft>
     8b6:	30 91 75 02 	lds	r19, 0x0275	; 0x800275 <encoderLeft+0x1>
     8ba:	a9 01       	movw	r20, r18
     8bc:	48 1b       	sub	r20, r24
     8be:	59 0b       	sbc	r21, r25
     8c0:	50 93 75 02 	sts	0x0275, r21	; 0x800275 <encoderLeft+0x1>
     8c4:	40 93 74 02 	sts	0x0274, r20	; 0x800274 <encoderLeft>
     8c8:	14 c0       	rjmp	.+40     	; 0x8f2 <motor_posReg+0x88>
	}
	else if (encoderLeft < enc){
     8ca:	20 91 74 02 	lds	r18, 0x0274	; 0x800274 <encoderLeft>
     8ce:	30 91 75 02 	lds	r19, 0x0275	; 0x800275 <encoderLeft+0x1>
     8d2:	26 17       	cp	r18, r22
     8d4:	37 07       	cpc	r19, r23
     8d6:	6c f4       	brge	.+26     	; 0x8f2 <motor_posReg+0x88>
		int dif = enc - encoderLeft;
		encoderLeft = enc;
     8d8:	70 93 75 02 	sts	0x0275, r23	; 0x800275 <encoderLeft+0x1>
     8dc:	60 93 74 02 	sts	0x0274, r22	; 0x800274 <encoderLeft>
		encoderRight = encoderRight + dif;
     8e0:	ab 01       	movw	r20, r22
     8e2:	42 1b       	sub	r20, r18
     8e4:	53 0b       	sbc	r21, r19
     8e6:	84 0f       	add	r24, r20
     8e8:	95 1f       	adc	r25, r21
     8ea:	90 93 73 02 	sts	0x0273, r25	; 0x800273 <encoderRight+0x1>
     8ee:	80 93 72 02 	sts	0x0272, r24	; 0x800272 <encoderRight>
	}

	int pos = ((enc - encoderRight)*0.0283);			// b ish 0.0283 = 255/9000
     8f2:	80 91 72 02 	lds	r24, 0x0272	; 0x800272 <encoderRight>
     8f6:	90 91 73 02 	lds	r25, 0x0273	; 0x800273 <encoderRight+0x1>
     8fa:	68 1b       	sub	r22, r24
     8fc:	79 0b       	sbc	r23, r25
     8fe:	07 2e       	mov	r0, r23
     900:	00 0c       	add	r0, r0
     902:	88 0b       	sbc	r24, r24
     904:	99 0b       	sbc	r25, r25
     906:	a1 d2       	rcall	.+1346   	; 0xe4a <__floatsisf>
     908:	27 e6       	ldi	r18, 0x67	; 103
     90a:	35 ed       	ldi	r19, 0xD5	; 213
     90c:	47 ee       	ldi	r20, 0xE7	; 231
     90e:	5c e3       	ldi	r21, 0x3C	; 60
     910:	28 d3       	rcall	.+1616   	; 0xf62 <__mulsf3>
     912:	68 d2       	rcall	.+1232   	; 0xde4 <__fixsfsi>
     914:	4b 01       	movw	r8, r22
     916:	5c 01       	movw	r10, r24
	int ref = (255 - message.data[0]);					// inverse
     918:	8c 81       	ldd	r24, Y+4	; 0x04
     91a:	0f ef       	ldi	r16, 0xFF	; 255
     91c:	10 e0       	ldi	r17, 0x00	; 0

	float Kp = 0.7;
	float Ki = 0.02;

	int sampletime = timer_get();
     91e:	08 1b       	sub	r16, r24
     920:	11 09       	sbc	r17, r1
     922:	14 d1       	rcall	.+552    	; 0xb4c <timer_get>
	timer_reset();
     924:	7c 01       	movw	r14, r24
     926:	16 d1       	rcall	.+556    	; 0xb54 <timer_reset>
	timer_start();
     928:	06 d1       	rcall	.+524    	; 0xb36 <timer_start>
     92a:	08 19       	sub	r16, r8

	int ePos = ref-pos;
     92c:	19 09       	sbc	r17, r9
     92e:	60 91 76 02 	lds	r22, 0x0276	; 0x800276 <eSumPos>
	eSumPos = ePos+eSumPos;
     932:	70 91 77 02 	lds	r23, 0x0277	; 0x800277 <eSumPos+0x1>
     936:	60 0f       	add	r22, r16
     938:	71 1f       	adc	r23, r17
     93a:	70 93 77 02 	sts	0x0277, r23	; 0x800277 <eSumPos+0x1>
     93e:	60 93 76 02 	sts	0x0276, r22	; 0x800276 <eSumPos>
	int speed = Kp*ePos + Ki*eSumPos*sampletime;
     942:	07 2e       	mov	r0, r23
     944:	00 0c       	add	r0, r0
     946:	88 0b       	sbc	r24, r24
     948:	99 0b       	sbc	r25, r25
     94a:	7f d2       	rcall	.+1278   	; 0xe4a <__floatsisf>
     94c:	2a e0       	ldi	r18, 0x0A	; 10
     94e:	37 ed       	ldi	r19, 0xD7	; 215
     950:	43 ea       	ldi	r20, 0xA3	; 163
     952:	5c e3       	ldi	r21, 0x3C	; 60
     954:	06 d3       	rcall	.+1548   	; 0xf62 <__mulsf3>
     956:	4b 01       	movw	r8, r22
     958:	5c 01       	movw	r10, r24
     95a:	b7 01       	movw	r22, r14
     95c:	ff 0c       	add	r15, r15
     95e:	88 0b       	sbc	r24, r24
     960:	99 0b       	sbc	r25, r25
     962:	73 d2       	rcall	.+1254   	; 0xe4a <__floatsisf>
     964:	9b 01       	movw	r18, r22
     966:	ac 01       	movw	r20, r24
     968:	c5 01       	movw	r24, r10
     96a:	b4 01       	movw	r22, r8
     96c:	fa d2       	rcall	.+1524   	; 0xf62 <__mulsf3>
     96e:	6b 01       	movw	r12, r22
     970:	7c 01       	movw	r14, r24
     972:	b8 01       	movw	r22, r16
     974:	11 0f       	add	r17, r17
     976:	88 0b       	sbc	r24, r24
     978:	99 0b       	sbc	r25, r25
     97a:	67 d2       	rcall	.+1230   	; 0xe4a <__floatsisf>
     97c:	23 e3       	ldi	r18, 0x33	; 51
     97e:	33 e3       	ldi	r19, 0x33	; 51
     980:	43 e3       	ldi	r20, 0x33	; 51
     982:	5f e3       	ldi	r21, 0x3F	; 63
     984:	ee d2       	rcall	.+1500   	; 0xf62 <__mulsf3>
     986:	9b 01       	movw	r18, r22
     988:	ac 01       	movw	r20, r24
     98a:	c7 01       	movw	r24, r14
     98c:	b6 01       	movw	r22, r12
     98e:	c6 d1       	rcall	.+908    	; 0xd1c <__addsf3>
     990:	29 d2       	rcall	.+1106   	; 0xde4 <__fixsfsi>
     992:	8b 01       	movw	r16, r22
     994:	61 30       	cpi	r22, 0x01	; 1

	  if (speed<-255){
     996:	5f ef       	ldi	r21, 0xFF	; 255
     998:	75 07       	cpc	r23, r21
     99a:	e4 f0       	brlt	.+56     	; 0x9d4 <motor_posReg+0x16a>
     99c:	6f 3f       	cpi	r22, 0xFF	; 255
		  speed=-255;
	  }
	  else if (255<speed){
     99e:	71 05       	cpc	r23, r1
     9a0:	09 f0       	breq	.+2      	; 0x9a4 <motor_posReg+0x13a>
     9a2:	4c f4       	brge	.+18     	; 0x9b6 <motor_posReg+0x14c>
		  speed=255;
	  }
	  else if (-6<speed && speed<6){
     9a4:	6b 5f       	subi	r22, 0xFB	; 251
     9a6:	7f 4f       	sbci	r23, 0xFF	; 255
     9a8:	6b 30       	cpi	r22, 0x0B	; 11
     9aa:	71 05       	cpc	r23, r1
		  speed=0;
	  }

	if(speed>0){
     9ac:	b0 f0       	brcs	.+44     	; 0x9da <motor_posReg+0x170>
     9ae:	10 16       	cp	r1, r16
     9b0:	11 06       	cpc	r1, r17

	  if (speed<-255){
		  speed=-255;
	  }
	  else if (255<speed){
		  speed=255;
     9b2:	1c f0       	brlt	.+6      	; 0x9ba <motor_posReg+0x150>
     9b4:	08 c0       	rjmp	.+16     	; 0x9c6 <motor_posReg+0x15c>
	  else if (-6<speed && speed<6){
		  speed=0;
	  }

	if(speed>0){
		motor_dir(MOTOR_DIR_LEFT);
     9b6:	0f ef       	ldi	r16, 0xFF	; 255
     9b8:	10 e0       	ldi	r17, 0x00	; 0
     9ba:	80 e0       	ldi	r24, 0x00	; 0
     9bc:	90 e0       	ldi	r25, 0x00	; 0
	DDRH |= (1 << PH1);			// Motor direction pin as output
	PORTH |= (1 << PH4);		// Enable Motor
 }

 void motor_speed(uint8_t speed){
	max520_send(speed);
     9be:	ba de       	rcall	.-652    	; 0x734 <motor_dir>
     9c0:	80 2f       	mov	r24, r16
     9c2:	57 de       	rcall	.-850    	; 0x672 <max520_send>
     9c4:	0d c0       	rjmp	.+26     	; 0x9e0 <motor_posReg+0x176>
	if(speed>0){
		motor_dir(MOTOR_DIR_LEFT);
		motor_speed(speed);		
	}
	else{
		motor_dir(MOTOR_DIR_RIGHT);
     9c6:	81 e0       	ldi	r24, 0x01	; 1
     9c8:	90 e0       	ldi	r25, 0x00	; 0
     9ca:	b4 de       	rcall	.-664    	; 0x734 <motor_dir>
     9cc:	80 2f       	mov	r24, r16
	DDRH |= (1 << PH1);			// Motor direction pin as output
	PORTH |= (1 << PH4);		// Enable Motor
 }

 void motor_speed(uint8_t speed){
	max520_send(speed);
     9ce:	81 95       	neg	r24
     9d0:	50 de       	rcall	.-864    	; 0x672 <max520_send>
     9d2:	06 c0       	rjmp	.+12     	; 0x9e0 <motor_posReg+0x176>
     9d4:	01 e0       	ldi	r16, 0x01	; 1
	}
	else{
		motor_dir(MOTOR_DIR_RIGHT);
		motor_speed(-speed);
	}
     9d6:	1f ef       	ldi	r17, 0xFF	; 255
	int ePos = ref-pos;
	eSumPos = ePos+eSumPos;
	int speed = Kp*ePos + Ki*eSumPos*sampletime;

	  if (speed<-255){
		  speed=-255;
     9d8:	f6 cf       	rjmp	.-20     	; 0x9c6 <motor_posReg+0x15c>
     9da:	00 e0       	ldi	r16, 0x00	; 0
     9dc:	10 e0       	ldi	r17, 0x00	; 0
	  }
	  else if (255<speed){
		  speed=255;
	  }
	  else if (-6<speed && speed<6){
		  speed=0;
     9de:	f3 cf       	rjmp	.-26     	; 0x9c6 <motor_posReg+0x15c>
     9e0:	2b 96       	adiw	r28, 0x0b	; 11
     9e2:	0f b6       	in	r0, 0x3f	; 63
	}
	else{
		motor_dir(MOTOR_DIR_RIGHT);
		motor_speed(-speed);
	}
     9e4:	f8 94       	cli
     9e6:	de bf       	out	0x3e, r29	; 62
     9e8:	0f be       	out	0x3f, r0	; 63
     9ea:	cd bf       	out	0x3d, r28	; 61
     9ec:	df 91       	pop	r29
     9ee:	cf 91       	pop	r28
     9f0:	1f 91       	pop	r17
     9f2:	0f 91       	pop	r16
     9f4:	ff 90       	pop	r15
     9f6:	ef 90       	pop	r14
     9f8:	df 90       	pop	r13
     9fa:	cf 90       	pop	r12
     9fc:	bf 90       	pop	r11
     9fe:	af 90       	pop	r10
     a00:	9f 90       	pop	r9
     a02:	8f 90       	pop	r8
     a04:	08 95       	ret

00000a06 <pwm_init>:
     a06:	6b 9a       	sbi	0x0d, 3	; 13
     a08:	e0 e9       	ldi	r30, 0x90	; 144
     a0a:	f0 e0       	ldi	r31, 0x00	; 0
     a0c:	80 81       	ld	r24, Z
     a0e:	8e 7f       	andi	r24, 0xFE	; 254
     a10:	80 83       	st	Z, r24
     a12:	80 81       	ld	r24, Z
     a14:	82 60       	ori	r24, 0x02	; 2
     a16:	80 83       	st	Z, r24
     a18:	a1 e9       	ldi	r26, 0x91	; 145
     a1a:	b0 e0       	ldi	r27, 0x00	; 0
     a1c:	8c 91       	ld	r24, X
     a1e:	88 61       	ori	r24, 0x18	; 24
     a20:	8c 93       	st	X, r24
     a22:	80 81       	ld	r24, Z
     a24:	8f 7b       	andi	r24, 0xBF	; 191
     a26:	80 83       	st	Z, r24
     a28:	80 81       	ld	r24, Z
     a2a:	80 68       	ori	r24, 0x80	; 128
     a2c:	80 83       	st	Z, r24
     a2e:	8c 91       	ld	r24, X
     a30:	85 60       	ori	r24, 0x05	; 5
     a32:	8c 93       	st	X, r24
     a34:	8c 91       	ld	r24, X
     a36:	8d 7f       	andi	r24, 0xFD	; 253
     a38:	8c 93       	st	X, r24
     a3a:	88 e3       	ldi	r24, 0x38	; 56
     a3c:	91 e0       	ldi	r25, 0x01	; 1
     a3e:	90 93 97 00 	sts	0x0097, r25	; 0x800097 <__TEXT_REGION_LENGTH__+0x700097>
     a42:	80 93 96 00 	sts	0x0096, r24	; 0x800096 <__TEXT_REGION_LENGTH__+0x700096>
     a46:	87 e1       	ldi	r24, 0x17	; 23
     a48:	90 e0       	ldi	r25, 0x00	; 0
     a4a:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
     a4e:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
     a52:	08 95       	ret

00000a54 <pwm_setServo>:
	_delay_ms(1000);
	pwm_setValue(PWM_MAX);
	_delay_ms(1000);
}

void pwm_setServo(can_message_t msg){
     a54:	ef 92       	push	r14
     a56:	ff 92       	push	r15
     a58:	0f 93       	push	r16
     a5a:	1f 93       	push	r17
     a5c:	cf 93       	push	r28
     a5e:	df 93       	push	r29
     a60:	cd b7       	in	r28, 0x3d	; 61
     a62:	de b7       	in	r29, 0x3e	; 62
     a64:	2b 97       	sbiw	r28, 0x0b	; 11
     a66:	0f b6       	in	r0, 0x3f	; 63
     a68:	f8 94       	cli
     a6a:	de bf       	out	0x3e, r29	; 62
     a6c:	0f be       	out	0x3f, r0	; 63
     a6e:	cd bf       	out	0x3d, r28	; 61
     a70:	e9 82       	std	Y+1, r14	; 0x01
     a72:	fa 82       	std	Y+2, r15	; 0x02
	if (msg.id == SERVO_ID){									// servo.id = 0x0013
     a74:	89 81       	ldd	r24, Y+1	; 0x01
     a76:	9a 81       	ldd	r25, Y+2	; 0x02
     a78:	43 97       	sbiw	r24, 0x13	; 19
     a7a:	29 f5       	brne	.+74     	; 0xac6 <pwm_setServo+0x72>
		uint8_t value = (((msg.data[1]*16)/255) + PWM_MIN);		// Scaling of input from joystick
     a7c:	82 2f       	mov	r24, r18
     a7e:	20 e1       	ldi	r18, 0x10	; 16
     a80:	82 9f       	mul	r24, r18
     a82:	c0 01       	movw	r24, r0
     a84:	11 24       	eor	r1, r1
     a86:	6f ef       	ldi	r22, 0xFF	; 255
     a88:	70 e0       	ldi	r23, 0x00	; 0
     a8a:	ce d2       	rcall	.+1436   	; 0x1028 <__divmodhi4>

		if((value <= PWM_MID+2) && (value >= PWM_MID-2)){
     a8c:	8a ef       	ldi	r24, 0xFA	; 250
     a8e:	86 0f       	add	r24, r22
     a90:	85 30       	cpi	r24, 0x05	; 5
     a92:	38 f4       	brcc	.+14     	; 0xaa2 <pwm_setServo+0x4e>
	
	pwm_setValue(PWM_MID);			//center servo on init
}

void pwm_setValue(uint8_t value){
	OCR3A = value;
     a94:	87 e1       	ldi	r24, 0x17	; 23
     a96:	90 e0       	ldi	r25, 0x00	; 0
     a98:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
     a9c:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
     aa0:	12 c0       	rjmp	.+36     	; 0xac6 <pwm_setServo+0x72>
		uint8_t value = (((msg.data[1]*16)/255) + PWM_MIN);		// Scaling of input from joystick

		if((value <= PWM_MID+2) && (value >= PWM_MID-2)){
			pwm_setValue(PWM_MID);
		}
		else if((value <= PWM_MAX) && (value >= PWM_MIN)){
     aa2:	61 31       	cpi	r22, 0x11	; 17
     aa4:	38 f4       	brcc	.+14     	; 0xab4 <pwm_setServo+0x60>
	
	pwm_setValue(PWM_MID);			//center servo on init
}

void pwm_setValue(uint8_t value){
	OCR3A = value;
     aa6:	61 5f       	subi	r22, 0xF1	; 241
     aa8:	70 e0       	ldi	r23, 0x00	; 0
     aaa:	70 93 99 00 	sts	0x0099, r23	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
     aae:	60 93 98 00 	sts	0x0098, r22	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
     ab2:	09 c0       	rjmp	.+18     	; 0xac6 <pwm_setServo+0x72>
     ab4:	87 e1       	ldi	r24, 0x17	; 23
     ab6:	90 e0       	ldi	r25, 0x00	; 0
     ab8:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
     abc:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
		else if((value <= PWM_MAX) && (value >= PWM_MIN)){
			pwm_setValue(value);
		}
		else{
			pwm_setValue(PWM_MID);
			printf("ELSE\n");
     ac0:	89 e6       	ldi	r24, 0x69	; 105
     ac2:	92 e0       	ldi	r25, 0x02	; 2
     ac4:	3d d3       	rcall	.+1658   	; 0x1140 <puts>
		}
	}
     ac6:	2b 96       	adiw	r28, 0x0b	; 11
     ac8:	0f b6       	in	r0, 0x3f	; 63
     aca:	f8 94       	cli
     acc:	de bf       	out	0x3e, r29	; 62
     ace:	0f be       	out	0x3f, r0	; 63
     ad0:	cd bf       	out	0x3d, r28	; 61
     ad2:	df 91       	pop	r29
     ad4:	cf 91       	pop	r28
     ad6:	1f 91       	pop	r17
     ad8:	0f 91       	pop	r16
     ada:	ff 90       	pop	r15
     adc:	ef 90       	pop	r14
     ade:	08 95       	ret

00000ae0 <solenoid_init>:
 #include <util/delay.h>
 #include <avr/io.h>
 #include "solenoid.h"

 void solenoid_init(){
	DDRL |= (1 << PL6);						// PIN 4 on atmega2560 as solenoid output
     ae0:	ea e0       	ldi	r30, 0x0A	; 10
     ae2:	f1 e0       	ldi	r31, 0x01	; 1
     ae4:	80 81       	ld	r24, Z
     ae6:	80 64       	ori	r24, 0x40	; 64
     ae8:	80 83       	st	Z, r24
	PORTL &= ~(1 << PL6);					// Disable relay on PIN 43, not 41
     aea:	eb e0       	ldi	r30, 0x0B	; 11
     aec:	f1 e0       	ldi	r31, 0x01	; 1
     aee:	80 81       	ld	r24, Z
     af0:	8f 7b       	andi	r24, 0xBF	; 191
     af2:	80 83       	st	Z, r24
     af4:	08 95       	ret

00000af6 <solenoid_enable>:
 }

 void solenoid_enable(){
		PORTL |= (1 << PL6);			// Enable relay on PIN 43, not 41 on the atmega2560
     af6:	eb e0       	ldi	r30, 0x0B	; 11
     af8:	f1 e0       	ldi	r31, 0x01	; 1
     afa:	80 81       	ld	r24, Z
     afc:	80 64       	ori	r24, 0x40	; 64
     afe:	80 83       	st	Z, r24
     b00:	2f ef       	ldi	r18, 0xFF	; 255
     b02:	89 ef       	ldi	r24, 0xF9	; 249
     b04:	90 e0       	ldi	r25, 0x00	; 0
     b06:	21 50       	subi	r18, 0x01	; 1
     b08:	80 40       	sbci	r24, 0x00	; 0
     b0a:	90 40       	sbci	r25, 0x00	; 0
     b0c:	e1 f7       	brne	.-8      	; 0xb06 <solenoid_enable+0x10>
     b0e:	00 c0       	rjmp	.+0      	; 0xb10 <solenoid_enable+0x1a>
     b10:	00 00       	nop
		_delay_ms(20);					// Hold relay pin active
		PORTL &= ~(1 << PL6);			// Disable relay on PIN 43, not 41 on the atmega2560
     b12:	80 81       	ld	r24, Z
     b14:	8f 7b       	andi	r24, 0xBF	; 191
     b16:	80 83       	st	Z, r24
     b18:	08 95       	ret

00000b1a <spi_masterInit>:

#include "spi.h"
#include <avr/io.h>

void spi_masterInit(void){
	DDRB |= (1 << PB2) | (1 << PB1) | (1 << PB7) | (1 << PB0);	//Set MOSI and SCK as outputs, set also PB0 as output because 2560-MCU is master
     b1a:	84 b1       	in	r24, 0x04	; 4
     b1c:	87 68       	ori	r24, 0x87	; 135
     b1e:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~(1 << PB3);							// MISO Input
     b20:	23 98       	cbi	0x04, 3	; 4
	SPCR |= (1 << SPE) | (1 << MSTR);				//Set MOSI and SCK output, all others input, SPIE-SPI interrupt enable, SPE-SPI Enable, MSTR-Master/Slave Select
     b22:	8c b5       	in	r24, 0x2c	; 44
     b24:	80 65       	ori	r24, 0x50	; 80
     b26:	8c bd       	out	0x2c, r24	; 44
     b28:	08 95       	ret

00000b2a <spi_masterTransmit>:
}

uint8_t spi_masterTransmit(char data){
	SPDR = data;							//Start transmission
     b2a:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))){};			//Waits for a transfer to complete, SPIF is set when a serial transfer is complete. 
     b2c:	0d b4       	in	r0, 0x2d	; 45
     b2e:	07 fe       	sbrs	r0, 7
     b30:	fd cf       	rjmp	.-6      	; 0xb2c <spi_masterTransmit+0x2>
	return SPDR;
     b32:	8e b5       	in	r24, 0x2e	; 46
     b34:	08 95       	ret

00000b36 <timer_start>:
 }

 void timer_stop(){
	 TCCR5B &= ~(1 << CS50);
	 TCCR5B &= ~(1 << CS52);
	 TIMSK5 &= ~(1 << TOIE5);
     b36:	e1 e2       	ldi	r30, 0x21	; 33
     b38:	f1 e0       	ldi	r31, 0x01	; 1
     b3a:	80 81       	ld	r24, Z
     b3c:	82 60       	ori	r24, 0x02	; 2
     b3e:	80 83       	st	Z, r24
     b40:	e3 e7       	ldi	r30, 0x73	; 115
     b42:	f0 e0       	ldi	r31, 0x00	; 0
     b44:	80 81       	ld	r24, Z
     b46:	81 60       	ori	r24, 0x01	; 1
     b48:	80 83       	st	Z, r24
     b4a:	08 95       	ret

00000b4c <timer_get>:
 }

 uint16_t timer_get(){
	 return timer;
     b4c:	80 91 78 02 	lds	r24, 0x0278	; 0x800278 <timer>
 }
     b50:	90 e0       	ldi	r25, 0x00	; 0
     b52:	08 95       	ret

00000b54 <timer_reset>:

 void timer_reset(){
	 timer = 0;
     b54:	10 92 78 02 	sts	0x0278, r1	; 0x800278 <timer>
     b58:	08 95       	ret

00000b5a <__vector_50>:
 }

ISR(TIMER5_OVF_vect){
     b5a:	1f 92       	push	r1
     b5c:	0f 92       	push	r0
     b5e:	0f b6       	in	r0, 0x3f	; 63
     b60:	0f 92       	push	r0
     b62:	11 24       	eor	r1, r1
     b64:	8f 93       	push	r24
	timer++;
     b66:	80 91 78 02 	lds	r24, 0x0278	; 0x800278 <timer>
     b6a:	8f 5f       	subi	r24, 0xFF	; 255
     b6c:	80 93 78 02 	sts	0x0278, r24	; 0x800278 <timer>
	//printf("Timer: %d\n", timer);
     b70:	8f 91       	pop	r24
     b72:	0f 90       	pop	r0
     b74:	0f be       	out	0x3f, r0	; 63
     b76:	0f 90       	pop	r0
     b78:	1f 90       	pop	r1
     b7a:	18 95       	reti

00000b7c <TWI_Master_Initialise>:
		{
			msg[ i ] = TWI_buf[ i ];
		}
	}
	return( TWI_statusReg.lastTransOK );
}
     b7c:	8c e0       	ldi	r24, 0x0C	; 12
     b7e:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     b82:	8f ef       	ldi	r24, 0xFF	; 255
     b84:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     b88:	84 e0       	ldi	r24, 0x04	; 4
     b8a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     b8e:	08 95       	ret

00000b90 <TWI_Start_Transceiver_With_Data>:
     b90:	dc 01       	movw	r26, r24
     b92:	ec eb       	ldi	r30, 0xBC	; 188
     b94:	f0 e0       	ldi	r31, 0x00	; 0
     b96:	90 81       	ld	r25, Z
     b98:	90 fd       	sbrc	r25, 0
     b9a:	fd cf       	rjmp	.-6      	; 0xb96 <TWI_Start_Transceiver_With_Data+0x6>
     b9c:	60 93 7b 02 	sts	0x027B, r22	; 0x80027b <TWI_msgSize>
     ba0:	8c 91       	ld	r24, X
     ba2:	80 93 7c 02 	sts	0x027C, r24	; 0x80027c <TWI_buf>
     ba6:	80 fd       	sbrc	r24, 0
     ba8:	0c c0       	rjmp	.+24     	; 0xbc2 <TWI_Start_Transceiver_With_Data+0x32>
     baa:	62 30       	cpi	r22, 0x02	; 2
     bac:	50 f0       	brcs	.+20     	; 0xbc2 <TWI_Start_Transceiver_With_Data+0x32>
     bae:	fd 01       	movw	r30, r26
     bb0:	31 96       	adiw	r30, 0x01	; 1
     bb2:	ad e7       	ldi	r26, 0x7D	; 125
     bb4:	b2 e0       	ldi	r27, 0x02	; 2
     bb6:	81 e0       	ldi	r24, 0x01	; 1
     bb8:	91 91       	ld	r25, Z+
     bba:	9d 93       	st	X+, r25
     bbc:	8f 5f       	subi	r24, 0xFF	; 255
     bbe:	68 13       	cpse	r22, r24
     bc0:	fb cf       	rjmp	.-10     	; 0xbb8 <TWI_Start_Transceiver_With_Data+0x28>
     bc2:	10 92 7a 02 	sts	0x027A, r1	; 0x80027a <TWI_statusReg>
     bc6:	88 ef       	ldi	r24, 0xF8	; 248
     bc8:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     bcc:	85 ea       	ldi	r24, 0xA5	; 165
     bce:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     bd2:	08 95       	ret

00000bd4 <__vector_39>:
application.
****************************************************************************/
//#pragma vector=TWI_vect
//__interrupt void TWI_ISR(void)
ISR(TWI_vect)
{
     bd4:	1f 92       	push	r1
     bd6:	0f 92       	push	r0
     bd8:	0f b6       	in	r0, 0x3f	; 63
     bda:	0f 92       	push	r0
     bdc:	11 24       	eor	r1, r1
     bde:	0b b6       	in	r0, 0x3b	; 59
     be0:	0f 92       	push	r0
     be2:	2f 93       	push	r18
     be4:	3f 93       	push	r19
     be6:	8f 93       	push	r24
     be8:	9f 93       	push	r25
     bea:	af 93       	push	r26
     bec:	bf 93       	push	r27
     bee:	ef 93       	push	r30
     bf0:	ff 93       	push	r31
	static unsigned char TWI_bufPtr;
	
	switch (TWSR)
     bf2:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     bf6:	8e 2f       	mov	r24, r30
     bf8:	90 e0       	ldi	r25, 0x00	; 0
     bfa:	fc 01       	movw	r30, r24
     bfc:	38 97       	sbiw	r30, 0x08	; 8
     bfe:	e1 35       	cpi	r30, 0x51	; 81
     c00:	f1 05       	cpc	r31, r1
     c02:	08 f0       	brcs	.+2      	; 0xc06 <__vector_39+0x32>
     c04:	57 c0       	rjmp	.+174    	; 0xcb4 <__vector_39+0xe0>
     c06:	88 27       	eor	r24, r24
     c08:	ee 58       	subi	r30, 0x8E	; 142
     c0a:	ff 4f       	sbci	r31, 0xFF	; 255
     c0c:	8f 4f       	sbci	r24, 0xFF	; 255
     c0e:	1f c2       	rjmp	.+1086   	; 0x104e <__tablejump2__>
	{
		case TWI_START:             // START has been transmitted
		case TWI_REP_START:         // Repeated START has been transmitted
		TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     c10:	10 92 79 02 	sts	0x0279, r1	; 0x800279 <TWI_bufPtr.1672>
		case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
		if (TWI_bufPtr < TWI_msgSize)
     c14:	e0 91 79 02 	lds	r30, 0x0279	; 0x800279 <TWI_bufPtr.1672>
     c18:	80 91 7b 02 	lds	r24, 0x027B	; 0x80027b <TWI_msgSize>
     c1c:	e8 17       	cp	r30, r24
     c1e:	70 f4       	brcc	.+28     	; 0xc3c <__vector_39+0x68>
		{
			TWDR = TWI_buf[TWI_bufPtr++];
     c20:	81 e0       	ldi	r24, 0x01	; 1
     c22:	8e 0f       	add	r24, r30
     c24:	80 93 79 02 	sts	0x0279, r24	; 0x800279 <TWI_bufPtr.1672>
     c28:	f0 e0       	ldi	r31, 0x00	; 0
     c2a:	e4 58       	subi	r30, 0x84	; 132
     c2c:	fd 4f       	sbci	r31, 0xFD	; 253
     c2e:	80 81       	ld	r24, Z
     c30:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c34:	85 e8       	ldi	r24, 0x85	; 133
     c36:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     c3a:	43 c0       	rjmp	.+134    	; 0xcc2 <__vector_39+0xee>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
			(0<<TWWC);                                 //
		}else                    // Send STOP after last byte
		{
			TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     c3c:	80 91 7a 02 	lds	r24, 0x027A	; 0x80027a <TWI_statusReg>
     c40:	81 60       	ori	r24, 0x01	; 1
     c42:	80 93 7a 02 	sts	0x027A, r24	; 0x80027a <TWI_statusReg>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c46:	84 e9       	ldi	r24, 0x94	; 148
     c48:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     c4c:	3a c0       	rjmp	.+116    	; 0xcc2 <__vector_39+0xee>
			(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
		TWI_buf[TWI_bufPtr++] = TWDR;
     c4e:	e0 91 79 02 	lds	r30, 0x0279	; 0x800279 <TWI_bufPtr.1672>
     c52:	81 e0       	ldi	r24, 0x01	; 1
     c54:	8e 0f       	add	r24, r30
     c56:	80 93 79 02 	sts	0x0279, r24	; 0x800279 <TWI_bufPtr.1672>
     c5a:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     c5e:	f0 e0       	ldi	r31, 0x00	; 0
     c60:	e4 58       	subi	r30, 0x84	; 132
     c62:	fd 4f       	sbci	r31, 0xFD	; 253
     c64:	80 83       	st	Z, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
		if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     c66:	20 91 79 02 	lds	r18, 0x0279	; 0x800279 <TWI_bufPtr.1672>
     c6a:	30 e0       	ldi	r19, 0x00	; 0
     c6c:	80 91 7b 02 	lds	r24, 0x027B	; 0x80027b <TWI_msgSize>
     c70:	90 e0       	ldi	r25, 0x00	; 0
     c72:	01 97       	sbiw	r24, 0x01	; 1
     c74:	28 17       	cp	r18, r24
     c76:	39 07       	cpc	r19, r25
     c78:	24 f4       	brge	.+8      	; 0xc82 <__vector_39+0xae>
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c7a:	85 ec       	ldi	r24, 0xC5	; 197
     c7c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     c80:	20 c0       	rjmp	.+64     	; 0xcc2 <__vector_39+0xee>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
			(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
			(0<<TWWC);                                 //
		}else                    // Send NACK after next reception
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c82:	85 e8       	ldi	r24, 0x85	; 133
     c84:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     c88:	1c c0       	rjmp	.+56     	; 0xcc2 <__vector_39+0xee>
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
		TWI_buf[TWI_bufPtr] = TWDR;
     c8a:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     c8e:	e0 91 79 02 	lds	r30, 0x0279	; 0x800279 <TWI_bufPtr.1672>
     c92:	f0 e0       	ldi	r31, 0x00	; 0
     c94:	e4 58       	subi	r30, 0x84	; 132
     c96:	fd 4f       	sbci	r31, 0xFD	; 253
     c98:	80 83       	st	Z, r24
		TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     c9a:	80 91 7a 02 	lds	r24, 0x027A	; 0x80027a <TWI_statusReg>
     c9e:	81 60       	ori	r24, 0x01	; 1
     ca0:	80 93 7a 02 	sts	0x027A, r24	; 0x80027a <TWI_statusReg>
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ca4:	84 e9       	ldi	r24, 0x94	; 148
     ca6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
		(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
		(0<<TWWC);                                 //
		break;
     caa:	0b c0       	rjmp	.+22     	; 0xcc2 <__vector_39+0xee>
		case TWI_ARB_LOST:          // Arbitration lost
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cac:	85 ea       	ldi	r24, 0xA5	; 165
     cae:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
		(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
		(0<<TWWC);                                 //
		break;
     cb2:	07 c0       	rjmp	.+14     	; 0xcc2 <__vector_39+0xee>
		case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received
		case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
		//    case TWI_NO_STATE              // No relevant state information available; TWINT = ?0?
		case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
		default:
		TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     cb4:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     cb8:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
		// Reset TWI Interface
		TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     cbc:	84 e0       	ldi	r24, 0x04	; 4
     cbe:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
		(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
		(0<<TWWC);                                 //
	}
     cc2:	ff 91       	pop	r31
     cc4:	ef 91       	pop	r30
     cc6:	bf 91       	pop	r27
     cc8:	af 91       	pop	r26
     cca:	9f 91       	pop	r25
     ccc:	8f 91       	pop	r24
     cce:	3f 91       	pop	r19
     cd0:	2f 91       	pop	r18
     cd2:	0f 90       	pop	r0
     cd4:	0b be       	out	0x3b, r0	; 59
     cd6:	0f 90       	pop	r0
     cd8:	0f be       	out	0x3f, r0	; 63
     cda:	0f 90       	pop	r0
     cdc:	1f 90       	pop	r1
     cde:	18 95       	reti

00000ce0 <uart_init>:
#include <avr/io.h>


void uart_init(unsigned int ubrr){
	
	UBRR0H = (unsigned char)(ubrr >> 8);
     ce0:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char) ubrr;
     ce4:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	//Enable receiver and transmitter:
	UCSR0B = (1<<RXEN0) | (1<<TXEN0);
     ce8:	88 e1       	ldi	r24, 0x18	; 24
     cea:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>

	//Set format: 1 stop bit, 8 data bits.
	UCSR0C |= (1 << USBS0) | (1 << UCSZ00) | (1 << UCSZ01);
     cee:	e2 ec       	ldi	r30, 0xC2	; 194
     cf0:	f0 e0       	ldi	r31, 0x00	; 0
     cf2:	80 81       	ld	r24, Z
     cf4:	8e 60       	ori	r24, 0x0E	; 14
     cf6:	80 83       	st	Z, r24
     cf8:	08 95       	ret

00000cfa <uart_transmit>:
void uart_transmit(char c) {
	//Sjekk om det er klart for å sende, hvis ikke, vent til det er klart
	//Skriv riktig bokstav til riktig register
	
	//Wait for empty transmit buffer
	while(!(UCSR0A & (1<<UDRE0))){}
     cfa:	e0 ec       	ldi	r30, 0xC0	; 192
     cfc:	f0 e0       	ldi	r31, 0x00	; 0
     cfe:	90 81       	ld	r25, Z
     d00:	95 ff       	sbrs	r25, 5
     d02:	fd cf       	rjmp	.-6      	; 0xcfe <uart_transmit+0x4>

	//Put data into buffer;
	UDR0 = c;
     d04:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     d08:	08 95       	ret

00000d0a <uart_receive>:
}

unsigned char uart_receive(){
	while (!(UCSR0A & (1 << RXC0))) {}
     d0a:	e0 ec       	ldi	r30, 0xC0	; 192
     d0c:	f0 e0       	ldi	r31, 0x00	; 0
     d0e:	80 81       	ld	r24, Z
     d10:	88 23       	and	r24, r24
     d12:	ec f7       	brge	.-6      	; 0xd0e <uart_receive+0x4>
	
	return UDR0;
     d14:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
}
     d18:	08 95       	ret

00000d1a <__subsf3>:
     d1a:	50 58       	subi	r21, 0x80	; 128

00000d1c <__addsf3>:
     d1c:	bb 27       	eor	r27, r27
     d1e:	aa 27       	eor	r26, r26
     d20:	0e d0       	rcall	.+28     	; 0xd3e <__addsf3x>
     d22:	e5 c0       	rjmp	.+458    	; 0xeee <__fp_round>
     d24:	d6 d0       	rcall	.+428    	; 0xed2 <__fp_pscA>
     d26:	30 f0       	brcs	.+12     	; 0xd34 <__addsf3+0x18>
     d28:	db d0       	rcall	.+438    	; 0xee0 <__fp_pscB>
     d2a:	20 f0       	brcs	.+8      	; 0xd34 <__addsf3+0x18>
     d2c:	31 f4       	brne	.+12     	; 0xd3a <__addsf3+0x1e>
     d2e:	9f 3f       	cpi	r25, 0xFF	; 255
     d30:	11 f4       	brne	.+4      	; 0xd36 <__addsf3+0x1a>
     d32:	1e f4       	brtc	.+6      	; 0xd3a <__addsf3+0x1e>
     d34:	cb c0       	rjmp	.+406    	; 0xecc <__fp_nan>
     d36:	0e f4       	brtc	.+2      	; 0xd3a <__addsf3+0x1e>
     d38:	e0 95       	com	r30
     d3a:	e7 fb       	bst	r30, 7
     d3c:	c1 c0       	rjmp	.+386    	; 0xec0 <__fp_inf>

00000d3e <__addsf3x>:
     d3e:	e9 2f       	mov	r30, r25
     d40:	e7 d0       	rcall	.+462    	; 0xf10 <__fp_split3>
     d42:	80 f3       	brcs	.-32     	; 0xd24 <__addsf3+0x8>
     d44:	ba 17       	cp	r27, r26
     d46:	62 07       	cpc	r22, r18
     d48:	73 07       	cpc	r23, r19
     d4a:	84 07       	cpc	r24, r20
     d4c:	95 07       	cpc	r25, r21
     d4e:	18 f0       	brcs	.+6      	; 0xd56 <__addsf3x+0x18>
     d50:	71 f4       	brne	.+28     	; 0xd6e <__addsf3x+0x30>
     d52:	9e f5       	brtc	.+102    	; 0xdba <__addsf3x+0x7c>
     d54:	ff c0       	rjmp	.+510    	; 0xf54 <__fp_zero>
     d56:	0e f4       	brtc	.+2      	; 0xd5a <__addsf3x+0x1c>
     d58:	e0 95       	com	r30
     d5a:	0b 2e       	mov	r0, r27
     d5c:	ba 2f       	mov	r27, r26
     d5e:	a0 2d       	mov	r26, r0
     d60:	0b 01       	movw	r0, r22
     d62:	b9 01       	movw	r22, r18
     d64:	90 01       	movw	r18, r0
     d66:	0c 01       	movw	r0, r24
     d68:	ca 01       	movw	r24, r20
     d6a:	a0 01       	movw	r20, r0
     d6c:	11 24       	eor	r1, r1
     d6e:	ff 27       	eor	r31, r31
     d70:	59 1b       	sub	r21, r25
     d72:	99 f0       	breq	.+38     	; 0xd9a <__addsf3x+0x5c>
     d74:	59 3f       	cpi	r21, 0xF9	; 249
     d76:	50 f4       	brcc	.+20     	; 0xd8c <__addsf3x+0x4e>
     d78:	50 3e       	cpi	r21, 0xE0	; 224
     d7a:	68 f1       	brcs	.+90     	; 0xdd6 <__addsf3x+0x98>
     d7c:	1a 16       	cp	r1, r26
     d7e:	f0 40       	sbci	r31, 0x00	; 0
     d80:	a2 2f       	mov	r26, r18
     d82:	23 2f       	mov	r18, r19
     d84:	34 2f       	mov	r19, r20
     d86:	44 27       	eor	r20, r20
     d88:	58 5f       	subi	r21, 0xF8	; 248
     d8a:	f3 cf       	rjmp	.-26     	; 0xd72 <__addsf3x+0x34>
     d8c:	46 95       	lsr	r20
     d8e:	37 95       	ror	r19
     d90:	27 95       	ror	r18
     d92:	a7 95       	ror	r26
     d94:	f0 40       	sbci	r31, 0x00	; 0
     d96:	53 95       	inc	r21
     d98:	c9 f7       	brne	.-14     	; 0xd8c <__addsf3x+0x4e>
     d9a:	7e f4       	brtc	.+30     	; 0xdba <__addsf3x+0x7c>
     d9c:	1f 16       	cp	r1, r31
     d9e:	ba 0b       	sbc	r27, r26
     da0:	62 0b       	sbc	r22, r18
     da2:	73 0b       	sbc	r23, r19
     da4:	84 0b       	sbc	r24, r20
     da6:	ba f0       	brmi	.+46     	; 0xdd6 <__addsf3x+0x98>
     da8:	91 50       	subi	r25, 0x01	; 1
     daa:	a1 f0       	breq	.+40     	; 0xdd4 <__addsf3x+0x96>
     dac:	ff 0f       	add	r31, r31
     dae:	bb 1f       	adc	r27, r27
     db0:	66 1f       	adc	r22, r22
     db2:	77 1f       	adc	r23, r23
     db4:	88 1f       	adc	r24, r24
     db6:	c2 f7       	brpl	.-16     	; 0xda8 <__addsf3x+0x6a>
     db8:	0e c0       	rjmp	.+28     	; 0xdd6 <__addsf3x+0x98>
     dba:	ba 0f       	add	r27, r26
     dbc:	62 1f       	adc	r22, r18
     dbe:	73 1f       	adc	r23, r19
     dc0:	84 1f       	adc	r24, r20
     dc2:	48 f4       	brcc	.+18     	; 0xdd6 <__addsf3x+0x98>
     dc4:	87 95       	ror	r24
     dc6:	77 95       	ror	r23
     dc8:	67 95       	ror	r22
     dca:	b7 95       	ror	r27
     dcc:	f7 95       	ror	r31
     dce:	9e 3f       	cpi	r25, 0xFE	; 254
     dd0:	08 f0       	brcs	.+2      	; 0xdd4 <__addsf3x+0x96>
     dd2:	b3 cf       	rjmp	.-154    	; 0xd3a <__addsf3+0x1e>
     dd4:	93 95       	inc	r25
     dd6:	88 0f       	add	r24, r24
     dd8:	08 f0       	brcs	.+2      	; 0xddc <__addsf3x+0x9e>
     dda:	99 27       	eor	r25, r25
     ddc:	ee 0f       	add	r30, r30
     dde:	97 95       	ror	r25
     de0:	87 95       	ror	r24
     de2:	08 95       	ret

00000de4 <__fixsfsi>:
     de4:	04 d0       	rcall	.+8      	; 0xdee <__fixunssfsi>
     de6:	68 94       	set
     de8:	b1 11       	cpse	r27, r1
     dea:	b5 c0       	rjmp	.+362    	; 0xf56 <__fp_szero>
     dec:	08 95       	ret

00000dee <__fixunssfsi>:
     dee:	98 d0       	rcall	.+304    	; 0xf20 <__fp_splitA>
     df0:	88 f0       	brcs	.+34     	; 0xe14 <__fixunssfsi+0x26>
     df2:	9f 57       	subi	r25, 0x7F	; 127
     df4:	90 f0       	brcs	.+36     	; 0xe1a <__fixunssfsi+0x2c>
     df6:	b9 2f       	mov	r27, r25
     df8:	99 27       	eor	r25, r25
     dfa:	b7 51       	subi	r27, 0x17	; 23
     dfc:	a0 f0       	brcs	.+40     	; 0xe26 <__fixunssfsi+0x38>
     dfe:	d1 f0       	breq	.+52     	; 0xe34 <__fixunssfsi+0x46>
     e00:	66 0f       	add	r22, r22
     e02:	77 1f       	adc	r23, r23
     e04:	88 1f       	adc	r24, r24
     e06:	99 1f       	adc	r25, r25
     e08:	1a f0       	brmi	.+6      	; 0xe10 <__fixunssfsi+0x22>
     e0a:	ba 95       	dec	r27
     e0c:	c9 f7       	brne	.-14     	; 0xe00 <__fixunssfsi+0x12>
     e0e:	12 c0       	rjmp	.+36     	; 0xe34 <__fixunssfsi+0x46>
     e10:	b1 30       	cpi	r27, 0x01	; 1
     e12:	81 f0       	breq	.+32     	; 0xe34 <__fixunssfsi+0x46>
     e14:	9f d0       	rcall	.+318    	; 0xf54 <__fp_zero>
     e16:	b1 e0       	ldi	r27, 0x01	; 1
     e18:	08 95       	ret
     e1a:	9c c0       	rjmp	.+312    	; 0xf54 <__fp_zero>
     e1c:	67 2f       	mov	r22, r23
     e1e:	78 2f       	mov	r23, r24
     e20:	88 27       	eor	r24, r24
     e22:	b8 5f       	subi	r27, 0xF8	; 248
     e24:	39 f0       	breq	.+14     	; 0xe34 <__fixunssfsi+0x46>
     e26:	b9 3f       	cpi	r27, 0xF9	; 249
     e28:	cc f3       	brlt	.-14     	; 0xe1c <__fixunssfsi+0x2e>
     e2a:	86 95       	lsr	r24
     e2c:	77 95       	ror	r23
     e2e:	67 95       	ror	r22
     e30:	b3 95       	inc	r27
     e32:	d9 f7       	brne	.-10     	; 0xe2a <__fixunssfsi+0x3c>
     e34:	3e f4       	brtc	.+14     	; 0xe44 <__fixunssfsi+0x56>
     e36:	90 95       	com	r25
     e38:	80 95       	com	r24
     e3a:	70 95       	com	r23
     e3c:	61 95       	neg	r22
     e3e:	7f 4f       	sbci	r23, 0xFF	; 255
     e40:	8f 4f       	sbci	r24, 0xFF	; 255
     e42:	9f 4f       	sbci	r25, 0xFF	; 255
     e44:	08 95       	ret

00000e46 <__floatunsisf>:
     e46:	e8 94       	clt
     e48:	09 c0       	rjmp	.+18     	; 0xe5c <__floatsisf+0x12>

00000e4a <__floatsisf>:
     e4a:	97 fb       	bst	r25, 7
     e4c:	3e f4       	brtc	.+14     	; 0xe5c <__floatsisf+0x12>
     e4e:	90 95       	com	r25
     e50:	80 95       	com	r24
     e52:	70 95       	com	r23
     e54:	61 95       	neg	r22
     e56:	7f 4f       	sbci	r23, 0xFF	; 255
     e58:	8f 4f       	sbci	r24, 0xFF	; 255
     e5a:	9f 4f       	sbci	r25, 0xFF	; 255
     e5c:	99 23       	and	r25, r25
     e5e:	a9 f0       	breq	.+42     	; 0xe8a <__floatsisf+0x40>
     e60:	f9 2f       	mov	r31, r25
     e62:	96 e9       	ldi	r25, 0x96	; 150
     e64:	bb 27       	eor	r27, r27
     e66:	93 95       	inc	r25
     e68:	f6 95       	lsr	r31
     e6a:	87 95       	ror	r24
     e6c:	77 95       	ror	r23
     e6e:	67 95       	ror	r22
     e70:	b7 95       	ror	r27
     e72:	f1 11       	cpse	r31, r1
     e74:	f8 cf       	rjmp	.-16     	; 0xe66 <__floatsisf+0x1c>
     e76:	fa f4       	brpl	.+62     	; 0xeb6 <__floatsisf+0x6c>
     e78:	bb 0f       	add	r27, r27
     e7a:	11 f4       	brne	.+4      	; 0xe80 <__floatsisf+0x36>
     e7c:	60 ff       	sbrs	r22, 0
     e7e:	1b c0       	rjmp	.+54     	; 0xeb6 <__floatsisf+0x6c>
     e80:	6f 5f       	subi	r22, 0xFF	; 255
     e82:	7f 4f       	sbci	r23, 0xFF	; 255
     e84:	8f 4f       	sbci	r24, 0xFF	; 255
     e86:	9f 4f       	sbci	r25, 0xFF	; 255
     e88:	16 c0       	rjmp	.+44     	; 0xeb6 <__floatsisf+0x6c>
     e8a:	88 23       	and	r24, r24
     e8c:	11 f0       	breq	.+4      	; 0xe92 <__floatsisf+0x48>
     e8e:	96 e9       	ldi	r25, 0x96	; 150
     e90:	11 c0       	rjmp	.+34     	; 0xeb4 <__floatsisf+0x6a>
     e92:	77 23       	and	r23, r23
     e94:	21 f0       	breq	.+8      	; 0xe9e <__floatsisf+0x54>
     e96:	9e e8       	ldi	r25, 0x8E	; 142
     e98:	87 2f       	mov	r24, r23
     e9a:	76 2f       	mov	r23, r22
     e9c:	05 c0       	rjmp	.+10     	; 0xea8 <__floatsisf+0x5e>
     e9e:	66 23       	and	r22, r22
     ea0:	71 f0       	breq	.+28     	; 0xebe <__floatsisf+0x74>
     ea2:	96 e8       	ldi	r25, 0x86	; 134
     ea4:	86 2f       	mov	r24, r22
     ea6:	70 e0       	ldi	r23, 0x00	; 0
     ea8:	60 e0       	ldi	r22, 0x00	; 0
     eaa:	2a f0       	brmi	.+10     	; 0xeb6 <__floatsisf+0x6c>
     eac:	9a 95       	dec	r25
     eae:	66 0f       	add	r22, r22
     eb0:	77 1f       	adc	r23, r23
     eb2:	88 1f       	adc	r24, r24
     eb4:	da f7       	brpl	.-10     	; 0xeac <__floatsisf+0x62>
     eb6:	88 0f       	add	r24, r24
     eb8:	96 95       	lsr	r25
     eba:	87 95       	ror	r24
     ebc:	97 f9       	bld	r25, 7
     ebe:	08 95       	ret

00000ec0 <__fp_inf>:
     ec0:	97 f9       	bld	r25, 7
     ec2:	9f 67       	ori	r25, 0x7F	; 127
     ec4:	80 e8       	ldi	r24, 0x80	; 128
     ec6:	70 e0       	ldi	r23, 0x00	; 0
     ec8:	60 e0       	ldi	r22, 0x00	; 0
     eca:	08 95       	ret

00000ecc <__fp_nan>:
     ecc:	9f ef       	ldi	r25, 0xFF	; 255
     ece:	80 ec       	ldi	r24, 0xC0	; 192
     ed0:	08 95       	ret

00000ed2 <__fp_pscA>:
     ed2:	00 24       	eor	r0, r0
     ed4:	0a 94       	dec	r0
     ed6:	16 16       	cp	r1, r22
     ed8:	17 06       	cpc	r1, r23
     eda:	18 06       	cpc	r1, r24
     edc:	09 06       	cpc	r0, r25
     ede:	08 95       	ret

00000ee0 <__fp_pscB>:
     ee0:	00 24       	eor	r0, r0
     ee2:	0a 94       	dec	r0
     ee4:	12 16       	cp	r1, r18
     ee6:	13 06       	cpc	r1, r19
     ee8:	14 06       	cpc	r1, r20
     eea:	05 06       	cpc	r0, r21
     eec:	08 95       	ret

00000eee <__fp_round>:
     eee:	09 2e       	mov	r0, r25
     ef0:	03 94       	inc	r0
     ef2:	00 0c       	add	r0, r0
     ef4:	11 f4       	brne	.+4      	; 0xefa <__fp_round+0xc>
     ef6:	88 23       	and	r24, r24
     ef8:	52 f0       	brmi	.+20     	; 0xf0e <__fp_round+0x20>
     efa:	bb 0f       	add	r27, r27
     efc:	40 f4       	brcc	.+16     	; 0xf0e <__fp_round+0x20>
     efe:	bf 2b       	or	r27, r31
     f00:	11 f4       	brne	.+4      	; 0xf06 <__fp_round+0x18>
     f02:	60 ff       	sbrs	r22, 0
     f04:	04 c0       	rjmp	.+8      	; 0xf0e <__fp_round+0x20>
     f06:	6f 5f       	subi	r22, 0xFF	; 255
     f08:	7f 4f       	sbci	r23, 0xFF	; 255
     f0a:	8f 4f       	sbci	r24, 0xFF	; 255
     f0c:	9f 4f       	sbci	r25, 0xFF	; 255
     f0e:	08 95       	ret

00000f10 <__fp_split3>:
     f10:	57 fd       	sbrc	r21, 7
     f12:	90 58       	subi	r25, 0x80	; 128
     f14:	44 0f       	add	r20, r20
     f16:	55 1f       	adc	r21, r21
     f18:	59 f0       	breq	.+22     	; 0xf30 <__fp_splitA+0x10>
     f1a:	5f 3f       	cpi	r21, 0xFF	; 255
     f1c:	71 f0       	breq	.+28     	; 0xf3a <__fp_splitA+0x1a>
     f1e:	47 95       	ror	r20

00000f20 <__fp_splitA>:
     f20:	88 0f       	add	r24, r24
     f22:	97 fb       	bst	r25, 7
     f24:	99 1f       	adc	r25, r25
     f26:	61 f0       	breq	.+24     	; 0xf40 <__fp_splitA+0x20>
     f28:	9f 3f       	cpi	r25, 0xFF	; 255
     f2a:	79 f0       	breq	.+30     	; 0xf4a <__fp_splitA+0x2a>
     f2c:	87 95       	ror	r24
     f2e:	08 95       	ret
     f30:	12 16       	cp	r1, r18
     f32:	13 06       	cpc	r1, r19
     f34:	14 06       	cpc	r1, r20
     f36:	55 1f       	adc	r21, r21
     f38:	f2 cf       	rjmp	.-28     	; 0xf1e <__fp_split3+0xe>
     f3a:	46 95       	lsr	r20
     f3c:	f1 df       	rcall	.-30     	; 0xf20 <__fp_splitA>
     f3e:	08 c0       	rjmp	.+16     	; 0xf50 <__fp_splitA+0x30>
     f40:	16 16       	cp	r1, r22
     f42:	17 06       	cpc	r1, r23
     f44:	18 06       	cpc	r1, r24
     f46:	99 1f       	adc	r25, r25
     f48:	f1 cf       	rjmp	.-30     	; 0xf2c <__fp_splitA+0xc>
     f4a:	86 95       	lsr	r24
     f4c:	71 05       	cpc	r23, r1
     f4e:	61 05       	cpc	r22, r1
     f50:	08 94       	sec
     f52:	08 95       	ret

00000f54 <__fp_zero>:
     f54:	e8 94       	clt

00000f56 <__fp_szero>:
     f56:	bb 27       	eor	r27, r27
     f58:	66 27       	eor	r22, r22
     f5a:	77 27       	eor	r23, r23
     f5c:	cb 01       	movw	r24, r22
     f5e:	97 f9       	bld	r25, 7
     f60:	08 95       	ret

00000f62 <__mulsf3>:
     f62:	0b d0       	rcall	.+22     	; 0xf7a <__mulsf3x>
     f64:	c4 cf       	rjmp	.-120    	; 0xeee <__fp_round>
     f66:	b5 df       	rcall	.-150    	; 0xed2 <__fp_pscA>
     f68:	28 f0       	brcs	.+10     	; 0xf74 <__mulsf3+0x12>
     f6a:	ba df       	rcall	.-140    	; 0xee0 <__fp_pscB>
     f6c:	18 f0       	brcs	.+6      	; 0xf74 <__mulsf3+0x12>
     f6e:	95 23       	and	r25, r21
     f70:	09 f0       	breq	.+2      	; 0xf74 <__mulsf3+0x12>
     f72:	a6 cf       	rjmp	.-180    	; 0xec0 <__fp_inf>
     f74:	ab cf       	rjmp	.-170    	; 0xecc <__fp_nan>
     f76:	11 24       	eor	r1, r1
     f78:	ee cf       	rjmp	.-36     	; 0xf56 <__fp_szero>

00000f7a <__mulsf3x>:
     f7a:	ca df       	rcall	.-108    	; 0xf10 <__fp_split3>
     f7c:	a0 f3       	brcs	.-24     	; 0xf66 <__mulsf3+0x4>

00000f7e <__mulsf3_pse>:
     f7e:	95 9f       	mul	r25, r21
     f80:	d1 f3       	breq	.-12     	; 0xf76 <__mulsf3+0x14>
     f82:	95 0f       	add	r25, r21
     f84:	50 e0       	ldi	r21, 0x00	; 0
     f86:	55 1f       	adc	r21, r21
     f88:	62 9f       	mul	r22, r18
     f8a:	f0 01       	movw	r30, r0
     f8c:	72 9f       	mul	r23, r18
     f8e:	bb 27       	eor	r27, r27
     f90:	f0 0d       	add	r31, r0
     f92:	b1 1d       	adc	r27, r1
     f94:	63 9f       	mul	r22, r19
     f96:	aa 27       	eor	r26, r26
     f98:	f0 0d       	add	r31, r0
     f9a:	b1 1d       	adc	r27, r1
     f9c:	aa 1f       	adc	r26, r26
     f9e:	64 9f       	mul	r22, r20
     fa0:	66 27       	eor	r22, r22
     fa2:	b0 0d       	add	r27, r0
     fa4:	a1 1d       	adc	r26, r1
     fa6:	66 1f       	adc	r22, r22
     fa8:	82 9f       	mul	r24, r18
     faa:	22 27       	eor	r18, r18
     fac:	b0 0d       	add	r27, r0
     fae:	a1 1d       	adc	r26, r1
     fb0:	62 1f       	adc	r22, r18
     fb2:	73 9f       	mul	r23, r19
     fb4:	b0 0d       	add	r27, r0
     fb6:	a1 1d       	adc	r26, r1
     fb8:	62 1f       	adc	r22, r18
     fba:	83 9f       	mul	r24, r19
     fbc:	a0 0d       	add	r26, r0
     fbe:	61 1d       	adc	r22, r1
     fc0:	22 1f       	adc	r18, r18
     fc2:	74 9f       	mul	r23, r20
     fc4:	33 27       	eor	r19, r19
     fc6:	a0 0d       	add	r26, r0
     fc8:	61 1d       	adc	r22, r1
     fca:	23 1f       	adc	r18, r19
     fcc:	84 9f       	mul	r24, r20
     fce:	60 0d       	add	r22, r0
     fd0:	21 1d       	adc	r18, r1
     fd2:	82 2f       	mov	r24, r18
     fd4:	76 2f       	mov	r23, r22
     fd6:	6a 2f       	mov	r22, r26
     fd8:	11 24       	eor	r1, r1
     fda:	9f 57       	subi	r25, 0x7F	; 127
     fdc:	50 40       	sbci	r21, 0x00	; 0
     fde:	8a f0       	brmi	.+34     	; 0x1002 <__mulsf3_pse+0x84>
     fe0:	e1 f0       	breq	.+56     	; 0x101a <__mulsf3_pse+0x9c>
     fe2:	88 23       	and	r24, r24
     fe4:	4a f0       	brmi	.+18     	; 0xff8 <__mulsf3_pse+0x7a>
     fe6:	ee 0f       	add	r30, r30
     fe8:	ff 1f       	adc	r31, r31
     fea:	bb 1f       	adc	r27, r27
     fec:	66 1f       	adc	r22, r22
     fee:	77 1f       	adc	r23, r23
     ff0:	88 1f       	adc	r24, r24
     ff2:	91 50       	subi	r25, 0x01	; 1
     ff4:	50 40       	sbci	r21, 0x00	; 0
     ff6:	a9 f7       	brne	.-22     	; 0xfe2 <__mulsf3_pse+0x64>
     ff8:	9e 3f       	cpi	r25, 0xFE	; 254
     ffa:	51 05       	cpc	r21, r1
     ffc:	70 f0       	brcs	.+28     	; 0x101a <__mulsf3_pse+0x9c>
     ffe:	60 cf       	rjmp	.-320    	; 0xec0 <__fp_inf>
    1000:	aa cf       	rjmp	.-172    	; 0xf56 <__fp_szero>
    1002:	5f 3f       	cpi	r21, 0xFF	; 255
    1004:	ec f3       	brlt	.-6      	; 0x1000 <__mulsf3_pse+0x82>
    1006:	98 3e       	cpi	r25, 0xE8	; 232
    1008:	dc f3       	brlt	.-10     	; 0x1000 <__mulsf3_pse+0x82>
    100a:	86 95       	lsr	r24
    100c:	77 95       	ror	r23
    100e:	67 95       	ror	r22
    1010:	b7 95       	ror	r27
    1012:	f7 95       	ror	r31
    1014:	e7 95       	ror	r30
    1016:	9f 5f       	subi	r25, 0xFF	; 255
    1018:	c1 f7       	brne	.-16     	; 0x100a <__mulsf3_pse+0x8c>
    101a:	fe 2b       	or	r31, r30
    101c:	88 0f       	add	r24, r24
    101e:	91 1d       	adc	r25, r1
    1020:	96 95       	lsr	r25
    1022:	87 95       	ror	r24
    1024:	97 f9       	bld	r25, 7
    1026:	08 95       	ret

00001028 <__divmodhi4>:
    1028:	97 fb       	bst	r25, 7
    102a:	07 2e       	mov	r0, r23
    102c:	16 f4       	brtc	.+4      	; 0x1032 <__divmodhi4+0xa>
    102e:	00 94       	com	r0
    1030:	06 d0       	rcall	.+12     	; 0x103e <__divmodhi4_neg1>
    1032:	77 fd       	sbrc	r23, 7
    1034:	08 d0       	rcall	.+16     	; 0x1046 <__divmodhi4_neg2>
    1036:	13 d0       	rcall	.+38     	; 0x105e <__udivmodhi4>
    1038:	07 fc       	sbrc	r0, 7
    103a:	05 d0       	rcall	.+10     	; 0x1046 <__divmodhi4_neg2>
    103c:	3e f4       	brtc	.+14     	; 0x104c <__divmodhi4_exit>

0000103e <__divmodhi4_neg1>:
    103e:	90 95       	com	r25
    1040:	81 95       	neg	r24
    1042:	9f 4f       	sbci	r25, 0xFF	; 255
    1044:	08 95       	ret

00001046 <__divmodhi4_neg2>:
    1046:	70 95       	com	r23
    1048:	61 95       	neg	r22
    104a:	7f 4f       	sbci	r23, 0xFF	; 255

0000104c <__divmodhi4_exit>:
    104c:	08 95       	ret

0000104e <__tablejump2__>:
    104e:	ee 0f       	add	r30, r30
    1050:	ff 1f       	adc	r31, r31
    1052:	88 1f       	adc	r24, r24
    1054:	8b bf       	out	0x3b, r24	; 59
    1056:	07 90       	elpm	r0, Z+
    1058:	f6 91       	elpm	r31, Z
    105a:	e0 2d       	mov	r30, r0
    105c:	19 94       	eijmp

0000105e <__udivmodhi4>:
    105e:	aa 1b       	sub	r26, r26
    1060:	bb 1b       	sub	r27, r27
    1062:	51 e1       	ldi	r21, 0x11	; 17
    1064:	07 c0       	rjmp	.+14     	; 0x1074 <__udivmodhi4_ep>

00001066 <__udivmodhi4_loop>:
    1066:	aa 1f       	adc	r26, r26
    1068:	bb 1f       	adc	r27, r27
    106a:	a6 17       	cp	r26, r22
    106c:	b7 07       	cpc	r27, r23
    106e:	10 f0       	brcs	.+4      	; 0x1074 <__udivmodhi4_ep>
    1070:	a6 1b       	sub	r26, r22
    1072:	b7 0b       	sbc	r27, r23

00001074 <__udivmodhi4_ep>:
    1074:	88 1f       	adc	r24, r24
    1076:	99 1f       	adc	r25, r25
    1078:	5a 95       	dec	r21
    107a:	a9 f7       	brne	.-22     	; 0x1066 <__udivmodhi4_loop>
    107c:	80 95       	com	r24
    107e:	90 95       	com	r25
    1080:	bc 01       	movw	r22, r24
    1082:	cd 01       	movw	r24, r26
    1084:	08 95       	ret

00001086 <fdevopen>:
    1086:	0f 93       	push	r16
    1088:	1f 93       	push	r17
    108a:	cf 93       	push	r28
    108c:	df 93       	push	r29
    108e:	00 97       	sbiw	r24, 0x00	; 0
    1090:	31 f4       	brne	.+12     	; 0x109e <fdevopen+0x18>
    1092:	61 15       	cp	r22, r1
    1094:	71 05       	cpc	r23, r1
    1096:	19 f4       	brne	.+6      	; 0x109e <fdevopen+0x18>
    1098:	80 e0       	ldi	r24, 0x00	; 0
    109a:	90 e0       	ldi	r25, 0x00	; 0
    109c:	39 c0       	rjmp	.+114    	; 0x1110 <fdevopen+0x8a>
    109e:	8b 01       	movw	r16, r22
    10a0:	ec 01       	movw	r28, r24
    10a2:	6e e0       	ldi	r22, 0x0E	; 14
    10a4:	70 e0       	ldi	r23, 0x00	; 0
    10a6:	81 e0       	ldi	r24, 0x01	; 1
    10a8:	90 e0       	ldi	r25, 0x00	; 0
    10aa:	77 d2       	rcall	.+1262   	; 0x159a <calloc>
    10ac:	fc 01       	movw	r30, r24
    10ae:	89 2b       	or	r24, r25
    10b0:	99 f3       	breq	.-26     	; 0x1098 <fdevopen+0x12>
    10b2:	80 e8       	ldi	r24, 0x80	; 128
    10b4:	83 83       	std	Z+3, r24	; 0x03
    10b6:	01 15       	cp	r16, r1
    10b8:	11 05       	cpc	r17, r1
    10ba:	71 f0       	breq	.+28     	; 0x10d8 <fdevopen+0x52>
    10bc:	13 87       	std	Z+11, r17	; 0x0b
    10be:	02 87       	std	Z+10, r16	; 0x0a
    10c0:	81 e8       	ldi	r24, 0x81	; 129
    10c2:	83 83       	std	Z+3, r24	; 0x03
    10c4:	80 91 81 02 	lds	r24, 0x0281	; 0x800281 <__iob>
    10c8:	90 91 82 02 	lds	r25, 0x0282	; 0x800282 <__iob+0x1>
    10cc:	89 2b       	or	r24, r25
    10ce:	21 f4       	brne	.+8      	; 0x10d8 <fdevopen+0x52>
    10d0:	f0 93 82 02 	sts	0x0282, r31	; 0x800282 <__iob+0x1>
    10d4:	e0 93 81 02 	sts	0x0281, r30	; 0x800281 <__iob>
    10d8:	20 97       	sbiw	r28, 0x00	; 0
    10da:	c9 f0       	breq	.+50     	; 0x110e <fdevopen+0x88>
    10dc:	d1 87       	std	Z+9, r29	; 0x09
    10de:	c0 87       	std	Z+8, r28	; 0x08
    10e0:	83 81       	ldd	r24, Z+3	; 0x03
    10e2:	82 60       	ori	r24, 0x02	; 2
    10e4:	83 83       	std	Z+3, r24	; 0x03
    10e6:	80 91 83 02 	lds	r24, 0x0283	; 0x800283 <__iob+0x2>
    10ea:	90 91 84 02 	lds	r25, 0x0284	; 0x800284 <__iob+0x3>
    10ee:	89 2b       	or	r24, r25
    10f0:	71 f4       	brne	.+28     	; 0x110e <fdevopen+0x88>
    10f2:	f0 93 84 02 	sts	0x0284, r31	; 0x800284 <__iob+0x3>
    10f6:	e0 93 83 02 	sts	0x0283, r30	; 0x800283 <__iob+0x2>
    10fa:	80 91 85 02 	lds	r24, 0x0285	; 0x800285 <__iob+0x4>
    10fe:	90 91 86 02 	lds	r25, 0x0286	; 0x800286 <__iob+0x5>
    1102:	89 2b       	or	r24, r25
    1104:	21 f4       	brne	.+8      	; 0x110e <fdevopen+0x88>
    1106:	f0 93 86 02 	sts	0x0286, r31	; 0x800286 <__iob+0x5>
    110a:	e0 93 85 02 	sts	0x0285, r30	; 0x800285 <__iob+0x4>
    110e:	cf 01       	movw	r24, r30
    1110:	df 91       	pop	r29
    1112:	cf 91       	pop	r28
    1114:	1f 91       	pop	r17
    1116:	0f 91       	pop	r16
    1118:	08 95       	ret

0000111a <printf>:
    111a:	cf 93       	push	r28
    111c:	df 93       	push	r29
    111e:	cd b7       	in	r28, 0x3d	; 61
    1120:	de b7       	in	r29, 0x3e	; 62
    1122:	ae 01       	movw	r20, r28
    1124:	4a 5f       	subi	r20, 0xFA	; 250
    1126:	5f 4f       	sbci	r21, 0xFF	; 255
    1128:	fa 01       	movw	r30, r20
    112a:	61 91       	ld	r22, Z+
    112c:	71 91       	ld	r23, Z+
    112e:	af 01       	movw	r20, r30
    1130:	80 91 83 02 	lds	r24, 0x0283	; 0x800283 <__iob+0x2>
    1134:	90 91 84 02 	lds	r25, 0x0284	; 0x800284 <__iob+0x3>
    1138:	33 d0       	rcall	.+102    	; 0x11a0 <vfprintf>
    113a:	df 91       	pop	r29
    113c:	cf 91       	pop	r28
    113e:	08 95       	ret

00001140 <puts>:
    1140:	0f 93       	push	r16
    1142:	1f 93       	push	r17
    1144:	cf 93       	push	r28
    1146:	df 93       	push	r29
    1148:	e0 91 83 02 	lds	r30, 0x0283	; 0x800283 <__iob+0x2>
    114c:	f0 91 84 02 	lds	r31, 0x0284	; 0x800284 <__iob+0x3>
    1150:	23 81       	ldd	r18, Z+3	; 0x03
    1152:	21 ff       	sbrs	r18, 1
    1154:	1b c0       	rjmp	.+54     	; 0x118c <puts+0x4c>
    1156:	8c 01       	movw	r16, r24
    1158:	d0 e0       	ldi	r29, 0x00	; 0
    115a:	c0 e0       	ldi	r28, 0x00	; 0
    115c:	f8 01       	movw	r30, r16
    115e:	81 91       	ld	r24, Z+
    1160:	8f 01       	movw	r16, r30
    1162:	60 91 83 02 	lds	r22, 0x0283	; 0x800283 <__iob+0x2>
    1166:	70 91 84 02 	lds	r23, 0x0284	; 0x800284 <__iob+0x3>
    116a:	db 01       	movw	r26, r22
    116c:	18 96       	adiw	r26, 0x08	; 8
    116e:	ed 91       	ld	r30, X+
    1170:	fc 91       	ld	r31, X
    1172:	19 97       	sbiw	r26, 0x09	; 9
    1174:	88 23       	and	r24, r24
    1176:	31 f0       	breq	.+12     	; 0x1184 <puts+0x44>
    1178:	19 95       	eicall
    117a:	89 2b       	or	r24, r25
    117c:	79 f3       	breq	.-34     	; 0x115c <puts+0x1c>
    117e:	df ef       	ldi	r29, 0xFF	; 255
    1180:	cf ef       	ldi	r28, 0xFF	; 255
    1182:	ec cf       	rjmp	.-40     	; 0x115c <puts+0x1c>
    1184:	8a e0       	ldi	r24, 0x0A	; 10
    1186:	19 95       	eicall
    1188:	89 2b       	or	r24, r25
    118a:	19 f0       	breq	.+6      	; 0x1192 <puts+0x52>
    118c:	8f ef       	ldi	r24, 0xFF	; 255
    118e:	9f ef       	ldi	r25, 0xFF	; 255
    1190:	02 c0       	rjmp	.+4      	; 0x1196 <puts+0x56>
    1192:	8d 2f       	mov	r24, r29
    1194:	9c 2f       	mov	r25, r28
    1196:	df 91       	pop	r29
    1198:	cf 91       	pop	r28
    119a:	1f 91       	pop	r17
    119c:	0f 91       	pop	r16
    119e:	08 95       	ret

000011a0 <vfprintf>:
    11a0:	2f 92       	push	r2
    11a2:	3f 92       	push	r3
    11a4:	4f 92       	push	r4
    11a6:	5f 92       	push	r5
    11a8:	6f 92       	push	r6
    11aa:	7f 92       	push	r7
    11ac:	8f 92       	push	r8
    11ae:	9f 92       	push	r9
    11b0:	af 92       	push	r10
    11b2:	bf 92       	push	r11
    11b4:	cf 92       	push	r12
    11b6:	df 92       	push	r13
    11b8:	ef 92       	push	r14
    11ba:	ff 92       	push	r15
    11bc:	0f 93       	push	r16
    11be:	1f 93       	push	r17
    11c0:	cf 93       	push	r28
    11c2:	df 93       	push	r29
    11c4:	cd b7       	in	r28, 0x3d	; 61
    11c6:	de b7       	in	r29, 0x3e	; 62
    11c8:	2b 97       	sbiw	r28, 0x0b	; 11
    11ca:	0f b6       	in	r0, 0x3f	; 63
    11cc:	f8 94       	cli
    11ce:	de bf       	out	0x3e, r29	; 62
    11d0:	0f be       	out	0x3f, r0	; 63
    11d2:	cd bf       	out	0x3d, r28	; 61
    11d4:	6c 01       	movw	r12, r24
    11d6:	7b 01       	movw	r14, r22
    11d8:	8a 01       	movw	r16, r20
    11da:	fc 01       	movw	r30, r24
    11dc:	17 82       	std	Z+7, r1	; 0x07
    11de:	16 82       	std	Z+6, r1	; 0x06
    11e0:	83 81       	ldd	r24, Z+3	; 0x03
    11e2:	81 ff       	sbrs	r24, 1
    11e4:	bf c1       	rjmp	.+894    	; 0x1564 <vfprintf+0x3c4>
    11e6:	ce 01       	movw	r24, r28
    11e8:	01 96       	adiw	r24, 0x01	; 1
    11ea:	3c 01       	movw	r6, r24
    11ec:	f6 01       	movw	r30, r12
    11ee:	93 81       	ldd	r25, Z+3	; 0x03
    11f0:	f7 01       	movw	r30, r14
    11f2:	93 fd       	sbrc	r25, 3
    11f4:	85 91       	lpm	r24, Z+
    11f6:	93 ff       	sbrs	r25, 3
    11f8:	81 91       	ld	r24, Z+
    11fa:	7f 01       	movw	r14, r30
    11fc:	88 23       	and	r24, r24
    11fe:	09 f4       	brne	.+2      	; 0x1202 <vfprintf+0x62>
    1200:	ad c1       	rjmp	.+858    	; 0x155c <vfprintf+0x3bc>
    1202:	85 32       	cpi	r24, 0x25	; 37
    1204:	39 f4       	brne	.+14     	; 0x1214 <vfprintf+0x74>
    1206:	93 fd       	sbrc	r25, 3
    1208:	85 91       	lpm	r24, Z+
    120a:	93 ff       	sbrs	r25, 3
    120c:	81 91       	ld	r24, Z+
    120e:	7f 01       	movw	r14, r30
    1210:	85 32       	cpi	r24, 0x25	; 37
    1212:	21 f4       	brne	.+8      	; 0x121c <vfprintf+0x7c>
    1214:	b6 01       	movw	r22, r12
    1216:	90 e0       	ldi	r25, 0x00	; 0
    1218:	18 d3       	rcall	.+1584   	; 0x184a <fputc>
    121a:	e8 cf       	rjmp	.-48     	; 0x11ec <vfprintf+0x4c>
    121c:	91 2c       	mov	r9, r1
    121e:	21 2c       	mov	r2, r1
    1220:	31 2c       	mov	r3, r1
    1222:	ff e1       	ldi	r31, 0x1F	; 31
    1224:	f3 15       	cp	r31, r3
    1226:	d8 f0       	brcs	.+54     	; 0x125e <vfprintf+0xbe>
    1228:	8b 32       	cpi	r24, 0x2B	; 43
    122a:	79 f0       	breq	.+30     	; 0x124a <vfprintf+0xaa>
    122c:	38 f4       	brcc	.+14     	; 0x123c <vfprintf+0x9c>
    122e:	80 32       	cpi	r24, 0x20	; 32
    1230:	79 f0       	breq	.+30     	; 0x1250 <vfprintf+0xb0>
    1232:	83 32       	cpi	r24, 0x23	; 35
    1234:	a1 f4       	brne	.+40     	; 0x125e <vfprintf+0xbe>
    1236:	23 2d       	mov	r18, r3
    1238:	20 61       	ori	r18, 0x10	; 16
    123a:	1d c0       	rjmp	.+58     	; 0x1276 <vfprintf+0xd6>
    123c:	8d 32       	cpi	r24, 0x2D	; 45
    123e:	61 f0       	breq	.+24     	; 0x1258 <vfprintf+0xb8>
    1240:	80 33       	cpi	r24, 0x30	; 48
    1242:	69 f4       	brne	.+26     	; 0x125e <vfprintf+0xbe>
    1244:	23 2d       	mov	r18, r3
    1246:	21 60       	ori	r18, 0x01	; 1
    1248:	16 c0       	rjmp	.+44     	; 0x1276 <vfprintf+0xd6>
    124a:	83 2d       	mov	r24, r3
    124c:	82 60       	ori	r24, 0x02	; 2
    124e:	38 2e       	mov	r3, r24
    1250:	e3 2d       	mov	r30, r3
    1252:	e4 60       	ori	r30, 0x04	; 4
    1254:	3e 2e       	mov	r3, r30
    1256:	2a c0       	rjmp	.+84     	; 0x12ac <vfprintf+0x10c>
    1258:	f3 2d       	mov	r31, r3
    125a:	f8 60       	ori	r31, 0x08	; 8
    125c:	1d c0       	rjmp	.+58     	; 0x1298 <vfprintf+0xf8>
    125e:	37 fc       	sbrc	r3, 7
    1260:	2d c0       	rjmp	.+90     	; 0x12bc <vfprintf+0x11c>
    1262:	20 ed       	ldi	r18, 0xD0	; 208
    1264:	28 0f       	add	r18, r24
    1266:	2a 30       	cpi	r18, 0x0A	; 10
    1268:	40 f0       	brcs	.+16     	; 0x127a <vfprintf+0xda>
    126a:	8e 32       	cpi	r24, 0x2E	; 46
    126c:	b9 f4       	brne	.+46     	; 0x129c <vfprintf+0xfc>
    126e:	36 fc       	sbrc	r3, 6
    1270:	75 c1       	rjmp	.+746    	; 0x155c <vfprintf+0x3bc>
    1272:	23 2d       	mov	r18, r3
    1274:	20 64       	ori	r18, 0x40	; 64
    1276:	32 2e       	mov	r3, r18
    1278:	19 c0       	rjmp	.+50     	; 0x12ac <vfprintf+0x10c>
    127a:	36 fe       	sbrs	r3, 6
    127c:	06 c0       	rjmp	.+12     	; 0x128a <vfprintf+0xea>
    127e:	8a e0       	ldi	r24, 0x0A	; 10
    1280:	98 9e       	mul	r9, r24
    1282:	20 0d       	add	r18, r0
    1284:	11 24       	eor	r1, r1
    1286:	92 2e       	mov	r9, r18
    1288:	11 c0       	rjmp	.+34     	; 0x12ac <vfprintf+0x10c>
    128a:	ea e0       	ldi	r30, 0x0A	; 10
    128c:	2e 9e       	mul	r2, r30
    128e:	20 0d       	add	r18, r0
    1290:	11 24       	eor	r1, r1
    1292:	22 2e       	mov	r2, r18
    1294:	f3 2d       	mov	r31, r3
    1296:	f0 62       	ori	r31, 0x20	; 32
    1298:	3f 2e       	mov	r3, r31
    129a:	08 c0       	rjmp	.+16     	; 0x12ac <vfprintf+0x10c>
    129c:	8c 36       	cpi	r24, 0x6C	; 108
    129e:	21 f4       	brne	.+8      	; 0x12a8 <vfprintf+0x108>
    12a0:	83 2d       	mov	r24, r3
    12a2:	80 68       	ori	r24, 0x80	; 128
    12a4:	38 2e       	mov	r3, r24
    12a6:	02 c0       	rjmp	.+4      	; 0x12ac <vfprintf+0x10c>
    12a8:	88 36       	cpi	r24, 0x68	; 104
    12aa:	41 f4       	brne	.+16     	; 0x12bc <vfprintf+0x11c>
    12ac:	f7 01       	movw	r30, r14
    12ae:	93 fd       	sbrc	r25, 3
    12b0:	85 91       	lpm	r24, Z+
    12b2:	93 ff       	sbrs	r25, 3
    12b4:	81 91       	ld	r24, Z+
    12b6:	7f 01       	movw	r14, r30
    12b8:	81 11       	cpse	r24, r1
    12ba:	b3 cf       	rjmp	.-154    	; 0x1222 <vfprintf+0x82>
    12bc:	98 2f       	mov	r25, r24
    12be:	9f 7d       	andi	r25, 0xDF	; 223
    12c0:	95 54       	subi	r25, 0x45	; 69
    12c2:	93 30       	cpi	r25, 0x03	; 3
    12c4:	28 f4       	brcc	.+10     	; 0x12d0 <vfprintf+0x130>
    12c6:	0c 5f       	subi	r16, 0xFC	; 252
    12c8:	1f 4f       	sbci	r17, 0xFF	; 255
    12ca:	9f e3       	ldi	r25, 0x3F	; 63
    12cc:	99 83       	std	Y+1, r25	; 0x01
    12ce:	0d c0       	rjmp	.+26     	; 0x12ea <vfprintf+0x14a>
    12d0:	83 36       	cpi	r24, 0x63	; 99
    12d2:	31 f0       	breq	.+12     	; 0x12e0 <vfprintf+0x140>
    12d4:	83 37       	cpi	r24, 0x73	; 115
    12d6:	71 f0       	breq	.+28     	; 0x12f4 <vfprintf+0x154>
    12d8:	83 35       	cpi	r24, 0x53	; 83
    12da:	09 f0       	breq	.+2      	; 0x12de <vfprintf+0x13e>
    12dc:	55 c0       	rjmp	.+170    	; 0x1388 <vfprintf+0x1e8>
    12de:	20 c0       	rjmp	.+64     	; 0x1320 <vfprintf+0x180>
    12e0:	f8 01       	movw	r30, r16
    12e2:	80 81       	ld	r24, Z
    12e4:	89 83       	std	Y+1, r24	; 0x01
    12e6:	0e 5f       	subi	r16, 0xFE	; 254
    12e8:	1f 4f       	sbci	r17, 0xFF	; 255
    12ea:	88 24       	eor	r8, r8
    12ec:	83 94       	inc	r8
    12ee:	91 2c       	mov	r9, r1
    12f0:	53 01       	movw	r10, r6
    12f2:	12 c0       	rjmp	.+36     	; 0x1318 <vfprintf+0x178>
    12f4:	28 01       	movw	r4, r16
    12f6:	f2 e0       	ldi	r31, 0x02	; 2
    12f8:	4f 0e       	add	r4, r31
    12fa:	51 1c       	adc	r5, r1
    12fc:	f8 01       	movw	r30, r16
    12fe:	a0 80       	ld	r10, Z
    1300:	b1 80       	ldd	r11, Z+1	; 0x01
    1302:	36 fe       	sbrs	r3, 6
    1304:	03 c0       	rjmp	.+6      	; 0x130c <vfprintf+0x16c>
    1306:	69 2d       	mov	r22, r9
    1308:	70 e0       	ldi	r23, 0x00	; 0
    130a:	02 c0       	rjmp	.+4      	; 0x1310 <vfprintf+0x170>
    130c:	6f ef       	ldi	r22, 0xFF	; 255
    130e:	7f ef       	ldi	r23, 0xFF	; 255
    1310:	c5 01       	movw	r24, r10
    1312:	90 d2       	rcall	.+1312   	; 0x1834 <strnlen>
    1314:	4c 01       	movw	r8, r24
    1316:	82 01       	movw	r16, r4
    1318:	f3 2d       	mov	r31, r3
    131a:	ff 77       	andi	r31, 0x7F	; 127
    131c:	3f 2e       	mov	r3, r31
    131e:	15 c0       	rjmp	.+42     	; 0x134a <vfprintf+0x1aa>
    1320:	28 01       	movw	r4, r16
    1322:	22 e0       	ldi	r18, 0x02	; 2
    1324:	42 0e       	add	r4, r18
    1326:	51 1c       	adc	r5, r1
    1328:	f8 01       	movw	r30, r16
    132a:	a0 80       	ld	r10, Z
    132c:	b1 80       	ldd	r11, Z+1	; 0x01
    132e:	36 fe       	sbrs	r3, 6
    1330:	03 c0       	rjmp	.+6      	; 0x1338 <vfprintf+0x198>
    1332:	69 2d       	mov	r22, r9
    1334:	70 e0       	ldi	r23, 0x00	; 0
    1336:	02 c0       	rjmp	.+4      	; 0x133c <vfprintf+0x19c>
    1338:	6f ef       	ldi	r22, 0xFF	; 255
    133a:	7f ef       	ldi	r23, 0xFF	; 255
    133c:	c5 01       	movw	r24, r10
    133e:	68 d2       	rcall	.+1232   	; 0x1810 <strnlen_P>
    1340:	4c 01       	movw	r8, r24
    1342:	f3 2d       	mov	r31, r3
    1344:	f0 68       	ori	r31, 0x80	; 128
    1346:	3f 2e       	mov	r3, r31
    1348:	82 01       	movw	r16, r4
    134a:	33 fc       	sbrc	r3, 3
    134c:	19 c0       	rjmp	.+50     	; 0x1380 <vfprintf+0x1e0>
    134e:	82 2d       	mov	r24, r2
    1350:	90 e0       	ldi	r25, 0x00	; 0
    1352:	88 16       	cp	r8, r24
    1354:	99 06       	cpc	r9, r25
    1356:	a0 f4       	brcc	.+40     	; 0x1380 <vfprintf+0x1e0>
    1358:	b6 01       	movw	r22, r12
    135a:	80 e2       	ldi	r24, 0x20	; 32
    135c:	90 e0       	ldi	r25, 0x00	; 0
    135e:	75 d2       	rcall	.+1258   	; 0x184a <fputc>
    1360:	2a 94       	dec	r2
    1362:	f5 cf       	rjmp	.-22     	; 0x134e <vfprintf+0x1ae>
    1364:	f5 01       	movw	r30, r10
    1366:	37 fc       	sbrc	r3, 7
    1368:	85 91       	lpm	r24, Z+
    136a:	37 fe       	sbrs	r3, 7
    136c:	81 91       	ld	r24, Z+
    136e:	5f 01       	movw	r10, r30
    1370:	b6 01       	movw	r22, r12
    1372:	90 e0       	ldi	r25, 0x00	; 0
    1374:	6a d2       	rcall	.+1236   	; 0x184a <fputc>
    1376:	21 10       	cpse	r2, r1
    1378:	2a 94       	dec	r2
    137a:	21 e0       	ldi	r18, 0x01	; 1
    137c:	82 1a       	sub	r8, r18
    137e:	91 08       	sbc	r9, r1
    1380:	81 14       	cp	r8, r1
    1382:	91 04       	cpc	r9, r1
    1384:	79 f7       	brne	.-34     	; 0x1364 <vfprintf+0x1c4>
    1386:	e1 c0       	rjmp	.+450    	; 0x154a <vfprintf+0x3aa>
    1388:	84 36       	cpi	r24, 0x64	; 100
    138a:	11 f0       	breq	.+4      	; 0x1390 <vfprintf+0x1f0>
    138c:	89 36       	cpi	r24, 0x69	; 105
    138e:	39 f5       	brne	.+78     	; 0x13de <vfprintf+0x23e>
    1390:	f8 01       	movw	r30, r16
    1392:	37 fe       	sbrs	r3, 7
    1394:	07 c0       	rjmp	.+14     	; 0x13a4 <vfprintf+0x204>
    1396:	60 81       	ld	r22, Z
    1398:	71 81       	ldd	r23, Z+1	; 0x01
    139a:	82 81       	ldd	r24, Z+2	; 0x02
    139c:	93 81       	ldd	r25, Z+3	; 0x03
    139e:	0c 5f       	subi	r16, 0xFC	; 252
    13a0:	1f 4f       	sbci	r17, 0xFF	; 255
    13a2:	08 c0       	rjmp	.+16     	; 0x13b4 <vfprintf+0x214>
    13a4:	60 81       	ld	r22, Z
    13a6:	71 81       	ldd	r23, Z+1	; 0x01
    13a8:	07 2e       	mov	r0, r23
    13aa:	00 0c       	add	r0, r0
    13ac:	88 0b       	sbc	r24, r24
    13ae:	99 0b       	sbc	r25, r25
    13b0:	0e 5f       	subi	r16, 0xFE	; 254
    13b2:	1f 4f       	sbci	r17, 0xFF	; 255
    13b4:	f3 2d       	mov	r31, r3
    13b6:	ff 76       	andi	r31, 0x6F	; 111
    13b8:	3f 2e       	mov	r3, r31
    13ba:	97 ff       	sbrs	r25, 7
    13bc:	09 c0       	rjmp	.+18     	; 0x13d0 <vfprintf+0x230>
    13be:	90 95       	com	r25
    13c0:	80 95       	com	r24
    13c2:	70 95       	com	r23
    13c4:	61 95       	neg	r22
    13c6:	7f 4f       	sbci	r23, 0xFF	; 255
    13c8:	8f 4f       	sbci	r24, 0xFF	; 255
    13ca:	9f 4f       	sbci	r25, 0xFF	; 255
    13cc:	f0 68       	ori	r31, 0x80	; 128
    13ce:	3f 2e       	mov	r3, r31
    13d0:	2a e0       	ldi	r18, 0x0A	; 10
    13d2:	30 e0       	ldi	r19, 0x00	; 0
    13d4:	a3 01       	movw	r20, r6
    13d6:	75 d2       	rcall	.+1258   	; 0x18c2 <__ultoa_invert>
    13d8:	88 2e       	mov	r8, r24
    13da:	86 18       	sub	r8, r6
    13dc:	44 c0       	rjmp	.+136    	; 0x1466 <vfprintf+0x2c6>
    13de:	85 37       	cpi	r24, 0x75	; 117
    13e0:	31 f4       	brne	.+12     	; 0x13ee <vfprintf+0x24e>
    13e2:	23 2d       	mov	r18, r3
    13e4:	2f 7e       	andi	r18, 0xEF	; 239
    13e6:	b2 2e       	mov	r11, r18
    13e8:	2a e0       	ldi	r18, 0x0A	; 10
    13ea:	30 e0       	ldi	r19, 0x00	; 0
    13ec:	25 c0       	rjmp	.+74     	; 0x1438 <vfprintf+0x298>
    13ee:	93 2d       	mov	r25, r3
    13f0:	99 7f       	andi	r25, 0xF9	; 249
    13f2:	b9 2e       	mov	r11, r25
    13f4:	8f 36       	cpi	r24, 0x6F	; 111
    13f6:	c1 f0       	breq	.+48     	; 0x1428 <vfprintf+0x288>
    13f8:	18 f4       	brcc	.+6      	; 0x1400 <vfprintf+0x260>
    13fa:	88 35       	cpi	r24, 0x58	; 88
    13fc:	79 f0       	breq	.+30     	; 0x141c <vfprintf+0x27c>
    13fe:	ae c0       	rjmp	.+348    	; 0x155c <vfprintf+0x3bc>
    1400:	80 37       	cpi	r24, 0x70	; 112
    1402:	19 f0       	breq	.+6      	; 0x140a <vfprintf+0x26a>
    1404:	88 37       	cpi	r24, 0x78	; 120
    1406:	21 f0       	breq	.+8      	; 0x1410 <vfprintf+0x270>
    1408:	a9 c0       	rjmp	.+338    	; 0x155c <vfprintf+0x3bc>
    140a:	e9 2f       	mov	r30, r25
    140c:	e0 61       	ori	r30, 0x10	; 16
    140e:	be 2e       	mov	r11, r30
    1410:	b4 fe       	sbrs	r11, 4
    1412:	0d c0       	rjmp	.+26     	; 0x142e <vfprintf+0x28e>
    1414:	fb 2d       	mov	r31, r11
    1416:	f4 60       	ori	r31, 0x04	; 4
    1418:	bf 2e       	mov	r11, r31
    141a:	09 c0       	rjmp	.+18     	; 0x142e <vfprintf+0x28e>
    141c:	34 fe       	sbrs	r3, 4
    141e:	0a c0       	rjmp	.+20     	; 0x1434 <vfprintf+0x294>
    1420:	29 2f       	mov	r18, r25
    1422:	26 60       	ori	r18, 0x06	; 6
    1424:	b2 2e       	mov	r11, r18
    1426:	06 c0       	rjmp	.+12     	; 0x1434 <vfprintf+0x294>
    1428:	28 e0       	ldi	r18, 0x08	; 8
    142a:	30 e0       	ldi	r19, 0x00	; 0
    142c:	05 c0       	rjmp	.+10     	; 0x1438 <vfprintf+0x298>
    142e:	20 e1       	ldi	r18, 0x10	; 16
    1430:	30 e0       	ldi	r19, 0x00	; 0
    1432:	02 c0       	rjmp	.+4      	; 0x1438 <vfprintf+0x298>
    1434:	20 e1       	ldi	r18, 0x10	; 16
    1436:	32 e0       	ldi	r19, 0x02	; 2
    1438:	f8 01       	movw	r30, r16
    143a:	b7 fe       	sbrs	r11, 7
    143c:	07 c0       	rjmp	.+14     	; 0x144c <vfprintf+0x2ac>
    143e:	60 81       	ld	r22, Z
    1440:	71 81       	ldd	r23, Z+1	; 0x01
    1442:	82 81       	ldd	r24, Z+2	; 0x02
    1444:	93 81       	ldd	r25, Z+3	; 0x03
    1446:	0c 5f       	subi	r16, 0xFC	; 252
    1448:	1f 4f       	sbci	r17, 0xFF	; 255
    144a:	06 c0       	rjmp	.+12     	; 0x1458 <vfprintf+0x2b8>
    144c:	60 81       	ld	r22, Z
    144e:	71 81       	ldd	r23, Z+1	; 0x01
    1450:	80 e0       	ldi	r24, 0x00	; 0
    1452:	90 e0       	ldi	r25, 0x00	; 0
    1454:	0e 5f       	subi	r16, 0xFE	; 254
    1456:	1f 4f       	sbci	r17, 0xFF	; 255
    1458:	a3 01       	movw	r20, r6
    145a:	33 d2       	rcall	.+1126   	; 0x18c2 <__ultoa_invert>
    145c:	88 2e       	mov	r8, r24
    145e:	86 18       	sub	r8, r6
    1460:	fb 2d       	mov	r31, r11
    1462:	ff 77       	andi	r31, 0x7F	; 127
    1464:	3f 2e       	mov	r3, r31
    1466:	36 fe       	sbrs	r3, 6
    1468:	0d c0       	rjmp	.+26     	; 0x1484 <vfprintf+0x2e4>
    146a:	23 2d       	mov	r18, r3
    146c:	2e 7f       	andi	r18, 0xFE	; 254
    146e:	a2 2e       	mov	r10, r18
    1470:	89 14       	cp	r8, r9
    1472:	58 f4       	brcc	.+22     	; 0x148a <vfprintf+0x2ea>
    1474:	34 fe       	sbrs	r3, 4
    1476:	0b c0       	rjmp	.+22     	; 0x148e <vfprintf+0x2ee>
    1478:	32 fc       	sbrc	r3, 2
    147a:	09 c0       	rjmp	.+18     	; 0x148e <vfprintf+0x2ee>
    147c:	83 2d       	mov	r24, r3
    147e:	8e 7e       	andi	r24, 0xEE	; 238
    1480:	a8 2e       	mov	r10, r24
    1482:	05 c0       	rjmp	.+10     	; 0x148e <vfprintf+0x2ee>
    1484:	b8 2c       	mov	r11, r8
    1486:	a3 2c       	mov	r10, r3
    1488:	03 c0       	rjmp	.+6      	; 0x1490 <vfprintf+0x2f0>
    148a:	b8 2c       	mov	r11, r8
    148c:	01 c0       	rjmp	.+2      	; 0x1490 <vfprintf+0x2f0>
    148e:	b9 2c       	mov	r11, r9
    1490:	a4 fe       	sbrs	r10, 4
    1492:	0f c0       	rjmp	.+30     	; 0x14b2 <vfprintf+0x312>
    1494:	fe 01       	movw	r30, r28
    1496:	e8 0d       	add	r30, r8
    1498:	f1 1d       	adc	r31, r1
    149a:	80 81       	ld	r24, Z
    149c:	80 33       	cpi	r24, 0x30	; 48
    149e:	21 f4       	brne	.+8      	; 0x14a8 <vfprintf+0x308>
    14a0:	9a 2d       	mov	r25, r10
    14a2:	99 7e       	andi	r25, 0xE9	; 233
    14a4:	a9 2e       	mov	r10, r25
    14a6:	09 c0       	rjmp	.+18     	; 0x14ba <vfprintf+0x31a>
    14a8:	a2 fe       	sbrs	r10, 2
    14aa:	06 c0       	rjmp	.+12     	; 0x14b8 <vfprintf+0x318>
    14ac:	b3 94       	inc	r11
    14ae:	b3 94       	inc	r11
    14b0:	04 c0       	rjmp	.+8      	; 0x14ba <vfprintf+0x31a>
    14b2:	8a 2d       	mov	r24, r10
    14b4:	86 78       	andi	r24, 0x86	; 134
    14b6:	09 f0       	breq	.+2      	; 0x14ba <vfprintf+0x31a>
    14b8:	b3 94       	inc	r11
    14ba:	a3 fc       	sbrc	r10, 3
    14bc:	10 c0       	rjmp	.+32     	; 0x14de <vfprintf+0x33e>
    14be:	a0 fe       	sbrs	r10, 0
    14c0:	06 c0       	rjmp	.+12     	; 0x14ce <vfprintf+0x32e>
    14c2:	b2 14       	cp	r11, r2
    14c4:	80 f4       	brcc	.+32     	; 0x14e6 <vfprintf+0x346>
    14c6:	28 0c       	add	r2, r8
    14c8:	92 2c       	mov	r9, r2
    14ca:	9b 18       	sub	r9, r11
    14cc:	0d c0       	rjmp	.+26     	; 0x14e8 <vfprintf+0x348>
    14ce:	b2 14       	cp	r11, r2
    14d0:	58 f4       	brcc	.+22     	; 0x14e8 <vfprintf+0x348>
    14d2:	b6 01       	movw	r22, r12
    14d4:	80 e2       	ldi	r24, 0x20	; 32
    14d6:	90 e0       	ldi	r25, 0x00	; 0
    14d8:	b8 d1       	rcall	.+880    	; 0x184a <fputc>
    14da:	b3 94       	inc	r11
    14dc:	f8 cf       	rjmp	.-16     	; 0x14ce <vfprintf+0x32e>
    14de:	b2 14       	cp	r11, r2
    14e0:	18 f4       	brcc	.+6      	; 0x14e8 <vfprintf+0x348>
    14e2:	2b 18       	sub	r2, r11
    14e4:	02 c0       	rjmp	.+4      	; 0x14ea <vfprintf+0x34a>
    14e6:	98 2c       	mov	r9, r8
    14e8:	21 2c       	mov	r2, r1
    14ea:	a4 fe       	sbrs	r10, 4
    14ec:	0f c0       	rjmp	.+30     	; 0x150c <vfprintf+0x36c>
    14ee:	b6 01       	movw	r22, r12
    14f0:	80 e3       	ldi	r24, 0x30	; 48
    14f2:	90 e0       	ldi	r25, 0x00	; 0
    14f4:	aa d1       	rcall	.+852    	; 0x184a <fputc>
    14f6:	a2 fe       	sbrs	r10, 2
    14f8:	16 c0       	rjmp	.+44     	; 0x1526 <vfprintf+0x386>
    14fa:	a1 fc       	sbrc	r10, 1
    14fc:	03 c0       	rjmp	.+6      	; 0x1504 <vfprintf+0x364>
    14fe:	88 e7       	ldi	r24, 0x78	; 120
    1500:	90 e0       	ldi	r25, 0x00	; 0
    1502:	02 c0       	rjmp	.+4      	; 0x1508 <vfprintf+0x368>
    1504:	88 e5       	ldi	r24, 0x58	; 88
    1506:	90 e0       	ldi	r25, 0x00	; 0
    1508:	b6 01       	movw	r22, r12
    150a:	0c c0       	rjmp	.+24     	; 0x1524 <vfprintf+0x384>
    150c:	8a 2d       	mov	r24, r10
    150e:	86 78       	andi	r24, 0x86	; 134
    1510:	51 f0       	breq	.+20     	; 0x1526 <vfprintf+0x386>
    1512:	a1 fe       	sbrs	r10, 1
    1514:	02 c0       	rjmp	.+4      	; 0x151a <vfprintf+0x37a>
    1516:	8b e2       	ldi	r24, 0x2B	; 43
    1518:	01 c0       	rjmp	.+2      	; 0x151c <vfprintf+0x37c>
    151a:	80 e2       	ldi	r24, 0x20	; 32
    151c:	a7 fc       	sbrc	r10, 7
    151e:	8d e2       	ldi	r24, 0x2D	; 45
    1520:	b6 01       	movw	r22, r12
    1522:	90 e0       	ldi	r25, 0x00	; 0
    1524:	92 d1       	rcall	.+804    	; 0x184a <fputc>
    1526:	89 14       	cp	r8, r9
    1528:	30 f4       	brcc	.+12     	; 0x1536 <vfprintf+0x396>
    152a:	b6 01       	movw	r22, r12
    152c:	80 e3       	ldi	r24, 0x30	; 48
    152e:	90 e0       	ldi	r25, 0x00	; 0
    1530:	8c d1       	rcall	.+792    	; 0x184a <fputc>
    1532:	9a 94       	dec	r9
    1534:	f8 cf       	rjmp	.-16     	; 0x1526 <vfprintf+0x386>
    1536:	8a 94       	dec	r8
    1538:	f3 01       	movw	r30, r6
    153a:	e8 0d       	add	r30, r8
    153c:	f1 1d       	adc	r31, r1
    153e:	80 81       	ld	r24, Z
    1540:	b6 01       	movw	r22, r12
    1542:	90 e0       	ldi	r25, 0x00	; 0
    1544:	82 d1       	rcall	.+772    	; 0x184a <fputc>
    1546:	81 10       	cpse	r8, r1
    1548:	f6 cf       	rjmp	.-20     	; 0x1536 <vfprintf+0x396>
    154a:	22 20       	and	r2, r2
    154c:	09 f4       	brne	.+2      	; 0x1550 <vfprintf+0x3b0>
    154e:	4e ce       	rjmp	.-868    	; 0x11ec <vfprintf+0x4c>
    1550:	b6 01       	movw	r22, r12
    1552:	80 e2       	ldi	r24, 0x20	; 32
    1554:	90 e0       	ldi	r25, 0x00	; 0
    1556:	79 d1       	rcall	.+754    	; 0x184a <fputc>
    1558:	2a 94       	dec	r2
    155a:	f7 cf       	rjmp	.-18     	; 0x154a <vfprintf+0x3aa>
    155c:	f6 01       	movw	r30, r12
    155e:	86 81       	ldd	r24, Z+6	; 0x06
    1560:	97 81       	ldd	r25, Z+7	; 0x07
    1562:	02 c0       	rjmp	.+4      	; 0x1568 <vfprintf+0x3c8>
    1564:	8f ef       	ldi	r24, 0xFF	; 255
    1566:	9f ef       	ldi	r25, 0xFF	; 255
    1568:	2b 96       	adiw	r28, 0x0b	; 11
    156a:	0f b6       	in	r0, 0x3f	; 63
    156c:	f8 94       	cli
    156e:	de bf       	out	0x3e, r29	; 62
    1570:	0f be       	out	0x3f, r0	; 63
    1572:	cd bf       	out	0x3d, r28	; 61
    1574:	df 91       	pop	r29
    1576:	cf 91       	pop	r28
    1578:	1f 91       	pop	r17
    157a:	0f 91       	pop	r16
    157c:	ff 90       	pop	r15
    157e:	ef 90       	pop	r14
    1580:	df 90       	pop	r13
    1582:	cf 90       	pop	r12
    1584:	bf 90       	pop	r11
    1586:	af 90       	pop	r10
    1588:	9f 90       	pop	r9
    158a:	8f 90       	pop	r8
    158c:	7f 90       	pop	r7
    158e:	6f 90       	pop	r6
    1590:	5f 90       	pop	r5
    1592:	4f 90       	pop	r4
    1594:	3f 90       	pop	r3
    1596:	2f 90       	pop	r2
    1598:	08 95       	ret

0000159a <calloc>:
    159a:	0f 93       	push	r16
    159c:	1f 93       	push	r17
    159e:	cf 93       	push	r28
    15a0:	df 93       	push	r29
    15a2:	86 9f       	mul	r24, r22
    15a4:	80 01       	movw	r16, r0
    15a6:	87 9f       	mul	r24, r23
    15a8:	10 0d       	add	r17, r0
    15aa:	96 9f       	mul	r25, r22
    15ac:	10 0d       	add	r17, r0
    15ae:	11 24       	eor	r1, r1
    15b0:	c8 01       	movw	r24, r16
    15b2:	0d d0       	rcall	.+26     	; 0x15ce <malloc>
    15b4:	ec 01       	movw	r28, r24
    15b6:	00 97       	sbiw	r24, 0x00	; 0
    15b8:	21 f0       	breq	.+8      	; 0x15c2 <calloc+0x28>
    15ba:	a8 01       	movw	r20, r16
    15bc:	60 e0       	ldi	r22, 0x00	; 0
    15be:	70 e0       	ldi	r23, 0x00	; 0
    15c0:	32 d1       	rcall	.+612    	; 0x1826 <memset>
    15c2:	ce 01       	movw	r24, r28
    15c4:	df 91       	pop	r29
    15c6:	cf 91       	pop	r28
    15c8:	1f 91       	pop	r17
    15ca:	0f 91       	pop	r16
    15cc:	08 95       	ret

000015ce <malloc>:
    15ce:	0f 93       	push	r16
    15d0:	1f 93       	push	r17
    15d2:	cf 93       	push	r28
    15d4:	df 93       	push	r29
    15d6:	82 30       	cpi	r24, 0x02	; 2
    15d8:	91 05       	cpc	r25, r1
    15da:	10 f4       	brcc	.+4      	; 0x15e0 <malloc+0x12>
    15dc:	82 e0       	ldi	r24, 0x02	; 2
    15de:	90 e0       	ldi	r25, 0x00	; 0
    15e0:	e0 91 89 02 	lds	r30, 0x0289	; 0x800289 <__flp>
    15e4:	f0 91 8a 02 	lds	r31, 0x028A	; 0x80028a <__flp+0x1>
    15e8:	20 e0       	ldi	r18, 0x00	; 0
    15ea:	30 e0       	ldi	r19, 0x00	; 0
    15ec:	a0 e0       	ldi	r26, 0x00	; 0
    15ee:	b0 e0       	ldi	r27, 0x00	; 0
    15f0:	30 97       	sbiw	r30, 0x00	; 0
    15f2:	19 f1       	breq	.+70     	; 0x163a <malloc+0x6c>
    15f4:	40 81       	ld	r20, Z
    15f6:	51 81       	ldd	r21, Z+1	; 0x01
    15f8:	02 81       	ldd	r16, Z+2	; 0x02
    15fa:	13 81       	ldd	r17, Z+3	; 0x03
    15fc:	48 17       	cp	r20, r24
    15fe:	59 07       	cpc	r21, r25
    1600:	c8 f0       	brcs	.+50     	; 0x1634 <malloc+0x66>
    1602:	84 17       	cp	r24, r20
    1604:	95 07       	cpc	r25, r21
    1606:	69 f4       	brne	.+26     	; 0x1622 <malloc+0x54>
    1608:	10 97       	sbiw	r26, 0x00	; 0
    160a:	31 f0       	breq	.+12     	; 0x1618 <malloc+0x4a>
    160c:	12 96       	adiw	r26, 0x02	; 2
    160e:	0c 93       	st	X, r16
    1610:	12 97       	sbiw	r26, 0x02	; 2
    1612:	13 96       	adiw	r26, 0x03	; 3
    1614:	1c 93       	st	X, r17
    1616:	27 c0       	rjmp	.+78     	; 0x1666 <malloc+0x98>
    1618:	00 93 89 02 	sts	0x0289, r16	; 0x800289 <__flp>
    161c:	10 93 8a 02 	sts	0x028A, r17	; 0x80028a <__flp+0x1>
    1620:	22 c0       	rjmp	.+68     	; 0x1666 <malloc+0x98>
    1622:	21 15       	cp	r18, r1
    1624:	31 05       	cpc	r19, r1
    1626:	19 f0       	breq	.+6      	; 0x162e <malloc+0x60>
    1628:	42 17       	cp	r20, r18
    162a:	53 07       	cpc	r21, r19
    162c:	18 f4       	brcc	.+6      	; 0x1634 <malloc+0x66>
    162e:	9a 01       	movw	r18, r20
    1630:	bd 01       	movw	r22, r26
    1632:	ef 01       	movw	r28, r30
    1634:	df 01       	movw	r26, r30
    1636:	f8 01       	movw	r30, r16
    1638:	db cf       	rjmp	.-74     	; 0x15f0 <malloc+0x22>
    163a:	21 15       	cp	r18, r1
    163c:	31 05       	cpc	r19, r1
    163e:	f9 f0       	breq	.+62     	; 0x167e <malloc+0xb0>
    1640:	28 1b       	sub	r18, r24
    1642:	39 0b       	sbc	r19, r25
    1644:	24 30       	cpi	r18, 0x04	; 4
    1646:	31 05       	cpc	r19, r1
    1648:	80 f4       	brcc	.+32     	; 0x166a <malloc+0x9c>
    164a:	8a 81       	ldd	r24, Y+2	; 0x02
    164c:	9b 81       	ldd	r25, Y+3	; 0x03
    164e:	61 15       	cp	r22, r1
    1650:	71 05       	cpc	r23, r1
    1652:	21 f0       	breq	.+8      	; 0x165c <malloc+0x8e>
    1654:	fb 01       	movw	r30, r22
    1656:	93 83       	std	Z+3, r25	; 0x03
    1658:	82 83       	std	Z+2, r24	; 0x02
    165a:	04 c0       	rjmp	.+8      	; 0x1664 <malloc+0x96>
    165c:	90 93 8a 02 	sts	0x028A, r25	; 0x80028a <__flp+0x1>
    1660:	80 93 89 02 	sts	0x0289, r24	; 0x800289 <__flp>
    1664:	fe 01       	movw	r30, r28
    1666:	32 96       	adiw	r30, 0x02	; 2
    1668:	44 c0       	rjmp	.+136    	; 0x16f2 <malloc+0x124>
    166a:	fe 01       	movw	r30, r28
    166c:	e2 0f       	add	r30, r18
    166e:	f3 1f       	adc	r31, r19
    1670:	81 93       	st	Z+, r24
    1672:	91 93       	st	Z+, r25
    1674:	22 50       	subi	r18, 0x02	; 2
    1676:	31 09       	sbc	r19, r1
    1678:	39 83       	std	Y+1, r19	; 0x01
    167a:	28 83       	st	Y, r18
    167c:	3a c0       	rjmp	.+116    	; 0x16f2 <malloc+0x124>
    167e:	20 91 87 02 	lds	r18, 0x0287	; 0x800287 <__brkval>
    1682:	30 91 88 02 	lds	r19, 0x0288	; 0x800288 <__brkval+0x1>
    1686:	23 2b       	or	r18, r19
    1688:	41 f4       	brne	.+16     	; 0x169a <malloc+0xcc>
    168a:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    168e:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1692:	30 93 88 02 	sts	0x0288, r19	; 0x800288 <__brkval+0x1>
    1696:	20 93 87 02 	sts	0x0287, r18	; 0x800287 <__brkval>
    169a:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    169e:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    16a2:	21 15       	cp	r18, r1
    16a4:	31 05       	cpc	r19, r1
    16a6:	41 f4       	brne	.+16     	; 0x16b8 <malloc+0xea>
    16a8:	2d b7       	in	r18, 0x3d	; 61
    16aa:	3e b7       	in	r19, 0x3e	; 62
    16ac:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    16b0:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    16b4:	24 1b       	sub	r18, r20
    16b6:	35 0b       	sbc	r19, r21
    16b8:	e0 91 87 02 	lds	r30, 0x0287	; 0x800287 <__brkval>
    16bc:	f0 91 88 02 	lds	r31, 0x0288	; 0x800288 <__brkval+0x1>
    16c0:	e2 17       	cp	r30, r18
    16c2:	f3 07       	cpc	r31, r19
    16c4:	a0 f4       	brcc	.+40     	; 0x16ee <malloc+0x120>
    16c6:	2e 1b       	sub	r18, r30
    16c8:	3f 0b       	sbc	r19, r31
    16ca:	28 17       	cp	r18, r24
    16cc:	39 07       	cpc	r19, r25
    16ce:	78 f0       	brcs	.+30     	; 0x16ee <malloc+0x120>
    16d0:	ac 01       	movw	r20, r24
    16d2:	4e 5f       	subi	r20, 0xFE	; 254
    16d4:	5f 4f       	sbci	r21, 0xFF	; 255
    16d6:	24 17       	cp	r18, r20
    16d8:	35 07       	cpc	r19, r21
    16da:	48 f0       	brcs	.+18     	; 0x16ee <malloc+0x120>
    16dc:	4e 0f       	add	r20, r30
    16de:	5f 1f       	adc	r21, r31
    16e0:	50 93 88 02 	sts	0x0288, r21	; 0x800288 <__brkval+0x1>
    16e4:	40 93 87 02 	sts	0x0287, r20	; 0x800287 <__brkval>
    16e8:	81 93       	st	Z+, r24
    16ea:	91 93       	st	Z+, r25
    16ec:	02 c0       	rjmp	.+4      	; 0x16f2 <malloc+0x124>
    16ee:	e0 e0       	ldi	r30, 0x00	; 0
    16f0:	f0 e0       	ldi	r31, 0x00	; 0
    16f2:	cf 01       	movw	r24, r30
    16f4:	df 91       	pop	r29
    16f6:	cf 91       	pop	r28
    16f8:	1f 91       	pop	r17
    16fa:	0f 91       	pop	r16
    16fc:	08 95       	ret

000016fe <free>:
    16fe:	cf 93       	push	r28
    1700:	df 93       	push	r29
    1702:	00 97       	sbiw	r24, 0x00	; 0
    1704:	09 f4       	brne	.+2      	; 0x1708 <free+0xa>
    1706:	81 c0       	rjmp	.+258    	; 0x180a <free+0x10c>
    1708:	fc 01       	movw	r30, r24
    170a:	32 97       	sbiw	r30, 0x02	; 2
    170c:	13 82       	std	Z+3, r1	; 0x03
    170e:	12 82       	std	Z+2, r1	; 0x02
    1710:	a0 91 89 02 	lds	r26, 0x0289	; 0x800289 <__flp>
    1714:	b0 91 8a 02 	lds	r27, 0x028A	; 0x80028a <__flp+0x1>
    1718:	10 97       	sbiw	r26, 0x00	; 0
    171a:	81 f4       	brne	.+32     	; 0x173c <free+0x3e>
    171c:	20 81       	ld	r18, Z
    171e:	31 81       	ldd	r19, Z+1	; 0x01
    1720:	82 0f       	add	r24, r18
    1722:	93 1f       	adc	r25, r19
    1724:	20 91 87 02 	lds	r18, 0x0287	; 0x800287 <__brkval>
    1728:	30 91 88 02 	lds	r19, 0x0288	; 0x800288 <__brkval+0x1>
    172c:	28 17       	cp	r18, r24
    172e:	39 07       	cpc	r19, r25
    1730:	51 f5       	brne	.+84     	; 0x1786 <free+0x88>
    1732:	f0 93 88 02 	sts	0x0288, r31	; 0x800288 <__brkval+0x1>
    1736:	e0 93 87 02 	sts	0x0287, r30	; 0x800287 <__brkval>
    173a:	67 c0       	rjmp	.+206    	; 0x180a <free+0x10c>
    173c:	ed 01       	movw	r28, r26
    173e:	20 e0       	ldi	r18, 0x00	; 0
    1740:	30 e0       	ldi	r19, 0x00	; 0
    1742:	ce 17       	cp	r28, r30
    1744:	df 07       	cpc	r29, r31
    1746:	40 f4       	brcc	.+16     	; 0x1758 <free+0x5a>
    1748:	4a 81       	ldd	r20, Y+2	; 0x02
    174a:	5b 81       	ldd	r21, Y+3	; 0x03
    174c:	9e 01       	movw	r18, r28
    174e:	41 15       	cp	r20, r1
    1750:	51 05       	cpc	r21, r1
    1752:	f1 f0       	breq	.+60     	; 0x1790 <free+0x92>
    1754:	ea 01       	movw	r28, r20
    1756:	f5 cf       	rjmp	.-22     	; 0x1742 <free+0x44>
    1758:	d3 83       	std	Z+3, r29	; 0x03
    175a:	c2 83       	std	Z+2, r28	; 0x02
    175c:	40 81       	ld	r20, Z
    175e:	51 81       	ldd	r21, Z+1	; 0x01
    1760:	84 0f       	add	r24, r20
    1762:	95 1f       	adc	r25, r21
    1764:	c8 17       	cp	r28, r24
    1766:	d9 07       	cpc	r29, r25
    1768:	59 f4       	brne	.+22     	; 0x1780 <free+0x82>
    176a:	88 81       	ld	r24, Y
    176c:	99 81       	ldd	r25, Y+1	; 0x01
    176e:	84 0f       	add	r24, r20
    1770:	95 1f       	adc	r25, r21
    1772:	02 96       	adiw	r24, 0x02	; 2
    1774:	91 83       	std	Z+1, r25	; 0x01
    1776:	80 83       	st	Z, r24
    1778:	8a 81       	ldd	r24, Y+2	; 0x02
    177a:	9b 81       	ldd	r25, Y+3	; 0x03
    177c:	93 83       	std	Z+3, r25	; 0x03
    177e:	82 83       	std	Z+2, r24	; 0x02
    1780:	21 15       	cp	r18, r1
    1782:	31 05       	cpc	r19, r1
    1784:	29 f4       	brne	.+10     	; 0x1790 <free+0x92>
    1786:	f0 93 8a 02 	sts	0x028A, r31	; 0x80028a <__flp+0x1>
    178a:	e0 93 89 02 	sts	0x0289, r30	; 0x800289 <__flp>
    178e:	3d c0       	rjmp	.+122    	; 0x180a <free+0x10c>
    1790:	e9 01       	movw	r28, r18
    1792:	fb 83       	std	Y+3, r31	; 0x03
    1794:	ea 83       	std	Y+2, r30	; 0x02
    1796:	49 91       	ld	r20, Y+
    1798:	59 91       	ld	r21, Y+
    179a:	c4 0f       	add	r28, r20
    179c:	d5 1f       	adc	r29, r21
    179e:	ec 17       	cp	r30, r28
    17a0:	fd 07       	cpc	r31, r29
    17a2:	61 f4       	brne	.+24     	; 0x17bc <free+0xbe>
    17a4:	80 81       	ld	r24, Z
    17a6:	91 81       	ldd	r25, Z+1	; 0x01
    17a8:	84 0f       	add	r24, r20
    17aa:	95 1f       	adc	r25, r21
    17ac:	02 96       	adiw	r24, 0x02	; 2
    17ae:	e9 01       	movw	r28, r18
    17b0:	99 83       	std	Y+1, r25	; 0x01
    17b2:	88 83       	st	Y, r24
    17b4:	82 81       	ldd	r24, Z+2	; 0x02
    17b6:	93 81       	ldd	r25, Z+3	; 0x03
    17b8:	9b 83       	std	Y+3, r25	; 0x03
    17ba:	8a 83       	std	Y+2, r24	; 0x02
    17bc:	e0 e0       	ldi	r30, 0x00	; 0
    17be:	f0 e0       	ldi	r31, 0x00	; 0
    17c0:	12 96       	adiw	r26, 0x02	; 2
    17c2:	8d 91       	ld	r24, X+
    17c4:	9c 91       	ld	r25, X
    17c6:	13 97       	sbiw	r26, 0x03	; 3
    17c8:	00 97       	sbiw	r24, 0x00	; 0
    17ca:	19 f0       	breq	.+6      	; 0x17d2 <free+0xd4>
    17cc:	fd 01       	movw	r30, r26
    17ce:	dc 01       	movw	r26, r24
    17d0:	f7 cf       	rjmp	.-18     	; 0x17c0 <free+0xc2>
    17d2:	8d 91       	ld	r24, X+
    17d4:	9c 91       	ld	r25, X
    17d6:	11 97       	sbiw	r26, 0x01	; 1
    17d8:	9d 01       	movw	r18, r26
    17da:	2e 5f       	subi	r18, 0xFE	; 254
    17dc:	3f 4f       	sbci	r19, 0xFF	; 255
    17de:	82 0f       	add	r24, r18
    17e0:	93 1f       	adc	r25, r19
    17e2:	20 91 87 02 	lds	r18, 0x0287	; 0x800287 <__brkval>
    17e6:	30 91 88 02 	lds	r19, 0x0288	; 0x800288 <__brkval+0x1>
    17ea:	28 17       	cp	r18, r24
    17ec:	39 07       	cpc	r19, r25
    17ee:	69 f4       	brne	.+26     	; 0x180a <free+0x10c>
    17f0:	30 97       	sbiw	r30, 0x00	; 0
    17f2:	29 f4       	brne	.+10     	; 0x17fe <free+0x100>
    17f4:	10 92 8a 02 	sts	0x028A, r1	; 0x80028a <__flp+0x1>
    17f8:	10 92 89 02 	sts	0x0289, r1	; 0x800289 <__flp>
    17fc:	02 c0       	rjmp	.+4      	; 0x1802 <free+0x104>
    17fe:	13 82       	std	Z+3, r1	; 0x03
    1800:	12 82       	std	Z+2, r1	; 0x02
    1802:	b0 93 88 02 	sts	0x0288, r27	; 0x800288 <__brkval+0x1>
    1806:	a0 93 87 02 	sts	0x0287, r26	; 0x800287 <__brkval>
    180a:	df 91       	pop	r29
    180c:	cf 91       	pop	r28
    180e:	08 95       	ret

00001810 <strnlen_P>:
    1810:	fc 01       	movw	r30, r24
    1812:	05 90       	lpm	r0, Z+
    1814:	61 50       	subi	r22, 0x01	; 1
    1816:	70 40       	sbci	r23, 0x00	; 0
    1818:	01 10       	cpse	r0, r1
    181a:	d8 f7       	brcc	.-10     	; 0x1812 <strnlen_P+0x2>
    181c:	80 95       	com	r24
    181e:	90 95       	com	r25
    1820:	8e 0f       	add	r24, r30
    1822:	9f 1f       	adc	r25, r31
    1824:	08 95       	ret

00001826 <memset>:
    1826:	dc 01       	movw	r26, r24
    1828:	01 c0       	rjmp	.+2      	; 0x182c <memset+0x6>
    182a:	6d 93       	st	X+, r22
    182c:	41 50       	subi	r20, 0x01	; 1
    182e:	50 40       	sbci	r21, 0x00	; 0
    1830:	e0 f7       	brcc	.-8      	; 0x182a <memset+0x4>
    1832:	08 95       	ret

00001834 <strnlen>:
    1834:	fc 01       	movw	r30, r24
    1836:	61 50       	subi	r22, 0x01	; 1
    1838:	70 40       	sbci	r23, 0x00	; 0
    183a:	01 90       	ld	r0, Z+
    183c:	01 10       	cpse	r0, r1
    183e:	d8 f7       	brcc	.-10     	; 0x1836 <strnlen+0x2>
    1840:	80 95       	com	r24
    1842:	90 95       	com	r25
    1844:	8e 0f       	add	r24, r30
    1846:	9f 1f       	adc	r25, r31
    1848:	08 95       	ret

0000184a <fputc>:
    184a:	0f 93       	push	r16
    184c:	1f 93       	push	r17
    184e:	cf 93       	push	r28
    1850:	df 93       	push	r29
    1852:	fb 01       	movw	r30, r22
    1854:	23 81       	ldd	r18, Z+3	; 0x03
    1856:	21 fd       	sbrc	r18, 1
    1858:	03 c0       	rjmp	.+6      	; 0x1860 <fputc+0x16>
    185a:	8f ef       	ldi	r24, 0xFF	; 255
    185c:	9f ef       	ldi	r25, 0xFF	; 255
    185e:	2c c0       	rjmp	.+88     	; 0x18b8 <fputc+0x6e>
    1860:	22 ff       	sbrs	r18, 2
    1862:	16 c0       	rjmp	.+44     	; 0x1890 <fputc+0x46>
    1864:	46 81       	ldd	r20, Z+6	; 0x06
    1866:	57 81       	ldd	r21, Z+7	; 0x07
    1868:	24 81       	ldd	r18, Z+4	; 0x04
    186a:	35 81       	ldd	r19, Z+5	; 0x05
    186c:	42 17       	cp	r20, r18
    186e:	53 07       	cpc	r21, r19
    1870:	44 f4       	brge	.+16     	; 0x1882 <fputc+0x38>
    1872:	a0 81       	ld	r26, Z
    1874:	b1 81       	ldd	r27, Z+1	; 0x01
    1876:	9d 01       	movw	r18, r26
    1878:	2f 5f       	subi	r18, 0xFF	; 255
    187a:	3f 4f       	sbci	r19, 0xFF	; 255
    187c:	31 83       	std	Z+1, r19	; 0x01
    187e:	20 83       	st	Z, r18
    1880:	8c 93       	st	X, r24
    1882:	26 81       	ldd	r18, Z+6	; 0x06
    1884:	37 81       	ldd	r19, Z+7	; 0x07
    1886:	2f 5f       	subi	r18, 0xFF	; 255
    1888:	3f 4f       	sbci	r19, 0xFF	; 255
    188a:	37 83       	std	Z+7, r19	; 0x07
    188c:	26 83       	std	Z+6, r18	; 0x06
    188e:	14 c0       	rjmp	.+40     	; 0x18b8 <fputc+0x6e>
    1890:	8b 01       	movw	r16, r22
    1892:	ec 01       	movw	r28, r24
    1894:	fb 01       	movw	r30, r22
    1896:	00 84       	ldd	r0, Z+8	; 0x08
    1898:	f1 85       	ldd	r31, Z+9	; 0x09
    189a:	e0 2d       	mov	r30, r0
    189c:	19 95       	eicall
    189e:	89 2b       	or	r24, r25
    18a0:	e1 f6       	brne	.-72     	; 0x185a <fputc+0x10>
    18a2:	d8 01       	movw	r26, r16
    18a4:	16 96       	adiw	r26, 0x06	; 6
    18a6:	8d 91       	ld	r24, X+
    18a8:	9c 91       	ld	r25, X
    18aa:	17 97       	sbiw	r26, 0x07	; 7
    18ac:	01 96       	adiw	r24, 0x01	; 1
    18ae:	17 96       	adiw	r26, 0x07	; 7
    18b0:	9c 93       	st	X, r25
    18b2:	8e 93       	st	-X, r24
    18b4:	16 97       	sbiw	r26, 0x06	; 6
    18b6:	ce 01       	movw	r24, r28
    18b8:	df 91       	pop	r29
    18ba:	cf 91       	pop	r28
    18bc:	1f 91       	pop	r17
    18be:	0f 91       	pop	r16
    18c0:	08 95       	ret

000018c2 <__ultoa_invert>:
    18c2:	fa 01       	movw	r30, r20
    18c4:	aa 27       	eor	r26, r26
    18c6:	28 30       	cpi	r18, 0x08	; 8
    18c8:	51 f1       	breq	.+84     	; 0x191e <__ultoa_invert+0x5c>
    18ca:	20 31       	cpi	r18, 0x10	; 16
    18cc:	81 f1       	breq	.+96     	; 0x192e <__ultoa_invert+0x6c>
    18ce:	e8 94       	clt
    18d0:	6f 93       	push	r22
    18d2:	6e 7f       	andi	r22, 0xFE	; 254
    18d4:	6e 5f       	subi	r22, 0xFE	; 254
    18d6:	7f 4f       	sbci	r23, 0xFF	; 255
    18d8:	8f 4f       	sbci	r24, 0xFF	; 255
    18da:	9f 4f       	sbci	r25, 0xFF	; 255
    18dc:	af 4f       	sbci	r26, 0xFF	; 255
    18de:	b1 e0       	ldi	r27, 0x01	; 1
    18e0:	3e d0       	rcall	.+124    	; 0x195e <__ultoa_invert+0x9c>
    18e2:	b4 e0       	ldi	r27, 0x04	; 4
    18e4:	3c d0       	rcall	.+120    	; 0x195e <__ultoa_invert+0x9c>
    18e6:	67 0f       	add	r22, r23
    18e8:	78 1f       	adc	r23, r24
    18ea:	89 1f       	adc	r24, r25
    18ec:	9a 1f       	adc	r25, r26
    18ee:	a1 1d       	adc	r26, r1
    18f0:	68 0f       	add	r22, r24
    18f2:	79 1f       	adc	r23, r25
    18f4:	8a 1f       	adc	r24, r26
    18f6:	91 1d       	adc	r25, r1
    18f8:	a1 1d       	adc	r26, r1
    18fa:	6a 0f       	add	r22, r26
    18fc:	71 1d       	adc	r23, r1
    18fe:	81 1d       	adc	r24, r1
    1900:	91 1d       	adc	r25, r1
    1902:	a1 1d       	adc	r26, r1
    1904:	20 d0       	rcall	.+64     	; 0x1946 <__ultoa_invert+0x84>
    1906:	09 f4       	brne	.+2      	; 0x190a <__ultoa_invert+0x48>
    1908:	68 94       	set
    190a:	3f 91       	pop	r19
    190c:	2a e0       	ldi	r18, 0x0A	; 10
    190e:	26 9f       	mul	r18, r22
    1910:	11 24       	eor	r1, r1
    1912:	30 19       	sub	r19, r0
    1914:	30 5d       	subi	r19, 0xD0	; 208
    1916:	31 93       	st	Z+, r19
    1918:	de f6       	brtc	.-74     	; 0x18d0 <__ultoa_invert+0xe>
    191a:	cf 01       	movw	r24, r30
    191c:	08 95       	ret
    191e:	46 2f       	mov	r20, r22
    1920:	47 70       	andi	r20, 0x07	; 7
    1922:	40 5d       	subi	r20, 0xD0	; 208
    1924:	41 93       	st	Z+, r20
    1926:	b3 e0       	ldi	r27, 0x03	; 3
    1928:	0f d0       	rcall	.+30     	; 0x1948 <__ultoa_invert+0x86>
    192a:	c9 f7       	brne	.-14     	; 0x191e <__ultoa_invert+0x5c>
    192c:	f6 cf       	rjmp	.-20     	; 0x191a <__ultoa_invert+0x58>
    192e:	46 2f       	mov	r20, r22
    1930:	4f 70       	andi	r20, 0x0F	; 15
    1932:	40 5d       	subi	r20, 0xD0	; 208
    1934:	4a 33       	cpi	r20, 0x3A	; 58
    1936:	18 f0       	brcs	.+6      	; 0x193e <__ultoa_invert+0x7c>
    1938:	49 5d       	subi	r20, 0xD9	; 217
    193a:	31 fd       	sbrc	r19, 1
    193c:	40 52       	subi	r20, 0x20	; 32
    193e:	41 93       	st	Z+, r20
    1940:	02 d0       	rcall	.+4      	; 0x1946 <__ultoa_invert+0x84>
    1942:	a9 f7       	brne	.-22     	; 0x192e <__ultoa_invert+0x6c>
    1944:	ea cf       	rjmp	.-44     	; 0x191a <__ultoa_invert+0x58>
    1946:	b4 e0       	ldi	r27, 0x04	; 4
    1948:	a6 95       	lsr	r26
    194a:	97 95       	ror	r25
    194c:	87 95       	ror	r24
    194e:	77 95       	ror	r23
    1950:	67 95       	ror	r22
    1952:	ba 95       	dec	r27
    1954:	c9 f7       	brne	.-14     	; 0x1948 <__ultoa_invert+0x86>
    1956:	00 97       	sbiw	r24, 0x00	; 0
    1958:	61 05       	cpc	r22, r1
    195a:	71 05       	cpc	r23, r1
    195c:	08 95       	ret
    195e:	9b 01       	movw	r18, r22
    1960:	ac 01       	movw	r20, r24
    1962:	0a 2e       	mov	r0, r26
    1964:	06 94       	lsr	r0
    1966:	57 95       	ror	r21
    1968:	47 95       	ror	r20
    196a:	37 95       	ror	r19
    196c:	27 95       	ror	r18
    196e:	ba 95       	dec	r27
    1970:	c9 f7       	brne	.-14     	; 0x1964 <__ultoa_invert+0xa2>
    1972:	62 0f       	add	r22, r18
    1974:	73 1f       	adc	r23, r19
    1976:	84 1f       	adc	r24, r20
    1978:	95 1f       	adc	r25, r21
    197a:	a0 1d       	adc	r26, r0
    197c:	08 95       	ret

0000197e <_exit>:
    197e:	f8 94       	cli

00001980 <__stop_program>:
    1980:	ff cf       	rjmp	.-2      	; 0x1980 <__stop_program>
