// Seed: 1140445008
module module_0 (
    input tri0 id_0
);
  wire id_2, id_3;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign module_1.id_8  = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    output wand id_2,
    output wor id_3,
    input wand id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wire id_7,
    output tri id_8,
    input tri id_9,
    output tri0 id_10,
    input tri1 id_11
);
  wire id_13, id_14;
  module_0 modCall_1 (id_6);
endmodule
module module_2;
  reg id_1;
  always id_1 <= -1;
endmodule
