\hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def}{}\section{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_a_n___f_i_f_o_mail_box___type_def}\index{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}}


Controller Area Network F\+I\+F\+O\+Mail\+Box.  




{\ttfamily \#include $<$stm32f405xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a0acc8eb90b17bef5b9e03c7ddaacfb0b}{R\+IR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a9563d8a88d0db403b8357331bea83a2e}{R\+D\+TR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_ae1c569688eedd49219cd505b9c22121b}{R\+D\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a7f11f42ba9d3bc5cd4a4f5ea0214608e}{R\+D\+HR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Controller Area Network F\+I\+F\+O\+Mail\+Box. 

Definition at line 242 of file stm32f405xx.\+h.



\subsection{Field Documentation}
\index{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}!R\+D\+HR@{R\+D\+HR}}
\index{R\+D\+HR@{R\+D\+HR}!C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+D\+HR}{RDHR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+D\+HR}\hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def_a7f11f42ba9d3bc5cd4a4f5ea0214608e}{}\label{struct_c_a_n___f_i_f_o_mail_box___type_def_a7f11f42ba9d3bc5cd4a4f5ea0214608e}
C\+AN receive F\+I\+FO mailbox data high register 

Definition at line 247 of file stm32f405xx.\+h.

\index{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}!R\+D\+LR@{R\+D\+LR}}
\index{R\+D\+LR@{R\+D\+LR}!C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+D\+LR}{RDLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+D\+LR}\hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def_ae1c569688eedd49219cd505b9c22121b}{}\label{struct_c_a_n___f_i_f_o_mail_box___type_def_ae1c569688eedd49219cd505b9c22121b}
C\+AN receive F\+I\+FO mailbox data low register 

Definition at line 246 of file stm32f405xx.\+h.

\index{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}!R\+D\+TR@{R\+D\+TR}}
\index{R\+D\+TR@{R\+D\+TR}!C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+D\+TR}{RDTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+D\+TR}\hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def_a9563d8a88d0db403b8357331bea83a2e}{}\label{struct_c_a_n___f_i_f_o_mail_box___type_def_a9563d8a88d0db403b8357331bea83a2e}
C\+AN receive F\+I\+FO mailbox data length control and time stamp register 

Definition at line 245 of file stm32f405xx.\+h.

\index{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}!R\+IR@{R\+IR}}
\index{R\+IR@{R\+IR}!C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+IR}{RIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+IR}\hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def_a0acc8eb90b17bef5b9e03c7ddaacfb0b}{}\label{struct_c_a_n___f_i_f_o_mail_box___type_def_a0acc8eb90b17bef5b9e03c7ddaacfb0b}
C\+AN receive F\+I\+FO mailbox identifier register 

Definition at line 244 of file stm32f405xx.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
