

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5'
================================================================
* Date:           Fri Mar 10 17:35:12 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.352 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  1.300 us|  1.300 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_416_5  |       24|       24|         5|          4|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.49>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.32ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc64.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_32 = load i3 %i" [dilithium2/fips202.c:416->dilithium2/fips202.c:663]   --->   Operation 11 'load' 'i_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%icmp_ln416 = icmp_eq  i3 %i_32, i3 6" [dilithium2/fips202.c:416->dilithium2/fips202.c:663]   --->   Operation 14 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.34ns)   --->   "%i_33 = add i3 %i_32, i3 1" [dilithium2/fips202.c:416->dilithium2/fips202.c:663]   --->   Operation 15 'add' 'i_33' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln416 = br i1 %icmp_ln416, void %for.inc64.split.i, void %keccak_absorb.19.exit.exitStub" [dilithium2/fips202.c:416->dilithium2/fips202.c:663]   --->   Operation 16 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i3 %i_32" [dilithium2/fips202.c:416->dilithium2/fips202.c:663]   --->   Operation 17 'zext' 'zext_ln416' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_32, i3 0" [dilithium2/fips202.c:417->dilithium2/fips202.c:663]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %shl_ln" [dilithium2/fips202.c:31]   --->   Operation 19 'zext' 'zext_ln31' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.71ns)   --->   "%add_ln31 = add i8 %zext_ln31, i8 160" [dilithium2/fips202.c:31]   --->   Operation 20 'add' 'add_ln31' <Predicate = (!icmp_ln416)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln31_16 = zext i8 %add_ln31" [dilithium2/fips202.c:31]   --->   Operation 21 'zext' 'zext_ln31_16' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%seed_addr = getelementptr i8 %seed, i64 0, i64 %zext_ln31_16" [dilithium2/fips202.c:31]   --->   Operation 22 'getelementptr' 'seed_addr' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.77ns)   --->   "%seed_load = load i8 %seed_addr" [dilithium2/fips202.c:31]   --->   Operation 23 'load' 'seed_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_8)   --->   "%or_ln31 = or i6 %shl_ln, i6 1" [dilithium2/fips202.c:31]   --->   Operation 24 'or' 'or_ln31' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_8)   --->   "%zext_ln31_17 = zext i6 %or_ln31" [dilithium2/fips202.c:31]   --->   Operation 25 'zext' 'zext_ln31_17' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln31_8 = add i8 %zext_ln31_17, i8 160" [dilithium2/fips202.c:31]   --->   Operation 26 'add' 'add_ln31_8' <Predicate = (!icmp_ln416)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln31_18 = zext i8 %add_ln31_8" [dilithium2/fips202.c:31]   --->   Operation 27 'zext' 'zext_ln31_18' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%seed_addr_1 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_18" [dilithium2/fips202.c:31]   --->   Operation 28 'getelementptr' 'seed_addr_1' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.77ns)   --->   "%seed_load_1 = load i8 %seed_addr_1" [dilithium2/fips202.c:31]   --->   Operation 29 'load' 'seed_load_1' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%state_s_addr = getelementptr i64 %state_s, i64 0, i64 %zext_ln416" [dilithium2/fips202.c:417->dilithium2/fips202.c:663]   --->   Operation 30 'getelementptr' 'state_s_addr' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.77ns)   --->   "%state_s_load = load i5 %state_s_addr" [dilithium2/fips202.c:417->dilithium2/fips202.c:663]   --->   Operation 31 'load' 'state_s_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 32 [1/1] (1.32ns)   --->   "%store_ln416 = store i3 %i_33, i3 %i" [dilithium2/fips202.c:416->dilithium2/fips202.c:663]   --->   Operation 32 'store' 'store_ln416' <Predicate = (!icmp_ln416)> <Delay = 1.32>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 83 'ret' 'ret_ln0' <Predicate = (icmp_ln416)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.49>
ST_2 : Operation 33 [1/2] (2.77ns)   --->   "%seed_load = load i8 %seed_addr" [dilithium2/fips202.c:31]   --->   Operation 33 'load' 'seed_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 34 [1/2] (2.77ns)   --->   "%seed_load_1 = load i8 %seed_addr_1" [dilithium2/fips202.c:31]   --->   Operation 34 'load' 'seed_load_1' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_9)   --->   "%or_ln31_7 = or i6 %shl_ln, i6 2" [dilithium2/fips202.c:31]   --->   Operation 35 'or' 'or_ln31_7' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_9)   --->   "%zext_ln31_19 = zext i6 %or_ln31_7" [dilithium2/fips202.c:31]   --->   Operation 36 'zext' 'zext_ln31_19' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln31_9 = add i8 %zext_ln31_19, i8 160" [dilithium2/fips202.c:31]   --->   Operation 37 'add' 'add_ln31_9' <Predicate = (!icmp_ln416)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln31_20 = zext i8 %add_ln31_9" [dilithium2/fips202.c:31]   --->   Operation 38 'zext' 'zext_ln31_20' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%seed_addr_2 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_20" [dilithium2/fips202.c:31]   --->   Operation 39 'getelementptr' 'seed_addr_2' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.77ns)   --->   "%seed_load_2 = load i8 %seed_addr_2" [dilithium2/fips202.c:31]   --->   Operation 40 'load' 'seed_load_2' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_10)   --->   "%or_ln31_8 = or i6 %shl_ln, i6 3" [dilithium2/fips202.c:31]   --->   Operation 41 'or' 'or_ln31_8' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_10)   --->   "%zext_ln31_21 = zext i6 %or_ln31_8" [dilithium2/fips202.c:31]   --->   Operation 42 'zext' 'zext_ln31_21' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln31_10 = add i8 %zext_ln31_21, i8 160" [dilithium2/fips202.c:31]   --->   Operation 43 'add' 'add_ln31_10' <Predicate = (!icmp_ln416)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln31_22 = zext i8 %add_ln31_10" [dilithium2/fips202.c:31]   --->   Operation 44 'zext' 'zext_ln31_22' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%seed_addr_3 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_22" [dilithium2/fips202.c:31]   --->   Operation 45 'getelementptr' 'seed_addr_3' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.77ns)   --->   "%seed_load_3 = load i8 %seed_addr_3" [dilithium2/fips202.c:31]   --->   Operation 46 'load' 'seed_load_3' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 47 [1/2] (2.77ns)   --->   "%state_s_load = load i5 %state_s_addr" [dilithium2/fips202.c:417->dilithium2/fips202.c:663]   --->   Operation 47 'load' 'state_s_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 4.49>
ST_3 : Operation 48 [1/2] (2.77ns)   --->   "%seed_load_2 = load i8 %seed_addr_2" [dilithium2/fips202.c:31]   --->   Operation 48 'load' 'seed_load_2' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 49 [1/2] (2.77ns)   --->   "%seed_load_3 = load i8 %seed_addr_3" [dilithium2/fips202.c:31]   --->   Operation 49 'load' 'seed_load_3' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_11)   --->   "%or_ln31_9 = or i6 %shl_ln, i6 4" [dilithium2/fips202.c:31]   --->   Operation 50 'or' 'or_ln31_9' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_11)   --->   "%zext_ln31_23 = zext i6 %or_ln31_9" [dilithium2/fips202.c:31]   --->   Operation 51 'zext' 'zext_ln31_23' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln31_11 = add i8 %zext_ln31_23, i8 160" [dilithium2/fips202.c:31]   --->   Operation 52 'add' 'add_ln31_11' <Predicate = (!icmp_ln416)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln31_24 = zext i8 %add_ln31_11" [dilithium2/fips202.c:31]   --->   Operation 53 'zext' 'zext_ln31_24' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%seed_addr_4 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_24" [dilithium2/fips202.c:31]   --->   Operation 54 'getelementptr' 'seed_addr_4' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (2.77ns)   --->   "%seed_load_4 = load i8 %seed_addr_4" [dilithium2/fips202.c:31]   --->   Operation 55 'load' 'seed_load_4' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_12)   --->   "%or_ln31_10 = or i6 %shl_ln, i6 5" [dilithium2/fips202.c:31]   --->   Operation 56 'or' 'or_ln31_10' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_12)   --->   "%zext_ln31_25 = zext i6 %or_ln31_10" [dilithium2/fips202.c:31]   --->   Operation 57 'zext' 'zext_ln31_25' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln31_12 = add i8 %zext_ln31_25, i8 160" [dilithium2/fips202.c:31]   --->   Operation 58 'add' 'add_ln31_12' <Predicate = (!icmp_ln416)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln31_26 = zext i8 %add_ln31_12" [dilithium2/fips202.c:31]   --->   Operation 59 'zext' 'zext_ln31_26' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%seed_addr_5 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_26" [dilithium2/fips202.c:31]   --->   Operation 60 'getelementptr' 'seed_addr_5' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (2.77ns)   --->   "%seed_load_5 = load i8 %seed_addr_5" [dilithium2/fips202.c:31]   --->   Operation 61 'load' 'seed_load_5' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>

State 4 <SV = 3> <Delay = 4.49>
ST_4 : Operation 62 [1/2] (2.77ns)   --->   "%seed_load_4 = load i8 %seed_addr_4" [dilithium2/fips202.c:31]   --->   Operation 62 'load' 'seed_load_4' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 63 [1/2] (2.77ns)   --->   "%seed_load_5 = load i8 %seed_addr_5" [dilithium2/fips202.c:31]   --->   Operation 63 'load' 'seed_load_5' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_13)   --->   "%or_ln31_11 = or i6 %shl_ln, i6 6" [dilithium2/fips202.c:31]   --->   Operation 64 'or' 'or_ln31_11' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_13)   --->   "%zext_ln31_27 = zext i6 %or_ln31_11" [dilithium2/fips202.c:31]   --->   Operation 65 'zext' 'zext_ln31_27' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln31_13 = add i8 %zext_ln31_27, i8 160" [dilithium2/fips202.c:31]   --->   Operation 66 'add' 'add_ln31_13' <Predicate = (!icmp_ln416)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln31_28 = zext i8 %add_ln31_13" [dilithium2/fips202.c:31]   --->   Operation 67 'zext' 'zext_ln31_28' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%seed_addr_6 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_28" [dilithium2/fips202.c:31]   --->   Operation 68 'getelementptr' 'seed_addr_6' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (2.77ns)   --->   "%seed_load_6 = load i8 %seed_addr_6" [dilithium2/fips202.c:31]   --->   Operation 69 'load' 'seed_load_6' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_14)   --->   "%or_ln31_12 = or i6 %shl_ln, i6 7" [dilithium2/fips202.c:31]   --->   Operation 70 'or' 'or_ln31_12' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_14)   --->   "%zext_ln31_29 = zext i6 %or_ln31_12" [dilithium2/fips202.c:31]   --->   Operation 71 'zext' 'zext_ln31_29' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln31_14 = add i8 %zext_ln31_29, i8 160" [dilithium2/fips202.c:31]   --->   Operation 72 'add' 'add_ln31_14' <Predicate = (!icmp_ln416)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln31_30 = zext i8 %add_ln31_14" [dilithium2/fips202.c:31]   --->   Operation 73 'zext' 'zext_ln31_30' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%seed_addr_7 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_30" [dilithium2/fips202.c:31]   --->   Operation 74 'getelementptr' 'seed_addr_7' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (2.77ns)   --->   "%seed_load_7 = load i8 %seed_addr_7" [dilithium2/fips202.c:31]   --->   Operation 75 'load' 'seed_load_7' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>

State 5 <SV = 4> <Delay = 6.35>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [dilithium2/fips202.c:386->dilithium2/fips202.c:663]   --->   Operation 76 'specloopname' 'specloopname_ln386' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/2] (2.77ns)   --->   "%seed_load_6 = load i8 %seed_addr_6" [dilithium2/fips202.c:31]   --->   Operation 77 'load' 'seed_load_6' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_5 : Operation 78 [1/2] (2.77ns)   --->   "%seed_load_7 = load i8 %seed_addr_7" [dilithium2/fips202.c:31]   --->   Operation 78 'load' 'seed_load_7' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%r_15_7_i = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %seed_load_7, i8 %seed_load_6, i8 %seed_load_5, i8 %seed_load_4, i8 %seed_load_3, i8 %seed_load_2, i8 %seed_load_1, i8 %seed_load" [dilithium2/fips202.c:31]   --->   Operation 79 'bitconcatenate' 'r_15_7_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.80ns)   --->   "%xor_ln417 = xor i64 %state_s_load, i64 %r_15_7_i" [dilithium2/fips202.c:417->dilithium2/fips202.c:663]   --->   Operation 80 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (2.77ns)   --->   "%store_ln417 = store i64 %xor_ln417, i5 %state_s_addr" [dilithium2/fips202.c:417->dilithium2/fips202.c:663]   --->   Operation 81 'store' 'store_ln417' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln416 = br void %for.inc64.i" [dilithium2/fips202.c:416->dilithium2/fips202.c:663]   --->   Operation 82 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ seed]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ state_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010000]
store_ln0          (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
i_32               (load             ) [ 000000]
specpipeline_ln0   (specpipeline     ) [ 000000]
empty              (speclooptripcount) [ 000000]
icmp_ln416         (icmp             ) [ 011110]
i_33               (add              ) [ 000000]
br_ln416           (br               ) [ 000000]
zext_ln416         (zext             ) [ 000000]
shl_ln             (bitconcatenate   ) [ 001110]
zext_ln31          (zext             ) [ 000000]
add_ln31           (add              ) [ 000000]
zext_ln31_16       (zext             ) [ 000000]
seed_addr          (getelementptr    ) [ 001000]
or_ln31            (or               ) [ 000000]
zext_ln31_17       (zext             ) [ 000000]
add_ln31_8         (add              ) [ 000000]
zext_ln31_18       (zext             ) [ 000000]
seed_addr_1        (getelementptr    ) [ 001000]
state_s_addr       (getelementptr    ) [ 011111]
store_ln416        (store            ) [ 000000]
seed_load          (load             ) [ 010111]
seed_load_1        (load             ) [ 010111]
or_ln31_7          (or               ) [ 000000]
zext_ln31_19       (zext             ) [ 000000]
add_ln31_9         (add              ) [ 000000]
zext_ln31_20       (zext             ) [ 000000]
seed_addr_2        (getelementptr    ) [ 000100]
or_ln31_8          (or               ) [ 000000]
zext_ln31_21       (zext             ) [ 000000]
add_ln31_10        (add              ) [ 000000]
zext_ln31_22       (zext             ) [ 000000]
seed_addr_3        (getelementptr    ) [ 000100]
state_s_load       (load             ) [ 010111]
seed_load_2        (load             ) [ 010011]
seed_load_3        (load             ) [ 010011]
or_ln31_9          (or               ) [ 000000]
zext_ln31_23       (zext             ) [ 000000]
add_ln31_11        (add              ) [ 000000]
zext_ln31_24       (zext             ) [ 000000]
seed_addr_4        (getelementptr    ) [ 000010]
or_ln31_10         (or               ) [ 000000]
zext_ln31_25       (zext             ) [ 000000]
add_ln31_12        (add              ) [ 000000]
zext_ln31_26       (zext             ) [ 000000]
seed_addr_5        (getelementptr    ) [ 000010]
seed_load_4        (load             ) [ 010001]
seed_load_5        (load             ) [ 010001]
or_ln31_11         (or               ) [ 000000]
zext_ln31_27       (zext             ) [ 000000]
add_ln31_13        (add              ) [ 000000]
zext_ln31_28       (zext             ) [ 000000]
seed_addr_6        (getelementptr    ) [ 010001]
or_ln31_12         (or               ) [ 000000]
zext_ln31_29       (zext             ) [ 000000]
add_ln31_14        (add              ) [ 000000]
zext_ln31_30       (zext             ) [ 000000]
seed_addr_7        (getelementptr    ) [ 010001]
specloopname_ln386 (specloopname     ) [ 000000]
seed_load_6        (load             ) [ 000000]
seed_load_7        (load             ) [ 000000]
r_15_7_i           (bitconcatenate   ) [ 000000]
xor_ln417          (xor              ) [ 000000]
store_ln417        (store            ) [ 000000]
br_ln416           (br               ) [ 000000]
ret_ln0            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="seed">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_s"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="seed_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="8" slack="0"/>
<pin id="58" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="0"/>
<pin id="66" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="67" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="68" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="8" slack="0"/>
<pin id="69" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seed_load/1 seed_load_1/1 seed_load_2/2 seed_load_3/2 seed_load_4/3 seed_load_5/3 seed_load_6/4 seed_load_7/4 "/>
</bind>
</comp>

<comp id="71" class="1004" name="seed_addr_1_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="8" slack="0"/>
<pin id="75" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_1/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="state_s_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="3" slack="0"/>
<pin id="83" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="4"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="0"/>
<pin id="91" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="92" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="93" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="94" dir="1" index="7" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_s_load/1 store_ln417/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="seed_addr_2_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_2/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="seed_addr_3_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_3/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="seed_addr_4_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_4/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="seed_addr_5_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_5/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="seed_addr_6_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_6/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="seed_addr_7_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_7/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="3" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_32_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_32/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln416_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln416/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_33_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_33/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln416_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="shl_ln_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="0" index="1" bw="3" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln31_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln31_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln31_16_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_16/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="or_ln31_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln31_17_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_17/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln31_8_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_8/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln31_18_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_18/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln416_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="0" index="1" bw="3" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln416/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="or_ln31_7_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="1"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_7/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln31_19_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_19/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln31_9_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_9/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln31_20_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_20/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="or_ln31_8_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="1"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_8/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln31_21_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_21/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln31_10_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="0"/>
<pin id="250" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_10/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln31_22_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_22/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="or_ln31_9_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="2"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_9/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln31_23_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_23/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln31_11_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_11/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln31_24_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_24/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="or_ln31_10_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="2"/>
<pin id="280" dir="0" index="1" bw="4" slack="0"/>
<pin id="281" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_10/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln31_25_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_25/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln31_12_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_12/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln31_26_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_26/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="or_ln31_11_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="3"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_11/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln31_27_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_27/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln31_13_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_13/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln31_28_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_28/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="or_ln31_12_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="3"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_12/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln31_29_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_29/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln31_14_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_14/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln31_30_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_30/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="r_15_7_i_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="0" index="2" bw="8" slack="0"/>
<pin id="342" dir="0" index="3" bw="8" slack="1"/>
<pin id="343" dir="0" index="4" bw="8" slack="1"/>
<pin id="344" dir="0" index="5" bw="8" slack="2"/>
<pin id="345" dir="0" index="6" bw="8" slack="2"/>
<pin id="346" dir="0" index="7" bw="8" slack="3"/>
<pin id="347" dir="0" index="8" bw="8" slack="3"/>
<pin id="348" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_15_7_i/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="xor_ln417_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="3"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln417/5 "/>
</bind>
</comp>

<comp id="358" class="1005" name="i_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="0"/>
<pin id="360" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="365" class="1005" name="icmp_ln416_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln416 "/>
</bind>
</comp>

<comp id="369" class="1005" name="shl_ln_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="1"/>
<pin id="371" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="379" class="1005" name="seed_addr_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="1"/>
<pin id="381" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr "/>
</bind>
</comp>

<comp id="384" class="1005" name="seed_addr_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_1 "/>
</bind>
</comp>

<comp id="389" class="1005" name="state_s_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="1"/>
<pin id="391" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="state_s_addr "/>
</bind>
</comp>

<comp id="395" class="1005" name="seed_load_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="3"/>
<pin id="397" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="seed_load "/>
</bind>
</comp>

<comp id="400" class="1005" name="seed_load_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="3"/>
<pin id="402" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="seed_load_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="seed_addr_2_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="1"/>
<pin id="407" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_2 "/>
</bind>
</comp>

<comp id="410" class="1005" name="seed_addr_3_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="1"/>
<pin id="412" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_3 "/>
</bind>
</comp>

<comp id="415" class="1005" name="state_s_load_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="3"/>
<pin id="417" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="state_s_load "/>
</bind>
</comp>

<comp id="420" class="1005" name="seed_load_2_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="2"/>
<pin id="422" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="seed_load_2 "/>
</bind>
</comp>

<comp id="425" class="1005" name="seed_load_3_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="2"/>
<pin id="427" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="seed_load_3 "/>
</bind>
</comp>

<comp id="430" class="1005" name="seed_addr_4_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="1"/>
<pin id="432" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_4 "/>
</bind>
</comp>

<comp id="435" class="1005" name="seed_addr_5_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="1"/>
<pin id="437" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_5 "/>
</bind>
</comp>

<comp id="440" class="1005" name="seed_load_4_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="1"/>
<pin id="442" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_load_4 "/>
</bind>
</comp>

<comp id="445" class="1005" name="seed_load_5_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="1"/>
<pin id="447" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_load_5 "/>
</bind>
</comp>

<comp id="450" class="1005" name="seed_addr_6_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="1"/>
<pin id="452" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_6 "/>
</bind>
</comp>

<comp id="455" class="1005" name="seed_addr_7_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="1"/>
<pin id="457" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="28" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="70"><net_src comp="54" pin="3"/><net_sink comp="61" pin=2"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="71" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="95"><net_src comp="79" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="96" pin="3"/><net_sink comp="61" pin=2"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="61" pin=2"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="61" pin=2"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="149" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="149" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="149" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="196"><net_src comp="169" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="217"><net_src comp="158" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="218" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="238" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="258" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="278" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="302"><net_src comp="40" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="298" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="26" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="318" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="349"><net_src comp="48" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="350"><net_src comp="61" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="351"><net_src comp="61" pin="7"/><net_sink comp="338" pin=2"/></net>

<net id="356"><net_src comp="338" pin="9"/><net_sink comp="352" pin=1"/></net>

<net id="357"><net_src comp="352" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="361"><net_src comp="50" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="368"><net_src comp="152" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="169" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="375"><net_src comp="369" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="376"><net_src comp="369" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="378"><net_src comp="369" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="382"><net_src comp="54" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="387"><net_src comp="71" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="392"><net_src comp="79" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="398"><net_src comp="61" pin="7"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="338" pin=8"/></net>

<net id="403"><net_src comp="61" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="338" pin=7"/></net>

<net id="408"><net_src comp="96" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="413"><net_src comp="104" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="418"><net_src comp="86" pin="7"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="423"><net_src comp="61" pin="7"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="338" pin=6"/></net>

<net id="428"><net_src comp="61" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="338" pin=5"/></net>

<net id="433"><net_src comp="112" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="438"><net_src comp="120" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="443"><net_src comp="61" pin="7"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="338" pin=4"/></net>

<net id="448"><net_src comp="61" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="338" pin=3"/></net>

<net id="453"><net_src comp="128" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="458"><net_src comp="136" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="61" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_s | {5 }
 - Input state : 
	Port: pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 : seed | {1 2 3 4 5 }
	Port: pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 : state_s | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_32 : 1
		icmp_ln416 : 2
		i_33 : 2
		br_ln416 : 3
		zext_ln416 : 2
		shl_ln : 2
		zext_ln31 : 3
		add_ln31 : 4
		zext_ln31_16 : 5
		seed_addr : 6
		seed_load : 7
		or_ln31 : 3
		zext_ln31_17 : 3
		add_ln31_8 : 4
		zext_ln31_18 : 5
		seed_addr_1 : 6
		seed_load_1 : 7
		state_s_addr : 3
		state_s_load : 4
		store_ln416 : 3
	State 2
		add_ln31_9 : 1
		zext_ln31_20 : 2
		seed_addr_2 : 3
		seed_load_2 : 4
		add_ln31_10 : 1
		zext_ln31_22 : 2
		seed_addr_3 : 3
		seed_load_3 : 4
	State 3
		add_ln31_11 : 1
		zext_ln31_24 : 2
		seed_addr_4 : 3
		seed_load_4 : 4
		add_ln31_12 : 1
		zext_ln31_26 : 2
		seed_addr_5 : 3
		seed_load_5 : 4
	State 4
		add_ln31_13 : 1
		zext_ln31_28 : 2
		seed_addr_6 : 3
		seed_load_6 : 4
		add_ln31_14 : 1
		zext_ln31_30 : 2
		seed_addr_7 : 3
		seed_load_7 : 4
	State 5
		r_15_7_i : 1
		xor_ln417 : 2
		store_ln417 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |     i_33_fu_158     |    0    |    11   |
|          |   add_ln31_fu_181   |    0    |    15   |
|          |  add_ln31_8_fu_202  |    0    |    15   |
|          |  add_ln31_9_fu_227  |    0    |    15   |
|    add   |  add_ln31_10_fu_247 |    0    |    15   |
|          |  add_ln31_11_fu_267 |    0    |    15   |
|          |  add_ln31_12_fu_287 |    0    |    15   |
|          |  add_ln31_13_fu_307 |    0    |    15   |
|          |  add_ln31_14_fu_327 |    0    |    15   |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln417_fu_352  |    0    |    64   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln416_fu_152  |    0    |    8    |
|----------|---------------------|---------|---------|
|          |  zext_ln416_fu_164  |    0    |    0    |
|          |   zext_ln31_fu_177  |    0    |    0    |
|          | zext_ln31_16_fu_187 |    0    |    0    |
|          | zext_ln31_17_fu_198 |    0    |    0    |
|          | zext_ln31_18_fu_208 |    0    |    0    |
|          | zext_ln31_19_fu_223 |    0    |    0    |
|          | zext_ln31_20_fu_233 |    0    |    0    |
|          | zext_ln31_21_fu_243 |    0    |    0    |
|   zext   | zext_ln31_22_fu_253 |    0    |    0    |
|          | zext_ln31_23_fu_263 |    0    |    0    |
|          | zext_ln31_24_fu_273 |    0    |    0    |
|          | zext_ln31_25_fu_283 |    0    |    0    |
|          | zext_ln31_26_fu_293 |    0    |    0    |
|          | zext_ln31_27_fu_303 |    0    |    0    |
|          | zext_ln31_28_fu_313 |    0    |    0    |
|          | zext_ln31_29_fu_323 |    0    |    0    |
|          | zext_ln31_30_fu_333 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|    shl_ln_fu_169    |    0    |    0    |
|          |   r_15_7_i_fu_338   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    or_ln31_fu_192   |    0    |    0    |
|          |   or_ln31_7_fu_218  |    0    |    0    |
|          |   or_ln31_8_fu_238  |    0    |    0    |
|    or    |   or_ln31_9_fu_258  |    0    |    0    |
|          |  or_ln31_10_fu_278  |    0    |    0    |
|          |  or_ln31_11_fu_298  |    0    |    0    |
|          |  or_ln31_12_fu_318  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   203   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_358     |    3   |
| icmp_ln416_reg_365 |    1   |
| seed_addr_1_reg_384|    8   |
| seed_addr_2_reg_405|    8   |
| seed_addr_3_reg_410|    8   |
| seed_addr_4_reg_430|    8   |
| seed_addr_5_reg_435|    8   |
| seed_addr_6_reg_450|    8   |
| seed_addr_7_reg_455|    8   |
|  seed_addr_reg_379 |    8   |
| seed_load_1_reg_400|    8   |
| seed_load_2_reg_420|    8   |
| seed_load_3_reg_425|    8   |
| seed_load_4_reg_440|    8   |
| seed_load_5_reg_445|    8   |
|  seed_load_reg_395 |    8   |
|   shl_ln_reg_369   |    6   |
|state_s_addr_reg_389|    5   |
|state_s_load_reg_415|   64   |
+--------------------+--------+
|        Total       |   191  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   8  |   8  |   64   ||    33   |
| grp_access_fu_61 |  p2  |   8  |   0  |    0   ||    33   |
| grp_access_fu_86 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   || 4.27457 ||    75   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   203  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   75   |
|  Register |    -   |   191  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   191  |   278  |
+-----------+--------+--------+--------+
