[1m[33m> 'Compile Software' step has not yet run.[39m[0m
  Enter 'Y' (yes) to run the following step(s) automatically before continuing to 'Run Software'.

  - Compile Software

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: sw_compile sw
Info: Compiling Software...
PASS!
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 17 10:36:14 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: sw
PASS!
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 17 11:38:59 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 17 13:26:08 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 17 15:42:43 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Mar 20 09:42:15 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Mar 20 09:42:53 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Mar 20 09:44:02 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Mar 20 11:18:19 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Debug: run() Caller Function: get_user_makefile_variables():15
Debug: make export-user-makefile-variables AVOID_BASH=1 LEGUP_ROOT_DIR=/home/parisa/legup
Debug: NAME = part1
Debug: LOCAL_CONFIG = -legup-config=config.tcl
Debug: NO_INLINE = 
Debug: VHDL_WRAPPER_SIM = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: POST_SYNTH_SIM = 
Debug: PROGRAMMER_ID = 
Debug: BOARD_IP = 
Debug: QOR_TEST_NAME = part1
Debug: COMMIT_HASH = 
Debug: QOR_BUILD = 
Debug: QOR_BUILD_NAME = 
Debug: NO_OPT = 
Debug: MODELSIM_TOOL_PATH = 
Debug: MODELSIM_TOOL_PATH_OS_INDEP = 
Debug: LIBERO_TOOL_PATH = 
Debug: LIBERO_TOOL_PATH_OS_INDEP = 
Debug: SYNPLIFY_PATH = /home/shadjis/latest_linux_Libero_SoC/Libero/bin64/../../SynplifyPro/bin/
Debug: MEMORY_BASE_ADDRESSMEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: COMBINE_BB = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 10
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: TARGET_ARCH = 
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: SRCS = sobel.cpp  
Debug: RISCV_SRCS = sobel.cpp  
Debug: CFLAG = -D__SYNTHESIS__ -m32 -I /usr/include/i386-linux-gnu -D LEGUP_DEFAULT_FIFO_DEPTH=2 -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/ -fno-builtin -I /home/parisa/legup/examples/lib/include/ -I /home/parisa/legup/smarthls-library
Debug: CPP_FLAG = -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/
Debug: USER_CXX_FLAG = 
Debug: NO_STD_COMPILE_OPTS = 
Debug: USER_CXX_FLAG_RISCV = 
Debug: USER_LINK_FLAG = 
Debug: USER_LINK_FLAG_RISCV = 
Debug: LINK_ICICLE_LIBS = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_no_accel
Debug: LINK_ICICLE_LIBS_SOC = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_accel
Debug: LINK_FLAG_RISCV = 
Debug: PROGRAM_ARGUMENTS = 
Debug: UNROLL = 
Debug: USER_ENV_VARS = 
Debug: USER_ENV_VARS_RISCV = 
Debug: LLC_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1
Debug: OPT_O3_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999
Debug: OPT_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW=
Debug: NUM_LIBERO_PnR_PASSES = 25
Debug: BOARD_PATH = 
Debug: INPUT_FILES_RISCV = 
Debug: OUTPUT_FILES_RISCV = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: ACCELERATOR_NAME = sobel_filter
Debug: TEST_BENCH = 
Debug: CUSTOM_TEST_BENCH = 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-tcl-cmds puts [concat "MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_MEMORY_BASE_ADDRESS]];
puts [concat "MEMORY_SIZE =" [get_parameter SYSTEM_MEMORY_SIZE]];
puts [concat "MEMORY_WIDTH =" [get_parameter SYSTEM_MEMORY_WIDTH]];
puts [concat "MEMORY_SIM_INIT_FILE_NAME =" [get_parameter SYSTEM_MEMORY_SIM_INIT_FILE_NAME]];
puts [concat "DATA_MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_DATA_MEMORY_BASE_ADDRESS]];
puts [concat "OUTPUT_PATH =" [get_legup_output_path]];
puts [concat "CUSTOM_RTL_FUNCTIONS =" [atleast_one_custom_rtl]];
puts [concat "FPGA_BOARD =" [get_board]];
puts [concat "DEVICE_FAMILY =" [get_device_family]];
puts [concat "DEVICE =" [get_device]];
puts [concat "PROJECT =" [get_parameter SYSTEM_PROJECT_NAME]];
puts [concat "SYNTHESIS_TOP_MODULE_FILE =" [get_synthesis_top_module_file]];
puts [concat "FPGA_VENDOR =" [get_parameter FPGA_VENDOR]];
puts [concat "OPENMP =" [get_parameter ENABLE_OPENMP]];
puts [concat "SYSTEM_UART_TYPE =" [get_parameter SYSTEM_UART_TYPE]];
puts [concat "CLOCK_PERIOD =" [get_parameter CLOCK_PERIOD]];
puts [concat "SYNTHESIS_CLOCK_PERIOD =" [get_parameter SYNTHESIS_CLOCK_PERIOD]];
puts [concat "LEGUP_DEFAULT_FIFO_DEPTH =" [get_parameter DEFAULT_FIFO_DEPTH]];
puts [concat "PROC_ARCH =" [get_parameter SYSTEM_PROCESSOR_ARCHITECTURE]];
puts [concat "LEGUP_CUSTOM_VHDL_FILES =" [get_custom_vhdl_files]];
puts [concat "USE_TOP_LEVEL_WRAPPER_FILE =" [get_parameter PRINT_TOPLEVEL_WRAPPER]];
puts [concat "SOURCE_TRANSFORM =" [get_parameter POINTSTO_ANALYZE_HW_ONLY]];
puts [concat "REPLICATE_RAMS =" [get_parameter REPLICATE_RAMS]];
puts [concat "USE_ACTGENO =" [get_actgeno_usage]];
puts [concat "CUSTOM_TOP_LEVEL =" [get_custom_top_level_module]];
exit; /dev/null -o /dev/null
Debug: MEMORY_BASE_ADDRESS = 
Debug: MEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: SYNTHESIS_TOP_MODULE_FILE = 
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = 
Debug: run() Caller Function: _call_dependency_handler():224
Debug: /home/parisa/legup/examples/scripts/utils/target_dependency/DependencyHandler hw part1
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-startup /dev/null -o /dev/null
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Mar 20 15:54:17 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Debug: run() Caller Function: _run_clang():223
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/clang -fno-exceptions -O3 sobel.cpp -emit-llvm -c -D__SYNTHESIS__ -D LEGUP_DEFAULT_FIFO_DEPTH=2 -m32 -I /usr/include/i386-linux-gnu -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -fno-builtin -I/home/parisa/legup/examples/lib/include -I/home/parisa/legup/smarthls-library -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -target i386-unknown-linux-gnu --gcc-toolchain=/home/parisa/legup/dependencies/gcc -fno-vectorize -fno-slp-vectorize -Werror=implicit-function-declaration -Wno-ignored-attributes -D_GLIBCXX_USE_CXX11_ABI=1 -g -mllvm -disable-llvm-optzns -o hls_output/.hls/sobel.bc
Debug: run() Caller Function: _frontend():284
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/llvm-link hls_output/.hls/sobel.bc -o hls_output/.hls/part1.00.0.first_link.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg -dataflow-split-bb -dataflow-exline-region hls_output/.hls/part1.00.0.first_link.bc -o hls_output/.hls/part1.00.1.exline_region.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -axi-interface -axi-gen-code-only hls_output/.hls/part1.00.1.exline_region.bc -o hls_output/.hls/part1.axi.00.prelto.1.bc
Debug: run() Caller Function: _run_opt_o3():213
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999 hls_output/.hls/part1.00.2.axi_slave_link.bc -o hls_output/.hls/part1.00.2.O3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -remove-debug-info hls_output/.hls/part1.00.2.O3.bc -o hls_output/.hls/part1.00.prelto.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -lower-bitcasted-function-calls -legup-preprocessing -legup-preprocess-thread-lib -legup-lower-thread-structs -always-inline -axi-interface -loop-rotate -legup-unroll -unroll-threads=1 -break-constgeps -legup-parallel-api -deadargelim hls_output/.hls/part1.00.prelto.1.bc -o hls_output/.hls/part1.01.parallel.bc
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -annotate-toplevel-ptrargs -ANALYZE_WHOLE_PROGRAM=1 -break-constgeps -lower-globals-to-arguments -std-link-opts -break-constgeps -loweratomic -legup-sc-parser hls_output/.hls/part1.01.parallel.bc -o hls_output/.hls/part1.02.preprocessing.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -removeswtestbench -globaldce -expand-struct-regs hls_output/.hls/part1.02.preprocessing.bc -o hls_output/.hls/part1.03.swremoved.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-code-support-checking hls_output/.hls/part1.03.swremoved.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -inline-global-apint-ctor -instcombine -simplifycfg -instcombine -extract-global-ap-int-initializer hls_output/.hls/part1.03.swremoved.bc -o hls_output/.hls/part1.04.ap_int_global_init.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= hls_output/.hls/part1.04.ap_int_global_init.bc -o hls_output/.hls/part1.05.mempromo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -legup-lower-sc hls_output/.hls/part1.05.mempromo.bc -o hls_output/.hls/part1.06.lower.int.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-lower-single-element-struct hls_output/.hls/part1.06.lower.int.bc -o hls_output/.hls/part1.07.lower.ap.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -data-pack -split-legup-force-reg hls_output/.hls/part1.07.lower.ap.bc -o hls_output/.hls/part1.08.lower.datapack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-fifos hls_output/.hls/part1.08.lower.datapack.bc -o hls_output/.hls/part1.09.lower.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basiccg -inline-cost -inline -globalopt -globaldce hls_output/.hls/part1.09.lower.fifo.bc -o hls_output/.hls/part1.10.lower.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.10.lower.bc -o hls_output/.hls/part1.11.stdlinkopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-compile-opts hls_output/.hls/part1.11.stdlinkopts.bc -o hls_output/.hls/part1.12.stdcompileopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.12.stdcompileopts.bc -o hls_output/.hls/part1.13.stdlinkopts2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-math-for-pipeline hls_output/.hls/part1.13.stdlinkopts2.bc -o hls_output/.hls/part1.14.lowermath.bc
Debug: run() Caller Function: _ir_transformations():534
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/llvm-link hls_output/.hls/part1.14.lowermath.bc /home/parisa/legup/examples/lib/llvm/libm_32.bc -o hls_output/.hls/part1.15.postlto.6.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-prelto -mp-preprocess hls_output/.hls/part1.15.postlto.6.bc -o hls_output/.hls/part1.16.legupprelto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce -std-link-opts -internalize hls_output/.hls/part1.16.legupprelto.bc -o hls_output/.hls/part1.17.postlto.8.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -frem-shrinking hls_output/.hls/part1.17.postlto.8.bc -o hls_output/.hls/part1.18.postlto.9.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-process-bw -legup-prop-bw hls_output/.hls/part1.18.postlto.9.bc -o hls_output/.hls/part1.19.ab.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -indvars2 -mem2reg -simplifycfg -loops -lcssa -loop-simplify -loop-rotate hls_output/.hls/part1.19.ab.bc -o hls_output/.hls/part1.20.looprotate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -replicate-functions hls_output/.hls/part1.20.looprotate.bc -o hls_output/.hls/part1.21.replicate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-inliner -always-inline hls_output/.hls/part1.21.replicate.bc -o hls_output/.hls/part1.22.inline.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce hls_output/.hls/part1.22.inline.1.bc -o hls_output/.hls/part1.23.inline.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -lcssa -rotation-max-header-size=1000 -loop-rotate -legup-unroll hls_output/.hls/part1.23.inline.bc -o hls_output/.hls/part1.24.unroll.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loops -lcssa -loop-simplify -indvars2 -legup-loop-nest-merge -simplifycfg -dce hls_output/.hls/part1.24.unroll.bc -o hls_output/.hls/part1.25.loop_nest_merged.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps hls_output/.hls/part1.25.loop_nest_merged.bc -o hls_output/.hls/part1.26.breakgeps.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -voidptr-argpromotion -dce -globaldce hls_output/.hls/part1.26.breakgeps.bc -o hls_output/.hls/part1.27.voidptr.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -resolve-bitcast -instcombine -std-link-opts -break-constgeps hls_output/.hls/part1.27.voidptr.bc -o hls_output/.hls/part1.28.voidptropt.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loop-simplify -indvars -mem-partition -instcombine -axi-interface -axi-rm-unused-mem-only -dce -deadargelim -dce -globaldce -break-constgeps hls_output/.hls/part1.28.voidptropt.bc -o hls_output/.hls/part1.29.mp.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -bit-pack-struct -byte-pack-struct -abi-pack-struct -llvm-pack-struct hls_output/.hls/part1.29.mp.bc -o hls_output/.hls/part1.30.pack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -break-constgeps -select-transform -mem2reg hls_output/.hls/part1.30.pack.bc -o hls_output/.hls/part1.31.memlowered.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-sc-fsm-generator -annotate-toplevel-ptrargs -annotate-noalias hls_output/.hls/part1.31.memlowered.bc -o hls_output/.hls/part1.32.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-handle-static-objects -dce hls_output/.hls/part1.32.fifo.bc -o hls_output/.hls/part1.33.static.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -mergereturn -legup-ga2l -dce -mem2reg hls_output/.hls/part1.33.static.bc -o hls_output/.hls/part1.34.ga2l.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -std-link-opts hls_output/.hls/part1.34.ga2l.bc -o hls_output/.hls/part1.36.postlto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-struct-support-checking hls_output/.hls/part1.36.postlto.bc -o hls_output/.hls/part1.37.check.struct.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-cleanup hls_output/.hls/part1.37.check.struct.bc -o hls_output/.hls/part1.38.cleanup.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -flatten-memory -dce -instcombine -licm -break-constgeps hls_output/.hls/part1.38.cleanup.bc -o hls_output/.hls/part1.39.flatten.memory.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-promote-ap -mem2reg -licm hls_output/.hls/part1.39.flatten.memory.bc -o hls_output/.hls/part1.40.promoted.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -loop-simplify -loop-rotate -indvars2 -instcombine -axi-initiator-fifo-creation -globaldce -mem2reg -deadargelim -extract-dataflow-loop -annotate-fifoarguments hls_output/.hls/part1.40.promoted.bc -o hls_output/.hls/part1.42.df.loop.extract.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-split-bb -dataflow-code-motion -always-inline -instcombine hls_output/.hls/part1.42.df.loop.extract.bc -o hls_output/.hls/part1.43.df.code.motion.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-arguments -deadargelim -globaldce hls_output/.hls/part1.43.df.code.motion.bc -o hls_output/.hls/part1.44.df.1.arg.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-fifo -mem2reg hls_output/.hls/part1.44.df.1.arg.bc -o hls_output/.hls/part1.45.df.2.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-pipo -resolve-bitcast -instcombine hls_output/.hls/part1.45.df.2.fifo.bc -o hls_output/.hls/part1.46.df.3.pipo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -gvn -legup-strength-reduction -legup-expr-tree-balance -legup-store-merge hls_output/.hls/part1.47.preifconv.1.bc -o hls_output/.hls/part1.48.preifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.48.preifconv.2.bc -o hls_output/.hls/part1.49.preifconv.3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-if-conversion hls_output/.hls/part1.49.preifconv.3.bc -o hls_output/.hls/part1.50.ifconv.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.50.ifconv.bc -o hls_output/.hls/part1.51.ifconv.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -enable-pre=false -enable-load-pre=false -loop-simplify -indvars2 -instcombine -gvn -legup-strength-reduction -rewrite-loop-init -constprop -early-cse -dce -annotate-fifoarguments hls_output/.hls/part1.51.ifconv.1.bc -o hls_output/.hls/part1.52.ifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-final-code-support-checking hls_output/.hls/part1.52.ifconv.2.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-reduce-latency -legup-reduce-latency-annotate-depth -fuse-ops -bit-manipulation -globaldce -adce -annotate-legup-force-reg hls_output/.hls/part1.52.ifconv.2.bc -o hls_output/.hls/part1.54.finaloptimizedir.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -restore-metadata -basicaa -loop-pipeline -function-pipeline hls_output/.hls/part1.54.finaloptimizedir.bc -o hls_output/.hls/part1.bc
Debug: run() Caller Function: _backend():1063
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-accelerator-driver -LEGUP_ACCELERATOR_FILENAME=part1 hls_output/.hls/part1.bc -o /dev/null
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 21 11:16:27 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Debug: run() Caller Function: get_user_makefile_variables():15
Debug: make export-user-makefile-variables AVOID_BASH=1 LEGUP_ROOT_DIR=/home/parisa/legup
Debug: NAME = part1
Debug: LOCAL_CONFIG = -legup-config=config.tcl
Debug: NO_INLINE = 
Debug: VHDL_WRAPPER_SIM = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: POST_SYNTH_SIM = 
Debug: PROGRAMMER_ID = 
Debug: BOARD_IP = 
Debug: QOR_TEST_NAME = part1
Debug: COMMIT_HASH = 
Debug: QOR_BUILD = 
Debug: QOR_BUILD_NAME = 
Debug: NO_OPT = 
Debug: MODELSIM_TOOL_PATH = 
Debug: MODELSIM_TOOL_PATH_OS_INDEP = 
Debug: LIBERO_TOOL_PATH = 
Debug: LIBERO_TOOL_PATH_OS_INDEP = 
Debug: SYNPLIFY_PATH = /home/shadjis/latest_linux_Libero_SoC/Libero/bin64/../../SynplifyPro/bin/
Debug: MEMORY_BASE_ADDRESSMEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: COMBINE_BB = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 10
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: TARGET_ARCH = 
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: SRCS = sobel.cpp  
Debug: RISCV_SRCS = sobel.cpp  
Debug: CFLAG = -D__SYNTHESIS__ -m32 -I /usr/include/i386-linux-gnu -D LEGUP_DEFAULT_FIFO_DEPTH=2 -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/ -fno-builtin -I /home/parisa/legup/examples/lib/include/ -I /home/parisa/legup/smarthls-library
Debug: CPP_FLAG = -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/
Debug: USER_CXX_FLAG = 
Debug: NO_STD_COMPILE_OPTS = 
Debug: USER_CXX_FLAG_RISCV = 
Debug: USER_LINK_FLAG = 
Debug: USER_LINK_FLAG_RISCV = 
Debug: LINK_ICICLE_LIBS = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_no_accel
Debug: LINK_ICICLE_LIBS_SOC = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_accel
Debug: LINK_FLAG_RISCV = 
Debug: PROGRAM_ARGUMENTS = 
Debug: UNROLL = 
Debug: USER_ENV_VARS = 
Debug: USER_ENV_VARS_RISCV = 
Debug: LLC_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1
Debug: OPT_O3_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999
Debug: OPT_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW=
Debug: NUM_LIBERO_PnR_PASSES = 25
Debug: BOARD_PATH = 
Debug: INPUT_FILES_RISCV = 
Debug: OUTPUT_FILES_RISCV = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: ACCELERATOR_NAME = sobel_filter
Debug: TEST_BENCH = 
Debug: CUSTOM_TEST_BENCH = 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-tcl-cmds puts [concat "MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_MEMORY_BASE_ADDRESS]];
puts [concat "MEMORY_SIZE =" [get_parameter SYSTEM_MEMORY_SIZE]];
puts [concat "MEMORY_WIDTH =" [get_parameter SYSTEM_MEMORY_WIDTH]];
puts [concat "MEMORY_SIM_INIT_FILE_NAME =" [get_parameter SYSTEM_MEMORY_SIM_INIT_FILE_NAME]];
puts [concat "DATA_MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_DATA_MEMORY_BASE_ADDRESS]];
puts [concat "OUTPUT_PATH =" [get_legup_output_path]];
puts [concat "CUSTOM_RTL_FUNCTIONS =" [atleast_one_custom_rtl]];
puts [concat "FPGA_BOARD =" [get_board]];
puts [concat "DEVICE_FAMILY =" [get_device_family]];
puts [concat "DEVICE =" [get_device]];
puts [concat "PROJECT =" [get_parameter SYSTEM_PROJECT_NAME]];
puts [concat "SYNTHESIS_TOP_MODULE_FILE =" [get_synthesis_top_module_file]];
puts [concat "FPGA_VENDOR =" [get_parameter FPGA_VENDOR]];
puts [concat "OPENMP =" [get_parameter ENABLE_OPENMP]];
puts [concat "SYSTEM_UART_TYPE =" [get_parameter SYSTEM_UART_TYPE]];
puts [concat "CLOCK_PERIOD =" [get_parameter CLOCK_PERIOD]];
puts [concat "SYNTHESIS_CLOCK_PERIOD =" [get_parameter SYNTHESIS_CLOCK_PERIOD]];
puts [concat "LEGUP_DEFAULT_FIFO_DEPTH =" [get_parameter DEFAULT_FIFO_DEPTH]];
puts [concat "PROC_ARCH =" [get_parameter SYSTEM_PROCESSOR_ARCHITECTURE]];
puts [concat "LEGUP_CUSTOM_VHDL_FILES =" [get_custom_vhdl_files]];
puts [concat "USE_TOP_LEVEL_WRAPPER_FILE =" [get_parameter PRINT_TOPLEVEL_WRAPPER]];
puts [concat "SOURCE_TRANSFORM =" [get_parameter POINTSTO_ANALYZE_HW_ONLY]];
puts [concat "REPLICATE_RAMS =" [get_parameter REPLICATE_RAMS]];
puts [concat "USE_ACTGENO =" [get_actgeno_usage]];
puts [concat "CUSTOM_TOP_LEVEL =" [get_custom_top_level_module]];
exit; /dev/null -o /dev/null
Debug: MEMORY_BASE_ADDRESS = 
Debug: MEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: SYNTHESIS_TOP_MODULE_FILE = 
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = 
Debug: run() Caller Function: _call_dependency_handler():224
Debug: /home/parisa/legup/examples/scripts/utils/target_dependency/DependencyHandler hw part1
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-startup /dev/null -o /dev/null
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 21 11:16:39 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Debug: run() Caller Function: _run_clang():223
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/clang -fno-exceptions -O3 sobel.cpp -emit-llvm -c -D__SYNTHESIS__ -D LEGUP_DEFAULT_FIFO_DEPTH=2 -m32 -I /usr/include/i386-linux-gnu -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -fno-builtin -I/home/parisa/legup/examples/lib/include -I/home/parisa/legup/smarthls-library -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -target i386-unknown-linux-gnu --gcc-toolchain=/home/parisa/legup/dependencies/gcc -fno-vectorize -fno-slp-vectorize -Werror=implicit-function-declaration -Wno-ignored-attributes -D_GLIBCXX_USE_CXX11_ABI=1 -g -mllvm -disable-llvm-optzns -o hls_output/.hls/sobel.bc
Debug: run() Caller Function: _frontend():284
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/llvm-link hls_output/.hls/sobel.bc -o hls_output/.hls/part1.00.0.first_link.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg -dataflow-split-bb -dataflow-exline-region hls_output/.hls/part1.00.0.first_link.bc -o hls_output/.hls/part1.00.1.exline_region.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -axi-interface -axi-gen-code-only hls_output/.hls/part1.00.1.exline_region.bc -o hls_output/.hls/part1.axi.00.prelto.1.bc
Debug: run() Caller Function: _run_opt_o3():213
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999 hls_output/.hls/part1.00.2.axi_slave_link.bc -o hls_output/.hls/part1.00.2.O3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -remove-debug-info hls_output/.hls/part1.00.2.O3.bc -o hls_output/.hls/part1.00.prelto.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -lower-bitcasted-function-calls -legup-preprocessing -legup-preprocess-thread-lib -legup-lower-thread-structs -always-inline -axi-interface -loop-rotate -legup-unroll -unroll-threads=1 -break-constgeps -legup-parallel-api -deadargelim hls_output/.hls/part1.00.prelto.1.bc -o hls_output/.hls/part1.01.parallel.bc
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -annotate-toplevel-ptrargs -ANALYZE_WHOLE_PROGRAM=1 -break-constgeps -lower-globals-to-arguments -std-link-opts -break-constgeps -loweratomic -legup-sc-parser hls_output/.hls/part1.01.parallel.bc -o hls_output/.hls/part1.02.preprocessing.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -removeswtestbench -globaldce -expand-struct-regs hls_output/.hls/part1.02.preprocessing.bc -o hls_output/.hls/part1.03.swremoved.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-code-support-checking hls_output/.hls/part1.03.swremoved.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -inline-global-apint-ctor -instcombine -simplifycfg -instcombine -extract-global-ap-int-initializer hls_output/.hls/part1.03.swremoved.bc -o hls_output/.hls/part1.04.ap_int_global_init.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= hls_output/.hls/part1.04.ap_int_global_init.bc -o hls_output/.hls/part1.05.mempromo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -legup-lower-sc hls_output/.hls/part1.05.mempromo.bc -o hls_output/.hls/part1.06.lower.int.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-lower-single-element-struct hls_output/.hls/part1.06.lower.int.bc -o hls_output/.hls/part1.07.lower.ap.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -data-pack -split-legup-force-reg hls_output/.hls/part1.07.lower.ap.bc -o hls_output/.hls/part1.08.lower.datapack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-fifos hls_output/.hls/part1.08.lower.datapack.bc -o hls_output/.hls/part1.09.lower.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basiccg -inline-cost -inline -globalopt -globaldce hls_output/.hls/part1.09.lower.fifo.bc -o hls_output/.hls/part1.10.lower.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.10.lower.bc -o hls_output/.hls/part1.11.stdlinkopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-compile-opts hls_output/.hls/part1.11.stdlinkopts.bc -o hls_output/.hls/part1.12.stdcompileopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.12.stdcompileopts.bc -o hls_output/.hls/part1.13.stdlinkopts2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-math-for-pipeline hls_output/.hls/part1.13.stdlinkopts2.bc -o hls_output/.hls/part1.14.lowermath.bc
Debug: run() Caller Function: _ir_transformations():534
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/llvm-link hls_output/.hls/part1.14.lowermath.bc /home/parisa/legup/examples/lib/llvm/libm_32.bc -o hls_output/.hls/part1.15.postlto.6.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-prelto -mp-preprocess hls_output/.hls/part1.15.postlto.6.bc -o hls_output/.hls/part1.16.legupprelto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce -std-link-opts -internalize hls_output/.hls/part1.16.legupprelto.bc -o hls_output/.hls/part1.17.postlto.8.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -frem-shrinking hls_output/.hls/part1.17.postlto.8.bc -o hls_output/.hls/part1.18.postlto.9.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-process-bw -legup-prop-bw hls_output/.hls/part1.18.postlto.9.bc -o hls_output/.hls/part1.19.ab.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -indvars2 -mem2reg -simplifycfg -loops -lcssa -loop-simplify -loop-rotate hls_output/.hls/part1.19.ab.bc -o hls_output/.hls/part1.20.looprotate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -replicate-functions hls_output/.hls/part1.20.looprotate.bc -o hls_output/.hls/part1.21.replicate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-inliner -always-inline hls_output/.hls/part1.21.replicate.bc -o hls_output/.hls/part1.22.inline.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce hls_output/.hls/part1.22.inline.1.bc -o hls_output/.hls/part1.23.inline.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -lcssa -rotation-max-header-size=1000 -loop-rotate -legup-unroll hls_output/.hls/part1.23.inline.bc -o hls_output/.hls/part1.24.unroll.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loops -lcssa -loop-simplify -indvars2 -legup-loop-nest-merge -simplifycfg -dce hls_output/.hls/part1.24.unroll.bc -o hls_output/.hls/part1.25.loop_nest_merged.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps hls_output/.hls/part1.25.loop_nest_merged.bc -o hls_output/.hls/part1.26.breakgeps.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -voidptr-argpromotion -dce -globaldce hls_output/.hls/part1.26.breakgeps.bc -o hls_output/.hls/part1.27.voidptr.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -resolve-bitcast -instcombine -std-link-opts -break-constgeps hls_output/.hls/part1.27.voidptr.bc -o hls_output/.hls/part1.28.voidptropt.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loop-simplify -indvars -mem-partition -instcombine -axi-interface -axi-rm-unused-mem-only -dce -deadargelim -dce -globaldce -break-constgeps hls_output/.hls/part1.28.voidptropt.bc -o hls_output/.hls/part1.29.mp.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -bit-pack-struct -byte-pack-struct -abi-pack-struct -llvm-pack-struct hls_output/.hls/part1.29.mp.bc -o hls_output/.hls/part1.30.pack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -break-constgeps -select-transform -mem2reg hls_output/.hls/part1.30.pack.bc -o hls_output/.hls/part1.31.memlowered.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-sc-fsm-generator -annotate-toplevel-ptrargs -annotate-noalias hls_output/.hls/part1.31.memlowered.bc -o hls_output/.hls/part1.32.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-handle-static-objects -dce hls_output/.hls/part1.32.fifo.bc -o hls_output/.hls/part1.33.static.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -mergereturn -legup-ga2l -dce -mem2reg hls_output/.hls/part1.33.static.bc -o hls_output/.hls/part1.34.ga2l.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -std-link-opts hls_output/.hls/part1.34.ga2l.bc -o hls_output/.hls/part1.36.postlto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-struct-support-checking hls_output/.hls/part1.36.postlto.bc -o hls_output/.hls/part1.37.check.struct.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-cleanup hls_output/.hls/part1.37.check.struct.bc -o hls_output/.hls/part1.38.cleanup.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -flatten-memory -dce -instcombine -licm -break-constgeps hls_output/.hls/part1.38.cleanup.bc -o hls_output/.hls/part1.39.flatten.memory.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-promote-ap -mem2reg -licm hls_output/.hls/part1.39.flatten.memory.bc -o hls_output/.hls/part1.40.promoted.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -loop-simplify -loop-rotate -indvars2 -instcombine -axi-initiator-fifo-creation -globaldce -mem2reg -deadargelim -extract-dataflow-loop -annotate-fifoarguments hls_output/.hls/part1.40.promoted.bc -o hls_output/.hls/part1.42.df.loop.extract.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-split-bb -dataflow-code-motion -always-inline -instcombine hls_output/.hls/part1.42.df.loop.extract.bc -o hls_output/.hls/part1.43.df.code.motion.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-arguments -deadargelim -globaldce hls_output/.hls/part1.43.df.code.motion.bc -o hls_output/.hls/part1.44.df.1.arg.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-fifo -mem2reg hls_output/.hls/part1.44.df.1.arg.bc -o hls_output/.hls/part1.45.df.2.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-pipo -resolve-bitcast -instcombine hls_output/.hls/part1.45.df.2.fifo.bc -o hls_output/.hls/part1.46.df.3.pipo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -gvn -legup-strength-reduction -legup-expr-tree-balance -legup-store-merge hls_output/.hls/part1.47.preifconv.1.bc -o hls_output/.hls/part1.48.preifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.48.preifconv.2.bc -o hls_output/.hls/part1.49.preifconv.3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-if-conversion hls_output/.hls/part1.49.preifconv.3.bc -o hls_output/.hls/part1.50.ifconv.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.50.ifconv.bc -o hls_output/.hls/part1.51.ifconv.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -enable-pre=false -enable-load-pre=false -loop-simplify -indvars2 -instcombine -gvn -legup-strength-reduction -rewrite-loop-init -constprop -early-cse -dce -annotate-fifoarguments hls_output/.hls/part1.51.ifconv.1.bc -o hls_output/.hls/part1.52.ifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-final-code-support-checking hls_output/.hls/part1.52.ifconv.2.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-reduce-latency -legup-reduce-latency-annotate-depth -fuse-ops -bit-manipulation -globaldce -adce -annotate-legup-force-reg hls_output/.hls/part1.52.ifconv.2.bc -o hls_output/.hls/part1.54.finaloptimizedir.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -restore-metadata -basicaa -loop-pipeline -function-pipeline hls_output/.hls/part1.54.finaloptimizedir.bc -o hls_output/.hls/part1.bc
Debug: run() Caller Function: _backend():1063
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-accelerator-driver -LEGUP_ACCELERATOR_FILENAME=part1 hls_output/.hls/part1.bc -o /dev/null
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 21 11:17:03 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 21 11:28:01 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
opt: /home/parisa/legup/llvm/include/llvm/PassAnalysisSupport.h:214: AnalysisType& llvm::Pass::getAnalysisID(llvm::AnalysisID) const [with AnalysisType = llvm::ScalarEvolution; llvm::AnalysisID = const void*]: Assertion `ResultPass && "getAnalysis*() called on an analysis that was not " "'required' by pass!"' failed.
0  opt             0x00000000012803a2
1  opt             0x000000000127fb64
2  libpthread.so.0 0x00007fc4e5997140
3  libc.so.6       0x00007fc4e4b542e7 gsignal + 55
4  libc.so.6       0x00007fc4e4b556c8 abort + 328
5  libc.so.6       0x00007fc4e4b4d406
6  libc.so.6       0x00007fc4e4b4d4b2
7  opt             0x000000000109426e
8  opt             0x0000000000c9aadf
9  opt             0x0000000000c9b07b
10 opt             0x0000000000c9a599
11 opt             0x0000000000434802
12 libc.so.6       0x00007fc4e4b40ac5 __libc_start_main + 245
13 opt             0x000000000049b4b4
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-trip-counts hls_output/.hls/part1.df.loop.extract.bc -o hls_output/.hls/part1..bc 
1.	Running pass 'Function Pass Manager' on module 'hls_output/.hls/part1.df.loop.extract.bc'.
2.	Running pass 'LegUp Generate Trip Counts' on function '@_Z12sobel_filterPA512_hS0_'

[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 21 11:29:33 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
opt: /home/parisa/legup/llvm/include/llvm/PassAnalysisSupport.h:214: AnalysisType& llvm::Pass::getAnalysisID(llvm::AnalysisID) const [with AnalysisType = llvm::ScalarEvolution; llvm::AnalysisID = const void*]: Assertion `ResultPass && "getAnalysis*() called on an analysis that was not " "'required' by pass!"' failed.
0  opt             0x00000000012803a2
1  opt             0x000000000127fb64
2  libpthread.so.0 0x00007f0b3078b140
3  libc.so.6       0x00007f0b2f9482e7 gsignal + 55
4  libc.so.6       0x00007f0b2f9496c8 abort + 328
5  libc.so.6       0x00007f0b2f941406
6  libc.so.6       0x00007f0b2f9414b2
7  opt             0x000000000109426e
8  opt             0x0000000000c9aadf
9  opt             0x0000000000c9b07b
10 opt             0x0000000000c9a599
11 opt             0x0000000000434802
12 libc.so.6       0x00007f0b2f934ac5 __libc_start_main + 245
13 opt             0x000000000049b4b4
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-trip-counts hls_output/.hls/part1.flatten.memory.bc -o hls_output/.hls/part1.generate.trip.counts.bc 
1.	Running pass 'Function Pass Manager' on module 'hls_output/.hls/part1.flatten.memory.bc'.
2.	Running pass 'LegUp Generate Trip Counts' on function '@_Z12sobel_filterPA512_hS0_'

[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 21 11:37:09 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
opt: /home/parisa/legup/llvm/include/llvm/PassAnalysisSupport.h:214: AnalysisType& llvm::Pass::getAnalysisID(llvm::AnalysisID) const [with AnalysisType = llvm::ScalarEvolution; llvm::AnalysisID = const void*]: Assertion `ResultPass && "getAnalysis*() called on an analysis that was not " "'required' by pass!"' failed.
0  opt             0x00000000012803a2
1  opt             0x000000000127fb64
2  libpthread.so.0 0x00007f701e313140
3  libc.so.6       0x00007f701d4d02e7 gsignal + 55
4  libc.so.6       0x00007f701d4d16c8 abort + 328
5  libc.so.6       0x00007f701d4c9406
6  libc.so.6       0x00007f701d4c94b2
7  opt             0x000000000109426e
8  opt             0x0000000000c9aadf
9  opt             0x0000000000c9b07b
10 opt             0x0000000000c9a599
11 opt             0x0000000000434802
12 libc.so.6       0x00007f701d4bcac5 __libc_start_main + 245
13 opt             0x000000000049b4b4
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-trip-counts hls_output/.hls/part1.flatten.memory.bc -o hls_output/.hls/part1.generate.trip.counts.bc 
1.	Running pass 'Function Pass Manager' on module 'hls_output/.hls/part1.flatten.memory.bc'.
2.	Running pass 'LegUp Generate Trip Counts' on function '@_Z12sobel_filterPA512_hS0_'

[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 21 11:40:43 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: 
      
      
      Generate Trip Counts is running!
      
      
      
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 21 14:19:39 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: 
      
      
      Generate Trip Counts is running!
      
      
      
opt: /home/parisa/legup/llvm/include/llvm/PassAnalysisSupport.h:214: AnalysisType& llvm::Pass::getAnalysisID(llvm::AnalysisID) const [with AnalysisType = llvm::ScalarEvolution; llvm::AnalysisID = const void*]: Assertion `ResultPass && "getAnalysis*() called on an analysis that was not " "'required' by pass!"' failed.
0  opt             0x0000000001280852
1  opt             0x0000000001280014
2  libpthread.so.0 0x00007f280edac140
3  libc.so.6       0x00007f280df692e7 gsignal + 55
4  libc.so.6       0x00007f280df6a6c8 abort + 328
5  libc.so.6       0x00007f280df62406
6  libc.so.6       0x00007f280df624b2
7  opt             0x00000000010944b6
8  opt             0x000000000090d6db
9  opt             0x0000000000c9aadf
10 opt             0x0000000000c9b07b
11 opt             0x0000000000c9a599
12 opt             0x0000000000434802
13 libc.so.6       0x00007f280df55ac5 __libc_start_main + 245
14 opt             0x000000000049b4b4
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-trip-counts hls_output/.hls/part1.flatten.memory.bc -o hls_output/.hls/part1.generate.trip.counts.bc 
1.	Running pass 'Function Pass Manager' on module 'hls_output/.hls/part1.flatten.memory.bc'.
2.	Running pass 'Loop Pass Manager' on function '@_Z12sobel_filterPA512_hS0_'
3.	Running pass 'LegUp Generate Trip Counts' on basic block '%for.body3'

[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 21 14:46:47 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: 
      
      
      Generate Trip Counts is running!
      
      
      
Info: 
      
      
      Generate Trip Counts is running!
      
      
      
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 21 14:56:11 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of:0
      
Info: Found trip count of:512
      
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 21 14:59:36 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of:510
      
Info: Found trip count of:510
      
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 21 15:15:50 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of:0
      
Info: Found trip count of:512
      
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 21 16:14:39 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 22 11:49:12 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 510
Info: Status of invariance: 1
Info: Found trip count of: 510
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 22 11:49:43 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 22 12:00:58 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 22 13:38:38 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Is innermost
Info: Loop takes: 0cycles to complete
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 22 15:06:23 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Is innermost
Info: Loop takes: 0cycles to complete
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 22 15:16:32 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Loop takes: 0cycles to complete
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Is innermost
Info: Loop takes: 0cycles to complete
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 22 15:20:48 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Loop takes: 0cycles to complete
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Is innermost
Info: Loop takes: 0cycles to complete
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 22 15:33:34 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 22 15:38:39 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
[1m[31mError: invalid input.
[39m[0m
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 22 15:39:57 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 23 10:06:45 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 23 10:08:43 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 23 10:08:57 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Debug: run() Caller Function: get_user_makefile_variables():15
Debug: make export-user-makefile-variables AVOID_BASH=1 LEGUP_ROOT_DIR=/home/parisa/legup
Debug: NAME = part1
Debug: LOCAL_CONFIG = -legup-config=config.tcl
Debug: NO_INLINE = 
Debug: VHDL_WRAPPER_SIM = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: POST_SYNTH_SIM = 
Debug: PROGRAMMER_ID = 
Debug: BOARD_IP = 
Debug: QOR_TEST_NAME = part1
Debug: COMMIT_HASH = 
Debug: QOR_BUILD = 
Debug: QOR_BUILD_NAME = 
Debug: NO_OPT = 
Debug: MODELSIM_TOOL_PATH = 
Debug: MODELSIM_TOOL_PATH_OS_INDEP = 
Debug: LIBERO_TOOL_PATH = 
Debug: LIBERO_TOOL_PATH_OS_INDEP = 
Debug: SYNPLIFY_PATH = /home/shadjis/latest_linux_Libero_SoC/Libero/bin64/../../SynplifyPro/bin/
Debug: MEMORY_BASE_ADDRESSMEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: COMBINE_BB = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 10
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: TARGET_ARCH = 
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: SRCS = sobel.cpp  
Debug: RISCV_SRCS = sobel.cpp  
Debug: CFLAG = -D__SYNTHESIS__ -m32 -I /usr/include/i386-linux-gnu -D LEGUP_DEFAULT_FIFO_DEPTH=2 -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/ -fno-builtin -I /home/parisa/legup/examples/lib/include/ -I /home/parisa/legup/smarthls-library
Debug: CPP_FLAG = -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/
Debug: USER_CXX_FLAG = 
Debug: NO_STD_COMPILE_OPTS = 
Debug: USER_CXX_FLAG_RISCV = 
Debug: USER_LINK_FLAG = 
Debug: USER_LINK_FLAG_RISCV = 
Debug: LINK_ICICLE_LIBS = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_no_accel
Debug: LINK_ICICLE_LIBS_SOC = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_accel
Debug: LINK_FLAG_RISCV = 
Debug: PROGRAM_ARGUMENTS = 
Debug: UNROLL = 
Debug: USER_ENV_VARS = 
Debug: USER_ENV_VARS_RISCV = 
Debug: LLC_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1
Debug: OPT_O3_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999
Debug: OPT_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW=
Debug: NUM_LIBERO_PnR_PASSES = 25
Debug: BOARD_PATH = 
Debug: INPUT_FILES_RISCV = 
Debug: OUTPUT_FILES_RISCV = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: ACCELERATOR_NAME = sobel_filter
Debug: TEST_BENCH = 
Debug: CUSTOM_TEST_BENCH = 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-tcl-cmds puts [concat "MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_MEMORY_BASE_ADDRESS]];
puts [concat "MEMORY_SIZE =" [get_parameter SYSTEM_MEMORY_SIZE]];
puts [concat "MEMORY_WIDTH =" [get_parameter SYSTEM_MEMORY_WIDTH]];
puts [concat "MEMORY_SIM_INIT_FILE_NAME =" [get_parameter SYSTEM_MEMORY_SIM_INIT_FILE_NAME]];
puts [concat "DATA_MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_DATA_MEMORY_BASE_ADDRESS]];
puts [concat "OUTPUT_PATH =" [get_legup_output_path]];
puts [concat "CUSTOM_RTL_FUNCTIONS =" [atleast_one_custom_rtl]];
puts [concat "FPGA_BOARD =" [get_board]];
puts [concat "DEVICE_FAMILY =" [get_device_family]];
puts [concat "DEVICE =" [get_device]];
puts [concat "PROJECT =" [get_parameter SYSTEM_PROJECT_NAME]];
puts [concat "SYNTHESIS_TOP_MODULE_FILE =" [get_synthesis_top_module_file]];
puts [concat "FPGA_VENDOR =" [get_parameter FPGA_VENDOR]];
puts [concat "OPENMP =" [get_parameter ENABLE_OPENMP]];
puts [concat "SYSTEM_UART_TYPE =" [get_parameter SYSTEM_UART_TYPE]];
puts [concat "CLOCK_PERIOD =" [get_parameter CLOCK_PERIOD]];
puts [concat "SYNTHESIS_CLOCK_PERIOD =" [get_parameter SYNTHESIS_CLOCK_PERIOD]];
puts [concat "LEGUP_DEFAULT_FIFO_DEPTH =" [get_parameter DEFAULT_FIFO_DEPTH]];
puts [concat "PROC_ARCH =" [get_parameter SYSTEM_PROCESSOR_ARCHITECTURE]];
puts [concat "LEGUP_CUSTOM_VHDL_FILES =" [get_custom_vhdl_files]];
puts [concat "USE_TOP_LEVEL_WRAPPER_FILE =" [get_parameter PRINT_TOPLEVEL_WRAPPER]];
puts [concat "SOURCE_TRANSFORM =" [get_parameter POINTSTO_ANALYZE_HW_ONLY]];
puts [concat "REPLICATE_RAMS =" [get_parameter REPLICATE_RAMS]];
puts [concat "USE_ACTGENO =" [get_actgeno_usage]];
puts [concat "CUSTOM_TOP_LEVEL =" [get_custom_top_level_module]];
exit; /dev/null -o /dev/null
Debug: MEMORY_BASE_ADDRESS = 
Debug: MEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: SYNTHESIS_TOP_MODULE_FILE = 
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = 
Debug: run() Caller Function: _call_dependency_handler():224
Debug: /home/parisa/legup/examples/scripts/utils/target_dependency/DependencyHandler hw part1
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-startup /dev/null -o /dev/null
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 23 10:15:24 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Debug: run() Caller Function: _run_clang():223
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/clang -fno-exceptions -O3 sobel.cpp -emit-llvm -c -D__SYNTHESIS__ -D LEGUP_DEFAULT_FIFO_DEPTH=2 -m32 -I /usr/include/i386-linux-gnu -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -fno-builtin -I/home/parisa/legup/examples/lib/include -I/home/parisa/legup/smarthls-library -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -target i386-unknown-linux-gnu --gcc-toolchain=/home/parisa/legup/dependencies/gcc -fno-vectorize -fno-slp-vectorize -Werror=implicit-function-declaration -Wno-ignored-attributes -D_GLIBCXX_USE_CXX11_ABI=1 -g -mllvm -disable-llvm-optzns -o hls_output/.hls/sobel.bc
Debug: run() Caller Function: _frontend():284
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/llvm-link hls_output/.hls/sobel.bc -o hls_output/.hls/part1.00.0.first_link.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg -dataflow-split-bb -dataflow-exline-region hls_output/.hls/part1.00.0.first_link.bc -o hls_output/.hls/part1.00.1.exline_region.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -axi-interface -axi-gen-code-only hls_output/.hls/part1.00.1.exline_region.bc -o hls_output/.hls/part1.axi.00.prelto.1.bc
Debug: run() Caller Function: _run_opt_o3():213
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999 hls_output/.hls/part1.00.2.axi_slave_link.bc -o hls_output/.hls/part1.00.2.O3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -remove-debug-info hls_output/.hls/part1.00.2.O3.bc -o hls_output/.hls/part1.00.prelto.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -lower-bitcasted-function-calls -legup-preprocessing -legup-preprocess-thread-lib -legup-lower-thread-structs -always-inline -axi-interface -loop-rotate -legup-unroll -unroll-threads=1 -break-constgeps -legup-parallel-api -deadargelim hls_output/.hls/part1.00.prelto.1.bc -o hls_output/.hls/part1.01.parallel.bc
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -annotate-toplevel-ptrargs -ANALYZE_WHOLE_PROGRAM=1 -break-constgeps -lower-globals-to-arguments -std-link-opts -break-constgeps -loweratomic -legup-sc-parser hls_output/.hls/part1.01.parallel.bc -o hls_output/.hls/part1.02.preprocessing.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -removeswtestbench -globaldce -expand-struct-regs hls_output/.hls/part1.02.preprocessing.bc -o hls_output/.hls/part1.03.swremoved.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-code-support-checking hls_output/.hls/part1.03.swremoved.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -inline-global-apint-ctor -instcombine -simplifycfg -instcombine -extract-global-ap-int-initializer hls_output/.hls/part1.03.swremoved.bc -o hls_output/.hls/part1.04.ap_int_global_init.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= hls_output/.hls/part1.04.ap_int_global_init.bc -o hls_output/.hls/part1.05.mempromo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -legup-lower-sc hls_output/.hls/part1.05.mempromo.bc -o hls_output/.hls/part1.06.lower.int.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-lower-single-element-struct hls_output/.hls/part1.06.lower.int.bc -o hls_output/.hls/part1.07.lower.ap.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -data-pack -split-legup-force-reg hls_output/.hls/part1.07.lower.ap.bc -o hls_output/.hls/part1.08.lower.datapack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-fifos hls_output/.hls/part1.08.lower.datapack.bc -o hls_output/.hls/part1.09.lower.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basiccg -inline-cost -inline -globalopt -globaldce hls_output/.hls/part1.09.lower.fifo.bc -o hls_output/.hls/part1.10.lower.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.10.lower.bc -o hls_output/.hls/part1.11.stdlinkopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-compile-opts hls_output/.hls/part1.11.stdlinkopts.bc -o hls_output/.hls/part1.12.stdcompileopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.12.stdcompileopts.bc -o hls_output/.hls/part1.13.stdlinkopts2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-math-for-pipeline hls_output/.hls/part1.13.stdlinkopts2.bc -o hls_output/.hls/part1.14.lowermath.bc
Debug: run() Caller Function: _ir_transformations():534
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/llvm-link hls_output/.hls/part1.14.lowermath.bc /home/parisa/legup/examples/lib/llvm/libm_32.bc -o hls_output/.hls/part1.15.postlto.6.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-prelto -mp-preprocess hls_output/.hls/part1.15.postlto.6.bc -o hls_output/.hls/part1.16.legupprelto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce -std-link-opts -internalize hls_output/.hls/part1.16.legupprelto.bc -o hls_output/.hls/part1.17.postlto.8.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -frem-shrinking hls_output/.hls/part1.17.postlto.8.bc -o hls_output/.hls/part1.18.postlto.9.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-process-bw -legup-prop-bw hls_output/.hls/part1.18.postlto.9.bc -o hls_output/.hls/part1.19.ab.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -indvars2 -mem2reg -simplifycfg -loops -lcssa -loop-simplify -loop-rotate hls_output/.hls/part1.19.ab.bc -o hls_output/.hls/part1.20.looprotate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -replicate-functions hls_output/.hls/part1.20.looprotate.bc -o hls_output/.hls/part1.21.replicate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-inliner -always-inline hls_output/.hls/part1.21.replicate.bc -o hls_output/.hls/part1.22.inline.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce hls_output/.hls/part1.22.inline.1.bc -o hls_output/.hls/part1.23.inline.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -lcssa -rotation-max-header-size=1000 -loop-rotate -legup-unroll hls_output/.hls/part1.23.inline.bc -o hls_output/.hls/part1.24.unroll.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loops -lcssa -loop-simplify -indvars2 -legup-loop-nest-merge -simplifycfg -dce hls_output/.hls/part1.24.unroll.bc -o hls_output/.hls/part1.25.loop_nest_merged.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps hls_output/.hls/part1.25.loop_nest_merged.bc -o hls_output/.hls/part1.26.breakgeps.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -voidptr-argpromotion -dce -globaldce hls_output/.hls/part1.26.breakgeps.bc -o hls_output/.hls/part1.27.voidptr.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -resolve-bitcast -instcombine -std-link-opts -break-constgeps hls_output/.hls/part1.27.voidptr.bc -o hls_output/.hls/part1.28.voidptropt.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loop-simplify -indvars -mem-partition -instcombine -axi-interface -axi-rm-unused-mem-only -dce -deadargelim -dce -globaldce -break-constgeps hls_output/.hls/part1.28.voidptropt.bc -o hls_output/.hls/part1.29.mp.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -bit-pack-struct -byte-pack-struct -abi-pack-struct -llvm-pack-struct hls_output/.hls/part1.29.mp.bc -o hls_output/.hls/part1.30.pack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -break-constgeps -select-transform -mem2reg hls_output/.hls/part1.30.pack.bc -o hls_output/.hls/part1.31.memlowered.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-sc-fsm-generator -annotate-toplevel-ptrargs -annotate-noalias hls_output/.hls/part1.31.memlowered.bc -o hls_output/.hls/part1.32.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-handle-static-objects -dce hls_output/.hls/part1.32.fifo.bc -o hls_output/.hls/part1.33.static.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -mergereturn -legup-ga2l -dce -mem2reg hls_output/.hls/part1.33.static.bc -o hls_output/.hls/part1.34.ga2l.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -std-link-opts hls_output/.hls/part1.34.ga2l.bc -o hls_output/.hls/part1.36.postlto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-struct-support-checking hls_output/.hls/part1.36.postlto.bc -o hls_output/.hls/part1.37.check.struct.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-cleanup hls_output/.hls/part1.37.check.struct.bc -o hls_output/.hls/part1.38.cleanup.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -flatten-memory -dce -instcombine -licm -break-constgeps hls_output/.hls/part1.38.cleanup.bc -o hls_output/.hls/part1.39.flatten.memory.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-trip-counts hls_output/.hls/part1.39.flatten.memory.bc -o hls_output/.hls/part1.40.generate.trip.counts.bc
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-promote-ap -mem2reg -licm hls_output/.hls/part1.40.generate.trip.counts.bc -o hls_output/.hls/part1.41.promoted.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -loop-simplify -loop-rotate -indvars2 -instcombine -axi-initiator-fifo-creation -globaldce -mem2reg -deadargelim -extract-dataflow-loop -annotate-fifoarguments hls_output/.hls/part1.41.promoted.bc -o hls_output/.hls/part1.43.df.loop.extract.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-split-bb -dataflow-code-motion -always-inline -instcombine hls_output/.hls/part1.43.df.loop.extract.bc -o hls_output/.hls/part1.44.df.code.motion.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-arguments -deadargelim -globaldce hls_output/.hls/part1.44.df.code.motion.bc -o hls_output/.hls/part1.45.df.1.arg.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-fifo -mem2reg hls_output/.hls/part1.45.df.1.arg.bc -o hls_output/.hls/part1.46.df.2.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-pipo -resolve-bitcast -instcombine hls_output/.hls/part1.46.df.2.fifo.bc -o hls_output/.hls/part1.47.df.3.pipo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -gvn -legup-strength-reduction -legup-expr-tree-balance -legup-store-merge hls_output/.hls/part1.48.preifconv.1.bc -o hls_output/.hls/part1.49.preifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.49.preifconv.2.bc -o hls_output/.hls/part1.50.preifconv.3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-if-conversion hls_output/.hls/part1.50.preifconv.3.bc -o hls_output/.hls/part1.51.ifconv.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.51.ifconv.bc -o hls_output/.hls/part1.52.ifconv.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -enable-pre=false -enable-load-pre=false -loop-simplify -indvars2 -instcombine -gvn -legup-strength-reduction -rewrite-loop-init -constprop -early-cse -dce -annotate-fifoarguments hls_output/.hls/part1.52.ifconv.1.bc -o hls_output/.hls/part1.53.ifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-final-code-support-checking hls_output/.hls/part1.53.ifconv.2.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-reduce-latency -legup-reduce-latency-annotate-depth -fuse-ops -bit-manipulation -globaldce -adce -annotate-legup-force-reg hls_output/.hls/part1.53.ifconv.2.bc -o hls_output/.hls/part1.55.finaloptimizedir.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -restore-metadata -basicaa -loop-pipeline -function-pipeline hls_output/.hls/part1.55.finaloptimizedir.bc -o hls_output/.hls/part1.bc
Debug: run() Caller Function: _backend():1070
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-accelerator-driver -LEGUP_ACCELERATOR_FILENAME=part1 hls_output/.hls/part1.bc -o /dev/null
Debug: run() Caller Function: get_user_makefile_variables():15
Debug: make export-user-makefile-variables AVOID_BASH=1 LEGUP_ROOT_DIR=/home/parisa/legup
Debug: NAME = part1
Debug: LOCAL_CONFIG = -legup-config=config.tcl
Debug: NO_INLINE = 
Debug: VHDL_WRAPPER_SIM = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: POST_SYNTH_SIM = 
Debug: PROGRAMMER_ID = 
Debug: BOARD_IP = 
Debug: QOR_TEST_NAME = part1
Debug: COMMIT_HASH = 
Debug: QOR_BUILD = 
Debug: QOR_BUILD_NAME = 
Debug: NO_OPT = 
Debug: MODELSIM_TOOL_PATH = 
Debug: MODELSIM_TOOL_PATH_OS_INDEP = 
Debug: LIBERO_TOOL_PATH = 
Debug: LIBERO_TOOL_PATH_OS_INDEP = 
Debug: SYNPLIFY_PATH = /home/shadjis/latest_linux_Libero_SoC/Libero/bin64/../../SynplifyPro/bin/
Debug: MEMORY_BASE_ADDRESSMEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: COMBINE_BB = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 10
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: TARGET_ARCH = 
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: SRCS = sobel.cpp  
Debug: RISCV_SRCS = sobel.cpp  
Debug: CFLAG = -D__SYNTHESIS__ -m32 -I /usr/include/i386-linux-gnu -D LEGUP_DEFAULT_FIFO_DEPTH=2 -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/ -fno-builtin -I /home/parisa/legup/examples/lib/include/ -I /home/parisa/legup/smarthls-library
Debug: CPP_FLAG = -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/
Debug: USER_CXX_FLAG = 
Debug: NO_STD_COMPILE_OPTS = 
Debug: USER_CXX_FLAG_RISCV = 
Debug: USER_LINK_FLAG = 
Debug: USER_LINK_FLAG_RISCV = 
Debug: LINK_ICICLE_LIBS = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_no_accel
Debug: LINK_ICICLE_LIBS_SOC = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_accel
Debug: LINK_FLAG_RISCV = 
Debug: PROGRAM_ARGUMENTS = 
Debug: UNROLL = 
Debug: USER_ENV_VARS = 
Debug: USER_ENV_VARS_RISCV = 
Debug: LLC_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1
Debug: OPT_O3_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999
Debug: OPT_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW=
Debug: NUM_LIBERO_PnR_PASSES = 25
Debug: BOARD_PATH = 
Debug: INPUT_FILES_RISCV = 
Debug: OUTPUT_FILES_RISCV = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: ACCELERATOR_NAME = sobel_filter
Debug: TEST_BENCH = 
Debug: CUSTOM_TEST_BENCH = 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-tcl-cmds puts [concat "MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_MEMORY_BASE_ADDRESS]];
puts [concat "MEMORY_SIZE =" [get_parameter SYSTEM_MEMORY_SIZE]];
puts [concat "MEMORY_WIDTH =" [get_parameter SYSTEM_MEMORY_WIDTH]];
puts [concat "MEMORY_SIM_INIT_FILE_NAME =" [get_parameter SYSTEM_MEMORY_SIM_INIT_FILE_NAME]];
puts [concat "DATA_MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_DATA_MEMORY_BASE_ADDRESS]];
puts [concat "OUTPUT_PATH =" [get_legup_output_path]];
puts [concat "CUSTOM_RTL_FUNCTIONS =" [atleast_one_custom_rtl]];
puts [concat "FPGA_BOARD =" [get_board]];
puts [concat "DEVICE_FAMILY =" [get_device_family]];
puts [concat "DEVICE =" [get_device]];
puts [concat "PROJECT =" [get_parameter SYSTEM_PROJECT_NAME]];
puts [concat "SYNTHESIS_TOP_MODULE_FILE =" [get_synthesis_top_module_file]];
puts [concat "FPGA_VENDOR =" [get_parameter FPGA_VENDOR]];
puts [concat "OPENMP =" [get_parameter ENABLE_OPENMP]];
puts [concat "SYSTEM_UART_TYPE =" [get_parameter SYSTEM_UART_TYPE]];
puts [concat "CLOCK_PERIOD =" [get_parameter CLOCK_PERIOD]];
puts [concat "SYNTHESIS_CLOCK_PERIOD =" [get_parameter SYNTHESIS_CLOCK_PERIOD]];
puts [concat "LEGUP_DEFAULT_FIFO_DEPTH =" [get_parameter DEFAULT_FIFO_DEPTH]];
puts [concat "PROC_ARCH =" [get_parameter SYSTEM_PROCESSOR_ARCHITECTURE]];
puts [concat "LEGUP_CUSTOM_VHDL_FILES =" [get_custom_vhdl_files]];
puts [concat "USE_TOP_LEVEL_WRAPPER_FILE =" [get_parameter PRINT_TOPLEVEL_WRAPPER]];
puts [concat "SOURCE_TRANSFORM =" [get_parameter POINTSTO_ANALYZE_HW_ONLY]];
puts [concat "REPLICATE_RAMS =" [get_parameter REPLICATE_RAMS]];
puts [concat "USE_ACTGENO =" [get_actgeno_usage]];
puts [concat "CUSTOM_TOP_LEVEL =" [get_custom_top_level_module]];
exit; /dev/null -o /dev/null
Debug: MEMORY_BASE_ADDRESS = 
Debug: MEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: SYNTHESIS_TOP_MODULE_FILE = 
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = 
Debug: run() Caller Function: _call_dependency_handler():224
Debug: /home/parisa/legup/examples/scripts/utils/target_dependency/DependencyHandler hw part1
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-startup /dev/null -o /dev/null
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 23 10:15:58 2023
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Debug: run() Caller Function: _run_clang():223
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/clang -fno-exceptions -O3 sobel.cpp -emit-llvm -c -D__SYNTHESIS__ -D LEGUP_DEFAULT_FIFO_DEPTH=2 -m32 -I /usr/include/i386-linux-gnu -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -fno-builtin -I/home/parisa/legup/examples/lib/include -I/home/parisa/legup/smarthls-library -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -target i386-unknown-linux-gnu --gcc-toolchain=/home/parisa/legup/dependencies/gcc -fno-vectorize -fno-slp-vectorize -Werror=implicit-function-declaration -Wno-ignored-attributes -D_GLIBCXX_USE_CXX11_ABI=1 -g -mllvm -disable-llvm-optzns -o hls_output/.hls/sobel.bc
Debug: run() Caller Function: _frontend():284
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/llvm-link hls_output/.hls/sobel.bc -o hls_output/.hls/part1.00.0.first_link.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg -dataflow-split-bb -dataflow-exline-region hls_output/.hls/part1.00.0.first_link.bc -o hls_output/.hls/part1.00.1.exline_region.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -axi-interface -axi-gen-code-only hls_output/.hls/part1.00.1.exline_region.bc -o hls_output/.hls/part1.axi.00.prelto.1.bc
Debug: run() Caller Function: _run_opt_o3():213
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999 hls_output/.hls/part1.00.2.axi_slave_link.bc -o hls_output/.hls/part1.00.2.O3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -remove-debug-info hls_output/.hls/part1.00.2.O3.bc -o hls_output/.hls/part1.00.prelto.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -lower-bitcasted-function-calls -legup-preprocessing -legup-preprocess-thread-lib -legup-lower-thread-structs -always-inline -axi-interface -loop-rotate -legup-unroll -unroll-threads=1 -break-constgeps -legup-parallel-api -deadargelim hls_output/.hls/part1.00.prelto.1.bc -o hls_output/.hls/part1.01.parallel.bc
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -annotate-toplevel-ptrargs -ANALYZE_WHOLE_PROGRAM=1 -break-constgeps -lower-globals-to-arguments -std-link-opts -break-constgeps -loweratomic -legup-sc-parser hls_output/.hls/part1.01.parallel.bc -o hls_output/.hls/part1.02.preprocessing.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -removeswtestbench -globaldce -expand-struct-regs hls_output/.hls/part1.02.preprocessing.bc -o hls_output/.hls/part1.03.swremoved.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-code-support-checking hls_output/.hls/part1.03.swremoved.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -inline-global-apint-ctor -instcombine -simplifycfg -instcombine -extract-global-ap-int-initializer hls_output/.hls/part1.03.swremoved.bc -o hls_output/.hls/part1.04.ap_int_global_init.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= hls_output/.hls/part1.04.ap_int_global_init.bc -o hls_output/.hls/part1.05.mempromo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -legup-lower-sc hls_output/.hls/part1.05.mempromo.bc -o hls_output/.hls/part1.06.lower.int.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-lower-single-element-struct hls_output/.hls/part1.06.lower.int.bc -o hls_output/.hls/part1.07.lower.ap.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -data-pack -split-legup-force-reg hls_output/.hls/part1.07.lower.ap.bc -o hls_output/.hls/part1.08.lower.datapack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-fifos hls_output/.hls/part1.08.lower.datapack.bc -o hls_output/.hls/part1.09.lower.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basiccg -inline-cost -inline -globalopt -globaldce hls_output/.hls/part1.09.lower.fifo.bc -o hls_output/.hls/part1.10.lower.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.10.lower.bc -o hls_output/.hls/part1.11.stdlinkopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-compile-opts hls_output/.hls/part1.11.stdlinkopts.bc -o hls_output/.hls/part1.12.stdcompileopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.12.stdcompileopts.bc -o hls_output/.hls/part1.13.stdlinkopts2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-math-for-pipeline hls_output/.hls/part1.13.stdlinkopts2.bc -o hls_output/.hls/part1.14.lowermath.bc
Debug: run() Caller Function: _ir_transformations():534
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/llvm-link hls_output/.hls/part1.14.lowermath.bc /home/parisa/legup/examples/lib/llvm/libm_32.bc -o hls_output/.hls/part1.15.postlto.6.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-prelto -mp-preprocess hls_output/.hls/part1.15.postlto.6.bc -o hls_output/.hls/part1.16.legupprelto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce -std-link-opts -internalize hls_output/.hls/part1.16.legupprelto.bc -o hls_output/.hls/part1.17.postlto.8.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -frem-shrinking hls_output/.hls/part1.17.postlto.8.bc -o hls_output/.hls/part1.18.postlto.9.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-process-bw -legup-prop-bw hls_output/.hls/part1.18.postlto.9.bc -o hls_output/.hls/part1.19.ab.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -indvars2 -mem2reg -simplifycfg -loops -lcssa -loop-simplify -loop-rotate hls_output/.hls/part1.19.ab.bc -o hls_output/.hls/part1.20.looprotate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -replicate-functions hls_output/.hls/part1.20.looprotate.bc -o hls_output/.hls/part1.21.replicate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-inliner -always-inline hls_output/.hls/part1.21.replicate.bc -o hls_output/.hls/part1.22.inline.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce hls_output/.hls/part1.22.inline.1.bc -o hls_output/.hls/part1.23.inline.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -lcssa -rotation-max-header-size=1000 -loop-rotate -legup-unroll hls_output/.hls/part1.23.inline.bc -o hls_output/.hls/part1.24.unroll.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loops -lcssa -loop-simplify -indvars2 -legup-loop-nest-merge -simplifycfg -dce hls_output/.hls/part1.24.unroll.bc -o hls_output/.hls/part1.25.loop_nest_merged.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps hls_output/.hls/part1.25.loop_nest_merged.bc -o hls_output/.hls/part1.26.breakgeps.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -voidptr-argpromotion -dce -globaldce hls_output/.hls/part1.26.breakgeps.bc -o hls_output/.hls/part1.27.voidptr.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -resolve-bitcast -instcombine -std-link-opts -break-constgeps hls_output/.hls/part1.27.voidptr.bc -o hls_output/.hls/part1.28.voidptropt.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loop-simplify -indvars -mem-partition -instcombine -axi-interface -axi-rm-unused-mem-only -dce -deadargelim -dce -globaldce -break-constgeps hls_output/.hls/part1.28.voidptropt.bc -o hls_output/.hls/part1.29.mp.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -bit-pack-struct -byte-pack-struct -abi-pack-struct -llvm-pack-struct hls_output/.hls/part1.29.mp.bc -o hls_output/.hls/part1.30.pack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -break-constgeps -select-transform -mem2reg hls_output/.hls/part1.30.pack.bc -o hls_output/.hls/part1.31.memlowered.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-sc-fsm-generator -annotate-toplevel-ptrargs -annotate-noalias hls_output/.hls/part1.31.memlowered.bc -o hls_output/.hls/part1.32.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-handle-static-objects -dce hls_output/.hls/part1.32.fifo.bc -o hls_output/.hls/part1.33.static.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -mergereturn -legup-ga2l -dce -mem2reg hls_output/.hls/part1.33.static.bc -o hls_output/.hls/part1.34.ga2l.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -std-link-opts hls_output/.hls/part1.34.ga2l.bc -o hls_output/.hls/part1.36.postlto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-struct-support-checking hls_output/.hls/part1.36.postlto.bc -o hls_output/.hls/part1.37.check.struct.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-cleanup hls_output/.hls/part1.37.check.struct.bc -o hls_output/.hls/part1.38.cleanup.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -flatten-memory -dce -instcombine -licm -break-constgeps hls_output/.hls/part1.38.cleanup.bc -o hls_output/.hls/part1.39.flatten.memory.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-trip-counts hls_output/.hls/part1.39.flatten.memory.bc -o hls_output/.hls/part1.40.generate.trip.counts.bc
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-promote-ap -mem2reg -licm hls_output/.hls/part1.40.generate.trip.counts.bc -o hls_output/.hls/part1.41.promoted.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -loop-simplify -loop-rotate -indvars2 -instcombine -axi-initiator-fifo-creation -globaldce -mem2reg -deadargelim -extract-dataflow-loop -annotate-fifoarguments hls_output/.hls/part1.41.promoted.bc -o hls_output/.hls/part1.43.df.loop.extract.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-split-bb -dataflow-code-motion -always-inline -instcombine hls_output/.hls/part1.43.df.loop.extract.bc -o hls_output/.hls/part1.44.df.code.motion.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-arguments -deadargelim -globaldce hls_output/.hls/part1.44.df.code.motion.bc -o hls_output/.hls/part1.45.df.1.arg.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-fifo -mem2reg hls_output/.hls/part1.45.df.1.arg.bc -o hls_output/.hls/part1.46.df.2.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-pipo -resolve-bitcast -instcombine hls_output/.hls/part1.46.df.2.fifo.bc -o hls_output/.hls/part1.47.df.3.pipo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -gvn -legup-strength-reduction -legup-expr-tree-balance -legup-store-merge hls_output/.hls/part1.48.preifconv.1.bc -o hls_output/.hls/part1.49.preifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.49.preifconv.2.bc -o hls_output/.hls/part1.50.preifconv.3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-if-conversion hls_output/.hls/part1.50.preifconv.3.bc -o hls_output/.hls/part1.51.ifconv.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.51.ifconv.bc -o hls_output/.hls/part1.52.ifconv.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -enable-pre=false -enable-load-pre=false -loop-simplify -indvars2 -instcombine -gvn -legup-strength-reduction -rewrite-loop-init -constprop -early-cse -dce -annotate-fifoarguments hls_output/.hls/part1.52.ifconv.1.bc -o hls_output/.hls/part1.53.ifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-final-code-support-checking hls_output/.hls/part1.53.ifconv.2.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-reduce-latency -legup-reduce-latency-annotate-depth -fuse-ops -bit-manipulation -globaldce -adce -annotate-legup-force-reg hls_output/.hls/part1.53.ifconv.2.bc -o hls_output/.hls/part1.55.finaloptimizedir.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -restore-metadata -basicaa -loop-pipeline -function-pipeline hls_output/.hls/part1.55.finaloptimizedir.bc -o hls_output/.hls/part1.bc
Debug: run() Caller Function: _backend():1070
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Release+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-accelerator-driver -LEGUP_ACCELERATOR_FILENAME=part1 hls_output/.hls/part1.bc -o /dev/null
Debug: run() Caller Function: get_user_makefile_variables():15
Debug: make export-user-makefile-variables AVOID_BASH=1 LEGUP_ROOT_DIR=/home/parisa/legup
Debug: NAME = part1
Debug: LOCAL_CONFIG = -legup-config=config.tcl
Debug: NO_INLINE = 
Debug: VHDL_WRAPPER_SIM = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: POST_SYNTH_SIM = 
Debug: PROGRAMMER_ID = 
Debug: BOARD_IP = 
Debug: QOR_TEST_NAME = part1
Debug: COMMIT_HASH = 
Debug: QOR_BUILD = 
Debug: QOR_BUILD_NAME = 
Debug: NO_OPT = 
Debug: MODELSIM_TOOL_PATH = 
Debug: MODELSIM_TOOL_PATH_OS_INDEP = 
Debug: LIBERO_TOOL_PATH = 
Debug: LIBERO_TOOL_PATH_OS_INDEP = 
Debug: SYNPLIFY_PATH = /home/shadjis/latest_linux_Libero_SoC/Libero/bin64/../../SynplifyPro/bin/
Debug: MEMORY_BASE_ADDRESSMEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: COMBINE_BB = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 10
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: TARGET_ARCH = 
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: SRCS = sobel.cpp  
Debug: RISCV_SRCS = sobel.cpp  
Debug: CFLAG = -D__SYNTHESIS__ -m32 -I /usr/include/i386-linux-gnu -D LEGUP_DEFAULT_FIFO_DEPTH=2 -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/ -fno-builtin -I /home/parisa/legup/examples/lib/include/ -I /home/parisa/legup/smarthls-library
Debug: CPP_FLAG = -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/
Debug: USER_CXX_FLAG = 
Debug: NO_STD_COMPILE_OPTS = 
Debug: USER_CXX_FLAG_RISCV = 
Debug: USER_LINK_FLAG = 
Debug: USER_LINK_FLAG_RISCV = 
Debug: LINK_ICICLE_LIBS = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_no_accel
Debug: LINK_ICICLE_LIBS_SOC = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_accel
Debug: LINK_FLAG_RISCV = 
Debug: PROGRAM_ARGUMENTS = 
Debug: UNROLL = 
Debug: USER_ENV_VARS = 
Debug: USER_ENV_VARS_RISCV = 
Debug: LLC_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1
Debug: OPT_O3_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999
Debug: OPT_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW=
Debug: NUM_LIBERO_PnR_PASSES = 25
Debug: BOARD_PATH = 
Debug: INPUT_FILES_RISCV = 
Debug: OUTPUT_FILES_RISCV = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: ACCELERATOR_NAME = sobel_filter
Debug: TEST_BENCH = 
Debug: CUSTOM_TEST_BENCH = 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-tcl-cmds puts [concat "MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_MEMORY_BASE_ADDRESS]];
puts [concat "MEMORY_SIZE =" [get_parameter SYSTEM_MEMORY_SIZE]];
puts [concat "MEMORY_WIDTH =" [get_parameter SYSTEM_MEMORY_WIDTH]];
puts [concat "MEMORY_SIM_INIT_FILE_NAME =" [get_parameter SYSTEM_MEMORY_SIM_INIT_FILE_NAME]];
puts [concat "DATA_MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_DATA_MEMORY_BASE_ADDRESS]];
puts [concat "OUTPUT_PATH =" [get_legup_output_path]];
puts [concat "CUSTOM_RTL_FUNCTIONS =" [atleast_one_custom_rtl]];
puts [concat "FPGA_BOARD =" [get_board]];
puts [concat "DEVICE_FAMILY =" [get_device_family]];
puts [concat "DEVICE =" [get_device]];
puts [concat "PROJECT =" [get_parameter SYSTEM_PROJECT_NAME]];
puts [concat "SYNTHESIS_TOP_MODULE_FILE =" [get_synthesis_top_module_file]];
puts [concat "FPGA_VENDOR =" [get_parameter FPGA_VENDOR]];
puts [concat "OPENMP =" [get_parameter ENABLE_OPENMP]];
puts [concat "SYSTEM_UART_TYPE =" [get_parameter SYSTEM_UART_TYPE]];
puts [concat "CLOCK_PERIOD =" [get_parameter CLOCK_PERIOD]];
puts [concat "SYNTHESIS_CLOCK_PERIOD =" [get_parameter SYNTHESIS_CLOCK_PERIOD]];
puts [concat "LEGUP_DEFAULT_FIFO_DEPTH =" [get_parameter DEFAULT_FIFO_DEPTH]];
puts [concat "PROC_ARCH =" [get_parameter SYSTEM_PROCESSOR_ARCHITECTURE]];
puts [concat "LEGUP_CUSTOM_VHDL_FILES =" [get_custom_vhdl_files]];
puts [concat "USE_TOP_LEVEL_WRAPPER_FILE =" [get_parameter PRINT_TOPLEVEL_WRAPPER]];
puts [concat "SOURCE_TRANSFORM =" [get_parameter POINTSTO_ANALYZE_HW_ONLY]];
puts [concat "REPLICATE_RAMS =" [get_parameter REPLICATE_RAMS]];
puts [concat "USE_ACTGENO =" [get_actgeno_usage]];
puts [concat "CUSTOM_TOP_LEVEL =" [get_custom_top_level_module]];
exit; /dev/null -o /dev/null
Debug: MEMORY_BASE_ADDRESS = 
Debug: MEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: SYNTHESIS_TOP_MODULE_FILE = 
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = 
Debug: run() Caller Function: _call_dependency_handler():224
Debug: /home/parisa/legup/examples/scripts/utils/target_dependency/DependencyHandler hw part1
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Error: SmartHLS execution interrupted by user!
Debug: run() Caller Function: get_user_makefile_variables():15
Debug: make export-user-makefile-variables AVOID_BASH=1 LEGUP_ROOT_DIR=/home/parisa/legup
Debug: NAME = part1
Debug: LOCAL_CONFIG = -legup-config=config.tcl
Debug: NO_INLINE = 
Debug: VHDL_WRAPPER_SIM = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: POST_SYNTH_SIM = 
Debug: PROGRAMMER_ID = 
Debug: BOARD_IP = 
Debug: QOR_TEST_NAME = part1
Debug: COMMIT_HASH = 
Debug: QOR_BUILD = 
Debug: QOR_BUILD_NAME = 
Debug: NO_OPT = 
Debug: MODELSIM_TOOL_PATH = 
Debug: MODELSIM_TOOL_PATH_OS_INDEP = 
Debug: LIBERO_TOOL_PATH = 
Debug: LIBERO_TOOL_PATH_OS_INDEP = 
Debug: SYNPLIFY_PATH = /home/shadjis/latest_linux_Libero_SoC/Libero/bin64/../../SynplifyPro/bin/
Debug: MEMORY_BASE_ADDRESSMEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: COMBINE_BB = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 10
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: TARGET_ARCH = 
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: SRCS = sobel.cpp  
Debug: RISCV_SRCS = sobel.cpp  
Debug: CFLAG = -D__SYNTHESIS__ -m32 -I /usr/include/i386-linux-gnu -D LEGUP_DEFAULT_FIFO_DEPTH=2 -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/ -fno-builtin -I /home/parisa/legup/examples/lib/include/ -I /home/parisa/legup/smarthls-library
Debug: CPP_FLAG = -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/
Debug: USER_CXX_FLAG = 
Debug: NO_STD_COMPILE_OPTS = 
Debug: USER_CXX_FLAG_RISCV = 
Debug: USER_LINK_FLAG = 
Debug: USER_LINK_FLAG_RISCV = 
Debug: LINK_ICICLE_LIBS = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_no_accel
Debug: LINK_ICICLE_LIBS_SOC = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_accel
Debug: LINK_FLAG_RISCV = 
Debug: PROGRAM_ARGUMENTS = 
Debug: UNROLL = 
Debug: USER_ENV_VARS = 
Debug: USER_ENV_VARS_RISCV = 
Debug: LLC_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1
Debug: OPT_O3_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999
Debug: OPT_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW=
Debug: NUM_LIBERO_PnR_PASSES = 25
Debug: BOARD_PATH = 
Debug: INPUT_FILES_RISCV = 
Debug: OUTPUT_FILES_RISCV = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: ACCELERATOR_NAME = sobel_filter
Debug: TEST_BENCH = 
Debug: CUSTOM_TEST_BENCH = 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-tcl-cmds puts [concat "MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_MEMORY_BASE_ADDRESS]];
puts [concat "MEMORY_SIZE =" [get_parameter SYSTEM_MEMORY_SIZE]];
puts [concat "MEMORY_WIDTH =" [get_parameter SYSTEM_MEMORY_WIDTH]];
puts [concat "MEMORY_SIM_INIT_FILE_NAME =" [get_parameter SYSTEM_MEMORY_SIM_INIT_FILE_NAME]];
puts [concat "DATA_MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_DATA_MEMORY_BASE_ADDRESS]];
puts [concat "OUTPUT_PATH =" [get_legup_output_path]];
puts [concat "CUSTOM_RTL_FUNCTIONS =" [atleast_one_custom_rtl]];
puts [concat "FPGA_BOARD =" [get_board]];
puts [concat "DEVICE_FAMILY =" [get_device_family]];
puts [concat "DEVICE =" [get_device]];
puts [concat "PROJECT =" [get_parameter SYSTEM_PROJECT_NAME]];
puts [concat "SYNTHESIS_TOP_MODULE_FILE =" [get_synthesis_top_module_file]];
puts [concat "FPGA_VENDOR =" [get_parameter FPGA_VENDOR]];
puts [concat "OPENMP =" [get_parameter ENABLE_OPENMP]];
puts [concat "SYSTEM_UART_TYPE =" [get_parameter SYSTEM_UART_TYPE]];
puts [concat "CLOCK_PERIOD =" [get_parameter CLOCK_PERIOD]];
puts [concat "SYNTHESIS_CLOCK_PERIOD =" [get_parameter SYNTHESIS_CLOCK_PERIOD]];
puts [concat "LEGUP_DEFAULT_FIFO_DEPTH =" [get_parameter DEFAULT_FIFO_DEPTH]];
puts [concat "PROC_ARCH =" [get_parameter SYSTEM_PROCESSOR_ARCHITECTURE]];
puts [concat "LEGUP_CUSTOM_VHDL_FILES =" [get_custom_vhdl_files]];
puts [concat "USE_TOP_LEVEL_WRAPPER_FILE =" [get_parameter PRINT_TOPLEVEL_WRAPPER]];
puts [concat "SOURCE_TRANSFORM =" [get_parameter POINTSTO_ANALYZE_HW_ONLY]];
puts [concat "REPLICATE_RAMS =" [get_parameter REPLICATE_RAMS]];
puts [concat "USE_ACTGENO =" [get_actgeno_usage]];
puts [concat "CUSTOM_TOP_LEVEL =" [get_custom_top_level_module]];
exit; /dev/null -o /dev/null
Debug: MEMORY_BASE_ADDRESS = 
Debug: MEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: SYNTHESIS_TOP_MODULE_FILE = 
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = 
Debug: run() Caller Function: _call_dependency_handler():224
Debug: /home/parisa/legup/examples/scripts/utils/target_dependency/DependencyHandler hw part1
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-startup /dev/null -o /dev/null
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 23 14:20:36 2023
----------------------------------------------------------------------------
Debug: run() Caller Function: _run_clang():223
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/clang -fno-exceptions -O3 sobel.cpp -emit-llvm -c -D__SYNTHESIS__ -D LEGUP_DEFAULT_FIFO_DEPTH=2 -m32 -I /usr/include/i386-linux-gnu -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -fno-builtin -I/home/parisa/legup/examples/lib/include -I/home/parisa/legup/smarthls-library -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -target i386-unknown-linux-gnu --gcc-toolchain=/home/parisa/legup/dependencies/gcc -fno-vectorize -fno-slp-vectorize -Werror=implicit-function-declaration -Wno-ignored-attributes -D_GLIBCXX_USE_CXX11_ABI=1 -g -mllvm -disable-llvm-optzns -o hls_output/.hls/sobel.bc
Debug: run() Caller Function: _frontend():284
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/sobel.bc -o hls_output/.hls/part1.00.0.first_link.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg -dataflow-split-bb -dataflow-exline-region hls_output/.hls/part1.00.0.first_link.bc -o hls_output/.hls/part1.00.1.exline_region.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -axi-interface -axi-gen-code-only hls_output/.hls/part1.00.1.exline_region.bc -o hls_output/.hls/part1.axi.00.prelto.1.bc
Debug: run() Caller Function: _run_opt_o3():213
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999 hls_output/.hls/part1.00.2.axi_slave_link.bc -o hls_output/.hls/part1.00.2.O3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -remove-debug-info hls_output/.hls/part1.00.2.O3.bc -o hls_output/.hls/part1.00.prelto.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -lower-bitcasted-function-calls -legup-preprocessing -legup-preprocess-thread-lib -legup-lower-thread-structs -always-inline -axi-interface -loop-rotate -legup-unroll -unroll-threads=1 -break-constgeps -legup-parallel-api -deadargelim hls_output/.hls/part1.00.prelto.1.bc -o hls_output/.hls/part1.01.parallel.bc
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -annotate-toplevel-ptrargs -ANALYZE_WHOLE_PROGRAM=1 -break-constgeps -lower-globals-to-arguments -std-link-opts -break-constgeps -loweratomic -legup-sc-parser hls_output/.hls/part1.01.parallel.bc -o hls_output/.hls/part1.02.preprocessing.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -removeswtestbench -globaldce -expand-struct-regs hls_output/.hls/part1.02.preprocessing.bc -o hls_output/.hls/part1.03.swremoved.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-code-support-checking hls_output/.hls/part1.03.swremoved.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -inline-global-apint-ctor -instcombine -simplifycfg -instcombine -extract-global-ap-int-initializer hls_output/.hls/part1.03.swremoved.bc -o hls_output/.hls/part1.04.ap_int_global_init.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= hls_output/.hls/part1.04.ap_int_global_init.bc -o hls_output/.hls/part1.05.mempromo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -legup-lower-sc hls_output/.hls/part1.05.mempromo.bc -o hls_output/.hls/part1.06.lower.int.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-lower-single-element-struct hls_output/.hls/part1.06.lower.int.bc -o hls_output/.hls/part1.07.lower.ap.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -data-pack -split-legup-force-reg hls_output/.hls/part1.07.lower.ap.bc -o hls_output/.hls/part1.08.lower.datapack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-fifos hls_output/.hls/part1.08.lower.datapack.bc -o hls_output/.hls/part1.09.lower.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basiccg -inline-cost -inline -globalopt -globaldce hls_output/.hls/part1.09.lower.fifo.bc -o hls_output/.hls/part1.10.lower.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.10.lower.bc -o hls_output/.hls/part1.11.stdlinkopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-compile-opts hls_output/.hls/part1.11.stdlinkopts.bc -o hls_output/.hls/part1.12.stdcompileopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.12.stdcompileopts.bc -o hls_output/.hls/part1.13.stdlinkopts2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-math-for-pipeline hls_output/.hls/part1.13.stdlinkopts2.bc -o hls_output/.hls/part1.14.lowermath.bc
Debug: run() Caller Function: _ir_transformations():534
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/part1.14.lowermath.bc /home/parisa/legup/examples/lib/llvm/libm_32.bc -o hls_output/.hls/part1.15.postlto.6.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-prelto -mp-preprocess hls_output/.hls/part1.15.postlto.6.bc -o hls_output/.hls/part1.16.legupprelto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce -std-link-opts -internalize hls_output/.hls/part1.16.legupprelto.bc -o hls_output/.hls/part1.17.postlto.8.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -frem-shrinking hls_output/.hls/part1.17.postlto.8.bc -o hls_output/.hls/part1.18.postlto.9.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-process-bw -legup-prop-bw hls_output/.hls/part1.18.postlto.9.bc -o hls_output/.hls/part1.19.ab.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -indvars2 -mem2reg -simplifycfg -loops -lcssa -loop-simplify -loop-rotate hls_output/.hls/part1.19.ab.bc -o hls_output/.hls/part1.20.looprotate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -replicate-functions hls_output/.hls/part1.20.looprotate.bc -o hls_output/.hls/part1.21.replicate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-inliner -always-inline hls_output/.hls/part1.21.replicate.bc -o hls_output/.hls/part1.22.inline.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce hls_output/.hls/part1.22.inline.1.bc -o hls_output/.hls/part1.23.inline.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -lcssa -rotation-max-header-size=1000 -loop-rotate -legup-unroll hls_output/.hls/part1.23.inline.bc -o hls_output/.hls/part1.24.unroll.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loops -lcssa -loop-simplify -indvars2 -legup-loop-nest-merge -simplifycfg -dce hls_output/.hls/part1.24.unroll.bc -o hls_output/.hls/part1.25.loop_nest_merged.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps hls_output/.hls/part1.25.loop_nest_merged.bc -o hls_output/.hls/part1.26.breakgeps.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -voidptr-argpromotion -dce -globaldce hls_output/.hls/part1.26.breakgeps.bc -o hls_output/.hls/part1.27.voidptr.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -resolve-bitcast -instcombine -std-link-opts -break-constgeps hls_output/.hls/part1.27.voidptr.bc -o hls_output/.hls/part1.28.voidptropt.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loop-simplify -indvars -mem-partition -instcombine -axi-interface -axi-rm-unused-mem-only -dce -deadargelim -dce -globaldce -break-constgeps hls_output/.hls/part1.28.voidptropt.bc -o hls_output/.hls/part1.29.mp.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -bit-pack-struct -byte-pack-struct -abi-pack-struct -llvm-pack-struct hls_output/.hls/part1.29.mp.bc -o hls_output/.hls/part1.30.pack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -break-constgeps -select-transform -mem2reg hls_output/.hls/part1.30.pack.bc -o hls_output/.hls/part1.31.memlowered.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-sc-fsm-generator -annotate-toplevel-ptrargs -annotate-noalias hls_output/.hls/part1.31.memlowered.bc -o hls_output/.hls/part1.32.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-handle-static-objects -dce hls_output/.hls/part1.32.fifo.bc -o hls_output/.hls/part1.33.static.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -mergereturn -legup-ga2l -dce -mem2reg hls_output/.hls/part1.33.static.bc -o hls_output/.hls/part1.34.ga2l.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -std-link-opts hls_output/.hls/part1.34.ga2l.bc -o hls_output/.hls/part1.36.postlto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-struct-support-checking hls_output/.hls/part1.36.postlto.bc -o hls_output/.hls/part1.37.check.struct.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-cleanup hls_output/.hls/part1.37.check.struct.bc -o hls_output/.hls/part1.38.cleanup.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -flatten-memory -dce -instcombine -licm -break-constgeps hls_output/.hls/part1.38.cleanup.bc -o hls_output/.hls/part1.39.flatten.memory.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-trip-counts hls_output/.hls/part1.39.flatten.memory.bc -o hls_output/.hls/part1.40.generate.trip.counts.bc
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-promote-ap -mem2reg -licm hls_output/.hls/part1.40.generate.trip.counts.bc -o hls_output/.hls/part1.41.promoted.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -loop-simplify -loop-rotate -indvars2 -instcombine -axi-initiator-fifo-creation -globaldce -mem2reg -deadargelim -extract-dataflow-loop -annotate-fifoarguments hls_output/.hls/part1.41.promoted.bc -o hls_output/.hls/part1.43.df.loop.extract.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-split-bb -dataflow-code-motion -always-inline -instcombine hls_output/.hls/part1.43.df.loop.extract.bc -o hls_output/.hls/part1.44.df.code.motion.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-arguments -deadargelim -globaldce hls_output/.hls/part1.44.df.code.motion.bc -o hls_output/.hls/part1.45.df.1.arg.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-fifo -mem2reg hls_output/.hls/part1.45.df.1.arg.bc -o hls_output/.hls/part1.46.df.2.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-pipo -resolve-bitcast -instcombine hls_output/.hls/part1.46.df.2.fifo.bc -o hls_output/.hls/part1.47.df.3.pipo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -gvn -legup-strength-reduction -legup-expr-tree-balance -legup-store-merge hls_output/.hls/part1.48.preifconv.1.bc -o hls_output/.hls/part1.49.preifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.49.preifconv.2.bc -o hls_output/.hls/part1.50.preifconv.3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-if-conversion hls_output/.hls/part1.50.preifconv.3.bc -o hls_output/.hls/part1.51.ifconv.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.51.ifconv.bc -o hls_output/.hls/part1.52.ifconv.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -enable-pre=false -enable-load-pre=false -loop-simplify -indvars2 -instcombine -gvn -legup-strength-reduction -rewrite-loop-init -constprop -early-cse -dce -annotate-fifoarguments hls_output/.hls/part1.52.ifconv.1.bc -o hls_output/.hls/part1.53.ifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-final-code-support-checking hls_output/.hls/part1.53.ifconv.2.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-reduce-latency -legup-reduce-latency-annotate-depth -fuse-ops -bit-manipulation -globaldce -adce -annotate-legup-force-reg hls_output/.hls/part1.53.ifconv.2.bc -o hls_output/.hls/part1.55.finaloptimizedir.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -restore-metadata -basicaa -loop-pipeline -function-pipeline hls_output/.hls/part1.55.finaloptimizedir.bc -o hls_output/.hls/part1.bc
Debug: run() Caller Function: _backend():1070
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-accelerator-driver -LEGUP_ACCELERATOR_FILENAME=part1 hls_output/.hls/part1.bc -o /dev/null
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 23 16:13:11 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Debug: run() Caller Function: get_user_makefile_variables():15
Debug: make export-user-makefile-variables AVOID_BASH=1 LEGUP_ROOT_DIR=/home/parisa/legup
Debug: NAME = part1
Debug: LOCAL_CONFIG = -legup-config=config.tcl
Debug: NO_INLINE = 
Debug: VHDL_WRAPPER_SIM = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: POST_SYNTH_SIM = 
Debug: PROGRAMMER_ID = 
Debug: BOARD_IP = 
Debug: QOR_TEST_NAME = part1
Debug: COMMIT_HASH = 
Debug: QOR_BUILD = 
Debug: QOR_BUILD_NAME = 
Debug: NO_OPT = 
Debug: MODELSIM_TOOL_PATH = 
Debug: MODELSIM_TOOL_PATH_OS_INDEP = 
Debug: LIBERO_TOOL_PATH = 
Debug: LIBERO_TOOL_PATH_OS_INDEP = 
Debug: SYNPLIFY_PATH = /home/shadjis/latest_linux_Libero_SoC/Libero/bin64/../../SynplifyPro/bin/
Debug: MEMORY_BASE_ADDRESSMEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: COMBINE_BB = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 10
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: TARGET_ARCH = 
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: SRCS = sobel.cpp  
Debug: RISCV_SRCS = sobel.cpp  
Debug: CFLAG = -D__SYNTHESIS__ -m32 -I /usr/include/i386-linux-gnu -D LEGUP_DEFAULT_FIFO_DEPTH=2 -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/ -fno-builtin -I /home/parisa/legup/examples/lib/include/ -I /home/parisa/legup/smarthls-library
Debug: CPP_FLAG = -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/
Debug: USER_CXX_FLAG = 
Debug: NO_STD_COMPILE_OPTS = 
Debug: USER_CXX_FLAG_RISCV = 
Debug: USER_LINK_FLAG = 
Debug: USER_LINK_FLAG_RISCV = 
Debug: LINK_ICICLE_LIBS = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_no_accel
Debug: LINK_ICICLE_LIBS_SOC = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_accel
Debug: LINK_FLAG_RISCV = 
Debug: PROGRAM_ARGUMENTS = 
Debug: UNROLL = 
Debug: USER_ENV_VARS = 
Debug: USER_ENV_VARS_RISCV = 
Debug: LLC_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1
Debug: OPT_O3_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999
Debug: OPT_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW=
Debug: NUM_LIBERO_PnR_PASSES = 25
Debug: BOARD_PATH = 
Debug: INPUT_FILES_RISCV = 
Debug: OUTPUT_FILES_RISCV = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: ACCELERATOR_NAME = sobel_filter
Debug: TEST_BENCH = 
Debug: CUSTOM_TEST_BENCH = 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-tcl-cmds puts [concat "MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_MEMORY_BASE_ADDRESS]];
puts [concat "MEMORY_SIZE =" [get_parameter SYSTEM_MEMORY_SIZE]];
puts [concat "MEMORY_WIDTH =" [get_parameter SYSTEM_MEMORY_WIDTH]];
puts [concat "MEMORY_SIM_INIT_FILE_NAME =" [get_parameter SYSTEM_MEMORY_SIM_INIT_FILE_NAME]];
puts [concat "DATA_MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_DATA_MEMORY_BASE_ADDRESS]];
puts [concat "OUTPUT_PATH =" [get_legup_output_path]];
puts [concat "CUSTOM_RTL_FUNCTIONS =" [atleast_one_custom_rtl]];
puts [concat "FPGA_BOARD =" [get_board]];
puts [concat "DEVICE_FAMILY =" [get_device_family]];
puts [concat "DEVICE =" [get_device]];
puts [concat "PROJECT =" [get_parameter SYSTEM_PROJECT_NAME]];
puts [concat "SYNTHESIS_TOP_MODULE_FILE =" [get_synthesis_top_module_file]];
puts [concat "FPGA_VENDOR =" [get_parameter FPGA_VENDOR]];
puts [concat "OPENMP =" [get_parameter ENABLE_OPENMP]];
puts [concat "SYSTEM_UART_TYPE =" [get_parameter SYSTEM_UART_TYPE]];
puts [concat "CLOCK_PERIOD =" [get_parameter CLOCK_PERIOD]];
puts [concat "SYNTHESIS_CLOCK_PERIOD =" [get_parameter SYNTHESIS_CLOCK_PERIOD]];
puts [concat "LEGUP_DEFAULT_FIFO_DEPTH =" [get_parameter DEFAULT_FIFO_DEPTH]];
puts [concat "PROC_ARCH =" [get_parameter SYSTEM_PROCESSOR_ARCHITECTURE]];
puts [concat "LEGUP_CUSTOM_VHDL_FILES =" [get_custom_vhdl_files]];
puts [concat "USE_TOP_LEVEL_WRAPPER_FILE =" [get_parameter PRINT_TOPLEVEL_WRAPPER]];
puts [concat "SOURCE_TRANSFORM =" [get_parameter POINTSTO_ANALYZE_HW_ONLY]];
puts [concat "REPLICATE_RAMS =" [get_parameter REPLICATE_RAMS]];
puts [concat "USE_ACTGENO =" [get_actgeno_usage]];
puts [concat "CUSTOM_TOP_LEVEL =" [get_custom_top_level_module]];
exit; /dev/null -o /dev/null
Debug: MEMORY_BASE_ADDRESS = 
Debug: MEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: SYNTHESIS_TOP_MODULE_FILE = 
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = 
Debug: run() Caller Function: _call_dependency_handler():224
Debug: /home/parisa/legup/examples/scripts/utils/target_dependency/DependencyHandler hw part1
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-startup /dev/null -o /dev/null
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 24 08:24:46 2023
----------------------------------------------------------------------------
Debug: run() Caller Function: _run_clang():223
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/clang -fno-exceptions -O3 sobel.cpp -emit-llvm -c -D__SYNTHESIS__ -D LEGUP_DEFAULT_FIFO_DEPTH=2 -m32 -I /usr/include/i386-linux-gnu -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -fno-builtin -I/home/parisa/legup/examples/lib/include -I/home/parisa/legup/smarthls-library -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -target i386-unknown-linux-gnu --gcc-toolchain=/home/parisa/legup/dependencies/gcc -fno-vectorize -fno-slp-vectorize -Werror=implicit-function-declaration -Wno-ignored-attributes -D_GLIBCXX_USE_CXX11_ABI=1 -g -mllvm -disable-llvm-optzns -o hls_output/.hls/sobel.bc
Debug: run() Caller Function: _frontend():284
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/sobel.bc -o hls_output/.hls/part1.00.0.first_link.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg -dataflow-split-bb -dataflow-exline-region hls_output/.hls/part1.00.0.first_link.bc -o hls_output/.hls/part1.00.1.exline_region.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -axi-interface -axi-gen-code-only hls_output/.hls/part1.00.1.exline_region.bc -o hls_output/.hls/part1.axi.00.prelto.1.bc
Debug: run() Caller Function: _run_opt_o3():213
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999 hls_output/.hls/part1.00.2.axi_slave_link.bc -o hls_output/.hls/part1.00.2.O3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -remove-debug-info hls_output/.hls/part1.00.2.O3.bc -o hls_output/.hls/part1.00.prelto.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -lower-bitcasted-function-calls -legup-preprocessing -legup-preprocess-thread-lib -legup-lower-thread-structs -always-inline -axi-interface -loop-rotate -legup-unroll -unroll-threads=1 -break-constgeps -legup-parallel-api -deadargelim hls_output/.hls/part1.00.prelto.1.bc -o hls_output/.hls/part1.01.parallel.bc
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -annotate-toplevel-ptrargs -ANALYZE_WHOLE_PROGRAM=1 -break-constgeps -lower-globals-to-arguments -std-link-opts -break-constgeps -loweratomic -legup-sc-parser hls_output/.hls/part1.01.parallel.bc -o hls_output/.hls/part1.02.preprocessing.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -removeswtestbench -globaldce -expand-struct-regs hls_output/.hls/part1.02.preprocessing.bc -o hls_output/.hls/part1.03.swremoved.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-code-support-checking hls_output/.hls/part1.03.swremoved.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -inline-global-apint-ctor -instcombine -simplifycfg -instcombine -extract-global-ap-int-initializer hls_output/.hls/part1.03.swremoved.bc -o hls_output/.hls/part1.04.ap_int_global_init.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= hls_output/.hls/part1.04.ap_int_global_init.bc -o hls_output/.hls/part1.05.mempromo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -legup-lower-sc hls_output/.hls/part1.05.mempromo.bc -o hls_output/.hls/part1.06.lower.int.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-lower-single-element-struct hls_output/.hls/part1.06.lower.int.bc -o hls_output/.hls/part1.07.lower.ap.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -data-pack -split-legup-force-reg hls_output/.hls/part1.07.lower.ap.bc -o hls_output/.hls/part1.08.lower.datapack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-fifos hls_output/.hls/part1.08.lower.datapack.bc -o hls_output/.hls/part1.09.lower.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basiccg -inline-cost -inline -globalopt -globaldce hls_output/.hls/part1.09.lower.fifo.bc -o hls_output/.hls/part1.10.lower.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.10.lower.bc -o hls_output/.hls/part1.11.stdlinkopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-compile-opts hls_output/.hls/part1.11.stdlinkopts.bc -o hls_output/.hls/part1.12.stdcompileopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.12.stdcompileopts.bc -o hls_output/.hls/part1.13.stdlinkopts2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-math-for-pipeline hls_output/.hls/part1.13.stdlinkopts2.bc -o hls_output/.hls/part1.14.lowermath.bc
Debug: run() Caller Function: _ir_transformations():534
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/part1.14.lowermath.bc /home/parisa/legup/examples/lib/llvm/libm_32.bc -o hls_output/.hls/part1.15.postlto.6.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-prelto -mp-preprocess hls_output/.hls/part1.15.postlto.6.bc -o hls_output/.hls/part1.16.legupprelto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce -std-link-opts -internalize hls_output/.hls/part1.16.legupprelto.bc -o hls_output/.hls/part1.17.postlto.8.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -frem-shrinking hls_output/.hls/part1.17.postlto.8.bc -o hls_output/.hls/part1.18.postlto.9.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-process-bw -legup-prop-bw hls_output/.hls/part1.18.postlto.9.bc -o hls_output/.hls/part1.19.ab.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -indvars2 -mem2reg -simplifycfg -loops -lcssa -loop-simplify -loop-rotate hls_output/.hls/part1.19.ab.bc -o hls_output/.hls/part1.20.looprotate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -replicate-functions hls_output/.hls/part1.20.looprotate.bc -o hls_output/.hls/part1.21.replicate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-inliner -always-inline hls_output/.hls/part1.21.replicate.bc -o hls_output/.hls/part1.22.inline.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce hls_output/.hls/part1.22.inline.1.bc -o hls_output/.hls/part1.23.inline.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -lcssa -rotation-max-header-size=1000 -loop-rotate -legup-unroll hls_output/.hls/part1.23.inline.bc -o hls_output/.hls/part1.24.unroll.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loops -lcssa -loop-simplify -indvars2 -legup-loop-nest-merge -simplifycfg -dce hls_output/.hls/part1.24.unroll.bc -o hls_output/.hls/part1.25.loop_nest_merged.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps hls_output/.hls/part1.25.loop_nest_merged.bc -o hls_output/.hls/part1.26.breakgeps.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -voidptr-argpromotion -dce -globaldce hls_output/.hls/part1.26.breakgeps.bc -o hls_output/.hls/part1.27.voidptr.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -resolve-bitcast -instcombine -std-link-opts -break-constgeps hls_output/.hls/part1.27.voidptr.bc -o hls_output/.hls/part1.28.voidptropt.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loop-simplify -indvars -mem-partition -instcombine -axi-interface -axi-rm-unused-mem-only -dce -deadargelim -dce -globaldce -break-constgeps hls_output/.hls/part1.28.voidptropt.bc -o hls_output/.hls/part1.29.mp.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -bit-pack-struct -byte-pack-struct -abi-pack-struct -llvm-pack-struct hls_output/.hls/part1.29.mp.bc -o hls_output/.hls/part1.30.pack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -break-constgeps -select-transform -mem2reg hls_output/.hls/part1.30.pack.bc -o hls_output/.hls/part1.31.memlowered.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-sc-fsm-generator -annotate-toplevel-ptrargs -annotate-noalias hls_output/.hls/part1.31.memlowered.bc -o hls_output/.hls/part1.32.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-handle-static-objects -dce hls_output/.hls/part1.32.fifo.bc -o hls_output/.hls/part1.33.static.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -mergereturn -legup-ga2l -dce -mem2reg hls_output/.hls/part1.33.static.bc -o hls_output/.hls/part1.34.ga2l.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -std-link-opts hls_output/.hls/part1.34.ga2l.bc -o hls_output/.hls/part1.36.postlto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-struct-support-checking hls_output/.hls/part1.36.postlto.bc -o hls_output/.hls/part1.37.check.struct.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-cleanup hls_output/.hls/part1.37.check.struct.bc -o hls_output/.hls/part1.38.cleanup.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -flatten-memory -dce -instcombine -licm -break-constgeps hls_output/.hls/part1.38.cleanup.bc -o hls_output/.hls/part1.39.flatten.memory.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-trip-counts hls_output/.hls/part1.39.flatten.memory.bc -o hls_output/.hls/part1.40.generate.trip.counts.bc
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-promote-ap -mem2reg -licm hls_output/.hls/part1.40.generate.trip.counts.bc -o hls_output/.hls/part1.41.promoted.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -loop-simplify -loop-rotate -indvars2 -instcombine -axi-initiator-fifo-creation -globaldce -mem2reg -deadargelim -extract-dataflow-loop -annotate-fifoarguments hls_output/.hls/part1.41.promoted.bc -o hls_output/.hls/part1.43.df.loop.extract.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-split-bb -dataflow-code-motion -always-inline -instcombine hls_output/.hls/part1.43.df.loop.extract.bc -o hls_output/.hls/part1.44.df.code.motion.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-arguments -deadargelim -globaldce hls_output/.hls/part1.44.df.code.motion.bc -o hls_output/.hls/part1.45.df.1.arg.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-fifo -mem2reg hls_output/.hls/part1.45.df.1.arg.bc -o hls_output/.hls/part1.46.df.2.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-pipo -resolve-bitcast -instcombine hls_output/.hls/part1.46.df.2.fifo.bc -o hls_output/.hls/part1.47.df.3.pipo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -gvn -legup-strength-reduction -legup-expr-tree-balance -legup-store-merge hls_output/.hls/part1.48.preifconv.1.bc -o hls_output/.hls/part1.49.preifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.49.preifconv.2.bc -o hls_output/.hls/part1.50.preifconv.3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-if-conversion hls_output/.hls/part1.50.preifconv.3.bc -o hls_output/.hls/part1.51.ifconv.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.51.ifconv.bc -o hls_output/.hls/part1.52.ifconv.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -enable-pre=false -enable-load-pre=false -loop-simplify -indvars2 -instcombine -gvn -legup-strength-reduction -rewrite-loop-init -constprop -early-cse -dce -annotate-fifoarguments hls_output/.hls/part1.52.ifconv.1.bc -o hls_output/.hls/part1.53.ifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-final-code-support-checking hls_output/.hls/part1.53.ifconv.2.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-reduce-latency -legup-reduce-latency-annotate-depth -fuse-ops -bit-manipulation -globaldce -adce -annotate-legup-force-reg hls_output/.hls/part1.53.ifconv.2.bc -o hls_output/.hls/part1.55.finaloptimizedir.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -restore-metadata -basicaa -loop-pipeline -function-pipeline hls_output/.hls/part1.55.finaloptimizedir.bc -o hls_output/.hls/part1.bc
Debug: run() Caller Function: _backend():1070
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-accelerator-driver -LEGUP_ACCELERATOR_FILENAME=part1 hls_output/.hls/part1.bc -o /dev/null
Debug: run() Caller Function: get_user_makefile_variables():15
Debug: make export-user-makefile-variables AVOID_BASH=1 LEGUP_ROOT_DIR=/home/parisa/legup
Debug: NAME = part1
Debug: LOCAL_CONFIG = -legup-config=config.tcl
Debug: NO_INLINE = 
Debug: VHDL_WRAPPER_SIM = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: POST_SYNTH_SIM = 
Debug: PROGRAMMER_ID = 
Debug: BOARD_IP = 
Debug: QOR_TEST_NAME = part1
Debug: COMMIT_HASH = 
Debug: QOR_BUILD = 
Debug: QOR_BUILD_NAME = 
Debug: NO_OPT = 
Debug: MODELSIM_TOOL_PATH = 
Debug: MODELSIM_TOOL_PATH_OS_INDEP = 
Debug: LIBERO_TOOL_PATH = 
Debug: LIBERO_TOOL_PATH_OS_INDEP = 
Debug: SYNPLIFY_PATH = /home/shadjis/latest_linux_Libero_SoC/Libero/bin64/../../SynplifyPro/bin/
Debug: MEMORY_BASE_ADDRESSMEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: COMBINE_BB = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 10
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: TARGET_ARCH = 
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: SRCS = sobel.cpp  
Debug: RISCV_SRCS = sobel.cpp  
Debug: CFLAG = -D__SYNTHESIS__ -m32 -I /usr/include/i386-linux-gnu -D LEGUP_DEFAULT_FIFO_DEPTH=2 -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/ -fno-builtin -I /home/parisa/legup/examples/lib/include/ -I /home/parisa/legup/smarthls-library
Debug: CPP_FLAG = -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/
Debug: USER_CXX_FLAG = 
Debug: NO_STD_COMPILE_OPTS = 
Debug: USER_CXX_FLAG_RISCV = 
Debug: USER_LINK_FLAG = 
Debug: USER_LINK_FLAG_RISCV = 
Debug: LINK_ICICLE_LIBS = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_no_accel
Debug: LINK_ICICLE_LIBS_SOC = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_accel
Debug: LINK_FLAG_RISCV = 
Debug: PROGRAM_ARGUMENTS = 
Debug: UNROLL = 
Debug: USER_ENV_VARS = 
Debug: USER_ENV_VARS_RISCV = 
Debug: LLC_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1
Debug: OPT_O3_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999
Debug: OPT_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW=
Debug: NUM_LIBERO_PnR_PASSES = 25
Debug: BOARD_PATH = 
Debug: INPUT_FILES_RISCV = 
Debug: OUTPUT_FILES_RISCV = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: ACCELERATOR_NAME = sobel_filter
Debug: TEST_BENCH = 
Debug: CUSTOM_TEST_BENCH = 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-tcl-cmds puts [concat "MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_MEMORY_BASE_ADDRESS]];
puts [concat "MEMORY_SIZE =" [get_parameter SYSTEM_MEMORY_SIZE]];
puts [concat "MEMORY_WIDTH =" [get_parameter SYSTEM_MEMORY_WIDTH]];
puts [concat "MEMORY_SIM_INIT_FILE_NAME =" [get_parameter SYSTEM_MEMORY_SIM_INIT_FILE_NAME]];
puts [concat "DATA_MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_DATA_MEMORY_BASE_ADDRESS]];
puts [concat "OUTPUT_PATH =" [get_legup_output_path]];
puts [concat "CUSTOM_RTL_FUNCTIONS =" [atleast_one_custom_rtl]];
puts [concat "FPGA_BOARD =" [get_board]];
puts [concat "DEVICE_FAMILY =" [get_device_family]];
puts [concat "DEVICE =" [get_device]];
puts [concat "PROJECT =" [get_parameter SYSTEM_PROJECT_NAME]];
puts [concat "SYNTHESIS_TOP_MODULE_FILE =" [get_synthesis_top_module_file]];
puts [concat "FPGA_VENDOR =" [get_parameter FPGA_VENDOR]];
puts [concat "OPENMP =" [get_parameter ENABLE_OPENMP]];
puts [concat "SYSTEM_UART_TYPE =" [get_parameter SYSTEM_UART_TYPE]];
puts [concat "CLOCK_PERIOD =" [get_parameter CLOCK_PERIOD]];
puts [concat "SYNTHESIS_CLOCK_PERIOD =" [get_parameter SYNTHESIS_CLOCK_PERIOD]];
puts [concat "LEGUP_DEFAULT_FIFO_DEPTH =" [get_parameter DEFAULT_FIFO_DEPTH]];
puts [concat "PROC_ARCH =" [get_parameter SYSTEM_PROCESSOR_ARCHITECTURE]];
puts [concat "LEGUP_CUSTOM_VHDL_FILES =" [get_custom_vhdl_files]];
puts [concat "USE_TOP_LEVEL_WRAPPER_FILE =" [get_parameter PRINT_TOPLEVEL_WRAPPER]];
puts [concat "SOURCE_TRANSFORM =" [get_parameter POINTSTO_ANALYZE_HW_ONLY]];
puts [concat "REPLICATE_RAMS =" [get_parameter REPLICATE_RAMS]];
puts [concat "USE_ACTGENO =" [get_actgeno_usage]];
puts [concat "CUSTOM_TOP_LEVEL =" [get_custom_top_level_module]];
exit; /dev/null -o /dev/null
Debug: MEMORY_BASE_ADDRESS = 
Debug: MEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: SYNTHESIS_TOP_MODULE_FILE = 
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = 
Debug: run() Caller Function: _call_dependency_handler():224
Debug: /home/parisa/legup/examples/scripts/utils/target_dependency/DependencyHandler hw part1
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-startup /dev/null -o /dev/null
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 24 12:11:21 2023
----------------------------------------------------------------------------
Debug: run() Caller Function: _run_clang():223
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/clang -fno-exceptions -O3 sobel.cpp -emit-llvm -c -D__SYNTHESIS__ -D LEGUP_DEFAULT_FIFO_DEPTH=2 -m32 -I /usr/include/i386-linux-gnu -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -fno-builtin -I/home/parisa/legup/examples/lib/include -I/home/parisa/legup/smarthls-library -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -target i386-unknown-linux-gnu --gcc-toolchain=/home/parisa/legup/dependencies/gcc -fno-vectorize -fno-slp-vectorize -Werror=implicit-function-declaration -Wno-ignored-attributes -D_GLIBCXX_USE_CXX11_ABI=1 -g -mllvm -disable-llvm-optzns -o hls_output/.hls/sobel.bc
Debug: run() Caller Function: _frontend():284
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/sobel.bc -o hls_output/.hls/part1.00.0.first_link.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg -dataflow-split-bb -dataflow-exline-region hls_output/.hls/part1.00.0.first_link.bc -o hls_output/.hls/part1.00.1.exline_region.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -axi-interface -axi-gen-code-only hls_output/.hls/part1.00.1.exline_region.bc -o hls_output/.hls/part1.axi.00.prelto.1.bc
Debug: run() Caller Function: _run_opt_o3():213
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999 hls_output/.hls/part1.00.2.axi_slave_link.bc -o hls_output/.hls/part1.00.2.O3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -remove-debug-info hls_output/.hls/part1.00.2.O3.bc -o hls_output/.hls/part1.00.prelto.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -lower-bitcasted-function-calls -legup-preprocessing -legup-preprocess-thread-lib -legup-lower-thread-structs -always-inline -axi-interface -loop-rotate -legup-unroll -unroll-threads=1 -break-constgeps -legup-parallel-api -deadargelim hls_output/.hls/part1.00.prelto.1.bc -o hls_output/.hls/part1.01.parallel.bc
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -annotate-toplevel-ptrargs -ANALYZE_WHOLE_PROGRAM=1 -break-constgeps -lower-globals-to-arguments -std-link-opts -break-constgeps -loweratomic -legup-sc-parser hls_output/.hls/part1.01.parallel.bc -o hls_output/.hls/part1.02.preprocessing.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -removeswtestbench -globaldce -expand-struct-regs hls_output/.hls/part1.02.preprocessing.bc -o hls_output/.hls/part1.03.swremoved.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-code-support-checking hls_output/.hls/part1.03.swremoved.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -inline-global-apint-ctor -instcombine -simplifycfg -instcombine -extract-global-ap-int-initializer hls_output/.hls/part1.03.swremoved.bc -o hls_output/.hls/part1.04.ap_int_global_init.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= hls_output/.hls/part1.04.ap_int_global_init.bc -o hls_output/.hls/part1.05.mempromo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -legup-lower-sc hls_output/.hls/part1.05.mempromo.bc -o hls_output/.hls/part1.06.lower.int.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-lower-single-element-struct hls_output/.hls/part1.06.lower.int.bc -o hls_output/.hls/part1.07.lower.ap.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -data-pack -split-legup-force-reg hls_output/.hls/part1.07.lower.ap.bc -o hls_output/.hls/part1.08.lower.datapack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-fifos hls_output/.hls/part1.08.lower.datapack.bc -o hls_output/.hls/part1.09.lower.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basiccg -inline-cost -inline -globalopt -globaldce hls_output/.hls/part1.09.lower.fifo.bc -o hls_output/.hls/part1.10.lower.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.10.lower.bc -o hls_output/.hls/part1.11.stdlinkopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-compile-opts hls_output/.hls/part1.11.stdlinkopts.bc -o hls_output/.hls/part1.12.stdcompileopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.12.stdcompileopts.bc -o hls_output/.hls/part1.13.stdlinkopts2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-math-for-pipeline hls_output/.hls/part1.13.stdlinkopts2.bc -o hls_output/.hls/part1.14.lowermath.bc
Debug: run() Caller Function: _ir_transformations():534
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/part1.14.lowermath.bc /home/parisa/legup/examples/lib/llvm/libm_32.bc -o hls_output/.hls/part1.15.postlto.6.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-prelto -mp-preprocess hls_output/.hls/part1.15.postlto.6.bc -o hls_output/.hls/part1.16.legupprelto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce -std-link-opts -internalize hls_output/.hls/part1.16.legupprelto.bc -o hls_output/.hls/part1.17.postlto.8.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -frem-shrinking hls_output/.hls/part1.17.postlto.8.bc -o hls_output/.hls/part1.18.postlto.9.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-process-bw -legup-prop-bw hls_output/.hls/part1.18.postlto.9.bc -o hls_output/.hls/part1.19.ab.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -indvars2 -mem2reg -simplifycfg -loops -lcssa -loop-simplify -loop-rotate hls_output/.hls/part1.19.ab.bc -o hls_output/.hls/part1.20.looprotate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -replicate-functions hls_output/.hls/part1.20.looprotate.bc -o hls_output/.hls/part1.21.replicate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-inliner -always-inline hls_output/.hls/part1.21.replicate.bc -o hls_output/.hls/part1.22.inline.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce hls_output/.hls/part1.22.inline.1.bc -o hls_output/.hls/part1.23.inline.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -lcssa -rotation-max-header-size=1000 -loop-rotate -legup-unroll hls_output/.hls/part1.23.inline.bc -o hls_output/.hls/part1.24.unroll.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loops -lcssa -loop-simplify -indvars2 -legup-loop-nest-merge -simplifycfg -dce hls_output/.hls/part1.24.unroll.bc -o hls_output/.hls/part1.25.loop_nest_merged.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps hls_output/.hls/part1.25.loop_nest_merged.bc -o hls_output/.hls/part1.26.breakgeps.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -voidptr-argpromotion -dce -globaldce hls_output/.hls/part1.26.breakgeps.bc -o hls_output/.hls/part1.27.voidptr.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -resolve-bitcast -instcombine -std-link-opts -break-constgeps hls_output/.hls/part1.27.voidptr.bc -o hls_output/.hls/part1.28.voidptropt.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loop-simplify -indvars -mem-partition -instcombine -axi-interface -axi-rm-unused-mem-only -dce -deadargelim -dce -globaldce -break-constgeps hls_output/.hls/part1.28.voidptropt.bc -o hls_output/.hls/part1.29.mp.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -bit-pack-struct -byte-pack-struct -abi-pack-struct -llvm-pack-struct hls_output/.hls/part1.29.mp.bc -o hls_output/.hls/part1.30.pack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -break-constgeps -select-transform -mem2reg hls_output/.hls/part1.30.pack.bc -o hls_output/.hls/part1.31.memlowered.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-sc-fsm-generator -annotate-toplevel-ptrargs -annotate-noalias hls_output/.hls/part1.31.memlowered.bc -o hls_output/.hls/part1.32.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-handle-static-objects -dce hls_output/.hls/part1.32.fifo.bc -o hls_output/.hls/part1.33.static.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -mergereturn -legup-ga2l -dce -mem2reg hls_output/.hls/part1.33.static.bc -o hls_output/.hls/part1.34.ga2l.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -std-link-opts hls_output/.hls/part1.34.ga2l.bc -o hls_output/.hls/part1.36.postlto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-struct-support-checking hls_output/.hls/part1.36.postlto.bc -o hls_output/.hls/part1.37.check.struct.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-cleanup hls_output/.hls/part1.37.check.struct.bc -o hls_output/.hls/part1.38.cleanup.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -flatten-memory -dce -instcombine -licm -break-constgeps hls_output/.hls/part1.38.cleanup.bc -o hls_output/.hls/part1.39.flatten.memory.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-trip-counts hls_output/.hls/part1.39.flatten.memory.bc -o hls_output/.hls/part1.40.generate.trip.counts.bc
Info: Found trip count of: 0
Info: Status of invariance: 0
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-promote-ap -mem2reg -licm hls_output/.hls/part1.40.generate.trip.counts.bc -o hls_output/.hls/part1.41.promoted.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -loop-simplify -loop-rotate -indvars2 -instcombine -axi-initiator-fifo-creation -globaldce -mem2reg -deadargelim -extract-dataflow-loop -annotate-fifoarguments hls_output/.hls/part1.41.promoted.bc -o hls_output/.hls/part1.43.df.loop.extract.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-split-bb -dataflow-code-motion -always-inline -instcombine hls_output/.hls/part1.43.df.loop.extract.bc -o hls_output/.hls/part1.44.df.code.motion.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-arguments -deadargelim -globaldce hls_output/.hls/part1.44.df.code.motion.bc -o hls_output/.hls/part1.45.df.1.arg.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-fifo -mem2reg hls_output/.hls/part1.45.df.1.arg.bc -o hls_output/.hls/part1.46.df.2.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-pipo -resolve-bitcast -instcombine hls_output/.hls/part1.46.df.2.fifo.bc -o hls_output/.hls/part1.47.df.3.pipo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -gvn -legup-strength-reduction -legup-expr-tree-balance -legup-store-merge hls_output/.hls/part1.48.preifconv.1.bc -o hls_output/.hls/part1.49.preifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.49.preifconv.2.bc -o hls_output/.hls/part1.50.preifconv.3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-if-conversion hls_output/.hls/part1.50.preifconv.3.bc -o hls_output/.hls/part1.51.ifconv.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.51.ifconv.bc -o hls_output/.hls/part1.52.ifconv.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -enable-pre=false -enable-load-pre=false -loop-simplify -indvars2 -instcombine -gvn -legup-strength-reduction -rewrite-loop-init -constprop -early-cse -dce -annotate-fifoarguments hls_output/.hls/part1.52.ifconv.1.bc -o hls_output/.hls/part1.53.ifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-final-code-support-checking hls_output/.hls/part1.53.ifconv.2.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-reduce-latency -legup-reduce-latency-annotate-depth -fuse-ops -bit-manipulation -globaldce -adce -annotate-legup-force-reg hls_output/.hls/part1.53.ifconv.2.bc -o hls_output/.hls/part1.55.finaloptimizedir.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -restore-metadata -basicaa -loop-pipeline -function-pipeline hls_output/.hls/part1.55.finaloptimizedir.bc -o hls_output/.hls/part1.bc
Debug: run() Caller Function: _backend():1070
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-accelerator-driver -LEGUP_ACCELERATOR_FILENAME=part1 hls_output/.hls/part1.bc -o /dev/null
Info: Running the following targets: dis
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 24 13:22:15 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 24 13:24:50 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 24 13:26:00 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 24 13:30:19 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 24 13:47:39 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 24 13:51:02 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 24 15:25:44 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Debug: run() Caller Function: get_user_makefile_variables():15
Debug: make export-user-makefile-variables AVOID_BASH=1 LEGUP_ROOT_DIR=/home/parisa/legup
Debug: NAME = part1
Debug: LOCAL_CONFIG = -legup-config=config.tcl
Debug: NO_INLINE = 
Debug: VHDL_WRAPPER_SIM = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: POST_SYNTH_SIM = 
Debug: PROGRAMMER_ID = 
Debug: BOARD_IP = 
Debug: QOR_TEST_NAME = part1
Debug: COMMIT_HASH = 
Debug: QOR_BUILD = 
Debug: QOR_BUILD_NAME = 
Debug: NO_OPT = 
Debug: MODELSIM_TOOL_PATH = 
Debug: MODELSIM_TOOL_PATH_OS_INDEP = 
Debug: LIBERO_TOOL_PATH = 
Debug: LIBERO_TOOL_PATH_OS_INDEP = 
Debug: SYNPLIFY_PATH = /home/shadjis/latest_linux_Libero_SoC/Libero/bin64/../../SynplifyPro/bin/
Debug: MEMORY_BASE_ADDRESSMEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: COMBINE_BB = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 10
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: TARGET_ARCH = 
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: SRCS = sobel.cpp  
Debug: RISCV_SRCS = sobel.cpp  
Debug: CFLAG = -D__SYNTHESIS__ -m32 -I /usr/include/i386-linux-gnu -D LEGUP_DEFAULT_FIFO_DEPTH=2 -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/ -fno-builtin -I /home/parisa/legup/examples/lib/include/ -I /home/parisa/legup/smarthls-library
Debug: CPP_FLAG = -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/
Debug: USER_CXX_FLAG = 
Debug: NO_STD_COMPILE_OPTS = 
Debug: USER_CXX_FLAG_RISCV = 
Debug: USER_LINK_FLAG = 
Debug: USER_LINK_FLAG_RISCV = 
Debug: LINK_ICICLE_LIBS = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_no_accel
Debug: LINK_ICICLE_LIBS_SOC = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_accel
Debug: LINK_FLAG_RISCV = 
Debug: PROGRAM_ARGUMENTS = 
Debug: UNROLL = 
Debug: USER_ENV_VARS = 
Debug: USER_ENV_VARS_RISCV = 
Debug: LLC_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1
Debug: OPT_O3_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999
Debug: OPT_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW=
Debug: NUM_LIBERO_PnR_PASSES = 25
Debug: BOARD_PATH = 
Debug: INPUT_FILES_RISCV = 
Debug: OUTPUT_FILES_RISCV = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: ACCELERATOR_NAME = sobel_filter
Debug: TEST_BENCH = 
Debug: CUSTOM_TEST_BENCH = 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-tcl-cmds puts [concat "MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_MEMORY_BASE_ADDRESS]];
puts [concat "MEMORY_SIZE =" [get_parameter SYSTEM_MEMORY_SIZE]];
puts [concat "MEMORY_WIDTH =" [get_parameter SYSTEM_MEMORY_WIDTH]];
puts [concat "MEMORY_SIM_INIT_FILE_NAME =" [get_parameter SYSTEM_MEMORY_SIM_INIT_FILE_NAME]];
puts [concat "DATA_MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_DATA_MEMORY_BASE_ADDRESS]];
puts [concat "OUTPUT_PATH =" [get_legup_output_path]];
puts [concat "CUSTOM_RTL_FUNCTIONS =" [atleast_one_custom_rtl]];
puts [concat "FPGA_BOARD =" [get_board]];
puts [concat "DEVICE_FAMILY =" [get_device_family]];
puts [concat "DEVICE =" [get_device]];
puts [concat "PROJECT =" [get_parameter SYSTEM_PROJECT_NAME]];
puts [concat "SYNTHESIS_TOP_MODULE_FILE =" [get_synthesis_top_module_file]];
puts [concat "FPGA_VENDOR =" [get_parameter FPGA_VENDOR]];
puts [concat "OPENMP =" [get_parameter ENABLE_OPENMP]];
puts [concat "SYSTEM_UART_TYPE =" [get_parameter SYSTEM_UART_TYPE]];
puts [concat "CLOCK_PERIOD =" [get_parameter CLOCK_PERIOD]];
puts [concat "SYNTHESIS_CLOCK_PERIOD =" [get_parameter SYNTHESIS_CLOCK_PERIOD]];
puts [concat "LEGUP_DEFAULT_FIFO_DEPTH =" [get_parameter DEFAULT_FIFO_DEPTH]];
puts [concat "PROC_ARCH =" [get_parameter SYSTEM_PROCESSOR_ARCHITECTURE]];
puts [concat "LEGUP_CUSTOM_VHDL_FILES =" [get_custom_vhdl_files]];
puts [concat "USE_TOP_LEVEL_WRAPPER_FILE =" [get_parameter PRINT_TOPLEVEL_WRAPPER]];
puts [concat "SOURCE_TRANSFORM =" [get_parameter POINTSTO_ANALYZE_HW_ONLY]];
puts [concat "REPLICATE_RAMS =" [get_parameter REPLICATE_RAMS]];
puts [concat "USE_ACTGENO =" [get_actgeno_usage]];
puts [concat "CUSTOM_TOP_LEVEL =" [get_custom_top_level_module]];
exit; /dev/null -o /dev/null
Debug: MEMORY_BASE_ADDRESS = 
Debug: MEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: SYNTHESIS_TOP_MODULE_FILE = 
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = 
Debug: run() Caller Function: _call_dependency_handler():224
Debug: /home/parisa/legup/examples/scripts/utils/target_dependency/DependencyHandler hw part1
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-startup /dev/null -o /dev/null
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 24 15:29:20 2023
----------------------------------------------------------------------------
Debug: run() Caller Function: _run_clang():223
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/clang -fno-exceptions -O3 sobel.cpp -emit-llvm -c -D__SYNTHESIS__ -D LEGUP_DEFAULT_FIFO_DEPTH=2 -m32 -I /usr/include/i386-linux-gnu -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -fno-builtin -I/home/parisa/legup/examples/lib/include -I/home/parisa/legup/smarthls-library -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -target i386-unknown-linux-gnu --gcc-toolchain=/home/parisa/legup/dependencies/gcc -fno-vectorize -fno-slp-vectorize -Werror=implicit-function-declaration -Wno-ignored-attributes -D_GLIBCXX_USE_CXX11_ABI=1 -g -mllvm -disable-llvm-optzns -o hls_output/.hls/sobel.bc
Debug: run() Caller Function: _frontend():284
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/sobel.bc -o hls_output/.hls/part1.00.0.first_link.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg -dataflow-split-bb -dataflow-exline-region hls_output/.hls/part1.00.0.first_link.bc -o hls_output/.hls/part1.00.1.exline_region.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -axi-interface -axi-gen-code-only hls_output/.hls/part1.00.1.exline_region.bc -o hls_output/.hls/part1.axi.00.prelto.1.bc
Debug: run() Caller Function: _run_opt_o3():213
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999 hls_output/.hls/part1.00.2.axi_slave_link.bc -o hls_output/.hls/part1.00.2.O3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -remove-debug-info hls_output/.hls/part1.00.2.O3.bc -o hls_output/.hls/part1.00.prelto.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -lower-bitcasted-function-calls -legup-preprocessing -legup-preprocess-thread-lib -legup-lower-thread-structs -always-inline -axi-interface -loop-rotate -legup-unroll -unroll-threads=1 -break-constgeps -legup-parallel-api -deadargelim hls_output/.hls/part1.00.prelto.1.bc -o hls_output/.hls/part1.01.parallel.bc
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -annotate-toplevel-ptrargs -ANALYZE_WHOLE_PROGRAM=1 -break-constgeps -lower-globals-to-arguments -std-link-opts -break-constgeps -loweratomic -legup-sc-parser hls_output/.hls/part1.01.parallel.bc -o hls_output/.hls/part1.02.preprocessing.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -removeswtestbench -globaldce -expand-struct-regs hls_output/.hls/part1.02.preprocessing.bc -o hls_output/.hls/part1.03.swremoved.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-code-support-checking hls_output/.hls/part1.03.swremoved.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -inline-global-apint-ctor -instcombine -simplifycfg -instcombine -extract-global-ap-int-initializer hls_output/.hls/part1.03.swremoved.bc -o hls_output/.hls/part1.04.ap_int_global_init.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= hls_output/.hls/part1.04.ap_int_global_init.bc -o hls_output/.hls/part1.05.mempromo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -legup-lower-sc hls_output/.hls/part1.05.mempromo.bc -o hls_output/.hls/part1.06.lower.int.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-lower-single-element-struct hls_output/.hls/part1.06.lower.int.bc -o hls_output/.hls/part1.07.lower.ap.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -data-pack -split-legup-force-reg hls_output/.hls/part1.07.lower.ap.bc -o hls_output/.hls/part1.08.lower.datapack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-fifos hls_output/.hls/part1.08.lower.datapack.bc -o hls_output/.hls/part1.09.lower.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basiccg -inline-cost -inline -globalopt -globaldce hls_output/.hls/part1.09.lower.fifo.bc -o hls_output/.hls/part1.10.lower.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.10.lower.bc -o hls_output/.hls/part1.11.stdlinkopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-compile-opts hls_output/.hls/part1.11.stdlinkopts.bc -o hls_output/.hls/part1.12.stdcompileopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.12.stdcompileopts.bc -o hls_output/.hls/part1.13.stdlinkopts2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-math-for-pipeline hls_output/.hls/part1.13.stdlinkopts2.bc -o hls_output/.hls/part1.14.lowermath.bc
Debug: run() Caller Function: _ir_transformations():534
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/part1.14.lowermath.bc /home/parisa/legup/examples/lib/llvm/libm_32.bc -o hls_output/.hls/part1.15.postlto.6.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-prelto -mp-preprocess hls_output/.hls/part1.15.postlto.6.bc -o hls_output/.hls/part1.16.legupprelto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce -std-link-opts -internalize hls_output/.hls/part1.16.legupprelto.bc -o hls_output/.hls/part1.17.postlto.8.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -frem-shrinking hls_output/.hls/part1.17.postlto.8.bc -o hls_output/.hls/part1.18.postlto.9.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-process-bw -legup-prop-bw hls_output/.hls/part1.18.postlto.9.bc -o hls_output/.hls/part1.19.ab.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -indvars2 -mem2reg -simplifycfg -loops -lcssa -loop-simplify -loop-rotate hls_output/.hls/part1.19.ab.bc -o hls_output/.hls/part1.20.looprotate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -replicate-functions hls_output/.hls/part1.20.looprotate.bc -o hls_output/.hls/part1.21.replicate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-inliner -always-inline hls_output/.hls/part1.21.replicate.bc -o hls_output/.hls/part1.22.inline.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce hls_output/.hls/part1.22.inline.1.bc -o hls_output/.hls/part1.23.inline.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -lcssa -rotation-max-header-size=1000 -loop-rotate -legup-unroll hls_output/.hls/part1.23.inline.bc -o hls_output/.hls/part1.24.unroll.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loops -lcssa -loop-simplify -indvars2 -legup-loop-nest-merge -simplifycfg -dce hls_output/.hls/part1.24.unroll.bc -o hls_output/.hls/part1.25.loop_nest_merged.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps hls_output/.hls/part1.25.loop_nest_merged.bc -o hls_output/.hls/part1.26.breakgeps.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -voidptr-argpromotion -dce -globaldce hls_output/.hls/part1.26.breakgeps.bc -o hls_output/.hls/part1.27.voidptr.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -resolve-bitcast -instcombine -std-link-opts -break-constgeps hls_output/.hls/part1.27.voidptr.bc -o hls_output/.hls/part1.28.voidptropt.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loop-simplify -indvars -mem-partition -instcombine -axi-interface -axi-rm-unused-mem-only -dce -deadargelim -dce -globaldce -break-constgeps hls_output/.hls/part1.28.voidptropt.bc -o hls_output/.hls/part1.29.mp.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -bit-pack-struct -byte-pack-struct -abi-pack-struct -llvm-pack-struct hls_output/.hls/part1.29.mp.bc -o hls_output/.hls/part1.30.pack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -break-constgeps -select-transform -mem2reg hls_output/.hls/part1.30.pack.bc -o hls_output/.hls/part1.31.memlowered.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-sc-fsm-generator -annotate-toplevel-ptrargs -annotate-noalias hls_output/.hls/part1.31.memlowered.bc -o hls_output/.hls/part1.32.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-handle-static-objects -dce hls_output/.hls/part1.32.fifo.bc -o hls_output/.hls/part1.33.static.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -mergereturn -legup-ga2l -dce -mem2reg hls_output/.hls/part1.33.static.bc -o hls_output/.hls/part1.34.ga2l.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -std-link-opts hls_output/.hls/part1.34.ga2l.bc -o hls_output/.hls/part1.36.postlto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-struct-support-checking hls_output/.hls/part1.36.postlto.bc -o hls_output/.hls/part1.37.check.struct.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-cleanup hls_output/.hls/part1.37.check.struct.bc -o hls_output/.hls/part1.38.cleanup.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -flatten-memory -dce -instcombine -licm -break-constgeps hls_output/.hls/part1.38.cleanup.bc -o hls_output/.hls/part1.39.flatten.memory.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-promote-ap -mem2reg -licm hls_output/.hls/part1.39.flatten.memory.bc -o hls_output/.hls/part1.40.promoted.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -loop-simplify -loop-rotate -indvars2 -instcombine -axi-initiator-fifo-creation -globaldce -mem2reg -deadargelim -extract-dataflow-loop -annotate-fifoarguments hls_output/.hls/part1.40.promoted.bc -o hls_output/.hls/part1.42.df.loop.extract.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-split-bb -dataflow-code-motion -always-inline -instcombine hls_output/.hls/part1.42.df.loop.extract.bc -o hls_output/.hls/part1.43.df.code.motion.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-arguments -deadargelim -globaldce hls_output/.hls/part1.43.df.code.motion.bc -o hls_output/.hls/part1.44.df.1.arg.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-fifo -mem2reg hls_output/.hls/part1.44.df.1.arg.bc -o hls_output/.hls/part1.45.df.2.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-pipo -resolve-bitcast -instcombine hls_output/.hls/part1.45.df.2.fifo.bc -o hls_output/.hls/part1.46.df.3.pipo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -gvn -legup-strength-reduction -legup-expr-tree-balance -legup-store-merge hls_output/.hls/part1.47.preifconv.1.bc -o hls_output/.hls/part1.48.preifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.48.preifconv.2.bc -o hls_output/.hls/part1.49.preifconv.3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-if-conversion hls_output/.hls/part1.49.preifconv.3.bc -o hls_output/.hls/part1.50.ifconv.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-trip-counts hls_output/.hls/part1.50.ifconv.bc -o hls_output/.hls/part1.51.generatetripcounts.bc
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.51.generatetripcounts.bc -o hls_output/.hls/part1.52.ifconv.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -enable-pre=false -enable-load-pre=false -loop-simplify -indvars2 -instcombine -gvn -legup-strength-reduction -rewrite-loop-init -constprop -early-cse -dce -annotate-fifoarguments hls_output/.hls/part1.52.ifconv.1.bc -o hls_output/.hls/part1.53.ifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-final-code-support-checking hls_output/.hls/part1.53.ifconv.2.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-reduce-latency -legup-reduce-latency-annotate-depth -fuse-ops -bit-manipulation -globaldce -adce -annotate-legup-force-reg hls_output/.hls/part1.53.ifconv.2.bc -o hls_output/.hls/part1.55.finaloptimizedir.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -restore-metadata -basicaa -loop-pipeline -function-pipeline hls_output/.hls/part1.55.finaloptimizedir.bc -o hls_output/.hls/part1.bc
Debug: run() Caller Function: _backend():1075
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-accelerator-driver -LEGUP_ACCELERATOR_FILENAME=part1 hls_output/.hls/part1.bc -o /dev/null
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 24 15:55:21 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 24 16:03:35 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 24 16:16:32 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: 0
Info: end of block
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: end of block
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: end of block
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 1
Info: 0
Info: end of block
Info: 0
Info: 0
Info: 1
Info: 0
Info: 0
Info: 0
Info: end of block
Info: 0
Info: 0
Info: 0
Info: end of block
Info: 0
Info: end of block
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Mar 27 08:34:30 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Mar 27 12:09:05 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Mar 27 12:15:42 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Mar 27 13:33:11 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Mar 27 14:15:52 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
0  llc             0x0000000001189899
1  llc             0x0000000001189b15
2  llc             0x00000000011894a2
3  libpthread.so.0 0x00007efc1db00140
4  llc             0x0000000000a2173a
5  llc             0x0000000000e72c99
6  llc             0x0000000000e70a0d
7  llc             0x0000000000444abe
8  llc             0x0000000000d01a1e
9  llc             0x0000000000d08b95
10 llc             0x0000000000e98dfc
11 llc             0x0000000000e98ead
12 llc             0x00000000004c9c2e
13 llc             0x00000000004c2a96
14 llc             0x0000000000474bca
15 llc             0x0000000000e446b7
16 llc             0x0000000000e44ba6
17 llc             0x0000000000e44d93
18 llc             0x00000000004131b6
19 llc             0x00000000004122c7
20 libc.so.6       0x00007efc1cca9ac5 __libc_start_main + 245
21 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc 

[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Mar 27 14:17:47 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
0  llc             0x00000000011898e1
1  llc             0x0000000001189b5d
2  llc             0x00000000011894ea
3  libpthread.so.0 0x00007efcff65b140
4  llc             0x00000000005711fd
5  llc             0x0000000000cfdada
6  llc             0x0000000000d01a84
7  llc             0x0000000000d08bdd
8  llc             0x0000000000e98e44
9  llc             0x0000000000e98ef5
10 llc             0x00000000004c9c76
11 llc             0x00000000004c2a96
12 llc             0x0000000000474bca
13 llc             0x0000000000e446ff
14 llc             0x0000000000e44bee
15 llc             0x0000000000e44ddb
16 llc             0x00000000004131b6
17 llc             0x00000000004122c7
18 libc.so.6       0x00007efcfe804ac5 __libc_start_main + 245
19 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc 

[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Mar 27 14:44:21 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
0  llc             0x00000000011898d9
1  llc             0x0000000001189b55
2  llc             0x00000000011894e2
3  libpthread.so.0 0x00007f1eaadf6140
4  llc             0x00000000005711fd
5  llc             0x0000000000cfdad2
6  llc             0x0000000000cfdcf5
7  llc             0x0000000000cfdd5d
8  llc             0x0000000000d01718
9  llc             0x0000000000d08bd5
10 llc             0x0000000000e98e3c
11 llc             0x0000000000e98eed
12 llc             0x00000000004c9c76
13 llc             0x00000000004c2a96
14 llc             0x0000000000474bca
15 llc             0x0000000000e446f7
16 llc             0x0000000000e44be6
17 llc             0x0000000000e44dd3
18 llc             0x00000000004131b6
19 llc             0x00000000004122c7
20 libc.so.6       0x00007f1ea9f9fac5 __libc_start_main + 245
21 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc 

[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Mar 27 14:49:48 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
0  llc             0x00000000011898d9
1  llc             0x0000000001189b55
2  llc             0x00000000011894e2
3  libpthread.so.0 0x00007f82e7cb9140
4  llc             0x00000000005711fd
5  llc             0x0000000000cfdad2
6  llc             0x0000000000cfdcf5
7  llc             0x0000000000cfdd5d
8  llc             0x0000000000d01718
9  llc             0x0000000000d08bd5
10 llc             0x0000000000e98e3c
11 llc             0x0000000000e98eed
12 llc             0x00000000004c9c76
13 llc             0x00000000004c2a96
14 llc             0x0000000000474bca
15 llc             0x0000000000e446f7
16 llc             0x0000000000e44be6
17 llc             0x0000000000e44dd3
18 llc             0x00000000004131b6
19 llc             0x00000000004122c7
20 libc.so.6       0x00007f82e6e62ac5 __libc_start_main + 245
21 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc 

[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Mar 27 15:01:11 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: cosim
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Mar 27 15:02:38 2023
----------------------------------------------------------------------------
Info: Generating Co-simulation Software Wrapper
Info: Compiling Software...
Gathering inputs/outputs from software execution for sobel_filter function call 1.
PASS!
Info: Generating Co-simulation RTL testbench
Info: Running RTL simulation
Reading pref.tcl

# 2022.2

# vmap -c
# Model Technology ModelSim Microsemi Pro vmap 2022.2 Lib Mapping Utility 2022.04 Apr 26 2022
# vmap -c 
# Copying /home/shadjis/latest_linux_Libero_SoC/ModelSimPro/modeltech/linuxacoem/../modelsim.ini to modelsim.ini
#  vlib work
#  vmap work ./work
# Model Technology ModelSim Microsemi Pro vmap 2022.2 Lib Mapping Utility 2022.04 Apr 26 2022
# vmap work ./work 
# Modifying modelsim.ini
#  exit
Model Technology ModelSim Microsemi Pro vlog 2022.2 Compiler 2022.04 Apr 26 2022
Start time: 15:03:00 on Mar 27,2023
vlog -sv "+define+MEM_INIT_DIR="/home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/rtl/mem_init/"" /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/rtl/part1_sobel_filter.v cosim_tb.sv 
-- Compiling module sobel_filter_top
-- Compiling module sobel_filter_sobel_filter
-- Compiling module sobel_filter_top_tb
-- Compiling module cosim_tb
-- Compiling module cosim_ram_dual_port
-- Compiling module cosim_ram_dual_port_byte_enabled
-- Compiling module cosim_ram_dual_port_regular

Top level modules:
	cosim_tb
End time: 15:03:00 on Mar 27,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 2022.2

# vsim -suppress 8607 -suppress 2249 -suppress 2685 -suppress 2718 -suppress 3017 -suppress 3722 -suppress 12110 -suppress 8891 "+nowarn8891" -c -do "set StdArithNoWarnings 1; run 1000000000000000ns; exit;" work.cosim_tb 
# Start time: 15:03:02 on Mar 27,2023
# //  ModelSim Microsemi Pro 2022.2 Apr 26 2022 Linux 3.10.0-1160.el7.x86_64
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.cosim_tb
# Loading work.sobel_filter_top_tb
# Loading work.sobel_filter_top
# Loading work.sobel_filter_sobel_filter
# Loading work.cosim_ram_dual_port
# Loading work.cosim_ram_dual_port_regular
# set StdArithNoWarnings 1
# 1
#  run 1000000000000000ns
# Running SW/HW co-simulation...
# Initializing memory out_var at cycle =           0
# Initializing memory in_var at cycle =           0
# Storing memory contents out_var at cycle =     2087959
# Storing memory contents in_var at cycle =     2087959
#           1 /           1 function calls completed.
# Number of calls:           1
# Cycle latency:     2087960
# ** Note: $finish    : cosim_tb.sv(338)
#    Time: 41759410 ns  Iteration: 1  Instance: /cosim_tb
# End time: 15:03:23 on Mar 27,2023, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
Info: Verifying RTL simulation
Retrieving hardware outputs from RTL simulation for sobel_filter function call 1.
PASS!
Number of calls: 1
Cycle latency: 2,087,960
SW/HW co-simulation: PASS
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Mar 27 16:16:21 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Mar 27 16:19:03 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Mon Mar 27 16:22:47 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Debug: run() Caller Function: get_user_makefile_variables():15
Debug: make export-user-makefile-variables AVOID_BASH=1 LEGUP_ROOT_DIR=/home/parisa/legup
Debug: NAME = part1
Debug: LOCAL_CONFIG = -legup-config=config.tcl
Debug: NO_INLINE = 
Debug: VHDL_WRAPPER_SIM = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: POST_SYNTH_SIM = 
Debug: PROGRAMMER_ID = 
Debug: BOARD_IP = 
Debug: QOR_TEST_NAME = part1
Debug: COMMIT_HASH = 
Debug: QOR_BUILD = 
Debug: QOR_BUILD_NAME = 
Debug: NO_OPT = 
Debug: MODELSIM_TOOL_PATH = 
Debug: MODELSIM_TOOL_PATH_OS_INDEP = 
Debug: LIBERO_TOOL_PATH = 
Debug: LIBERO_TOOL_PATH_OS_INDEP = 
Debug: SYNPLIFY_PATH = /home/shadjis/latest_linux_Libero_SoC/Libero/bin64/../../SynplifyPro/bin/
Debug: MEMORY_BASE_ADDRESSMEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: COMBINE_BB = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 10
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: TARGET_ARCH = 
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: SRCS = sobel.cpp  
Debug: RISCV_SRCS = sobel.cpp  
Debug: CFLAG = -D__SYNTHESIS__ -m32 -I /usr/include/i386-linux-gnu -D LEGUP_DEFAULT_FIFO_DEPTH=2 -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/ -fno-builtin -I /home/parisa/legup/examples/lib/include/ -I /home/parisa/legup/smarthls-library
Debug: CPP_FLAG = -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/
Debug: USER_CXX_FLAG = 
Debug: NO_STD_COMPILE_OPTS = 
Debug: USER_CXX_FLAG_RISCV = 
Debug: USER_LINK_FLAG = 
Debug: USER_LINK_FLAG_RISCV = 
Debug: LINK_ICICLE_LIBS = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_no_accel
Debug: LINK_ICICLE_LIBS_SOC = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_accel
Debug: LINK_FLAG_RISCV = 
Debug: PROGRAM_ARGUMENTS = 
Debug: UNROLL = 
Debug: USER_ENV_VARS = 
Debug: USER_ENV_VARS_RISCV = 
Debug: LLC_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1
Debug: OPT_O3_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999
Debug: OPT_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW=
Debug: NUM_LIBERO_PnR_PASSES = 25
Debug: BOARD_PATH = 
Debug: INPUT_FILES_RISCV = 
Debug: OUTPUT_FILES_RISCV = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: ACCELERATOR_NAME = sobel_filter
Debug: TEST_BENCH = 
Debug: CUSTOM_TEST_BENCH = 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-tcl-cmds puts [concat "MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_MEMORY_BASE_ADDRESS]];
puts [concat "MEMORY_SIZE =" [get_parameter SYSTEM_MEMORY_SIZE]];
puts [concat "MEMORY_WIDTH =" [get_parameter SYSTEM_MEMORY_WIDTH]];
puts [concat "MEMORY_SIM_INIT_FILE_NAME =" [get_parameter SYSTEM_MEMORY_SIM_INIT_FILE_NAME]];
puts [concat "DATA_MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_DATA_MEMORY_BASE_ADDRESS]];
puts [concat "OUTPUT_PATH =" [get_legup_output_path]];
puts [concat "CUSTOM_RTL_FUNCTIONS =" [atleast_one_custom_rtl]];
puts [concat "FPGA_BOARD =" [get_board]];
puts [concat "DEVICE_FAMILY =" [get_device_family]];
puts [concat "DEVICE =" [get_device]];
puts [concat "PROJECT =" [get_parameter SYSTEM_PROJECT_NAME]];
puts [concat "SYNTHESIS_TOP_MODULE_FILE =" [get_synthesis_top_module_file]];
puts [concat "FPGA_VENDOR =" [get_parameter FPGA_VENDOR]];
puts [concat "OPENMP =" [get_parameter ENABLE_OPENMP]];
puts [concat "SYSTEM_UART_TYPE =" [get_parameter SYSTEM_UART_TYPE]];
puts [concat "CLOCK_PERIOD =" [get_parameter CLOCK_PERIOD]];
puts [concat "SYNTHESIS_CLOCK_PERIOD =" [get_parameter SYNTHESIS_CLOCK_PERIOD]];
puts [concat "LEGUP_DEFAULT_FIFO_DEPTH =" [get_parameter DEFAULT_FIFO_DEPTH]];
puts [concat "PROC_ARCH =" [get_parameter SYSTEM_PROCESSOR_ARCHITECTURE]];
puts [concat "LEGUP_CUSTOM_VHDL_FILES =" [get_custom_vhdl_files]];
puts [concat "USE_TOP_LEVEL_WRAPPER_FILE =" [get_parameter PRINT_TOPLEVEL_WRAPPER]];
puts [concat "SOURCE_TRANSFORM =" [get_parameter POINTSTO_ANALYZE_HW_ONLY]];
puts [concat "REPLICATE_RAMS =" [get_parameter REPLICATE_RAMS]];
puts [concat "USE_ACTGENO =" [get_actgeno_usage]];
puts [concat "CUSTOM_TOP_LEVEL =" [get_custom_top_level_module]];
exit; /dev/null -o /dev/null
Debug: MEMORY_BASE_ADDRESS = 
Debug: MEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: SYNTHESIS_TOP_MODULE_FILE = 
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = 
Debug: run() Caller Function: _call_dependency_handler():224
Debug: /home/parisa/legup/examples/scripts/utils/target_dependency/DependencyHandler hw part1
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-startup /dev/null -o /dev/null
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 28 08:45:26 2023
----------------------------------------------------------------------------
Debug: run() Caller Function: _run_clang():223
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/clang -fno-exceptions -O3 sobel.cpp -emit-llvm -c -D__SYNTHESIS__ -D LEGUP_DEFAULT_FIFO_DEPTH=2 -m32 -I /usr/include/i386-linux-gnu -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -fno-builtin -I/home/parisa/legup/examples/lib/include -I/home/parisa/legup/smarthls-library -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -target i386-unknown-linux-gnu --gcc-toolchain=/home/parisa/legup/dependencies/gcc -fno-vectorize -fno-slp-vectorize -Werror=implicit-function-declaration -Wno-ignored-attributes -D_GLIBCXX_USE_CXX11_ABI=1 -g -mllvm -disable-llvm-optzns -o hls_output/.hls/sobel.bc
Debug: run() Caller Function: _frontend():284
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/sobel.bc -o hls_output/.hls/part1.00.0.first_link.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg -dataflow-split-bb -dataflow-exline-region hls_output/.hls/part1.00.0.first_link.bc -o hls_output/.hls/part1.00.1.exline_region.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -axi-interface -axi-gen-code-only hls_output/.hls/part1.00.1.exline_region.bc -o hls_output/.hls/part1.axi.00.prelto.1.bc
Debug: run() Caller Function: _run_opt_o3():213
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999 hls_output/.hls/part1.00.2.axi_slave_link.bc -o hls_output/.hls/part1.00.2.O3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -remove-debug-info hls_output/.hls/part1.00.2.O3.bc -o hls_output/.hls/part1.00.prelto.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -lower-bitcasted-function-calls -legup-preprocessing -legup-preprocess-thread-lib -legup-lower-thread-structs -always-inline -axi-interface -loop-rotate -legup-unroll -unroll-threads=1 -break-constgeps -legup-parallel-api -deadargelim hls_output/.hls/part1.00.prelto.1.bc -o hls_output/.hls/part1.01.parallel.bc
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -annotate-toplevel-ptrargs -ANALYZE_WHOLE_PROGRAM=1 -break-constgeps -lower-globals-to-arguments -std-link-opts -break-constgeps -loweratomic -legup-sc-parser hls_output/.hls/part1.01.parallel.bc -o hls_output/.hls/part1.02.preprocessing.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -removeswtestbench -globaldce -expand-struct-regs hls_output/.hls/part1.02.preprocessing.bc -o hls_output/.hls/part1.03.swremoved.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-code-support-checking hls_output/.hls/part1.03.swremoved.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -inline-global-apint-ctor -instcombine -simplifycfg -instcombine -extract-global-ap-int-initializer hls_output/.hls/part1.03.swremoved.bc -o hls_output/.hls/part1.04.ap_int_global_init.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= hls_output/.hls/part1.04.ap_int_global_init.bc -o hls_output/.hls/part1.05.mempromo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -legup-lower-sc hls_output/.hls/part1.05.mempromo.bc -o hls_output/.hls/part1.06.lower.int.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-lower-single-element-struct hls_output/.hls/part1.06.lower.int.bc -o hls_output/.hls/part1.07.lower.ap.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -data-pack -split-legup-force-reg hls_output/.hls/part1.07.lower.ap.bc -o hls_output/.hls/part1.08.lower.datapack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-fifos hls_output/.hls/part1.08.lower.datapack.bc -o hls_output/.hls/part1.09.lower.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basiccg -inline-cost -inline -globalopt -globaldce hls_output/.hls/part1.09.lower.fifo.bc -o hls_output/.hls/part1.10.lower.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.10.lower.bc -o hls_output/.hls/part1.11.stdlinkopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-compile-opts hls_output/.hls/part1.11.stdlinkopts.bc -o hls_output/.hls/part1.12.stdcompileopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.12.stdcompileopts.bc -o hls_output/.hls/part1.13.stdlinkopts2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-math-for-pipeline hls_output/.hls/part1.13.stdlinkopts2.bc -o hls_output/.hls/part1.14.lowermath.bc
Debug: run() Caller Function: _ir_transformations():534
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/part1.14.lowermath.bc /home/parisa/legup/examples/lib/llvm/libm_32.bc -o hls_output/.hls/part1.15.postlto.6.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-prelto -mp-preprocess hls_output/.hls/part1.15.postlto.6.bc -o hls_output/.hls/part1.16.legupprelto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce -std-link-opts -internalize hls_output/.hls/part1.16.legupprelto.bc -o hls_output/.hls/part1.17.postlto.8.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -frem-shrinking hls_output/.hls/part1.17.postlto.8.bc -o hls_output/.hls/part1.18.postlto.9.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-process-bw -legup-prop-bw hls_output/.hls/part1.18.postlto.9.bc -o hls_output/.hls/part1.19.ab.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -indvars2 -mem2reg -simplifycfg -loops -lcssa -loop-simplify -loop-rotate hls_output/.hls/part1.19.ab.bc -o hls_output/.hls/part1.20.looprotate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -replicate-functions hls_output/.hls/part1.20.looprotate.bc -o hls_output/.hls/part1.21.replicate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-inliner -always-inline hls_output/.hls/part1.21.replicate.bc -o hls_output/.hls/part1.22.inline.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce hls_output/.hls/part1.22.inline.1.bc -o hls_output/.hls/part1.23.inline.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -lcssa -rotation-max-header-size=1000 -loop-rotate -legup-unroll hls_output/.hls/part1.23.inline.bc -o hls_output/.hls/part1.24.unroll.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loops -lcssa -loop-simplify -indvars2 -legup-loop-nest-merge -simplifycfg -dce hls_output/.hls/part1.24.unroll.bc -o hls_output/.hls/part1.25.loop_nest_merged.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps hls_output/.hls/part1.25.loop_nest_merged.bc -o hls_output/.hls/part1.26.breakgeps.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -voidptr-argpromotion -dce -globaldce hls_output/.hls/part1.26.breakgeps.bc -o hls_output/.hls/part1.27.voidptr.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -resolve-bitcast -instcombine -std-link-opts -break-constgeps hls_output/.hls/part1.27.voidptr.bc -o hls_output/.hls/part1.28.voidptropt.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loop-simplify -indvars -mem-partition -instcombine -axi-interface -axi-rm-unused-mem-only -dce -deadargelim -dce -globaldce -break-constgeps hls_output/.hls/part1.28.voidptropt.bc -o hls_output/.hls/part1.29.mp.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -bit-pack-struct -byte-pack-struct -abi-pack-struct -llvm-pack-struct hls_output/.hls/part1.29.mp.bc -o hls_output/.hls/part1.30.pack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -break-constgeps -select-transform -mem2reg hls_output/.hls/part1.30.pack.bc -o hls_output/.hls/part1.31.memlowered.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-sc-fsm-generator -annotate-toplevel-ptrargs -annotate-noalias hls_output/.hls/part1.31.memlowered.bc -o hls_output/.hls/part1.32.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-handle-static-objects -dce hls_output/.hls/part1.32.fifo.bc -o hls_output/.hls/part1.33.static.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -mergereturn -legup-ga2l -dce -mem2reg hls_output/.hls/part1.33.static.bc -o hls_output/.hls/part1.34.ga2l.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -std-link-opts hls_output/.hls/part1.34.ga2l.bc -o hls_output/.hls/part1.36.postlto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-struct-support-checking hls_output/.hls/part1.36.postlto.bc -o hls_output/.hls/part1.37.check.struct.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-cleanup hls_output/.hls/part1.37.check.struct.bc -o hls_output/.hls/part1.38.cleanup.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -flatten-memory -dce -instcombine -licm -break-constgeps hls_output/.hls/part1.38.cleanup.bc -o hls_output/.hls/part1.39.flatten.memory.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-promote-ap -mem2reg -licm hls_output/.hls/part1.39.flatten.memory.bc -o hls_output/.hls/part1.40.promoted.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -loop-simplify -loop-rotate -indvars2 -instcombine -axi-initiator-fifo-creation -globaldce -mem2reg -deadargelim -extract-dataflow-loop -annotate-fifoarguments hls_output/.hls/part1.40.promoted.bc -o hls_output/.hls/part1.42.df.loop.extract.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-split-bb -dataflow-code-motion -always-inline -instcombine hls_output/.hls/part1.42.df.loop.extract.bc -o hls_output/.hls/part1.43.df.code.motion.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-arguments -deadargelim -globaldce hls_output/.hls/part1.43.df.code.motion.bc -o hls_output/.hls/part1.44.df.1.arg.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-fifo -mem2reg hls_output/.hls/part1.44.df.1.arg.bc -o hls_output/.hls/part1.45.df.2.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-pipo -resolve-bitcast -instcombine hls_output/.hls/part1.45.df.2.fifo.bc -o hls_output/.hls/part1.46.df.3.pipo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -gvn -legup-strength-reduction -legup-expr-tree-balance -legup-store-merge hls_output/.hls/part1.47.preifconv.1.bc -o hls_output/.hls/part1.48.preifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.48.preifconv.2.bc -o hls_output/.hls/part1.49.preifconv.3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-if-conversion hls_output/.hls/part1.49.preifconv.3.bc -o hls_output/.hls/part1.50.ifconv.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-trip-counts hls_output/.hls/part1.50.ifconv.bc -o hls_output/.hls/part1.51.generatetripcounts.bc
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.51.generatetripcounts.bc -o hls_output/.hls/part1.52.ifconv.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -enable-pre=false -enable-load-pre=false -loop-simplify -indvars2 -instcombine -gvn -legup-strength-reduction -rewrite-loop-init -constprop -early-cse -dce -annotate-fifoarguments hls_output/.hls/part1.52.ifconv.1.bc -o hls_output/.hls/part1.53.ifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-final-code-support-checking hls_output/.hls/part1.53.ifconv.2.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-reduce-latency -legup-reduce-latency-annotate-depth -fuse-ops -bit-manipulation -globaldce -adce -annotate-legup-force-reg hls_output/.hls/part1.53.ifconv.2.bc -o hls_output/.hls/part1.55.finaloptimizedir.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -restore-metadata -basicaa -loop-pipeline -function-pipeline hls_output/.hls/part1.55.finaloptimizedir.bc -o hls_output/.hls/part1.bc
Debug: run() Caller Function: _backend():1075
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-accelerator-driver -LEGUP_ACCELERATOR_FILENAME=part1 hls_output/.hls/part1.bc -o /dev/null
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 28 08:54:24 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
[SchedulerDAG.cpp:965: createFSM] (Expect: false;  Actual: 0) Fatal error: SmartHLS has exited unexpectedly. For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
llc: /home/parisa/legup/llvm/lib/Target/Verilog/LegupLogging/LegupLogging.h:224: void {anonymous}::__legup_log_exit(bool): Assertion `0' failed.
0  llc             0x0000000001189c69
1  llc             0x0000000001189ee5
2  llc             0x0000000001189872
3  libpthread.so.0 0x00007fce55095140
4  libc.so.6       0x00007fce542522e7 gsignal + 55
5  libc.so.6       0x00007fce542536c8 abort + 328
6  libc.so.6       0x00007fce5424b406
7  libc.so.6       0x00007fce5424b4b2
8  llc             0x000000000041172b
9  llc             0x00000000004177c4
10 llc             0x0000000000807468
11 llc             0x00000000006c89b0
12 llc             0x0000000000740096
13 llc             0x0000000000473128
14 llc             0x0000000000e44906
15 llc             0x0000000000e44f76
16 llc             0x0000000000e45163
17 llc             0x00000000004131b6
18 llc             0x00000000004122c7
19 libc.so.6       0x00007fce5423eac5 __libc_start_main + 245
20 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc 
1.	Running pass 'LegupPass backend' on module 'hls_output/.hls/part1.bc'.

[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 28 09:44:35 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: new block
Info: new block
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: new block
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: new block
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 0
Info: 1
Info: 1
Info: 2
Info: 2
Info: 1
Info: 1
Info: 3
Info: 3
Info: 3
Info: 3
Info: 2
Info: 2
Info: 4
Info: 4
Info: 4
Info: 4
Info: 3
Info: 3
Info: 3
Info: 1
Info: 2
Info: 4
Info: 4
Info: 4
Info: 4
Info: 4
Info: 4
Info: 1
Info: 2
Info: 4
Info: 4
Info: 4
Info: 4
Info: 4
Info: 4
Info: 4
Info: 4
Info: 4
Info: 4
Info: 4
Info: 0
Info: new block
Info: 0
Info: 0
Info: 1
Info: 0
Info: 0
Info: 0
Info: new block
Info: 0
Info: 0
Info: 0
Info: new block
Info: 0
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 28 10:09:30 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 28 10:16:12 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 28 13:47:19 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 28 13:51:08 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Is innermost
Info: Found trip count of: 512
Info: Status of invariance: 1
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Tue Mar 28 16:13:19 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 08:25:04 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
[GenerateRTL.cpp:10628: blockSegmentTime] (Expect: false;  Actual: 0) Fatal error: SmartHLS has exited unexpectedly. For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
llc: /home/parisa/legup/llvm/lib/Target/Verilog/LegupLogging/LegupLogging.h:224: void {anonymous}::__legup_log_exit(bool): Assertion `0' failed.
0  llc             0x000000000118a161
1  llc             0x000000000118a3dd
2  llc             0x0000000001189d6a
3  libpthread.so.0 0x00007f8070219140
4  libc.so.6       0x00007f806f3d62e7 gsignal + 55
5  libc.so.6       0x00007f806f3d76c8 abort + 328
6  libc.so.6       0x00007f806f3cf406
7  libc.so.6       0x00007f806f3cf4b2
8  llc             0x000000000041172b
9  llc             0x00000000004177c4
10 llc             0x000000000073ef28
11 llc             0x000000000073eac5
12 llc             0x000000000073f1b6
13 llc             0x000000000073f0ca
14 llc             0x000000000073f32e
15 llc             0x000000000072f9a2
16 llc             0x0000000000473563
17 llc             0x0000000000e44dfe
18 llc             0x0000000000e4546e
19 llc             0x0000000000e4565b
20 llc             0x00000000004131b6
21 llc             0x00000000004122c7
22 libc.so.6       0x00007f806f3c2ac5 __libc_start_main + 245
23 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc 
1.	Running pass 'LegupPass backend' on module 'hls_output/.hls/part1.bc'.

[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 08:38:49 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 09:22:21 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 09:59:53 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 10:08:41 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 10:13:59 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 11:06:18 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 11:39:47 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 11:50:07 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 12:09:29 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 13:21:45 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 13:30:25 2023
----------------------------------------------------------------------------
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 13:30:45 2023
----------------------------------------------------------------------------
Error: SmartHLS execution interrupted by user!
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 13:31:18 2023
----------------------------------------------------------------------------
Error: SmartHLS execution interrupted by user!
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 13:35:08 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 13:38:16 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 13:41:42 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Debug: run() Caller Function: get_user_makefile_variables():15
Debug: make export-user-makefile-variables AVOID_BASH=1 LEGUP_ROOT_DIR=/home/parisa/legup
Debug: NAME = part1
Debug: LOCAL_CONFIG = -legup-config=config.tcl
Debug: NO_INLINE = 
Debug: VHDL_WRAPPER_SIM = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: POST_SYNTH_SIM = 
Debug: PROGRAMMER_ID = 
Debug: BOARD_IP = 
Debug: QOR_TEST_NAME = part1
Debug: COMMIT_HASH = 
Debug: QOR_BUILD = 
Debug: QOR_BUILD_NAME = 
Debug: NO_OPT = 
Debug: MODELSIM_TOOL_PATH = 
Debug: MODELSIM_TOOL_PATH_OS_INDEP = 
Debug: LIBERO_TOOL_PATH = 
Debug: LIBERO_TOOL_PATH_OS_INDEP = 
Debug: SYNPLIFY_PATH = /home/shadjis/latest_linux_Libero_SoC/Libero/bin64/../../SynplifyPro/bin/
Debug: MEMORY_BASE_ADDRESSMEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: COMBINE_BB = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 10
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: TARGET_ARCH = 
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: SRCS = sobel.cpp  
Debug: RISCV_SRCS = sobel.cpp  
Debug: CFLAG = -D__SYNTHESIS__ -m32 -I /usr/include/i386-linux-gnu -D LEGUP_DEFAULT_FIFO_DEPTH=2 -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/ -fno-builtin -I /home/parisa/legup/examples/lib/include/ -I /home/parisa/legup/smarthls-library
Debug: CPP_FLAG = -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/
Debug: USER_CXX_FLAG = 
Debug: NO_STD_COMPILE_OPTS = 
Debug: USER_CXX_FLAG_RISCV = 
Debug: USER_LINK_FLAG = 
Debug: USER_LINK_FLAG_RISCV = 
Debug: LINK_ICICLE_LIBS = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_no_accel
Debug: LINK_ICICLE_LIBS_SOC = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_accel
Debug: LINK_FLAG_RISCV = 
Debug: PROGRAM_ARGUMENTS = 
Debug: UNROLL = 
Debug: USER_ENV_VARS = 
Debug: USER_ENV_VARS_RISCV = 
Debug: LLC_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1
Debug: OPT_O3_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999
Debug: OPT_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW=
Debug: NUM_LIBERO_PnR_PASSES = 25
Debug: BOARD_PATH = 
Debug: INPUT_FILES_RISCV = 
Debug: OUTPUT_FILES_RISCV = 
Debug: SYNTHESIS_TOP_MODULE = sobel_filter_top
Debug: CUSTOM_TOP_LEVEL = sobel_filter
Debug: ACCELERATOR_NAME = sobel_filter
Debug: TEST_BENCH = 
Debug: CUSTOM_TEST_BENCH = 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-tcl-cmds puts [concat "MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_MEMORY_BASE_ADDRESS]];
puts [concat "MEMORY_SIZE =" [get_parameter SYSTEM_MEMORY_SIZE]];
puts [concat "MEMORY_WIDTH =" [get_parameter SYSTEM_MEMORY_WIDTH]];
puts [concat "MEMORY_SIM_INIT_FILE_NAME =" [get_parameter SYSTEM_MEMORY_SIM_INIT_FILE_NAME]];
puts [concat "DATA_MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_DATA_MEMORY_BASE_ADDRESS]];
puts [concat "OUTPUT_PATH =" [get_legup_output_path]];
puts [concat "CUSTOM_RTL_FUNCTIONS =" [atleast_one_custom_rtl]];
puts [concat "FPGA_BOARD =" [get_board]];
puts [concat "DEVICE_FAMILY =" [get_device_family]];
puts [concat "DEVICE =" [get_device]];
puts [concat "PROJECT =" [get_parameter SYSTEM_PROJECT_NAME]];
puts [concat "SYNTHESIS_TOP_MODULE_FILE =" [get_synthesis_top_module_file]];
puts [concat "FPGA_VENDOR =" [get_parameter FPGA_VENDOR]];
puts [concat "OPENMP =" [get_parameter ENABLE_OPENMP]];
puts [concat "SYSTEM_UART_TYPE =" [get_parameter SYSTEM_UART_TYPE]];
puts [concat "CLOCK_PERIOD =" [get_parameter CLOCK_PERIOD]];
puts [concat "SYNTHESIS_CLOCK_PERIOD =" [get_parameter SYNTHESIS_CLOCK_PERIOD]];
puts [concat "LEGUP_DEFAULT_FIFO_DEPTH =" [get_parameter DEFAULT_FIFO_DEPTH]];
puts [concat "PROC_ARCH =" [get_parameter SYSTEM_PROCESSOR_ARCHITECTURE]];
puts [concat "LEGUP_CUSTOM_VHDL_FILES =" [get_custom_vhdl_files]];
puts [concat "USE_TOP_LEVEL_WRAPPER_FILE =" [get_parameter PRINT_TOPLEVEL_WRAPPER]];
puts [concat "SOURCE_TRANSFORM =" [get_parameter POINTSTO_ANALYZE_HW_ONLY]];
puts [concat "REPLICATE_RAMS =" [get_parameter REPLICATE_RAMS]];
puts [concat "USE_ACTGENO =" [get_actgeno_usage]];
puts [concat "CUSTOM_TOP_LEVEL =" [get_custom_top_level_module]];
exit; /dev/null -o /dev/null
Debug: MEMORY_BASE_ADDRESS = 
Debug: MEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: SYNTHESIS_TOP_MODULE_FILE = 
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = 
Debug: run() Caller Function: _call_dependency_handler():224
Debug: /home/parisa/legup/examples/scripts/utils/target_dependency/DependencyHandler hw part1
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-startup /dev/null -o /dev/null
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 10:27:16 2023
----------------------------------------------------------------------------
Debug: run() Caller Function: _run_clang():223
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/clang -fno-exceptions -O3 sobel.cpp -emit-llvm -c -D__SYNTHESIS__ -D LEGUP_DEFAULT_FIFO_DEPTH=2 -m32 -I /usr/include/i386-linux-gnu -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -fno-builtin -I/home/parisa/legup/examples/lib/include -I/home/parisa/legup/smarthls-library -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -target i386-unknown-linux-gnu --gcc-toolchain=/home/parisa/legup/dependencies/gcc -fno-vectorize -fno-slp-vectorize -Werror=implicit-function-declaration -Wno-ignored-attributes -D_GLIBCXX_USE_CXX11_ABI=1 -g -mllvm -disable-llvm-optzns -o hls_output/.hls/sobel.bc
Debug: run() Caller Function: _frontend():284
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/sobel.bc -o hls_output/.hls/part1.00.0.first_link.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg -dataflow-split-bb -dataflow-exline-region hls_output/.hls/part1.00.0.first_link.bc -o hls_output/.hls/part1.00.1.exline_region.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -axi-interface -axi-gen-code-only hls_output/.hls/part1.00.1.exline_region.bc -o hls_output/.hls/part1.axi.00.prelto.1.bc
Debug: run() Caller Function: _run_opt_o3():213
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999 hls_output/.hls/part1.00.2.axi_slave_link.bc -o hls_output/.hls/part1.00.2.O3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -remove-debug-info hls_output/.hls/part1.00.2.O3.bc -o hls_output/.hls/part1.00.prelto.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -lower-bitcasted-function-calls -legup-preprocessing -legup-preprocess-thread-lib -legup-lower-thread-structs -always-inline -axi-interface -loop-rotate -legup-unroll -unroll-threads=1 -break-constgeps -legup-parallel-api -deadargelim hls_output/.hls/part1.00.prelto.1.bc -o hls_output/.hls/part1.01.parallel.bc
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -annotate-toplevel-ptrargs -ANALYZE_WHOLE_PROGRAM=1 -break-constgeps -lower-globals-to-arguments -std-link-opts -break-constgeps -loweratomic -legup-sc-parser hls_output/.hls/part1.01.parallel.bc -o hls_output/.hls/part1.02.preprocessing.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -removeswtestbench -globaldce -expand-struct-regs hls_output/.hls/part1.02.preprocessing.bc -o hls_output/.hls/part1.03.swremoved.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-code-support-checking hls_output/.hls/part1.03.swremoved.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -inline-global-apint-ctor -instcombine -simplifycfg -instcombine -extract-global-ap-int-initializer hls_output/.hls/part1.03.swremoved.bc -o hls_output/.hls/part1.04.ap_int_global_init.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= hls_output/.hls/part1.04.ap_int_global_init.bc -o hls_output/.hls/part1.05.mempromo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -legup-lower-sc hls_output/.hls/part1.05.mempromo.bc -o hls_output/.hls/part1.06.lower.int.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-lower-single-element-struct hls_output/.hls/part1.06.lower.int.bc -o hls_output/.hls/part1.07.lower.ap.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -data-pack -split-legup-force-reg hls_output/.hls/part1.07.lower.ap.bc -o hls_output/.hls/part1.08.lower.datapack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-fifos hls_output/.hls/part1.08.lower.datapack.bc -o hls_output/.hls/part1.09.lower.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basiccg -inline-cost -inline -globalopt -globaldce hls_output/.hls/part1.09.lower.fifo.bc -o hls_output/.hls/part1.10.lower.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.10.lower.bc -o hls_output/.hls/part1.11.stdlinkopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-compile-opts hls_output/.hls/part1.11.stdlinkopts.bc -o hls_output/.hls/part1.12.stdcompileopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.12.stdcompileopts.bc -o hls_output/.hls/part1.13.stdlinkopts2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-math-for-pipeline hls_output/.hls/part1.13.stdlinkopts2.bc -o hls_output/.hls/part1.14.lowermath.bc
Debug: run() Caller Function: _ir_transformations():534
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/part1.14.lowermath.bc /home/parisa/legup/examples/lib/llvm/libm_32.bc -o hls_output/.hls/part1.15.postlto.6.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-prelto -mp-preprocess hls_output/.hls/part1.15.postlto.6.bc -o hls_output/.hls/part1.16.legupprelto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce -std-link-opts -internalize hls_output/.hls/part1.16.legupprelto.bc -o hls_output/.hls/part1.17.postlto.8.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -frem-shrinking hls_output/.hls/part1.17.postlto.8.bc -o hls_output/.hls/part1.18.postlto.9.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-process-bw -legup-prop-bw hls_output/.hls/part1.18.postlto.9.bc -o hls_output/.hls/part1.19.ab.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -indvars2 -mem2reg -simplifycfg -loops -lcssa -loop-simplify -loop-rotate hls_output/.hls/part1.19.ab.bc -o hls_output/.hls/part1.20.looprotate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -replicate-functions hls_output/.hls/part1.20.looprotate.bc -o hls_output/.hls/part1.21.replicate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-inliner -always-inline hls_output/.hls/part1.21.replicate.bc -o hls_output/.hls/part1.22.inline.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce hls_output/.hls/part1.22.inline.1.bc -o hls_output/.hls/part1.23.inline.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -lcssa -rotation-max-header-size=1000 -loop-rotate -legup-unroll hls_output/.hls/part1.23.inline.bc -o hls_output/.hls/part1.24.unroll.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loops -lcssa -loop-simplify -indvars2 -legup-loop-nest-merge -simplifycfg -dce hls_output/.hls/part1.24.unroll.bc -o hls_output/.hls/part1.25.loop_nest_merged.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps hls_output/.hls/part1.25.loop_nest_merged.bc -o hls_output/.hls/part1.26.breakgeps.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -voidptr-argpromotion -dce -globaldce hls_output/.hls/part1.26.breakgeps.bc -o hls_output/.hls/part1.27.voidptr.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -resolve-bitcast -instcombine -std-link-opts -break-constgeps hls_output/.hls/part1.27.voidptr.bc -o hls_output/.hls/part1.28.voidptropt.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loop-simplify -indvars -mem-partition -instcombine -axi-interface -axi-rm-unused-mem-only -dce -deadargelim -dce -globaldce -break-constgeps hls_output/.hls/part1.28.voidptropt.bc -o hls_output/.hls/part1.29.mp.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -bit-pack-struct -byte-pack-struct -abi-pack-struct -llvm-pack-struct hls_output/.hls/part1.29.mp.bc -o hls_output/.hls/part1.30.pack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -break-constgeps -select-transform -mem2reg hls_output/.hls/part1.30.pack.bc -o hls_output/.hls/part1.31.memlowered.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-sc-fsm-generator -annotate-toplevel-ptrargs -annotate-noalias hls_output/.hls/part1.31.memlowered.bc -o hls_output/.hls/part1.32.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-handle-static-objects -dce hls_output/.hls/part1.32.fifo.bc -o hls_output/.hls/part1.33.static.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -mergereturn -legup-ga2l -dce -mem2reg hls_output/.hls/part1.33.static.bc -o hls_output/.hls/part1.34.ga2l.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -std-link-opts hls_output/.hls/part1.34.ga2l.bc -o hls_output/.hls/part1.36.postlto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-struct-support-checking hls_output/.hls/part1.36.postlto.bc -o hls_output/.hls/part1.37.check.struct.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-cleanup hls_output/.hls/part1.37.check.struct.bc -o hls_output/.hls/part1.38.cleanup.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -flatten-memory -dce -instcombine -licm -break-constgeps hls_output/.hls/part1.38.cleanup.bc -o hls_output/.hls/part1.39.flatten.memory.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-promote-ap -mem2reg -licm hls_output/.hls/part1.39.flatten.memory.bc -o hls_output/.hls/part1.40.promoted.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -loop-simplify -loop-rotate -indvars2 -instcombine -axi-initiator-fifo-creation -globaldce -mem2reg -deadargelim -extract-dataflow-loop -annotate-fifoarguments hls_output/.hls/part1.40.promoted.bc -o hls_output/.hls/part1.42.df.loop.extract.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-split-bb -dataflow-code-motion -always-inline -instcombine hls_output/.hls/part1.42.df.loop.extract.bc -o hls_output/.hls/part1.43.df.code.motion.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-arguments -deadargelim -globaldce hls_output/.hls/part1.43.df.code.motion.bc -o hls_output/.hls/part1.44.df.1.arg.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-fifo -mem2reg hls_output/.hls/part1.44.df.1.arg.bc -o hls_output/.hls/part1.45.df.2.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-pipo -resolve-bitcast -instcombine hls_output/.hls/part1.45.df.2.fifo.bc -o hls_output/.hls/part1.46.df.3.pipo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -gvn -legup-strength-reduction -legup-expr-tree-balance -legup-store-merge hls_output/.hls/part1.47.preifconv.1.bc -o hls_output/.hls/part1.48.preifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.48.preifconv.2.bc -o hls_output/.hls/part1.49.preifconv.3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-if-conversion hls_output/.hls/part1.49.preifconv.3.bc -o hls_output/.hls/part1.50.ifconv.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-trip-counts hls_output/.hls/part1.50.ifconv.bc -o hls_output/.hls/part1.51.generatetripcounts.bc
Info: Found trip count of: 512
Info: Found trip count of: 512
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.51.generatetripcounts.bc -o hls_output/.hls/part1.52.ifconv.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -enable-pre=false -enable-load-pre=false -loop-simplify -indvars2 -instcombine -gvn -legup-strength-reduction -rewrite-loop-init -constprop -early-cse -dce -annotate-fifoarguments hls_output/.hls/part1.52.ifconv.1.bc -o hls_output/.hls/part1.53.ifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-final-code-support-checking hls_output/.hls/part1.53.ifconv.2.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-reduce-latency -legup-reduce-latency-annotate-depth -fuse-ops -bit-manipulation -globaldce -adce -annotate-legup-force-reg hls_output/.hls/part1.53.ifconv.2.bc -o hls_output/.hls/part1.55.finaloptimizedir.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -restore-metadata -basicaa -loop-pipeline -function-pipeline hls_output/.hls/part1.55.finaloptimizedir.bc -o hls_output/.hls/part1.bc
Debug: run() Caller Function: _backend():1075
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-accelerator-driver -LEGUP_ACCELERATOR_FILENAME=part1 hls_output/.hls/part1.bc -o /dev/null
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 10:39:40 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 10:41:34 2023
----------------------------------------------------------------------------
Error: SmartHLS execution interrupted by user!
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 10:42:56 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
[LegupPass.cpp:362: runOnModule] (Expect: false;  Actual: 0) Fatal error: SmartHLS has exited unexpectedly. For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
llc: /home/parisa/legup/llvm/lib/Target/Verilog/LegupLogging/LegupLogging.h:224: void {anonymous}::__legup_log_exit(bool): Assertion `0' failed.
0  llc             0x000000000118c88d
1  llc             0x000000000118cb09
2  llc             0x000000000118c496
3  libpthread.so.0 0x00007f7c44149140
4  libc.so.6       0x00007f7c433062e7 gsignal + 55
5  libc.so.6       0x00007f7c433076c8 abort + 328
6  libc.so.6       0x00007f7c432ff406
7  libc.so.6       0x00007f7c432ff4b2
8  llc             0x000000000041172b
9  llc             0x00000000004177c4
10 llc             0x00000000004725c9
11 llc             0x0000000000e47576
12 llc             0x0000000000e47be6
13 llc             0x0000000000e47dd3
14 llc             0x00000000004131b6
15 llc             0x00000000004122c7
16 libc.so.6       0x00007f7c432f2ac5 __libc_start_main + 245
17 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc 
1.	Running pass 'LegupPass backend' on module 'hls_output/.hls/part1.bc'.

Debug: run() Caller Function: get_user_makefile_variables():15
Debug: make export-user-makefile-variables AVOID_BASH=1 LEGUP_ROOT_DIR=/home/parisa/legup
Debug: NAME = part1
Debug: LOCAL_CONFIG = -legup-config=config.tcl
Debug: NO_INLINE = 
Debug: VHDL_WRAPPER_SIM = 
Debug: SYNTHESIS_TOP_MODULE = 
Debug: POST_SYNTH_SIM = 
Debug: PROGRAMMER_ID = 
Debug: BOARD_IP = 
Debug: QOR_TEST_NAME = part1
Debug: COMMIT_HASH = 
Debug: QOR_BUILD = 
Debug: QOR_BUILD_NAME = 
Debug: NO_OPT = 
Debug: MODELSIM_TOOL_PATH = 
Debug: MODELSIM_TOOL_PATH_OS_INDEP = 
Debug: LIBERO_TOOL_PATH = 
Debug: LIBERO_TOOL_PATH_OS_INDEP = 
Debug: SYNPLIFY_PATH = /home/shadjis/latest_linux_Libero_SoC/Libero/bin64/../../SynplifyPro/bin/
Debug: MEMORY_BASE_ADDRESSMEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: COMBINE_BB = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 10
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: TARGET_ARCH = 
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = 
Debug: SRCS = sobel.cpp  
Debug: RISCV_SRCS = sobel.cpp  
Debug: CFLAG = -D__SYNTHESIS__ -m32 -I /usr/include/i386-linux-gnu -D LEGUP_DEFAULT_FIFO_DEPTH=2 -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/ -fno-builtin -I /home/parisa/legup/examples/lib/include/ -I /home/parisa/legup/smarthls-library
Debug: CPP_FLAG = -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/
Debug: USER_CXX_FLAG = 
Debug: NO_STD_COMPILE_OPTS = 
Debug: USER_CXX_FLAG_RISCV = 
Debug: USER_LINK_FLAG = 
Debug: USER_LINK_FLAG_RISCV = 
Debug: LINK_ICICLE_LIBS = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_no_accel
Debug: LINK_ICICLE_LIBS_SOC = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_accel
Debug: LINK_FLAG_RISCV = 
Debug: PROGRAM_ARGUMENTS = 
Debug: UNROLL = 
Debug: USER_ENV_VARS = 
Debug: USER_ENV_VARS_RISCV = 
Debug: LLC_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1
Debug: OPT_O3_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999
Debug: OPT_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW=
Debug: NUM_LIBERO_PnR_PASSES = 25
Debug: BOARD_PATH = 
Debug: INPUT_FILES_RISCV = 
Debug: OUTPUT_FILES_RISCV = 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-tcl-cmds puts [concat "MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_MEMORY_BASE_ADDRESS]];
puts [concat "MEMORY_SIZE =" [get_parameter SYSTEM_MEMORY_SIZE]];
puts [concat "MEMORY_WIDTH =" [get_parameter SYSTEM_MEMORY_WIDTH]];
puts [concat "MEMORY_SIM_INIT_FILE_NAME =" [get_parameter SYSTEM_MEMORY_SIM_INIT_FILE_NAME]];
puts [concat "DATA_MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_DATA_MEMORY_BASE_ADDRESS]];
puts [concat "OUTPUT_PATH =" [get_legup_output_path]];
puts [concat "CUSTOM_RTL_FUNCTIONS =" [atleast_one_custom_rtl]];
puts [concat "FPGA_BOARD =" [get_board]];
puts [concat "DEVICE_FAMILY =" [get_device_family]];
puts [concat "DEVICE =" [get_device]];
puts [concat "PROJECT =" [get_parameter SYSTEM_PROJECT_NAME]];
puts [concat "SYNTHESIS_TOP_MODULE_FILE =" [get_synthesis_top_module_file]];
puts [concat "FPGA_VENDOR =" [get_parameter FPGA_VENDOR]];
puts [concat "OPENMP =" [get_parameter ENABLE_OPENMP]];
puts [concat "SYSTEM_UART_TYPE =" [get_parameter SYSTEM_UART_TYPE]];
puts [concat "CLOCK_PERIOD =" [get_parameter CLOCK_PERIOD]];
puts [concat "SYNTHESIS_CLOCK_PERIOD =" [get_parameter SYNTHESIS_CLOCK_PERIOD]];
puts [concat "LEGUP_DEFAULT_FIFO_DEPTH =" [get_parameter DEFAULT_FIFO_DEPTH]];
puts [concat "PROC_ARCH =" [get_parameter SYSTEM_PROCESSOR_ARCHITECTURE]];
puts [concat "LEGUP_CUSTOM_VHDL_FILES =" [get_custom_vhdl_files]];
puts [concat "USE_TOP_LEVEL_WRAPPER_FILE =" [get_parameter PRINT_TOPLEVEL_WRAPPER]];
puts [concat "SOURCE_TRANSFORM =" [get_parameter POINTSTO_ANALYZE_HW_ONLY]];
puts [concat "REPLICATE_RAMS =" [get_parameter REPLICATE_RAMS]];
puts [concat "USE_ACTGENO =" [get_actgeno_usage]];
puts [concat "CUSTOM_TOP_LEVEL =" [get_custom_top_level_module]];
exit; /dev/null -o /dev/null
Debug: MEMORY_BASE_ADDRESS = 
Debug: MEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: SYNTHESIS_TOP_MODULE_FILE = 
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = 
Debug: run() Caller Function: _call_dependency_handler():224
Debug: /home/parisa/legup/examples/scripts/utils/target_dependency/DependencyHandler hw part1
Info: Running the following targets: hw
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-startup /dev/null -o /dev/null
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 10:45:29 2023
----------------------------------------------------------------------------
Debug: run() Caller Function: _run_clang():223
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/clang -fno-exceptions -O3 sobel.cpp -emit-llvm -c -D__SYNTHESIS__ -D LEGUP_DEFAULT_FIFO_DEPTH=2 -m32 -I /usr/include/i386-linux-gnu -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -fno-builtin -I/home/parisa/legup/examples/lib/include -I/home/parisa/legup/smarthls-library -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -target i386-unknown-linux-gnu --gcc-toolchain=/home/parisa/legup/dependencies/gcc -fno-vectorize -fno-slp-vectorize -Werror=implicit-function-declaration -Wno-ignored-attributes -D_GLIBCXX_USE_CXX11_ABI=1 -g -mllvm -disable-llvm-optzns -o hls_output/.hls/sobel.bc
Debug: run() Caller Function: _frontend():284
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/sobel.bc -o hls_output/.hls/part1.00.0.first_link.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg -dataflow-split-bb -dataflow-exline-region hls_output/.hls/part1.00.0.first_link.bc -o hls_output/.hls/part1.00.1.exline_region.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -axi-interface -axi-gen-code-only hls_output/.hls/part1.00.1.exline_region.bc -o hls_output/.hls/part1.axi.00.prelto.1.bc
Debug: run() Caller Function: _run_opt_o3():213
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999 hls_output/.hls/part1.00.2.axi_slave_link.bc -o hls_output/.hls/part1.00.2.O3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -remove-debug-info hls_output/.hls/part1.00.2.O3.bc -o hls_output/.hls/part1.00.prelto.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -lower-bitcasted-function-calls -legup-preprocessing -legup-preprocess-thread-lib -legup-lower-thread-structs -always-inline -axi-interface -loop-rotate -legup-unroll -unroll-threads=1 -break-constgeps -legup-parallel-api -deadargelim hls_output/.hls/part1.00.prelto.1.bc -o hls_output/.hls/part1.01.parallel.bc
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -annotate-toplevel-ptrargs -ANALYZE_WHOLE_PROGRAM=1 -break-constgeps -lower-globals-to-arguments -std-link-opts -break-constgeps -loweratomic -legup-sc-parser hls_output/.hls/part1.01.parallel.bc -o hls_output/.hls/part1.02.preprocessing.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -removeswtestbench -globaldce -expand-struct-regs hls_output/.hls/part1.02.preprocessing.bc -o hls_output/.hls/part1.03.swremoved.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-code-support-checking hls_output/.hls/part1.03.swremoved.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -inline-global-apint-ctor -instcombine -simplifycfg -instcombine -extract-global-ap-int-initializer hls_output/.hls/part1.03.swremoved.bc -o hls_output/.hls/part1.04.ap_int_global_init.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= hls_output/.hls/part1.04.ap_int_global_init.bc -o hls_output/.hls/part1.05.mempromo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -legup-lower-sc hls_output/.hls/part1.05.mempromo.bc -o hls_output/.hls/part1.06.lower.int.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-lower-single-element-struct hls_output/.hls/part1.06.lower.int.bc -o hls_output/.hls/part1.07.lower.ap.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -data-pack -split-legup-force-reg hls_output/.hls/part1.07.lower.ap.bc -o hls_output/.hls/part1.08.lower.datapack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-fifos hls_output/.hls/part1.08.lower.datapack.bc -o hls_output/.hls/part1.09.lower.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basiccg -inline-cost -inline -globalopt -globaldce hls_output/.hls/part1.09.lower.fifo.bc -o hls_output/.hls/part1.10.lower.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.10.lower.bc -o hls_output/.hls/part1.11.stdlinkopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-compile-opts hls_output/.hls/part1.11.stdlinkopts.bc -o hls_output/.hls/part1.12.stdcompileopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.12.stdcompileopts.bc -o hls_output/.hls/part1.13.stdlinkopts2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-math-for-pipeline hls_output/.hls/part1.13.stdlinkopts2.bc -o hls_output/.hls/part1.14.lowermath.bc
Debug: run() Caller Function: _ir_transformations():534
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/part1.14.lowermath.bc /home/parisa/legup/examples/lib/llvm/libm_32.bc -o hls_output/.hls/part1.15.postlto.6.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-prelto -mp-preprocess hls_output/.hls/part1.15.postlto.6.bc -o hls_output/.hls/part1.16.legupprelto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce -std-link-opts -internalize hls_output/.hls/part1.16.legupprelto.bc -o hls_output/.hls/part1.17.postlto.8.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -frem-shrinking hls_output/.hls/part1.17.postlto.8.bc -o hls_output/.hls/part1.18.postlto.9.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-process-bw -legup-prop-bw hls_output/.hls/part1.18.postlto.9.bc -o hls_output/.hls/part1.19.ab.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -indvars2 -mem2reg -simplifycfg -loops -lcssa -loop-simplify -loop-rotate hls_output/.hls/part1.19.ab.bc -o hls_output/.hls/part1.20.looprotate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -replicate-functions hls_output/.hls/part1.20.looprotate.bc -o hls_output/.hls/part1.21.replicate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-inliner -always-inline hls_output/.hls/part1.21.replicate.bc -o hls_output/.hls/part1.22.inline.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce hls_output/.hls/part1.22.inline.1.bc -o hls_output/.hls/part1.23.inline.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -lcssa -rotation-max-header-size=1000 -loop-rotate -legup-unroll hls_output/.hls/part1.23.inline.bc -o hls_output/.hls/part1.24.unroll.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loops -lcssa -loop-simplify -indvars2 -legup-loop-nest-merge -simplifycfg -dce hls_output/.hls/part1.24.unroll.bc -o hls_output/.hls/part1.25.loop_nest_merged.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps hls_output/.hls/part1.25.loop_nest_merged.bc -o hls_output/.hls/part1.26.breakgeps.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -voidptr-argpromotion -dce -globaldce hls_output/.hls/part1.26.breakgeps.bc -o hls_output/.hls/part1.27.voidptr.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -resolve-bitcast -instcombine -std-link-opts -break-constgeps hls_output/.hls/part1.27.voidptr.bc -o hls_output/.hls/part1.28.voidptropt.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loop-simplify -indvars -mem-partition -instcombine -axi-interface -axi-rm-unused-mem-only -dce -deadargelim -dce -globaldce -break-constgeps hls_output/.hls/part1.28.voidptropt.bc -o hls_output/.hls/part1.29.mp.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -bit-pack-struct -byte-pack-struct -abi-pack-struct -llvm-pack-struct hls_output/.hls/part1.29.mp.bc -o hls_output/.hls/part1.30.pack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -break-constgeps -select-transform -mem2reg hls_output/.hls/part1.30.pack.bc -o hls_output/.hls/part1.31.memlowered.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-sc-fsm-generator -annotate-toplevel-ptrargs -annotate-noalias hls_output/.hls/part1.31.memlowered.bc -o hls_output/.hls/part1.32.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-handle-static-objects -dce hls_output/.hls/part1.32.fifo.bc -o hls_output/.hls/part1.33.static.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -mergereturn -legup-ga2l -dce -mem2reg hls_output/.hls/part1.33.static.bc -o hls_output/.hls/part1.34.ga2l.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -std-link-opts hls_output/.hls/part1.34.ga2l.bc -o hls_output/.hls/part1.36.postlto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-struct-support-checking hls_output/.hls/part1.36.postlto.bc -o hls_output/.hls/part1.37.check.struct.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-cleanup hls_output/.hls/part1.37.check.struct.bc -o hls_output/.hls/part1.38.cleanup.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -flatten-memory -dce -instcombine -licm -break-constgeps hls_output/.hls/part1.38.cleanup.bc -o hls_output/.hls/part1.39.flatten.memory.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-promote-ap -mem2reg -licm hls_output/.hls/part1.39.flatten.memory.bc -o hls_output/.hls/part1.40.promoted.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -loop-simplify -loop-rotate -indvars2 -instcombine -axi-initiator-fifo-creation -globaldce -mem2reg -deadargelim -extract-dataflow-loop -annotate-fifoarguments hls_output/.hls/part1.40.promoted.bc -o hls_output/.hls/part1.42.df.loop.extract.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-split-bb -dataflow-code-motion -always-inline -instcombine hls_output/.hls/part1.42.df.loop.extract.bc -o hls_output/.hls/part1.43.df.code.motion.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-arguments -deadargelim -globaldce hls_output/.hls/part1.43.df.code.motion.bc -o hls_output/.hls/part1.44.df.1.arg.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-fifo -mem2reg hls_output/.hls/part1.44.df.1.arg.bc -o hls_output/.hls/part1.45.df.2.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-pipo -resolve-bitcast -instcombine hls_output/.hls/part1.45.df.2.fifo.bc -o hls_output/.hls/part1.46.df.3.pipo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -gvn -legup-strength-reduction -legup-expr-tree-balance -legup-store-merge hls_output/.hls/part1.47.preifconv.1.bc -o hls_output/.hls/part1.48.preifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.48.preifconv.2.bc -o hls_output/.hls/part1.49.preifconv.3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-if-conversion hls_output/.hls/part1.49.preifconv.3.bc -o hls_output/.hls/part1.50.ifconv.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-trip-counts hls_output/.hls/part1.50.ifconv.bc -o hls_output/.hls/part1.51.generatetripcounts.bc
Info: Found trip count of: 512
Info: Found trip count of: 512
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.51.generatetripcounts.bc -o hls_output/.hls/part1.52.ifconv.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -enable-pre=false -enable-load-pre=false -loop-simplify -indvars2 -instcombine -gvn -legup-strength-reduction -rewrite-loop-init -constprop -early-cse -dce -annotate-fifoarguments hls_output/.hls/part1.52.ifconv.1.bc -o hls_output/.hls/part1.53.ifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-final-code-support-checking hls_output/.hls/part1.53.ifconv.2.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-reduce-latency -legup-reduce-latency-annotate-depth -fuse-ops -bit-manipulation -globaldce -adce -annotate-legup-force-reg hls_output/.hls/part1.53.ifconv.2.bc -o hls_output/.hls/part1.55.finaloptimizedir.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -restore-metadata -basicaa -loop-pipeline -function-pipeline hls_output/.hls/part1.55.finaloptimizedir.bc -o hls_output/.hls/part1.bc
Debug: run() Caller Function: _backend():1075
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc
[LegupPass.cpp:362: runOnModule] (Expect: false;  Actual: 0) Fatal error: SmartHLS has exited unexpectedly. For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
llc: /home/parisa/legup/llvm/lib/Target/Verilog/LegupLogging/LegupLogging.h:224: void {anonymous}::__legup_log_exit(bool): Assertion `0' failed.
0  llc             0x000000000118c88d
1  llc             0x000000000118cb09
2  llc             0x000000000118c496
3  libpthread.so.0 0x00007f5984168140
4  libc.so.6       0x00007f59833252e7 gsignal + 55
5  libc.so.6       0x00007f59833266c8 abort + 328
6  libc.so.6       0x00007f598331e406
7  libc.so.6       0x00007f598331e4b2
8  llc             0x000000000041172b
9  llc             0x00000000004177c4
10 llc             0x00000000004725c9
11 llc             0x0000000000e47576
12 llc             0x0000000000e47be6
13 llc             0x0000000000e47dd3
14 llc             0x00000000004131b6
15 llc             0x00000000004122c7
16 libc.so.6       0x00007f5983311ac5 __libc_start_main + 245
17 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc 
1.	Running pass 'LegupPass backend' on module 'hls_output/.hls/part1.bc'.
Error: Error! Command failed!
Command: '/home/parisa/legup/llvm/Debug+Asserts/bin/llc'
Args: '['-legup-config=/home/parisa/legup/examples/legup.tcl', '-legup-config=config.tcl', '-PURE_HW_FLOW=', '-LEGUP_ACCELERATOR_FILENAME=part1', '-march=v', 'hls_output/.hls/part1.bc']'
Shell Command: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc
CWD: 'None'
Return Code: -6
Output: '[LegupPass.cpp:362: runOnModule] (Expect: false;  Actual: 0) Fatal error: SmartHLS has exited unexpectedly. For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
llc: /home/parisa/legup/llvm/lib/Target/Verilog/LegupLogging/LegupLogging.h:224: void {anonymous}::__legup_log_exit(bool): Assertion `0' failed.
0  llc             0x000000000118c88d
1  llc             0x000000000118cb09
2  llc             0x000000000118c496
3  libpthread.so.0 0x00007f5984168140
4  libc.so.6       0x00007f59833252e7 gsignal + 55
5  libc.so.6       0x00007f59833266c8 abort + 328
6  libc.so.6       0x00007f598331e406
7  libc.so.6       0x00007f598331e4b2
8  llc             0x000000000041172b
9  llc             0x00000000004177c4
10 llc             0x00000000004725c9
11 llc             0x0000000000e47576
12 llc             0x0000000000e47be6
13 llc             0x0000000000e47dd3
14 llc             0x00000000004131b6
15 llc             0x00000000004122c7
16 libc.so.6       0x00007f5983311ac5 __libc_start_main + 245
17 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc 
1.	Running pass 'LegupPass backend' on module 'hls_output/.hls/part1.bc'.
'

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 10:52:00 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 14:29:50 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118c7e5
1  llc             0x000000000118ca61
2  llc             0x000000000118c3ee
3  libpthread.so.0 0x00007f470e4dd140
4  llc             0x00000000004de076
5  llc             0x00000000004c83fe
6  llc             0x00000000004b71f3
7  llc             0x000000000047e0ba
8  llc             0x00000000004652da
9  llc             0x000000000046449c
10 llc             0x0000000000e474ce
11 llc             0x0000000000e47b3e
12 llc             0x0000000000e47d2b
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007f470d686ac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc 
1.	Running pass 'Unnamed pass: implement Pass::getPassName()' on module 'hls_output/.hls/part1.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 14:33:15 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118c7f5
1  llc             0x000000000118ca71
2  llc             0x000000000118c3fe
3  libpthread.so.0 0x00007eff13e96140
4  llc             0x00000000004de076
5  llc             0x00000000004c83fe
6  llc             0x00000000004b71f3
7  llc             0x000000000047e0ba
8  llc             0x00000000004652da
9  llc             0x000000000046449c
10 llc             0x0000000000e474de
11 llc             0x0000000000e47b4e
12 llc             0x0000000000e47d3b
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007eff1303fac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc 
1.	Running pass 'Unnamed pass: implement Pass::getPassName()' on module 'hls_output/.hls/part1.bc'.

Debug: run() Caller Function: get_user_makefile_variables():15
Debug: make export-user-makefile-variables AVOID_BASH=1 LEGUP_ROOT_DIR=/home/parisa/legup
Debug: NAME = part1
Debug: LOCAL_CONFIG = -legup-config=config.tcl
Debug: NO_INLINE = 
Debug: VHDL_WRAPPER_SIM = 
Debug: SYNTHESIS_TOP_MODULE = 
Debug: POST_SYNTH_SIM = 
Debug: PROGRAMMER_ID = 
Debug: BOARD_IP = 
Debug: QOR_TEST_NAME = part1
Debug: COMMIT_HASH = 
Debug: QOR_BUILD = 
Debug: QOR_BUILD_NAME = 
Debug: NO_OPT = 
Debug: MODELSIM_TOOL_PATH = 
Debug: MODELSIM_TOOL_PATH_OS_INDEP = 
Debug: LIBERO_TOOL_PATH = 
Debug: LIBERO_TOOL_PATH_OS_INDEP = 
Debug: SYNPLIFY_PATH = /home/shadjis/latest_linux_Libero_SoC/Libero/bin64/../../SynplifyPro/bin/
Debug: MEMORY_BASE_ADDRESSMEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: COMBINE_BB = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 10
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: TARGET_ARCH = 
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = 
Debug: SRCS = sobel.cpp  
Debug: RISCV_SRCS = sobel.cpp  
Debug: CFLAG = -D__SYNTHESIS__ -m32 -I /usr/include/i386-linux-gnu -D LEGUP_DEFAULT_FIFO_DEPTH=2 -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/ -fno-builtin -I /home/parisa/legup/examples/lib/include/ -I /home/parisa/legup/smarthls-library
Debug: CPP_FLAG = -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/
Debug: USER_CXX_FLAG = 
Debug: NO_STD_COMPILE_OPTS = 
Debug: USER_CXX_FLAG_RISCV = 
Debug: USER_LINK_FLAG = 
Debug: USER_LINK_FLAG_RISCV = 
Debug: LINK_ICICLE_LIBS = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_no_accel
Debug: LINK_ICICLE_LIBS_SOC = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_accel
Debug: LINK_FLAG_RISCV = 
Debug: PROGRAM_ARGUMENTS = 
Debug: UNROLL = 
Debug: USER_ENV_VARS = 
Debug: USER_ENV_VARS_RISCV = 
Debug: LLC_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1
Debug: OPT_O3_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999
Debug: OPT_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW=
Debug: NUM_LIBERO_PnR_PASSES = 25
Debug: BOARD_PATH = 
Debug: INPUT_FILES_RISCV = 
Debug: OUTPUT_FILES_RISCV = 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-tcl-cmds puts [concat "MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_MEMORY_BASE_ADDRESS]];
puts [concat "MEMORY_SIZE =" [get_parameter SYSTEM_MEMORY_SIZE]];
puts [concat "MEMORY_WIDTH =" [get_parameter SYSTEM_MEMORY_WIDTH]];
puts [concat "MEMORY_SIM_INIT_FILE_NAME =" [get_parameter SYSTEM_MEMORY_SIM_INIT_FILE_NAME]];
puts [concat "DATA_MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_DATA_MEMORY_BASE_ADDRESS]];
puts [concat "OUTPUT_PATH =" [get_legup_output_path]];
puts [concat "CUSTOM_RTL_FUNCTIONS =" [atleast_one_custom_rtl]];
puts [concat "FPGA_BOARD =" [get_board]];
puts [concat "DEVICE_FAMILY =" [get_device_family]];
puts [concat "DEVICE =" [get_device]];
puts [concat "PROJECT =" [get_parameter SYSTEM_PROJECT_NAME]];
puts [concat "SYNTHESIS_TOP_MODULE_FILE =" [get_synthesis_top_module_file]];
puts [concat "FPGA_VENDOR =" [get_parameter FPGA_VENDOR]];
puts [concat "OPENMP =" [get_parameter ENABLE_OPENMP]];
puts [concat "SYSTEM_UART_TYPE =" [get_parameter SYSTEM_UART_TYPE]];
puts [concat "CLOCK_PERIOD =" [get_parameter CLOCK_PERIOD]];
puts [concat "SYNTHESIS_CLOCK_PERIOD =" [get_parameter SYNTHESIS_CLOCK_PERIOD]];
puts [concat "LEGUP_DEFAULT_FIFO_DEPTH =" [get_parameter DEFAULT_FIFO_DEPTH]];
puts [concat "PROC_ARCH =" [get_parameter SYSTEM_PROCESSOR_ARCHITECTURE]];
puts [concat "LEGUP_CUSTOM_VHDL_FILES =" [get_custom_vhdl_files]];
puts [concat "USE_TOP_LEVEL_WRAPPER_FILE =" [get_parameter PRINT_TOPLEVEL_WRAPPER]];
puts [concat "SOURCE_TRANSFORM =" [get_parameter POINTSTO_ANALYZE_HW_ONLY]];
puts [concat "REPLICATE_RAMS =" [get_parameter REPLICATE_RAMS]];
puts [concat "USE_ACTGENO =" [get_actgeno_usage]];
puts [concat "CUSTOM_TOP_LEVEL =" [get_custom_top_level_module]];
exit; /dev/null -o /dev/null
Debug: MEMORY_BASE_ADDRESS = 
Debug: MEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: SYNTHESIS_TOP_MODULE_FILE = 
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = 
Debug: run() Caller Function: _call_dependency_handler():224
Debug: /home/parisa/legup/examples/scripts/utils/target_dependency/DependencyHandler hw part1
Info: Running the following targets: hw
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-startup /dev/null -o /dev/null
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 14:33:56 2023
----------------------------------------------------------------------------
Debug: run() Caller Function: _run_clang():223
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/clang -fno-exceptions -O3 sobel.cpp -emit-llvm -c -D__SYNTHESIS__ -D LEGUP_DEFAULT_FIFO_DEPTH=2 -m32 -I /usr/include/i386-linux-gnu -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -fno-builtin -I/home/parisa/legup/examples/lib/include -I/home/parisa/legup/smarthls-library -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -target i386-unknown-linux-gnu --gcc-toolchain=/home/parisa/legup/dependencies/gcc -fno-vectorize -fno-slp-vectorize -Werror=implicit-function-declaration -Wno-ignored-attributes -D_GLIBCXX_USE_CXX11_ABI=1 -g -mllvm -disable-llvm-optzns -o hls_output/.hls/sobel.bc
Debug: run() Caller Function: _frontend():284
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/sobel.bc -o hls_output/.hls/part1.00.0.first_link.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg -dataflow-split-bb -dataflow-exline-region hls_output/.hls/part1.00.0.first_link.bc -o hls_output/.hls/part1.00.1.exline_region.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -axi-interface -axi-gen-code-only hls_output/.hls/part1.00.1.exline_region.bc -o hls_output/.hls/part1.axi.00.prelto.1.bc
Debug: run() Caller Function: _run_opt_o3():213
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999 hls_output/.hls/part1.00.2.axi_slave_link.bc -o hls_output/.hls/part1.00.2.O3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -remove-debug-info hls_output/.hls/part1.00.2.O3.bc -o hls_output/.hls/part1.00.prelto.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -lower-bitcasted-function-calls -legup-preprocessing -legup-preprocess-thread-lib -legup-lower-thread-structs -always-inline -axi-interface -loop-rotate -legup-unroll -unroll-threads=1 -break-constgeps -legup-parallel-api -deadargelim hls_output/.hls/part1.00.prelto.1.bc -o hls_output/.hls/part1.01.parallel.bc
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -annotate-toplevel-ptrargs -ANALYZE_WHOLE_PROGRAM=1 -break-constgeps -lower-globals-to-arguments -std-link-opts -break-constgeps -loweratomic -legup-sc-parser hls_output/.hls/part1.01.parallel.bc -o hls_output/.hls/part1.02.preprocessing.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -removeswtestbench -globaldce -expand-struct-regs hls_output/.hls/part1.02.preprocessing.bc -o hls_output/.hls/part1.03.swremoved.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-code-support-checking hls_output/.hls/part1.03.swremoved.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -inline-global-apint-ctor -instcombine -simplifycfg -instcombine -extract-global-ap-int-initializer hls_output/.hls/part1.03.swremoved.bc -o hls_output/.hls/part1.04.ap_int_global_init.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= hls_output/.hls/part1.04.ap_int_global_init.bc -o hls_output/.hls/part1.05.mempromo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -legup-lower-sc hls_output/.hls/part1.05.mempromo.bc -o hls_output/.hls/part1.06.lower.int.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-lower-single-element-struct hls_output/.hls/part1.06.lower.int.bc -o hls_output/.hls/part1.07.lower.ap.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -data-pack -split-legup-force-reg hls_output/.hls/part1.07.lower.ap.bc -o hls_output/.hls/part1.08.lower.datapack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-fifos hls_output/.hls/part1.08.lower.datapack.bc -o hls_output/.hls/part1.09.lower.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basiccg -inline-cost -inline -globalopt -globaldce hls_output/.hls/part1.09.lower.fifo.bc -o hls_output/.hls/part1.10.lower.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.10.lower.bc -o hls_output/.hls/part1.11.stdlinkopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-compile-opts hls_output/.hls/part1.11.stdlinkopts.bc -o hls_output/.hls/part1.12.stdcompileopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/part1.12.stdcompileopts.bc -o hls_output/.hls/part1.13.stdlinkopts2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-math-for-pipeline hls_output/.hls/part1.13.stdlinkopts2.bc -o hls_output/.hls/part1.14.lowermath.bc
Debug: run() Caller Function: _ir_transformations():534
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/part1.14.lowermath.bc /home/parisa/legup/examples/lib/llvm/libm_32.bc -o hls_output/.hls/part1.15.postlto.6.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-prelto -mp-preprocess hls_output/.hls/part1.15.postlto.6.bc -o hls_output/.hls/part1.16.legupprelto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce -std-link-opts -internalize hls_output/.hls/part1.16.legupprelto.bc -o hls_output/.hls/part1.17.postlto.8.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -frem-shrinking hls_output/.hls/part1.17.postlto.8.bc -o hls_output/.hls/part1.18.postlto.9.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-process-bw -legup-prop-bw hls_output/.hls/part1.18.postlto.9.bc -o hls_output/.hls/part1.19.ab.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -indvars2 -mem2reg -simplifycfg -loops -lcssa -loop-simplify -loop-rotate hls_output/.hls/part1.19.ab.bc -o hls_output/.hls/part1.20.looprotate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -replicate-functions hls_output/.hls/part1.20.looprotate.bc -o hls_output/.hls/part1.21.replicate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-inliner -always-inline hls_output/.hls/part1.21.replicate.bc -o hls_output/.hls/part1.22.inline.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce hls_output/.hls/part1.22.inline.1.bc -o hls_output/.hls/part1.23.inline.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -lcssa -rotation-max-header-size=1000 -loop-rotate -legup-unroll hls_output/.hls/part1.23.inline.bc -o hls_output/.hls/part1.24.unroll.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loops -lcssa -loop-simplify -indvars2 -legup-loop-nest-merge -simplifycfg -dce hls_output/.hls/part1.24.unroll.bc -o hls_output/.hls/part1.25.loop_nest_merged.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps hls_output/.hls/part1.25.loop_nest_merged.bc -o hls_output/.hls/part1.26.breakgeps.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -voidptr-argpromotion -dce -globaldce hls_output/.hls/part1.26.breakgeps.bc -o hls_output/.hls/part1.27.voidptr.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -resolve-bitcast -instcombine -std-link-opts -break-constgeps hls_output/.hls/part1.27.voidptr.bc -o hls_output/.hls/part1.28.voidptropt.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loop-simplify -indvars -mem-partition -instcombine -axi-interface -axi-rm-unused-mem-only -dce -deadargelim -dce -globaldce -break-constgeps hls_output/.hls/part1.28.voidptropt.bc -o hls_output/.hls/part1.29.mp.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -bit-pack-struct -byte-pack-struct -abi-pack-struct -llvm-pack-struct hls_output/.hls/part1.29.mp.bc -o hls_output/.hls/part1.30.pack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -break-constgeps -select-transform -mem2reg hls_output/.hls/part1.30.pack.bc -o hls_output/.hls/part1.31.memlowered.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-sc-fsm-generator -annotate-toplevel-ptrargs -annotate-noalias hls_output/.hls/part1.31.memlowered.bc -o hls_output/.hls/part1.32.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-handle-static-objects -dce hls_output/.hls/part1.32.fifo.bc -o hls_output/.hls/part1.33.static.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -mergereturn -legup-ga2l -dce -mem2reg hls_output/.hls/part1.33.static.bc -o hls_output/.hls/part1.34.ga2l.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -std-link-opts hls_output/.hls/part1.34.ga2l.bc -o hls_output/.hls/part1.36.postlto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-struct-support-checking hls_output/.hls/part1.36.postlto.bc -o hls_output/.hls/part1.37.check.struct.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-cleanup hls_output/.hls/part1.37.check.struct.bc -o hls_output/.hls/part1.38.cleanup.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -flatten-memory -dce -instcombine -licm -break-constgeps hls_output/.hls/part1.38.cleanup.bc -o hls_output/.hls/part1.39.flatten.memory.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-promote-ap -mem2reg -licm hls_output/.hls/part1.39.flatten.memory.bc -o hls_output/.hls/part1.40.promoted.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -loop-simplify -loop-rotate -indvars2 -instcombine -axi-initiator-fifo-creation -globaldce -mem2reg -deadargelim -extract-dataflow-loop -annotate-fifoarguments hls_output/.hls/part1.40.promoted.bc -o hls_output/.hls/part1.42.df.loop.extract.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-split-bb -dataflow-code-motion -always-inline -instcombine hls_output/.hls/part1.42.df.loop.extract.bc -o hls_output/.hls/part1.43.df.code.motion.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-arguments -deadargelim -globaldce hls_output/.hls/part1.43.df.code.motion.bc -o hls_output/.hls/part1.44.df.1.arg.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-fifo -mem2reg hls_output/.hls/part1.44.df.1.arg.bc -o hls_output/.hls/part1.45.df.2.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-pipo -resolve-bitcast -instcombine hls_output/.hls/part1.45.df.2.fifo.bc -o hls_output/.hls/part1.46.df.3.pipo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -gvn -legup-strength-reduction -legup-expr-tree-balance -legup-store-merge hls_output/.hls/part1.47.preifconv.1.bc -o hls_output/.hls/part1.48.preifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.48.preifconv.2.bc -o hls_output/.hls/part1.49.preifconv.3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-if-conversion hls_output/.hls/part1.49.preifconv.3.bc -o hls_output/.hls/part1.50.ifconv.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-trip-counts hls_output/.hls/part1.50.ifconv.bc -o hls_output/.hls/part1.51.generatetripcounts.bc
Info: Found trip count of: 512
Info: Found trip count of: 512
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/part1.51.generatetripcounts.bc -o hls_output/.hls/part1.52.ifconv.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -enable-pre=false -enable-load-pre=false -loop-simplify -indvars2 -instcombine -gvn -legup-strength-reduction -rewrite-loop-init -constprop -early-cse -dce -annotate-fifoarguments hls_output/.hls/part1.52.ifconv.1.bc -o hls_output/.hls/part1.53.ifconv.2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-final-code-support-checking hls_output/.hls/part1.53.ifconv.2.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-reduce-latency -legup-reduce-latency-annotate-depth -fuse-ops -bit-manipulation -globaldce -adce -annotate-legup-force-reg hls_output/.hls/part1.53.ifconv.2.bc -o hls_output/.hls/part1.55.finaloptimizedir.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -restore-metadata -basicaa -loop-pipeline -function-pipeline hls_output/.hls/part1.55.finaloptimizedir.bc -o hls_output/.hls/part1.bc
Debug: run() Caller Function: _backend():1075
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118c7f5
1  llc             0x000000000118ca71
2  llc             0x000000000118c3fe
3  libpthread.so.0 0x00007f853b8cc140
4  llc             0x00000000004de076
5  llc             0x00000000004c83fe
6  llc             0x00000000004b71f3
7  llc             0x000000000047e0ba
8  llc             0x00000000004652da
9  llc             0x000000000046449c
10 llc             0x0000000000e474de
11 llc             0x0000000000e47b4e
12 llc             0x0000000000e47d3b
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007f853aa75ac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc 
1.	Running pass 'Unnamed pass: implement Pass::getPassName()' on module 'hls_output/.hls/part1.bc'.
Error: Error! Command failed!
Command: '/home/parisa/legup/llvm/Debug+Asserts/bin/llc'
Args: '['-legup-config=/home/parisa/legup/examples/legup.tcl', '-legup-config=config.tcl', '-PURE_HW_FLOW=', '-LEGUP_ACCELERATOR_FILENAME=part1', '-march=v', 'hls_output/.hls/part1.bc']'
Shell Command: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc
CWD: 'None'
Return Code: -11
Output: 'Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118c7f5
1  llc             0x000000000118ca71
2  llc             0x000000000118c3fe
3  libpthread.so.0 0x00007f853b8cc140
4  llc             0x00000000004de076
5  llc             0x00000000004c83fe
6  llc             0x00000000004b71f3
7  llc             0x000000000047e0ba
8  llc             0x00000000004652da
9  llc             0x000000000046449c
10 llc             0x0000000000e474de
11 llc             0x0000000000e47b4e
12 llc             0x0000000000e47d3b
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007f853aa75ac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc 
1.	Running pass 'Unnamed pass: implement Pass::getPassName()' on module 'hls_output/.hls/part1.bc'.
'

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 14:35:00 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118c7f5
1  llc             0x000000000118ca71
2  llc             0x000000000118c3fe
3  libpthread.so.0 0x00007f4603f26140
4  llc             0x00000000004de076
5  llc             0x00000000004c83fe
6  llc             0x00000000004b71f3
7  llc             0x000000000047e0ba
8  llc             0x00000000004652da
9  llc             0x000000000046449c
10 llc             0x0000000000e474de
11 llc             0x0000000000e47b4e
12 llc             0x0000000000e47d3b
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007f46030cfac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc 
1.	Running pass 'Unnamed pass: implement Pass::getPassName()' on module 'hls_output/.hls/part1.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 14:51:16 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118c80d
1  llc             0x000000000118ca89
2  llc             0x000000000118c416
3  libpthread.so.0 0x00007fbfd0be1140
4  llc             0x00000000004de088
5  llc             0x00000000004c8410
6  llc             0x00000000004b7205
7  llc             0x000000000047e0cc
8  llc             0x00000000004652ec
9  llc             0x00000000004644ae
10 llc             0x0000000000e474f6
11 llc             0x0000000000e47b66
12 llc             0x0000000000e47d53
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007fbfcfd8aac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/part1.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 14:52:09 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118c80d
1  llc             0x000000000118ca89
2  llc             0x000000000118c416
3  libpthread.so.0 0x00007fdeee953140
4  llc             0x00000000004de088
5  llc             0x00000000004c8410
6  llc             0x00000000004b7205
7  llc             0x000000000047e0cc
8  llc             0x00000000004652ec
9  llc             0x00000000004644ae
10 llc             0x0000000000e474f6
11 llc             0x0000000000e47b66
12 llc             0x0000000000e47d53
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007fdeedafcac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/part1.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 15:17:55 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
llc: /home/parisa/legup/llvm/include/llvm/PassAnalysisSupport.h:242: AnalysisType& llvm::Pass::getAnalysisID(llvm::AnalysisID, llvm::Function&) [with AnalysisType = llvm::LoopInfo; llvm::AnalysisID = const void*]: Assertion `ResultPass && "Unable to find requested analysis info"' failed.
0  llc             0x000000000118cb1d
1  llc             0x000000000118cd99
2  llc             0x000000000118c726
3  libpthread.so.0 0x00007fec165bd140
4  libc.so.6       0x00007fec1577a2e7 gsignal + 55
5  libc.so.6       0x00007fec1577b6c8 abort + 328
6  libc.so.6       0x00007fec15773406
7  libc.so.6       0x00007fec157734b2
8  llc             0x00000000004671ac
9  llc             0x0000000000465dba
10 llc             0x0000000000464dde
11 llc             0x000000000046474c
12 llc             0x0000000000464b72
13 llc             0x0000000000464a86
14 llc             0x0000000000464e61
15 llc             0x00000000004644ae
16 llc             0x0000000000e47806
17 llc             0x0000000000e47e76
18 llc             0x0000000000e48063
19 llc             0x00000000004131b6
20 llc             0x00000000004122c7
21 libc.so.6       0x00007fec15766ac5 __libc_start_main + 245
22 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/part1.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 15:26:46 2023
----------------------------------------------------------------------------
Error: SmartHLS execution interrupted by user!
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 15:37:29 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
llc: /home/parisa/legup/llvm/include/llvm/PassAnalysisSupport.h:242: AnalysisType& llvm::Pass::getAnalysisID(llvm::AnalysisID, llvm::Function&) [with AnalysisType = llvm::LoopInfo; llvm::AnalysisID = const void*]: Assertion `ResultPass && "Unable to find requested analysis info"' failed.
0  llc             0x000000000118cbc5
1  llc             0x000000000118ce41
2  llc             0x000000000118c7ce
3  libpthread.so.0 0x00007fd239d3e140
4  libc.so.6       0x00007fd238efb2e7 gsignal + 55
5  libc.so.6       0x00007fd238efc6c8 abort + 328
6  libc.so.6       0x00007fd238ef4406
7  libc.so.6       0x00007fd238ef44b2
8  llc             0x0000000000467288
9  llc             0x0000000000465e7a
10 llc             0x0000000000464e6d
11 llc             0x0000000000464d84
12 llc             0x00000000004644ae
13 llc             0x0000000000e478ae
14 llc             0x0000000000e47f1e
15 llc             0x0000000000e4810b
16 llc             0x00000000004131b6
17 llc             0x00000000004122c7
18 libc.so.6       0x00007fd238ee7ac5 __libc_start_main + 245
19 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=part1 -march=v hls_output/.hls/part1.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/part1.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 11:23:38 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 11:43:25 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 11:45:16 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 13:42:43 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: cosim
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 13:43:10 2023
----------------------------------------------------------------------------
Info: Generating Co-simulation Software Wrapper
Error: SmartHLS execution interrupted by user!
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 13:43:54 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: cosim
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 13:44:21 2023
----------------------------------------------------------------------------
Info: Generating Co-simulation Software Wrapper
Info: Compiling Software...
Gathering inputs/outputs from software execution for sobel_filter function call 1.
PASS!
Info: Generating Co-simulation RTL testbench
Info: Running RTL simulation
Model Technology ModelSim Microsemi Pro vlog 2022.2 Compiler 2022.04 Apr 26 2022
Start time: 13:44:41 on Mar 31,2023
vlog -sv "+define+MEM_INIT_DIR="/home/parisa/fpga-hls-examples/reporting/part1/hls_output/rtl/mem_init/"" /home/parisa/fpga-hls-examples/reporting/part1/hls_output/rtl/part1_sobel_filter.v cosim_tb.sv 
-- Compiling module sobel_filter_top
-- Compiling module sobel_filter_sobel_filter
-- Compiling module sobel_filter_top_tb
-- Compiling module cosim_tb
-- Compiling module cosim_ram_dual_port
-- Compiling module cosim_ram_dual_port_byte_enabled
-- Compiling module cosim_ram_dual_port_regular

Top level modules:
	cosim_tb
End time: 13:44:41 on Mar 31,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 2022.2

# vsim -suppress 8607 -suppress 2249 -suppress 2685 -suppress 2718 -suppress 3017 -suppress 3722 -suppress 12110 -suppress 8891 "+nowarn8891" -c -do "set StdArithNoWarnings 1; run 1000000000000000ns; exit;" work.cosim_tb 
# Start time: 13:44:42 on Mar 31,2023
# //  ModelSim Microsemi Pro 2022.2 Apr 26 2022 Linux 3.10.0-1160.el7.x86_64
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.cosim_tb
# Loading work.sobel_filter_top_tb
# Loading work.sobel_filter_top
# Loading work.sobel_filter_sobel_filter
# Loading work.cosim_ram_dual_port
# Loading work.cosim_ram_dual_port_regular
# set StdArithNoWarnings 1
# 1
#  run 1000000000000000ns
# Running SW/HW co-simulation...
# Initializing memory out_var at cycle =           0
# Initializing memory in_var at cycle =           0
# Storing memory contents out_var at cycle =     2087959
# Storing memory contents in_var at cycle =     2087959
#           1 /           1 function calls completed.
# Number of calls:           1
# Cycle latency:     2087960
# ** Note: $finish    : cosim_tb.sv(338)
#    Time: 41759410 ns  Iteration: 1  Instance: /cosim_tb
# End time: 13:45:04 on Mar 31,2023, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
Info: Verifying RTL simulation
Retrieving hardware outputs from RTL simulation for sobel_filter function call 1.
PASS!
Number of calls: 1
Cycle latency: 2,087,960
SW/HW co-simulation: PASS
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 13:47:49 2023
----------------------------------------------------------------------------
Error: SmartHLS execution interrupted by user!
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 13:48:18 2023
----------------------------------------------------------------------------
Error: SmartHLS execution interrupted by user!
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 13:51:00 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: cosim
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 13:51:28 2023
----------------------------------------------------------------------------
Info: Generating Co-simulation Software Wrapper
Info: Compiling Software...
Gathering inputs/outputs from software execution for sobel_filter function call 1.
PASS!
Info: Generating Co-simulation RTL testbench
Info: Running RTL simulation
Model Technology ModelSim Microsemi Pro vlog 2022.2 Compiler 2022.04 Apr 26 2022
Start time: 13:51:48 on Mar 31,2023
vlog -sv "+define+MEM_INIT_DIR="/home/parisa/fpga-hls-examples/reporting/part1/hls_output/rtl/mem_init/"" /home/parisa/fpga-hls-examples/reporting/part1/hls_output/rtl/part1_sobel_filter.v cosim_tb.sv 
-- Compiling module sobel_filter_top
-- Compiling module sobel_filter_sobel_filter
-- Compiling module sobel_filter_top_tb
-- Compiling module cosim_tb
-- Compiling module cosim_ram_dual_port
-- Compiling module cosim_ram_dual_port_byte_enabled
-- Compiling module cosim_ram_dual_port_regular

Top level modules:
	cosim_tb
End time: 13:51:48 on Mar 31,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 2022.2

# vsim -suppress 8607 -suppress 2249 -suppress 2685 -suppress 2718 -suppress 3017 -suppress 3722 -suppress 12110 -suppress 8891 "+nowarn8891" -c -do "set StdArithNoWarnings 1; run 1000000000000000ns; exit;" work.cosim_tb 
# Start time: 13:51:49 on Mar 31,2023
# //  ModelSim Microsemi Pro 2022.2 Apr 26 2022 Linux 3.10.0-1160.el7.x86_64
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.cosim_tb
# Loading work.sobel_filter_top_tb
# Loading work.sobel_filter_top
# Loading work.sobel_filter_sobel_filter
# Loading work.cosim_ram_dual_port
# Loading work.cosim_ram_dual_port_regular
# set StdArithNoWarnings 1
# 1
#  run 1000000000000000ns
# Running SW/HW co-simulation...
# Initializing memory out_var at cycle =           0
# Initializing memory in_var at cycle =           0
# Storing memory contents out_var at cycle =     2087959
# Storing memory contents in_var at cycle =     2087959
#           1 /           1 function calls completed.
# Number of calls:           1
# Cycle latency:     2087960
# ** Note: $finish    : cosim_tb.sv(338)
#    Time: 41759410 ns  Iteration: 1  Instance: /cosim_tb
# End time: 13:52:11 on Mar 31,2023, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
Info: Verifying RTL simulation
Retrieving hardware outputs from RTL simulation for sobel_filter function call 1.
PASS!
Number of calls: 1
Cycle latency: 2,087,960
SW/HW co-simulation: PASS
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 13:55:38 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: sobel_filter
Info: Found trip count of: 512
Info: Found trip count of: 512
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Done Scheduling.
Info: Generating RTL for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sobel_filter(unsigned char (*) [512], unsigned char (*) [512]).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: sobel_filter_top
Info: Printing RTL to file.
Info: Outputting top-level module: sobel_filter_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/part1/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/part1_sobel_filter.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sobel_filter.rpt.
Info: Running the following targets: cosim
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 13:56:05 2023
----------------------------------------------------------------------------
Info: Generating Co-simulation Software Wrapper
Info: Compiling Software...
Gathering inputs/outputs from software execution for sobel_filter function call 1.
PASS!
Info: Generating Co-simulation RTL testbench
Info: Running RTL simulation
Model Technology ModelSim Microsemi Pro vlog 2022.2 Compiler 2022.04 Apr 26 2022
Start time: 13:56:25 on Mar 31,2023
vlog -sv "+define+MEM_INIT_DIR="/home/parisa/fpga-hls-examples/reporting/part1/hls_output/rtl/mem_init/"" /home/parisa/fpga-hls-examples/reporting/part1/hls_output/rtl/part1_sobel_filter.v cosim_tb.sv 
-- Compiling module sobel_filter_top
-- Compiling module sobel_filter_sobel_filter
-- Compiling module sobel_filter_top_tb
-- Compiling module cosim_tb
-- Compiling module cosim_ram_dual_port
-- Compiling module cosim_ram_dual_port_byte_enabled
-- Compiling module cosim_ram_dual_port_regular

Top level modules:
	cosim_tb
End time: 13:56:25 on Mar 31,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 2022.2

# vsim -suppress 8607 -suppress 2249 -suppress 2685 -suppress 2718 -suppress 3017 -suppress 3722 -suppress 12110 -suppress 8891 "+nowarn8891" -c -do "set StdArithNoWarnings 1; run 1000000000000000ns; exit;" work.cosim_tb 
# Start time: 13:56:27 on Mar 31,2023
# //  ModelSim Microsemi Pro 2022.2 Apr 26 2022 Linux 3.10.0-1160.el7.x86_64
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.cosim_tb
# Loading work.sobel_filter_top_tb
# Loading work.sobel_filter_top
# Loading work.sobel_filter_sobel_filter
# Loading work.cosim_ram_dual_port
# Loading work.cosim_ram_dual_port_regular
# set StdArithNoWarnings 1
# 1
#  run 1000000000000000ns
# Running SW/HW co-simulation...
# Initializing memory out_var at cycle =           0
# Initializing memory in_var at cycle =           0
# Storing memory contents out_var at cycle =     2087959
# Storing memory contents in_var at cycle =     2087959
#           1 /           1 function calls completed.
# Number of calls:           1
# Cycle latency:     2087960
# ** Note: $finish    : cosim_tb.sv(338)
#    Time: 41759410 ns  Iteration: 1  Instance: /cosim_tb
# End time: 13:56:49 on Mar 31,2023, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
Info: Verifying RTL simulation
Retrieving hardware outputs from RTL simulation for sobel_filter function call 1.
PASS!
Number of calls: 1
Cycle latency: 2,087,960
SW/HW co-simulation: PASS
