//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19324607
// Cuda compilation tools, release 7.0, V7.0.27
// Based on LLVM 3.4svn
//

.version 4.2
.target sm_50
.address_size 64

	// .weak	cudaMalloc
// PointInPolygon$__cuda_local_var_42539_42_non_const_SharedTriangles has been demoted

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaFuncGetAttributes
.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaDeviceGetAttribute
.weak .func  (.param .b32 func_retval0) cudaDeviceGetAttribute(
	.param .b64 cudaDeviceGetAttribute_param_0,
	.param .b32 cudaDeviceGetAttribute_param_1,
	.param .b32 cudaDeviceGetAttribute_param_2
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaGetDevice
.weak .func  (.param .b32 func_retval0) cudaGetDevice(
	.param .b64 cudaGetDevice_param_0
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessor
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessor(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_3,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_4
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .globl	PointInPolygon
.visible .entry PointInPolygon(
	.param .u32 PointInPolygon_param_0,
	.param .u32 PointInPolygon_param_1,
	.param .u64 PointInPolygon_param_2,
	.param .u64 PointInPolygon_param_3,
	.param .u64 PointInPolygon_param_4,
	.param .u64 PointInPolygon_param_5,
	.param .u64 PointInPolygon_param_6
)
{
	.reg .pred 	%p<20>;
	.reg .s16 	%rs<9>;
	.reg .f32 	%f<73>;
	.reg .s32 	%r<52>;
	.reg .f64 	%fd<12>;
	.reg .s64 	%rd<24>;
	// demoted variable
	.shared .align 4 .b8 PointInPolygon$__cuda_local_var_42539_42_non_const_SharedTriangles[26624];

	ld.param.u32 	%r16, [PointInPolygon_param_0];
	ld.param.u32 	%r15, [PointInPolygon_param_1];
	ld.param.u64 	%rd5, [PointInPolygon_param_2];
	ld.param.u64 	%rd6, [PointInPolygon_param_3];
	ld.param.u64 	%rd7, [PointInPolygon_param_5];
	ld.param.u64 	%rd8, [PointInPolygon_param_6];
	mov.u32 	%r17, %nctaid.y;
	mov.u32 	%r18, %ctaid.x;
	mov.u32 	%r19, %ctaid.y;
	mad.lo.s32 	%r20, %r17, %r18, %r19;
	mov.u32 	%r21, %nctaid.z;
	mov.u32 	%r22, %ctaid.z;
	mad.lo.s32 	%r1, %r20, %r21, %r22;
	mov.u32 	%r23, %ntid.y;
	mov.u32 	%r24, %tid.x;
	mov.u32 	%r25, %tid.y;
	mad.lo.s32 	%r26, %r23, %r24, %r25;
	mov.u32 	%r27, %ntid.z;
	mov.u32 	%r28, %tid.z;
	mad.lo.s32 	%r2, %r26, %r27, %r28;
	shr.s32 	%r29, %r15, 31;
	shr.u32 	%r30, %r29, 23;
	add.s32 	%r31, %r15, %r30;
	shr.s32 	%r3, %r31, 9;
	setp.ge.s32	%p1, %r1, %r16;
	@%p1 bra 	BB6_17;

	cvta.to.global.u64 	%rd9, %rd5;
	cvta.to.global.u64 	%rd10, %rd7;
	mul.wide.s32 	%rd11, %r1, 4;
	add.s64 	%rd12, %rd9, %rd11;
	ld.global.u32 	%r4, [%rd12];
	ld.global.u32 	%r32, [%rd12+4];
	sub.s32 	%r5, %r32, %r4;
	mul.wide.s32 	%rd13, %r1, 12;
	add.s64 	%rd14, %rd10, %rd13;
	ld.global.f32 	%f1, [%rd14];
	setp.ge.s32	%p2, %r2, %r5;
	@%p2 bra 	BB6_3;

	cvta.to.global.u64 	%rd15, %rd6;
	mul.wide.s32 	%rd16, %r2, 52;
	mov.u64 	%rd17, PointInPolygon$__cuda_local_var_42539_42_non_const_SharedTriangles;
	add.s64 	%rd18, %rd17, %rd16;
	add.s32 	%r33, %r4, %r2;
	mul.wide.s32 	%rd19, %r33, 52;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.f32 	%f28, [%rd20];
	ld.global.f32 	%f29, [%rd20+4];
	ld.global.f32 	%f30, [%rd20+8];
	ld.global.f32 	%f31, [%rd20+12];
	ld.global.f32 	%f32, [%rd20+16];
	ld.global.f32 	%f33, [%rd20+20];
	ld.global.f32 	%f34, [%rd20+24];
	ld.global.f32 	%f35, [%rd20+28];
	ld.global.f32 	%f36, [%rd20+32];
	ld.global.f32 	%f37, [%rd20+36];
	ld.global.f32 	%f38, [%rd20+40];
	ld.global.f32 	%f39, [%rd20+44];
	ld.global.v4.u8 	{%rs1, %rs2, %rs3, %rs4}, [%rd20+48];
	st.shared.v4.u8 	[%rd18+48], {%rs1, %rs2, %rs3, %rs4};
	st.shared.f32 	[%rd18+44], %f39;
	st.shared.f32 	[%rd18+40], %f38;
	st.shared.f32 	[%rd18+36], %f37;
	st.shared.f32 	[%rd18+32], %f36;
	st.shared.f32 	[%rd18+28], %f35;
	st.shared.f32 	[%rd18+24], %f34;
	st.shared.f32 	[%rd18+20], %f33;
	st.shared.f32 	[%rd18+16], %f32;
	st.shared.f32 	[%rd18+12], %f31;
	st.shared.f32 	[%rd18+8], %f30;
	st.shared.f32 	[%rd18+4], %f29;
	st.shared.f32 	[%rd18], %f28;

BB6_3:
	mul.lo.s32 	%r34, %r1, %r15;
	mad.lo.s32 	%r6, %r2, %r3, %r34;
	bar.sync 	0;
	setp.lt.s32	%p3, %r15, 512;
	@%p3 bra 	BB6_17;

	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r35, 0;
	mov.u32 	%r51, %r35;

BB6_5:
	add.s32 	%r39, %r6, %r51;
	mul.wide.s32 	%rd22, %r39, 12;
	add.s64 	%rd2, %rd1, %rd22;
	ld.global.f32 	%f5, [%rd2+8];
	ld.global.f32 	%f3, [%rd2+4];
	ld.global.f32 	%f40, [%rd2];
	sub.f32 	%f2, %f40, %f1;
	sub.f32 	%f4, %f3, %f3;
	sub.f32 	%f6, %f5, %f5;
	mov.u32 	%r49, %r35;
	mov.u32 	%r43, %r35;
	mov.u64 	%rd23, PointInPolygon$__cuda_local_var_42539_42_non_const_SharedTriangles;
	setp.lt.s32	%p4, %r5, 1;
	mov.u32 	%r48, %r35;
	@%p4 bra 	BB6_14;

BB6_6:
	mov.u32 	%r45, %r49;
	mov.u32 	%r50, %r45;
	ld.shared.f32 	%f41, [%rd23+44];
	ld.shared.f32 	%f42, [%rd23+40];
	ld.shared.f32 	%f43, [%rd23+36];
	ld.shared.f32 	%f11, [%rd23+20];
	ld.shared.f32 	%f44, [%rd23+32];
	ld.shared.f32 	%f9, [%rd23+16];
	ld.shared.f32 	%f45, [%rd23+28];
	ld.shared.f32 	%f7, [%rd23+12];
	ld.shared.f32 	%f46, [%rd23+24];
	sub.f32 	%f8, %f46, %f7;
	sub.f32 	%f10, %f45, %f9;
	sub.f32 	%f12, %f44, %f11;
	sub.f32 	%f13, %f43, %f7;
	sub.f32 	%f14, %f42, %f9;
	sub.f32 	%f15, %f41, %f11;
	mul.f32 	%f47, %f4, %f15;
	mul.f32 	%f48, %f6, %f14;
	sub.f32 	%f16, %f47, %f48;
	mul.f32 	%f49, %f6, %f13;
	mul.f32 	%f50, %f2, %f15;
	sub.f32 	%f17, %f49, %f50;
	mul.f32 	%f51, %f2, %f14;
	mul.f32 	%f52, %f4, %f13;
	sub.f32 	%f18, %f51, %f52;
	mul.f32 	%f53, %f10, %f17;
	fma.rn.f32 	%f54, %f8, %f16, %f53;
	fma.rn.f32 	%f19, %f12, %f18, %f54;
	cvt.f64.f32	%fd4, %f19;
	setp.gt.f64	%p5, %fd4, 0dBEB0C6F7A0B5ED8D;
	setp.lt.f64	%p6, %fd4, 0d3EB0C6F7A0B5ED8D;
	and.pred  	%p7, %p5, %p6;
	mov.f64 	%fd3, 0dBFF0000000000000;
	mov.f64 	%fd11, %fd3;
	@%p7 bra 	BB6_11;

	rcp.rn.f32 	%f20, %f19;
	sub.f32 	%f21, %f1, %f7;
	sub.f32 	%f22, %f3, %f9;
	mul.f32 	%f55, %f22, %f17;
	fma.rn.f32 	%f56, %f21, %f16, %f55;
	sub.f32 	%f23, %f5, %f11;
	fma.rn.f32 	%f57, %f23, %f18, %f56;
	mul.f32 	%f24, %f57, %f20;
	setp.lt.f32	%p8, %f24, 0f00000000;
	setp.gt.f32	%p9, %f24, 0f3F800000;
	or.pred  	%p10, %p8, %p9;
	mov.f64 	%fd8, %fd3;
	mov.f64 	%fd11, %fd8;
	@%p10 bra 	BB6_11;

	mul.f32 	%f58, %f22, %f12;
	mul.f32 	%f59, %f23, %f10;
	sub.f32 	%f25, %f58, %f59;
	mul.f32 	%f60, %f21, %f12;
	mul.f32 	%f61, %f23, %f8;
	sub.f32 	%f26, %f61, %f60;
	mul.f32 	%f62, %f22, %f8;
	mul.f32 	%f63, %f21, %f10;
	sub.f32 	%f27, %f63, %f62;
	mul.f32 	%f64, %f4, %f26;
	fma.rn.f32 	%f65, %f2, %f25, %f64;
	fma.rn.f32 	%f66, %f6, %f27, %f65;
	mul.f32 	%f67, %f66, %f20;
	setp.lt.f32	%p11, %f67, 0f00000000;
	add.f32 	%f68, %f24, %f67;
	setp.gt.f32	%p12, %f68, 0f3F800000;
	or.pred  	%p13, %p11, %p12;
	mov.f64 	%fd9, %fd3;
	mov.f64 	%fd11, %fd9;
	@%p13 bra 	BB6_11;

	mul.f32 	%f69, %f14, %f26;
	fma.rn.f32 	%f70, %f13, %f25, %f69;
	fma.rn.f32 	%f71, %f15, %f27, %f70;
	mul.f32 	%f72, %f71, %f20;
	cvt.f64.f32	%fd1, %f72;
	setp.leu.f64	%p14, %fd1, 0d3EB0C6F7A0B5ED8D;
	mov.f64 	%fd10, %fd3;
	mov.f64 	%fd11, %fd10;
	@%p14 bra 	BB6_11;

	mov.f64 	%fd11, %fd1;

BB6_11:
	setp.gt.f64	%p15, %fd11, 0d3FF0000000000000;
	@%p15 bra 	BB6_13;

	setp.neu.f64	%p16, %fd11, 0dBFF0000000000000;
	selp.u32	%r40, 1, 0, %p16;
	add.s32 	%r50, %r40, %r50;

BB6_13:
	mov.u32 	%r49, %r50;
	add.s64 	%rd23, %rd23, 52;
	add.s32 	%r43, %r43, 1;
	setp.lt.s32	%p17, %r43, %r5;
	mov.u32 	%r47, %r49;
	mov.u32 	%r48, %r47;
	@%p17 bra 	BB6_6;

BB6_14:
	mov.u32 	%r13, %r48;
	and.b32  	%r41, %r13, 1;
	setp.eq.b32	%p18, %r41, 1;
	@%p18 bra 	BB6_16;

	mov.u32 	%r42, 0;
	st.global.u32 	[%rd2+8], %r42;
	st.global.u32 	[%rd2+4], %r42;
	st.global.u32 	[%rd2], %r42;

BB6_16:
	add.s32 	%r51, %r51, 1;
	setp.lt.s32	%p19, %r51, %r3;
	@%p19 bra 	BB6_5;

BB6_17:
	ret;
}

	// .globl	_ZN6VectorIfEmiES0_
.visible .func  (.param .align 4 .b8 func_retval0[12]) _ZN6VectorIfEmiES0_(
	.param .b64 _ZN6VectorIfEmiES0__param_0,
	.param .align 4 .b8 _ZN6VectorIfEmiES0__param_1[12]
)
{
	.reg .f32 	%f<10>;
	.reg .s64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN6VectorIfEmiES0__param_0];
	ld.param.f32 	%f1, [_ZN6VectorIfEmiES0__param_1+8];
	ld.param.f32 	%f2, [_ZN6VectorIfEmiES0__param_1+4];
	ld.param.f32 	%f3, [_ZN6VectorIfEmiES0__param_1];
	ld.f32 	%f4, [%rd1];
	sub.f32 	%f5, %f4, %f3;
	ld.f32 	%f6, [%rd1+4];
	sub.f32 	%f7, %f6, %f2;
	ld.f32 	%f8, [%rd1+8];
	sub.f32 	%f9, %f8, %f1;
	st.param.f32	[func_retval0+0], %f5;
	st.param.f32	[func_retval0+4], %f7;
	st.param.f32	[func_retval0+8], %f9;
	ret;
}

	// .globl	_ZN8TriangleIfE12IntersectionE6VectorIfES2_
.visible .func  (.param .b32 func_retval0) _ZN8TriangleIfE12IntersectionE6VectorIfES2_(
	.param .b64 _ZN8TriangleIfE12IntersectionE6VectorIfES2__param_0,
	.param .align 4 .b8 _ZN8TriangleIfE12IntersectionE6VectorIfES2__param_1[12],
	.param .align 4 .b8 _ZN8TriangleIfE12IntersectionE6VectorIfES2__param_2[12]
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<66>;
	.reg .f64 	%fd<3>;
	.reg .s64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN8TriangleIfE12IntersectionE6VectorIfES2__param_0];
	ld.param.f32 	%f29, [_ZN8TriangleIfE12IntersectionE6VectorIfES2__param_1+8];
	ld.param.f32 	%f28, [_ZN8TriangleIfE12IntersectionE6VectorIfES2__param_1+4];
	ld.param.f32 	%f27, [_ZN8TriangleIfE12IntersectionE6VectorIfES2__param_1];
	ld.param.f32 	%f1, [_ZN8TriangleIfE12IntersectionE6VectorIfES2__param_2];
	ld.param.f32 	%f12, [_ZN8TriangleIfE12IntersectionE6VectorIfES2__param_2+8];
	ld.param.f32 	%f11, [_ZN8TriangleIfE12IntersectionE6VectorIfES2__param_2+4];
	ld.f32 	%f31, [%rd1+24];
	ld.f32 	%f6, [%rd1+20];
	ld.f32 	%f4, [%rd1+16];
	ld.f32 	%f2, [%rd1+12];
	sub.f32 	%f3, %f31, %f2;
	ld.f32 	%f32, [%rd1+28];
	sub.f32 	%f5, %f32, %f4;
	ld.f32 	%f33, [%rd1+32];
	sub.f32 	%f7, %f33, %f6;
	ld.f32 	%f34, [%rd1+36];
	sub.f32 	%f8, %f34, %f2;
	ld.f32 	%f35, [%rd1+40];
	sub.f32 	%f9, %f35, %f4;
	ld.f32 	%f36, [%rd1+44];
	sub.f32 	%f10, %f36, %f6;
	mul.f32 	%f37, %f11, %f10;
	mul.f32 	%f38, %f12, %f9;
	sub.f32 	%f13, %f37, %f38;
	mul.f32 	%f39, %f12, %f8;
	mul.f32 	%f40, %f1, %f10;
	sub.f32 	%f14, %f39, %f40;
	mul.f32 	%f41, %f1, %f9;
	mul.f32 	%f42, %f11, %f8;
	sub.f32 	%f15, %f41, %f42;
	mul.f32 	%f43, %f5, %f14;
	fma.rn.f32 	%f44, %f3, %f13, %f43;
	fma.rn.f32 	%f16, %f7, %f15, %f44;
	cvt.f64.f32	%fd1, %f16;
	setp.gt.f64	%p1, %fd1, 0dBEB0C6F7A0B5ED8D;
	setp.lt.f64	%p2, %fd1, 0d3EB0C6F7A0B5ED8D;
	and.pred  	%p3, %p1, %p2;
	mov.f32 	%f65, 0fBF800000;
	@%p3 bra 	BB8_4;

	sub.f32 	%f17, %f27, %f2;
	sub.f32 	%f18, %f28, %f4;
	sub.f32 	%f19, %f29, %f6;
	mul.f32 	%f46, %f14, %f18;
	fma.rn.f32 	%f47, %f13, %f17, %f46;
	fma.rn.f32 	%f48, %f15, %f19, %f47;
	rcp.rn.f32 	%f20, %f16;
	mul.f32 	%f21, %f20, %f48;
	setp.lt.f32	%p4, %f21, 0f00000000;
	setp.gt.f32	%p5, %f21, 0f3F800000;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB8_4;

	mul.f32 	%f50, %f7, %f18;
	mul.f32 	%f51, %f5, %f19;
	sub.f32 	%f22, %f50, %f51;
	mul.f32 	%f52, %f7, %f17;
	mul.f32 	%f53, %f3, %f19;
	sub.f32 	%f23, %f53, %f52;
	mul.f32 	%f54, %f3, %f18;
	mul.f32 	%f55, %f5, %f17;
	sub.f32 	%f24, %f55, %f54;
	mul.f32 	%f56, %f11, %f23;
	fma.rn.f32 	%f57, %f1, %f22, %f56;
	fma.rn.f32 	%f58, %f12, %f24, %f57;
	mul.f32 	%f59, %f20, %f58;
	setp.lt.f32	%p7, %f59, 0f00000000;
	add.f32 	%f60, %f21, %f59;
	setp.gt.f32	%p8, %f60, 0f3F800000;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB8_4;

	mul.f32 	%f61, %f9, %f23;
	fma.rn.f32 	%f62, %f8, %f22, %f61;
	fma.rn.f32 	%f63, %f10, %f24, %f62;
	mul.f32 	%f64, %f20, %f63;
	cvt.f64.f32	%fd2, %f64;
	setp.gt.f64	%p10, %fd2, 0d3EB0C6F7A0B5ED8D;
	selp.f32	%f65, %f64, 0fBF800000, %p10;

BB8_4:
	st.param.f32	[func_retval0+0], %f65;
	ret;
}


