
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000844                       # Number of seconds simulated
sim_ticks                                   844073000                       # Number of ticks simulated
final_tick                                  844073000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141165                       # Simulator instruction rate (inst/s)
host_op_rate                                   275845                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               58411987                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449072                       # Number of bytes of host memory used
host_seconds                                    14.45                       # Real time elapsed on the host
sim_insts                                     2039872                       # Number of instructions simulated
sim_ops                                       3986056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    844073000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          98880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         664000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             762880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        98880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       122752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          122752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1918                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1918                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         117146266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         786661817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             903808083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    117146266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        117146266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      145428180                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            145428180                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      145428180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        117146266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        786661817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1049236263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000137335250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          170                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          170                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25617                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2635                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11921                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2952                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11921                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 741952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  179200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  762944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               188928                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    328                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   130                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     844071000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11921                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2952                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    424.794457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   257.727317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   376.700478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          547     25.27%     25.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          485     22.40%     47.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          201      9.28%     56.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          150      6.93%     63.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          118      5.45%     69.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           80      3.70%     73.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           78      3.60%     76.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           39      1.80%     78.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          467     21.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2165                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.176471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.637142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.012413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             87     51.18%     51.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            53     31.18%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             9      5.29%     87.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.59%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      2.35%     90.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.59%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      1.18%     92.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.59%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      2.35%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.59%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.59%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            3      1.76%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.59%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.59%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           170                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.470588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.448155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.884960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              130     76.47%     76.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.35%     78.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               33     19.41%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.18%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           170                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        95936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       646016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       179200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 113658415.800529107451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 765355603.129113316536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 212303912.102389246225                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10375                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2952                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59818500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    349264000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19707090000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38692.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33664.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6675843.50                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    191713750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               409082500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   57965000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16537.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35287.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       879.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       212.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    903.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    223.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9912                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2303                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.61                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      56751.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 10274460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5442030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                45853080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               10711440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         63307920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             95444220                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1699680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       254709060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        13654560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         10346820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              511443270                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            605.923030                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            630315750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1393000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     36208750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     35563500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     185584250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    558543500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5276460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2774145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                36913800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3904560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         65766480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             94114410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2427360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       253635180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        25912800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          2391240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              493116435                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            584.210649                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            631270000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2806500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      27820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      7661750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     67474500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     182176500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    556133750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    844073000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  187514                       # Number of BP lookups
system.cpu.branchPred.condPredicted            187514                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10274                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                94542                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24018                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                409                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           94542                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              83499                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11043                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1812                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    844073000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      826049                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      135713                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           672                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           108                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    844073000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    844073000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      235137                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           444                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       844073000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1688147                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             281636                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2310575                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      187514                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             107517                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1310118                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21094                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2234                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          235                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          136                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    234805                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3149                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1605164                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.817807                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.580706                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   922583     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    13584      0.85%     58.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    55587      3.46%     61.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    33275      2.07%     63.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    48632      3.03%     66.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    31243      1.95%     68.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14906      0.93%     69.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    24552      1.53%     71.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   460802     28.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1605164                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.111077                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.368705                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   265853                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                684139                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    611678                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 32947                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10547                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4423358                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10547                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   282627                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  330164                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5839                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    624284                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                351703                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4382072                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3654                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  48015                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 235739                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  77040                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                4                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             4973001                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9668381                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4176064                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3373536                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4494668                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   478333                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                160                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            118                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    183557                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               837394                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              140497                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             42065                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18535                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4305061                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 299                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4198895                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             12340                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          319303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       520905                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            235                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1605164                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.615867                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.860964                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              694290     43.25%     43.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               85762      5.34%     48.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              134804      8.40%     56.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              101727      6.34%     63.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              132250      8.24%     71.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              114977      7.16%     78.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               95093      5.92%     84.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              106187      6.62%     91.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              140074      8.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1605164                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   12785      6.97%      6.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 13498      7.36%     14.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     14.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     14.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     14.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     40      0.02%     14.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     14.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     20      0.01%     14.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  8153      4.45%     18.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     18.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             70670     38.53%     57.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            42569     23.21%     80.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1254      0.68%     81.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   883      0.48%     81.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             33444     18.24%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               83      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7590      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1676787     39.93%     40.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10075      0.24%     40.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1931      0.05%     40.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551696     13.14%     53.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     53.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     53.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     53.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     53.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     53.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     53.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  645      0.02%     53.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21550      0.51%     54.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1627      0.04%     54.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              380907      9.07%     63.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                695      0.02%     63.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317503      7.56%     70.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7529      0.18%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      6.19%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               253850      6.05%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              100909      2.40%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          569763     13.57%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35774      0.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4198895                       # Type of FU issued
system.cpu.iq.rate                           2.487280                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      183399                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.043678                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4991839                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2048739                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1658954                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5206854                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2576008                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2487250                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1691432                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2683272                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           110163                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        68082                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9227                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2514                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3459                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10547                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  206029                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 58701                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4305360                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               486                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                837394                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               140497                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                173                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4177                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 53005                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             89                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4937                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7228                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                12165                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4173175                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                810876                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25720                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       946578                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   147722                       # Number of branches executed
system.cpu.iew.exec_stores                     135702                       # Number of stores executed
system.cpu.iew.exec_rate                     2.472045                       # Inst execution rate
system.cpu.iew.wb_sent                        4149991                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4146204                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2581340                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4118830                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.456068                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.626717                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          320615                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10479                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1556523                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.560872                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.248605                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       794609     51.05%     51.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       121419      7.80%     58.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        64566      4.15%     63.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        62719      4.03%     67.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        68548      4.40%     71.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        50727      3.26%     74.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        46442      2.98%     77.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        39075      2.51%     80.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       308418     19.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1556523                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2039872                       # Number of instructions committed
system.cpu.commit.committedOps                3986056                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900582                       # Number of memory references committed
system.cpu.commit.loads                        769312                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     136379                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2482866                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2078346                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4544      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1530900     38.41%     38.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.25%     38.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     38.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.80%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20746      0.52%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.55%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.97%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.19%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.52%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225574      5.66%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.40%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.64%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3986056                       # Class of committed instruction
system.cpu.commit.bw_lim_events                308418                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5554776                       # The number of ROB reads
system.cpu.rob.rob_writes                     8662446                       # The number of ROB writes
system.cpu.timesIdled                             825                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82983                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2039872                       # Number of Instructions Simulated
system.cpu.committedOps                       3986056                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.827575                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.827575                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.208350                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.208350                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3822651                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1422614                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3326021                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2450989                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    636543                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   807748                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1249801                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    844073000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.415734                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              693731                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10119                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             68.557269                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   252.415734                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1691821                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1691821                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    844073000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       677642                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          677642                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130163                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130163                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       807805                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           807805                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       807805                       # number of overall hits
system.cpu.dcache.overall_hits::total          807805                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        31808                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31808                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1110                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1110                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        32918                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32918                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        32918                       # number of overall misses
system.cpu.dcache.overall_misses::total         32918                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1892388500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1892388500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     73379497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     73379497                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1965767997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1965767997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1965767997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1965767997                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       709450                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       709450                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       840723                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       840723                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       840723                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       840723                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044835                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044835                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008456                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008456                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039154                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039154                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039154                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039154                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59494.105257                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59494.105257                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66107.654955                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66107.654955                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59717.115165                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59717.115165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59717.115165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59717.115165                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        40962                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          232                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               557                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.540395                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    46.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1918                       # number of writebacks
system.cpu.dcache.writebacks::total              1918                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22538                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22538                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        22543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22543                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22543                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9270                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9270                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1105                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        10375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10375                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10375                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    604196000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    604196000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     71837997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     71837997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    676033997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    676033997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    676033997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    676033997                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013066                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013066                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012341                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012341                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012341                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012341                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65177.562028                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65177.562028                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65011.761991                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65011.761991                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65159.903325                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65159.903325                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65159.903325                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65159.903325                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10119                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    844073000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           497.317809                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               77384                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1034                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             74.839458                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   497.317809                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.971324                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.971324                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            471152                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           471152                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    844073000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       232657                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          232657                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       232657                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           232657                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       232657                       # number of overall hits
system.cpu.icache.overall_hits::total          232657                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2146                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2146                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2146                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2146                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2146                       # number of overall misses
system.cpu.icache.overall_misses::total          2146                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    142367999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142367999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    142367999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142367999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    142367999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142367999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       234803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       234803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       234803                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       234803                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       234803                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       234803                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009140                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009140                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009140                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009140                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009140                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009140                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66341.099254                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66341.099254                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66341.099254                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66341.099254                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66341.099254                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66341.099254                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1670                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    72.608696                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1034                       # number of writebacks
system.cpu.icache.writebacks::total              1034                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          599                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          599                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          599                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          599                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          599                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          599                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1547                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1547                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1547                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1547                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1547                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1547                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    109371999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    109371999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    109371999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    109371999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    109371999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    109371999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006589                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006589                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006589                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006589                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006589                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006589                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70699.417582                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70699.417582                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70699.417582                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70699.417582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70699.417582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70699.417582                       # average overall mshr miss latency
system.cpu.icache.replacements                   1034                       # number of replacements
system.membus.snoop_filter.tot_requests         23075                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        11154                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    844073000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10815                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1918                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1034                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8201                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1106                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1106                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1547                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9269                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        30869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        30869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       165056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       165056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       786752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       786752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  951808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11922                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000587                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024225                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11915     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               11922                       # Request fanout histogram
system.membus.reqLayer2.occupancy            37476500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8213246                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           54349248                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
