----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 28.04.2022 21:08:04
-- Design Name: 
-- Module Name: Counter_test - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all



--entity Counter_test is
--end Counter_test;

--architecture Behavioral of Counter_test is

--component Counter is
--    port (reset, clk : in std_logic;
--          z : out std_logic_vector (4 downto 0));
--end component;

--signal reset, clk : std_logic;
--signal z : std_logic_vector (4 downto 0);

--begin

--process 
 
--begin 
--    clk <= '0' after 5ns;
--    clk <= '1' after 5ns;
--end process;

--reset <= '1' after 10ns; reset <= '0' after 20 ns;



--end Behavioral;
