// Seed: 764341527
module module_0 #(
    parameter id_5 = 32'd84,
    parameter id_6 = 32'd56
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_4 = -1;
  wire  _id_5;
  ;
  assign id_3 = id_4 && -1 == {-1{(id_2)}};
  assign id_4 = 'b0;
  wire _id_6;
  always @(negedge 1) id_4 <= -1;
  wire [{  id_5  ==  1  {  id_6  }  } : 1] id_7;
  logic id_8;
  wire id_9;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1
  );
  output reg id_3;
  input wire id_2;
  not primCall (id_1, id_2);
  output wire id_1;
  always @(posedge id_4) if (-1'b0 == -1'h0 || 1'b0 && 1) id_3 <= -1'b0;
endmodule
