{"vcs1":{"timestamp_begin":1680533530.209045515, "rt":0.74, "ut":0.22, "st":0.14}}
{"vcselab":{"timestamp_begin":1680533530.977254018, "rt":1.26, "ut":0.20, "st":0.11}}
{"link":{"timestamp_begin":1680533532.259456483, "rt":0.44, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680533529.927396527}
{"VCS_COMP_START_TIME": 1680533529.927396527}
{"VCS_COMP_END_TIME": 1680533533.361429263}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338464}}
{"stitch_vcselab": {"peak_mem": 239016}}
