# CPE487-Digital-Systems-Design
The contents of these 6 files contain the working code used for the completion of all CPE 487 Digital Systems Design Labs, this includes the following:
- Constraint Files
- Source Files
- Finalized code generated in Vivado
## Lab Objectives ##
### Lab 1 ###
- Built a single-digit (4-bit) hex counter to display its value on both four-digit common anode seven-segment LED displays
### Lab 2 ###
- Build a four-digit (16-bit) counter to display its value on 7-segment displays
### Lab 3 ###
- Program the FPGA to display a "bouncing ball" on a 800x600 Video Graphics Array (VGA) monitor
### Lab 4 ###
- Program the FPGA on the Nexys A7-100T board to function as a simple hexadecimal calculator capable of adding and subtracting four-digit hexadecimal numbers using a 16-button keypad module
### Lab 5 ###
- Program the FPGA on the Nexys A7-100T board to generate a wailing audio siren using a digital-to-analog (DAC) converter called Pmod Inter-IC Sound (I2S) with a speaker or headphone
### Lab 6 ###
- Program the FPGA on the Nexys A7-100T board to generate a wailing audio siren using a digital-to-analog (DAC) converter called Pmod Inter-IC Sound (I2S) with a speaker or headphone
## Lab Documentation ##
<https://sites.google.com/d/11OC77WaqDNsG2q2B7I_P1Hx5x0-fyzHl/p/1LiJKyZfopwMHjodU0ELOJiPgr6446gqN/edit>
## Final Project Site ##
<https://sites.google.com/view/brianna-garland/digital-system-design?authuser=0
## Original Source Code Provided by Professor Kevin Lu ##
<https://github.com/kevinwlu/dsd>
