// Generated by CIRCT unknown git version
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module FIR(
  input         clock,
                reset,
  output        io_in_ready,	// @[generators/baseband/src/main/scala/modem/FIR.scala:21:14]
  input         io_in_valid,	// @[generators/baseband/src/main/scala/modem/FIR.scala:21:14]
  input  [7:0]  io_in_bits,	// @[generators/baseband/src/main/scala/modem/FIR.scala:21:14]
  input         io_out_ready,	// @[generators/baseband/src/main/scala/modem/FIR.scala:21:14]
  output [7:0]  io_out_bits,	// @[generators/baseband/src/main/scala/modem/FIR.scala:21:14]
  input         io_firCmd_valid,	// @[generators/baseband/src/main/scala/modem/FIR.scala:21:14]
  input  [3:0]  io_firCmd_bits_fir,	// @[generators/baseband/src/main/scala/modem/FIR.scala:21:14]
  input  [5:0]  io_firCmd_bits_coeff,	// @[generators/baseband/src/main/scala/modem/FIR.scala:21:14]
  input  [21:0] io_firCmd_bits_value	// @[generators/baseband/src/main/scala/modem/FIR.scala:21:14]
);

  reg  [7:0]  coeffs_0;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_1;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_2;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_3;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_4;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_5;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_6;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_7;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_8;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_9;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_10;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_11;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_12;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_13;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_14;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_15;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_16;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_17;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_18;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_19;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_20;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_21;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_22;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_23;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_24;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_25;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_26;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_27;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_28;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_29;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_30;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_31;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  coeffs_32;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [7:0]  zs_1;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_2;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_3;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_4;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_5;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_6;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_7;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_8;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_9;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_10;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_11;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_12;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_13;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_14;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_15;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_16;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_17;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_18;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_19;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_20;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_21;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_22;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_23;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_24;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_25;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_26;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_27;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_28;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_29;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_30;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_31;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [7:0]  zs_32;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  wire [13:0] _io_out_bits_new_WIRE_128 = {{6{coeffs_0[7]}}, coeffs_0} * {{6{io_in_bits[7]}}, io_in_bits} + {{6{coeffs_1[7]}}, coeffs_1} * {{6{zs_1[7]}}, zs_1} + {{6{coeffs_2[7]}}, coeffs_2} * {{6{zs_2[7]}}, zs_2} + {{6{coeffs_3[7]}}, coeffs_3} * {{6{zs_3[7]}}, zs_3} + {{6{coeffs_4[7]}}, coeffs_4} * {{6{zs_4[7]}}, zs_4} + {{6{coeffs_5[7]}}, coeffs_5} * {{6{zs_5[7]}}, zs_5} + {{6{coeffs_6[7]}}, coeffs_6} * {{6{zs_6[7]}}, zs_6} + {{6{coeffs_7[7]}}, coeffs_7} * {{6{zs_7[7]}}, zs_7} + {{6{coeffs_8[7]}}, coeffs_8} * {{6{zs_8[7]}}, zs_8} + {{6{coeffs_9[7]}}, coeffs_9} * {{6{zs_9[7]}}, zs_9} + {{6{coeffs_10[7]}}, coeffs_10} * {{6{zs_10[7]}}, zs_10} + {{6{coeffs_11[7]}}, coeffs_11} * {{6{zs_11[7]}}, zs_11} + {{6{coeffs_12[7]}}, coeffs_12} * {{6{zs_12[7]}}, zs_12} + {{6{coeffs_13[7]}}, coeffs_13} * {{6{zs_13[7]}}, zs_13} + {{6{coeffs_14[7]}}, coeffs_14} * {{6{zs_14[7]}}, zs_14} + {{6{coeffs_15[7]}}, coeffs_15} * {{6{zs_15[7]}}, zs_15} + {{6{coeffs_16[7]}}, coeffs_16} * {{6{zs_16[7]}}, zs_16} + {{6{coeffs_17[7]}}, coeffs_17} * {{6{zs_17[7]}}, zs_17} + {{6{coeffs_18[7]}}, coeffs_18} * {{6{zs_18[7]}}, zs_18} + {{6{coeffs_19[7]}}, coeffs_19} * {{6{zs_19[7]}}, zs_19} + {{6{coeffs_20[7]}}, coeffs_20} * {{6{zs_20[7]}}, zs_20} + {{6{coeffs_21[7]}}, coeffs_21} * {{6{zs_21[7]}}, zs_21} + {{6{coeffs_22[7]}}, coeffs_22} * {{6{zs_22[7]}}, zs_22} + {{6{coeffs_23[7]}}, coeffs_23} * {{6{zs_23[7]}}, zs_23} + {{6{coeffs_24[7]}}, coeffs_24} * {{6{zs_24[7]}}, zs_24} + {{6{coeffs_25[7]}}, coeffs_25} * {{6{zs_25[7]}}, zs_25} + {{6{coeffs_26[7]}}, coeffs_26} * {{6{zs_26[7]}}, zs_26} + {{6{coeffs_27[7]}}, coeffs_27} * {{6{zs_27[7]}}, zs_27} + {{6{coeffs_28[7]}}, coeffs_28} * {{6{zs_28[7]}}, zs_28} + {{6{coeffs_29[7]}}, coeffs_29} * {{6{zs_29[7]}}, zs_29} + {{6{coeffs_30[7]}}, coeffs_30} * {{6{zs_30[7]}}, zs_30} + {{6{coeffs_31[7]}}, coeffs_31} * {{6{zs_31[7]}}, zs_31} + {{6{coeffs_32[7]}}, coeffs_32} * {{6{zs_32[7]}}, zs_32};	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :44:57, :52:{61,79}]
  wire        _GEN = io_firCmd_valid & io_firCmd_bits_fir == 4'h1;	// @[generators/baseband/src/main/scala/modem/FIR.scala:34:{23,45}]
  always @(posedge clock) begin
    if (reset) begin
      coeffs_0 <= 8'h0;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_1 <= 8'h0;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_2 <= 8'h0;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_3 <= 8'h0;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_4 <= 8'h0;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_5 <= 8'h0;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_6 <= 8'h1;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_7 <= 8'h1;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_8 <= 8'h2;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_9 <= 8'h3;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_10 <= 8'h4;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_11 <= 8'h6;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_12 <= 8'h8;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_13 <= 8'h9;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_14 <= 8'hB;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_15 <= 8'hC;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_16 <= 8'hC;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_17 <= 8'hC;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_18 <= 8'hB;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_19 <= 8'h9;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_20 <= 8'h8;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_21 <= 8'h6;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_22 <= 8'h4;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_23 <= 8'h3;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_24 <= 8'h2;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_25 <= 8'h1;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_26 <= 8'h1;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_27 <= 8'h0;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_28 <= 8'h0;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_29 <= 8'h0;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_30 <= 8'h0;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_31 <= 8'h0;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_32 <= 8'h0;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
    end
    else begin
      if (_GEN & io_firCmd_bits_coeff == 6'h0)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_0 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h1)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_1 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h2)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_2 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h3)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_3 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h4)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_4 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h5)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_5 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h6)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_6 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h7)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_7 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h8)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_8 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h9)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_9 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'hA)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_10 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'hB)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_11 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'hC)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_12 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'hD)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_13 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'hE)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_14 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'hF)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_15 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h10)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_16 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h11)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_17 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h12)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_18 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h13)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_19 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h14)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_20 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h15)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_21 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h16)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_22 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h17)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_23 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h18)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_24 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h19)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_25 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h1A)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_26 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h1B)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_27 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h1C)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_28 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h1D)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_29 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h1E)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_30 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h1F)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_31 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff == 6'h20)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_32 <= io_firCmd_bits_value[7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
    end
    if (io_out_ready & io_in_valid) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
      zs_1 <= io_in_bits;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_2 <= zs_1;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_3 <= zs_2;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_4 <= zs_3;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_5 <= zs_4;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_6 <= zs_5;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_7 <= zs_6;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_8 <= zs_7;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_9 <= zs_8;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_10 <= zs_9;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_11 <= zs_10;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_12 <= zs_11;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_13 <= zs_12;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_14 <= zs_13;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_15 <= zs_14;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_16 <= zs_15;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_17 <= zs_16;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_18 <= zs_17;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_19 <= zs_18;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_20 <= zs_19;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_21 <= zs_20;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_22 <= zs_21;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_23 <= zs_22;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_24 <= zs_23;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_25 <= zs_24;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_26 <= zs_25;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_27 <= zs_26;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_28 <= zs_27;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_29 <= zs_28;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_30 <= zs_29;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_31 <= zs_30;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      zs_32 <= zs_31;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:16];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h11; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        coeffs_0 = _RANDOM[5'h0][7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_1 = _RANDOM[5'h0][15:8];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_2 = _RANDOM[5'h0][23:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_3 = _RANDOM[5'h0][31:24];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_4 = _RANDOM[5'h1][7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_5 = _RANDOM[5'h1][15:8];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_6 = _RANDOM[5'h1][23:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_7 = _RANDOM[5'h1][31:24];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_8 = _RANDOM[5'h2][7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_9 = _RANDOM[5'h2][15:8];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_10 = _RANDOM[5'h2][23:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_11 = _RANDOM[5'h2][31:24];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_12 = _RANDOM[5'h3][7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_13 = _RANDOM[5'h3][15:8];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_14 = _RANDOM[5'h3][23:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_15 = _RANDOM[5'h3][31:24];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_16 = _RANDOM[5'h4][7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_17 = _RANDOM[5'h4][15:8];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_18 = _RANDOM[5'h4][23:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_19 = _RANDOM[5'h4][31:24];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_20 = _RANDOM[5'h5][7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_21 = _RANDOM[5'h5][15:8];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_22 = _RANDOM[5'h5][23:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_23 = _RANDOM[5'h5][31:24];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_24 = _RANDOM[5'h6][7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_25 = _RANDOM[5'h6][15:8];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_26 = _RANDOM[5'h6][23:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_27 = _RANDOM[5'h6][31:24];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_28 = _RANDOM[5'h7][7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_29 = _RANDOM[5'h7][15:8];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_30 = _RANDOM[5'h7][23:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_31 = _RANDOM[5'h7][31:24];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_32 = _RANDOM[5'h8][7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        zs_1 = _RANDOM[5'h8][15:8];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :44:57]
        zs_2 = _RANDOM[5'h8][23:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :44:57]
        zs_3 = _RANDOM[5'h8][31:24];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :44:57]
        zs_4 = _RANDOM[5'h9][7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_5 = _RANDOM[5'h9][15:8];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_6 = _RANDOM[5'h9][23:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_7 = _RANDOM[5'h9][31:24];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_8 = _RANDOM[5'hA][7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_9 = _RANDOM[5'hA][15:8];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_10 = _RANDOM[5'hA][23:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_11 = _RANDOM[5'hA][31:24];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_12 = _RANDOM[5'hB][7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_13 = _RANDOM[5'hB][15:8];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_14 = _RANDOM[5'hB][23:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_15 = _RANDOM[5'hB][31:24];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_16 = _RANDOM[5'hC][7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_17 = _RANDOM[5'hC][15:8];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_18 = _RANDOM[5'hC][23:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_19 = _RANDOM[5'hC][31:24];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_20 = _RANDOM[5'hD][7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_21 = _RANDOM[5'hD][15:8];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_22 = _RANDOM[5'hD][23:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_23 = _RANDOM[5'hD][31:24];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_24 = _RANDOM[5'hE][7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_25 = _RANDOM[5'hE][15:8];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_26 = _RANDOM[5'hE][23:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_27 = _RANDOM[5'hE][31:24];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_28 = _RANDOM[5'hF][7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_29 = _RANDOM[5'hF][15:8];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_30 = _RANDOM[5'hF][23:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_31 = _RANDOM[5'hF][31:24];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_32 = _RANDOM[5'h10][7:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = io_out_ready;
  assign io_out_bits = _io_out_bits_new_WIRE_128[13:6];	// @[generators/baseband/src/main/scala/modem/FIR.scala:52:{15,79}]
endmodule

