Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 501463cb87f540ad990e094d9664021e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot P6_test_behav xil_defaultlib.P6_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/89277/iCloudDrive/Desktop/JI/VE270/assignment/6/P6/P6.srcs/sources_1/new/P6.v" Line 2. Module P6 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.P6
Compiling module xil_defaultlib.P6_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot P6_test_behav
