{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693706126814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693706126818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 02 22:55:26 2023 " "Processing started: Sat Sep 02 22:55:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693706126818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706126818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais -c MI-CircuitosDigitais " "Command: quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais -c MI-CircuitosDigitais" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706126818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693706127233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693706127233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_autenticacao.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_autenticacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_autenticacao " "Found entity 1: circuito_autenticacao" {  } { { "circuito_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_autenticacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706133434 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(28) " "Verilog HDL Module Instantiation warning at pbl.v(28): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133437 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(37) " "Verilog HDL Module Instantiation warning at pbl.v(37): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 37 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(46) " "Verilog HDL Module Instantiation warning at pbl.v(46): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(55) " "Verilog HDL Module Instantiation warning at pbl.v(55): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 55 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(65) " "Verilog HDL Module Instantiation warning at pbl.v(65): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 65 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(75) " "Verilog HDL Module Instantiation warning at pbl.v(75): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 75 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(88) " "Verilog HDL Module Instantiation warning at pbl.v(88): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 88 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(101) " "Verilog HDL Module Instantiation warning at pbl.v(101): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 101 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(109) " "Verilog HDL Module Instantiation warning at pbl.v(109): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 109 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(122) " "Verilog HDL Module Instantiation warning at pbl.v(122): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 122 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(131) " "Verilog HDL Module Instantiation warning at pbl.v(131): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 131 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(140) " "Verilog HDL Module Instantiation warning at pbl.v(140): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 140 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(149) " "Verilog HDL Module Instantiation warning at pbl.v(149): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 149 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(157) " "Verilog HDL Module Instantiation warning at pbl.v(157): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 157 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(170) " "Verilog HDL Module Instantiation warning at pbl.v(170): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 170 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(179) " "Verilog HDL Module Instantiation warning at pbl.v(179): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 179 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(188) " "Verilog HDL Module Instantiation warning at pbl.v(188): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 188 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(198) " "Verilog HDL Module Instantiation warning at pbl.v(198): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 198 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(211) " "Verilog HDL Module Instantiation warning at pbl.v(211): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 211 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(220) " "Verilog HDL Module Instantiation warning at pbl.v(220): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 220 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(232) " "Verilog HDL Module Instantiation warning at pbl.v(232): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 232 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(243) " "Verilog HDL Module Instantiation warning at pbl.v(243): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 243 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(254) " "Verilog HDL Module Instantiation warning at pbl.v(254): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 254 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133439 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(265) " "Verilog HDL Module Instantiation warning at pbl.v(265): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 265 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133439 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(275) " "Verilog HDL Module Instantiation warning at pbl.v(275): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 275 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133439 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(284) " "Verilog HDL Module Instantiation warning at pbl.v(284): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 284 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133439 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(293) " "Verilog HDL Module Instantiation warning at pbl.v(293): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 293 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133439 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(302) " "Verilog HDL Module Instantiation warning at pbl.v(302): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 302 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133439 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(315) " "Verilog HDL Module Instantiation warning at pbl.v(315): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 315 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133439 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(328) " "Verilog HDL Module Instantiation warning at pbl.v(328): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 328 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl.v 3 3 " "Found 3 design units, including 3 entities, in source file pbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl " "Found entity 1: pbl" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133440 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparar_permissao_e_funcionalidade " "Found entity 2: comparar_permissao_e_funcionalidade" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133440 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_gate " "Found entity 3: and_gate" {  } { { "pbl.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/pbl.v" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706133440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_funcionalidade.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_funcionalidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_funcionalidade " "Found entity 1: circuito_funcionalidade" {  } { { "circuito_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_funcionalidade.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706133444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_seletor_saidas.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_seletor_saidas.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_seletor_saidas " "Found entity 1: circuito_seletor_saidas" {  } { { "circuito_seletor_saidas.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_seletor_saidas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706133448 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(14) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(14): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133451 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(15) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(15): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133451 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(16) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(16): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133451 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(17) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(17): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133451 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(19) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(19): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133451 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(20) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(20): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133451 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(21) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(21): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133451 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(22) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(22): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133451 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(23) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(23): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133451 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(33) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(33): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133451 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(41) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(41): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133451 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(49) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(49): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133451 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(57) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(57): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133451 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(67) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(67): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133451 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(77) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(77): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 77 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133451 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(85) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(85): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 85 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133451 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(95) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(95): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 95 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133451 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(106) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(106): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 106 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133452 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(116) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(116): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 116 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_codificador_funcionalidade.v 5 5 " "Found 5 design units, including 5 entities, in source file circuito_codificador_funcionalidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_codificador_funcionalidade " "Found entity 1: circuito_codificador_funcionalidade" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133454 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate_3_inputs " "Found entity 2: and_gate_3_inputs" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133454 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_gate_4_inputs " "Found entity 3: and_gate_4_inputs" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133454 ""} { "Info" "ISGN_ENTITY_NAME" "4 or_gate_4_inputs " "Found entity 4: or_gate_4_inputs" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133454 ""} { "Info" "ISGN_ENTITY_NAME" "5 and_gate_2_inputs " "Found entity 5: and_gate_2_inputs" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706133454 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(16) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(16): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133457 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(17) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(17): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(18) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(18): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(19) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(19): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(21) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(21): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(22) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(22): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(23) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(23): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(24) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(24): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(26) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(26): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(27) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(27): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(28) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(28): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(29) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(29): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(31) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(31): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(32) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(32): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(33) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(33): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(34) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(34): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(42) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(42): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(50) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(50): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(58) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(58): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(66) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(66): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(74) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(74): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 74 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(82) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(82): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 82 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(90) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(90): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 90 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(98) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(98): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 98 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(108) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(108): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 108 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(118) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(118): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 118 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_comparador_funcionalidade.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_comparador_funcionalidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_comparador_funcionalidade " "Found entity 1: circuito_comparador_funcionalidade" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706133459 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(20) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(20): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(21) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(21): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(22) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(22): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(23) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(23): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(25) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(25): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(26) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(26): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(27) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(27): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(28) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(28): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(29) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(29): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(37) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(37): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 37 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(53) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(53): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 53 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(61) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(61): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(71) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(71): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 71 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(72) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(72): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 72 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(73) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(73): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 73 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(75) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(75): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 75 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(76) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(76): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(77) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(77): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 77 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(78) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(78): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 78 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(86) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(86): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 86 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(94) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(94): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(102) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(102): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 102 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(110) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(110): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 110 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(119) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(119): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 119 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(120) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(120): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 120 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(121) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(121): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 121 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(122) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(122): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 122 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(123) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(123): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 123 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(124) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(124): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 124 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(126) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(126): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 126 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(127) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(127): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 127 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(128) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(128): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 128 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(138) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(138): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(154) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(154): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 154 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693706133464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_comparador_autenticacao.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_comparador_autenticacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_comparador_autenticacao " "Found entity 1: circuito_comparador_autenticacao" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706133465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706133469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_terminais.v 1 1 " "Found 1 design units, including 1 entities, in source file seletor_terminais.v" { { "Info" "ISGN_ENTITY_NAME" "1 seletor_terminais " "Found entity 1: seletor_terminais" {  } { { "seletor_terminais.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/seletor_terminais.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706133472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_leds " "Found entity 1: decodificador_leds" {  } { { "decodificador_leds.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/decodificador_leds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706133476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_matriz " "Found entity 1: decodificador_matriz" {  } { { "decodificador_matriz.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/decodificador_matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706133480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_seletor_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_seletor_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_seletor_7seg " "Found entity 1: circuito_seletor_7seg" {  } { { "circuito_seletor_7seg.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_seletor_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706133484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_7seg " "Found entity 1: decodificador_7seg" {  } { { "decodificador_7seg.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/decodificador_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706133488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_7seg_f2.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_7seg_f2.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_7seg_f2 " "Found entity 1: circuito_7seg_f2" {  } { { "circuito_7seg_f2.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/circuito_7seg_f2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706133491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1_2 " "Found entity 1: demux1_2" {  } { { "demux1_2.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/demux1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693706133495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706133495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decodificador_7seg " "Elaborating entity \"decodificador_7seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693706133525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decodificador_7seg.v(6) " "Verilog HDL assignment warning at decodificador_7seg.v(6): truncated value with size 32 to match size of target (1)" {  } { { "decodificador_7seg.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/decodificador_7seg.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693706133525 "|decodificador_7seg"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1693706133564 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1693706133564 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[7\] VCC " "Pin \"SEG\[7\]\" is stuck at VCC" {  } { { "decodificador_7seg.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais/decodificador_7seg.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693706133652 "|decodificador_7seg|SEG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693706133652 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693706133658 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693706133658 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693706133658 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693706133658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693706133689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 02 22:55:33 2023 " "Processing ended: Sat Sep 02 22:55:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693706133689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693706133689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693706133689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693706133689 ""}
