// Seed: 2655773532
module module_0 (
    input tri id_0
);
  wire id_2;
endmodule
module module_1 #(
    parameter id_1  = 32'd91,
    parameter id_28 = 32'd47,
    parameter id_3  = 32'd51,
    parameter id_30 = 32'd31,
    parameter id_36 = 32'd21,
    parameter id_37 = 32'd37
) (
    output wire id_0,
    input uwire _id_1,
    output supply0 id_2,
    input tri1 _id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri id_6,
    output wand id_7,
    input supply0 id_8,
    output uwire id_9,
    output uwire id_10,
    output uwire id_11,
    input wire id_12,
    output wand id_13,
    output uwire id_14,
    input tri1 id_15,
    output wire id_16,
    output tri1 id_17,
    output logic id_18,
    output wire id_19,
    output wand id_20,
    input tri1 id_21,
    output wor id_22,
    input tri id_23,
    output supply1 id_24,
    input tri1 id_25,
    input wire id_26,
    output tri1 id_27,
    input uwire _id_28,
    output wand id_29,
    input tri1 _id_30,
    output wand id_31,
    output wor id_32,
    input tri1 id_33,
    input supply1 id_34,
    input supply0 id_35,
    input tri0 _id_36,
    input wand _id_37
);
  always begin : LABEL_0
    id_18 <= #1 -1;
    assign id_19[-1?1?id_3-id_28 : id_30[id_36] : id_37?id_1 : 1 :-1'h0] = id_8;
  end
  module_0 modCall_1 (id_4);
endmodule
