INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lt1' is not allowed [C:/Users/Ali/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_140/assignment_1/assignment_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
