#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x578b396d00c0 .scope module, "alu_verilog_tb" "alu_verilog_tb" 2 5;
 .timescale -9 -12;
P_0x578b396d0250 .param/l "OP_ADD" 1 2 7, C4<00000000>;
P_0x578b396d0290 .param/l "OP_AND" 1 2 9, C4<00000010>;
P_0x578b396d02d0 .param/l "OP_OR" 1 2 10, C4<00000011>;
P_0x578b396d0310 .param/l "OP_SUB" 1 2 8, C4<00000001>;
P_0x578b396d0350 .param/l "OP_XOR" 1 2 11, C4<00000100>;
v0x578b3970bb90_0 .var "alu_addr_1", 3 0;
v0x578b3970bc70_0 .var "alu_addr_2", 3 0;
v0x578b3970bd80_0 .var "alu_addr_3", 3 0;
v0x578b3970be70_0 .net "alu_flags", 3 0, v0x578b39708850_0;  1 drivers
v0x578b3970bf80_0 .var "alu_op", 15 0;
v0x578b3970c090_0 .var "clk", 0 0;
v0x578b3970c130_0 .var "main_operand", 15 0;
v0x578b3970c210_0 .var "main_operator", 15 0;
v0x578b3970c2f0_0 .net "reg_read_data", 15 0, L_0x578b396c8710;  1 drivers
v0x578b3970c3b0_0 .var "reg_write_data", 15 0;
v0x578b3970c450_0 .var "reset", 0 0;
E_0x578b396e2410 .event negedge, v0x578b396e8510_0;
S_0x578b396da860 .scope module, "uut" "alu_register_verilog" 2 34, 3 8 0, S_0x578b396d00c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "op";
    .port_info 3 /INPUT 16 "reg_write_data";
    .port_info 4 /OUTPUT 16 "reg_read_data";
    .port_info 5 /INPUT 4 "alu_addr_1";
    .port_info 6 /INPUT 4 "alu_addr_2";
    .port_info 7 /INPUT 4 "alu_addr_3";
    .port_info 8 /OUTPUT 4 "alu_flags";
L_0x578b396c8710 .functor BUFZ 16, L_0x578b3971d920, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x578b3970ac30_0 .net *"_ivl_1", 3 0, L_0x578b3970c4f0;  1 drivers
L_0x7ece02156018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x578b3970ad30_0 .net/2u *"_ivl_2", 3 0, L_0x7ece02156018;  1 drivers
v0x578b3970ae10_0 .net *"_ivl_4", 0 0, L_0x578b3970c590;  1 drivers
v0x578b3970aeb0_0 .net "alu_addr_1", 3 0, v0x578b3970bb90_0;  1 drivers
v0x578b3970af70_0 .net "alu_addr_2", 3 0, v0x578b3970bc70_0;  1 drivers
v0x578b3970b010_0 .net "alu_addr_3", 3 0, v0x578b3970bd80_0;  1 drivers
v0x578b3970b0e0_0 .net "alu_flags", 3 0, v0x578b39708850_0;  alias, 1 drivers
v0x578b3970b1b0_0 .net "alu_result", 15 0, v0x578b396e7f40_0;  1 drivers
v0x578b3970b280_0 .net "clk", 0 0, v0x578b3970c090_0;  1 drivers
v0x578b3970b320_0 .net "final_write_data", 15 0, L_0x578b3970c630;  1 drivers
v0x578b3970b3c0_0 .net "op", 15 0, v0x578b3970bf80_0;  1 drivers
v0x578b3970b4b0_0 .net "reg_a_data", 15 0, L_0x578b3971cca0;  1 drivers
v0x578b3970b5c0_0 .net "reg_b_data", 15 0, L_0x578b3971d2d0;  1 drivers
v0x578b3970b6d0_0 .net "reg_out_port", 15 0, L_0x578b3971d920;  1 drivers
v0x578b3970b790_0 .net "reg_read_data", 15 0, L_0x578b396c8710;  alias, 1 drivers
v0x578b3970b850_0 .net "reg_write_data", 15 0, v0x578b3970c3b0_0;  1 drivers
v0x578b3970b930_0 .net "reset", 0 0, v0x578b3970c450_0;  1 drivers
L_0x578b3970c4f0 .part v0x578b3970bf80_0, 12, 4;
L_0x578b3970c590 .cmp/eq 4, L_0x578b3970c4f0, L_0x7ece02156018;
L_0x578b3970c630 .functor MUXZ 16, v0x578b3970c3b0_0, v0x578b396e7f40_0, L_0x578b3970c590, C4<>;
S_0x578b396daad0 .scope module, "alu" "alu_verilog" 3 52, 4 8 0, S_0x578b396da860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "op";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 4 "flags";
v0x578b396c8830_0 .net "a", 15 0, L_0x578b3971cca0;  alias, 1 drivers
v0x578b396e6dd0_0 .net "alu_op", 7 0, L_0x578b3971da60;  1 drivers
v0x578b396e7580_0 .net "b", 15 0, L_0x578b3971d2d0;  alias, 1 drivers
v0x578b396e7f40_0 .var "c", 15 0;
v0x578b396e8510_0 .net "clk", 0 0, v0x578b3970c090_0;  alias, 1 drivers
v0x578b39708850_0 .var "flags", 3 0;
v0x578b39708930_0 .net "op", 15 0, v0x578b3970bf80_0;  alias, 1 drivers
v0x578b39708a10_0 .var "operation_result", 16 0;
v0x578b39708af0_0 .net "reset", 0 0, v0x578b3970c450_0;  alias, 1 drivers
E_0x578b396b4a30/0 .event edge, v0x578b39708af0_0, v0x578b396e6dd0_0, v0x578b396c8830_0, v0x578b396e7580_0;
E_0x578b396b4a30/1 .event edge, v0x578b39708a10_0;
E_0x578b396b4a30 .event/or E_0x578b396b4a30/0, E_0x578b396b4a30/1;
L_0x578b3971da60 .part v0x578b3970bf80_0, 8, 8;
S_0x578b39708c90 .scope module, "register" "dual_read_register_verilog" 3 39, 5 16 0, S_0x578b396da860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "op";
    .port_info 3 /INPUT 4 "addr_1";
    .port_info 4 /INPUT 4 "addr_2";
    .port_info 5 /INPUT 4 "addr_3";
    .port_info 6 /INPUT 16 "write_data";
    .port_info 7 /OUTPUT 16 "read_data_1";
    .port_info 8 /OUTPUT 16 "read_data_2";
    .port_info 9 /OUTPUT 16 "read_data_reg";
v0x578b39708f60_0 .net *"_ivl_1", 3 0, L_0x578b3970c8d0;  1 drivers
L_0x7ece021560a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x578b39709060_0 .net *"_ivl_11", 1 0, L_0x7ece021560a8;  1 drivers
L_0x7ece021560f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578b39709140_0 .net/2u *"_ivl_12", 15 0, L_0x7ece021560f0;  1 drivers
v0x578b39709200_0 .net *"_ivl_17", 3 0, L_0x578b3971ce30;  1 drivers
L_0x7ece02156138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x578b397092e0_0 .net/2u *"_ivl_18", 3 0, L_0x7ece02156138;  1 drivers
L_0x7ece02156060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x578b39709410_0 .net/2u *"_ivl_2", 3 0, L_0x7ece02156060;  1 drivers
v0x578b397094f0_0 .net *"_ivl_20", 0 0, L_0x578b3971cf60;  1 drivers
v0x578b397095b0_0 .net *"_ivl_22", 15 0, L_0x578b3971d0a0;  1 drivers
v0x578b39709690_0 .net *"_ivl_24", 5 0, L_0x578b3971d190;  1 drivers
L_0x7ece02156180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x578b39709770_0 .net *"_ivl_27", 1 0, L_0x7ece02156180;  1 drivers
L_0x7ece021561c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578b39709850_0 .net/2u *"_ivl_28", 15 0, L_0x7ece021561c8;  1 drivers
v0x578b39709930_0 .net *"_ivl_33", 7 0, L_0x578b3971d470;  1 drivers
L_0x7ece02156210 .functor BUFT 1, C4<00010010>, C4<0>, C4<0>, C4<0>;
v0x578b39709a10_0 .net/2u *"_ivl_34", 7 0, L_0x7ece02156210;  1 drivers
v0x578b39709af0_0 .net *"_ivl_36", 0 0, L_0x578b3971d510;  1 drivers
v0x578b39709bb0_0 .net *"_ivl_38", 15 0, L_0x578b3971d6c0;  1 drivers
v0x578b39709c90_0 .net *"_ivl_4", 0 0, L_0x578b3970c970;  1 drivers
v0x578b39709d50_0 .net *"_ivl_40", 5 0, L_0x578b3971d760;  1 drivers
L_0x7ece02156258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x578b39709e30_0 .net *"_ivl_43", 1 0, L_0x7ece02156258;  1 drivers
L_0x7ece021562a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578b39709f10_0 .net/2u *"_ivl_44", 15 0, L_0x7ece021562a0;  1 drivers
v0x578b39709ff0_0 .net *"_ivl_6", 15 0, L_0x578b3970cab0;  1 drivers
v0x578b3970a0d0_0 .net *"_ivl_8", 5 0, L_0x578b3970cb50;  1 drivers
v0x578b3970a1b0_0 .net "addr_1", 3 0, v0x578b3970bb90_0;  alias, 1 drivers
v0x578b3970a290_0 .net "addr_2", 3 0, v0x578b3970bc70_0;  alias, 1 drivers
v0x578b3970a370_0 .net "addr_3", 3 0, v0x578b3970bd80_0;  alias, 1 drivers
v0x578b3970a450_0 .net "clk", 0 0, v0x578b3970c090_0;  alias, 1 drivers
v0x578b3970a4f0_0 .var/i "i", 31 0;
v0x578b3970a5b0_0 .net "op", 15 0, v0x578b3970bf80_0;  alias, 1 drivers
v0x578b3970a670_0 .net "read_data_1", 15 0, L_0x578b3971cca0;  alias, 1 drivers
v0x578b3970a710_0 .net "read_data_2", 15 0, L_0x578b3971d2d0;  alias, 1 drivers
v0x578b3970a7b0_0 .net "read_data_reg", 15 0, L_0x578b3971d920;  alias, 1 drivers
v0x578b3970a870 .array "registers", 15 0, 15 0;
v0x578b3970a930_0 .net "reset", 0 0, v0x578b3970c450_0;  alias, 1 drivers
v0x578b3970a9d0_0 .net "write_data", 15 0, L_0x578b3970c630;  alias, 1 drivers
E_0x578b396e19a0 .event posedge, v0x578b39708af0_0, v0x578b396e8510_0;
L_0x578b3970c8d0 .part v0x578b3970bf80_0, 12, 4;
L_0x578b3970c970 .cmp/eq 4, L_0x578b3970c8d0, L_0x7ece02156060;
L_0x578b3970cab0 .array/port v0x578b3970a870, L_0x578b3970cb50;
L_0x578b3970cb50 .concat [ 4 2 0 0], v0x578b3970bb90_0, L_0x7ece021560a8;
L_0x578b3971cca0 .functor MUXZ 16, L_0x7ece021560f0, L_0x578b3970cab0, L_0x578b3970c970, C4<>;
L_0x578b3971ce30 .part v0x578b3970bf80_0, 12, 4;
L_0x578b3971cf60 .cmp/eq 4, L_0x578b3971ce30, L_0x7ece02156138;
L_0x578b3971d0a0 .array/port v0x578b3970a870, L_0x578b3971d190;
L_0x578b3971d190 .concat [ 4 2 0 0], v0x578b3970bc70_0, L_0x7ece02156180;
L_0x578b3971d2d0 .functor MUXZ 16, L_0x7ece021561c8, L_0x578b3971d0a0, L_0x578b3971cf60, C4<>;
L_0x578b3971d470 .part v0x578b3970bf80_0, 8, 8;
L_0x578b3971d510 .cmp/eq 8, L_0x578b3971d470, L_0x7ece02156210;
L_0x578b3971d6c0 .array/port v0x578b3970a870, L_0x578b3971d760;
L_0x578b3971d760 .concat [ 4 2 0 0], v0x578b3970bd80_0, L_0x7ece02156258;
L_0x578b3971d920 .functor MUXZ 16, L_0x7ece021562a0, L_0x578b3971d6c0, L_0x578b3971d510, C4<>;
    .scope S_0x578b39708c90;
T_0 ;
    %wait E_0x578b396e19a0;
    %load/vec4 v0x578b3970a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578b3970a4f0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x578b3970a4f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x578b3970a4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578b3970a870, 0, 4;
    %load/vec4 v0x578b3970a4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578b3970a4f0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x578b3970a5b0_0;
    %parti/s 4, 12, 5;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x578b3970a5b0_0;
    %parti/s 8, 8, 5;
    %cmpi/e 17, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x578b3970a9d0_0;
    %load/vec4 v0x578b3970a370_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578b3970a870, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x578b396daad0;
T_1 ;
    %wait E_0x578b396b4a30;
    %load/vec4 v0x578b39708af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x578b396e7f40_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x578b39708850_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x578b396e6dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x578b39708a10_0, 0, 17;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v0x578b396c8830_0;
    %pad/u 17;
    %load/vec4 v0x578b396e7580_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x578b39708a10_0, 0, 17;
    %jmp T_1.12;
T_1.3 ;
    %load/vec4 v0x578b396c8830_0;
    %pad/u 17;
    %load/vec4 v0x578b396e7580_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x578b39708a10_0, 0, 17;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v0x578b396c8830_0;
    %pad/u 17;
    %load/vec4 v0x578b396e7580_0;
    %pad/u 17;
    %and;
    %store/vec4 v0x578b39708a10_0, 0, 17;
    %jmp T_1.12;
T_1.5 ;
    %load/vec4 v0x578b396c8830_0;
    %pad/u 17;
    %load/vec4 v0x578b396e7580_0;
    %pad/u 17;
    %or;
    %store/vec4 v0x578b39708a10_0, 0, 17;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v0x578b396c8830_0;
    %pad/u 17;
    %load/vec4 v0x578b396e7580_0;
    %pad/u 17;
    %xor;
    %store/vec4 v0x578b39708a10_0, 0, 17;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v0x578b396c8830_0;
    %pad/u 17;
    %inv;
    %store/vec4 v0x578b39708a10_0, 0, 17;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0x578b396c8830_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x578b39708a10_0, 0, 17;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x578b396c8830_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x578b39708a10_0, 0, 17;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0x578b396c8830_0;
    %pad/u 17;
    %load/vec4 v0x578b396e7580_0;
    %pad/u 17;
    %mul;
    %store/vec4 v0x578b39708a10_0, 0, 17;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %load/vec4 v0x578b39708a10_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x578b396e7f40_0, 0, 16;
    %load/vec4 v0x578b396e6dd0_0;
    %parti/s 4, 4, 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.13, 4;
    %load/vec4 v0x578b39708a10_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x578b39708850_0, 4, 1;
    %load/vec4 v0x578b39708a10_0;
    %parti/s 1, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x578b39708850_0, 4, 1;
T_1.13 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x578b396d00c0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x578b3970c090_0;
    %inv;
    %store/vec4 v0x578b3970c090_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x578b396d00c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578b3970c090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x578b3970c450_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578b3970c450_0, 0, 1;
    %wait E_0x578b396e2410;
    %pushi/vec4 4353, 0, 16;
    %store/vec4 v0x578b3970c210_0, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x578b3970c130_0, 0, 16;
    %load/vec4 v0x578b3970c210_0;
    %store/vec4 v0x578b3970bf80_0, 0, 16;
    %load/vec4 v0x578b3970c210_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x578b3970bd80_0, 0, 4;
    %load/vec4 v0x578b3970c130_0;
    %store/vec4 v0x578b3970c3b0_0, 0, 16;
    %wait E_0x578b396e2410;
    %pushi/vec4 4354, 0, 16;
    %store/vec4 v0x578b3970c210_0, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x578b3970c130_0, 0, 16;
    %load/vec4 v0x578b3970c210_0;
    %store/vec4 v0x578b3970bf80_0, 0, 16;
    %load/vec4 v0x578b3970c210_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x578b3970bd80_0, 0, 4;
    %load/vec4 v0x578b3970c130_0;
    %store/vec4 v0x578b3970c3b0_0, 0, 16;
    %wait E_0x578b396e2410;
    %pushi/vec4 259, 0, 16;
    %store/vec4 v0x578b3970c210_0, 0, 16;
    %pushi/vec4 513, 0, 16;
    %store/vec4 v0x578b3970c130_0, 0, 16;
    %load/vec4 v0x578b3970c210_0;
    %store/vec4 v0x578b3970bf80_0, 0, 16;
    %load/vec4 v0x578b3970c210_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x578b3970bd80_0, 0, 4;
    %load/vec4 v0x578b3970c130_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x578b3970bc70_0, 0, 4;
    %load/vec4 v0x578b3970c130_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x578b3970bb90_0, 0, 4;
    %wait E_0x578b396e2410;
    %pushi/vec4 4611, 0, 16;
    %store/vec4 v0x578b3970c210_0, 0, 16;
    %load/vec4 v0x578b3970c210_0;
    %store/vec4 v0x578b3970bf80_0, 0, 16;
    %load/vec4 v0x578b3970c210_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x578b3970bd80_0, 0, 4;
    %wait E_0x578b396e2410;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x578b3970c210_0, 0, 16;
    %pushi/vec4 513, 0, 16;
    %store/vec4 v0x578b3970c130_0, 0, 16;
    %load/vec4 v0x578b3970c210_0;
    %store/vec4 v0x578b3970bf80_0, 0, 16;
    %load/vec4 v0x578b3970c210_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x578b3970bd80_0, 0, 4;
    %load/vec4 v0x578b3970c130_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x578b3970bc70_0, 0, 4;
    %load/vec4 v0x578b3970c130_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x578b3970bb90_0, 0, 4;
    %wait E_0x578b396e2410;
    %pushi/vec4 4611, 0, 16;
    %store/vec4 v0x578b3970c210_0, 0, 16;
    %load/vec4 v0x578b3970c210_0;
    %store/vec4 v0x578b3970bf80_0, 0, 16;
    %load/vec4 v0x578b3970c210_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x578b3970bd80_0, 0, 4;
    %delay 50000, 0;
    %vpi_call 2 115 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 116 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x578b396d00c0;
T_4 ;
    %vpi_call 2 121 "$monitor", "Time=%t | Reset=%b | Op=%h | Out=%d | Flags=%b", $time, v0x578b3970c450_0, v0x578b3970c210_0, v0x578b3970c2f0_0, v0x578b3970be70_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "alu_register_verilog_tb.v";
    "alu_register_verilog.v";
    "alu_verilog.v";
    "dual_read_register_verilog.v";
