#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Sep 04 12:35:55 2019
# Process ID: 13048
# Log file: D:/JavierJr/Documents/Escuela/AgoDic19/SistemasDigitalesAvanzados/Proyects/P04_Grey_Decoder/planAhead_run_2/planAhead.log
# Journal file: D:/JavierJr/Documents/Escuela/AgoDic19/SistemasDigitalesAvanzados/Proyects/P04_Grey_Decoder/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1099 day(s)
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/JavierJr/Documents/Escuela/AgoDic19/SistemasDigitalesAvanzados/Proyects/P04_Grey_Decoder/pa.fromNetlist.tcl
# create_project -name P04_Grey_Decoder -dir "D:/JavierJr/Documents/Escuela/AgoDic19/SistemasDigitalesAvanzados/Proyects/P04_Grey_Decoder/planAhead_run_2" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/JavierJr/Documents/Escuela/AgoDic19/SistemasDigitalesAvanzados/Proyects/P04_Grey_Decoder/Grey_Decoder.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/JavierJr/Documents/Escuela/AgoDic19/SistemasDigitalesAvanzados/Proyects/P04_Grey_Decoder} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Grey_Decoder.ucf" [current_fileset -constrset]
Adding file 'D:/JavierJr/Documents/Escuela/AgoDic19/SistemasDigitalesAvanzados/Proyects/P04_Grey_Decoder/Grey_Decoder.ucf' to fileset 'constrs_1'
# add_files [list {Grey_Decoder.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Grey_Decoder.ngc ...
WARNING:NetListWriters:298 - No output is written to Grey_Decoder.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Grey_Decoder.edif ...
ngc2edif: Total memory usage is 4310728 kilobytes

Parsing EDIF File [./planAhead_run_2/P04_Grey_Decoder.data/cache/Grey_Decoder_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/P04_Grey_Decoder.data/cache/Grey_Decoder_ngc_zx.edif]
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/JavierJr/Documents/Escuela/AgoDic19/SistemasDigitalesAvanzados/Proyects/P04_Grey_Decoder/Grey_Decoder.ucf]
Finished Parsing UCF File [D:/JavierJr/Documents/Escuela/AgoDic19/SistemasDigitalesAvanzados/Proyects/P04_Grey_Decoder/Grey_Decoder.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 81d526cd
link_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 647.668 ; gain = 179.289
startgroup
set_property package_pin V15 [get_ports {LED[3]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {LED[2]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {LED[1]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {LED[0]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {SEG[7]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {SEG[6]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {SEG[5]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {SEG[4]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {SEG[3]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {SEG[2]}]
endgroup
set_property package_pin "" [get_ports [list  {SEG[1]}]]
startgroup
set_property package_pin T17 [get_ports {SEG[0]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {SEG[2]}]]
set_property is_loc_fixed false [get_ports [list  {SEG[3]}]]
set_property is_loc_fixed false [get_ports [list  {SEG[4]}]]
set_property is_loc_fixed false [get_ports [list  {SEG[5]}]]
set_property is_loc_fixed false [get_ports [list  {SEG[6]}]]
set_property is_loc_fixed false [get_ports [list  {SEG[7]}]]
set_property package_pin "" [get_ports [list  {SEG[2]}]]
set_property package_pin "" [get_ports [list  {SEG[3]}]]
set_property package_pin "" [get_ports [list  {SEG[4]}]]
set_property package_pin "" [get_ports [list  {SEG[5]}]]
set_property package_pin "" [get_ports [list  {SEG[6]}]]
set_property package_pin "" [get_ports [list  {SEG[7]}]]
startgroup
set_property package_pin T18 [get_ports {SEG[1]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {SEG[2]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {SEG[3]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {SEG[4]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {SEG[5]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {SEG[6]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {SEG[7]}]
endgroup
startgroup
set_property package_pin T10 [get_ports A]
endgroup
startgroup
set_property package_pin T9 [get_ports B]
endgroup
startgroup
set_property package_pin V9 [get_ports C]
endgroup
startgroup
set_property package_pin M8 [get_ports D]
endgroup
startgroup
set_property package_pin N8 [get_ports E]
endgroup
set_property is_loc_fixed false [get_ports [list  E]]
set_property is_loc_fixed true [get_ports [list  E]]
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See D:/JavierJr/Documents/Escuela/AgoDic19/SistemasDigitalesAvanzados/Proyects/P04_Grey_Decoder\planAhead_pid13048.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Sep 04 12:41:06 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
