
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-6AKHTM4

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

Modified Files: 2
FID:  path (prevtimestamp, timestamp)
8        E:\Verilog_1st_year\I2C\component\work\I2C\I2C.v (2024-11-09 13:28:55, 2024-11-10 20:26:42)
15       E:\Verilog_1st_year\I2C\hdl\i2c_top.v (2024-11-09 13:26:18, 2024-11-10 20:24:51)

*******************************************************************
Modules that may have changed as a result of file changes: 16
MID:  lib.cell.view
0        work.CoreResetP.verilog may have changed because the following files changed:
                        E:\Verilog_1st_year\I2C\component\work\I2C\I2C.v (2024-11-09 13:28:55, 2024-11-10 20:26:42) <-- (may instantiate this module)
1        work.I2C.verilog may have changed because the following files changed:
                        E:\Verilog_1st_year\I2C\component\work\I2C\I2C.v (2024-11-09 13:28:55, 2024-11-10 20:26:42) <-- (module definition)
2        work.I2C_sb.verilog may have changed because the following files changed:
                        E:\Verilog_1st_year\I2C\component\work\I2C\I2C.v (2024-11-09 13:28:55, 2024-11-10 20:26:42) <-- (may instantiate this module)
3        work.I2C_sb_CCC_0_FCCC.verilog may have changed because the following files changed:
                        E:\Verilog_1st_year\I2C\component\work\I2C\I2C.v (2024-11-09 13:28:55, 2024-11-10 20:26:42) <-- (may instantiate this module)
4        work.I2C_sb_FABOSC_0_OSC.verilog may have changed because the following files changed:
                        E:\Verilog_1st_year\I2C\component\work\I2C\I2C.v (2024-11-09 13:28:55, 2024-11-10 20:26:42) <-- (may instantiate this module)
5        work.I2C_sb_MSS.verilog may have changed because the following files changed:
                        E:\Verilog_1st_year\I2C\component\work\I2C\I2C.v (2024-11-09 13:28:55, 2024-11-10 20:26:42) <-- (may instantiate this module)
6        work.MSS_050.verilog may have changed because the following files changed:
                        E:\Verilog_1st_year\I2C\component\work\I2C\I2C.v (2024-11-09 13:28:55, 2024-11-10 20:26:42) <-- (may instantiate this module)
7        work.RCOSC_1MHZ.verilog may have changed because the following files changed:
                        E:\Verilog_1st_year\I2C\component\work\I2C\I2C.v (2024-11-09 13:28:55, 2024-11-10 20:26:42) <-- (may instantiate this module)
8        work.RCOSC_1MHZ_FAB.verilog may have changed because the following files changed:
                        E:\Verilog_1st_year\I2C\component\work\I2C\I2C.v (2024-11-09 13:28:55, 2024-11-10 20:26:42) <-- (may instantiate this module)
9        work.RCOSC_25_50MHZ.verilog may have changed because the following files changed:
                        E:\Verilog_1st_year\I2C\component\work\I2C\I2C.v (2024-11-09 13:28:55, 2024-11-10 20:26:42) <-- (may instantiate this module)
10       work.RCOSC_25_50MHZ_FAB.verilog may have changed because the following files changed:
                        E:\Verilog_1st_year\I2C\component\work\I2C\I2C.v (2024-11-09 13:28:55, 2024-11-10 20:26:42) <-- (may instantiate this module)
11       work.XTLOSC.verilog may have changed because the following files changed:
                        E:\Verilog_1st_year\I2C\component\work\I2C\I2C.v (2024-11-09 13:28:55, 2024-11-10 20:26:42) <-- (may instantiate this module)
12       work.XTLOSC_FAB.verilog may have changed because the following files changed:
                        E:\Verilog_1st_year\I2C\component\work\I2C\I2C.v (2024-11-09 13:28:55, 2024-11-10 20:26:42) <-- (may instantiate this module)
13       work.coreresetp_pcie_hotreset.verilog may have changed because the following files changed:
                        E:\Verilog_1st_year\I2C\component\work\I2C\I2C.v (2024-11-09 13:28:55, 2024-11-10 20:26:42) <-- (may instantiate this module)
14       work.i2c_master.verilog may have changed because the following files changed:
                        E:\Verilog_1st_year\I2C\component\work\I2C\I2C.v (2024-11-09 13:28:55, 2024-11-10 20:26:42) <-- (may instantiate this module)
                        E:\Verilog_1st_year\I2C\hdl\i2c_top.v (2024-11-09 13:26:18, 2024-11-10 20:24:51) <-- (may instantiate this module)
15       work.i2c_top.verilog may have changed because the following files changed:
                        E:\Verilog_1st_year\I2C\component\work\I2C\I2C.v (2024-11-09 13:28:55, 2024-11-10 20:26:42) <-- (may instantiate this module)
                        E:\Verilog_1st_year\I2C\hdl\i2c_top.v (2024-11-09 13:26:18, 2024-11-10 20:24:51) <-- (module definition)

*******************************************************************
Unmodified files: 14
FID:  path (timestamp)
0        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v (2023-08-08 15:55:45)
1        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v (2023-08-08 15:55:46)
2        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v (2023-08-08 15:55:46)
3        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh (2023-08-08 15:55:46)
4        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v (2023-08-08 15:55:46)
5        E:\Verilog_1st_year\I2C\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (2024-10-14 18:49:40)
6        E:\Verilog_1st_year\I2C\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (2024-10-14 18:49:40)
7        E:\Verilog_1st_year\I2C\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2024-10-14 18:49:42)
9        E:\Verilog_1st_year\I2C\component\work\I2C_sb\CCC_0\I2C_sb_CCC_0_FCCC.v (2024-11-04 20:38:32)
10       E:\Verilog_1st_year\I2C\component\work\I2C_sb\FABOSC_0\I2C_sb_FABOSC_0_OSC.v (2024-11-04 20:38:34)
11       E:\Verilog_1st_year\I2C\component\work\I2C_sb\I2C_sb.v (2024-11-04 20:38:34)
12       E:\Verilog_1st_year\I2C\component\work\I2C_sb_MSS\I2C_sb_MSS.v (2024-11-04 20:38:29)
13       E:\Verilog_1st_year\I2C\component\work\I2C_sb_MSS\I2C_sb_MSS_syn.v (2024-11-04 20:38:28)
14       E:\Verilog_1st_year\I2C\hdl\i2c_master.v (2024-11-09 13:27:02)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
