package pkg530_main 
interface IEvents {
	event evOut
	event evIn
}

interface IOps {
	op1 ( )
	op2 ( )
}

interface req_normal_STM_S0_T1_op {
	op2 ( )
	op1 ( )
	var x : int
	clock C
}

interface defEvents_normal_STM_S0_T1_op {
	event evOut
}

interface I_normal_STM_S0_T1_op {
	normal_STM_S0_T1_op ( )
}

interface req_normal_STM_S0_S0_exit {
	op1 ( )
	op2 ( )
}

interface I_normal_STM_S0_S0_exit {
	normal_STM_S0_S0_exit ( )
}

interface req_normal_STM_S0_iS0_t_op {
	op1 ( )
	op2 ( )
}

interface I_normal_STM_S0_iS0_t_op {
	normal_STM_S0_iS0_t_op ( )
}

interface req_normal_STM_S1_entry {
	var x : int = 1
	clock C
}

interface I_normal_STM_S1_entry {
	normal_STM_S1_entry ( )
}

interface req_normal_STM_S0_S0_entry {
	op2 ( )
	clock C
}

interface I_normal_STM_S0_S0_entry {
	normal_STM_S0_S0_entry ( )
}

interface req_normal_STM_i_T0_op {
	op2 ( )
	clock C
}

interface defEvents_normal_STM_i_T0_op {
	event evOut
}

interface I_normal_STM_i_T0_op {
	normal_STM_i_T0_op ( )
}

interface ItStop {
	tStop ( )
}

interface IdeadlineCheck {
	deadlineCheck ( d : nat )
}

interface I_normal_STM_S0_T1_dop {
	normal_STM_S0_T1_dop ( )
}

interface req_STM_S0_t1_dop {
	op1 ( )
}

interface I_normal_STM_S0_t1_dop {
	normal_STM_S0_t1_dop ( )
}

robotic platform RP {
	uses IEvents provides IOps }

controller C1 {
	uses IEvents requires IOps opref C1_ref_normal_STM_S0_T1_op = normal_STM_S0_T1_op
	opref C1_ref_normal_STM_S0_S0_exit = normal_STM_S0_S0_exit
	opref C1_ref_normal_STM_S0_iS0_t_op = normal_STM_S0_iS0_t_op
	opref C1_ref_normal_STM_S1_entry = normal_STM_S1_entry
	opref C1_ref_normal_STM_S0_S0_entry = normal_STM_S0_S0_entry
	opref C1_ref_normal_STM_i_T0_op = normal_STM_i_T0_op
	opref C1_ref_tStop = tStop
	opref C1_ref_deadlineCheck = deadlineCheck
	opref C1_ref_normal_STM_S0_T1_dop = normal_STM_S0_T1_dop
	opref C1_ref_normal_STM_S0_t1_dop = normal_STM_S0_t1_dop
	sref stm0 = STM
	connection stm0 on evOut to C1 on evOut ( _async )
}

stm STM {
	uses IEvents requires IOps requires I_normal_STM_S0_T1_op requires I_normal_STM_S0_S0_exit requires I_normal_STM_S0_iS0_t_op requires I_normal_STM_S1_entry requires I_normal_STM_S0_S0_entry requires I_normal_STM_i_T0_op requires I_normal_STM_S0_T1_dop requires I_normal_STM_S0_t1_dop var x : int = 1
	initial i
	state S1 {
		entry normal_STM_S1_entry ( )
		exit op1 ( )
	}
	state S0 {
		initial iS0
		state S0 {
			entry normal_STM_S0_S0_entry ( )
			exit normal_STM_S0_S0_exit ( )
			during normal_STM_S0_t1_dop ( )
		}
		transition t {
			from iS0
			to S0
			condition x == 1
			action normal_STM_S0_iS0_t_op ( )
		}
		transition t1 {
			from S0
			to S0
			trigger evIn
			action op1 ( )
		}
		entry op1 ( )
		exit op1 ( )
		during normal_STM_S0_T1_dop ( )
	}
	transition T0 {
		from i
		to S0
		action normal_STM_i_T0_op ( )
	}
	transition T1 {
		from S0
		to S0
		trigger evIn
		action normal_STM_S0_T1_op ( )
	}
	clock C
}

operation normal_STM_S0_T1_op ( ) {
	uses defEvents_normal_STM_S0_T1_op requires req_normal_STM_S0_T1_op initial i
	final f
	transition t {
		from i
		to f
		action if x == 1 then op1 ( ) else op2 ( ) ; evOut end ; # C
	}
}

operation normal_STM_S0_S0_exit ( ) {
	requires req_normal_STM_S0_S0_exit final f
	initial i
	transition t {
		from i
		to f
		action op1 ( ) ; op2 ( )
	}
}

operation normal_STM_S0_iS0_t_op ( ) {
	requires req_normal_STM_S0_iS0_t_op initial i
	final f
	transition t {
		from i
		to f
		action op1 ( ) ; op2 ( )
	}
}

operation normal_STM_S1_entry ( ) {
	requires req_normal_STM_S1_entry final f
	initial i
	transition t {
		from i
		to f
		action # C ; x = 1 ; wait ( x )
	}
}

operation normal_STM_S0_S0_entry ( ) {
	requires req_normal_STM_S0_S0_entry initial i
	final f
	transition t {
		from i
		to f
		action wait ( 1 ) ; # C ; op2 ( )
	}
}

operation normal_STM_i_T0_op ( ) {
	uses defEvents_normal_STM_i_T0_op requires req_normal_STM_i_T0_op initial i
	final f
	transition t {
		from i
		to f
		action skip ; evOut ; wait ( 1 ) ; # C ; op2 ( )
	}
}

operation tStop ( ) {
	state sStop {
	}
	initial i
	transition t {
		from i
		to sStop
	}
}

operation deadlineCheck ( d : nat
) {
	requires ItStop final f
	initial i
	transition t {
		from i
		to f
		action tStop ( ) <{ d }
	}
}

operation normal_STM_S0_T1_dop ( ) {
	requires IdeadlineCheck initial i0
	state S0 {
		state S2 {
			during deadlineCheck ( 0 )
		}
		state S1 {
		}
		initial i0_S0
		transition t0 {
			from i0_S0
			to S1
		}
		transition t1 {
			from S1
			to S2
			condition true
		}
		transition t2 {
			from S2
			to S1
			condition not true
		}
	}
	transition t0 {
		from i0
		to S0
	}
}

operation normal_STM_S0_t1_dop ( ) {
	requires req_STM_S0_t1_dop requires IdeadlineCheck initial i0
	state S0 {
		initial i0_S0
		state S2 {
			during deadlineCheck ( 0 )
		}
		state S1 {
		}
		transition t0 {
			from i0_S0
			to S1
		}
		transition t2 {
			from S2
			to S1
			condition not true
		}
		transition t1 {
			from S1
			to S2
			condition true
		}
		during op1 ( )
	}
	transition t0 {
		from i0
		to S0
	}
}

module M {
	connection c0 on evOut to RP0 on evOut ( _async )
	connection RP0 on evIn to c0 on evIn ( _async )
	cref c0 = C1
	rref RP0 = RP
}

