89c2a097df34 ("rtl8xxxu: Implement generic init_queue_reserved_page() function")
59b24dad20d4 ("rtl8xxxu: Reorg more code to match the flow of the 8192eu vendor driver")
c157863d9979 ("rtl8xxxu: Reorder parts of init code to match the 8192eu vendor code flow")
80805aa5f33e ("rtl8xxxu: Set TX page boundaries for 8192eu")
c606e662a5c8 ("rtl8xxxu: Add MAC init table for 8192eu")
ba17d8247838 ("rtl8xxxu: Use enums for chip version numbers")
fe37d5f644e5 ("rtl8xxxu: Implement device specific power_off function")
a3a5dac6b1bf ("rtl8xxxu: Setup coex table correctly (hopefully)")
499cfc02a08a ("rtl8xxxu: 8723bu: REG_BT_COEX_TABLE4 is only 8 bits")
9c79bf95d08a ("rtl8xxxu: Implement init_statistics for 8723bu")
f2a4163a22c6 ("rtl8xxxu: Add missing blank space in front of bracket")
3e88ca447a8a ("rtl8xxxu: Setup RX aggregation")
2f109c8e51d6 ("rtl8xxxu: Group chip quirks together")
c36906044104 ("rtl8xxxu: Initialize burst parameters for 8723bu")
fadfa0415469 ("rtl8xxxu: Set RX boundary for 8723bu")
b87212ceceef ("rtl8xxxu: Do not set FPGA0_TX_INFO for 8723bu and use a larger PBP page size")
1f1b20f11ab4 ("rtl8xxxu: Do queue init in same order as 8723bu vendor driver")
f30ed675545d ("rtl8xxxu: 80M spur hack is for 8723au only")
3a4be6a092c8 ("rtl8xxxu: Init H2C command register for 8723bu")
360157eb25d4 ("rtl8xxxu: Another 8723bu magic register set during init")
a0e262bcbe71 ("rtl8xxxu: Another 8723bu patch for rtl8xxxu_init_phy_bb()")
8baf670b8928 ("rtl8xxxu: Additional fixes for 8723bu")
79fb5fe9edb7 ("rtl8xxxu: Setup LLT before downloading firmware")
42836db1f609 ("rtl8xxxu: Implement 8723bu power on sequence")
04313eb4f222 ("rtl8xxxu: Do not set REG_AFE_XTAL_CTRL on 8723bu")
6b9eae0129f4 ("rtl8xxxu: Issue BT_INFO command")
394f1bd314cd ("rtl8xxxu: Handle BT register writes and MP_OPER events")
b2b43b7837ba ("rtl8xxxu: Initial functionality to handle C2H events for 8723bu")
b18cdfdb67b2 ("rtl8xxxu: Handle 8723bu style rx descriptors")
a228a5db4d19 ("rtl8xxxu: Set the right type for ps tdma on 8723bu")
3ca7b32c9d6d ("rtl8xxxu: Improve 8723bu init code")
f37e9228aeca ("rtl8xxxu: Initial rtl8723bu_init_bt() code")
c3f9506f2374 ("rtl8xxxu: Initial implementation of rtl8723bu_config_channel()")
fa0f2d481d17 ("rtl8xxxu: Do LC calibration before IQK calibration")
e1547c535ede ("rtl8xxxu: First stab at adding IQK calibration for 8723bu parts")
c6594ffd46a4 ("rtl8xxxu: Add a couple of new register definitions")
8634af5e6a8d ("rtl8xxxu: Make rtl8xxxu_add_path_on() use device specific init values")
c7a5a190df23 ("rtl8xxxu: Do BT_WLAN_CALIBRATION before doing IQK calibration")
d940c247adbd ("rtl8xxxu: Add definitions for new generation h2c commands")
6431ea00dfc5 ("rtl8xxxu: Group USB fixups together for all chips")
14d8856082c5 ("rtl8xxxu: Add some missing register definitions for 8723bu")
ed35d09469e5 ("rtl8xxxu: Handle 32 bit mailbox extension regs found on 8723bu/8192eu/8812")
b9f498e11fe9 ("rtl8xxxu: Add 8723by AGC table")
b7dd8ff91657 ("rtl8xxxu: Add rtl8723b_mac_init_table")
f0d9f5e90717 ("rtl8xxxu: Add rtl8723bu_phy_init_antenna_selection()")
22a31d455ce2 ("rtl8xxxu: Add rtl8723bu_radioa_1t_init_table")
36c32588c83d ("rtl8xxxu: Add rtl8723b_phy_1t_init_table")
0e28b9753a9c ("rtl8xxxu: Only setup USB interrupts for parts which support it")
adfc01243f0f ("rtl8xxxu: Use 1024 byte writes for writing 8723bu firmware")
3c836d6014e5 ("rtl8xxxu: Add rtl8723bu_parse_efuse() and 8723bu efuse definition")
