/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [4:0] _01_;
  reg [7:0] _02_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire [6:0] celloutsig_0_41z;
  wire [7:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [4:0] celloutsig_0_48z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_91z;
  wire celloutsig_0_95z;
  wire celloutsig_0_96z;
  wire [21:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_36z, celloutsig_0_27z, celloutsig_0_12z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 5'h00;
    else _01_ <= celloutsig_1_0z;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 8'h00;
    else _02_ <= { in_data[19:18], celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_19z };
  assign celloutsig_0_0z = in_data[30:27] & in_data[76:73];
  assign celloutsig_0_37z = { celloutsig_0_32z, celloutsig_0_5z, celloutsig_0_14z } & { celloutsig_0_10z, celloutsig_0_35z, celloutsig_0_12z };
  assign celloutsig_0_41z = celloutsig_0_26z & { celloutsig_0_13z, celloutsig_0_35z, celloutsig_0_33z, celloutsig_0_23z };
  assign celloutsig_0_4z = celloutsig_0_0z & { in_data[45], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_44z = { celloutsig_0_37z, celloutsig_0_13z, celloutsig_0_33z } & { _02_[7:2], celloutsig_0_35z, celloutsig_0_1z };
  assign celloutsig_0_48z = celloutsig_0_44z[6:2] & { celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_9z = { in_data[84:77], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z } & { in_data[10:0], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[179:175] & in_data[117:113];
  assign celloutsig_1_3z = { celloutsig_1_0z[3:2], celloutsig_1_2z } & { in_data[163], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_3z[1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_12z } & { in_data[187:179], celloutsig_1_9z };
  assign celloutsig_1_18z = { _01_[4:2], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_8z } & celloutsig_1_14z[9:4];
  assign celloutsig_0_13z = { celloutsig_0_9z[2], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_1z } & celloutsig_0_4z;
  assign celloutsig_0_16z = { celloutsig_0_9z[18:16], celloutsig_0_12z } & celloutsig_0_9z[21:18];
  assign celloutsig_0_18z = in_data[27:18] & { celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_9z[8:7], celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_2z } & { celloutsig_0_18z[6:1], celloutsig_0_14z };
  assign celloutsig_0_6z = celloutsig_0_2z & ~(celloutsig_0_12z);
  assign celloutsig_0_7z = celloutsig_0_0z[0] & ~(celloutsig_0_6z);
  assign celloutsig_0_8z = celloutsig_0_0z[0] & ~(celloutsig_0_0z[3]);
  assign celloutsig_0_91z = celloutsig_0_22z & ~(_00_[0]);
  assign celloutsig_0_96z = celloutsig_0_16z[2] & ~(celloutsig_0_29z);
  assign celloutsig_1_1z = in_data[151] & ~(celloutsig_1_0z[1]);
  assign celloutsig_1_5z = celloutsig_1_1z & ~(in_data[144]);
  assign celloutsig_1_6z = in_data[162] & ~(celloutsig_1_1z);
  assign celloutsig_1_8z = celloutsig_1_5z & ~(celloutsig_1_4z);
  assign celloutsig_1_12z = celloutsig_1_6z & ~(celloutsig_1_1z);
  assign celloutsig_0_11z = celloutsig_0_2z & ~(celloutsig_0_4z[1]);
  assign celloutsig_0_14z = celloutsig_0_11z & ~(celloutsig_0_12z);
  assign celloutsig_0_1z = in_data[13] & ~(in_data[53]);
  assign celloutsig_0_17z = celloutsig_0_10z & ~(celloutsig_0_6z);
  assign celloutsig_0_19z = celloutsig_0_12z & ~(celloutsig_0_15z);
  assign celloutsig_0_20z = celloutsig_0_1z & ~(celloutsig_0_6z);
  assign celloutsig_0_22z = celloutsig_0_18z[9] & ~(celloutsig_0_13z[2]);
  assign celloutsig_0_24z = celloutsig_0_23z & ~(celloutsig_0_4z[2]);
  assign celloutsig_0_2z = in_data[94] & ~(celloutsig_0_0z[2]);
  assign celloutsig_0_27z = celloutsig_0_17z & ~(celloutsig_0_20z);
  assign celloutsig_0_32z = celloutsig_0_12z & ~(celloutsig_0_24z);
  assign celloutsig_0_46z = ~^ { celloutsig_0_26z[5:1], celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_29z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_0_5z = ~^ { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_77z = ~^ { celloutsig_0_37z, celloutsig_0_46z };
  assign celloutsig_0_95z = ~^ { celloutsig_0_48z[0], celloutsig_0_41z, celloutsig_0_9z, celloutsig_0_91z, celloutsig_0_77z };
  assign celloutsig_1_2z = ~^ in_data[116:113];
  assign celloutsig_1_4z = ~^ { celloutsig_1_3z[0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_1_9z = ~^ { _01_, celloutsig_1_1z, celloutsig_1_3z, _01_, celloutsig_1_1z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_0z[4:2], celloutsig_1_2z };
  assign celloutsig_1_16z = ~^ { in_data[191:179], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_14z[4:1], celloutsig_1_2z, celloutsig_1_16z };
  assign celloutsig_0_15z = ~^ { in_data[95:92], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_23z = ~^ { celloutsig_0_9z[3:2], celloutsig_0_1z };
  assign celloutsig_0_12z = ~^ celloutsig_0_0z[3:1];
  assign celloutsig_0_29z = ~^ { celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_12z };
  assign celloutsig_0_33z = ~^ { celloutsig_0_16z[2:0], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_29z };
  assign celloutsig_0_35z = ~^ { celloutsig_0_4z[3:1], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_36z = ~^ { celloutsig_0_18z[8:2], celloutsig_0_27z };
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
