<inh f='llvm/llvm/include/llvm/MCA/Stages/Stage.h' l='27' c='llvm::mca::Stage'/>
<def f='llvm/llvm/include/llvm/MCA/Stages/MicroOpQueueStage.h' l='26' ll='83'/>
<use f='llvm/llvm/include/llvm/MCA/Stages/MicroOpQueueStage.h' l='45' c='_ZN4llvm3mca17MicroOpQueueStageC1ERKS1_'/>
<use f='llvm/llvm/include/llvm/MCA/Stages/MicroOpQueueStage.h' l='46' c='_ZN4llvm3mca17MicroOpQueueStageaSERKS1_'/>
<use f='llvm/llvm/include/llvm/MCA/Stages/MicroOpQueueStage.h' l='46' c='_ZN4llvm3mca17MicroOpQueueStageaSERKS1_'/>
<use f='llvm/llvm/lib/MCA/Context.cpp' l='59' c='_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE'/>
<size>232</size>
<doc f='llvm/llvm/include/llvm/MCA/Stages/MicroOpQueueStage.h' l='25'>/// A stage that simulates a queue of instruction opcodes.</doc>
<mbr r='llvm::mca::MicroOpQueueStage::Buffer' o='512' t='SmallVector&lt;llvm::mca::InstRef, 8&gt;'/>
<mbr r='llvm::mca::MicroOpQueueStage::NextAvailableSlotIdx' o='1664' t='unsigned int'/>
<mbr r='llvm::mca::MicroOpQueueStage::CurrentInstructionSlotIdx' o='1696' t='unsigned int'/>
<mbr r='llvm::mca::MicroOpQueueStage::MaxIPC' o='1728' t='const unsigned int'/>
<mbr r='llvm::mca::MicroOpQueueStage::CurrentIPC' o='1760' t='unsigned int'/>
<mbr r='llvm::mca::MicroOpQueueStage::AvailableEntries' o='1792' t='unsigned int'/>
<mbr r='llvm::mca::MicroOpQueueStage::IsZeroLatencyStage' o='1824' t='bool'/>
<fun r='_ZN4llvm3mca17MicroOpQueueStageC1ERKS1_'/>
<fun r='_ZN4llvm3mca17MicroOpQueueStageaSERKS1_'/>
<fun r='_ZNK4llvm3mca17MicroOpQueueStage20getNormalizedOpcodesERKNS0_7InstRefE'/>
<fun r='_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv'/>
<fun r='_ZN4llvm3mca17MicroOpQueueStageC1Ejjb'/>
<fun r='_ZNK4llvm3mca17MicroOpQueueStage11isAvailableERKNS0_7InstRefE'/>
<fun r='_ZNK4llvm3mca17MicroOpQueueStage17hasWorkToCompleteEv'/>
<fun r='_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE'/>
<fun r='_ZN4llvm3mca17MicroOpQueueStage10cycleStartEv'/>
<fun r='_ZN4llvm3mca17MicroOpQueueStage8cycleEndEv'/>
