<component name="time" profile="native">
	<depends>
		<library ref="libdebuglog"/>
	</depends>
	<requires>
		<vcpu>
			<vmx>
				<controls>
					<proc>
						<RDTSCExiting>0</RDTSCExiting>
					</proc>
				</controls>
			</vmx>
		</vcpu>
		<memory>
			<array elementSize="16#1000#" executable="false" logical="export_channels" virtualAddressBase="16#000f_ffd0_0000#" writable="true">
				<memory logical="time_export1"/>
			</array>
		</memory>
		<devices>
			<device logical="cmos_rtc">
				<ioPort logical="ports" start="16#0070#" end="16#0071#"/>
			</device>
		</devices>
	</requires>
</component>
