/* ========================================================================== */
/*  Project  : cafe                                                           */
/*  Module   : med_clkrst_pll_reg                                             */
/*  File     : med_clkrst_pll_reg.h                                           */
/*                                                                            */
/*  Author   : reggen 1.56                                                    */
/*  Created  :                                                                */
/* -------------------------------------------------------------------------- */
/*  Comments :      !! AUTO-GENERATED-FILE - DO NOT EDIT !!                   */
/*                                                                            */
/*  COPYRIGHT:     Zenverge Inc. Proprietary and Confidential                 */
/*                      Copyright (c) 2015, Zenverge Inc.                     */
/*                            All rights reserved.                            */
/*                                                                            */
/*         Permission to use, modify or copy this code is prohibited          */
/*           without the express written consent of Zenverge Inc.             */
/*                                                                            */
/* ========================================================================== */

#ifndef __MED_CLKRST_PLL_REG_H__
#define __MED_CLKRST_PLL_REG_H__

/** @ingroup rdl
 *  @file med_clkrst_pll_reg.h
 */
#define MED_CLKRST_PLL_REG_CORE_PLL_SS1     0x00000000
#define MED_CLKRST_PLL_REG_CORE_PLL_SS2     0x00000004
#define MED_CLKRST_PLL_REG_CORE_PLL_BW      0x00000008
#define MED_CLKRST_PLL_REG_CORE_PLL_CFG     0x0000000C
#define MED_CLKRST_PLL_REG_CORE_PLL_CLK1    0x00000010
#define MED_CLKRST_PLL_REG_CORE_PLL_CLK2    0x00000014
#define MED_CLKRST_PLL_REG_CORE_PLL_CLK3    0x00000018
#define MED_CLKRST_PLL_REG_CORE_PLL_CLK4    0x0000001C
#define MED_CLKRST_PLL_REG_CORE_PLL_DEBUG   0x00000020
#define MED_CLKRST_PLL_REG_CORE_PLL_SPARE   0x00000024
#define MED_CLKRST_PLL_REG_CORE_PLL_STATUS  0x00000028
#define MED_CLKRST_PLL_REG_DDR_PLL_SS1      0x00000030
#define MED_CLKRST_PLL_REG_DDR_PLL_SS2      0x00000034
#define MED_CLKRST_PLL_REG_DDR_PLL_BW       0x00000038
#define MED_CLKRST_PLL_REG_DDR_PLL_CFG      0x0000003C
#define MED_CLKRST_PLL_REG_DDR_PLL_CLK1     0x00000040
#define MED_CLKRST_PLL_REG_DDR_PLL_CLK3     0x00000048
#define MED_CLKRST_PLL_REG_DDR_PLL_DEBUG    0x00000050
#define MED_CLKRST_PLL_REG_DDR_PLL_SPARE    0x00000054
#define MED_CLKRST_PLL_REG_DDR_PLL_STATUS   0x00000058
#define MED_CLKRST_PLL_REG_HPU_PLL_SS1      0x00000060
#define MED_CLKRST_PLL_REG_HPU_PLL_SS2      0x00000064
#define MED_CLKRST_PLL_REG_HPU_PLL_BW       0x00000068
#define MED_CLKRST_PLL_REG_HPU_PLL_CFG      0x0000006C
#define MED_CLKRST_PLL_REG_HPU_PLL_CLK1     0x00000070
#define MED_CLKRST_PLL_REG_HPU_PLL_CLK2     0x00000074
#define MED_CLKRST_PLL_REG_HPU_PLL_CLK3     0x00000078
#define MED_CLKRST_PLL_REG_HPU_PLL_CLK4     0x0000007C
#define MED_CLKRST_PLL_REG_HPU_PLL_DEBUG    0x00000080
#define MED_CLKRST_PLL_REG_HPU_PLL_SPARE    0x00000084
#define MED_CLKRST_PLL_REG_HPU_PLL_STATUS   0x00000088
#define MED_CLKRST_PLL_REG_AV_PLL_FFB       0x00000090
#define MED_CLKRST_PLL_REG_AV_PLL_BW        0x00000098
#define MED_CLKRST_PLL_REG_AV_PLL_CFG       0x0000009C
#define MED_CLKRST_PLL_REG_AV_PLL_CLK1      0x000000A0
#define MED_CLKRST_PLL_REG_AV_PLL_CLK2      0x000000A4
#define MED_CLKRST_PLL_REG_AV_PLL_CLK3      0x000000A8
#define MED_CLKRST_PLL_REG_AV_PLL_CLK4      0x000000AC
#define MED_CLKRST_PLL_REG_AV_PLL_DEBUG     0x000000B0
#define MED_CLKRST_PLL_REG_AV_PLL_SPARE     0x000000B4
#define MED_CLKRST_PLL_REG_AV_PLL_STATUS    0x000000B8
#define MED_CLKRST_PLL_REG_AVA_PLL_FFB      0x000000C0
#define MED_CLKRST_PLL_REG_AVA_PLL_BW       0x000000C8
#define MED_CLKRST_PLL_REG_AVA_PLL_CFG      0x000000CC
#define MED_CLKRST_PLL_REG_AVA_PLL_CLK1     0x000000D0
#define MED_CLKRST_PLL_REG_AVA_PLL_CLK2     0x000000D4
#define MED_CLKRST_PLL_REG_AVA_PLL_CLK3     0x000000D8
#define MED_CLKRST_PLL_REG_AVA_PLL_DEBUG    0x000000E0
#define MED_CLKRST_PLL_REG_AVA_PLL_SPARE    0x000000E4
#define MED_CLKRST_PLL_REG_AVA_PLL_STATUS   0x000000E8
#define MED_CLKRST_PLL_REG_AVB_PLL_FFB      0x000000F0
#define MED_CLKRST_PLL_REG_AVB_PLL_BW       0x000000F8
#define MED_CLKRST_PLL_REG_AVB_PLL_CFG      0x000000FC
#define MED_CLKRST_PLL_REG_AVB_PLL_CLK1     0x00000100
#define MED_CLKRST_PLL_REG_AVB_PLL_CLK2     0x00000104
#define MED_CLKRST_PLL_REG_AVB_PLL_CLK3     0x00000108
#define MED_CLKRST_PLL_REG_AVB_PLL_DEBUG    0x00000110
#define MED_CLKRST_PLL_REG_AVB_PLL_SPARE    0x00000114
#define MED_CLKRST_PLL_REG_AVB_PLL_STATUS   0x00000118
#define MED_CLKRST_PLL_REG_AVC_PLL_FFB      0x00000120
#define MED_CLKRST_PLL_REG_AVC_PLL_BW       0x00000128
#define MED_CLKRST_PLL_REG_AVC_PLL_CFG      0x0000012C
#define MED_CLKRST_PLL_REG_AVC_PLL_CLK3     0x00000138
#define MED_CLKRST_PLL_REG_AVC_PLL_DEBUG    0x00000140
#define MED_CLKRST_PLL_REG_AVC_PLL_SPARE    0x00000144
#define MED_CLKRST_PLL_REG_AVC_PLL_STATUS   0x00000148
#define MED_CLKRST_PLL_REG_PHY_PLL_SS1      0x00000150
#define MED_CLKRST_PLL_REG_PHY_PLL_SS2      0x00000154
#define MED_CLKRST_PLL_REG_PHY_PLL_BW       0x00000158
#define MED_CLKRST_PLL_REG_PHY_PLL_CFG      0x0000015C
#define MED_CLKRST_PLL_REG_PHY_PLL_CLK1     0x00000160
#define MED_CLKRST_PLL_REG_PHY_PLL_CLK2     0x00000164
#define MED_CLKRST_PLL_REG_PHY_PLL_CLK3     0x00000168
#define MED_CLKRST_PLL_REG_PHY_PLL_CLK4     0x0000016C
#define MED_CLKRST_PLL_REG_PHY_PLL_DEBUG    0x00000170
#define MED_CLKRST_PLL_REG_PHY_PLL_SPARE    0x00000174
#define MED_CLKRST_PLL_REG_PHY_PLL_STATUS   0x00000178
#define MED_CLKRST_PLL_REG_PLL_CLK_SEL_SET  0x00000200
#define MED_CLKRST_PLL_REG_PLL_CLK_SEL_CLR  0x00000204
#define MED_CLKRST_PLL_REG_PLL_CLK_SEL      0x00000208
#define MED_CLKRST_PLL_REG_PLL_CLK_SEL2_SET 0x0000020C
#define MED_CLKRST_PLL_REG_PLL_CLK_SEL2_CLR 0x00000210
#define MED_CLKRST_PLL_REG_PLL_CLK_SEL2     0x00000214
#define MED_CLKRST_PLL_REG_PLL_LOCK_STATUS  0x00000300
#define MED_CLKRST_PLL_REG_TEST_CLK_CONFIG  0x00000380

#endif
