<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTMG 210-274] Memory 'kernel_rndnoise' is read-only, switch it to a ROM." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:16.804+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'rndnoise' will not be exposed as RTL port." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:16.145+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'error_std' will not be exposed as RTL port." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:16.127+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'error_std' is power-on initialization." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:16.114+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'L_c_inv' will not be exposed as RTL port." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:16.107+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'L_c_inv' is power-on initialization." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:16.094+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'VEC_ADD&lt;double, 16>.2' to 'VEC_ADD_double_16_2'." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:13.344+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'VEC_SUB&lt;double, 16>' to 'VEC_SUB_double_16_s'." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:13.333+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'VEC_ADD&lt;double, 16>.1' to 'VEC_ADD_double_16_1'." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:13.325+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'VEC_EQ&lt;double, 16>' to 'VEC_EQ_double_16_s'." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:13.313+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_ADD&lt;double, 16>.1'." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:13.282+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_ADD&lt;double, 16>.2'." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:13.246+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_EQ&lt;double, 16>'." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:13.236+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_SCALAR_MAX'." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:13.225+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_SCALAR_MIN'." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:13.214+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_SCALAR_MUL'." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:13.204+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_SUB&lt;double, 16>'." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:13.189+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'MAT_VEC_MUL&lt;double, 16, 16>' to 'MAT_VEC_MUL' (pgd_double/kernel.hpp:45:23)" projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:13.130+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'VEC_SCALAR_MAX&lt;double, 16>' to 'VEC_SCALAR_MAX' (pgd_double/kernel.hpp:84:21)" projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:13.046+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'VEC_SCALAR_MIN&lt;double, 16>' to 'VEC_SCALAR_MIN' (pgd_double/kernel.hpp:75:21)" projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:13.038+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'VEC_SCALAR_MUL&lt;double, 16>' to 'VEC_SCALAR_MUL' (pgd_double/kernel.hpp:57:21)" projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:13.030+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-805] Duplicating function 'VEC_ADD&lt;double, 16>' (pgd_double/kernel.hpp:32) to resolve interface conflict according to call graph." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:20:12.991+0000" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:34:04.373+0000" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:33:21.902+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 14ca7a67a&#xA;&#xA;&#xA;Time (s): cpu = 00:01:49 ; elapsed = 00:01:36 . Memory (MB): peak = 4595.816 ; gain = 64.984 ; free physical = 1800 ; free virtual = 10853&#xA;Post Restoration Checksum: NetGraph: e47f8751 NumContArr: 68281f29 Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 14ca7a67a&#xA;&#xA;&#xA;Time (s): cpu = 00:01:49 ; elapsed = 00:01:36 . Memory (MB): peak = 4595.816 ; gain = 64.984 ; free physical = 1792 ; free virtual = 10845&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 14ca7a67a&#xA;&#xA;&#xA;Time (s): cpu = 00:01:49 ; elapsed = 00:01:36 . Memory (MB): peak = 4611.938 ; gain = 81.105 ; free physical = 1729 ; free virtual = 10782&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 14ca7a67a&#xA;&#xA;&#xA;Time (s): cpu = 00:01:49 ; elapsed = 00:01:36 . Memory (MB): peak = 4611.938 ; gain = 81.105 ; free physical = 1727 ; free virtual = 10780&#xA;&#xA;&#xA;Phase 2.4 Global Clock Net Routing&#xA;Phase 2.4 Global Clock Net Routing | Checksum: 14ca7a67a&#xA;&#xA;&#xA;Time (s): cpu = 00:01:50 ; elapsed = 00:01:38 . Memory (MB): peak = 4643.555 ; gain = 112.723 ; free physical = 1658 ; free virtual = 10713&#xA;&#xA;&#xA;Phase 2.5 Update Timing&#xA;Phase 2.5 Update Timing | Checksum: 1fe852f7b&#xA;&#xA;&#xA;Time (s): cpu = 00:02:00 ; elapsed = 00:01:40 . Memory (MB): peak = 4643.555 ; gain = 112.723 ; free physical = 1526 ; free virtual = 10612" projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:32:46.879+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.738+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.725+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[57]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[57]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.708+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.692+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.677+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.662+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.647+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.632+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.616+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[54]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[54]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.602+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[53]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[53]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.584+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[45]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[45]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.566+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.548+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[34]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[34]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.536+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.524+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.512+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.496+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[48]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[48]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.484+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[44]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[44]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.472+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[38]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[38]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.458+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[37]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[37]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.445+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.434+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.422+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.410+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.398+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[43]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[43]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.383+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[42]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[42]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.373+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[33]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[33]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.359+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.345+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.330+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.315+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.304+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.294+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.283+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[63]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[63]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.269+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[62]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[62]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.255+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[52]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[52]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.237+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[51]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[51]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.222+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[32]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[32]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.205+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.192+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.181+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.169+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.154+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[61]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[61]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.138+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[59]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[59]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.121+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[41]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[41]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.106+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[40]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[40]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.095+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.084+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.072+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[55]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[55]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.056+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.045+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[47]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[47]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.033+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[39]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[39]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.017+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[36]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[36]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:12.005+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[35]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[35]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:11.990+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:11.981+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:11.969+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[60]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[60]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:11.959+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[58]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[58]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:11.949+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[56]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[56]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:11.934+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[50]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[50]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:11.919+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[49]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[49]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:11.907+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[46]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[46]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:11.893+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:11.882+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_ctrl_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_ctrl_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:11.868+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_out_tready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_out_tready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:11.859+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:11.845+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:31:11.831+0000" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:29:46.762+0000" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:01:03 ; elapsed = 00:01:20 . Memory (MB): peak = 4385.012 ; gain = 1645.965 ; free physical = 2047 ; free virtual = 13149&#xA;Contents of report file './report/kernel_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;-------------------------------------------------------------------------------------------&#xA;| Tool Version      : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019&#xA;| Date              : Mon Dec  2 19:27:19 2019&#xA;| Host              : HWLL0003-EPS running 64-bit Ubuntu 18.04.3 LTS&#xA;| Command           : report_timing_summary -file ./report/kernel_timing_synth.rpt&#xA;| Design            : bd_0_wrapper&#xA;| Device            : xczu7ev-ffvc1156&#xA;| Speed File        : -2  PRODUCTION 1.26 06-20-2019&#xA;| Temperature Grade : E&#xA;-------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock&#xA;2. checking constant_clock&#xA;3. checking pulse_width_clock&#xA;4. checking unconstrained_internal_endpoints&#xA;5. checking no_input_delay&#xA;6. checking no_output_delay&#xA;7. checking multiple_clock&#xA;8. checking generated_clocks&#xA;9. checking loops&#xA;10. checking partial_input_delay&#xA;11. checking partial_output_delay&#xA;12. checking latch_loops&#xA;&#xA;&#xA;1. checking no_clock&#xA;--------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock&#xA;-----------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints&#xA;--------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay&#xA;--------------------------&#xA; There are 68 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay&#xA;---------------------------&#xA; There are 69 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks&#xA;----------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops&#xA;-----------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay&#xA;--------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay&#xA;---------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops&#xA;------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      1.591        0.000                      0                22093        0.040        0.000                      0                22093        0.958        0.000                       0                 10722  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)         Period(ns)      Frequency(MHz)&#xA;-----   ------------         ----------      --------------&#xA;ap_clk  {0.000 1.500}        3.000           333.333         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              1.591        0.000                      0                22093        0.040        0.000                      0                22093        0.958        0.000                       0                 10722  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        1.591ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        0.958ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             1.591ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dadd_64ns_64ns_64_13_full_dsp_1_U3/kernel_ap_dadd_11_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dadd_64ns_64ns_64_13_full_dsp_1_U3/kernel_ap_dadd_11_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/R&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        1.300ns  (logic 0.324ns (24.923%)  route 0.976ns (75.077%))&#xA;  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=10777, unset)        0.000     0.000    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dadd_64ns_64ns_64_13_full_dsp_1_U3/kernel_ap_dadd_11_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/aclk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dadd_64ns_64ns_64_13_full_dsp_1_U3/kernel_ap_dadd_11_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_FDRE_C_Q)         0.078     0.078 r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dadd_64ns_64ns_64_13_full_dsp_1_U3/kernel_ap_dadd_11_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q&#xA;                         net (fo=49, unplaced)        0.157     0.235    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dadd_64ns_64ns_64_13_full_dsp_1_U3/kernel_ap_dadd_11_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0[0]&#xA;                         LUT3 (Prop_LUT3_I1_O)        0.100     0.335 r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dadd_64ns_64ns_64_13_full_dsp_1_U3/kernel_ap_dadd_11_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_4/O&#xA;                         net (fo=1, unplaced)         0.185     0.520    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dadd_64ns_64ns_64_13_full_dsp_1_U3/kernel_ap_dadd_11_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]&#xA;                         LUT5 (Prop_LUT5_I4_O)        0.038     0.558 r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dadd_64ns_64ns_64_13_full_dsp_1_U3/kernel_ap_dadd_11_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_3/O&#xA;                         net (fo=3, unplaced)         0.191     0.749    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dadd_64ns_64ns_64_13_full_dsp_1_U3/kernel_ap_dadd_11_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[4].CARRYS_DEL.NEED_DEL.CARRYS_FD_0[0]&#xA;                         LUT3 (Prop_LUT3_I2_O)        0.038     0.787 r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dadd_64ns_64ns_64_13_full_dsp_1_U3/kernel_ap_dadd_11_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__6/O&#xA;                         net (fo=54, unplaced)        0.245     1.032    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dadd_64ns_64ns_64_13_full_dsp_1_U3/kernel_ap_dadd_11_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD_0&#xA;                         LUT2 (Prop_LUT2_I1_O)        0.070     1.102 r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dadd_64ns_64ns_64_13_full_dsp_1_U3/kernel_ap_dadd_11_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[55]_i_1__0/O&#xA;                         net (fo=4, unplaced)         0.198     1.300    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dadd_64ns_64ns_64_13_full_dsp_1_U3/kernel_ap_dadd_11_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]_1&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dadd_64ns_64ns_64_13_full_dsp_1_U3/kernel_ap_dadd_11_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/R&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     3.000     3.000 r  &#xA;                                                      0.000     3.000 r  ap_clk (IN)&#xA;                         net (fo=10777, unset)        0.000     3.000    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dadd_64ns_64ns_64_13_full_dsp_1_U3/kernel_ap_dadd_11_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dadd_64ns_64ns_64_13_full_dsp_1_U3/kernel_ap_dadd_11_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/C&#xA;                         clock pessimism              0.000     3.000    &#xA;                         clock uncertainty           -0.035     2.965    &#xA;                         FDRE (Setup_FDRE_C_R)       -0.074     2.891    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dadd_64ns_64ns_64_13_full_dsp_1_U3/kernel_ap_dadd_11_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]&#xA;  -------------------------------------------------------------------&#xA;                         required time                          2.891    &#xA;                         arrival time                          -1.300    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  1.591    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.040ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dmul_64ns_64ns_64_11_no_dsp_1_U4/kernel_ap_dmul_9_no_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[10].tree.assg.ai/zdT.detZero/f1/YES_REG.r.n.eOn.f/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dmul_64ns_64ns_64_11_no_dsp_1_U4/kernel_ap_dmul_9_no_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[15].tree.assg.ai/zdT.detZero/f1/YES_REG.r.n.eOn.f/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.086ns  (logic 0.079ns (91.860%)  route 0.007ns (8.140%))&#xA;  Logic Levels:           1  (CARRY8=1)&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=10777, unset)        0.000     0.000    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dmul_64ns_64ns_64_11_no_dsp_1_U4/kernel_ap_dmul_9_no_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[10].tree.assg.ai/zdT.detZero/f1/aclk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dmul_64ns_64ns_64_11_no_dsp_1_U4/kernel_ap_dmul_9_no_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[10].tree.assg.ai/zdT.detZero/f1/YES_REG.r.n.eOn.f/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dmul_64ns_64ns_64_11_no_dsp_1_U4/kernel_ap_dmul_9_no_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[10].tree.assg.ai/zdT.detZero/f1/YES_REG.r.n.eOn.f/Q&#xA;                         net (fo=1, unplaced)         0.000     0.038    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dmul_64ns_64ns_64_11_no_dsp_1_U4/kernel_ap_dmul_9_no_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[15].tree.assg.ai/zdT.detZero/ci&#xA;                         CARRY8 (Prop_CARRY8_CI_CO[1])&#xA;                                                      0.041     0.079 r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dmul_64ns_64ns_64_11_no_dsp_1_U4/kernel_ap_dmul_9_no_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[15].tree.assg.ai/zdT.detZero/as[0].mc_CARRY4_CARRY8/CO[1]&#xA;                         net (fo=1, unplaced)         0.007     0.086    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dmul_64ns_64ns_64_11_no_dsp_1_U4/kernel_ap_dmul_9_no_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[15].tree.assg.ai/zdT.detZero/f1/coNoReg&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dmul_64ns_64ns_64_11_no_dsp_1_U4/kernel_ap_dmul_9_no_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[15].tree.assg.ai/zdT.detZero/f1/YES_REG.r.n.eOn.f/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=10777, unset)        0.000     0.000    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dmul_64ns_64ns_64_11_no_dsp_1_U4/kernel_ap_dmul_9_no_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[15].tree.assg.ai/zdT.detZero/f1/aclk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dmul_64ns_64ns_64_11_no_dsp_1_U4/kernel_ap_dmul_9_no_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[15].tree.assg.ai/zdT.detZero/f1/YES_REG.r.n.eOn.f/C&#xA;                         clock pessimism              0.000     0.000    &#xA;                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_dmul_64ns_64ns_64_11_no_dsp_1_U4/kernel_ap_dmul_9_no_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[15].tree.assg.ai/zdT.detZero/f1/YES_REG.r.n.eOn.f&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.046    &#xA;                         arrival time                           0.086    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.040    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 1.500 }&#xA;Period(ns):         3.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.000       1.645                bd_0_i/hls_inst/U0/tmp_mul_vec2_U/kernel_x_k_plus1_vec_ram_U/ram_reg_1/CLKARDCLK&#xA;Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958                bd_0_i/hls_inst/U0/tmp_mul_vec2_U/kernel_x_k_plus1_vec_ram_U/ram_reg_1/CLKARDCLK&#xA;High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958                bd_0_i/hls_inst/U0/tmp_mul_vec2_U/kernel_x_k_plus1_vec_ram_U/ram_reg_1/CLKARDCLK&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4385.012 ; gain = 0.000 ; free physical = 2033 ; free virtual = 13134" projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:27:20.180+0000" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:25:24.627+0000" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2521.113 ; gain = 81.871 ; free physical = 16095 ; free virtual = 24154&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 3001.629 ; gain = 562.387 ; free physical = 14553 ; free virtual = 22615&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 3001.629 ; gain = 562.387 ; free physical = 14553 ; free virtual = 22615&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 3010.645 ; gain = 571.402 ; free physical = 14551 ; free virtual = 22613&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 3025.520 ; gain = 586.277 ; free physical = 14429 ; free virtual = 22491&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 3025.520 ; gain = 586.277 ; free physical = 14429 ; free virtual = 22491&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 3025.520 ; gain = 586.277 ; free physical = 14429 ; free virtual = 22491&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 3025.520 ; gain = 586.277 ; free physical = 14429 ; free virtual = 22490&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 3025.520 ; gain = 586.277 ; free physical = 14428 ; free virtual = 22490&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 3025.520 ; gain = 586.277 ; free physical = 14428 ; free virtual = 22490&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+-----------------------+------+&#xA;|      |Cell                   |Count |&#xA;+------+-----------------------+------+&#xA;|1     |bd_0_hls_inst_0_bbox_0 |     1|&#xA;+------+-----------------------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |    69|&#xA;|2     |  bd_0_i |bd_0   |    69|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 3025.520 ; gain = 586.277 ; free physical = 14428 ; free virtual = 22490&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 3025.520 ; gain = 504.406 ; free physical = 14461 ; free virtual = 22522&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 3025.527 ; gain = 586.277 ; free physical = 14472 ; free virtual = 22534" projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:25:24.603+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'kernel_ap_dsub_11_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:21:15.470+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'kernel_ap_dmul_9_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:21:15.050+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'kernel_ap_dcmp_1_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:21:14.498+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'kernel_ap_dadd_11_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="pgd_double" solutionName="solution1" date="2019-12-02T19:21:14.047+0000" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
