
SectionVendorTokens."skl_tokens" {
    SKL_TKN_UUID "1"
    SKL_TKN_U8_NUM_BLOCKS "2"
    SKL_TKN_U8_BLOCK_TYPE "3"
    SKL_TKN_U8_IN_PIN_TYPE "4"
    SKL_TKN_U8_OUT_PIN_TYPE "5"
    SKL_TKN_U8_DYN_IN_PIN "6"
    SKL_TKN_U8_DYN_OUT_PIN "7"
    SKL_TKN_U8_IN_QUEUE_COUNT "8"
    SKL_TKN_U8_OUT_QUEUE_COUNT "9"
    SKL_TKN_U8_TIME_SLOT "10"
    SKL_TKN_U8_CORE_ID "11"
    SKL_TKN_U8_MODULE_TYPE "12"
    SKL_TKN_U8_CONN_TYPE "13"
    SKL_TKN_U8_DEV_TYPE "14"
    SKL_TKN_U8_HW_CONN_TYPE "15"
    SKL_TKN_U16_MOD_INST_ID "16"
    SKL_TKN_U16_BLOCK_SIZE "17"
    SKL_TKN_U32_MAX_MCPS "18"
    SKL_TKN_U32_MEM_PAGES "19"
    SKL_TKN_U32_OBS "20"
    SKL_TKN_U32_IBS "21"
    SKL_TKN_U32_VBUS_ID "22"
    SKL_TKN_U32_PARAMS_FIXUP "23"
    SKL_TKN_U32_CONVERTER "24"
    SKL_TKN_U32_PIPE_ID "25"
    SKL_TKN_U32_PIPE_CONN_TYPE "26"
    SKL_TKN_U32_PIPE_PRIORITY "27"
    SKL_TKN_U32_PIPE_MEM_PGS "28"
    SKL_TKN_U32_DIR_PIN_COUNT "29"
    SKL_TKN_U32_FMT_CH "30"
    SKL_TKN_U32_FMT_FREQ "31"
    SKL_TKN_U32_FMT_BIT_DEPTH "32"
    SKL_TKN_U32_FMT_SAMPLE_SIZE "33"
    SKL_TKN_U32_FMT_CH_CONFIG "34"
    SKL_TKN_U32_FMT_INTERLEAVE "35"
    SKL_TKN_U32_FMT_SAMPLE_TYPE "36"
    SKL_TKN_U32_FMT_CH_MAP "37"
    SKL_TKN_U32_PIN_MOD_ID "38"
    SKL_TKN_U32_PIN_INST_ID "39"
    SKL_TKN_U32_MOD_SET_PARAMS "40"
    SKL_TKN_U32_MOD_PARAM_ID "41"
    SKL_TKN_U32_CAPS_SET_PARAMS "42"
    SKL_TKN_U32_CAPS_PARAMS_ID "43"
    SKL_TKN_U32_CAPS_SIZE "44"
    SKL_TKN_U32_PROC_DOMAIN "45"
    SKL_TKN_U32_LIB_COUNT "46"
    SKL_TKN_STR_LIB_NAME "47"
    SKL_TKN_U32_PMODE "48"
    SKL_TKN_U32_D0I3_CAPS "49"
    SKL_TKN_U32_DMA_BUF_SIZE "50"
    SKL_TKN_U32_PIPE_DIRECTION "51"
    SKL_TKN_U32_PIPE_CONFIG_ID "52"
    SKL_TKN_U32_NUM_CONFIGS "53"
    SKL_TKN_U32_PATH_MEM_PGS "54"
    SKL_TKN_U32_CFG_FREQ "55"
    SKL_TKN_U8_CFG_CHAN "56"
    SKL_TKN_U8_CFG_BPS "57"
    SKL_TKN_CFG_MOD_RES_ID "58"
    SKL_TKN_CFG_MOD_FMT_ID "59"
    SKL_TKN_U8_NUM_MOD "60"
    SKL_TKN_MM_U8_MOD_IDX "61"
    SKL_TKN_MM_U8_NUM_RES "62"
    SKL_TKN_MM_U8_NUM_INTF "63"
    SKL_TKN_MM_U32_RES_ID "64"
    SKL_TKN_MM_U32_CPS "65"
    SKL_TKN_MM_U32_DMA_SIZE "66"
    SKL_TKN_MM_U32_CPC "67"
    SKL_TKN_MM_U32_RES_PIN_ID "68"
    SKL_TKN_MM_U32_INTF_PIN_ID "69"
    SKL_TKN_MM_U32_PIN_BUF "70"
    SKL_TKN_MM_U32_FMT_ID "71"
    SKL_TKN_MM_U32_NUM_IN_FMT "72"
    SKL_TKN_MM_U32_NUM_OUT_FMT "73"
    SKL_TKN_U32_ASTATE_IDX "74"
    SKL_TKN_U32_ASTATE_COUNT "75"
    SKL_TKN_U32_ASTATE_KCPS "76"
    SKL_TKN_U32_ASTATE_CLK_SRC "77"
    SKL_TKN_U32_DMACTRL_CFG_IDX "82"
    SKL_TKN_U32_DMACTRL_CFG_SIZE "83"
    SKL_TKN_U32_DMA_IDX "84"
    SKL_TKN_U32_DMA_TYPE "85"
    SKL_TKN_U32_DMA_SIZE "86"
    SKL_TKN_U32_DMA_MAX_SIZE "87"
    SKL_TKN_U32_DMA_MIN_SIZE "88"
    SKL_TKN_U32_SCH_TYPE "89"
    SKL_TKN_U32_SCH_SIZE "90"
    SKL_TKN_U32_SCH_SYS_TICK_MUL "91"
    SKL_TKN_U32_SCH_SYS_TICK_DIV "92"
    SKL_TKN_U32_SCH_SYS_TICK_LL_SRC "93"
    SKL_TKN_U32_SCH_SYS_TICK_CFG_LEN "94"
    SKL_TKN_U32_SCH_SYS_TICK_CFG "95"
    SKL_TKN_U32_FMT_CFG_IDX "96"
}

SectionVendorTuples."lib_data_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "104"
    }
}

SectionData."lib_data_size_desc" {

    tuples [
        "lib_data_size_desc"
    ]
}

SectionVendorTuples."lib_data" {
    tokens "skl_tokens"

    tuples."word.lib_count" {
        SKL_TKN_U32_LIB_COUNT "2"
    }

    tuples."string.lib_name_0" {
        SKL_TKN_STR_LIB_NAME "ADSPFW.bin"
    }

    tuples."string.lib_name_1" {
        SKL_TKN_STR_LIB_NAME "dsp_lib_dsm_core_spt_release.bin"
    }
}

SectionData."lib_data" {

    tuples [
        "lib_data"
    ]
}

SectionVendorTuples."mod_type_data_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "3536"
    }
}

SectionData."mod_type_data_size_desc" {

    tuples [
        "mod_type_data_size_desc"
    ]
}

SectionVendorTuples."mod_type_data" {
    tokens "skl_tokens"

    tuples."byte.u8_num_mod" {
        SKL_TKN_U8_NUM_MOD "4"
    }

    tuples."uuid.mod_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_mod_type_0" {
        SKL_TKN_MM_U8_MOD_IDX "0"
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_IN_QUEUE_COUNT "1"
        SKL_TKN_U8_OUT_QUEUE_COUNT "4"
        SKL_TKN_MM_U8_NUM_RES "5"
        SKL_TKN_MM_U8_NUM_INTF "9"
    }

    tuples."word.u32_mod_type_0_res_0" {
        SKL_TKN_MM_U32_RES_ID "0"
        SKL_TKN_U32_MEM_PAGES "1"
        SKL_TKN_MM_U32_CPS "0"
        SKL_TKN_U32_IBS "384"
        SKL_TKN_U32_OBS "384"
        SKL_TKN_MM_U32_DMA_SIZE "768"
        SKL_TKN_MM_U32_CPC "14473"
    }

    tuples."word.u32_mod_type_0_res_0_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_RES_PIN_ID "0"
        SKL_TKN_MM_U32_PIN_BUF "384"
    }

    tuples."word.u32_mod_type_0_res_0_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_RES_PIN_ID "0"
        SKL_TKN_MM_U32_PIN_BUF "384"
    }

    tuples."word.u32_mod_type_0_res_1" {
        SKL_TKN_MM_U32_RES_ID "1"
        SKL_TKN_U32_MEM_PAGES "1"
        SKL_TKN_MM_U32_CPS "0"
        SKL_TKN_U32_IBS "192"
        SKL_TKN_U32_OBS "384"
        SKL_TKN_MM_U32_DMA_SIZE "768"
        SKL_TKN_MM_U32_CPC "14473"
    }

    tuples."word.u32_mod_type_0_res_1_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_RES_PIN_ID "0"
        SKL_TKN_MM_U32_PIN_BUF "192"
    }

    tuples."word.u32_mod_type_0_res_1_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_RES_PIN_ID "0"
        SKL_TKN_MM_U32_PIN_BUF "384"
    }

    tuples."word.u32_mod_type_0_res_2" {
        SKL_TKN_MM_U32_RES_ID "2"
        SKL_TKN_U32_MEM_PAGES "1"
        SKL_TKN_MM_U32_CPS "0"
        SKL_TKN_U32_IBS "192"
        SKL_TKN_U32_OBS "192"
        SKL_TKN_MM_U32_DMA_SIZE "384"
        SKL_TKN_MM_U32_CPC "4473"
    }

    tuples."word.u32_mod_type_0_res_2_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_RES_PIN_ID "0"
        SKL_TKN_MM_U32_PIN_BUF "192"
    }

    tuples."word.u32_mod_type_0_res_2_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_RES_PIN_ID "0"
        SKL_TKN_MM_U32_PIN_BUF "192"
    }

    tuples."word.u32_mod_type_0_res_3" {
        SKL_TKN_MM_U32_RES_ID "3"
        SKL_TKN_U32_MEM_PAGES "1"
        SKL_TKN_MM_U32_CPS "0"
        SKL_TKN_U32_IBS "384"
        SKL_TKN_U32_OBS "192"
        SKL_TKN_MM_U32_DMA_SIZE "768"
        SKL_TKN_MM_U32_CPC "14473"
    }

    tuples."word.u32_mod_type_0_res_3_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_RES_PIN_ID "0"
        SKL_TKN_MM_U32_PIN_BUF "384"
    }

    tuples."word.u32_mod_type_0_res_3_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_RES_PIN_ID "0"
        SKL_TKN_MM_U32_PIN_BUF "192"
    }

    tuples."word.u32_mod_type_0_res_4" {
        SKL_TKN_MM_U32_RES_ID "4"
        SKL_TKN_U32_MEM_PAGES "1"
        SKL_TKN_MM_U32_CPS "0"
        SKL_TKN_U32_IBS "768"
        SKL_TKN_U32_OBS "384"
        SKL_TKN_MM_U32_DMA_SIZE "1536"
        SKL_TKN_MM_U32_CPC "14473"
    }

    tuples."word.u32_mod_type_0_res_4_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_RES_PIN_ID "0"
        SKL_TKN_MM_U32_PIN_BUF "768"
    }

    tuples."word.u32_mod_type_0_res_4_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_RES_PIN_ID "0"
        SKL_TKN_MM_U32_PIN_BUF "384"
    }

    tuples."word.u32_mod_type_0_intf_0" {
        SKL_TKN_MM_U32_FMT_ID "0"
        SKL_TKN_MM_U32_NUM_IN_FMT "1"
        SKL_TKN_MM_U32_NUM_OUT_FMT "1"
    }

    tuples."word.u32_mod_type_0_intf_0_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "32"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "24"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }

    tuples."word.u32_mod_type_0_intf_0_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "32"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "24"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }

    tuples."word.u32_mod_type_0_intf_1" {
        SKL_TKN_MM_U32_FMT_ID "1"
        SKL_TKN_MM_U32_NUM_IN_FMT "1"
        SKL_TKN_MM_U32_NUM_OUT_FMT "1"
    }

    tuples."word.u32_mod_type_0_intf_1_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "16"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "16"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }

    tuples."word.u32_mod_type_0_intf_1_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "32"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "24"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }

    tuples."word.u32_mod_type_0_intf_2" {
        SKL_TKN_MM_U32_FMT_ID "2"
        SKL_TKN_MM_U32_NUM_IN_FMT "1"
        SKL_TKN_MM_U32_NUM_OUT_FMT "1"
    }

    tuples."word.u32_mod_type_0_intf_2_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "16"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "16"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }

    tuples."word.u32_mod_type_0_intf_2_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "16"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "16"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }

    tuples."word.u32_mod_type_0_intf_3" {
        SKL_TKN_MM_U32_FMT_ID "3"
        SKL_TKN_MM_U32_NUM_IN_FMT "1"
        SKL_TKN_MM_U32_NUM_OUT_FMT "1"
    }

    tuples."word.u32_mod_type_0_intf_3_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "4"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "32"
        SKL_TKN_U32_FMT_CH_CONFIG "5"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "16"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294914576"
    }

    tuples."word.u32_mod_type_0_intf_3_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "4"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "16"
        SKL_TKN_U32_FMT_CH_CONFIG "5"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "16"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294914576"
    }

    tuples."word.u32_mod_type_0_intf_4" {
        SKL_TKN_MM_U32_FMT_ID "4"
        SKL_TKN_MM_U32_NUM_IN_FMT "1"
        SKL_TKN_MM_U32_NUM_OUT_FMT "1"
    }

    tuples."word.u32_mod_type_0_intf_4_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "4"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "16"
        SKL_TKN_U32_FMT_CH_CONFIG "5"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "16"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294914576"
    }

    tuples."word.u32_mod_type_0_intf_4_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "4"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "16"
        SKL_TKN_U32_FMT_CH_CONFIG "5"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "16"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294914576"
    }

    tuples."word.u32_mod_type_0_intf_5" {
        SKL_TKN_MM_U32_FMT_ID "5"
        SKL_TKN_MM_U32_NUM_IN_FMT "1"
        SKL_TKN_MM_U32_NUM_OUT_FMT "1"
    }

    tuples."word.u32_mod_type_0_intf_5_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "4"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "32"
        SKL_TKN_U32_FMT_CH_CONFIG "5"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "16"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294932052"
    }

    tuples."word.u32_mod_type_0_intf_5_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "4"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "16"
        SKL_TKN_U32_FMT_CH_CONFIG "5"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "16"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294905906"
    }

    tuples."word.u32_mod_type_0_intf_6" {
        SKL_TKN_MM_U32_FMT_ID "6"
        SKL_TKN_MM_U32_NUM_IN_FMT "1"
        SKL_TKN_MM_U32_NUM_OUT_FMT "2"
    }

    tuples."word.u32_mod_type_0_intf_6_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "16"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "16"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }

    tuples."word.u32_mod_type_0_intf_6_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "32"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "16"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }

    tuples."word.u32_mod_type_0_intf_6_output_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_MM_U32_INTF_PIN_ID "1"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "16"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "16"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }

    tuples."word.u32_mod_type_0_intf_7" {
        SKL_TKN_MM_U32_FMT_ID "7"
        SKL_TKN_MM_U32_NUM_IN_FMT "1"
        SKL_TKN_MM_U32_NUM_OUT_FMT "1"
    }

    tuples."word.u32_mod_type_0_intf_7_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "32"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "32"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }

    tuples."word.u32_mod_type_0_intf_7_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "32"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "32"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }

    tuples."word.u32_mod_type_0_intf_8" {
        SKL_TKN_MM_U32_FMT_ID "8"
        SKL_TKN_MM_U32_NUM_IN_FMT "1"
        SKL_TKN_MM_U32_NUM_OUT_FMT "1"
    }

    tuples."word.u32_mod_type_0_intf_8_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "32"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "24"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }

    tuples."word.u32_mod_type_0_intf_8_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "16"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "16"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }

    tuples."uuid.mod_1" {
        SKL_TKN_UUID "243, 97, 80, 199, 178, 242, 204, 77, 143, 159, 130, 171, 180, 19, 30, 102"
    }

    tuples."byte.u8_mod_type_1" {
        SKL_TKN_MM_U8_MOD_IDX "1"
        SKL_TKN_U8_IN_PIN_TYPE "1"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_IN_QUEUE_COUNT "2"
        SKL_TKN_U8_OUT_QUEUE_COUNT "1"
        SKL_TKN_MM_U8_NUM_RES "1"
        SKL_TKN_MM_U8_NUM_INTF "1"
    }

    tuples."word.u32_mod_type_1_res_0" {
        SKL_TKN_MM_U32_RES_ID "0"
        SKL_TKN_U32_MEM_PAGES "14"
        SKL_TKN_MM_U32_CPS "2666000"
        SKL_TKN_U32_IBS "960"
        SKL_TKN_U32_OBS "960"
        SKL_TKN_MM_U32_DMA_SIZE "0"
        SKL_TKN_MM_U32_CPC "300000"
    }

    tuples."word.u32_mod_type_1_res_0_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_RES_PIN_ID "0"
        SKL_TKN_MM_U32_PIN_BUF "960"
    }

    tuples."word.u32_mod_type_1_res_0_input_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "16"
        SKL_TKN_MM_U32_RES_PIN_ID "1"
        SKL_TKN_MM_U32_PIN_BUF "960"
    }

    tuples."word.u32_mod_type_1_res_0_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_RES_PIN_ID "0"
        SKL_TKN_MM_U32_PIN_BUF "960"
    }

    tuples."word.u32_mod_type_1_intf_0" {
        SKL_TKN_MM_U32_FMT_ID "0"
        SKL_TKN_MM_U32_NUM_IN_FMT "2"
        SKL_TKN_MM_U32_NUM_OUT_FMT "1"
    }

    tuples."word.u32_mod_type_1_intf_0_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "16"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "16"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }

    tuples."word.u32_mod_type_1_intf_0_input_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "16"
        SKL_TKN_MM_U32_INTF_PIN_ID "1"
        SKL_TKN_U32_FMT_CH "4"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "16"
        SKL_TKN_U32_FMT_CH_CONFIG "5"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "16"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294914576"
    }

    tuples."word.u32_mod_type_1_intf_0_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "16"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "16"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }

    tuples."uuid.mod_2" {
        SKL_TKN_UUID "178, 110, 101, 57, 113, 59, 73, 64, 141, 63, 249, 44, 213, 196, 60, 9"
    }

    tuples."byte.u8_mod_type_2" {
        SKL_TKN_MM_U8_MOD_IDX "2"
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_IN_QUEUE_COUNT "1"
        SKL_TKN_U8_OUT_QUEUE_COUNT "3"
        SKL_TKN_MM_U8_NUM_RES "1"
        SKL_TKN_MM_U8_NUM_INTF "1"
    }

    tuples."word.u32_mod_type_2_res_0" {
        SKL_TKN_MM_U32_RES_ID "0"
        SKL_TKN_U32_MEM_PAGES "1"
        SKL_TKN_MM_U32_CPS "2666000"
        SKL_TKN_U32_IBS "384"
        SKL_TKN_U32_OBS "384"
        SKL_TKN_MM_U32_DMA_SIZE "0"
        SKL_TKN_MM_U32_CPC "2666"
    }

    tuples."word.u32_mod_type_2_res_0_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_RES_PIN_ID "0"
        SKL_TKN_MM_U32_PIN_BUF "384"
    }

    tuples."word.u32_mod_type_2_res_0_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_RES_PIN_ID "0"
        SKL_TKN_MM_U32_PIN_BUF "384"
    }

    tuples."word.u32_mod_type_2_intf_0" {
        SKL_TKN_MM_U32_FMT_ID "0"
        SKL_TKN_MM_U32_NUM_IN_FMT "1"
        SKL_TKN_MM_U32_NUM_OUT_FMT "1"
    }

    tuples."word.u32_mod_type_2_intf_0_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "32"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "32"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }

    tuples."word.u32_mod_type_2_intf_0_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "32"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "32"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }

    tuples."uuid.mod_3" {
        SKL_TKN_UUID "90, 80, 86, 60, 215, 36, 143, 65, 189, 220, 193, 245, 163, 172, 42, 224"
    }

    tuples."byte.u8_mod_type_3" {
        SKL_TKN_MM_U8_MOD_IDX "3"
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_IN_QUEUE_COUNT "8"
        SKL_TKN_U8_OUT_QUEUE_COUNT "1"
        SKL_TKN_MM_U8_NUM_RES "1"
        SKL_TKN_MM_U8_NUM_INTF "1"
    }

    tuples."word.u32_mod_type_3_res_0" {
        SKL_TKN_MM_U32_RES_ID "0"
        SKL_TKN_U32_MEM_PAGES "1"
        SKL_TKN_MM_U32_CPS "2666000"
        SKL_TKN_U32_IBS "384"
        SKL_TKN_U32_OBS "384"
        SKL_TKN_MM_U32_DMA_SIZE "0"
        SKL_TKN_MM_U32_CPC "2666"
    }

    tuples."word.u32_mod_type_3_res_0_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_RES_PIN_ID "0"
        SKL_TKN_MM_U32_PIN_BUF "384"
    }

    tuples."word.u32_mod_type_3_res_0_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_RES_PIN_ID "0"
        SKL_TKN_MM_U32_PIN_BUF "384"
    }

    tuples."word.u32_mod_type_3_intf_0" {
        SKL_TKN_MM_U32_FMT_ID "0"
        SKL_TKN_MM_U32_NUM_IN_FMT "1"
        SKL_TKN_MM_U32_NUM_OUT_FMT "1"
    }

    tuples."word.u32_mod_type_3_intf_0_input_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "32"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "32"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }

    tuples."word.u32_mod_type_3_intf_0_output_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_MM_U32_INTF_PIN_ID "0"
        SKL_TKN_U32_FMT_CH "2"
        SKL_TKN_U32_FMT_FREQ "48000"
        SKL_TKN_U32_FMT_BIT_DEPTH "32"
        SKL_TKN_U32_FMT_CH_CONFIG "1"
        SKL_TKN_U32_FMT_INTERLEAVE "0"
        SKL_TKN_U32_FMT_SAMPLE_SIZE "32"
        SKL_TKN_U32_FMT_SAMPLE_TYPE "0"
        SKL_TKN_U32_FMT_CH_MAP "4294967056"
    }
}

SectionData."mod_type_data" {

    tuples [
        "mod_type_data"
    ]
}

SectionVendorTuples."hs_pb_in cpr 2 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."hs_pb_in cpr 2 num_desc" {

    tuples [
        "hs_pb_in cpr 2 num_desc"
    ]
}

SectionVendorTuples."hs_pb_in cpr 2_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "500"
    }
}

SectionData."hs_pb_in cpr 2_size_desc" {

    tuples [
        "hs_pb_in cpr 2_size_desc"
    ]
}

SectionVendorTuples."hs_pb_in cpr 2" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "1"
        SKL_TKN_U8_DYN_OUT_PIN "0"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "1"
        SKL_TKN_U8_CONN_TYPE "1"
        SKL_TKN_U8_HW_CONN_TYPE "1"
        SKL_TKN_U8_DEV_TYPE "5"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "2"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "4294967295"
        SKL_TKN_U32_PARAMS_FIXUP "0"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "2"
        SKL_TKN_U32_PIPE_CONN_TYPE "1"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "0"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "2"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "24"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "32"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "1"
        SKL_TKN_CFG_MOD_FMT_ID "1"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_0" {
        SKL_TKN_UUID "178, 110, 101, 57, 113, 59, 73, 64, 141, 63, 249, 44, 213, 196, 60, 9"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_1" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_2" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "49"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_3" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }
}

SectionData."hs_pb_in cpr 2" {

    tuples [
        "hs_pb_in cpr 2"
    ]
}

SectionWidget."hs_pb_in cpr 2" {
    index "0"
    type "mixer"
    no_pm "true"
    event_type "3"
    event_flags "9"

    data [
        "hs_pb_in cpr 2 num_desc"
        "hs_pb_in cpr 2_size_desc"
        "hs_pb_in cpr 2"
    ]
}

SectionVendorTuples."hs_pb_in mi num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."hs_pb_in mi num_desc" {

    tuples [
        "hs_pb_in mi num_desc"
    ]
}

SectionVendorTuples."hs_pb_in mi_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "416"
    }
}

SectionData."hs_pb_in mi_size_desc" {

    tuples [
        "hs_pb_in mi_size_desc"
    ]
}

SectionVendorTuples."hs_pb_in mi" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "178, 110, 101, 57, 113, 59, 73, 64, 141, 63, 249, 44, 213, 196, 60, 9"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "0"
        SKL_TKN_U8_DYN_OUT_PIN "1"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "0"
        SKL_TKN_U8_CONN_TYPE "0"
        SKL_TKN_U8_HW_CONN_TYPE "1"
        SKL_TKN_U8_DEV_TYPE "6"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "0"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "4294967295"
        SKL_TKN_U32_PARAMS_FIXUP "0"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "2"
        SKL_TKN_U32_PIPE_CONN_TYPE "1"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "0"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "2"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "24"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "32"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "0"
        SKL_TKN_CFG_MOD_FMT_ID "0"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "2"
    }

    tuples."uuid.in_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }
}

SectionData."hs_pb_in mi" {

    tuples [
        "hs_pb_in mi"
    ]
}

SectionWidget."hs_pb_in mi" {
    index "0"
    type "pga"
    no_pm "true"
    subseq "10"
    event_type "4"
    event_flags "9"

    data [
        "hs_pb_in mi num_desc"
        "hs_pb_in mi_size_desc"
        "hs_pb_in mi"
    ]
}

SectionVendorTuples."codec1_out mo num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."codec1_out mo num_desc" {

    tuples [
        "codec1_out mo num_desc"
    ]
}

SectionVendorTuples."codec1_out mo_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "536"
    }
}

SectionData."codec1_out mo_size_desc" {

    tuples [
        "codec1_out mo_size_desc"
    ]
}

SectionVendorTuples."codec1_out mo" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "90, 80, 86, 60, 215, 36, 143, 65, 189, 220, 193, 245, 163, 172, 42, 224"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "1"
        SKL_TKN_U8_DYN_OUT_PIN "0"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "0"
        SKL_TKN_U8_CONN_TYPE "0"
        SKL_TKN_U8_HW_CONN_TYPE "1"
        SKL_TKN_U8_DEV_TYPE "6"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "0"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "4294967295"
        SKL_TKN_U32_PARAMS_FIXUP "0"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "12"
        SKL_TKN_U32_PIPE_CONN_TYPE "2"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "0"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "2"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "32"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "24"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "0"
        SKL_TKN_CFG_MOD_FMT_ID "0"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.in_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "16"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.in_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "32"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.in_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "48"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.in_pin_4" {
        SKL_TKN_U32_DIR_PIN_COUNT "64"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.in_pin_5" {
        SKL_TKN_U32_DIR_PIN_COUNT "80"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.in_pin_6" {
        SKL_TKN_U32_DIR_PIN_COUNT "96"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.in_pin_7" {
        SKL_TKN_U32_DIR_PIN_COUNT "112"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "3"
    }

    tuples."uuid.out_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }
}

SectionData."codec1_out mo" {

    tuples [
        "codec1_out mo"
    ]
}

SectionWidget."codec1_out mo" {
    index "0"
    type "mixer"
    no_pm "true"
    subseq "10"
    event_type "1"
    event_flags "15"

    mixer [
        "hs_pb_in mi Switch"
    ]

    data [
        "codec1_out mo num_desc"
        "codec1_out mo_size_desc"
        "codec1_out mo"
    ]
}

SectionVendorTuples."codec1_out cpr 3 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."codec1_out cpr 3 num_desc" {

    tuples [
        "codec1_out cpr 3 num_desc"
    ]
}

SectionVendorTuples."codec1_out cpr 3_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "440"
    }
}

SectionData."codec1_out cpr 3_size_desc" {

    tuples [
        "codec1_out cpr 3_size_desc"
    ]
}

SectionVendorTuples."codec1_out cpr 3" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "0"
        SKL_TKN_U8_DYN_OUT_PIN "1"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "1"
        SKL_TKN_U8_CONN_TYPE "2"
        SKL_TKN_U8_HW_CONN_TYPE "1"
        SKL_TKN_U8_DEV_TYPE "2"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "3"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "1"
        SKL_TKN_U32_PARAMS_FIXUP "0"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "12"
        SKL_TKN_U32_PIPE_CONN_TYPE "2"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "0"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "2"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "32"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "24"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "0"
        SKL_TKN_CFG_MOD_FMT_ID "0"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "1"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.in_pin_0" {
        SKL_TKN_UUID "90, 80, 86, 60, 215, 36, 143, 65, 189, 220, 193, 245, 163, 172, 42, 224"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "49"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }
}

SectionData."codec1_out cpr 3" {

    tuples [
        "codec1_out cpr 3"
    ]
}

SectionWidget."codec1_out cpr 3" {
    index "0"
    type "pga"
    no_pm "true"
    event_type "4"

    data [
        "codec1_out cpr 3 num_desc"
        "codec1_out cpr 3_size_desc"
        "codec1_out cpr 3"
    ]
}

SectionWidget."codec1_out" {
    index "0"
    type "aif_out"
    no_pm "true"
}

SectionVendorTuples."spk_pb_in cpr 0 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."spk_pb_in cpr 0 num_desc" {

    tuples [
        "spk_pb_in cpr 0 num_desc"
    ]
}

SectionVendorTuples."spk_pb_in cpr 0_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "500"
    }
}

SectionData."spk_pb_in cpr 0_size_desc" {

    tuples [
        "spk_pb_in cpr 0_size_desc"
    ]
}

SectionVendorTuples."spk_pb_in cpr 0" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "1"
        SKL_TKN_U8_DYN_OUT_PIN "0"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "1"
        SKL_TKN_U8_CONN_TYPE "1"
        SKL_TKN_U8_HW_CONN_TYPE "1"
        SKL_TKN_U8_DEV_TYPE "5"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "0"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "4294967295"
        SKL_TKN_U32_PARAMS_FIXUP "0"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "1"
        SKL_TKN_U32_PIPE_CONN_TYPE "1"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "0"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "4"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "2"
        SKL_TKN_CFG_MOD_FMT_ID "2"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "4097"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_0" {
        SKL_TKN_UUID "243, 97, 80, 199, 178, 242, 204, 77, 143, 159, 130, 171, 180, 19, 30, 102"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_1" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_2" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "49"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_3" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }
}

SectionData."spk_pb_in cpr 0" {

    tuples [
        "spk_pb_in cpr 0"
    ]
}

SectionWidget."spk_pb_in cpr 0" {
    index "0"
    type "mixer"
    no_pm "true"
    event_type "3"
    event_flags "9"

    data [
        "spk_pb_in cpr 0 num_desc"
        "spk_pb_in cpr 0_size_desc"
        "spk_pb_in cpr 0"
    ]
}

SectionVendorTuples."spk_pb_in dsm 0 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."spk_pb_in dsm 0 num_desc" {

    tuples [
        "spk_pb_in dsm 0 num_desc"
    ]
}

SectionVendorTuples."spk_pb_in dsm 0_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "432"
    }
}

SectionData."spk_pb_in dsm 0_size_desc" {

    tuples [
        "spk_pb_in dsm 0_size_desc"
    ]
}

SectionVendorTuples."spk_pb_in dsm 0" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "243, 97, 80, 199, 178, 242, 204, 77, 143, 159, 130, 171, 180, 19, 30, 102"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "1"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "0"
        SKL_TKN_U8_DYN_OUT_PIN "0"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "4"
        SKL_TKN_U8_CONN_TYPE "0"
        SKL_TKN_U8_HW_CONN_TYPE "1"
        SKL_TKN_U8_DEV_TYPE "6"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "0"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "4294967295"
        SKL_TKN_U32_PARAMS_FIXUP "0"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "1"
        SKL_TKN_U32_PIPE_CONN_TYPE "1"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "1"
        SKL_TKN_U32_PIPE_DIRECTION "0"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "4"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "0"
        SKL_TKN_CFG_MOD_FMT_ID "0"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.in_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.in_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "16"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "20"
    }

    tuples."uuid.in_pin_1" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "1"
    }

    tuples."uuid.out_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }
}

SectionData."spk_pb_in dsm 0" {

    tuples [
        "spk_pb_in dsm 0"
    ]
}

SectionWidget."spk_pb_in dsm 0" {
    index "0"
    type "pga"
    no_pm "true"
    event_type "4"

    bytes [
        "dsm_params params"
        "rdc_write params"
        "rdc_read params"
        "lp16 params"
        "lp17 params"
        "lp18 params"
        "lp19 params"
        "lp20 params"
        "ivdata params"
    ]

    data [
        "spk_pb_in dsm 0 num_desc"
        "spk_pb_in dsm 0_size_desc"
        "spk_pb_in dsm 0"
    ]
}

SectionControlBytes."dsm_params params" {

    extops."ctl" {
        get "256"
        put "256"
    }
    base "0"
    num_regs "0"
    mask "0"
    max "4000"
    index "0"

    ops."ctl" {
        info "5"
    }

    access [
        "tlv_read"
        "tlv_write"
        "tlv_read_write"
        "tlv_callback"
    ]
    data "dsm_params params"
}

SectionData."dsm_params params" {
    bytes "0x06, 0x00, 0x00, 0x00, 0xFF, 0x00, 0x00, 0x00, 0xA0, 0x0F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00"
}

SectionControlBytes."rdc_write params" {

    extops."ctl" {
        get "256"
        put "256"
    }
    base "0"
    num_regs "0"
    mask "0"
    max "16"
    index "0"

    ops."ctl" {
        info "5"
    }

    access [
        "tlv_read"
        "tlv_write"
        "tlv_read_write"
        "tlv_callback"
    ]
    data "rdc_write params"
}

SectionData."rdc_write params" {
    bytes "0x06, 0x00, 0x00, 0x00, 0xFF, 0x00, 0x00, 0x00, 0x10, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00"
}

SectionControlBytes."rdc_read params" {

    extops."ctl" {
        get "256"
        put "256"
    }
    base "0"
    num_regs "0"
    mask "0"
    max "16"
    index "0"

    ops."ctl" {
        info "5"
    }

    access [
        "tlv_read"
        "tlv_write"
        "tlv_read_write"
        "tlv_callback"
    ]
    data "rdc_read params"
}

SectionData."rdc_read params" {
    bytes "0x04, 0x00, 0x00, 0x00, 0x06, 0x00, 0x00, 0x03, 0x10, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00"
}

SectionControlBytes."lp16 params" {

    extops."ctl" {
        get "256"
        put "256"
    }
    base "0"
    num_regs "0"
    mask "0"
    max "16"
    index "0"

    ops."ctl" {
        info "5"
    }

    access [
        "tlv_read"
        "tlv_write"
        "tlv_read_write"
        "tlv_callback"
    ]
    data "lp16 params"
}

SectionData."lp16 params" {
    bytes "0x04, 0x00, 0x00, 0x00, 0x10, 0x00, 0x00, 0x03, 0x10, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00"
}

SectionControlBytes."lp17 params" {

    extops."ctl" {
        get "256"
        put "256"
    }
    base "0"
    num_regs "0"
    mask "0"
    max "16"
    index "0"

    ops."ctl" {
        info "5"
    }

    access [
        "tlv_read"
        "tlv_write"
        "tlv_read_write"
        "tlv_callback"
    ]
    data "lp17 params"
}

SectionData."lp17 params" {
    bytes "0x04, 0x00, 0x00, 0x00, 0x11, 0x00, 0x00, 0x03, 0x10, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00"
}

SectionControlBytes."lp18 params" {

    extops."ctl" {
        get "256"
        put "256"
    }
    base "0"
    num_regs "0"
    mask "0"
    max "16"
    index "0"

    ops."ctl" {
        info "5"
    }

    access [
        "tlv_read"
        "tlv_write"
        "tlv_read_write"
        "tlv_callback"
    ]
    data "lp18 params"
}

SectionData."lp18 params" {
    bytes "0x04, 0x00, 0x00, 0x00, 0x12, 0x00, 0x00, 0x03, 0x10, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00"
}

SectionControlBytes."lp19 params" {

    extops."ctl" {
        get "256"
        put "256"
    }
    base "0"
    num_regs "0"
    mask "0"
    max "16"
    index "0"

    ops."ctl" {
        info "5"
    }

    access [
        "tlv_read"
        "tlv_write"
        "tlv_read_write"
        "tlv_callback"
    ]
    data "lp19 params"
}

SectionData."lp19 params" {
    bytes "0x04, 0x00, 0x00, 0x00, 0x13, 0x00, 0x00, 0x03, 0x10, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00"
}

SectionControlBytes."lp20 params" {

    extops."ctl" {
        get "256"
        put "256"
    }
    base "0"
    num_regs "0"
    mask "0"
    max "16"
    index "0"

    ops."ctl" {
        info "5"
    }

    access [
        "tlv_read"
        "tlv_write"
        "tlv_read_write"
        "tlv_callback"
    ]
    data "lp20 params"
}

SectionData."lp20 params" {
    bytes "0x04, 0x00, 0x00, 0x00, 0x14, 0x00, 0x00, 0x03, 0x10, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00"
}

SectionControlBytes."ivdata params" {

    extops."ctl" {
        get "256"
        put "256"
    }
    base "0"
    num_regs "0"
    mask "0"
    max "1928"
    index "0"

    ops."ctl" {
        info "5"
    }

    access [
        "tlv_read"
        "tlv_write"
        "tlv_read_write"
        "tlv_callback"
    ]
    data "ivdata params"
}

SectionData."ivdata params" {
    bytes "0x04, 0x00, 0x00, 0x00, 0xFD, 0x00, 0x00, 0x00, 0x88, 0x07, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00"
}

SectionVendorTuples."spk_pb_in cpr 1 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."spk_pb_in cpr 1 num_desc" {

    tuples [
        "spk_pb_in cpr 1 num_desc"
    ]
}

SectionVendorTuples."spk_pb_in cpr 1_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "520"
    }
}

SectionData."spk_pb_in cpr 1_size_desc" {

    tuples [
        "spk_pb_in cpr 1_size_desc"
    ]
}

SectionVendorTuples."spk_pb_in cpr 1" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "0"
        SKL_TKN_U8_DYN_OUT_PIN "0"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "1"
        SKL_TKN_U8_CONN_TYPE "1"
        SKL_TKN_U8_HW_CONN_TYPE "1"
        SKL_TKN_U8_DEV_TYPE "2"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "1"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "0"
        SKL_TKN_U32_PARAMS_FIXUP "0"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "1"
        SKL_TKN_U32_PIPE_CONN_TYPE "1"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "0"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "4"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "1"
        SKL_TKN_CFG_MOD_FMT_ID "6"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "4097"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.in_pin_0" {
        SKL_TKN_UUID "243, 97, 80, 199, 178, 242, 204, 77, 143, 159, 130, 171, 180, 19, 30, 102"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_0" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "6"
    }

    tuples."uuid.out_pin_1" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_2" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "49"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_3" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }
}

SectionData."spk_pb_in cpr 1" {

    tuples [
        "spk_pb_in cpr 1"
    ]
}

SectionWidget."spk_pb_in cpr 1" {
    index "0"
    type "pga"
    no_pm "true"
    subseq "10"
    event_type "4"
    event_flags "9"

    data [
        "spk_pb_in cpr 1 num_desc"
        "spk_pb_in cpr 1_size_desc"
        "spk_pb_in cpr 1"
    ]
}

SectionWidget."spk_out" {
    index "0"
    type "aif_out"
    no_pm "true"
}

SectionVendorTuples."hs_cap_out cpr 4 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."hs_cap_out cpr 4 num_desc" {

    tuples [
        "hs_cap_out cpr 4 num_desc"
    ]
}

SectionVendorTuples."hs_cap_out cpr 4_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "500"
    }
}

SectionData."hs_cap_out cpr 4_size_desc" {

    tuples [
        "hs_cap_out cpr 4_size_desc"
    ]
}

SectionVendorTuples."hs_cap_out cpr 4" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "1"
        SKL_TKN_U8_DYN_OUT_PIN "0"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "1"
        SKL_TKN_U8_CONN_TYPE "0"
        SKL_TKN_U8_HW_CONN_TYPE "2"
        SKL_TKN_U8_DEV_TYPE "2"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "4"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "1"
        SKL_TKN_U32_PARAMS_FIXUP "0"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "3"
        SKL_TKN_U32_PIPE_CONN_TYPE "1"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "1"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "2"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "24"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "0"
        SKL_TKN_CFG_MOD_FMT_ID "0"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "5"
    }

    tuples."uuid.out_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_1" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_2" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "49"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_3" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }
}

SectionData."hs_cap_out cpr 4" {

    tuples [
        "hs_cap_out cpr 4"
    ]
}

SectionWidget."hs_cap_out cpr 4" {
    index "0"
    type "mixer"
    no_pm "true"
    event_type "3"
    event_flags "9"

    data [
        "hs_cap_out cpr 4 num_desc"
        "hs_cap_out cpr 4_size_desc"
        "hs_cap_out cpr 4"
    ]
}

SectionVendorTuples."hs_cap_out cpr 5 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."hs_cap_out cpr 5 num_desc" {

    tuples [
        "hs_cap_out cpr 5 num_desc"
    ]
}

SectionVendorTuples."hs_cap_out cpr 5_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "440"
    }
}

SectionData."hs_cap_out cpr 5_size_desc" {

    tuples [
        "hs_cap_out cpr 5_size_desc"
    ]
}

SectionVendorTuples."hs_cap_out cpr 5" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "0"
        SKL_TKN_U8_DYN_OUT_PIN "1"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "1"
        SKL_TKN_U8_CONN_TYPE "0"
        SKL_TKN_U8_HW_CONN_TYPE "2"
        SKL_TKN_U8_DEV_TYPE "5"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "5"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "4294967295"
        SKL_TKN_U32_PARAMS_FIXUP "0"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "3"
        SKL_TKN_U32_PIPE_CONN_TYPE "1"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "1"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "2"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "24"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "3"
        SKL_TKN_CFG_MOD_FMT_ID "8"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "4"
    }

    tuples."uuid.in_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "49"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }
}

SectionData."hs_cap_out cpr 5" {

    tuples [
        "hs_cap_out cpr 5"
    ]
}

SectionWidget."hs_cap_out cpr 5" {
    index "0"
    type "pga"
    no_pm "true"
    subseq "10"
    event_type "4"
    event_flags "9"

    data [
        "hs_cap_out cpr 5 num_desc"
        "hs_cap_out cpr 5_size_desc"
        "hs_cap_out cpr 5"
    ]
}

SectionWidget."hs_in" {
    index "0"
    type "aif_in"
    no_pm "true"
}

SectionVendorTuples."hdmi1_pt_out cpr 12 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."hdmi1_pt_out cpr 12 num_desc" {

    tuples [
        "hdmi1_pt_out cpr 12 num_desc"
    ]
}

SectionVendorTuples."hdmi1_pt_out cpr 12_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "500"
    }
}

SectionData."hdmi1_pt_out cpr 12_size_desc" {

    tuples [
        "hdmi1_pt_out cpr 12_size_desc"
    ]
}

SectionVendorTuples."hdmi1_pt_out cpr 12" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "1"
        SKL_TKN_U8_DYN_OUT_PIN "0"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "1"
        SKL_TKN_U8_CONN_TYPE "1"
        SKL_TKN_U8_HW_CONN_TYPE "1"
        SKL_TKN_U8_DEV_TYPE "5"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "12"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "4294967295"
        SKL_TKN_U32_PARAMS_FIXUP "7"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "7"
        SKL_TKN_U32_PIPE_CONN_TYPE "1"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "0"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "2"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "32"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "24"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "0"
        SKL_TKN_CFG_MOD_FMT_ID "7"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "13"
    }

    tuples."uuid.out_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_1" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_2" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "49"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_3" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }
}

SectionData."hdmi1_pt_out cpr 12" {

    tuples [
        "hdmi1_pt_out cpr 12"
    ]
}

SectionWidget."hdmi1_pt_out cpr 12" {
    index "0"
    type "mixer"
    no_pm "true"
    event_type "3"
    event_flags "9"

    data [
        "hdmi1_pt_out cpr 12 num_desc"
        "hdmi1_pt_out cpr 12_size_desc"
        "hdmi1_pt_out cpr 12"
    ]
}

SectionVendorTuples."hdmi1_pt_out cpr 13 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."hdmi1_pt_out cpr 13 num_desc" {

    tuples [
        "hdmi1_pt_out cpr 13 num_desc"
    ]
}

SectionVendorTuples."hdmi1_pt_out cpr 13_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "440"
    }
}

SectionData."hdmi1_pt_out cpr 13_size_desc" {

    tuples [
        "hdmi1_pt_out cpr 13_size_desc"
    ]
}

SectionVendorTuples."hdmi1_pt_out cpr 13" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "0"
        SKL_TKN_U8_DYN_OUT_PIN "1"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "1"
        SKL_TKN_U8_CONN_TYPE "1"
        SKL_TKN_U8_HW_CONN_TYPE "1"
        SKL_TKN_U8_DEV_TYPE "4"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "13"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "4294967295"
        SKL_TKN_U32_PARAMS_FIXUP "7"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "7"
        SKL_TKN_U32_PIPE_CONN_TYPE "1"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "0"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "2"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "32"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "24"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "0"
        SKL_TKN_CFG_MOD_FMT_ID "0"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "12"
    }

    tuples."uuid.in_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "49"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }
}

SectionData."hdmi1_pt_out cpr 13" {

    tuples [
        "hdmi1_pt_out cpr 13"
    ]
}

SectionWidget."hdmi1_pt_out cpr 13" {
    index "0"
    type "pga"
    no_pm "true"
    subseq "10"
    event_type "4"
    event_flags "9"

    data [
        "hdmi1_pt_out cpr 13 num_desc"
        "hdmi1_pt_out cpr 13_size_desc"
        "hdmi1_pt_out cpr 13"
    ]
}

SectionWidget."iDisp1_out" {
    index "0"
    type "aif_out"
    no_pm "true"
}

SectionVendorTuples."hdmi2_pt_out cpr 14 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."hdmi2_pt_out cpr 14 num_desc" {

    tuples [
        "hdmi2_pt_out cpr 14 num_desc"
    ]
}

SectionVendorTuples."hdmi2_pt_out cpr 14_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "500"
    }
}

SectionData."hdmi2_pt_out cpr 14_size_desc" {

    tuples [
        "hdmi2_pt_out cpr 14_size_desc"
    ]
}

SectionVendorTuples."hdmi2_pt_out cpr 14" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "1"
        SKL_TKN_U8_DYN_OUT_PIN "0"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "1"
        SKL_TKN_U8_CONN_TYPE "1"
        SKL_TKN_U8_HW_CONN_TYPE "1"
        SKL_TKN_U8_DEV_TYPE "5"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "14"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "4294967295"
        SKL_TKN_U32_PARAMS_FIXUP "7"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "8"
        SKL_TKN_U32_PIPE_CONN_TYPE "1"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "0"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "2"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "32"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "24"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "0"
        SKL_TKN_CFG_MOD_FMT_ID "7"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "15"
    }

    tuples."uuid.out_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_1" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_2" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "49"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_3" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }
}

SectionData."hdmi2_pt_out cpr 14" {

    tuples [
        "hdmi2_pt_out cpr 14"
    ]
}

SectionWidget."hdmi2_pt_out cpr 14" {
    index "0"
    type "mixer"
    no_pm "true"
    event_type "3"
    event_flags "9"

    data [
        "hdmi2_pt_out cpr 14 num_desc"
        "hdmi2_pt_out cpr 14_size_desc"
        "hdmi2_pt_out cpr 14"
    ]
}

SectionVendorTuples."hdmi2_pt_out cpr 15 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."hdmi2_pt_out cpr 15 num_desc" {

    tuples [
        "hdmi2_pt_out cpr 15 num_desc"
    ]
}

SectionVendorTuples."hdmi2_pt_out cpr 15_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "440"
    }
}

SectionData."hdmi2_pt_out cpr 15_size_desc" {

    tuples [
        "hdmi2_pt_out cpr 15_size_desc"
    ]
}

SectionVendorTuples."hdmi2_pt_out cpr 15" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "0"
        SKL_TKN_U8_DYN_OUT_PIN "1"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "1"
        SKL_TKN_U8_CONN_TYPE "1"
        SKL_TKN_U8_HW_CONN_TYPE "1"
        SKL_TKN_U8_DEV_TYPE "4"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "15"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "4294967295"
        SKL_TKN_U32_PARAMS_FIXUP "7"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "8"
        SKL_TKN_U32_PIPE_CONN_TYPE "1"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "0"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "2"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "32"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "24"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "0"
        SKL_TKN_CFG_MOD_FMT_ID "0"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "14"
    }

    tuples."uuid.in_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "49"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }
}

SectionData."hdmi2_pt_out cpr 15" {

    tuples [
        "hdmi2_pt_out cpr 15"
    ]
}

SectionWidget."hdmi2_pt_out cpr 15" {
    index "0"
    type "pga"
    no_pm "true"
    subseq "10"
    event_type "4"
    event_flags "9"

    data [
        "hdmi2_pt_out cpr 15 num_desc"
        "hdmi2_pt_out cpr 15_size_desc"
        "hdmi2_pt_out cpr 15"
    ]
}

SectionWidget."iDisp2_out" {
    index "0"
    type "aif_out"
    no_pm "true"
}

SectionVendorTuples."hdmi3_pt_out cpr 16 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."hdmi3_pt_out cpr 16 num_desc" {

    tuples [
        "hdmi3_pt_out cpr 16 num_desc"
    ]
}

SectionVendorTuples."hdmi3_pt_out cpr 16_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "500"
    }
}

SectionData."hdmi3_pt_out cpr 16_size_desc" {

    tuples [
        "hdmi3_pt_out cpr 16_size_desc"
    ]
}

SectionVendorTuples."hdmi3_pt_out cpr 16" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "1"
        SKL_TKN_U8_DYN_OUT_PIN "0"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "1"
        SKL_TKN_U8_CONN_TYPE "1"
        SKL_TKN_U8_HW_CONN_TYPE "1"
        SKL_TKN_U8_DEV_TYPE "5"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "16"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "4294967295"
        SKL_TKN_U32_PARAMS_FIXUP "0"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "9"
        SKL_TKN_U32_PIPE_CONN_TYPE "1"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "0"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "2"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "32"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "24"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "0"
        SKL_TKN_CFG_MOD_FMT_ID "7"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "17"
    }

    tuples."uuid.out_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_1" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_2" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "49"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_3" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }
}

SectionData."hdmi3_pt_out cpr 16" {

    tuples [
        "hdmi3_pt_out cpr 16"
    ]
}

SectionWidget."hdmi3_pt_out cpr 16" {
    index "0"
    type "mixer"
    no_pm "true"
    event_type "3"
    event_flags "9"

    data [
        "hdmi3_pt_out cpr 16 num_desc"
        "hdmi3_pt_out cpr 16_size_desc"
        "hdmi3_pt_out cpr 16"
    ]
}

SectionVendorTuples."hdmi3_pt_out cpr 17 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."hdmi3_pt_out cpr 17 num_desc" {

    tuples [
        "hdmi3_pt_out cpr 17 num_desc"
    ]
}

SectionVendorTuples."hdmi3_pt_out cpr 17_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "440"
    }
}

SectionData."hdmi3_pt_out cpr 17_size_desc" {

    tuples [
        "hdmi3_pt_out cpr 17_size_desc"
    ]
}

SectionVendorTuples."hdmi3_pt_out cpr 17" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "0"
        SKL_TKN_U8_DYN_OUT_PIN "1"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "1"
        SKL_TKN_U8_CONN_TYPE "1"
        SKL_TKN_U8_HW_CONN_TYPE "1"
        SKL_TKN_U8_DEV_TYPE "4"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "17"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "4294967295"
        SKL_TKN_U32_PARAMS_FIXUP "0"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "9"
        SKL_TKN_U32_PIPE_CONN_TYPE "1"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "0"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "2"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "32"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "24"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "0"
        SKL_TKN_CFG_MOD_FMT_ID "0"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "16"
    }

    tuples."uuid.in_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "49"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }
}

SectionData."hdmi3_pt_out cpr 17" {

    tuples [
        "hdmi3_pt_out cpr 17"
    ]
}

SectionWidget."hdmi3_pt_out cpr 17" {
    index "0"
    type "pga"
    no_pm "true"
    subseq "10"
    event_type "4"
    event_flags "9"

    data [
        "hdmi3_pt_out cpr 17 num_desc"
        "hdmi3_pt_out cpr 17_size_desc"
        "hdmi3_pt_out cpr 17"
    ]
}

SectionWidget."iDisp3_out" {
    index "0"
    type "aif_out"
    no_pm "true"
}

SectionVendorTuples."mch_cap_in cpr 8 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."mch_cap_in cpr 8 num_desc" {

    tuples [
        "mch_cap_in cpr 8 num_desc"
    ]
}

SectionVendorTuples."mch_cap_in cpr 8_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "500"
    }
}

SectionData."mch_cap_in cpr 8_size_desc" {

    tuples [
        "mch_cap_in cpr 8_size_desc"
    ]
}

SectionVendorTuples."mch_cap_in cpr 8" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "1"
        SKL_TKN_U8_DYN_OUT_PIN "0"
        SKL_TKN_U8_TIME_SLOT "1"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "1"
        SKL_TKN_U8_CONN_TYPE "0"
        SKL_TKN_U8_HW_CONN_TYPE "2"
        SKL_TKN_U8_DEV_TYPE "2"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "8"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "0"
        SKL_TKN_U32_PARAMS_FIXUP "0"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "5"
        SKL_TKN_U32_PIPE_CONN_TYPE "1"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "1"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "2"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "4"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "4"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "4"
        SKL_TKN_CFG_MOD_FMT_ID "3"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "9"
    }

    tuples."uuid.out_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_1" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_2" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "49"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_3" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }
}

SectionData."mch_cap_in cpr 8" {

    tuples [
        "mch_cap_in cpr 8"
    ]
}

SectionWidget."mch_cap_in cpr 8" {
    index "0"
    type "mixer"
    no_pm "true"
    event_type "3"
    event_flags "9"

    data [
        "mch_cap_in cpr 8 num_desc"
        "mch_cap_in cpr 8_size_desc"
        "mch_cap_in cpr 8"
    ]
}

SectionVendorTuples."mch_cap_in cpr 9 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."mch_cap_in cpr 9 num_desc" {

    tuples [
        "mch_cap_in cpr 9 num_desc"
    ]
}

SectionVendorTuples."mch_cap_in cpr 9_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "440"
    }
}

SectionData."mch_cap_in cpr 9_size_desc" {

    tuples [
        "mch_cap_in cpr 9_size_desc"
    ]
}

SectionVendorTuples."mch_cap_in cpr 9" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "0"
        SKL_TKN_U8_DYN_OUT_PIN "1"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "1"
        SKL_TKN_U8_CONN_TYPE "0"
        SKL_TKN_U8_HW_CONN_TYPE "2"
        SKL_TKN_U8_DEV_TYPE "5"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "9"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "4294967295"
        SKL_TKN_U32_PARAMS_FIXUP "4"
        SKL_TKN_U32_CONVERTER "1"
        SKL_TKN_U32_PIPE_ID "5"
        SKL_TKN_U32_PIPE_CONN_TYPE "1"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "1"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "2"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "4"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "4"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "0"
        SKL_TKN_CFG_MOD_FMT_ID "4"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "8"
    }

    tuples."uuid.in_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "49"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }
}

SectionData."mch_cap_in cpr 9" {

    tuples [
        "mch_cap_in cpr 9"
    ]
}

SectionWidget."mch_cap_in cpr 9" {
    index "0"
    type "pga"
    no_pm "true"
    subseq "10"
    event_type "4"
    event_flags "9"

    data [
        "mch_cap_in cpr 9 num_desc"
        "mch_cap_in cpr 9_size_desc"
        "mch_cap_in cpr 9"
    ]
}

SectionWidget."codec1_in" {
    index "0"
    type "aif_in"
    no_pm "true"
}

SectionVendorTuples."codec0_fb_in cpr 19 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."codec0_fb_in cpr 19 num_desc" {

    tuples [
        "codec0_fb_in cpr 19 num_desc"
    ]
}

SectionVendorTuples."codec0_fb_in cpr 19_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "500"
    }
}

SectionData."codec0_fb_in cpr 19_size_desc" {

    tuples [
        "codec0_fb_in cpr 19_size_desc"
    ]
}

SectionVendorTuples."codec0_fb_in cpr 19" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "1"
        SKL_TKN_U8_DYN_OUT_PIN "0"
        SKL_TKN_U8_TIME_SLOT "2"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "1"
        SKL_TKN_U8_CONN_TYPE "0"
        SKL_TKN_U8_HW_CONN_TYPE "2"
        SKL_TKN_U8_DEV_TYPE "2"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "19"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "0"
        SKL_TKN_U32_PARAMS_FIXUP "0"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "11"
        SKL_TKN_U32_PIPE_CONN_TYPE "0"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "1"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "2"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "4"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "4"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "4"
        SKL_TKN_CFG_MOD_FMT_ID "5"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "20"
    }

    tuples."uuid.out_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_1" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_2" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "49"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_3" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }
}

SectionData."codec0_fb_in cpr 19" {

    tuples [
        "codec0_fb_in cpr 19"
    ]
}

SectionWidget."codec0_fb_in cpr 19" {
    index "0"
    type "mixer"
    no_pm "true"
    subseq "5"
    event_type "3"
    event_flags "9"

    data [
        "codec0_fb_in cpr 19 num_desc"
        "codec0_fb_in cpr 19_size_desc"
        "codec0_fb_in cpr 19"
    ]
}

SectionVendorTuples."codec0_fb_in cpr 20 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."codec0_fb_in cpr 20 num_desc" {

    tuples [
        "codec0_fb_in cpr 20 num_desc"
    ]
}

SectionVendorTuples."codec0_fb_in cpr 20_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "520"
    }
}

SectionData."codec0_fb_in cpr 20_size_desc" {

    tuples [
        "codec0_fb_in cpr 20_size_desc"
    ]
}

SectionVendorTuples."codec0_fb_in cpr 20" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "0"
        SKL_TKN_U8_DYN_OUT_PIN "0"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "1"
        SKL_TKN_U8_CONN_TYPE "0"
        SKL_TKN_U8_HW_CONN_TYPE "2"
        SKL_TKN_U8_DEV_TYPE "6"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "20"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "4294967295"
        SKL_TKN_U32_PARAMS_FIXUP "0"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "11"
        SKL_TKN_U32_PIPE_CONN_TYPE "0"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "1"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "2"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "4"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "4"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "0"
        SKL_TKN_CFG_MOD_FMT_ID "4"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "19"
    }

    tuples."uuid.in_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "4097"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_0" {
        SKL_TKN_UUID "243, 97, 80, 199, 178, 242, 204, 77, 143, 159, 130, 171, 180, 19, 30, 102"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_1" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_2" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "49"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_3" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }
}

SectionData."codec0_fb_in cpr 20" {

    tuples [
        "codec0_fb_in cpr 20"
    ]
}

SectionWidget."codec0_fb_in cpr 20" {
    index "0"
    type "pga"
    no_pm "true"
    subseq "5"
    event_type "4"

    data [
        "codec0_fb_in cpr 20 num_desc"
        "codec0_fb_in cpr 20_size_desc"
        "codec0_fb_in cpr 20"
    ]
}

SectionWidget."codec0_fb_in" {
    index "0"
    type "aif_in"
    no_pm "true"
}

SectionVendorTuples."echo_ref_out cpr 6 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."echo_ref_out cpr 6 num_desc" {

    tuples [
        "echo_ref_out cpr 6 num_desc"
    ]
}

SectionVendorTuples."echo_ref_out cpr 6_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "520"
    }
}

SectionData."echo_ref_out cpr 6_size_desc" {

    tuples [
        "echo_ref_out cpr 6_size_desc"
    ]
}

SectionVendorTuples."echo_ref_out cpr 6" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "0"
        SKL_TKN_U8_DYN_OUT_PIN "0"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "1"
        SKL_TKN_U8_CONN_TYPE "0"
        SKL_TKN_U8_HW_CONN_TYPE "2"
        SKL_TKN_U8_DEV_TYPE "6"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "6"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "4294967295"
        SKL_TKN_U32_PARAMS_FIXUP "0"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "4"
        SKL_TKN_U32_PIPE_CONN_TYPE "1"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "1"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "2"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "2"
        SKL_TKN_CFG_MOD_FMT_ID "2"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "1"
    }

    tuples."uuid.in_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "7"
    }

    tuples."uuid.out_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_1" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_2" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }

    tuples."word.out_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "49"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."uuid.out_pin_3" {
        SKL_TKN_UUID "0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"
    }
}

SectionData."echo_ref_out cpr 6" {

    tuples [
        "echo_ref_out cpr 6"
    ]
}

SectionWidget."echo_ref_out cpr 6" {
    index "0"
    type "mixer"
    no_pm "true"
    event_type "3"
    event_flags "9"

    data [
        "echo_ref_out cpr 6 num_desc"
        "echo_ref_out cpr 6_size_desc"
        "echo_ref_out cpr 6"
    ]
}

SectionVendorTuples."echo_ref_out cpr 7 num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "1"
    }
}

SectionData."echo_ref_out cpr 7 num_desc" {

    tuples [
        "echo_ref_out cpr 7 num_desc"
    ]
}

SectionVendorTuples."echo_ref_out cpr 7_size_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_block_type" {
        SKL_TKN_U8_BLOCK_TYPE "0"
    }

    tuples."short.u16_size_desc" {
        SKL_TKN_U16_BLOCK_SIZE "440"
    }
}

SectionData."echo_ref_out cpr 7_size_desc" {

    tuples [
        "echo_ref_out cpr 7_size_desc"
    ]
}

SectionVendorTuples."echo_ref_out cpr 7" {
    tokens "skl_tokens"

    tuples."uuid" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."byte.u8_data" {
        SKL_TKN_U8_IN_PIN_TYPE "0"
        SKL_TKN_U8_OUT_PIN_TYPE "0"
        SKL_TKN_U8_DYN_IN_PIN "0"
        SKL_TKN_U8_DYN_OUT_PIN "1"
        SKL_TKN_U8_TIME_SLOT "0"
        SKL_TKN_U8_CORE_ID "0"
        SKL_TKN_U8_MODULE_TYPE "1"
        SKL_TKN_U8_CONN_TYPE "0"
        SKL_TKN_U8_HW_CONN_TYPE "2"
        SKL_TKN_U8_DEV_TYPE "5"
    }

    tuples."short.u16_data" {
        SKL_TKN_U16_MOD_INST_ID "7"
    }

    tuples."word.u32_data" {
        SKL_TKN_U32_VBUS_ID "4294967295"
        SKL_TKN_U32_PARAMS_FIXUP "0"
        SKL_TKN_U32_CONVERTER "0"
        SKL_TKN_U32_PIPE_ID "4"
        SKL_TKN_U32_PIPE_CONN_TYPE "1"
        SKL_TKN_U32_PIPE_PRIORITY "0"
        SKL_TKN_U32_PMODE "0"
        SKL_TKN_U32_D0I3_CAPS "0"
        SKL_TKN_U32_PROC_DOMAIN "0"
        SKL_TKN_U32_PIPE_DIRECTION "1"
        SKL_TKN_U32_NUM_CONFIGS "1"
        SKL_TKN_U32_DMA_BUF_SIZE "2"
    }

    tuples."word._pipe_0" {
        SKL_TKN_U32_PIPE_CONFIG_ID "0"
        SKL_TKN_U32_PATH_MEM_PGS "2"
    }

    tuples."word._pipe_u32_cfg_in_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_in_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."word._pipe_u32_cfg_out_fmt_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_CFG_FREQ "48000"
    }

    tuples."word._pipe_u8_cfg_out_fmt_0" {
        SKL_TKN_U8_CFG_BPS "16"
        SKL_TKN_U8_CFG_CHAN "2"
    }

    tuples."short.u16_pipe_mod_cfg_0" {
        SKL_TKN_CFG_MOD_RES_ID "2"
        SKL_TKN_CFG_MOD_FMT_ID "2"
    }

    tuples."word.in_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "0"
        SKL_TKN_U32_PIN_MOD_ID "3"
        SKL_TKN_U32_PIN_INST_ID "6"
    }

    tuples."uuid.in_pin_0" {
        SKL_TKN_UUID "131, 12, 160, 155, 18, 202, 131, 74, 148, 60, 31, 162, 232, 47, 157, 218"
    }

    tuples."word.out_pin_0" {
        SKL_TKN_U32_DIR_PIN_COUNT "1"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_1" {
        SKL_TKN_U32_DIR_PIN_COUNT "17"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_2" {
        SKL_TKN_U32_DIR_PIN_COUNT "33"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }

    tuples."word.out_pin_3" {
        SKL_TKN_U32_DIR_PIN_COUNT "49"
        SKL_TKN_U32_PIN_MOD_ID "0"
        SKL_TKN_U32_PIN_INST_ID "0"
    }
}

SectionData."echo_ref_out cpr 7" {

    tuples [
        "echo_ref_out cpr 7"
    ]
}

SectionWidget."echo_ref_out cpr 7" {
    index "0"
    type "pga"
    no_pm "true"
    subseq "10"
    event_type "4"
    event_flags "9"

    data [
        "echo_ref_out cpr 7 num_desc"
        "echo_ref_out cpr 7_size_desc"
        "echo_ref_out cpr 7"
    ]
}

SectionControlMixer."hs_pb_in mi Switch" {
    max "1"
    invert "false"
    index "0"

    channel."fl" {
        reg "-1"
        shift "0"
    }

    channel."fr" {
        reg "-1"
        shift "0"
    }

    ops."ctl" {
        get "64"
        put "64"
        info "1"
    }
}

SectionControlMixer."Switch" {
    max "1"
    invert "false"
    index "0"

    channel."fl" {
        reg "-1"
        shift "0"
    }

    channel."fr" {
        reg "-1"
        shift "0"
    }

    ops."ctl" {
        get "64"
        put "64"
        info "1"
    }
}

SectionWidget."codec0_iv_in" {
    index "0"
    type "switch"
    no_pm "true"

    mixer [
        "Switch"
    ]
}

SectionGraph."Pipeline 1 Graph" {
    index "0"

    lines [
        "hs_pb_in cpr 2, , Headset Playback"
        "hs_pb_in mi, , hs_pb_in cpr 2"
        "codec1_out cpr 3, , codec1_out mo"
        "codec1_out, , codec1_out cpr 3"
        "spk_pb_in cpr 0, , System Playback"
        "spk_pb_in dsm 0, , spk_pb_in cpr 0"
        "spk_pb_in cpr 1, , spk_pb_in dsm 0"
        "spk_out, , spk_pb_in cpr 1"
        "hs_cap_out cpr 4, , hs_in"
        "hs_cap_out cpr 5, , hs_cap_out cpr 4"
        "System Capture, , hs_cap_out cpr 5"
        "hdmi1_pt_out cpr 12, , HDMI1 Playback"
        "hdmi1_pt_out cpr 13, , hdmi1_pt_out cpr 12"
        "iDisp1_out, , hdmi1_pt_out cpr 13"
        "hdmi2_pt_out cpr 14, , HDMI2 Playback"
        "hdmi2_pt_out cpr 15, , hdmi2_pt_out cpr 14"
        "iDisp2_out, , hdmi2_pt_out cpr 15"
        "hdmi3_pt_out cpr 16, , HDMI3 Playback"
        "hdmi3_pt_out cpr 17, , hdmi3_pt_out cpr 16"
        "iDisp3_out, , hdmi3_pt_out cpr 17"
        "mch_cap_in cpr 8, , codec1_in"
        "mch_cap_in cpr 9, , mch_cap_in cpr 8"
        "DMIC Capture, , mch_cap_in cpr 9"
        "codec0_fb_in cpr 19, , codec0_fb_in"
        "codec0_fb_in cpr 20, , codec0_fb_in cpr 19"
        "echo_ref_out cpr 7, , echo_ref_out cpr 6"
        "AEC Capture, , echo_ref_out cpr 7"
        "codec1_out mo, hs_pb_in mi Switch, hs_pb_in mi"
        "spk_pb_in dsm 0, , codec0_iv_in"
        "codec0_iv_in, Switch, codec0_fb_in cpr 20"
        "echo_ref_out cpr 6, , spk_pb_in cpr 1"
    ]
}

SectionVendorTuples."manifest_data num_desc" {
    tokens "skl_tokens"

    tuples."byte.u8_num_blocks" {
        SKL_TKN_U8_NUM_BLOCKS "2"
    }
}

SectionData."manifest_data num_desc" {

    tuples [
        "manifest_data num_desc"
    ]
}

SectionManifest."manifest_data" {

    data [
        "manifest_data num_desc"
        "lib_data_size_desc"
        "lib_data"
        "mod_type_data_size_desc"
        "mod_type_data"
    ]
}
