#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Mar 29 14:06:57 2025
# Process ID: 10580
# Current directory: D:/Programs/Workspace/Xilinx_Prj/PL_CNN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10140 D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.xpr
# Log file: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/vivado.log
# Journal file: D:/Programs/Workspace/Xilinx_Prj/PL_CNN\vivado.jou
# Running On: LAPTOP-DUUNQKAE, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ip_repo/pool_data_wr_1_0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/ip_repo/pool_data_wr_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ip_repo/cycle_num_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3024.039 ; gain = 261.992
open_bd_design {D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
Reading block design file <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_150M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:5.0 - v_vid_in_axi4s_0
Adding component instance block -- alientek.com:user:ov5640_capture_data:1.0 - ov5640_capture_data_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:module_ref:show_num:1.0 - show_num_0
Adding component instance block -- xilinx.com:user:cycle_num:1.0 - cycle_num_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:border_adder:1.0 - border_adder_0
Adding component instance block -- xilinx.com:module_ref:binarizer:1.0 - binarizer_0
Successfully read diagram <ZYNQ_CORE> from block design file <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd>
update_compile_order -fileset sources_1
create_peripheral xilinx.com user pool_data_tr 1.0 -dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ip_repo
add_peripheral_interface M00_AXI -interface_mode master -axi_type lite [ipx::find_open_core xilinx.com:user:pool_data_tr:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:pool_data_tr:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:pool_data_tr:1.0]
set_property  ip_repo_paths  {D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ip_repo/pool_data_tr_1_0 D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ip_repo/pool_data_wr_1_0 D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi D:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ip_repo/cycle_num_1_0 D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/ip_repo/pool_data_tr_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/ip_repo/pool_data_wr_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ip_repo/cycle_num_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
ipx::edit_ip_in_project -upgrade true -name edit_pool_data_tr_v1_0 -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ip_repo d:/Programs/Workspace/Xilinx_Prj/PL_CNN/ip_repo/pool_data_tr_1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/ip_repo/pool_data_tr_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/ip_repo/pool_data_wr_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ip_repo/cycle_num_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_1
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_cells blk_mem_gen_1]
set_property  ip_repo_paths  {d:/Programs/Workspace/Xilinx_Prj/PL_CNN/ip_repo/pool_data_tr_1_0 d:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi d:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ip_repo/cycle_num_1_0 d:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/ip_repo/pool_data_tr_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ip_repo/cycle_num_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_1
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.EN_SAFETY_CKT {false} \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
] [get_bd_cells blk_mem_gen_1]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property location {4 848 287} [get_bd_cells blk_mem_gen_1]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close [ open D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v w ]
add_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/pool_layer_tb.v w ]
add_files -fileset sim_1 D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/pool_layer_tb.v
update_compile_order -fileset sim_1
set_property top pool_layer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
save_bd_design
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pool_layer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pool_layer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/ZYNQ_CORE_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/six.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_b_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_b.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w0_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h0.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w1_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h1.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w2_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h2.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h3.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w4_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h4.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w3_ip.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_blk_mem_gen_1_0/ZYNQ_CORE_blk_mem_gen_1_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_14 -L processing_system7_vip_v1_0_16 -L xilinx_vip -prj pool_layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/pool_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/pool_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj pool_layer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pool_layer_tb_behav xil_defaultlib.pool_layer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pool_layer_tb_behav xil_defaultlib.pool_layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.pool_layer
Compiling module xil_defaultlib.pool_layer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pool_layer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3236.422 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pool_layer_tb_behav -key {Behavioral:sim_1:Functional:pool_layer_tb} -tclbatch {pool_layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pool_layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pool_layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 3306.477 ; gain = 70.055
set_property  ip_repo_paths  {d:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi d:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ip_repo/cycle_num_1_0 d:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ip_repo/cycle_num_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/bram_wr_ctrl_tb.v w ]
add_files -fileset sim_1 D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/bram_wr_ctrl_tb.v
update_compile_order -fileset sim_1
set_property top bram_wr_ctrl_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bram_wr_ctrl_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_wr_ctrl_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/ZYNQ_CORE_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/six.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_b_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_b.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w0_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h0.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w1_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h1.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w2_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h2.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h3.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w4_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h4.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w3_ip.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_blk_mem_gen_1_0/ZYNQ_CORE_blk_mem_gen_1_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_14 -L processing_system7_vip_v1_0_16 -L xilinx_vip -prj bram_wr_ctrl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_wr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/bram_wr_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_wr_ctrl_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_wr_ctrl_tb_behav xil_defaultlib.bram_wr_ctrl_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_wr_ctrl_tb_behav xil_defaultlib.bram_wr_ctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bram_wr_ctrl
Compiling module xil_defaultlib.bram_wr_ctrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_wr_ctrl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bram_wr_ctrl_tb_behav -key {Behavioral:sim_1:Functional:bram_wr_ctrl_tb} -tclbatch {bram_wr_ctrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bram_wr_ctrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bram_wr_ctrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3861.012 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'bram_wr_ctrl_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_wr_ctrl_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/ZYNQ_CORE_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/six.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_b_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_b.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w0_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h0.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w1_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h1.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w2_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h2.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h3.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w4_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h4.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w3_ip.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_blk_mem_gen_1_0/ZYNQ_CORE_blk_mem_gen_1_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_14 -L processing_system7_vip_v1_0_16 -L xilinx_vip -prj bram_wr_ctrl_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'bram_wr_ctrl_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_wr_ctrl_tb_behav xil_defaultlib.bram_wr_ctrl_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_wr_ctrl_tb_behav xil_defaultlib.bram_wr_ctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4515.910 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/bram_wr_ctrl_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/bram_wr_ctrl_tb.v
file delete -force D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/bram_wr_ctrl_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] ZYNQ_CORE_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] ZYNQ_CORE_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {2 680 266} [get_bd_cells axi_bram_ctrl_0]
set_property CONFIG.SINGLE_PORT_BRAM {1} [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTA]
create_bd_cell -type module -reference cnn_top cnn_top_0
connect_bd_net [get_bd_pins cnn_top_0/bin_data_vld] [get_bd_pins binarizer_0/bin_data_flag]
connect_bd_net [get_bd_pins cnn_top_0/sclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins cnn_top_0/s_rst_n] [get_bd_pins clk_wiz_0/locked]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {6 2101 569} [get_bd_cells xlslice_0]
set_property CONFIG.DIN_WIDTH {24} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins binarizer_0/rgb_data_out] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins cnn_top_0/bin_data]
set_property location {2 723 420} [get_bd_cells cnn_top_0]
connect_bd_net [get_bd_pins blk_mem_gen_1/clkb] [get_bd_pins clk_wiz_0/clk_out1]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/clkb> is being overridden by the user with net </clk_wiz_0_clk_out1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins cnn_top_0/pool_data] [get_bd_pins blk_mem_gen_1/dinb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/dinb> is being overridden by the user with net <cnn_top_0_pool_data>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
delete_bd_objs [get_bd_nets cnn_top_0_pool_data]
create_bd_cell -type module -reference bram_wr_ctrl bram_wr_ctrl_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
connect_bd_net [get_bd_pins bram_wr_ctrl_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins bram_wr_ctrl_0/rstn] [get_bd_pins clk_wiz_0/locked]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_module_reference ZYNQ_CORE_cnn_top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 's_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
Upgrading 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd'
INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_cnn_top_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'sys_start'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'ZYNQ_CORE_cnn_top_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'ZYNQ_CORE_cnn_top_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins cnn_top_0/sys_start] [get_bd_pins bram_wr_ctrl_0/cal_start]
connect_bd_net [get_bd_pins cnn_top_0/pool_data] [get_bd_pins bram_wr_ctrl_0/pool_data]
connect_bd_net [get_bd_pins cnn_top_0/pool_data_vld] [get_bd_pins bram_wr_ctrl_0/pool_data_vld]
connect_bd_net [get_bd_pins bram_wr_ctrl_0/wr_data] [get_bd_pins blk_mem_gen_1/dinb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/dinb> is being overridden by the user with net <bram_wr_ctrl_0_wr_data>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins bram_wr_ctrl_0/wr_addr] [get_bd_pins blk_mem_gen_1/addrb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/addrb> is being overridden by the user with net <bram_wr_ctrl_0_wr_addr>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins bram_wr_ctrl_0/wr_en] [get_bd_pins blk_mem_gen_1/enb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/enb> is being overridden by the user with net <bram_wr_ctrl_0_wr_en>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
expected number but got ""
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.CONST_VAL' method. expected number but got ""
expected number but got ""
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.CONST_VAL' method. expected number but got ""
expected number but got ""
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.CONST_VAL' method. expected number but got ""
set_property -dict [list \
  CONFIG.CONST_VAL {b1111} \
  CONFIG.CONST_WIDTH {4} \
] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_1/web]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/web> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 8K ]>.
set_property range 128K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
save_bd_design
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_module_reference ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd'
INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_bram_wr_ctrl_0_0 to use current project options
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
regenerate_bd_layout
save_bd_design
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
make_wrapper -files [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
reset_run ZYNQ_CORE_xbar_1_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp with file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/synth_1/ZYNQ_CORE_wrapper.dcp
launch_runs synth_1 -jobs 5
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block border_adder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block binarizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cnn_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_wr_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh
Generated Hardware Definition File d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_binarizer_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_blk_mem_gen_1_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_border_adder_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_xbar_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e6136d9902424a98 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_3, cache-ID = e6136d9902424a98; cache size = 3.719 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_binarizer_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_blk_mem_gen_1_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_border_adder_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_xbar_1
[Sat Mar 29 18:12:21 2025] Launched ZYNQ_CORE_xbar_1_synth_1, ZYNQ_CORE_border_adder_0_0_synth_1, ZYNQ_CORE_binarizer_0_0_synth_1, ZYNQ_CORE_auto_pc_2_synth_1, ZYNQ_CORE_auto_pc_0_synth_1, ZYNQ_CORE_auto_pc_1_synth_1, ZYNQ_CORE_blk_mem_gen_1_1_synth_1, ZYNQ_CORE_bram_wr_ctrl_0_0_synth_1, ZYNQ_CORE_cnn_top_0_0_synth_1, ZYNQ_CORE_axi_bram_ctrl_0_0_synth_1...
Run output will be captured here:
ZYNQ_CORE_xbar_1_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_xbar_1_synth_1/runme.log
ZYNQ_CORE_border_adder_0_0_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_border_adder_0_0_synth_1/runme.log
ZYNQ_CORE_binarizer_0_0_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_binarizer_0_0_synth_1/runme.log
ZYNQ_CORE_auto_pc_2_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_auto_pc_2_synth_1/runme.log
ZYNQ_CORE_auto_pc_0_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_auto_pc_0_synth_1/runme.log
ZYNQ_CORE_auto_pc_1_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_auto_pc_1_synth_1/runme.log
ZYNQ_CORE_blk_mem_gen_1_1_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_blk_mem_gen_1_1_synth_1/runme.log
ZYNQ_CORE_bram_wr_ctrl_0_0_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_bram_wr_ctrl_0_0_synth_1/runme.log
ZYNQ_CORE_cnn_top_0_0_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_cnn_top_0_0_synth_1/runme.log
ZYNQ_CORE_axi_bram_ctrl_0_0_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_axi_bram_ctrl_0_0_synth_1/runme.log
[Sat Mar 29 18:12:21 2025] Launched synth_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 4515.910 ; gain = 0.000
launch_runs impl_1 -jobs 20
[Sat Mar 29 18:16:16 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/impl_1/runme.log
set_property offset 0x40000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
regenerate_bd_layout
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
save_bd_design
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
make_wrapper -files [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
make_wrapper -files [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp with file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/synth_1/ZYNQ_CORE_wrapper.dcp
launch_runs synth_1 -jobs 20
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh
Generated Hardware Definition File d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8122dac668118956 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_0, cache-ID = 8122dac668118956; cache size = 8.546 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8122dac668118956 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_1, cache-ID = 8122dac668118956; cache size = 8.546 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5a5dcb1eeb4046c0 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_2, cache-ID = 5a5dcb1eeb4046c0; cache size = 8.546 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e6136d9902424a98 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_3, cache-ID = e6136d9902424a98; cache size = 8.546 MB.
[Sat Mar 29 18:20:18 2025] Launched synth_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4515.910 ; gain = 0.000
launch_runs impl_1 -jobs 20
[Sat Mar 29 18:21:30 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/impl_1/runme.log
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sat Mar 29 18:27:13 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_bram_wr_ctrl.v w ]
add_files -fileset sim_1 D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_bram_wr_ctrl.v
update_compile_order -fileset sim_1
set_property top tb_bram_wr_ctrl [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'fifo_generator_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'mult_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w4_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w3_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w2_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w1_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w0_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_b_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'data_ram_ip'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'ZYNQ_CORE_auto_pc_2' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_bram_wr_ctrl'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_bram_wr_ctrl'...
Generating merged BMM file for the design top 'tb_bram_wr_ctrl'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bram_wr_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/ZYNQ_CORE_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_b_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_b.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w0_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h0.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w1_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h1.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w2_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h2.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w3_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h3.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w4_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h4.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/six.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_14 -L processing_system7_vip_v1_0_16 -L xilinx_vip -prj tb_bram_wr_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_wr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_bram_wr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bram_wr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bram_wr_ctrl
Compiling module xil_defaultlib.tb_bram_wr_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bram_wr_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_bram_wr_ctrl_behav -key {Behavioral:sim_1:Functional:tb_bram_wr_ctrl} -tclbatch {tb_bram_wr_ctrl.tcl} -protoinst "protoinst_files/ZYNQ_CORE.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ZYNQ_CORE.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/ZYNQ_CORE.protoinst for the following reason(s):
There are no instances of module "ZYNQ_CORE" in the design.

Time resolution is 1 ps
source tb_bram_wr_ctrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_bram_wr_ctrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4515.910 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd'
INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_bram_wr_ctrl_0_0 to use current project options
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
make_wrapper -files [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp with file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/synth_1/ZYNQ_CORE_wrapper.dcp
launch_runs synth_1 -jobs 20
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_wr_ctrl_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh
Generated Hardware Definition File d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8122dac668118956 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_0, cache-ID = 8122dac668118956; cache size = 8.546 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8122dac668118956 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_1, cache-ID = 8122dac668118956; cache size = 8.546 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5a5dcb1eeb4046c0 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_2, cache-ID = 5a5dcb1eeb4046c0; cache size = 8.546 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e6136d9902424a98 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_3, cache-ID = e6136d9902424a98; cache size = 8.546 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_bram_wr_ctrl_0_0
[Sat Mar 29 18:44:43 2025] Launched ZYNQ_CORE_bram_wr_ctrl_0_0_synth_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_bram_wr_ctrl_0_0_synth_1/runme.log
[Sat Mar 29 18:44:43 2025] Launched synth_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5586.445 ; gain = 0.000
launch_runs impl_1 -jobs 20
[Sat Mar 29 18:46:09 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sat Mar 29 19:01:28 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:46]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:46]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:57]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:64]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:57]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:64]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:57]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:64]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:57]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:64]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:47]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:47]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:47]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:47]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:47]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:47]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:47]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:47]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:77]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:77]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'nd' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:77]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'nd' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:77]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'nd' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:77]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'nd' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:77]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:77]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:77]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:77]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:77]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:78]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:78]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:78]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:78]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:79]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:79]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:79]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:79]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:79]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:79]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:79]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:79]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:79]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:79]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:79]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:79]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:79]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:79]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:79]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:79]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'pool_data_vld_r1' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:40]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'pool_data_vld_r1' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:40]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'pool_data_vld_r1' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:40]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'pool_data_vld_r1' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:40]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:85]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:85]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:85]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:85]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:86]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:86]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:86]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:86]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:87]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:87]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:87]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:87]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:87]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:87]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:88]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:88]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:88]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:88]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:88]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:88]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:88]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:88]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:88]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:88]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:88]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:88]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:89]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:89]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:91]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:91]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:91]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:91]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:91]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:91]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:91]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:91]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:90]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:90]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:90]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:90]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:90]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:90]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:92]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:92]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:55]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:55]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:55]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:55]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:55]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:55]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:55]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:55]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:55]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:59]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:66]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:73]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:82]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:55]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:59]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:66]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:73]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:82]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:55]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:59]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:66]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:73]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:82]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:55]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:59]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:66]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:73]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:82]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:94]
update_module_reference ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd'
INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_bram_wr_ctrl_0_0 to use current project options
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
validate_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5586.445 ; gain = 0.000
save_bd_design
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_GPIO_WIDTH {1} \
  CONFIG.C_IS_DUAL {0} \
] [get_bd_cells axi_gpio_0]
set_property location {3 659 961} [get_bd_cells axi_gpio_0]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:33]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:33]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:33]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:33]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:52]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:52]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:52]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:52]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:52]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:49]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:49]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:49]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:49]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:52]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:52]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:52]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:52]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:52]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:52]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:52]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:56]
CRITICAL WARNING: [HDL 9-3116] 'wr_addr' is not a type [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:58]
update_module_reference ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd'
INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_bram_wr_ctrl_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pl_ready'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'ZYNQ_CORE_bram_wr_ctrl_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'ZYNQ_CORE_bram_wr_ctrl_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins bram_wr_ctrl_0/pl_ready] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <bram_wr_ctrl_0_pl_ready>. This pin will not be connected as a part of interface connection <GPIO>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
apply_bd_automation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 5586.445 ; gain = 0.000
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
validate_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5586.445 ; gain = 0.000
save_bd_design
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
make_wrapper -files [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
make_wrapper -files [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
reset_run ZYNQ_CORE_xbar_1_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp with file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/synth_1/ZYNQ_CORE_wrapper.dcp
launch_runs synth_1 -jobs 20
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_wr_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh
Generated Hardware Definition File d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_axi_gpio_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_xbar_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8122dac668118956 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_0, cache-ID = 8122dac668118956; cache size = 8.639 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8122dac668118956 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_1, cache-ID = 8122dac668118956; cache size = 8.639 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8122dac668118956 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_2, cache-ID = 8122dac668118956; cache size = 8.639 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5a5dcb1eeb4046c0 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_3, cache-ID = 5a5dcb1eeb4046c0; cache size = 8.639 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e6136d9902424a98 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_4, cache-ID = e6136d9902424a98; cache size = 8.639 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_axi_gpio_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_xbar_1
[Sat Mar 29 23:01:02 2025] Launched ZYNQ_CORE_xbar_1_synth_1, ZYNQ_CORE_bram_wr_ctrl_0_0_synth_1, ZYNQ_CORE_axi_gpio_0_0_synth_1...
Run output will be captured here:
ZYNQ_CORE_xbar_1_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_xbar_1_synth_1/runme.log
ZYNQ_CORE_bram_wr_ctrl_0_0_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_bram_wr_ctrl_0_0_synth_1/runme.log
ZYNQ_CORE_axi_gpio_0_0_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_axi_gpio_0_0_synth_1/runme.log
[Sat Mar 29 23:01:02 2025] Launched synth_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 5586.445 ; gain = 0.000
launch_runs impl_1 -jobs 20
[Sat Mar 29 23:04:34 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sat Mar 29 23:07:53 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'fifo_generator_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'mult_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w4_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w3_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w2_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w1_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w0_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_b_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'data_ram_ip'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'ZYNQ_CORE_auto_pc_4' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_bram_wr_ctrl'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_bram_wr_ctrl'...
Generating merged BMM file for the design top 'tb_bram_wr_ctrl'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bram_wr_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/ZYNQ_CORE_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_b_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_b.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w0_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h0.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w1_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h1.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w2_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h2.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w3_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h3.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w4_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h4.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/six.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_14 -L processing_system7_vip_v1_0_16 -L xilinx_vip -prj tb_bram_wr_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_wr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_bram_wr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bram_wr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bram_wr_ctrl
Compiling module xil_defaultlib.tb_bram_wr_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bram_wr_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_bram_wr_ctrl_behav -key {Behavioral:sim_1:Functional:tb_bram_wr_ctrl} -tclbatch {tb_bram_wr_ctrl.tcl} -protoinst "protoinst_files/ZYNQ_CORE.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ZYNQ_CORE.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/ZYNQ_CORE.protoinst for the following reason(s):
There are no instances of module "ZYNQ_CORE" in the design.

Time resolution is 1 ps
source tb_bram_wr_ctrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_bram_wr_ctrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 5586.445 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_bram_wr_ctrl'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_14 -L processing_system7_vip_v1_0_16 -L xilinx_vip -prj tb_bram_wr_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_bram_wr_ctrl'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ZYNQ_CORE.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/ZYNQ_CORE.protoinst for the following reason(s):
There are no instances of module "ZYNQ_CORE" in the design.

Time resolution is 1 ps
run 10 us
run 10 us
run 10 us
run 10 us
$finish called at time : 34617 ns : File "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_bram_wr_ctrl.v" Line 69
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run all
run all
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6042.293 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6042.293 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:01:43 ; elapsed = 00:02:10 . Memory (MB): peak = 6042.293 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:56 . Memory (MB): peak = 6042.293 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 16164 KB (Peak: 16164 KB), Simulation CPU Usage: 15375 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_bram_wr_ctrl'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_14 -L processing_system7_vip_v1_0_16 -L xilinx_vip -prj tb_bram_wr_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_wr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_bram_wr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bram_wr_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_bram_wr_ctrl'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bram_wr_ctrl(TIMER=35000)
Compiling module xil_defaultlib.tb_bram_wr_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bram_wr_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ZYNQ_CORE.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/ZYNQ_CORE.protoinst for the following reason(s):
There are no instances of module "ZYNQ_CORE" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 6042.293 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_bram_wr_ctrl'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_14 -L processing_system7_vip_v1_0_16 -L xilinx_vip -prj tb_bram_wr_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_wr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_bram_wr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bram_wr_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_bram_wr_ctrl'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bram_wr_ctrl(TIMER=35000)
Compiling module xil_defaultlib.tb_bram_wr_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bram_wr_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ZYNQ_CORE.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/ZYNQ_CORE.protoinst for the following reason(s):
There are no instances of module "ZYNQ_CORE" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 6042.293 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
$finish called at time : 104127 ns : File "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_bram_wr_ctrl.v" Line 80
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run all
run: Time (s): cpu = 00:00:51 ; elapsed = 00:01:14 . Memory (MB): peak = 6042.293 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd'
INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_bram_wr_ctrl_0_0 to use current project options
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'fifo_generator_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'mult_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w4_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w3_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w2_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w1_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w0_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_b_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'data_ram_ip'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bram_wr_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/ZYNQ_CORE_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_b_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_b.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w0_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h0.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w1_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h1.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w2_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h2.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w3_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h3.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w4_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h4.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/six.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_14 -L processing_system7_vip_v1_0_16 -L xilinx_vip -prj tb_bram_wr_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_bram_wr_ctrl_behav -key {Behavioral:sim_1:Functional:tb_bram_wr_ctrl} -tclbatch {tb_bram_wr_ctrl.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_bram_wr_ctrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_bram_wr_ctrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6042.293 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_14 -L processing_system7_vip_v1_0_16 -L xilinx_vip -prj tb_bram_wr_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
$finish called at time : 104127 ns : File "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_bram_wr_ctrl.v" Line 80
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 6042.293 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'fifo_generator_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'mult_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w4_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w3_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w2_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w1_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w0_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_b_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'data_ram_ip'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bram_wr_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/ZYNQ_CORE_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_b_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_b.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w0_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h0.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w1_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h1.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w2_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h2.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w3_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h3.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w4_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h4.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/six.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_14 -L processing_system7_vip_v1_0_16 -L xilinx_vip -prj tb_bram_wr_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_wr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_bram_wr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bram_wr_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bram_wr_ctrl(TIMER=100)
Compiling module xil_defaultlib.tb_bram_wr_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bram_wr_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_bram_wr_ctrl_behav -key {Behavioral:sim_1:Functional:tb_bram_wr_ctrl} -tclbatch {tb_bram_wr_ctrl.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_bram_wr_ctrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_bram_wr_ctrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 6042.293 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_14 -L processing_system7_vip_v1_0_16 -L xilinx_vip -prj tb_bram_wr_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run all
$finish called at time : 72627 ns : File "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_bram_wr_ctrl.v" Line 80
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd'
INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_bram_wr_ctrl_0_0 to use current project options
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'fifo_generator_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'mult_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w4_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w3_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w2_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w1_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w0_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_b_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'data_ram_ip'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bram_wr_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/ZYNQ_CORE_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_b_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_b.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w0_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h0.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w1_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h1.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w2_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h2.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w3_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h3.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w4_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h4.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/six.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_14 -L processing_system7_vip_v1_0_16 -L xilinx_vip -prj tb_bram_wr_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_wr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_bram_wr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bram_wr_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bram_wr_ctrl(TIMER=100)
Compiling module xil_defaultlib.tb_bram_wr_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bram_wr_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_bram_wr_ctrl_behav -key {Behavioral:sim_1:Functional:tb_bram_wr_ctrl} -tclbatch {tb_bram_wr_ctrl.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_bram_wr_ctrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_bram_wr_ctrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 6045.895 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_14 -L processing_system7_vip_v1_0_16 -L xilinx_vip -prj tb_bram_wr_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
$finish called at time : 72627 ns : File "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_bram_wr_ctrl.v" Line 80
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd'
INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_bram_wr_ctrl_0_0 to use current project options
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
validate_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 6055.102 ; gain = 0.000
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
regenerate_bd_layout
make_wrapper -files [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp with file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/synth_1/ZYNQ_CORE_wrapper.dcp
make_wrapper -files [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
launch_runs synth_1 -jobs 20
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_wr_ctrl_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh
Generated Hardware Definition File d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8122dac668118956 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_0, cache-ID = 8122dac668118956; cache size = 9.702 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8122dac668118956 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_1, cache-ID = 8122dac668118956; cache size = 9.702 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8122dac668118956 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_2, cache-ID = 8122dac668118956; cache size = 9.702 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5a5dcb1eeb4046c0 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_3, cache-ID = 5a5dcb1eeb4046c0; cache size = 9.702 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e6136d9902424a98 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_4, cache-ID = e6136d9902424a98; cache size = 9.702 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_bram_wr_ctrl_0_0
[Sun Mar 30 13:03:13 2025] Launched ZYNQ_CORE_bram_wr_ctrl_0_0_synth_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_bram_wr_ctrl_0_0_synth_1/runme.log
[Sun Mar 30 13:03:13 2025] Launched synth_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 6055.102 ; gain = 0.000
launch_runs impl_1 -jobs 20
[Sun Mar 30 13:04:58 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/impl_1/runme.log
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:82]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:82]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:82]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:82]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:82]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:82]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:82]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:82]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:83]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:85]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:85]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:85]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v:85]
update_module_reference ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd'
INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_bram_wr_ctrl_0_0 to use current project options
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'fifo_generator_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'mult_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w4_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w3_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w2_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w1_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w0_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_b_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'data_ram_ip'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bram_wr_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/ZYNQ_CORE_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_b_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_b.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w0_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h0.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w1_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h1.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w2_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h2.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w3_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h3.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w4_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h4.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/six.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_14 -L processing_system7_vip_v1_0_16 -L xilinx_vip -prj tb_bram_wr_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/bram_wr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_wr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_bram_wr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bram_wr_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bram_wr_ctrl(TIMER=100)
Compiling module xil_defaultlib.tb_bram_wr_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bram_wr_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_bram_wr_ctrl_behav -key {Behavioral:sim_1:Functional:tb_bram_wr_ctrl} -tclbatch {tb_bram_wr_ctrl.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_bram_wr_ctrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_bram_wr_ctrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 6055.102 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_14 -L processing_system7_vip_v1_0_16 -L xilinx_vip -prj tb_bram_wr_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 6055.102 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
$finish called at time : 72627 ns : File "D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_bram_wr_ctrl.v" Line 80
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
validate_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 6055.102 ; gain = 0.000
save_bd_design
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
make_wrapper -files [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
regenerate_bd_layout
make_wrapper -files [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp with file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/synth_1/ZYNQ_CORE_wrapper.dcp
launch_runs synth_1 -jobs 20
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_wr_ctrl_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh
Generated Hardware Definition File d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8122dac668118956 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_0, cache-ID = 8122dac668118956; cache size = 9.702 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8122dac668118956 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_1, cache-ID = 8122dac668118956; cache size = 9.702 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8122dac668118956 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_2, cache-ID = 8122dac668118956; cache size = 9.702 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5a5dcb1eeb4046c0 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_3, cache-ID = 5a5dcb1eeb4046c0; cache size = 9.702 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e6136d9902424a98 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_4, cache-ID = e6136d9902424a98; cache size = 9.702 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_bram_wr_ctrl_0_0
[Sun Mar 30 13:13:34 2025] Launched ZYNQ_CORE_bram_wr_ctrl_0_0_synth_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_bram_wr_ctrl_0_0_synth_1/runme.log
[Sun Mar 30 13:13:34 2025] Launched synth_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 6055.102 ; gain = 0.000
launch_runs impl_1 -jobs 20
[Sun Mar 30 13:15:01 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Mar 30 13:17:48 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'fifo_generator_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'mult_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w4_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w3_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w2_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w1_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_w0_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rom_b_ip'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci
generate_target Simulation [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'data_ram_ip'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_bram_wr_ctrl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_bram_wr_ctrl'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_bram_wr_ctrl'...
Generating merged BMM file for the design top 'tb_bram_wr_ctrl'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bram_wr_ctrl' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/ZYNQ_CORE_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_b_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_b.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w0_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h0.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w1_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h1.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w2_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h2.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w3_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h3.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/rom_w4_ip.mif'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/param_conv_h4.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/six.coe'
INFO: [SIM-utils-43] Exported 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim/number.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_14 -L processing_system7_vip_v1_0_16 -L xilinx_vip -prj tb_bram_wr_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_wr_ctrl_behav xil_defaultlib.tb_bram_wr_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_bram_wr_ctrl_behav -key {Behavioral:sim_1:Functional:tb_bram_wr_ctrl} -tclbatch {tb_bram_wr_ctrl.tcl} -protoinst "protoinst_files/ZYNQ_CORE.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ZYNQ_CORE.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/ZYNQ_CORE.protoinst for the following reason(s):
There are no instances of module "ZYNQ_CORE" in the design.

Time resolution is 1 ps
source tb_bram_wr_ctrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_bram_wr_ctrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 6055.102 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd'
INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_bram_wr_ctrl_0_0 to use current project options
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
update_module_reference ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd'
INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_bram_wr_ctrl_0_0 to use current project options
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property range 32K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
validate_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 6055.102 ; gain = 0.000
reset_run ZYNQ_CORE_xbar_1_synth_1
reset_run ZYNQ_CORE_blk_mem_gen_1_1_synth_1
reset_run ZYNQ_CORE_axi_bram_ctrl_0_0_synth_1
save_bd_design
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
make_wrapper -files [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(15) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(15) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
make_wrapper -files [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(15) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(15) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp with file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/synth_1/ZYNQ_CORE_wrapper.dcp
launch_runs synth_1 -jobs 20
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(15) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(15) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_wr_ctrl_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh
Generated Hardware Definition File d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_blk_mem_gen_1_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_xbar_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8122dac668118956 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_0, cache-ID = 8122dac668118956; cache size = 9.846 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8122dac668118956 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_1, cache-ID = 8122dac668118956; cache size = 9.846 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8122dac668118956 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/8/1/8122dac668118956/ZYNQ_CORE_auto_pc_0_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_2/ZYNQ_CORE_auto_pc_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_2, cache-ID = 8122dac668118956; cache size = 9.846 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5a5dcb1eeb4046c0 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/5/a/5a5dcb1eeb4046c0/ZYNQ_CORE_auto_pc_2_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_3/ZYNQ_CORE_auto_pc_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_3, cache-ID = 5a5dcb1eeb4046c0; cache size = 9.846 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e6136d9902424a98 to dir: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1.dcp to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_sim_netlist.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_stub.v to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_stub.vhdl to d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_4/ZYNQ_CORE_auto_pc_4_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_4, cache-ID = e6136d9902424a98; cache size = 9.846 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_blk_mem_gen_1_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_bram_wr_ctrl_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_xbar_1
[Sun Mar 30 14:20:30 2025] Launched ZYNQ_CORE_xbar_1_synth_1, ZYNQ_CORE_blk_mem_gen_1_1_synth_1, ZYNQ_CORE_axi_bram_ctrl_0_0_synth_1, ZYNQ_CORE_bram_wr_ctrl_0_0_synth_1...
Run output will be captured here:
ZYNQ_CORE_xbar_1_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_xbar_1_synth_1/runme.log
ZYNQ_CORE_blk_mem_gen_1_1_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_blk_mem_gen_1_1_synth_1/runme.log
ZYNQ_CORE_axi_bram_ctrl_0_0_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_axi_bram_ctrl_0_0_synth_1/runme.log
ZYNQ_CORE_bram_wr_ctrl_0_0_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_bram_wr_ctrl_0_0_synth_1/runme.log
[Sun Mar 30 14:20:30 2025] Launched synth_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 6055.102 ; gain = 0.000
launch_runs impl_1 -jobs 20
[Sun Mar 30 14:22:11 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.387 . Memory (MB): peak = 6055.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1366 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Common 17-344] 'open_run' was cancelled
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Mar 30 14:31:28 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 30 14:47:38 2025...
