/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire [9:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [13:0] celloutsig_1_16z;
  wire [18:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = ~(celloutsig_1_0z & celloutsig_1_7z);
  assign celloutsig_0_4z = ~(celloutsig_0_3z[4] & celloutsig_0_1z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[8] & celloutsig_0_0z[2]);
  assign celloutsig_0_15z = ~celloutsig_0_11z[4];
  assign celloutsig_0_2z = ~celloutsig_0_1z;
  assign celloutsig_1_9z = ~celloutsig_1_12z;
  assign celloutsig_1_13z = ~celloutsig_1_6z;
  assign celloutsig_1_19z = ~((_00_ | celloutsig_1_2z) & celloutsig_1_7z);
  assign celloutsig_0_5z = ~((celloutsig_0_1z | celloutsig_0_2z) & in_data[13]);
  assign celloutsig_0_6z = ~((celloutsig_0_3z[5] | celloutsig_0_2z) & celloutsig_0_5z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_12z) & in_data[123]);
  assign celloutsig_1_6z = ~((celloutsig_1_5z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_7z = ~((celloutsig_1_3z | celloutsig_1_6z) & celloutsig_1_2z);
  assign celloutsig_1_8z = ~((celloutsig_1_0z | celloutsig_1_12z) & celloutsig_1_7z);
  reg [11:0] _16_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 12'h000;
    else _16_ <= { celloutsig_0_10z[5], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_15z };
  assign out_data[11:0] = _16_;
  reg [11:0] _17_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 12'h000;
    else _17_ <= in_data[107:96];
  assign { _01_[11:2], _00_, _01_[0] } = _17_;
  assign celloutsig_1_15z = { _01_[10:8], celloutsig_1_2z, celloutsig_1_2z } >= in_data[104:100];
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z } >= { in_data[79:73], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[185:181] >= in_data[146:142];
  assign celloutsig_1_12z = in_data[112:109] >= in_data[189:186];
  assign celloutsig_1_3z = in_data[174:161] >= in_data[171:158];
  assign celloutsig_1_5z = { _01_[3:2], _00_, celloutsig_1_2z, celloutsig_1_2z } >= _01_[11:7];
  assign celloutsig_1_10z = { in_data[182:165], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_12z } >= { _01_[11:2], _00_, _01_[0], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_0z = in_data[16:7] % { 1'h1, in_data[29:21] };
  assign celloutsig_1_16z = { in_data[182:174], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_12z } % { 1'h1, celloutsig_1_11z[0], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_13z } % { 1'h1, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_9z = { in_data[81:71], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z } % { 1'h1, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_10z = { in_data[23:12], celloutsig_0_1z, celloutsig_0_6z } % { 1'h1, celloutsig_0_9z[10:2], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_11z = celloutsig_0_9z[6:1] % { 1'h1, celloutsig_0_10z[11:9], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_12z = celloutsig_0_10z[9:6] % { 1'h1, celloutsig_0_10z[7:6], celloutsig_0_2z };
  assign celloutsig_0_14z = celloutsig_0_11z[3:0] % { 1'h1, celloutsig_0_12z[1:0], celloutsig_0_2z };
  assign celloutsig_0_16z = { in_data[59:52], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_5z } % { 1'h1, in_data[23:11] };
  assign celloutsig_0_3z = celloutsig_0_0z[9:4] % { 1'h1, in_data[67:65], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_11z = { _01_[4], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_3z } % { 1'h1, celloutsig_1_5z, celloutsig_1_10z, in_data[96] };
  assign _01_[1] = _00_;
  assign { out_data[146:128], out_data[96], out_data[45:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z };
endmodule
