verilog xil_defaultlib --include "../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_0_1/sim/design_1_axis_data_fifo_0_1.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_0_2/sim/design_1_axis_data_fifo_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_Out_0/sim/design_1_axis_data_fifo_Out_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
