

================================================================
== Vitis HLS Report for 'task4_intra'
================================================================
* Date:           Thu Dec  5 15:17:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  2.976 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  40.905 ns|  40.905 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    40|     2455|     1880|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      176|    -|
|Register             |        -|     -|      715|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    40|     3170|     2058|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U4947  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U4948  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U4949  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U4950  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U4951  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  220|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4952   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4953   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4954   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4955   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4956   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4957   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4958   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4959   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4960   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4961   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|  40| 2455| 1880|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |alpha_blk_n      |   9|          2|    1|          2|
    |ap_NS_fsm        |  59|         11|    1|         11|
    |ap_done          |   9|          2|    1|          2|
    |beta_blk_n       |   9|          2|    1|          2|
    |tmp_0_val_blk_n  |   9|          2|    1|          2|
    |tmp_1_val_blk_n  |   9|          2|    1|          2|
    |tmp_2_val_blk_n  |   9|          2|    1|          2|
    |tmp_3_val_blk_n  |   9|          2|    1|          2|
    |tmp_4_val_blk_n  |   9|          2|    1|          2|
    |y_0_out          |   9|          2|   32|         64|
    |y_1_out          |   9|          2|   32|         64|
    |y_2_out          |   9|          2|   32|         64|
    |y_3_out          |   9|          2|   32|         64|
    |y_4_out          |   9|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 176|         37|  169|        347|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |alpha_read_reg_287      |  32|   0|   32|          0|
    |ap_CS_fsm               |  10|   0|   10|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |beta_read_reg_278       |  32|   0|   32|          0|
    |mul1_1_reg_326          |  32|   0|   32|          0|
    |mul1_2_reg_331          |  32|   0|   32|          0|
    |mul1_3_reg_336          |  32|   0|   32|          0|
    |mul1_4_reg_341          |  32|   0|   32|          0|
    |mul1_reg_296            |  32|   0|   32|          0|
    |mul4_1_reg_306          |  32|   0|   32|          0|
    |mul4_2_reg_311          |  32|   0|   32|          0|
    |mul4_3_reg_316          |  32|   0|   32|          0|
    |mul4_4_reg_321          |  32|   0|   32|          0|
    |mul4_reg_301            |  32|   0|   32|          0|
    |tmp_0_val_read_reg_273  |  32|   0|   32|          0|
    |tmp_1_val_read_reg_268  |  32|   0|   32|          0|
    |tmp_2_val_read_reg_263  |  32|   0|   32|          0|
    |tmp_3_val_read_reg_258  |  32|   0|   32|          0|
    |tmp_4_val_read_reg_253  |  32|   0|   32|          0|
    |y_0_out_preg            |  32|   0|   32|          0|
    |y_1_out_preg            |  32|   0|   32|          0|
    |y_2_out_preg            |  32|   0|   32|          0|
    |y_3_out_preg            |  32|   0|   32|          0|
    |y_4_out_preg            |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 715|   0|  715|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|   task4_intra|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|   task4_intra|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|   task4_intra|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|   task4_intra|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|   task4_intra|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|   task4_intra|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|   task4_intra|  return value|
|alpha_dout                |   in|   32|     ap_fifo|         alpha|       pointer|
|alpha_num_data_valid      |   in|    3|     ap_fifo|         alpha|       pointer|
|alpha_fifo_cap            |   in|    3|     ap_fifo|         alpha|       pointer|
|alpha_empty_n             |   in|    1|     ap_fifo|         alpha|       pointer|
|alpha_read                |  out|    1|     ap_fifo|         alpha|       pointer|
|beta_dout                 |   in|   32|     ap_fifo|          beta|       pointer|
|beta_num_data_valid       |   in|    3|     ap_fifo|          beta|       pointer|
|beta_fifo_cap             |   in|    3|     ap_fifo|          beta|       pointer|
|beta_empty_n              |   in|    1|     ap_fifo|          beta|       pointer|
|beta_read                 |  out|    1|     ap_fifo|          beta|       pointer|
|p_read                    |   in|   32|     ap_none|        p_read|        scalar|
|y_0_out                   |  out|   32|      ap_vld|       y_0_out|       pointer|
|y_0_out_ap_vld            |  out|    1|      ap_vld|       y_0_out|       pointer|
|p_read1                   |   in|   32|     ap_none|       p_read1|        scalar|
|y_1_out                   |  out|   32|      ap_vld|       y_1_out|       pointer|
|y_1_out_ap_vld            |  out|    1|      ap_vld|       y_1_out|       pointer|
|p_read2                   |   in|   32|     ap_none|       p_read2|        scalar|
|y_2_out                   |  out|   32|      ap_vld|       y_2_out|       pointer|
|y_2_out_ap_vld            |  out|    1|      ap_vld|       y_2_out|       pointer|
|p_read3                   |   in|   32|     ap_none|       p_read3|        scalar|
|y_3_out                   |  out|   32|      ap_vld|       y_3_out|       pointer|
|y_3_out_ap_vld            |  out|    1|      ap_vld|       y_3_out|       pointer|
|p_read4                   |   in|   32|     ap_none|       p_read4|        scalar|
|y_4_out                   |  out|   32|      ap_vld|       y_4_out|       pointer|
|y_4_out_ap_vld            |  out|    1|      ap_vld|       y_4_out|       pointer|
|tmp_0_val_dout            |   in|   32|     ap_fifo|     tmp_0_val|       pointer|
|tmp_0_val_num_data_valid  |   in|    3|     ap_fifo|     tmp_0_val|       pointer|
|tmp_0_val_fifo_cap        |   in|    3|     ap_fifo|     tmp_0_val|       pointer|
|tmp_0_val_empty_n         |   in|    1|     ap_fifo|     tmp_0_val|       pointer|
|tmp_0_val_read            |  out|    1|     ap_fifo|     tmp_0_val|       pointer|
|tmp_1_val_dout            |   in|   32|     ap_fifo|     tmp_1_val|       pointer|
|tmp_1_val_num_data_valid  |   in|    3|     ap_fifo|     tmp_1_val|       pointer|
|tmp_1_val_fifo_cap        |   in|    3|     ap_fifo|     tmp_1_val|       pointer|
|tmp_1_val_empty_n         |   in|    1|     ap_fifo|     tmp_1_val|       pointer|
|tmp_1_val_read            |  out|    1|     ap_fifo|     tmp_1_val|       pointer|
|tmp_2_val_dout            |   in|   32|     ap_fifo|     tmp_2_val|       pointer|
|tmp_2_val_num_data_valid  |   in|    3|     ap_fifo|     tmp_2_val|       pointer|
|tmp_2_val_fifo_cap        |   in|    3|     ap_fifo|     tmp_2_val|       pointer|
|tmp_2_val_empty_n         |   in|    1|     ap_fifo|     tmp_2_val|       pointer|
|tmp_2_val_read            |  out|    1|     ap_fifo|     tmp_2_val|       pointer|
|tmp_3_val_dout            |   in|   32|     ap_fifo|     tmp_3_val|       pointer|
|tmp_3_val_num_data_valid  |   in|    3|     ap_fifo|     tmp_3_val|       pointer|
|tmp_3_val_fifo_cap        |   in|    3|     ap_fifo|     tmp_3_val|       pointer|
|tmp_3_val_empty_n         |   in|    1|     ap_fifo|     tmp_3_val|       pointer|
|tmp_3_val_read            |  out|    1|     ap_fifo|     tmp_3_val|       pointer|
|tmp_4_val_dout            |   in|   32|     ap_fifo|     tmp_4_val|       pointer|
|tmp_4_val_num_data_valid  |   in|    3|     ap_fifo|     tmp_4_val|       pointer|
|tmp_4_val_fifo_cap        |   in|    3|     ap_fifo|     tmp_4_val|       pointer|
|tmp_4_val_empty_n         |   in|    1|     ap_fifo|     tmp_4_val|       pointer|
|tmp_4_val_read            |  out|    1|     ap_fifo|     tmp_4_val|       pointer|
+--------------------------+-----+-----+------------+--------------+--------------+

