$date
	Wed Oct  2 01:04:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FSM_tb $end
$var wire 5 ! data_s [4:0] $end
$var reg 1 " busy $end
$var reg 1 # clk $end
$var reg 5 $ data [4:0] $end
$var reg 1 % reset $end
$var reg 1 & tx $end
$scope module u_FSM $end
$var wire 1 " busy $end
$var wire 1 # clk $end
$var wire 5 ' data [4:0] $end
$var wire 2 ( next_state [1:0] $end
$var wire 1 % rst $end
$var wire 1 & tx $end
$var wire 5 ) data_s [4:0] $end
$var wire 5 * c [4:0] $end
$var wire 1 + b $end
$var wire 1 , a $end
$var parameter 2 - idle $end
$var reg 2 . state [1:0] $end
$scope module u_receiver_state $end
$var wire 1 " busy $end
$var wire 2 / next_state [1:0] $end
$var wire 2 0 state [1:0] $end
$var wire 1 + valid_i $end
$var wire 5 1 data_i [4:0] $end
$var parameter 2 2 valid $end
$var reg 5 3 data_s [4:0] $end
$var reg 2 4 next_state_reg [1:0] $end
$var reg 1 , ready_o $end
$upscope $end
$scope module u_transmission_state $end
$var wire 1 # clk $end
$var wire 5 5 data [4:0] $end
$var wire 2 6 next_state [1:0] $end
$var wire 1 , ready_i $end
$var wire 1 % rst $end
$var wire 2 7 state [1:0] $end
$var wire 1 & tx $end
$var parameter 2 8 TX $end
$var parameter 2 9 idle $end
$var parameter 2 : valid $end
$var reg 5 ; data_o [4:0] $end
$var reg 2 < next_state_reg [1:0] $end
$var reg 1 + valid_o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 :
b0 9
b1 8
b10 2
b0 -
$end
#0
$dumpvars
b1 <
bx ;
b0 7
bx 6
b10 5
bx 4
bx 3
bx 1
b0 0
bx /
b0 .
x,
0+
bx *
bx )
bx (
b10 '
x&
1%
b10 $
1#
x"
bx !
$end
#5
0&
0%
0#
#10
1%
1#
#15
1"
1&
0#
#20
1#
#25
0#
0"
#30
1#
#35
0#
#40
1#
#45
0#
#50
1#
#55
0#
#60
1#
#65
0#
#70
1#
#75
0#
#80
1#
#85
0#
#90
1#
#95
0#
#100
1#
#105
0#
#110
1#
#115
0#
#120
1#
#125
0#
