// Seed: 3743213022
module module_0 #(
    parameter id_1 = 32'd45,
    parameter id_2 = 32'd46
) (
    input logic _id_2
);
  always id_2 = 1'd0;
  assign id_2 = |"";
  always begin
    id_1[id_2[id_1].id_2 : id_1] <= id_2;
  end
endmodule
