@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv4\impl1\source\upravljac.vhd":29:1:29:2|Replicating instance I_upravljac.R_AddrB[1] (in view: work.datapath(x)) with 16 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv4\impl1\source\upravljac.vhd":29:1:29:2|Replicating instance I_upravljac.R_AddrA[0] (in view: work.datapath(x)) with 12 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv4\impl1\source\upravljac.vhd":29:1:29:2|Replicating instance I_upravljac.R_AddrB[0] (in view: work.datapath(x)) with 12 loads 2 times to improve timing.
@N: FX271 :|Replicating instance N_4_0_i (in view: work.datapath(x)) with 4 loads 3 time(s) to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv4\impl1\source\upravljac.vhd":29:1:29:2|Replicating instance I_upravljac.R_AddrA[1] (in view: work.datapath(x)) with 14 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv4\impl1\source\upravljac.vhd":29:1:29:2|Replicating instance I_upravljac.R_keys_last[3] (in view: work.datapath(x)) with 7 loads 1 time to improve timing.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MT611 :|Automatically generated clock upravljac|R_keys_last_derived_clock[3] is not used and is being removed
@N: FX1056 |Writing EDF file: D:\Ivan\Faks\1. Semestar\DigLog\LV4\impl1\lv4_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
