{
  "module_name": "nvmetcp_common.h",
  "hash_id": "77425d0ba971704ac57df78dafd2ecca1f50b9b94ea80771c975ff1fdfa3feba",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/qed/nvmetcp_common.h",
  "human_readable_source": " \n \n\n#ifndef __NVMETCP_COMMON__\n#define __NVMETCP_COMMON__\n\n#include \"tcp_common.h\"\n#include <linux/nvme-tcp.h>\n\n#define NVMETCP_SLOW_PATH_LAYER_CODE (6)\n#define NVMETCP_WQE_NUM_SGES_SLOWIO (0xf)\n\n \nstruct nvmetcp_spe_func_init {\n\t__le16 half_way_close_timeout;\n\tu8 num_sq_pages_in_ring;\n\tu8 num_r2tq_pages_in_ring;\n\tu8 num_uhq_pages_in_ring;\n\tu8 ll2_rx_queue_id;\n\tu8 flags;\n#define NVMETCP_SPE_FUNC_INIT_COUNTERS_EN_MASK 0x1\n#define NVMETCP_SPE_FUNC_INIT_COUNTERS_EN_SHIFT 0\n#define NVMETCP_SPE_FUNC_INIT_NVMETCP_MODE_MASK 0x1\n#define NVMETCP_SPE_FUNC_INIT_NVMETCP_MODE_SHIFT 1\n#define NVMETCP_SPE_FUNC_INIT_RESERVED0_MASK 0x3F\n#define NVMETCP_SPE_FUNC_INIT_RESERVED0_SHIFT 2\n\tu8 debug_flags;\n\t__le16 reserved1;\n\tu8 params;\n#define NVMETCP_SPE_FUNC_INIT_MAX_SYN_RT_MASK\t0xF\n#define NVMETCP_SPE_FUNC_INIT_MAX_SYN_RT_SHIFT\t0\n#define NVMETCP_SPE_FUNC_INIT_RESERVED1_MASK\t0xF\n#define NVMETCP_SPE_FUNC_INIT_RESERVED1_SHIFT\t4\n\tu8 reserved2[5];\n\tstruct scsi_init_func_params func_params;\n\tstruct scsi_init_func_queues q_params;\n};\n\n \nstruct nvmetcp_init_ramrod_params {\n\tstruct nvmetcp_spe_func_init nvmetcp_init_spe;\n\tstruct tcp_init_params tcp_init;\n};\n\n \nenum nvmetcp_ramrod_cmd_id {\n\tNVMETCP_RAMROD_CMD_ID_UNUSED = 0,\n\tNVMETCP_RAMROD_CMD_ID_INIT_FUNC = 1,\n\tNVMETCP_RAMROD_CMD_ID_DESTROY_FUNC = 2,\n\tNVMETCP_RAMROD_CMD_ID_OFFLOAD_CONN = 3,\n\tNVMETCP_RAMROD_CMD_ID_UPDATE_CONN = 4,\n\tNVMETCP_RAMROD_CMD_ID_TERMINATION_CONN = 5,\n\tNVMETCP_RAMROD_CMD_ID_CLEAR_SQ = 6,\n\tMAX_NVMETCP_RAMROD_CMD_ID\n};\n\nstruct nvmetcp_glbl_queue_entry {\n\tstruct regpair cq_pbl_addr;\n\tstruct regpair reserved;\n};\n\n \nenum nvmetcp_eqe_opcode {\n\tNVMETCP_EVENT_TYPE_INIT_FUNC = 0,  \n\tNVMETCP_EVENT_TYPE_DESTROY_FUNC,  \n\tNVMETCP_EVENT_TYPE_OFFLOAD_CONN, \n\tNVMETCP_EVENT_TYPE_UPDATE_CONN,  \n\tNVMETCP_EVENT_TYPE_CLEAR_SQ,  \n\tNVMETCP_EVENT_TYPE_TERMINATE_CONN,  \n\tNVMETCP_EVENT_TYPE_RESERVED0,\n\tNVMETCP_EVENT_TYPE_RESERVED1,\n\tNVMETCP_EVENT_TYPE_ASYN_CONNECT_COMPLETE,  \n\tNVMETCP_EVENT_TYPE_ASYN_TERMINATE_DONE,  \n\tNVMETCP_EVENT_TYPE_START_OF_ERROR_TYPES = 10,  \n\tNVMETCP_EVENT_TYPE_ASYN_ABORT_RCVD,  \n\tNVMETCP_EVENT_TYPE_ASYN_CLOSE_RCVD,  \n\tNVMETCP_EVENT_TYPE_ASYN_SYN_RCVD,  \n\tNVMETCP_EVENT_TYPE_ASYN_MAX_RT_TIME,  \n\tNVMETCP_EVENT_TYPE_ASYN_MAX_RT_CNT,  \n\tNVMETCP_EVENT_TYPE_ASYN_MAX_KA_PROBES_CNT,  \n\tNVMETCP_EVENT_TYPE_ASYN_FIN_WAIT2,  \n\tNVMETCP_EVENT_TYPE_NVMETCP_CONN_ERROR,  \n\tNVMETCP_EVENT_TYPE_TCP_CONN_ERROR,  \n\tMAX_NVMETCP_EQE_OPCODE\n};\n\nstruct nvmetcp_conn_offload_section {\n\tstruct regpair cccid_itid_table_addr;  \n\t__le16 cccid_max_range;  \n\t__le16 reserved[3];\n};\n\n \nstruct nvmetcp_conn_offload_params {\n\tstruct regpair sq_pbl_addr;\n\tstruct regpair r2tq_pbl_addr;\n\tstruct regpair xhq_pbl_addr;\n\tstruct regpair uhq_pbl_addr;\n\t__le16 physical_q0;\n\t__le16 physical_q1;\n\tu8 flags;\n#define NVMETCP_CONN_OFFLOAD_PARAMS_TCP_ON_CHIP_1B_MASK 0x1\n#define NVMETCP_CONN_OFFLOAD_PARAMS_TCP_ON_CHIP_1B_SHIFT 0\n#define NVMETCP_CONN_OFFLOAD_PARAMS_TARGET_MODE_MASK 0x1\n#define NVMETCP_CONN_OFFLOAD_PARAMS_TARGET_MODE_SHIFT 1\n#define NVMETCP_CONN_OFFLOAD_PARAMS_RESTRICTED_MODE_MASK 0x1\n#define NVMETCP_CONN_OFFLOAD_PARAMS_RESTRICTED_MODE_SHIFT 2\n#define NVMETCP_CONN_OFFLOAD_PARAMS_NVMETCP_MODE_MASK 0x1\n#define NVMETCP_CONN_OFFLOAD_PARAMS_NVMETCP_MODE_SHIFT 3\n#define NVMETCP_CONN_OFFLOAD_PARAMS_RESERVED1_MASK 0xF\n#define NVMETCP_CONN_OFFLOAD_PARAMS_RESERVED1_SHIFT 4\n\tu8 default_cq;\n\t__le16 reserved0;\n\t__le32 reserved1;\n\t__le32 initial_ack;\n\n\tstruct nvmetcp_conn_offload_section nvmetcp;  \n};\n\n \nstruct nvmetcp_spe_conn_offload {\n\t__le16 reserved;\n\t__le16 conn_id;\n\t__le32 fw_cid;\n\tstruct nvmetcp_conn_offload_params nvmetcp;\n\tstruct tcp_offload_params_opt2 tcp;\n};\n\n \nstruct nvmetcp_conn_update_ramrod_params {\n\t__le16 reserved0;\n\t__le16 conn_id;\n\t__le32 reserved1;\n\tu8 flags;\n#define NVMETCP_CONN_UPDATE_RAMROD_PARAMS_HD_EN_MASK 0x1\n#define NVMETCP_CONN_UPDATE_RAMROD_PARAMS_HD_EN_SHIFT 0\n#define NVMETCP_CONN_UPDATE_RAMROD_PARAMS_DD_EN_MASK 0x1\n#define NVMETCP_CONN_UPDATE_RAMROD_PARAMS_DD_EN_SHIFT 1\n#define NVMETCP_CONN_UPDATE_RAMROD_PARAMS_RESERVED0_MASK 0x1\n#define NVMETCP_CONN_UPDATE_RAMROD_PARAMS_RESERVED0_SHIFT 2\n#define NVMETCP_CONN_UPDATE_RAMROD_PARAMS_RESERVED1_MASK 0x1\n#define NVMETCP_CONN_UPDATE_RAMROD_PARAMS_RESERVED1_DATA_SHIFT 3\n#define NVMETCP_CONN_UPDATE_RAMROD_PARAMS_RESERVED2_MASK 0x1\n#define NVMETCP_CONN_UPDATE_RAMROD_PARAMS_RESERVED2_SHIFT 4\n#define NVMETCP_CONN_UPDATE_RAMROD_PARAMS_RESERVED3_MASK 0x1\n#define NVMETCP_CONN_UPDATE_RAMROD_PARAMS_RESERVED3_SHIFT 5\n#define NVMETCP_CONN_UPDATE_RAMROD_PARAMS_RESERVED4_MASK 0x1\n#define NVMETCP_CONN_UPDATE_RAMROD_PARAMS_RESERVED4_SHIFT 6\n#define NVMETCP_CONN_UPDATE_RAMROD_PARAMS_RESERVED5_MASK 0x1\n#define NVMETCP_CONN_UPDATE_RAMROD_PARAMS_RESERVED5_SHIFT 7\n\tu8 reserved3[3];\n\t__le32 max_seq_size;\n\t__le32 max_send_pdu_length;\n\t__le32 max_recv_pdu_length;\n\t__le32 first_seq_length;\n\t__le32 reserved4[5];\n};\n\n \nstruct nvmetcp_spe_conn_termination {\n\t__le16 reserved0;\n\t__le16 conn_id;\n\t__le32 reserved1;\n\tu8 abortive;\n\tu8 reserved2[7];\n\tstruct regpair reserved3;\n\tstruct regpair reserved4;\n};\n\nstruct nvmetcp_dif_flags {\n\tu8 flags;\n};\n\nenum nvmetcp_wqe_type {\n\tNVMETCP_WQE_TYPE_NORMAL,\n\tNVMETCP_WQE_TYPE_TASK_CLEANUP,\n\tNVMETCP_WQE_TYPE_MIDDLE_PATH,\n\tNVMETCP_WQE_TYPE_IC,\n\tMAX_NVMETCP_WQE_TYPE\n};\n\nstruct nvmetcp_wqe {\n\t__le16 task_id;\n\tu8 flags;\n#define NVMETCP_WQE_WQE_TYPE_MASK 0x7  \n#define NVMETCP_WQE_WQE_TYPE_SHIFT 0\n#define NVMETCP_WQE_NUM_SGES_MASK 0xF\n#define NVMETCP_WQE_NUM_SGES_SHIFT 3\n#define NVMETCP_WQE_RESPONSE_MASK 0x1\n#define NVMETCP_WQE_RESPONSE_SHIFT 7\n\tstruct nvmetcp_dif_flags prot_flags;\n\t__le32 contlen_cdbsize;\n#define NVMETCP_WQE_CONT_LEN_MASK 0xFFFFFF\n#define NVMETCP_WQE_CONT_LEN_SHIFT 0\n#define NVMETCP_WQE_CDB_SIZE_OR_NVMETCP_CMD_MASK 0xFF\n#define NVMETCP_WQE_CDB_SIZE_OR_NVMETCP_CMD_SHIFT 24\n};\n\nstruct nvmetcp_host_cccid_itid_entry {\n\t__le16 itid;\n};\n\nstruct nvmetcp_connect_done_results {\n\t__le16 icid;\n\t__le16 conn_id;\n\tstruct tcp_ulp_connect_done_params params;\n};\n\nstruct nvmetcp_eqe_data {\n\t__le16 icid;\n\t__le16 conn_id;\n\t__le16 reserved;\n\tu8 error_code;\n\tu8 error_pdu_opcode_reserved;\n#define NVMETCP_EQE_DATA_ERROR_PDU_OPCODE_MASK 0x3F\n#define NVMETCP_EQE_DATA_ERROR_PDU_OPCODE_SHIFT  0\n#define NVMETCP_EQE_DATA_ERROR_PDU_OPCODE_VALID_MASK  0x1\n#define NVMETCP_EQE_DATA_ERROR_PDU_OPCODE_VALID_SHIFT  6\n#define NVMETCP_EQE_DATA_RESERVED0_MASK 0x1\n#define NVMETCP_EQE_DATA_RESERVED0_SHIFT 7\n};\n\nenum nvmetcp_task_type {\n\tNVMETCP_TASK_TYPE_HOST_WRITE,\n\tNVMETCP_TASK_TYPE_HOST_READ,\n\tNVMETCP_TASK_TYPE_INIT_CONN_REQUEST,\n\tNVMETCP_TASK_TYPE_RESERVED0,\n\tNVMETCP_TASK_TYPE_CLEANUP,\n\tNVMETCP_TASK_TYPE_HOST_READ_NO_CQE,\n\tMAX_NVMETCP_TASK_TYPE\n};\n\nstruct nvmetcp_db_data {\n\tu8 params;\n#define NVMETCP_DB_DATA_DEST_MASK 0x3  \n#define NVMETCP_DB_DATA_DEST_SHIFT 0\n#define NVMETCP_DB_DATA_AGG_CMD_MASK 0x3  \n#define NVMETCP_DB_DATA_AGG_CMD_SHIFT 2\n#define NVMETCP_DB_DATA_BYPASS_EN_MASK 0x1  \n#define NVMETCP_DB_DATA_BYPASS_EN_SHIFT 4\n#define NVMETCP_DB_DATA_RESERVED_MASK 0x1\n#define NVMETCP_DB_DATA_RESERVED_SHIFT 5\n#define NVMETCP_DB_DATA_AGG_VAL_SEL_MASK 0x3  \n#define NVMETCP_DB_DATA_AGG_VAL_SEL_SHIFT 6\n\tu8 agg_flags;  \n\t__le16 sq_prod;\n};\n\nstruct nvmetcp_fw_nvmf_cqe {\n\t__le32 reserved[4];\n};\n\nstruct nvmetcp_icresp_mdata {\n\tu8  digest;\n\tu8  cpda;\n\t__le16  pfv;\n\t__le32 maxdata;\n\t__le16 rsvd[4];\n};\n\nunion nvmetcp_fw_cqe_data {\n\tstruct nvmetcp_fw_nvmf_cqe nvme_cqe;\n\tstruct nvmetcp_icresp_mdata icresp_mdata;\n};\n\nstruct nvmetcp_fw_cqe {\n\t__le16 conn_id;\n\tu8 cqe_type;\n\tu8 cqe_error_status_bits;\n#define CQE_ERROR_BITMAP_DIF_ERR_BITS_MASK 0x7\n#define CQE_ERROR_BITMAP_DIF_ERR_BITS_SHIFT 0\n#define CQE_ERROR_BITMAP_DATA_DIGEST_ERR_MASK 0x1\n#define CQE_ERROR_BITMAP_DATA_DIGEST_ERR_SHIFT 3\n#define CQE_ERROR_BITMAP_RCV_ON_INVALID_CONN_MASK 0x1\n#define CQE_ERROR_BITMAP_RCV_ON_INVALID_CONN_SHIFT 4\n\t__le16 itid;\n\tu8 task_type;\n\tu8 fw_dbg_field;\n\tu8 caused_conn_err;\n\tu8 reserved0[3];\n\t__le32 reserved1;\n\tunion nvmetcp_fw_cqe_data cqe_data;\n\tstruct regpair task_opaque;\n\t__le32 reserved[6];\n};\n\nenum nvmetcp_fw_cqes_type {\n\tNVMETCP_FW_CQE_TYPE_NORMAL = 1,\n\tNVMETCP_FW_CQE_TYPE_RESERVED0,\n\tNVMETCP_FW_CQE_TYPE_RESERVED1,\n\tNVMETCP_FW_CQE_TYPE_CLEANUP,\n\tNVMETCP_FW_CQE_TYPE_DUMMY,\n\tMAX_NVMETCP_FW_CQES_TYPE\n};\n\nstruct ystorm_nvmetcp_task_state {\n\tstruct scsi_cached_sges data_desc;\n\tstruct scsi_sgl_params sgl_params;\n\t__le32 resrved0;\n\t__le32 buffer_offset;\n\t__le16 cccid;\n\tstruct nvmetcp_dif_flags dif_flags;\n\tu8 flags;\n#define YSTORM_NVMETCP_TASK_STATE_LOCAL_COMP_MASK 0x1\n#define YSTORM_NVMETCP_TASK_STATE_LOCAL_COMP_SHIFT 0\n#define YSTORM_NVMETCP_TASK_STATE_SLOW_IO_MASK 0x1\n#define YSTORM_NVMETCP_TASK_STATE_SLOW_IO_SHIFT 1\n#define YSTORM_NVMETCP_TASK_STATE_SET_DIF_OFFSET_MASK 0x1\n#define YSTORM_NVMETCP_TASK_STATE_SET_DIF_OFFSET_SHIFT 2\n#define YSTORM_NVMETCP_TASK_STATE_SEND_W_RSP_MASK 0x1\n#define YSTORM_NVMETCP_TASK_STATE_SEND_W_RSP_SHIFT 3\n};\n\nstruct ystorm_nvmetcp_task_rxmit_opt {\n\t__le32 reserved[4];\n};\n\nstruct nvmetcp_task_hdr {\n\t__le32 reg[18];\n};\n\nstruct nvmetcp_task_hdr_aligned {\n\tstruct nvmetcp_task_hdr task_hdr;\n\t__le32 reserved[2];\t \n};\n\nstruct e5_tdif_task_context {\n\t__le32 reserved[16];\n};\n\nstruct e5_rdif_task_context {\n\t__le32 reserved[12];\n};\n\nstruct ystorm_nvmetcp_task_st_ctx {\n\tstruct ystorm_nvmetcp_task_state state;\n\tstruct ystorm_nvmetcp_task_rxmit_opt rxmit_opt;\n\tstruct nvmetcp_task_hdr_aligned pdu_hdr;\n};\n\nstruct mstorm_nvmetcp_task_st_ctx {\n\tstruct scsi_cached_sges data_desc;\n\tstruct scsi_sgl_params sgl_params;\n\t__le32 rem_task_size;\n\t__le32 data_buffer_offset;\n\tu8 task_type;\n\tstruct nvmetcp_dif_flags dif_flags;\n\t__le16 dif_task_icid;\n\tstruct regpair reserved0;\n\t__le32 expected_itt;\n\t__le32 reserved1;\n};\n\nstruct ustorm_nvmetcp_task_st_ctx {\n\t__le32 rem_rcv_len;\n\t__le32 exp_data_transfer_len;\n\t__le32 exp_data_sn;\n\tstruct regpair reserved0;\n\t__le32 reg1_map;\n#define REG1_NUM_SGES_MASK 0xF\n#define REG1_NUM_SGES_SHIFT 0\n#define REG1_RESERVED1_MASK 0xFFFFFFF\n#define REG1_RESERVED1_SHIFT 4\n\tu8 flags2;\n#define USTORM_NVMETCP_TASK_ST_CTX_AHS_EXIST_MASK 0x1\n#define USTORM_NVMETCP_TASK_ST_CTX_AHS_EXIST_SHIFT 0\n#define USTORM_NVMETCP_TASK_ST_CTX_RESERVED1_MASK 0x7F\n#define USTORM_NVMETCP_TASK_ST_CTX_RESERVED1_SHIFT 1\n\tstruct nvmetcp_dif_flags dif_flags;\n\t__le16 reserved3;\n\t__le16 tqe_opaque[2];\n\t__le32 reserved5;\n\t__le32 nvme_tcp_opaque_lo;\n\t__le32 nvme_tcp_opaque_hi;\n\tu8 task_type;\n\tu8 error_flags;\n#define USTORM_NVMETCP_TASK_ST_CTX_DATA_DIGEST_ERROR_MASK 0x1\n#define USTORM_NVMETCP_TASK_ST_CTX_DATA_DIGEST_ERROR_SHIFT 0\n#define USTORM_NVMETCP_TASK_ST_CTX_DATA_TRUNCATED_ERROR_MASK 0x1\n#define USTORM_NVMETCP_TASK_ST_CTX_DATA_TRUNCATED_ERROR_SHIFT 1\n#define USTORM_NVMETCP_TASK_ST_CTX_UNDER_RUN_ERROR_MASK 0x1\n#define USTORM_NVMETCP_TASK_ST_CTX_UNDER_RUN_ERROR_SHIFT 2\n#define USTORM_NVMETCP_TASK_ST_CTX_NVME_TCP_MASK 0x1\n#define USTORM_NVMETCP_TASK_ST_CTX_NVME_TCP_SHIFT 3\n\tu8 flags;\n#define USTORM_NVMETCP_TASK_ST_CTX_CQE_WRITE_MASK 0x3\n#define USTORM_NVMETCP_TASK_ST_CTX_CQE_WRITE_SHIFT 0\n#define USTORM_NVMETCP_TASK_ST_CTX_LOCAL_COMP_MASK 0x1\n#define USTORM_NVMETCP_TASK_ST_CTX_LOCAL_COMP_SHIFT 2\n#define USTORM_NVMETCP_TASK_ST_CTX_Q0_R2TQE_WRITE_MASK 0x1\n#define USTORM_NVMETCP_TASK_ST_CTX_Q0_R2TQE_WRITE_SHIFT 3\n#define USTORM_NVMETCP_TASK_ST_CTX_TOTAL_DATA_ACKED_DONE_MASK 0x1\n#define USTORM_NVMETCP_TASK_ST_CTX_TOTAL_DATA_ACKED_DONE_SHIFT 4\n#define USTORM_NVMETCP_TASK_ST_CTX_HQ_SCANNED_DONE_MASK 0x1\n#define USTORM_NVMETCP_TASK_ST_CTX_HQ_SCANNED_DONE_SHIFT 5\n#define USTORM_NVMETCP_TASK_ST_CTX_R2T2RECV_DONE_MASK 0x1\n#define USTORM_NVMETCP_TASK_ST_CTX_R2T2RECV_DONE_SHIFT 6\n\tu8 cq_rss_number;\n};\n\nstruct e5_ystorm_nvmetcp_task_ag_ctx {\n\tu8 reserved  ;\n\tu8 byte1  ;\n\t__le16 word0  ;\n\tu8 flags0;\n\tu8 flags1;\n\tu8 flags2;\n\tu8 flags3;\n\t__le32 TTT;\n\tu8 byte2;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 reserved7;\n};\n\nstruct e5_mstorm_nvmetcp_task_ag_ctx {\n\tu8 cdu_validation;\n\tu8 byte1;\n\t__le16 task_cid;\n\tu8 flags0;\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_CONNECTION_TYPE_MASK 0xF\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_CONNECTION_TYPE_SHIFT 0\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_EXIST_IN_QM0_MASK 0x1\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_EXIST_IN_QM0_SHIFT 4\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_CONN_CLEAR_SQ_FLAG_MASK 0x1\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_CONN_CLEAR_SQ_FLAG_SHIFT 5\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_VALID_MASK 0x1\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_VALID_SHIFT 6\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_TASK_CLEANUP_FLAG_MASK 0x1\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_TASK_CLEANUP_FLAG_SHIFT 7\n\tu8 flags1;\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_TASK_CLEANUP_CF_MASK 0x3\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_TASK_CLEANUP_CF_SHIFT 0\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_CF1_MASK 0x3\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_CF1_SHIFT 2\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_CF2_MASK 0x3\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_CF2_SHIFT 4\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_TASK_CLEANUP_CF_EN_MASK 0x1\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_TASK_CLEANUP_CF_EN_SHIFT 6\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_CF1EN_MASK 0x1\n#define E5_MSTORM_NVMETCP_TASK_AG_CTX_CF1EN_SHIFT 7\n\tu8 flags2;\n\tu8 flags3;\n\t__le32 reg0;\n\tu8 byte2;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 reserved7;\n};\n\nstruct e5_ustorm_nvmetcp_task_ag_ctx {\n\tu8 reserved;\n\tu8 state_and_core_id;\n\t__le16 icid;\n\tu8 flags0;\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_CONNECTION_TYPE_MASK 0xF\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_CONNECTION_TYPE_SHIFT 0\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_EXIST_IN_QM0_MASK 0x1\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_EXIST_IN_QM0_SHIFT 4\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_CONN_CLEAR_SQ_FLAG_MASK 0x1\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_CONN_CLEAR_SQ_FLAG_SHIFT 5\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_HQ_SCANNED_CF_MASK 0x3\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_HQ_SCANNED_CF_SHIFT 6\n\tu8 flags1;\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_RESERVED1_MASK 0x3\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_RESERVED1_SHIFT 0\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_R2T2RECV_MASK 0x3\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_R2T2RECV_SHIFT 2\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_CF3_MASK 0x3\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_CF3_SHIFT 4\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_DIF_ERROR_CF_MASK 0x3\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_DIF_ERROR_CF_SHIFT 6\n\tu8 flags2;\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_HQ_SCANNED_CF_EN_MASK 0x1\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_HQ_SCANNED_CF_EN_SHIFT 0\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_DISABLE_DATA_ACKED_MASK 0x1\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_DISABLE_DATA_ACKED_SHIFT 1\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_R2T2RECV_EN_MASK 0x1\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_R2T2RECV_EN_SHIFT 2\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_CF3EN_MASK 0x1\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_CF3EN_SHIFT 3\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_DIF_ERROR_CF_EN_MASK 0x1\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_DIF_ERROR_CF_EN_SHIFT 4\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_CMP_DATA_TOTAL_EXP_EN_MASK 0x1\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_CMP_DATA_TOTAL_EXP_EN_SHIFT 5\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_RULE1EN_MASK 0x1\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_RULE1EN_SHIFT 6\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_CMP_CONT_RCV_EXP_EN_MASK 0x1\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_CMP_CONT_RCV_EXP_EN_SHIFT 7\n\tu8 flags3;\n\tu8 flags4;\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_RESERVED5_MASK 0x3\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_RESERVED5_SHIFT 0\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_RESERVED6_MASK 0x1\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_RESERVED6_SHIFT 2\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_RESERVED7_MASK 0x1\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_RESERVED7_SHIFT 3\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_DIF_ERROR_TYPE_MASK 0xF\n#define E5_USTORM_NVMETCP_TASK_AG_CTX_DIF_ERROR_TYPE_SHIFT 4\n\tu8 byte2;\n\tu8 byte3;\n\tu8 reserved8;\n\t__le32 dif_err_intervals;\n\t__le32 dif_error_1st_interval;\n\t__le32 rcv_cont_len;\n\t__le32 exp_cont_len;\n\t__le32 total_data_acked;\n\t__le32 exp_data_acked;\n\t__le16 word1;\n\t__le16 next_tid;\n\t__le32 hdr_residual_count;\n\t__le32 exp_r2t_sn;\n};\n\nstruct e5_nvmetcp_task_context {\n\tstruct ystorm_nvmetcp_task_st_ctx ystorm_st_context;\n\tstruct e5_ystorm_nvmetcp_task_ag_ctx ystorm_ag_context;\n\tstruct regpair ystorm_ag_padding[2];\n\tstruct e5_tdif_task_context tdif_context;\n\tstruct e5_mstorm_nvmetcp_task_ag_ctx mstorm_ag_context;\n\tstruct regpair mstorm_ag_padding[2];\n\tstruct e5_ustorm_nvmetcp_task_ag_ctx ustorm_ag_context;\n\tstruct regpair ustorm_ag_padding[2];\n\tstruct mstorm_nvmetcp_task_st_ctx mstorm_st_context;\n\tstruct regpair mstorm_st_padding[2];\n\tstruct ustorm_nvmetcp_task_st_ctx ustorm_st_context;\n\tstruct regpair ustorm_st_padding[2];\n\tstruct e5_rdif_task_context rdif_context;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}