// Seed: 3765142405
module module_0 (
    output wire id_0,
    input  tri0 id_1
);
  tri0 id_3 = -1 ? id_1 : -1'b0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output uwire id_2,
    output supply0 id_3,
    output tri1 id_4,
    input tri id_5,
    output supply0 id_6,
    output tri id_7,
    input tri0 id_8,
    output uwire id_9,
    output supply1 id_10,
    output tri1 id_11
);
  logic [-1  ^  1 'h0 : 1] id_13;
  module_0 modCall_1 (
      id_11,
      id_5
  );
endmodule
