

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size f609c11d9b476e6922999f51a6117558  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_1152/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_1152/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_1152/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_1152/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_1152/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_1152/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x563a58d3d49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_1152/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_1152/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a58d45270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a58d45500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a58d45790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a58d45a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a58d45cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a58d45f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a58d461d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a58d46460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a58d466e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a58d46960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a58d46be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a58d46e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a58d470e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a58d47360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a58d475e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a58d47860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a58d47a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a58d47ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a58d47ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a58d480e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a58d48300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a58d48520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a58d48740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a58d48960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a58d48b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a58d48da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a58d48fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a58d491e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a58d49400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a58d49620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a58d49840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a58d49a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a58fe1100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a58fe1140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a58fe1180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a58fe11c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a58fe0380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a58fe10e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a58d4c900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a58d4c920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a58fe10e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a58d4c904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a58fe10f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffd4f78ee30..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a58d3d49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (25,4,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 213971
gpu_sim_insn = 153597440
gpu_ipc =     717.8423
gpu_tot_sim_cycle = 213971
gpu_tot_sim_insn = 153597440
gpu_tot_ipc =     717.8423
gpu_tot_issued_cta = 100
gpu_occupancy = 12.4810% 
gpu_tot_occupancy = 12.4810% 
max_total_param_size = 0
gpu_stall_dramfull = 46
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.4661
partiton_level_parallism_total  =       9.4661
partiton_level_parallism_util =      14.6544
partiton_level_parallism_util_total  =      14.6544
L2_BW  =     342.9002 GB/Sec
L2_BW_total  =     342.9002 GB/Sec
gpu_total_sim_rate=121516

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 232
	L1D_cache_core[1]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[2]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[3]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 307
	L1D_cache_core[4]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 676
	L1D_cache_core[5]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1189
	L1D_cache_core[6]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 652
	L1D_cache_core[7]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 933
	L1D_cache_core[8]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 491
	L1D_cache_core[9]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1428
	L1D_cache_core[10]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 671
	L1D_cache_core[11]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 587
	L1D_cache_core[12]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 894
	L1D_cache_core[13]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[14]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1175
	L1D_cache_core[15]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 412
	L1D_cache_core[16]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 362
	L1D_cache_core[17]: Access = 35328, Miss = 35328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 453
	L1D_cache_core[18]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 388
	L1D_cache_core[19]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 936
	L1D_cache_core[20]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[21]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1729
	L1D_cache_core[22]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 517
	L1D_cache_core[23]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[24]: Access = 35328, Miss = 35328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 587
	L1D_cache_core[26]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1062
	L1D_cache_core[27]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1197
	L1D_cache_core[28]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1248
	L1D_cache_core[29]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1299
	L1D_cache_core[30]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 992
	L1D_cache_core[31]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1193
	L1D_cache_core[32]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 465
	L1D_cache_core[33]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118
	L1D_cache_core[34]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1807
	L1D_cache_core[35]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[36]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 740
	L1D_cache_core[37]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1294
	L1D_cache_core[38]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 592
	L1D_cache_core[39]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1514
	L1D_cache_core[40]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 520
	L1D_cache_core[41]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 256
	L1D_cache_core[42]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 929
	L1D_cache_core[43]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1349
	L1D_cache_core[44]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1301
	L1D_cache_core[45]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 203
	L1D_cache_core[46]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1629
	L1D_cache_core[47]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 740
	L1D_cache_core[48]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 575
	L1D_cache_core[49]: Access = 35328, Miss = 35328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 491
	L1D_cache_core[51]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1117
	L1D_cache_core[52]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 987
	L1D_cache_core[53]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 850
	L1D_cache_core[54]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 820
	L1D_cache_core[55]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1175
	L1D_cache_core[56]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1194
	L1D_cache_core[57]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[58]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 813
	L1D_cache_core[59]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1442
	L1D_cache_core[60]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1460
	L1D_cache_core[61]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 379
	L1D_cache_core[62]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 697
	L1D_cache_core[63]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1242
	L1D_cache_core[64]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1269
	L1D_cache_core[65]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 368
	L1D_cache_core[66]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 441
	L1D_cache_core[67]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[68]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[69]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1273
	L1D_cache_core[70]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 609
	L1D_cache_core[71]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 822
	L1D_cache_core[72]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1473
	L1D_cache_core[73]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1376
	L1D_cache_core[74]: Access = 35328, Miss = 35328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[75]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 827
	L1D_cache_core[76]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 735
	L1D_cache_core[77]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1009
	L1D_cache_core[78]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 829
	L1D_cache_core[79]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1141
	L1D_total_cache_accesses = 2025472
	L1D_total_cache_misses = 2025472
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 66775
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.174
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1824768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 28855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1824768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 28855
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37920
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
12334, 12334, 12334, 12334, 12334, 12334, 12334, 12334, 
gpgpu_n_tot_thrd_icount = 157838336
gpgpu_n_tot_w_icount = 4932448
gpgpu_n_stall_shd_mem = 2704190
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1824768
gpgpu_n_mem_write_global = 200704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3649536
gpgpu_n_store_insn = 401408
gpgpu_n_shmem_insn = 15358976
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 562176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 748672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1955518
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23125961	W0_Idle:2409084	W0_Scoreboard:11521295	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2272	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4930176
single_issue_nums: WS0:1233112	WS1:1233112	WS2:1233112	WS3:1233112	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14598144 {8:1824768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8028160 {40:200704,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72990720 {40:1824768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1605632 {8:200704,}
maxmflatency = 1973 
max_icnt2mem_latency = 1791 
maxmrqlatency = 694 
max_icnt2sh_latency = 953 
averagemflatency = 693 
avg_icnt2mem_latency = 400 
avg_mrq_latency = 40 
avg_icnt2sh_latency = 85 
mrq_lat_table:94934 	45470 	17819 	13363 	39667 	198513 	51887 	24083 	5942 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	80092 	592957 	1036202 	316221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	231274 	193135 	266578 	237721 	351621 	661997 	83146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	365351 	169634 	179571 	212435 	262244 	352205 	338636 	115554 	29842 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	175 	110 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        24        16        12        12        12        16        12        12        12        12        24        16        32        20        12 
dram[1]:        12        16        12        16        12        24        12        12        16        12        16        12        16        12        12        28 
dram[2]:        16        12        20        16        12        12        12        12        12        12        12        12        12        12        20        12 
dram[3]:        12        12        16        12        12        12        16        16        16        12        12        12        12        16        12        12 
dram[4]:        16        12        16        24        16        12        12        16        12        24        24        12        20        12        16        32 
dram[5]:        12        12        12        16        12        12        16        12        12        12        16        16        16        12        12        20 
dram[6]:        24        16        12        12        16        12        12        20        12        12        12        12        12        12        12        12 
dram[7]:        12        12        12        16        12        12        16        16        12        12        16        12        16        16        20        12 
dram[8]:        12        12        12        12        12        20        12        12        16        12        12        16        12        12        12        24 
dram[9]:        12        12        16        12        12        24        12        12        12        16        12        24        16        28        12        12 
dram[10]:        12        16        12        12        12        16        16        16        16        12        12        12        12        12        12        12 
dram[11]:        12        24        20        12        12        12        16        16        12        16        12        12        16        16        12        12 
dram[12]:        16        12        20        12        12        12        16        12        12        12        16        12        12        24        12        12 
dram[13]:        16        12        12        24        16        12        12        16        16        12        24        12        24        12        16        16 
dram[14]:        16        12        12        12        12        16        12        12        12        16        24        12        16        12        12        12 
dram[15]:        16        12        12        12        12        12        12        20        12        12        16        12        24        12        12        12 
dram[16]:        12        12        12        16        12        12        12        12        12        24        12        12        12        12        12        24 
dram[17]:        16        12        12        16        12        12        16        12        12        12        12        12        12        12        12        16 
dram[18]:        24        12        12        16        12        12        20        12        12        16        16        12        12        12        16        12 
dram[19]:        12        16        12        12        12        12        16        12        12        12        20        16        12        12        12        12 
dram[20]:        20        12        12        12        12        12        12        20        16        12        12        16        12        12        12        12 
dram[21]:        24        16        12        20        12        12        12        16        12        12        16        16        12        12        12        12 
dram[22]:        16        16        24        12        16        12        12        20        16        12        12        16        12        12        28        12 
dram[23]:        16        12        12        16        12        12        12        12        24        12        12        12        12        16        12        12 
dram[24]:        16        16        12        12        12        12        16        12        12        16        12        12        12        12        12        12 
dram[25]:        16        28        12        16        12        12        24        12        12        16        16        12        12        12        12        12 
dram[26]:        12        24        12        12        12        12        12        12        12        16        12        16        12        16        12        12 
dram[27]:        12        12        12        16        12        12         8        12        12        16        12        12        12        12        12        12 
dram[28]:        16        16        12        24        12        12        12        12        12        12        16        12        12        12        12        12 
dram[29]:        16        12        12        12        16        12        12        16        12        12        12        16        12        12        12        12 
dram[30]:        12        12        16        12        12        12        12        12        24        12        16        12        12        24        12        12 
dram[31]:        16        12        24        12        12        12        12        12        20        12        12        20        12        12        12        12 
maximum service time to same row:
dram[0]:     14067      7281     10073     13849     14122     14435      7306     13935      7097     10046      7488      7228      6836     13825     13520      6909 
dram[1]:      6679      7244      9198     14469     14088     15680     14300     13798      6869     13262      7699      7097      7178      7224     13486     14330 
dram[2]:     14339      7636     14166     13765     14134     13799     13722     14076      9689      7474     14224     14118     10839     14591     13595      7149 
dram[3]:     14544     10645     14644     13698     13612     14293      6981      7012      7223     13617     14077      7031     14558      6791     13720     14013 
dram[4]:     10414     13619     13416      9152     14542     14145     13552      7326      6925      9804      7641      7102     14090      9596     10288     13604 
dram[5]:      9289     13781     10192      9571     14496     13573     14150     14373     13732      7093      7140      7574      7099      7379      7196     14060 
dram[6]:      8228     14128     13803     14227     14407     14054     13892     14371     13856     13690      6975      7495      7127      7212      7030     13588 
dram[7]:      9804     14106     13994     14211     14404     13488      7089     15010     13868      7701      7141     14748     13710     14259     14073     13203 
dram[8]:     13436      9699     13596     14082     13966     14334     14172     13676      6981     13389      7277      8779      9979      7272      7526      9669 
dram[9]:      7396      7483      8174      8125     13977     14360     10134     13817     13914      9841     14673      7288      6740     13613      7843      7470 
dram[10]:     13837      7216     14725     13996     14141     14299      7353      7494      7197     14145     14226      7454      7243      7130     13731     13703 
dram[11]:     14418     10583     14187      7567     14292     21893     13950     14125     13998      7277     14150      7570      7379     14241      8100      6905 
dram[12]:      9851     13442     10279      7530     14435     13758     13965      9726     14242     13942      8194      9352      6918      6807      7268      7058 
dram[13]:      7919      7200     13953      8138     14407     14004     14310      9114      9959      6812     14612     14295     14078     10011      9768     13310 
dram[14]:      7256     14207     14166     13983     14165     13878      7106     14591      7065      7237      7425     14633     13715     14165      7077      9547 
dram[15]:      7412     14155      7056     14663     14519     14183     14040     13832     13673     13730      7236     13680     14289      7154      7443     13730 
dram[16]:      7836     15064      8446      8972     13887     14049     13456     14069     13756      7370      7647     14484     15337     14183     13828     11770 
dram[17]:      7389     13874     13194     14186     13969     13632      7448     13769      7192      7070     14561     13719      9057     13774      6707     13757 
dram[18]:      7338     14647      7048      9280     14323     13389     13962     13810     13503      9496     14107     14493      6515     13829      6902      8005 
dram[19]:      6658     10125     13580     13792     14029     14633      7566     14182      6902      9199      7642      7043      7003      7879     13303      7057 
dram[20]:      7929     10747     13918      7643     14517     14683     13889     14555      7507     13695     14431      7359     14120      6747     13588     14252 
dram[21]:     21940     13937      7403     14640     14243     14321     14101      7089     14154     13976      7078     10683     13720      6674      7770      9703 
dram[22]:      7314      7169      7267     15389     14476     14476     14257     13558      7308     13619     14195      7250     13977      6770     13769     13609 
dram[23]:     13932     13351      7401      8264     13511     13574     14140     14434      7258      7018     11627      6979     14088      6849      7156     10208 
dram[24]:      9770      8658     13601      7354     15034     13841     10155     14097     14162      7208     14328     13720      7218     14070     14306      7116 
dram[25]:     14569     14280     15041      6991     13983     14671     13719      7177     13283      7527      7628      9731      7174     14199     13599      6597 
dram[26]:     13273      8186     14705     10185     14362     14831     13725     14097     13707      7326      6869      9594      7268      7833     14404      6989 
dram[27]:      7454     14622     14664      7212     13884     13389      7257     14384     13284      9610     14110     14253      6662     13613      7578      6546 
dram[28]:     14361     14564      8486     14432     13598     14263     14641      7108      7310     13676      7447     13813     13725      7138      7089     13932 
dram[29]:      8395      7323      9054     13809     14409     14660     13920     14438      6942     13722     14127      7103      7217      6894      6743     14032 
dram[30]:     13541     13342      7391      9899     13600     14217     13958      7213      7310     13521      7170      7567     13833      7256     11344     14322 
dram[31]:      7392     10059      9594     14763     14579     13993     13975      6972     14737     13251     14431     14361      9351      7330     10355     13309 
average row accesses per activate:
dram[0]:  4.432693  4.893617  4.251163  4.352381  4.415459  4.173516  4.173160  4.352941  4.416290  4.346667  4.277056  4.187234  4.264463  4.456897  4.456621  4.376682 
dram[1]:  4.432693  4.413462  4.347619  4.231482  4.311321  4.291080  4.246696  4.352941  4.317181  4.299560  4.362832  4.258621  4.272727  4.400000  4.490741  4.436364 
dram[2]:  4.670051  4.554455  4.512315  4.201835  4.394231  4.331754  4.041841  4.352941  4.337778  4.197425  3.814672  4.000000  4.381356  4.408511  4.387387  4.530232 
dram[3]:  4.411483  4.504902  4.403846  4.260465  4.331754  4.291080  3.975309  4.495327  4.376682  4.144068  4.082644  4.116667  4.448276  4.616071  4.572770  4.591549 
dram[4]:  4.394231  4.490196  4.309859  4.259259  4.434783  4.382775  4.333333  4.423963  4.242424  4.383929  4.278261  4.423423  4.586667  4.128000  4.445455  4.234783 
dram[5]:  4.403846  4.580000  4.380952  3.974026  4.221198  4.480392  4.228070  4.119658  4.224138  4.214592  4.432433  4.504587  4.627803  4.439655  4.197425  4.551402 
dram[6]:  4.468293  4.490196  4.350711  4.279070  4.309859  4.251163  3.950820  4.173160  4.385650  4.178723  4.151899  4.307017  4.548673  4.469565  4.348214  4.509259 
dram[7]:  4.529703  4.330189  4.309859  4.299066  4.061947  4.211982  4.372727  4.401826  4.252174  4.516129  4.383929  4.008163  4.517544  4.450216  4.650718  4.309734 
dram[8]:  4.590000  4.500000  4.300469  4.434783  4.240741  4.350711  4.110638  4.333333  4.242424  4.269565  4.195745  4.333333  4.539823  4.600897  4.518518  4.798029 
dram[9]:  4.478049  4.613065  3.965368  4.279070  4.361905  4.172727  4.284444  4.237885  4.260870  4.383929  4.421525  4.352423  4.794393  4.642534  4.376682  4.594340 
dram[10]:  4.360189  4.478049  4.280374  4.371428  4.425121  4.456311  4.228070  4.275556  4.434389  4.242424  4.205128  4.213675  4.663636  4.283333  4.387387  4.572770 
dram[11]:  4.785340  4.567164  4.350711  4.250000  4.512315  4.392344  4.155172  4.453704  4.394619  4.178723  4.296943  4.334802  4.292887  4.327731  4.539535  4.328889 
dram[12]:  4.544554  3.974138  4.415459  4.547264  4.534654  4.320755  4.361991  4.173160  4.144068  4.337778  4.371681  4.186440  4.535088  4.478261  4.563380  4.381166 
dram[13]:  4.623116  4.369668  4.260465  4.373206  4.309859  4.490196  4.265487  4.342342  4.289474  4.152543  4.595349  4.352423  4.557522  4.467533  4.407240  4.488479 
dram[14]:  4.742268  4.554455  4.502463  4.629442  4.291080  4.271028  4.265487  4.228070  4.375000  4.355556  4.352423  4.116667  4.515284  4.506550  4.387387  4.458715 
dram[15]:  4.487805  4.319249  4.311321  4.251163  4.331754  4.524753  4.401826  4.042017  4.445455  4.336283  4.314411  4.240344  4.476191  4.456897  4.387387  4.458715 
dram[16]:  4.673470  4.297675  4.331754  4.352381  4.183486  4.173516  4.237885  4.164502  4.215517  4.270742  4.250000  4.231760  4.515284  4.212245  4.520930  4.509259 
dram[17]:  4.401914  4.107143  4.312796  4.230415  4.251163  4.098655  4.495327  4.219298  4.425339  4.346667  4.241379  4.268398  4.308333  4.648649  4.479263  4.367713 
dram[18]:  4.636364  4.369668  4.413462  4.280374  4.291080  4.251163  4.246696  4.042017  4.366071  4.405406  4.204255  4.117155  4.326360  4.317992  4.447489  4.527778 
dram[19]:  4.319249  4.475728  4.592965  4.255814  4.202765  4.202765  4.453704  4.294643  4.425339  4.179487  4.258621  4.472727  4.237705  4.627803  4.427273  4.594340 
dram[20]:  4.547264  4.512315  4.211009  4.330189  4.425121  4.289720  4.285714  4.102128  4.345133  4.289474  4.174468  4.032787  4.557522  4.256198  4.497696  4.447489 
dram[21]:  4.502463  4.361905  4.269767  4.116592  4.221198  4.201835  4.465117  4.322870  4.325991  4.233766  4.443439  4.463636  4.630630  4.344538  4.233766  4.527778 
dram[22]:  4.458537  4.330189  4.279070  4.567164  4.331754  4.413462  4.265487  4.246696  4.170213  4.242424  4.251082  4.345133  4.401710  4.429184  4.385650  4.438356 
dram[23]:  4.251163  4.524753  4.330189  4.289720  4.211982  4.080000  4.525822  4.381818  4.251082  4.405406  4.232759  4.373333  4.548673  4.273859  4.518518  4.606635 
dram[24]:  4.567164  4.623116  4.339622  4.300469  4.371428  4.240741  4.164502  4.256637  4.307017  4.196581  4.133891  4.151899  4.292887  4.247934  4.530232  4.603774 
dram[25]:  4.350711  4.577115  4.509804  4.201835  4.500000  4.269767  4.342342  4.333333  4.307017  4.383929  4.268398  4.286956  4.273859  4.292887  4.398190  4.434389 
dram[26]:  4.360189  4.415459  4.162896  4.500000  4.279070  4.250000  4.294643  4.182609  4.206008  4.325991  4.268398  4.241379  4.660634  4.600897  4.594340  4.630332 
dram[27]:  4.319249  4.592965  4.061674  4.153846  4.061947  4.544554  4.146552  4.275556  4.434389  4.325991  4.333333  4.286956  4.519824  4.672727  4.692307  4.467890 
dram[28]:  4.380952  4.600000  4.687180  4.363636  4.490196  4.201835  4.303571  4.303571  4.197425  4.289474  4.371681  4.391111  4.221312  4.497817  4.447489  4.309734 
dram[29]:  4.466020  4.497561  4.382775  4.436893  4.373206  4.126126  4.265487  4.173160  4.346667  4.445455  4.240344  4.314411  4.660634  4.448276  4.497696  4.427273 
dram[30]:  4.423077  4.532020  4.394231  4.480392  4.221198  4.202765  4.209607  4.209607  4.260870  4.336283  4.168777  4.151260  4.651584  4.476191  4.376682  4.551402 
dram[31]:  4.717949  4.423077  4.480392  4.222222  4.044248  4.446602  4.390909  4.363636  4.336283  4.298245  4.470588  4.532110  4.247934  4.255144  4.530232  4.728155 
average row locality = 491771/112916 = 4.355193
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[1]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[2]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[3]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[4]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[5]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[6]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[7]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[8]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[9]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[10]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[11]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[12]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[13]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[14]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[15]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[16]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[17]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[18]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       908 
dram[19]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[20]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[21]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[22]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[23]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[24]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[25]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       908 
dram[26]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[27]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[28]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[29]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[30]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
dram[31]:       848       848       832       832       832       832       880       880       896       896       904       904       960       960       904       904 
total dram reads = 451592
bank skew: 960/832 = 1.15
chip skew: 14116/14112 = 1.00
number of total write accesses:
dram[0]:       296       288       328       328       328       328       336       328       320       328       336       320       288       296       288       288 
dram[1]:       296       280       324       328       328       328       336       328       336       320       328       336       296       296       264       288 
dram[2]:       288       288       336       336       328       328       344       328       320       328       336       336       296       304       280       280 
dram[3]:       296       284       336       336       328       328       344       328       320       328       336       336       288       296       280       296 
dram[4]:       264       272       344       352       344       336       328       320       336       344       320       312       288       288       296       280 
dram[5]:       272       272       352       344       336       328       336       336       336       344       320       312       288       280       296       280 
dram[6]:       272       272       344       352       344       328       336       336       328       344       320       312       272       272       280       280 
dram[7]:       268       280       344       352       344       328       328       336       328       336       312       312       280       272       272       280 
dram[8]:       280       280       336       344       336       344       344       328       336       344       328       336       264       264       288       280 
dram[9]:       280       280       336       352       336       344       336       328       336       344       328       336       264       264       288       280 
dram[10]:       288       280       336       344       336       344       336       328       336       336       320       328       264       272       280       280 
dram[11]:       264       280       344       344       336       344       336       328       336       344       320       320       264       280       288       280 
dram[12]:       280       296       328       328       336       336       336       336       328       320       336       336       296       280       272       292 
dram[13]:       288       296       336       328       344       336       336       336       328       336       336       336       280       288       280       280 
dram[14]:       288       288       328       320       328       328       336       336       336       336       336       336       296       288       280       272 
dram[15]:       288       288       328       328       328       328       336       328       328       336       336       336       296       296       280       272 
dram[16]:       272       304       328       328       320       328       328       328       328       328       328       328       296       288       272       280 
dram[17]:       288       288       312       344       328       328       328       328       328       328       320       328       296       288       272       280 
dram[18]:       280       296       344       336       328       328       336       328       328       328       336       320       296       288       280       280 
dram[19]:       288       296       328       332       320       320       328       328       328       328       336       320       296       288       280       280 
dram[20]:       264       272       344       344       336       344       320       336       344       328       308       320       280       280       288       280 
dram[21]:       264       272       344       344       336       336       320       336       344       328       312       312       272       296       296       296 
dram[22]:       264       280       352       344       328       344       336       336       336       336       312       312       280       288       296       272 
dram[23]:       264       264       344       344       328       344       336       336       344       328       312       320       272       280       288       272 
dram[24]:       280       288       352       336       344       336       328       328       344       344       336       320       264       272       280       288 
dram[25]:       280       288       352       336       344       344       336       328       344       344       328       328       280       264       272       288 
dram[26]:       288       264       352       344       352       344       328       328       336       344       328       320       280       264       280       292 
dram[27]:       288       264       360       344       344       344       328       328       336       344       336       328       264       272       288       280 
dram[28]:       288       288       328       320       336       336       336       336       328       328       336       336       280       280       280       280 
dram[29]:       288       296       336       328       328       336       336       336       328       328       336       336       280       288       288       280 
dram[30]:       288       288       328       328       336       320       336       336       336       336       336       336       272       296       288       280 
dram[31]:       288       288       328       320       328       336       344       320       336       336       336       336       272       296       280       280 
total dram writes = 160716
bank skew: 360/264 = 1.36
chip skew: 5064/4972 = 1.02
average mf latency per bank:
dram[0]:       2576      2542      2207      2304      2227      2334      2350      2237      2228      2270      2235      2315      1723      1831      2693      2645
dram[1]:       2640      2595      2242      2345      2255      2385      2398      2281      2204      2341      2299      2433      1731      1741      2751      2689
dram[2]:       2687      2534      2165      2408      2258      2458      2314      2253      2206      2319      2265      2322      1739      1632      2697      2774
dram[3]:       2655      2515      2285      2265      2207      2421      2243      2253      2206      2235      2240      2323      1712      1704      2640      2723
dram[4]:       2516      2621      2244      2216      2385      2203      2185      2283      2191      2206      2301      2255      1596      1656      2743      2808
dram[5]:       2483      2645      2320      2258      2328      2249      2169      2316      2211      2174      2280      2261      1570      1634      2764      2710
dram[6]:       2527      2661      2262      2281      2445      2306      2232      2345      2186      2216      2308      2347      1663      1745      2856      2684
dram[7]:       2559      2644      2220      2207      2330      2262      2245      2338      2275      2214      2395      2243      1616      1684      2753      2755
dram[8]:       2612      2537      2186      2360      2181      2240      2272      2257      2189      2295      2285      2318      1771      1768      2613      2790
dram[9]:       2688      2482      2239      2341      2206      2314      2270      2226      2266      2238      2254      2312      1722      1765      2629      2796
dram[10]:       2612      2500      2258      2322      2235      2390      2270      2232      2171      2206      2297      2297      1723      1727      2650      2779
dram[11]:       2588      2556      2187      2327      2212      2320      2186      2249      2185      2248      2172      2277      1765      1707      2606      2899
dram[12]:       2509      2611      2386      2262      2297      2278      2221      2422      2291      2235      2244      2318      1657      1632      2871      2745
dram[13]:       2440      2628      2313      2199      2293      2171      2253      2336      2161      2171      2296      2252      1655      1623      2707      2662
dram[14]:       2451      2664      2279      2212      2273      2260      2169      2283      2227      2244      2260      2255      1665      1663      2715      2744
dram[15]:       2468      2675      2269      2267      2406      2256      2252      2272      2153      2219      2298      2325      1719      1661      2808      2703
dram[16]:       2618      2530      2310      2330      2331      2363      2327      2262      2154      2246      2320      2322      1764      1724      2673      2787
dram[17]:       2691      2585      2367      2223      2203      2277      2239      2288      2117      2192      2328      2290      1752      1693      2605      2734
dram[18]:       2634      2528      2287      2291      2198      2248      2317      2283      2161      2219      2267      2279      1770      1668      2678      2812
dram[19]:       2542      2518      2360      2197      2291      2283      2206      2366      2217      2329      2243      2286      1787      1709      2617      2786
dram[20]:       2547      2692      2237      2257      2370      2239      2224      2355      2250      2197      2313      2423      1626      1742      2753      2686
dram[21]:       2579      2615      2188      2298      2287      2336      2220      2220      2213      2253      2293      2408      1649      1712      2755      2723
dram[22]:       2567      2656      2193      2439      2376      2216      2216      2231      2249      2184      2210      2312      1592      1688      2797      2647
dram[23]:       2547      2657      2230      2326      2279      2342      2348      2308      2266      2225      2299      2310      1658      1712      2846      2735
dram[24]:       2614      2604      2236      2277      2239      2242      2335      2256      2112      2195      2362      2282      1789      1704      2615      2772
dram[25]:       2552      2557      2172      2359      2389      2252      2307      2215      2109      2239      2364      2264      1817      1736      2648      2769
dram[26]:       2517      2594      2357      2274      2246      2251      2265      2313      2167      2351      2306      2222      1748      1778      2724      2861
dram[27]:       2670      2624      2233      2371      2230      2228      2380      2205      2192      2277      2348      2247      1862      1749      2624      2872
dram[28]:       2612      2578      2249      2335      2219      2315      2171      2236      2275      2180      2215      2307      1662      1676      2739      2815
dram[29]:       2527      2653      2278      2298      2286      2345      2211      2338      2304      2204      2223      2358      1657      1803      2844      2719
dram[30]:       2577      2563      2224      2260      2192      2367      2306      2420      2270      2204      2220      2340      1595      1683      2834      2774
dram[31]:       2528      2705      2342      2334      2287      2347      2181      2327      2267      2204      2217      2322      1653      1683      2756      2729
maximum mf latency per bank:
dram[0]:       1865      1445      1472      1436      1554      1452      1872      1413      1520      1621      1418      1487      1398      1442      1626      1603
dram[1]:       1551      1444      1535      1952      1558      1576      1878      1477      1443      1788      1453      1708      1567      1530      1386      1402
dram[2]:       1797      1879      1454      1945      1447      1802      1855      1416      1432      1642      1546      1469      1570      1445      1620      1601
dram[3]:       1894      1350      1944      1542      1550      1764      1395      1383      1432      1771      1691      1754      1575      1448      1568      1586
dram[4]:       1490      1939      1446      1448      1547      1409      1384      1868      1438      1553      1688      1379      1431      1567      1654      1616
dram[5]:       1490      1747      1951      1444      1470      1442      1432      1844      1791      1540      1479      1395      1398      1369      1597      1613
dram[6]:       1636      1913      1956      1423      1849      1570      1540      1870      1464      1508      1717      1757      1404      1509      1615      1413
dram[7]:       1538      1713      1525      1493      1753      1439      1538      1861      1794      1460      1757      1407      1344      1451      1654      1591
dram[8]:       1690      1450      1472      1949      1450      1470      1840      1440      1556      1785      1704      1707      1636      1512      1452      1460
dram[9]:       1889      1417      1382      1945      1448      1801      1872      1511      1516      1492      1386      1523      1649      1449      1629      1605
dram[10]:       1891      1338      1420      1474      1367      1761      1868      1548      1500      1462      1689      1756      1412      1505      1409      1581
dram[11]:       1760      1463      1404      1615      1428      1767      1361      1527      1554      1619      1397      1387      1397      1443      1621      1600
dram[12]:       1428      1508      1951      1354      1478      1684      1426      1865      1795      1449      1473      1792      1392      1635      1596      1395
dram[13]:       1483      1938      1954      1339      1856      1379      1862      1865      1391      1354      1743      1710      1437      1630      1451      1607
dram[14]:       1479      1737      1536      1480      1757      1447      1446      1373      1620      1505      1688      1514      1567      1647      1594      1606
dram[15]:       1460      1920      1485      1455      1842      1403      1438      1533      1459      1519      1480      1760      1417      1629      1614      1472
dram[16]:       1889      1465      1949      1571      1756      1810      1850      1378      1381      1459      1766      1479      1410      1535      1403      1609
dram[17]:       1894      1790      1951      1491      1374      1462      1463      1462      1386      1415      1700      1411      1410      1486      1410      1600
dram[18]:       1862      1429      1447      1475      1418      1410      1863      1455      1405      1515      1726      1423      1564      1487      1447      1597
dram[19]:       1403      1414      1946      1455      1538      1613      1465      1853      1617      1793      1631      1433      1570      1551      1447      1632
dram[20]:       1511      1921      1523      1503      1843      1391      1440      1864      1473      1497      1762      1750      1388      1434      1608      1407
dram[21]:       1724      1481      1460      1497      1437      1725      1516      1459      1617      1790      1502      1786      1355      1437      1617      1432
dram[22]:       1507      1914      1496      1957      1560      1397      1526      1546      1498      1335      1442      1680      1344      1561      1613      1501
dram[23]:       1533      1729      1487      1482      1542      1460      1863      1872      1791      1532      1510      1418      1362      1446      1584      1600
dram[24]:       1895      1783      1468      1440      1475      1489      1873      1469      1405      1507      1693      1457      1515      1448      1386      1607
dram[25]:       1447      1462      1378      1598      1803      1780      1707      1449      1485      1633      1763      1508      1584      1582      1571      1594
dram[26]:       1456      1379      1950      1416      1479      1472      1503      1851      1479      1792      1708      1376      1532      1581      1460      1632
dram[27]:       1889      1512      1479      1961      1409      1471      1867      1502      1486      1510      1740      1372      1514      1461      1399      1603
dram[28]:       1751      1417      1546      1413      1410      1724      1499      1468      1616      1419      1611      1646      1403      1464      1618      1491
dram[29]:       1488      1918      1401      1368      1840      1515      1432      1470      1477      1425      1436      1752      1422      1563      1603      1570
dram[30]:       1513      1437      1466      1424      1550      1690      1858      1860      1791      1390      1426      1773      1589      1343      1583      1543
dram[31]:       1463      1914      1950      1973      1568      1824      1427      1863      1465      1451      1418      1693      1435      1343      1606      1406
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137101 n_act=3527 n_pre=3511 n_ref_event=0 n_req=15368 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5024 bw_util=0.1191
n_activity=57941 dram_eff=0.3303
bk0: 848a 151020i bk1: 848a 152229i bk2: 832a 151189i bk3: 832a 151081i bk4: 832a 150750i bk5: 832a 150419i bk6: 880a 150498i bk7: 880a 150734i bk8: 896a 150579i bk9: 896a 150252i bk10: 904a 150611i bk11: 904a 150164i bk12: 960a 149948i bk13: 960a 150582i bk14: 904a 150931i bk15: 904a 150459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770497
Row_Buffer_Locality_read = 0.812713
Row_Buffer_Locality_write = 0.296178
Bank_Level_Parallism = 3.482825
Bank_Level_Parallism_Col = 2.763091
Bank_Level_Parallism_Ready = 1.591973
write_to_read_ratio_blp_rw_average = 0.299186
GrpLevelPara = 1.936802 

BW Util details:
bwutil = 0.119103 
total_CMD = 160667 
util_bw = 19136 
Wasted_Col = 23429 
Wasted_Row = 7565 
Idle = 110537 

BW Util Bottlenecks: 
RCDc_limit = 19579 
RCDWRc_limit = 4490 
WTRc_limit = 4212 
RTWc_limit = 16525 
CCDLc_limit = 11499 
rwq = 0 
CCDLc_limit_alone = 9630 
WTRc_limit_alone = 3725 
RTWc_limit_alone = 15143 

Commands details: 
total_CMD = 160667 
n_nop = 137101 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5024 
n_act = 3527 
n_pre = 3511 
n_ref = 0 
n_req = 15368 
total_req = 19136 

Dual Bus Interface Util: 
issued_total_row = 7038 
issued_total_col = 19136 
Row_Bus_Util =  0.043805 
CoL_Bus_Util = 0.119103 
Either_Row_CoL_Bus_Util = 0.146676 
Issued_on_Two_Bus_Simul_Util = 0.016232 
issued_two_Eff = 0.110668 
queue_avg = 2.804222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.80422
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 213989 -   mf: uid=6514546, sid4294967295:w4294967295, part=1, addr=0xc112ca00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (213889), 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137187 n_act=3540 n_pre=3524 n_ref_event=0 n_req=15365 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5012 bw_util=0.119
n_activity=57212 dram_eff=0.3343
bk0: 848a 151301i bk1: 848a 151702i bk2: 832a 151168i bk3: 832a 150396i bk4: 832a 150881i bk5: 832a 151033i bk6: 880a 150492i bk7: 880a 151309i bk8: 896a 150702i bk9: 896a 150500i bk10: 904a 150893i bk11: 904a 150092i bk12: 960a 150050i bk13: 960a 150765i bk14: 904a 151289i bk15: 904a 150994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769606
Row_Buffer_Locality_read = 0.811012
Row_Buffer_Locality_write = 0.303272
Bank_Level_Parallism = 3.449745
Bank_Level_Parallism_Col = 2.715930
Bank_Level_Parallism_Ready = 1.583089
write_to_read_ratio_blp_rw_average = 0.286603
GrpLevelPara = 1.930490 

BW Util details:
bwutil = 0.119029 
total_CMD = 160667 
util_bw = 19124 
Wasted_Col = 23233 
Wasted_Row = 7638 
Idle = 110672 

BW Util Bottlenecks: 
RCDc_limit = 19488 
RCDWRc_limit = 4274 
WTRc_limit = 4704 
RTWc_limit = 14776 
CCDLc_limit = 11021 
rwq = 0 
CCDLc_limit_alone = 9508 
WTRc_limit_alone = 4246 
RTWc_limit_alone = 13721 

Commands details: 
total_CMD = 160667 
n_nop = 137187 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5012 
n_act = 3540 
n_pre = 3524 
n_ref = 0 
n_req = 15365 
total_req = 19124 

Dual Bus Interface Util: 
issued_total_row = 7064 
issued_total_col = 19124 
Row_Bus_Util =  0.043967 
CoL_Bus_Util = 0.119029 
Either_Row_CoL_Bus_Util = 0.146141 
Issued_on_Two_Bus_Simul_Util = 0.016855 
issued_two_Eff = 0.115332 
queue_avg = 2.864807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.86481
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137051 n_act=3571 n_pre=3555 n_ref_event=0 n_req=15376 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5056 bw_util=0.1193
n_activity=58485 dram_eff=0.3277
bk0: 848a 151900i bk1: 848a 151889i bk2: 832a 151423i bk3: 832a 150897i bk4: 832a 151087i bk5: 832a 150988i bk6: 880a 150191i bk7: 880a 150461i bk8: 896a 150496i bk9: 896a 150491i bk10: 904a 149204i bk11: 904a 149903i bk12: 960a 150296i bk13: 960a 150377i bk14: 904a 151359i bk15: 904a 151080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767755
Row_Buffer_Locality_read = 0.810728
Row_Buffer_Locality_write = 0.287975
Bank_Level_Parallism = 3.432951
Bank_Level_Parallism_Col = 2.718579
Bank_Level_Parallism_Ready = 1.623644
write_to_read_ratio_blp_rw_average = 0.286132
GrpLevelPara = 1.904175 

BW Util details:
bwutil = 0.119303 
total_CMD = 160667 
util_bw = 19168 
Wasted_Col = 23720 
Wasted_Row = 7799 
Idle = 109980 

BW Util Bottlenecks: 
RCDc_limit = 19776 
RCDWRc_limit = 4390 
WTRc_limit = 4847 
RTWc_limit = 14027 
CCDLc_limit = 11145 
rwq = 0 
CCDLc_limit_alone = 9595 
WTRc_limit_alone = 4328 
RTWc_limit_alone = 12996 

Commands details: 
total_CMD = 160667 
n_nop = 137051 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5056 
n_act = 3571 
n_pre = 3555 
n_ref = 0 
n_req = 15376 
total_req = 19168 

Dual Bus Interface Util: 
issued_total_row = 7126 
issued_total_col = 19168 
Row_Bus_Util =  0.044353 
CoL_Bus_Util = 0.119303 
Either_Row_CoL_Bus_Util = 0.146987 
Issued_on_Two_Bus_Simul_Util = 0.016668 
issued_two_Eff = 0.113398 
queue_avg = 2.917164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.91716
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137140 n_act=3540 n_pre=3524 n_ref_event=0 n_req=15377 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5060 bw_util=0.1193
n_activity=58034 dram_eff=0.3304
bk0: 848a 151133i bk1: 848a 151896i bk2: 832a 151202i bk3: 832a 151236i bk4: 832a 150929i bk5: 832a 150883i bk6: 880a 150096i bk7: 880a 150705i bk8: 896a 150691i bk9: 896a 150576i bk10: 904a 150360i bk11: 904a 149648i bk12: 960a 150478i bk13: 960a 150825i bk14: 904a 151471i bk15: 904a 151291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769786
Row_Buffer_Locality_read = 0.813209
Row_Buffer_Locality_write = 0.285376
Bank_Level_Parallism = 3.440675
Bank_Level_Parallism_Col = 2.709293
Bank_Level_Parallism_Ready = 1.588984
write_to_read_ratio_blp_rw_average = 0.290601
GrpLevelPara = 1.918849 

BW Util details:
bwutil = 0.119328 
total_CMD = 160667 
util_bw = 19172 
Wasted_Col = 23566 
Wasted_Row = 7435 
Idle = 110494 

BW Util Bottlenecks: 
RCDc_limit = 19265 
RCDWRc_limit = 4482 
WTRc_limit = 4995 
RTWc_limit = 14588 
CCDLc_limit = 11295 
rwq = 0 
CCDLc_limit_alone = 9627 
WTRc_limit_alone = 4489 
RTWc_limit_alone = 13426 

Commands details: 
total_CMD = 160667 
n_nop = 137140 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5060 
n_act = 3540 
n_pre = 3524 
n_ref = 0 
n_req = 15377 
total_req = 19172 

Dual Bus Interface Util: 
issued_total_row = 7064 
issued_total_col = 19172 
Row_Bus_Util =  0.043967 
CoL_Bus_Util = 0.119328 
Either_Row_CoL_Bus_Util = 0.146433 
Issued_on_Two_Bus_Simul_Util = 0.016861 
issued_two_Eff = 0.115144 
queue_avg = 2.810789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.81079
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137140 n_act=3528 n_pre=3512 n_ref_event=0 n_req=15368 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5024 bw_util=0.1191
n_activity=58343 dram_eff=0.328
bk0: 848a 151523i bk1: 848a 151566i bk2: 832a 151504i bk3: 832a 150688i bk4: 832a 151040i bk5: 832a 151233i bk6: 880a 150566i bk7: 880a 151345i bk8: 896a 150420i bk9: 896a 150487i bk10: 904a 150278i bk11: 904a 150619i bk12: 960a 150732i bk13: 960a 150163i bk14: 904a 151224i bk15: 904a 151145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770432
Row_Buffer_Locality_read = 0.815122
Row_Buffer_Locality_write = 0.268312
Bank_Level_Parallism = 3.379182
Bank_Level_Parallism_Col = 2.675315
Bank_Level_Parallism_Ready = 1.588158
write_to_read_ratio_blp_rw_average = 0.298888
GrpLevelPara = 1.900522 

BW Util details:
bwutil = 0.119103 
total_CMD = 160667 
util_bw = 19136 
Wasted_Col = 23938 
Wasted_Row = 7680 
Idle = 109913 

BW Util Bottlenecks: 
RCDc_limit = 19457 
RCDWRc_limit = 4571 
WTRc_limit = 4824 
RTWc_limit = 15116 
CCDLc_limit = 11194 
rwq = 0 
CCDLc_limit_alone = 9626 
WTRc_limit_alone = 4318 
RTWc_limit_alone = 14054 

Commands details: 
total_CMD = 160667 
n_nop = 137140 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5024 
n_act = 3528 
n_pre = 3512 
n_ref = 0 
n_req = 15368 
total_req = 19136 

Dual Bus Interface Util: 
issued_total_row = 7040 
issued_total_col = 19136 
Row_Bus_Util =  0.043817 
CoL_Bus_Util = 0.119103 
Either_Row_CoL_Bus_Util = 0.146433 
Issued_on_Two_Bus_Simul_Util = 0.016488 
issued_two_Eff = 0.112594 
queue_avg = 2.714534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.71453
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137111 n_act=3539 n_pre=3523 n_ref_event=0 n_req=15370 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5032 bw_util=0.1192
n_activity=58164 dram_eff=0.3291
bk0: 848a 151739i bk1: 848a 151416i bk2: 832a 151015i bk3: 832a 150691i bk4: 832a 150993i bk5: 832a 150450i bk6: 880a 150947i bk7: 880a 149963i bk8: 896a 149845i bk9: 896a 150440i bk10: 904a 150342i bk11: 904a 150645i bk12: 960a 151631i bk13: 960a 150689i bk14: 904a 150551i bk15: 904a 151653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769746
Row_Buffer_Locality_read = 0.813421
Row_Buffer_Locality_write = 0.279809
Bank_Level_Parallism = 3.439179
Bank_Level_Parallism_Col = 2.703741
Bank_Level_Parallism_Ready = 1.575742
write_to_read_ratio_blp_rw_average = 0.297383
GrpLevelPara = 1.915354 

BW Util details:
bwutil = 0.119153 
total_CMD = 160667 
util_bw = 19144 
Wasted_Col = 23698 
Wasted_Row = 7470 
Idle = 110355 

BW Util Bottlenecks: 
RCDc_limit = 19516 
RCDWRc_limit = 4622 
WTRc_limit = 4648 
RTWc_limit = 15445 
CCDLc_limit = 11322 
rwq = 0 
CCDLc_limit_alone = 9808 
WTRc_limit_alone = 4235 
RTWc_limit_alone = 14344 

Commands details: 
total_CMD = 160667 
n_nop = 137111 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5032 
n_act = 3539 
n_pre = 3523 
n_ref = 0 
n_req = 15370 
total_req = 19144 

Dual Bus Interface Util: 
issued_total_row = 7062 
issued_total_col = 19144 
Row_Bus_Util =  0.043954 
CoL_Bus_Util = 0.119153 
Either_Row_CoL_Bus_Util = 0.146614 
Issued_on_Two_Bus_Simul_Util = 0.016494 
issued_two_Eff = 0.112498 
queue_avg = 2.851911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.85191
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137012 n_act=3557 n_pre=3541 n_ref_event=0 n_req=15360 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=4992 bw_util=0.1189
n_activity=58745 dram_eff=0.3252
bk0: 848a 151906i bk1: 848a 152317i bk2: 832a 151568i bk3: 832a 151404i bk4: 832a 151037i bk5: 832a 150897i bk6: 880a 149474i bk7: 880a 150635i bk8: 896a 151051i bk9: 896a 150469i bk10: 904a 150366i bk11: 904a 150543i bk12: 960a 151510i bk13: 960a 151144i bk14: 904a 150874i bk15: 904a 151210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768424
Row_Buffer_Locality_read = 0.811224
Row_Buffer_Locality_write = 0.284455
Bank_Level_Parallism = 3.329022
Bank_Level_Parallism_Col = 2.596401
Bank_Level_Parallism_Ready = 1.546011
write_to_read_ratio_blp_rw_average = 0.286823
GrpLevelPara = 1.882294 

BW Util details:
bwutil = 0.118904 
total_CMD = 160667 
util_bw = 19104 
Wasted_Col = 24247 
Wasted_Row = 7603 
Idle = 109713 

BW Util Bottlenecks: 
RCDc_limit = 20182 
RCDWRc_limit = 4593 
WTRc_limit = 3922 
RTWc_limit = 15102 
CCDLc_limit = 11162 
rwq = 0 
CCDLc_limit_alone = 9622 
WTRc_limit_alone = 3517 
RTWc_limit_alone = 13967 

Commands details: 
total_CMD = 160667 
n_nop = 137012 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 4992 
n_act = 3557 
n_pre = 3541 
n_ref = 0 
n_req = 15360 
total_req = 19104 

Dual Bus Interface Util: 
issued_total_row = 7098 
issued_total_col = 19104 
Row_Bus_Util =  0.044178 
CoL_Bus_Util = 0.118904 
Either_Row_CoL_Bus_Util = 0.147230 
Issued_on_Two_Bus_Simul_Util = 0.015853 
issued_two_Eff = 0.107673 
queue_avg = 2.761687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.76169
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 214001 -   mf: uid=6514547, sid4294967295:w4294967295, part=7, addr=0xc1104380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (213901), 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137132 n_act=3533 n_pre=3517 n_ref_event=0 n_req=15355 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=4972 bw_util=0.1188
n_activity=57902 dram_eff=0.3296
bk0: 848a 152089i bk1: 848a 151492i bk2: 832a 151074i bk3: 832a 150942i bk4: 832a 150571i bk5: 832a 150747i bk6: 880a 151197i bk7: 880a 151087i bk8: 896a 150517i bk9: 896a 151209i bk10: 904a 150985i bk11: 904a 150011i bk12: 960a 151082i bk13: 960a 150771i bk14: 904a 151711i bk15: 904a 151388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769912
Row_Buffer_Locality_read = 0.811721
Row_Buffer_Locality_write = 0.295253
Bank_Level_Parallism = 3.357896
Bank_Level_Parallism_Col = 2.617209
Bank_Level_Parallism_Ready = 1.547369
write_to_read_ratio_blp_rw_average = 0.287993
GrpLevelPara = 1.881178 

BW Util details:
bwutil = 0.118780 
total_CMD = 160667 
util_bw = 19084 
Wasted_Col = 23819 
Wasted_Row = 7472 
Idle = 110292 

BW Util Bottlenecks: 
RCDc_limit = 19738 
RCDWRc_limit = 4338 
WTRc_limit = 4839 
RTWc_limit = 14091 
CCDLc_limit = 11380 
rwq = 0 
CCDLc_limit_alone = 9833 
WTRc_limit_alone = 4361 
RTWc_limit_alone = 13022 

Commands details: 
total_CMD = 160667 
n_nop = 137132 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 4972 
n_act = 3533 
n_pre = 3517 
n_ref = 0 
n_req = 15355 
total_req = 19084 

Dual Bus Interface Util: 
issued_total_row = 7050 
issued_total_col = 19084 
Row_Bus_Util =  0.043880 
CoL_Bus_Util = 0.118780 
Either_Row_CoL_Bus_Util = 0.146483 
Issued_on_Two_Bus_Simul_Util = 0.016176 
issued_two_Eff = 0.110431 
queue_avg = 2.749233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74923
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137238 n_act=3500 n_pre=3484 n_ref_event=0 n_req=15370 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5032 bw_util=0.1192
n_activity=58341 dram_eff=0.3281
bk0: 848a 151827i bk1: 848a 151846i bk2: 832a 151039i bk3: 832a 151860i bk4: 832a 150997i bk5: 832a 151389i bk6: 880a 150348i bk7: 880a 150192i bk8: 896a 150049i bk9: 896a 150215i bk10: 904a 150787i bk11: 904a 150607i bk12: 960a 150976i bk13: 960a 151297i bk14: 904a 151887i bk15: 904a 151160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772284
Row_Buffer_Locality_read = 0.814130
Row_Buffer_Locality_write = 0.302862
Bank_Level_Parallism = 3.343442
Bank_Level_Parallism_Col = 2.639788
Bank_Level_Parallism_Ready = 1.563571
write_to_read_ratio_blp_rw_average = 0.288652
GrpLevelPara = 1.883599 

BW Util details:
bwutil = 0.119153 
total_CMD = 160667 
util_bw = 19144 
Wasted_Col = 23664 
Wasted_Row = 7908 
Idle = 109951 

BW Util Bottlenecks: 
RCDc_limit = 19418 
RCDWRc_limit = 4406 
WTRc_limit = 4729 
RTWc_limit = 13934 
CCDLc_limit = 10983 
rwq = 0 
CCDLc_limit_alone = 9483 
WTRc_limit_alone = 4229 
RTWc_limit_alone = 12934 

Commands details: 
total_CMD = 160667 
n_nop = 137238 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5032 
n_act = 3500 
n_pre = 3484 
n_ref = 0 
n_req = 15370 
total_req = 19144 

Dual Bus Interface Util: 
issued_total_row = 6984 
issued_total_col = 19144 
Row_Bus_Util =  0.043469 
CoL_Bus_Util = 0.119153 
Either_Row_CoL_Bus_Util = 0.145823 
Issued_on_Two_Bus_Simul_Util = 0.016799 
issued_two_Eff = 0.115199 
queue_avg = 2.735117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.73512
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137303 n_act=3506 n_pre=3490 n_ref_event=0 n_req=15370 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5032 bw_util=0.1192
n_activity=57536 dram_eff=0.3327
bk0: 848a 151551i bk1: 848a 151527i bk2: 832a 150491i bk3: 832a 150762i bk4: 832a 150651i bk5: 832a 150776i bk6: 880a 150139i bk7: 880a 150609i bk8: 896a 149739i bk9: 896a 150606i bk10: 904a 150664i bk11: 904a 150213i bk12: 960a 151074i bk13: 960a 150766i bk14: 904a 150874i bk15: 904a 150996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771893
Row_Buffer_Locality_read = 0.814697
Row_Buffer_Locality_write = 0.291733
Bank_Level_Parallism = 3.522372
Bank_Level_Parallism_Col = 2.794578
Bank_Level_Parallism_Ready = 1.655506
write_to_read_ratio_blp_rw_average = 0.285989
GrpLevelPara = 1.943044 

BW Util details:
bwutil = 0.119153 
total_CMD = 160667 
util_bw = 19144 
Wasted_Col = 22996 
Wasted_Row = 7430 
Idle = 111097 

BW Util Bottlenecks: 
RCDc_limit = 19028 
RCDWRc_limit = 4198 
WTRc_limit = 4646 
RTWc_limit = 14689 
CCDLc_limit = 11119 
rwq = 0 
CCDLc_limit_alone = 9610 
WTRc_limit_alone = 4183 
RTWc_limit_alone = 13643 

Commands details: 
total_CMD = 160667 
n_nop = 137303 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5032 
n_act = 3506 
n_pre = 3490 
n_ref = 0 
n_req = 15370 
total_req = 19144 

Dual Bus Interface Util: 
issued_total_row = 6996 
issued_total_col = 19144 
Row_Bus_Util =  0.043543 
CoL_Bus_Util = 0.119153 
Either_Row_CoL_Bus_Util = 0.145419 
Issued_on_Two_Bus_Simul_Util = 0.017278 
issued_two_Eff = 0.118815 
queue_avg = 2.775610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.77561
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137222 n_act=3521 n_pre=3505 n_ref_event=0 n_req=15364 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.119
n_activity=57453 dram_eff=0.3328
bk0: 848a 151417i bk1: 848a 152011i bk2: 832a 151196i bk3: 832a 151272i bk4: 832a 151105i bk5: 832a 151143i bk6: 880a 150256i bk7: 880a 150629i bk8: 896a 150909i bk9: 896a 151188i bk10: 904a 150578i bk11: 904a 150076i bk12: 960a 151147i bk13: 960a 150349i bk14: 904a 151125i bk15: 904a 151720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770828
Row_Buffer_Locality_read = 0.813563
Row_Buffer_Locality_write = 0.289137
Bank_Level_Parallism = 3.382672
Bank_Level_Parallism_Col = 2.651879
Bank_Level_Parallism_Ready = 1.553818
write_to_read_ratio_blp_rw_average = 0.289901
GrpLevelPara = 1.900850 

BW Util details:
bwutil = 0.119004 
total_CMD = 160667 
util_bw = 19120 
Wasted_Col = 23635 
Wasted_Row = 7476 
Idle = 110436 

BW Util Bottlenecks: 
RCDc_limit = 19520 
RCDWRc_limit = 4548 
WTRc_limit = 5105 
RTWc_limit = 14249 
CCDLc_limit = 11039 
rwq = 0 
CCDLc_limit_alone = 9523 
WTRc_limit_alone = 4557 
RTWc_limit_alone = 13281 

Commands details: 
total_CMD = 160667 
n_nop = 137222 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 3521 
n_pre = 3505 
n_ref = 0 
n_req = 15364 
total_req = 19120 

Dual Bus Interface Util: 
issued_total_row = 7026 
issued_total_col = 19120 
Row_Bus_Util =  0.043730 
CoL_Bus_Util = 0.119004 
Either_Row_CoL_Bus_Util = 0.145923 
Issued_on_Two_Bus_Simul_Util = 0.016811 
issued_two_Eff = 0.115206 
queue_avg = 2.775249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.77525
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137123 n_act=3510 n_pre=3494 n_ref_event=0 n_req=15364 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.119
n_activity=58950 dram_eff=0.3243
bk0: 848a 152261i bk1: 848a 151589i bk2: 832a 151384i bk3: 832a 150845i bk4: 832a 150669i bk5: 832a 150758i bk6: 880a 150265i bk7: 880a 150718i bk8: 896a 150959i bk9: 896a 150344i bk10: 904a 150561i bk11: 904a 150653i bk12: 960a 150041i bk13: 960a 150444i bk14: 904a 151408i bk15: 904a 150838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771544
Row_Buffer_Locality_read = 0.814059
Row_Buffer_Locality_write = 0.292332
Bank_Level_Parallism = 3.360489
Bank_Level_Parallism_Col = 2.664055
Bank_Level_Parallism_Ready = 1.565743
write_to_read_ratio_blp_rw_average = 0.300729
GrpLevelPara = 1.918887 

BW Util details:
bwutil = 0.119004 
total_CMD = 160667 
util_bw = 19120 
Wasted_Col = 24292 
Wasted_Row = 7860 
Idle = 109395 

BW Util Bottlenecks: 
RCDc_limit = 19716 
RCDWRc_limit = 4572 
WTRc_limit = 4417 
RTWc_limit = 16140 
CCDLc_limit = 11148 
rwq = 0 
CCDLc_limit_alone = 9525 
WTRc_limit_alone = 3994 
RTWc_limit_alone = 14940 

Commands details: 
total_CMD = 160667 
n_nop = 137123 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 3510 
n_pre = 3494 
n_ref = 0 
n_req = 15364 
total_req = 19120 

Dual Bus Interface Util: 
issued_total_row = 7004 
issued_total_col = 19120 
Row_Bus_Util =  0.043593 
CoL_Bus_Util = 0.119004 
Either_Row_CoL_Bus_Util = 0.146539 
Issued_on_Two_Bus_Simul_Util = 0.016058 
issued_two_Eff = 0.109582 
queue_avg = 2.864957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.86496
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137148 n_act=3525 n_pre=3509 n_ref_event=0 n_req=15371 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5036 bw_util=0.1192
n_activity=57480 dram_eff=0.3331
bk0: 848a 151919i bk1: 848a 150508i bk2: 832a 150984i bk3: 832a 151179i bk4: 832a 150885i bk5: 832a 151075i bk6: 880a 150401i bk7: 880a 150036i bk8: 896a 150171i bk9: 896a 150525i bk10: 904a 150429i bk11: 904a 150531i bk12: 960a 150529i bk13: 960a 150707i bk14: 904a 151313i bk15: 904a 150508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770672
Row_Buffer_Locality_read = 0.812854
Row_Buffer_Locality_write = 0.297855
Bank_Level_Parallism = 3.490071
Bank_Level_Parallism_Col = 2.754250
Bank_Level_Parallism_Ready = 1.597399
write_to_read_ratio_blp_rw_average = 0.291205
GrpLevelPara = 1.930332 

BW Util details:
bwutil = 0.119178 
total_CMD = 160667 
util_bw = 19148 
Wasted_Col = 23421 
Wasted_Row = 7385 
Idle = 110713 

BW Util Bottlenecks: 
RCDc_limit = 19543 
RCDWRc_limit = 4217 
WTRc_limit = 4473 
RTWc_limit = 15584 
CCDLc_limit = 11178 
rwq = 0 
CCDLc_limit_alone = 9549 
WTRc_limit_alone = 4000 
RTWc_limit_alone = 14428 

Commands details: 
total_CMD = 160667 
n_nop = 137148 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5036 
n_act = 3525 
n_pre = 3509 
n_ref = 0 
n_req = 15371 
total_req = 19148 

Dual Bus Interface Util: 
issued_total_row = 7034 
issued_total_col = 19148 
Row_Bus_Util =  0.043780 
CoL_Bus_Util = 0.119178 
Either_Row_CoL_Bus_Util = 0.146384 
Issued_on_Two_Bus_Simul_Util = 0.016575 
issued_two_Eff = 0.113228 
queue_avg = 2.814604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8146
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137068 n_act=3500 n_pre=3484 n_ref_event=0 n_req=15378 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5064 bw_util=0.1194
n_activity=58369 dram_eff=0.3285
bk0: 848a 152097i bk1: 848a 151483i bk2: 832a 151400i bk3: 832a 151457i bk4: 832a 150821i bk5: 832a 151219i bk6: 880a 150304i bk7: 880a 151086i bk8: 896a 150289i bk9: 896a 150540i bk10: 904a 151308i bk11: 904a 150402i bk12: 960a 150721i bk13: 960a 150981i bk14: 904a 150792i bk15: 904a 151284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772402
Row_Buffer_Locality_read = 0.814697
Row_Buffer_Locality_write = 0.300948
Bank_Level_Parallism = 3.343161
Bank_Level_Parallism_Col = 2.633538
Bank_Level_Parallism_Ready = 1.555903
write_to_read_ratio_blp_rw_average = 0.296411
GrpLevelPara = 1.895832 

BW Util details:
bwutil = 0.119352 
total_CMD = 160667 
util_bw = 19176 
Wasted_Col = 24023 
Wasted_Row = 7611 
Idle = 109857 

BW Util Bottlenecks: 
RCDc_limit = 19549 
RCDWRc_limit = 4574 
WTRc_limit = 4409 
RTWc_limit = 15153 
CCDLc_limit = 11381 
rwq = 0 
CCDLc_limit_alone = 9837 
WTRc_limit_alone = 4012 
RTWc_limit_alone = 14006 

Commands details: 
total_CMD = 160667 
n_nop = 137068 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5064 
n_act = 3500 
n_pre = 3484 
n_ref = 0 
n_req = 15378 
total_req = 19176 

Dual Bus Interface Util: 
issued_total_row = 6984 
issued_total_col = 19176 
Row_Bus_Util =  0.043469 
CoL_Bus_Util = 0.119352 
Either_Row_CoL_Bus_Util = 0.146881 
Issued_on_Two_Bus_Simul_Util = 0.015940 
issued_two_Eff = 0.108522 
queue_avg = 2.829256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82926
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137174 n_act=3491 n_pre=3475 n_ref_event=0 n_req=15370 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5032 bw_util=0.1192
n_activity=58255 dram_eff=0.3286
bk0: 848a 152120i bk1: 848a 151774i bk2: 832a 151329i bk3: 832a 151791i bk4: 832a 150504i bk5: 832a 150900i bk6: 880a 150607i bk7: 880a 150561i bk8: 896a 150103i bk9: 896a 150601i bk10: 904a 150091i bk11: 904a 150276i bk12: 960a 150810i bk13: 960a 151294i bk14: 904a 151332i bk15: 904a 151321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772869
Row_Buffer_Locality_read = 0.813209
Row_Buffer_Locality_write = 0.320350
Bank_Level_Parallism = 3.364979
Bank_Level_Parallism_Col = 2.649653
Bank_Level_Parallism_Ready = 1.568220
write_to_read_ratio_blp_rw_average = 0.292688
GrpLevelPara = 1.906576 

BW Util details:
bwutil = 0.119153 
total_CMD = 160667 
util_bw = 19144 
Wasted_Col = 24018 
Wasted_Row = 7545 
Idle = 109960 

BW Util Bottlenecks: 
RCDc_limit = 19727 
RCDWRc_limit = 4388 
WTRc_limit = 4831 
RTWc_limit = 15199 
CCDLc_limit = 11435 
rwq = 0 
CCDLc_limit_alone = 9797 
WTRc_limit_alone = 4336 
RTWc_limit_alone = 14056 

Commands details: 
total_CMD = 160667 
n_nop = 137174 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5032 
n_act = 3491 
n_pre = 3475 
n_ref = 0 
n_req = 15370 
total_req = 19144 

Dual Bus Interface Util: 
issued_total_row = 6966 
issued_total_col = 19144 
Row_Bus_Util =  0.043357 
CoL_Bus_Util = 0.119153 
Either_Row_CoL_Bus_Util = 0.146222 
Issued_on_Two_Bus_Simul_Util = 0.016288 
issued_two_Eff = 0.111395 
queue_avg = 2.847672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.84767
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137098 n_act=3526 n_pre=3510 n_ref_event=0 n_req=15370 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5032 bw_util=0.1192
n_activity=57737 dram_eff=0.3316
bk0: 848a 151548i bk1: 848a 150349i bk2: 832a 151074i bk3: 832a 151038i bk4: 832a 151315i bk5: 832a 151352i bk6: 880a 150649i bk7: 880a 150902i bk8: 896a 150366i bk9: 896a 150621i bk10: 904a 150635i bk11: 904a 150195i bk12: 960a 150594i bk13: 960a 150949i bk14: 904a 150839i bk15: 904a 151196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770592
Row_Buffer_Locality_read = 0.813846
Row_Buffer_Locality_write = 0.285374
Bank_Level_Parallism = 3.425654
Bank_Level_Parallism_Col = 2.683627
Bank_Level_Parallism_Ready = 1.582114
write_to_read_ratio_blp_rw_average = 0.295057
GrpLevelPara = 1.914891 

BW Util details:
bwutil = 0.119153 
total_CMD = 160667 
util_bw = 19144 
Wasted_Col = 23697 
Wasted_Row = 7491 
Idle = 110335 

BW Util Bottlenecks: 
RCDc_limit = 19628 
RCDWRc_limit = 4496 
WTRc_limit = 4174 
RTWc_limit = 16056 
CCDLc_limit = 11170 
rwq = 0 
CCDLc_limit_alone = 9568 
WTRc_limit_alone = 3727 
RTWc_limit_alone = 14901 

Commands details: 
total_CMD = 160667 
n_nop = 137098 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5032 
n_act = 3526 
n_pre = 3510 
n_ref = 0 
n_req = 15370 
total_req = 19144 

Dual Bus Interface Util: 
issued_total_row = 7036 
issued_total_col = 19144 
Row_Bus_Util =  0.043792 
CoL_Bus_Util = 0.119153 
Either_Row_CoL_Bus_Util = 0.146695 
Issued_on_Two_Bus_Simul_Util = 0.016251 
issued_two_Eff = 0.110781 
queue_avg = 2.836556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83656
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137143 n_act=3558 n_pre=3542 n_ref_event=0 n_req=15358 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=4984 bw_util=0.1189
n_activity=58426 dram_eff=0.3268
bk0: 848a 151659i bk1: 848a 151364i bk2: 832a 150944i bk3: 832a 150968i bk4: 832a 150950i bk5: 832a 150676i bk6: 880a 150512i bk7: 880a 150254i bk8: 896a 150527i bk9: 896a 149954i bk10: 904a 150363i bk11: 904a 151129i bk12: 960a 150861i bk13: 960a 150076i bk14: 904a 151226i bk15: 904a 151296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768329
Row_Buffer_Locality_read = 0.811933
Row_Buffer_Locality_write = 0.274478
Bank_Level_Parallism = 3.427241
Bank_Level_Parallism_Col = 2.705091
Bank_Level_Parallism_Ready = 1.582059
write_to_read_ratio_blp_rw_average = 0.296242
GrpLevelPara = 1.940050 

BW Util details:
bwutil = 0.118855 
total_CMD = 160667 
util_bw = 19096 
Wasted_Col = 23598 
Wasted_Row = 7863 
Idle = 110110 

BW Util Bottlenecks: 
RCDc_limit = 19554 
RCDWRc_limit = 4614 
WTRc_limit = 5091 
RTWc_limit = 14871 
CCDLc_limit = 10928 
rwq = 0 
CCDLc_limit_alone = 9378 
WTRc_limit_alone = 4623 
RTWc_limit_alone = 13789 

Commands details: 
total_CMD = 160667 
n_nop = 137143 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 4984 
n_act = 3558 
n_pre = 3542 
n_ref = 0 
n_req = 15358 
total_req = 19096 

Dual Bus Interface Util: 
issued_total_row = 7100 
issued_total_col = 19096 
Row_Bus_Util =  0.044191 
CoL_Bus_Util = 0.118855 
Either_Row_CoL_Bus_Util = 0.146415 
Issued_on_Two_Bus_Simul_Util = 0.016631 
issued_two_Eff = 0.113586 
queue_avg = 2.787654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.78765
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137147 n_act=3552 n_pre=3536 n_ref_event=0 n_req=15358 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=4984 bw_util=0.1189
n_activity=57771 dram_eff=0.3305
bk0: 848a 151822i bk1: 848a 151209i bk2: 832a 151591i bk3: 832a 151362i bk4: 832a 151276i bk5: 832a 150383i bk6: 880a 151515i bk7: 880a 150827i bk8: 896a 150817i bk9: 896a 150916i bk10: 904a 150844i bk11: 904a 150823i bk12: 960a 150257i bk13: 960a 150986i bk14: 904a 151368i bk15: 904a 151074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768720
Row_Buffer_Locality_read = 0.812217
Row_Buffer_Locality_write = 0.276083
Bank_Level_Parallism = 3.374071
Bank_Level_Parallism_Col = 2.634607
Bank_Level_Parallism_Ready = 1.549068
write_to_read_ratio_blp_rw_average = 0.285014
GrpLevelPara = 1.921058 

BW Util details:
bwutil = 0.118855 
total_CMD = 160667 
util_bw = 19096 
Wasted_Col = 23351 
Wasted_Row = 7629 
Idle = 110591 

BW Util Bottlenecks: 
RCDc_limit = 19603 
RCDWRc_limit = 4523 
WTRc_limit = 4717 
RTWc_limit = 13842 
CCDLc_limit = 10531 
rwq = 0 
CCDLc_limit_alone = 9171 
WTRc_limit_alone = 4239 
RTWc_limit_alone = 12960 

Commands details: 
total_CMD = 160667 
n_nop = 137147 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 4984 
n_act = 3552 
n_pre = 3536 
n_ref = 0 
n_req = 15358 
total_req = 19096 

Dual Bus Interface Util: 
issued_total_row = 7088 
issued_total_col = 19096 
Row_Bus_Util =  0.044116 
CoL_Bus_Util = 0.118855 
Either_Row_CoL_Bus_Util = 0.146390 
Issued_on_Two_Bus_Simul_Util = 0.016581 
issued_two_Eff = 0.113265 
queue_avg = 2.569551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56955
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137133 n_act=3557 n_pre=3541 n_ref_event=0 n_req=15374 n_rd=14116 n_rd_L2_A=0 n_write=0 n_wr_bk=5032 bw_util=0.1192
n_activity=57710 dram_eff=0.3318
bk0: 848a 152223i bk1: 848a 151226i bk2: 832a 151404i bk3: 832a 151010i bk4: 832a 151092i bk5: 832a 151204i bk6: 880a 150652i bk7: 880a 150005i bk8: 896a 150839i bk9: 896a 151349i bk10: 904a 150720i bk11: 904a 150334i bk12: 960a 150047i bk13: 960a 150385i bk14: 904a 151304i bk15: 908a 151278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768635
Row_Buffer_Locality_read = 0.811491
Row_Buffer_Locality_write = 0.287758
Bank_Level_Parallism = 3.401520
Bank_Level_Parallism_Col = 2.651708
Bank_Level_Parallism_Ready = 1.541884
write_to_read_ratio_blp_rw_average = 0.295522
GrpLevelPara = 1.918875 

BW Util details:
bwutil = 0.119178 
total_CMD = 160667 
util_bw = 19148 
Wasted_Col = 23663 
Wasted_Row = 7453 
Idle = 110403 

BW Util Bottlenecks: 
RCDc_limit = 19449 
RCDWRc_limit = 4563 
WTRc_limit = 4214 
RTWc_limit = 15073 
CCDLc_limit = 10961 
rwq = 0 
CCDLc_limit_alone = 9506 
WTRc_limit_alone = 3861 
RTWc_limit_alone = 13971 

Commands details: 
total_CMD = 160667 
n_nop = 137133 
Read = 14116 
Write = 0 
L2_Alloc = 0 
L2_WB = 5032 
n_act = 3557 
n_pre = 3541 
n_ref = 0 
n_req = 15374 
total_req = 19148 

Dual Bus Interface Util: 
issued_total_row = 7098 
issued_total_col = 19148 
Row_Bus_Util =  0.044178 
CoL_Bus_Util = 0.119178 
Either_Row_CoL_Bus_Util = 0.146477 
Issued_on_Two_Bus_Simul_Util = 0.016880 
issued_two_Eff = 0.115238 
queue_avg = 2.775523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.77552
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137143 n_act=3513 n_pre=3497 n_ref_event=0 n_req=15361 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=4996 bw_util=0.1189
n_activity=57797 dram_eff=0.3306
bk0: 848a 151680i bk1: 848a 151501i bk2: 832a 151223i bk3: 832a 150596i bk4: 832a 150720i bk5: 832a 151376i bk6: 880a 151231i bk7: 880a 150899i bk8: 896a 150763i bk9: 896a 149703i bk10: 904a 150306i bk11: 904a 151422i bk12: 960a 150292i bk13: 960a 151153i bk14: 904a 151278i bk15: 904a 151293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771304
Row_Buffer_Locality_read = 0.812783
Row_Buffer_Locality_write = 0.302642
Bank_Level_Parallism = 3.393075
Bank_Level_Parallism_Col = 2.673532
Bank_Level_Parallism_Ready = 1.553590
write_to_read_ratio_blp_rw_average = 0.287612
GrpLevelPara = 1.915475 

BW Util details:
bwutil = 0.118929 
total_CMD = 160667 
util_bw = 19108 
Wasted_Col = 23611 
Wasted_Row = 7559 
Idle = 110389 

BW Util Bottlenecks: 
RCDc_limit = 19684 
RCDWRc_limit = 4421 
WTRc_limit = 4750 
RTWc_limit = 15153 
CCDLc_limit = 11049 
rwq = 0 
CCDLc_limit_alone = 9531 
WTRc_limit_alone = 4281 
RTWc_limit_alone = 14104 

Commands details: 
total_CMD = 160667 
n_nop = 137143 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 4996 
n_act = 3513 
n_pre = 3497 
n_ref = 0 
n_req = 15361 
total_req = 19108 

Dual Bus Interface Util: 
issued_total_row = 7010 
issued_total_col = 19108 
Row_Bus_Util =  0.043631 
CoL_Bus_Util = 0.118929 
Either_Row_CoL_Bus_Util = 0.146415 
Issued_on_Two_Bus_Simul_Util = 0.016145 
issued_two_Eff = 0.110270 
queue_avg = 2.791227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.79123
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137149 n_act=3551 n_pre=3535 n_ref_event=0 n_req=15359 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=4988 bw_util=0.1189
n_activity=57342 dram_eff=0.3331
bk0: 848a 152358i bk1: 848a 152317i bk2: 832a 150640i bk3: 832a 150645i bk4: 832a 150851i bk5: 832a 150875i bk6: 880a 150210i bk7: 880a 149860i bk8: 896a 150389i bk9: 896a 150342i bk10: 904a 150124i bk11: 904a 149979i bk12: 960a 151973i bk13: 960a 150435i bk14: 904a 151389i bk15: 904a 151584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768800
Row_Buffer_Locality_read = 0.812004
Row_Buffer_Locality_write = 0.279872
Bank_Level_Parallism = 3.455298
Bank_Level_Parallism_Col = 2.699952
Bank_Level_Parallism_Ready = 1.555654
write_to_read_ratio_blp_rw_average = 0.299569
GrpLevelPara = 1.934581 

BW Util details:
bwutil = 0.118879 
total_CMD = 160667 
util_bw = 19100 
Wasted_Col = 23553 
Wasted_Row = 7143 
Idle = 110871 

BW Util Bottlenecks: 
RCDc_limit = 19552 
RCDWRc_limit = 4533 
WTRc_limit = 4636 
RTWc_limit = 16078 
CCDLc_limit = 11360 
rwq = 0 
CCDLc_limit_alone = 9808 
WTRc_limit_alone = 4168 
RTWc_limit_alone = 14994 

Commands details: 
total_CMD = 160667 
n_nop = 137149 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 4988 
n_act = 3551 
n_pre = 3535 
n_ref = 0 
n_req = 15359 
total_req = 19100 

Dual Bus Interface Util: 
issued_total_row = 7086 
issued_total_col = 19100 
Row_Bus_Util =  0.044104 
CoL_Bus_Util = 0.118879 
Either_Row_CoL_Bus_Util = 0.146377 
Issued_on_Two_Bus_Simul_Util = 0.016606 
issued_two_Eff = 0.113445 
queue_avg = 2.816789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.81679
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137211 n_act=3530 n_pre=3514 n_ref_event=0 n_req=15364 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.119
n_activity=57039 dram_eff=0.3352
bk0: 848a 151715i bk1: 848a 151639i bk2: 832a 150837i bk3: 832a 150333i bk4: 832a 150860i bk5: 832a 151084i bk6: 880a 150918i bk7: 880a 151177i bk8: 896a 150182i bk9: 896a 150632i bk10: 904a 150532i bk11: 904a 150994i bk12: 960a 151160i bk13: 960a 149804i bk14: 904a 150429i bk15: 904a 151182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770242
Row_Buffer_Locality_read = 0.814059
Row_Buffer_Locality_write = 0.276358
Bank_Level_Parallism = 3.472062
Bank_Level_Parallism_Col = 2.710792
Bank_Level_Parallism_Ready = 1.593619
write_to_read_ratio_blp_rw_average = 0.289946
GrpLevelPara = 1.928003 

BW Util details:
bwutil = 0.119004 
total_CMD = 160667 
util_bw = 19120 
Wasted_Col = 23452 
Wasted_Row = 7127 
Idle = 110968 

BW Util Bottlenecks: 
RCDc_limit = 19606 
RCDWRc_limit = 4454 
WTRc_limit = 4592 
RTWc_limit = 15494 
CCDLc_limit = 11093 
rwq = 0 
CCDLc_limit_alone = 9607 
WTRc_limit_alone = 4183 
RTWc_limit_alone = 14417 

Commands details: 
total_CMD = 160667 
n_nop = 137211 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 3530 
n_pre = 3514 
n_ref = 0 
n_req = 15364 
total_req = 19120 

Dual Bus Interface Util: 
issued_total_row = 7044 
issued_total_col = 19120 
Row_Bus_Util =  0.043842 
CoL_Bus_Util = 0.119004 
Either_Row_CoL_Bus_Util = 0.145991 
Issued_on_Two_Bus_Simul_Util = 0.016855 
issued_two_Eff = 0.115450 
queue_avg = 2.786602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7866
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137047 n_act=3537 n_pre=3521 n_ref_event=0 n_req=15366 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5016 bw_util=0.1191
n_activity=58451 dram_eff=0.3272
bk0: 848a 151482i bk1: 848a 151082i bk2: 832a 150616i bk3: 832a 151923i bk4: 832a 150938i bk5: 832a 150853i bk6: 880a 150296i bk7: 880a 150125i bk8: 896a 150337i bk9: 896a 150798i bk10: 904a 150439i bk11: 904a 150566i bk12: 960a 150534i bk13: 960a 150728i bk14: 904a 150951i bk15: 904a 150952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769816
Row_Buffer_Locality_read = 0.812075
Row_Buffer_Locality_write = 0.294258
Bank_Level_Parallism = 3.432592
Bank_Level_Parallism_Col = 2.730443
Bank_Level_Parallism_Ready = 1.586104
write_to_read_ratio_blp_rw_average = 0.293349
GrpLevelPara = 1.922008 

BW Util details:
bwutil = 0.119054 
total_CMD = 160667 
util_bw = 19128 
Wasted_Col = 23690 
Wasted_Row = 7703 
Idle = 110146 

BW Util Bottlenecks: 
RCDc_limit = 19717 
RCDWRc_limit = 4538 
WTRc_limit = 4631 
RTWc_limit = 16088 
CCDLc_limit = 11315 
rwq = 0 
CCDLc_limit_alone = 9709 
WTRc_limit_alone = 4149 
RTWc_limit_alone = 14964 

Commands details: 
total_CMD = 160667 
n_nop = 137047 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5016 
n_act = 3537 
n_pre = 3521 
n_ref = 0 
n_req = 15366 
total_req = 19128 

Dual Bus Interface Util: 
issued_total_row = 7058 
issued_total_col = 19128 
Row_Bus_Util =  0.043929 
CoL_Bus_Util = 0.119054 
Either_Row_CoL_Bus_Util = 0.147012 
Issued_on_Two_Bus_Simul_Util = 0.015971 
issued_two_Eff = 0.108637 
queue_avg = 2.826249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82625
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137099 n_act=3522 n_pre=3506 n_ref_event=0 n_req=15356 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=4976 bw_util=0.1188
n_activity=59014 dram_eff=0.3234
bk0: 848a 151239i bk1: 848a 151874i bk2: 832a 151340i bk3: 832a 150759i bk4: 832a 150692i bk5: 832a 150096i bk6: 880a 150949i bk7: 880a 150952i bk8: 896a 150095i bk9: 896a 151084i bk10: 904a 150157i bk11: 904a 150951i bk12: 960a 150707i bk13: 960a 150781i bk14: 904a 151285i bk15: 904a 151479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770643
Row_Buffer_Locality_read = 0.812642
Row_Buffer_Locality_write = 0.294212
Bank_Level_Parallism = 3.361307
Bank_Level_Parallism_Col = 2.658276
Bank_Level_Parallism_Ready = 1.591314
write_to_read_ratio_blp_rw_average = 0.295789
GrpLevelPara = 1.886932 

BW Util details:
bwutil = 0.118805 
total_CMD = 160667 
util_bw = 19088 
Wasted_Col = 24164 
Wasted_Row = 7796 
Idle = 109619 

BW Util Bottlenecks: 
RCDc_limit = 19750 
RCDWRc_limit = 4479 
WTRc_limit = 4410 
RTWc_limit = 15302 
CCDLc_limit = 11179 
rwq = 0 
CCDLc_limit_alone = 9713 
WTRc_limit_alone = 3994 
RTWc_limit_alone = 14252 

Commands details: 
total_CMD = 160667 
n_nop = 137099 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 4976 
n_act = 3522 
n_pre = 3506 
n_ref = 0 
n_req = 15356 
total_req = 19088 

Dual Bus Interface Util: 
issued_total_row = 7028 
issued_total_col = 19088 
Row_Bus_Util =  0.043743 
CoL_Bus_Util = 0.118805 
Either_Row_CoL_Bus_Util = 0.146688 
Issued_on_Two_Bus_Simul_Util = 0.015859 
issued_two_Eff = 0.108113 
queue_avg = 2.831204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8312
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137109 n_act=3554 n_pre=3538 n_ref_event=0 n_req=15372 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5040 bw_util=0.1192
n_activity=57502 dram_eff=0.3331
bk0: 848a 152074i bk1: 848a 151839i bk2: 832a 150853i bk3: 832a 151128i bk4: 832a 150829i bk5: 832a 150833i bk6: 880a 149936i bk7: 880a 150422i bk8: 896a 149885i bk9: 896a 150300i bk10: 904a 149925i bk11: 904a 150040i bk12: 960a 150025i bk13: 960a 150728i bk14: 904a 151463i bk15: 904a 151648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768800
Row_Buffer_Locality_read = 0.812642
Row_Buffer_Locality_write = 0.277778
Bank_Level_Parallism = 3.487621
Bank_Level_Parallism_Col = 2.744671
Bank_Level_Parallism_Ready = 1.585526
write_to_read_ratio_blp_rw_average = 0.298418
GrpLevelPara = 1.939254 

BW Util details:
bwutil = 0.119203 
total_CMD = 160667 
util_bw = 19152 
Wasted_Col = 23390 
Wasted_Row = 7382 
Idle = 110743 

BW Util Bottlenecks: 
RCDc_limit = 19477 
RCDWRc_limit = 4600 
WTRc_limit = 4990 
RTWc_limit = 15821 
CCDLc_limit = 11165 
rwq = 0 
CCDLc_limit_alone = 9457 
WTRc_limit_alone = 4529 
RTWc_limit_alone = 14574 

Commands details: 
total_CMD = 160667 
n_nop = 137109 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5040 
n_act = 3554 
n_pre = 3538 
n_ref = 0 
n_req = 15372 
total_req = 19152 

Dual Bus Interface Util: 
issued_total_row = 7092 
issued_total_col = 19152 
Row_Bus_Util =  0.044141 
CoL_Bus_Util = 0.119203 
Either_Row_CoL_Bus_Util = 0.146626 
Issued_on_Two_Bus_Simul_Util = 0.016718 
issued_two_Eff = 0.114016 
queue_avg = 2.936477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.93648
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137054 n_act=3532 n_pre=3516 n_ref_event=0 n_req=15380 n_rd=14116 n_rd_L2_A=0 n_write=0 n_wr_bk=5056 bw_util=0.1193
n_activity=58256 dram_eff=0.3291
bk0: 848a 151930i bk1: 848a 151595i bk2: 832a 150935i bk3: 832a 150674i bk4: 832a 151597i bk5: 832a 150530i bk6: 880a 150583i bk7: 880a 150753i bk8: 896a 150276i bk9: 896a 150670i bk10: 904a 150672i bk11: 904a 150496i bk12: 960a 150123i bk13: 960a 150775i bk14: 904a 151039i bk15: 908a 150755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770351
Row_Buffer_Locality_read = 0.813828
Row_Buffer_Locality_write = 0.284810
Bank_Level_Parallism = 3.407389
Bank_Level_Parallism_Col = 2.680160
Bank_Level_Parallism_Ready = 1.539172
write_to_read_ratio_blp_rw_average = 0.298758
GrpLevelPara = 1.935019 

BW Util details:
bwutil = 0.119328 
total_CMD = 160667 
util_bw = 19172 
Wasted_Col = 23825 
Wasted_Row = 7672 
Idle = 109998 

BW Util Bottlenecks: 
RCDc_limit = 19621 
RCDWRc_limit = 4480 
WTRc_limit = 4406 
RTWc_limit = 16085 
CCDLc_limit = 11199 
rwq = 0 
CCDLc_limit_alone = 9642 
WTRc_limit_alone = 3923 
RTWc_limit_alone = 15011 

Commands details: 
total_CMD = 160667 
n_nop = 137054 
Read = 14116 
Write = 0 
L2_Alloc = 0 
L2_WB = 5056 
n_act = 3532 
n_pre = 3516 
n_ref = 0 
n_req = 15380 
total_req = 19172 

Dual Bus Interface Util: 
issued_total_row = 7048 
issued_total_col = 19172 
Row_Bus_Util =  0.043867 
CoL_Bus_Util = 0.119328 
Either_Row_CoL_Bus_Util = 0.146969 
Issued_on_Two_Bus_Simul_Util = 0.016226 
issued_two_Eff = 0.110405 
queue_avg = 2.983344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.98334
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137091 n_act=3518 n_pre=3502 n_ref_event=0 n_req=15373 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5044 bw_util=0.1192
n_activity=58276 dram_eff=0.3287
bk0: 848a 151466i bk1: 848a 152188i bk2: 832a 150687i bk3: 832a 151395i bk4: 832a 150871i bk5: 832a 150648i bk6: 880a 150732i bk7: 880a 150015i bk8: 896a 150223i bk9: 896a 150424i bk10: 904a 150311i bk11: 904a 150523i bk12: 960a 150806i bk13: 960a 150701i bk14: 904a 151476i bk15: 904a 151135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771157
Row_Buffer_Locality_read = 0.813067
Row_Buffer_Locality_write = 0.302141
Bank_Level_Parallism = 3.411828
Bank_Level_Parallism_Col = 2.697633
Bank_Level_Parallism_Ready = 1.599290
write_to_read_ratio_blp_rw_average = 0.290866
GrpLevelPara = 1.920118 

BW Util details:
bwutil = 0.119228 
total_CMD = 160667 
util_bw = 19156 
Wasted_Col = 23840 
Wasted_Row = 7547 
Idle = 110124 

BW Util Bottlenecks: 
RCDc_limit = 19859 
RCDWRc_limit = 4488 
WTRc_limit = 4385 
RTWc_limit = 15669 
CCDLc_limit = 11114 
rwq = 0 
CCDLc_limit_alone = 9734 
WTRc_limit_alone = 4028 
RTWc_limit_alone = 14646 

Commands details: 
total_CMD = 160667 
n_nop = 137091 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5044 
n_act = 3518 
n_pre = 3502 
n_ref = 0 
n_req = 15373 
total_req = 19156 

Dual Bus Interface Util: 
issued_total_row = 7020 
issued_total_col = 19156 
Row_Bus_Util =  0.043693 
CoL_Bus_Util = 0.119228 
Either_Row_CoL_Bus_Util = 0.146738 
Issued_on_Two_Bus_Simul_Util = 0.016183 
issued_two_Eff = 0.110282 
queue_avg = 2.823529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82353
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137167 n_act=3524 n_pre=3508 n_ref_event=0 n_req=15374 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5048 bw_util=0.1193
n_activity=57618 dram_eff=0.3325
bk0: 848a 151212i bk1: 848a 151797i bk2: 832a 149862i bk3: 832a 150701i bk4: 832a 150040i bk5: 832a 151279i bk6: 880a 149926i bk7: 880a 151071i bk8: 896a 150647i bk9: 896a 150253i bk10: 904a 150338i bk11: 904a 149970i bk12: 960a 151074i bk13: 960a 150775i bk14: 904a 151179i bk15: 904a 151357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770782
Row_Buffer_Locality_read = 0.812287
Row_Buffer_Locality_write = 0.306656
Bank_Level_Parallism = 3.497876
Bank_Level_Parallism_Col = 2.786325
Bank_Level_Parallism_Ready = 1.620825
write_to_read_ratio_blp_rw_average = 0.297752
GrpLevelPara = 1.949296 

BW Util details:
bwutil = 0.119253 
total_CMD = 160667 
util_bw = 19160 
Wasted_Col = 23111 
Wasted_Row = 7635 
Idle = 110761 

BW Util Bottlenecks: 
RCDc_limit = 19409 
RCDWRc_limit = 4228 
WTRc_limit = 4250 
RTWc_limit = 15854 
CCDLc_limit = 10930 
rwq = 0 
CCDLc_limit_alone = 9428 
WTRc_limit_alone = 3848 
RTWc_limit_alone = 14754 

Commands details: 
total_CMD = 160667 
n_nop = 137167 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5048 
n_act = 3524 
n_pre = 3508 
n_ref = 0 
n_req = 15374 
total_req = 19160 

Dual Bus Interface Util: 
issued_total_row = 7032 
issued_total_col = 19160 
Row_Bus_Util =  0.043768 
CoL_Bus_Util = 0.119253 
Either_Row_CoL_Bus_Util = 0.146265 
Issued_on_Two_Bus_Simul_Util = 0.016755 
issued_two_Eff = 0.114553 
queue_avg = 2.803936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.80394
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137180 n_act=3514 n_pre=3498 n_ref_event=0 n_req=15366 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5016 bw_util=0.1191
n_activity=58277 dram_eff=0.3282
bk0: 848a 151882i bk1: 848a 152045i bk2: 832a 151982i bk3: 832a 150967i bk4: 832a 151495i bk5: 832a 150614i bk6: 880a 150818i bk7: 880a 150490i bk8: 896a 150582i bk9: 896a 150504i bk10: 904a 150933i bk11: 904a 150708i bk12: 960a 150529i bk13: 960a 150211i bk14: 904a 151373i bk15: 904a 150701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771313
Row_Buffer_Locality_read = 0.814201
Row_Buffer_Locality_write = 0.288676
Bank_Level_Parallism = 3.377398
Bank_Level_Parallism_Col = 2.683332
Bank_Level_Parallism_Ready = 1.569584
write_to_read_ratio_blp_rw_average = 0.295990
GrpLevelPara = 1.926921 

BW Util details:
bwutil = 0.119054 
total_CMD = 160667 
util_bw = 19128 
Wasted_Col = 23419 
Wasted_Row = 7848 
Idle = 110272 

BW Util Bottlenecks: 
RCDc_limit = 19376 
RCDWRc_limit = 4488 
WTRc_limit = 4615 
RTWc_limit = 15366 
CCDLc_limit = 10923 
rwq = 0 
CCDLc_limit_alone = 9355 
WTRc_limit_alone = 4093 
RTWc_limit_alone = 14320 

Commands details: 
total_CMD = 160667 
n_nop = 137180 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5016 
n_act = 3514 
n_pre = 3498 
n_ref = 0 
n_req = 15366 
total_req = 19128 

Dual Bus Interface Util: 
issued_total_row = 7012 
issued_total_col = 19128 
Row_Bus_Util =  0.043643 
CoL_Bus_Util = 0.119054 
Either_Row_CoL_Bus_Util = 0.146184 
Issued_on_Two_Bus_Simul_Util = 0.016512 
issued_two_Eff = 0.112956 
queue_avg = 2.761588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.76159
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137125 n_act=3511 n_pre=3495 n_ref_event=0 n_req=15374 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5048 bw_util=0.1193
n_activity=56575 dram_eff=0.3387
bk0: 848a 151474i bk1: 848a 151637i bk2: 832a 151179i bk3: 832a 151551i bk4: 832a 151440i bk5: 832a 150471i bk6: 880a 150946i bk7: 880a 150398i bk8: 896a 150070i bk9: 896a 150950i bk10: 904a 150127i bk11: 904a 150382i bk12: 960a 151483i bk13: 960a 150334i bk14: 904a 151460i bk15: 904a 151037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771627
Row_Buffer_Locality_read = 0.813917
Row_Buffer_Locality_write = 0.298732
Bank_Level_Parallism = 3.470801
Bank_Level_Parallism_Col = 2.717967
Bank_Level_Parallism_Ready = 1.581524
write_to_read_ratio_blp_rw_average = 0.287426
GrpLevelPara = 1.954046 

BW Util details:
bwutil = 0.119253 
total_CMD = 160667 
util_bw = 19160 
Wasted_Col = 23064 
Wasted_Row = 7075 
Idle = 111368 

BW Util Bottlenecks: 
RCDc_limit = 19379 
RCDWRc_limit = 4442 
WTRc_limit = 5475 
RTWc_limit = 14657 
CCDLc_limit = 11103 
rwq = 0 
CCDLc_limit_alone = 9500 
WTRc_limit_alone = 4918 
RTWc_limit_alone = 13611 

Commands details: 
total_CMD = 160667 
n_nop = 137125 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5048 
n_act = 3511 
n_pre = 3495 
n_ref = 0 
n_req = 15374 
total_req = 19160 

Dual Bus Interface Util: 
issued_total_row = 7006 
issued_total_col = 19160 
Row_Bus_Util =  0.043606 
CoL_Bus_Util = 0.119253 
Either_Row_CoL_Bus_Util = 0.146527 
Issued_on_Two_Bus_Simul_Util = 0.016332 
issued_two_Eff = 0.111460 
queue_avg = 2.899575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.89957
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137127 n_act=3535 n_pre=3519 n_ref_event=0 n_req=15372 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5040 bw_util=0.1192
n_activity=57480 dram_eff=0.3332
bk0: 848a 151756i bk1: 848a 151378i bk2: 832a 151286i bk3: 832a 150876i bk4: 832a 150374i bk5: 832a 150455i bk6: 880a 150619i bk7: 880a 150172i bk8: 896a 150127i bk9: 896a 150765i bk10: 904a 150280i bk11: 904a 150720i bk12: 960a 151185i bk13: 960a 150547i bk14: 904a 150711i bk15: 904a 151107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770036
Row_Buffer_Locality_read = 0.811295
Row_Buffer_Locality_write = 0.307937
Bank_Level_Parallism = 3.478102
Bank_Level_Parallism_Col = 2.731853
Bank_Level_Parallism_Ready = 1.594716
write_to_read_ratio_blp_rw_average = 0.293393
GrpLevelPara = 1.945596 

BW Util details:
bwutil = 0.119203 
total_CMD = 160667 
util_bw = 19152 
Wasted_Col = 23376 
Wasted_Row = 7409 
Idle = 110730 

BW Util Bottlenecks: 
RCDc_limit = 19655 
RCDWRc_limit = 4432 
WTRc_limit = 4780 
RTWc_limit = 15398 
CCDLc_limit = 10913 
rwq = 0 
CCDLc_limit_alone = 9331 
WTRc_limit_alone = 4267 
RTWc_limit_alone = 14329 

Commands details: 
total_CMD = 160667 
n_nop = 137127 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5040 
n_act = 3535 
n_pre = 3519 
n_ref = 0 
n_req = 15372 
total_req = 19152 

Dual Bus Interface Util: 
issued_total_row = 7054 
issued_total_col = 19152 
Row_Bus_Util =  0.043904 
CoL_Bus_Util = 0.119203 
Either_Row_CoL_Bus_Util = 0.146514 
Issued_on_Two_Bus_Simul_Util = 0.016593 
issued_two_Eff = 0.113254 
queue_avg = 2.949386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94939
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160667 n_nop=137207 n_act=3494 n_pre=3478 n_ref_event=0 n_req=15368 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=5024 bw_util=0.1191
n_activity=57284 dram_eff=0.3341
bk0: 848a 151689i bk1: 848a 151693i bk2: 832a 151358i bk3: 832a 150946i bk4: 832a 150504i bk5: 832a 151233i bk6: 880a 150776i bk7: 880a 151195i bk8: 896a 150563i bk9: 896a 150902i bk10: 904a 150693i bk11: 904a 151051i bk12: 960a 150407i bk13: 960a 150222i bk14: 904a 151231i bk15: 904a 151537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772644
Row_Buffer_Locality_read = 0.814272
Row_Buffer_Locality_write = 0.304936
Bank_Level_Parallism = 3.408640
Bank_Level_Parallism_Col = 2.686337
Bank_Level_Parallism_Ready = 1.559835
write_to_read_ratio_blp_rw_average = 0.295664
GrpLevelPara = 1.921296 

BW Util details:
bwutil = 0.119103 
total_CMD = 160667 
util_bw = 19136 
Wasted_Col = 23296 
Wasted_Row = 7453 
Idle = 110782 

BW Util Bottlenecks: 
RCDc_limit = 19369 
RCDWRc_limit = 4444 
WTRc_limit = 4350 
RTWc_limit = 15210 
CCDLc_limit = 10934 
rwq = 0 
CCDLc_limit_alone = 9389 
WTRc_limit_alone = 3962 
RTWc_limit_alone = 14053 

Commands details: 
total_CMD = 160667 
n_nop = 137207 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5024 
n_act = 3494 
n_pre = 3478 
n_ref = 0 
n_req = 15368 
total_req = 19136 

Dual Bus Interface Util: 
issued_total_row = 6972 
issued_total_col = 19136 
Row_Bus_Util =  0.043394 
CoL_Bus_Util = 0.119103 
Either_Row_CoL_Bus_Util = 0.146016 
Issued_on_Two_Bus_Simul_Util = 0.016481 
issued_two_Eff = 0.112873 
queue_avg = 2.853548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.85355

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2179, Reservation_fails = 0
L2_cache_bank[1]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2062, Reservation_fails = 9
L2_cache_bank[2]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 1995, Reservation_fails = 85
L2_cache_bank[3]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2067, Reservation_fails = 66
L2_cache_bank[4]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2152, Reservation_fails = 50
L2_cache_bank[5]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 1997, Reservation_fails = 32
L2_cache_bank[6]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 1984, Reservation_fails = 0
L2_cache_bank[7]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2166, Reservation_fails = 30
L2_cache_bank[8]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 1991, Reservation_fails = 6
L2_cache_bank[9]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2201, Reservation_fails = 127
L2_cache_bank[10]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2130, Reservation_fails = 0
L2_cache_bank[11]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2138, Reservation_fails = 8
L2_cache_bank[12]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2164, Reservation_fails = 8
L2_cache_bank[13]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2200, Reservation_fails = 37
L2_cache_bank[14]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 1980, Reservation_fails = 50
L2_cache_bank[15]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2120, Reservation_fails = 0
L2_cache_bank[16]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2095, Reservation_fails = 0
L2_cache_bank[17]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2002, Reservation_fails = 20
L2_cache_bank[18]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2199, Reservation_fails = 0
L2_cache_bank[19]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 1949, Reservation_fails = 35
L2_cache_bank[20]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 1952, Reservation_fails = 69
L2_cache_bank[21]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 1904, Reservation_fails = 0
L2_cache_bank[22]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2101, Reservation_fails = 25
L2_cache_bank[23]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2033, Reservation_fails = 0
L2_cache_bank[24]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 1982, Reservation_fails = 0
L2_cache_bank[25]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2148, Reservation_fails = 29
L2_cache_bank[26]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2280, Reservation_fails = 21
L2_cache_bank[27]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2150, Reservation_fails = 37
L2_cache_bank[28]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2182, Reservation_fails = 0
L2_cache_bank[29]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2067, Reservation_fails = 0
L2_cache_bank[30]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2033, Reservation_fails = 8
L2_cache_bank[31]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2060, Reservation_fails = 91
L2_cache_bank[32]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2284, Reservation_fails = 74
L2_cache_bank[33]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2021, Reservation_fails = 0
L2_cache_bank[34]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2114, Reservation_fails = 29
L2_cache_bank[35]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2103, Reservation_fails = 0
L2_cache_bank[36]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2130, Reservation_fails = 53
L2_cache_bank[37]: Access = 31648, Miss = 10196, Miss_rate = 0.322, Pending_hits = 2028, Reservation_fails = 0
L2_cache_bank[38]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2107, Reservation_fails = 79
L2_cache_bank[39]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 1991, Reservation_fails = 58
L2_cache_bank[40]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2052, Reservation_fails = 32
L2_cache_bank[41]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2144, Reservation_fails = 27
L2_cache_bank[42]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2121, Reservation_fails = 0
L2_cache_bank[43]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2026, Reservation_fails = 87
L2_cache_bank[44]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 1986, Reservation_fails = 0
L2_cache_bank[45]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2186, Reservation_fails = 72
L2_cache_bank[46]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 1962, Reservation_fails = 0
L2_cache_bank[47]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2124, Reservation_fails = 37
L2_cache_bank[48]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2102, Reservation_fails = 3
L2_cache_bank[49]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 1983, Reservation_fails = 59
L2_cache_bank[50]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2034, Reservation_fails = 21
L2_cache_bank[51]: Access = 31648, Miss = 10196, Miss_rate = 0.322, Pending_hits = 2140, Reservation_fails = 0
L2_cache_bank[52]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2022, Reservation_fails = 27
L2_cache_bank[53]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2161, Reservation_fails = 27
L2_cache_bank[54]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2201, Reservation_fails = 95
L2_cache_bank[55]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2084, Reservation_fails = 18
L2_cache_bank[56]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 1966, Reservation_fails = 0
L2_cache_bank[57]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2028, Reservation_fails = 13
L2_cache_bank[58]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 1863, Reservation_fails = 44
L2_cache_bank[59]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2189, Reservation_fails = 50
L2_cache_bank[60]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2027, Reservation_fails = 25
L2_cache_bank[61]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2093, Reservation_fails = 0
L2_cache_bank[62]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2151, Reservation_fails = 28
L2_cache_bank[63]: Access = 31648, Miss = 10192, Miss_rate = 0.322, Pending_hits = 2188, Reservation_fails = 20
L2_total_cache_accesses = 2025472
L2_total_cache_misses = 652296
L2_total_cache_miss_rate = 0.3220
L2_total_cache_pending_hits = 133274
L2_total_cache_reservation_fails = 1821
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1239902
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 133274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 112898
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 338694
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50176
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 150528
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1824768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1821
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.033
average_pipeline_duty_cycle=7706.966797
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7726208
	Total NON REG=1046016
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3876640
	Total NON REG=523008
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7752768
	Total NON REG=1046016
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7743040
	Total NON REG=1046016
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3882688
	Total NON REG=523008
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3877344
	Total NON REG=523008
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3877856
	Total NON REG=523008
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3879520
	Total NON REG=523008
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3870624
	Total NON REG=523008
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3879456
	Total NON REG=523008
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3874656
	Total NON REG=523008
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3873088
	Total NON REG=523008
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3878016
	Total NON REG=523008
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3874016
	Total NON REG=523008
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3879968
	Total NON REG=523008
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3880032
	Total NON REG=523008
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7740352
	Total NON REG=1046016
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99984
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=77248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55332864
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=391168
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12224
	Total REG Reads=10636288
	Total REG Writes=7167520
	Total NON REG=1036800
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7745888
	Total NON REG=1046016
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3879136
	Total NON REG=523008
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3876096
	Total NON REG=523008
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3880896
	Total NON REG=523008
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3878080
	Total NON REG=523008
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3880576
	Total NON REG=523008
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99984
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=77248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55332864
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=391168
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12224
	Total REG Reads=10636288
	Total REG Writes=7160768
	Total NON REG=1036800
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3878432
	Total NON REG=523008
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3882336
	Total NON REG=523008
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3882016
	Total NON REG=523008
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3879744
	Total NON REG=523008
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3885120
	Total NON REG=523008
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3879008
	Total NON REG=523008
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3878784
	Total NON REG=523008
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7744384
	Total NON REG=1046016
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7730912
	Total NON REG=1046016
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3882592
	Total NON REG=523008
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3875520
	Total NON REG=523008
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3873888
	Total NON REG=523008
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3880832
	Total NON REG=523008
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3874816
	Total NON REG=523008
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3877888
	Total NON REG=523008
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3865600
	Total NON REG=523008
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7726912
	Total NON REG=1046016
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3887456
	Total NON REG=523008
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3882976
	Total NON REG=523008
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3878080
	Total NON REG=523008
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7739936
	Total NON REG=1046016
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3879648
	Total NON REG=523008
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7753344
	Total NON REG=1046016
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3878016
	Total NON REG=523008
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99984
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=77248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55332864
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=391168
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12224
	Total REG Reads=10636288
	Total REG Writes=7148864
	Total NON REG=1036800
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7745376
	Total NON REG=1046016
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3882112
	Total NON REG=523008
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3877888
	Total NON REG=523008
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3876448
	Total NON REG=523008
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3876864
	Total NON REG=523008
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3875104
	Total NON REG=523008
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3876192
	Total NON REG=523008
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3878848
	Total NON REG=523008
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3878368
	Total NON REG=523008
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3880896
	Total NON REG=523008
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3876352
	Total NON REG=523008
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7750048
	Total NON REG=1046016
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3874464
	Total NON REG=523008
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3881760
	Total NON REG=523008
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3880000
	Total NON REG=523008
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7737696
	Total NON REG=1046016
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7736960
	Total NON REG=1046016
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3876768
	Total NON REG=523008
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3876032
	Total NON REG=523008
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3879136
	Total NON REG=523008
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7754016
	Total NON REG=1046016
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3879200
	Total NON REG=523008
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3885408
	Total NON REG=523008
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3878336
	Total NON REG=523008
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99984
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=77248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55332864
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=391168
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12224
	Total REG Reads=10636288
	Total REG Writes=7156032
	Total NON REG=1036800
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3885632
	Total NON REG=523008
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3876288
	Total NON REG=523008
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3879456
	Total NON REG=523008
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7746112
	Total NON REG=1046016
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49848
	Total FP Deocded Instructions=8832
	Total INT Deocded Instructions=38480
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=27680768
	Total FP Acesses=147712
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=155648
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2103808
	Total MEM Acesses=200192
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=6256
	Total REG Reads=5322752
	Total REG Writes=3880768
	Total NON REG=523008


==========Power Metrics -- Memory==========
Total memory controller accesses: 451592
Total memory controller reads: 451592
Total memory controller writes: 0
!!!Total Shared memory access: 479168
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 1824768
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 28855
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 200704
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 37920
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 1824768
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 1239902
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 133274
	Cache_stats[GLOBAL_ACC_R][MISS] = 112898
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 1821
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 338694
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 50176
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 150528
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 1824768
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704

icnt_total_pkts_mem_to_simt=2025472
icnt_total_pkts_simt_to_mem=2025472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2025472
Req_Network_cycles = 213971
Req_Network_injected_packets_per_cycle =       9.4661 
Req_Network_conflicts_per_cycle =       7.4756
Req_Network_conflicts_per_cycle_util =      11.5729
Req_Bank_Level_Parallism =      14.6544
Req_Network_in_buffer_full_per_cycle =       0.3879
Req_Network_in_buffer_avg_util =      44.4801
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1480

Reply_Network_injected_packets_num = 2025472
Reply_Network_cycles = 213971
Reply_Network_injected_packets_per_cycle =        9.4661
Reply_Network_conflicts_per_cycle =       18.1263
Reply_Network_conflicts_per_cycle_util =      27.1575
Reply_Bank_Level_Parallism =      14.1825
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      12.3010
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1183
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 4 sec (1264 sec)
gpgpu_simulation_rate = 121516 (inst/sec)
gpgpu_simulation_rate = 169 (cycle/sec)
gpgpu_silicon_slowdown = 6698224x
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
