# MIPS Multi-Cycle Processor

An implementation of the MIPS multi-cycle processor.

## Supported Commands

**Arithmetic/Logical Instructions:** add, sub, and, or, slt, addi, andi

**Memory Reference Instruction:** lw, sw

**Control Flow Instructions:** j, jal, jr, beq, bne
