
****** PlanAhead v12.2
  **** Build 65285 by hdbuild on Wed Jun 23 14:46:30 PDT 2010
    ** Copyright 1986-1999, 2001-2010 Xilinx, Inc. All Rights Reserved.

Release 12.2 - ngc2edif M.63c (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Release 12.2 - ngc2edif M.63c (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Reading design mips_top.ngc ...
WARNING:NetListWriters:298 - No output is written to mips_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus vga_rgb<4 : 0> on block mips_top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file mips_top.edif ...
ngc2edif: Total memory usage is 26296 kilobytes

