{"vcs1":{"timestamp_begin":1737285061.021529353, "rt":0.20, "ut":0.07, "st":0.09}}
{"vcselab":{"timestamp_begin":1737285061.304403804, "rt":0.18, "ut":0.12, "st":0.04}}
{"link":{"timestamp_begin":1737285061.545785708, "rt":0.17, "ut":0.08, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737285060.769778009}
{"VCS_COMP_START_TIME": 1737285060.769778009}
{"VCS_COMP_END_TIME": 1737285061.788430936}
{"VCS_USER_OPTIONS": "-sverilog memory.sv mem_test.sv top.sv -o sim_mem"}
{"vcs1": {"peak_mem": 261624}}
{"vcselab": {"peak_mem": 133960}}
