/*
 * Generated by Bluespec Compiler, version 2024.07 (build b4f31db)
 * 
 * On Fri Mar 28 03:11:47 UTC 2025
 * 
 */

/* Generation options: */
#ifndef __mkFftFolded_h__
#define __mkFftFolded_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkBfly4.h"


/* Class declaration for the mkFftFolded module */
class MOD_mkFftFolded : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUWide> INST_bflyRes;
  MOD_Reg<tUInt8> INST_bflyStage;
  MOD_mkBfly4 INST_bfly_0;
  MOD_mkBfly4 INST_bfly_1;
  MOD_mkBfly4 INST_bfly_10;
  MOD_mkBfly4 INST_bfly_11;
  MOD_mkBfly4 INST_bfly_12;
  MOD_mkBfly4 INST_bfly_13;
  MOD_mkBfly4 INST_bfly_14;
  MOD_mkBfly4 INST_bfly_15;
  MOD_mkBfly4 INST_bfly_2;
  MOD_mkBfly4 INST_bfly_3;
  MOD_mkBfly4 INST_bfly_4;
  MOD_mkBfly4 INST_bfly_5;
  MOD_mkBfly4 INST_bfly_6;
  MOD_mkBfly4 INST_bfly_7;
  MOD_mkBfly4 INST_bfly_8;
  MOD_mkBfly4 INST_bfly_9;
  MOD_Reg<tUWide> INST_inFifo_data_0;
  MOD_Reg<tUWide> INST_inFifo_data_1;
  MOD_Reg<tUInt8> INST_inFifo_deqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_inFifo_deqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_inFifo_deqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_lat_0;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_lat_1;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_lat_2;
  MOD_Reg<tUInt8> INST_inFifo_deqEn_rl;
  MOD_Reg<tUInt8> INST_inFifo_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_inFifo_deqP_dummy2_1;
  MOD_Reg<tUInt8> INST_inFifo_deqP_dummy2_2;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_inFifo_deqP_lat_0;
  MOD_Wire<tUInt8> INST_inFifo_deqP_lat_1;
  MOD_Wire<tUInt8> INST_inFifo_deqP_lat_2;
  MOD_Reg<tUInt8> INST_inFifo_deqP_rl;
  MOD_Reg<tUInt8> INST_inFifo_enqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_inFifo_enqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_inFifo_enqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_lat_0;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_lat_1;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_lat_2;
  MOD_Reg<tUInt8> INST_inFifo_enqEn_rl;
  MOD_Reg<tUInt8> INST_inFifo_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_inFifo_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_inFifo_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_inFifo_enqP_lat_0;
  MOD_Wire<tUInt8> INST_inFifo_enqP_lat_1;
  MOD_Wire<tUInt8> INST_inFifo_enqP_lat_2;
  MOD_Reg<tUInt8> INST_inFifo_enqP_rl;
  MOD_Reg<tUInt8> INST_inFifo_tempData_dummy2_0;
  MOD_Reg<tUInt8> INST_inFifo_tempData_dummy2_1;
  MOD_Wire<tUWide> INST_inFifo_tempData_dummy_0_0;
  MOD_Wire<tUWide> INST_inFifo_tempData_dummy_0_1;
  MOD_Wire<tUWide> INST_inFifo_tempData_dummy_1_0;
  MOD_Wire<tUWide> INST_inFifo_tempData_dummy_1_1;
  MOD_Wire<tUWide> INST_inFifo_tempData_lat_0;
  MOD_Wire<tUWide> INST_inFifo_tempData_lat_1;
  MOD_Reg<tUWide> INST_inFifo_tempData_rl;
  MOD_Reg<tUInt8> INST_inFifo_tempEnqP_dummy2_0;
  MOD_Reg<tUInt8> INST_inFifo_tempEnqP_dummy2_1;
  MOD_Wire<tUInt8> INST_inFifo_tempEnqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_inFifo_tempEnqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_inFifo_tempEnqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_inFifo_tempEnqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_inFifo_tempEnqP_lat_0;
  MOD_Wire<tUInt8> INST_inFifo_tempEnqP_lat_1;
  MOD_Reg<tUInt8> INST_inFifo_tempEnqP_rl;
  MOD_Reg<tUWide> INST_outFifo_data_0;
  MOD_Reg<tUWide> INST_outFifo_data_1;
  MOD_Reg<tUInt8> INST_outFifo_deqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_outFifo_deqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_outFifo_deqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_lat_0;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_lat_1;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_lat_2;
  MOD_Reg<tUInt8> INST_outFifo_deqEn_rl;
  MOD_Reg<tUInt8> INST_outFifo_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_outFifo_deqP_dummy2_1;
  MOD_Reg<tUInt8> INST_outFifo_deqP_dummy2_2;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_outFifo_deqP_lat_0;
  MOD_Wire<tUInt8> INST_outFifo_deqP_lat_1;
  MOD_Wire<tUInt8> INST_outFifo_deqP_lat_2;
  MOD_Reg<tUInt8> INST_outFifo_deqP_rl;
  MOD_Reg<tUInt8> INST_outFifo_enqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_outFifo_enqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_outFifo_enqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_lat_0;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_lat_1;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_lat_2;
  MOD_Reg<tUInt8> INST_outFifo_enqEn_rl;
  MOD_Reg<tUInt8> INST_outFifo_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_outFifo_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_outFifo_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_outFifo_enqP_lat_0;
  MOD_Wire<tUInt8> INST_outFifo_enqP_lat_1;
  MOD_Wire<tUInt8> INST_outFifo_enqP_lat_2;
  MOD_Reg<tUInt8> INST_outFifo_enqP_rl;
  MOD_Reg<tUInt8> INST_outFifo_tempData_dummy2_0;
  MOD_Reg<tUInt8> INST_outFifo_tempData_dummy2_1;
  MOD_Wire<tUWide> INST_outFifo_tempData_dummy_0_0;
  MOD_Wire<tUWide> INST_outFifo_tempData_dummy_0_1;
  MOD_Wire<tUWide> INST_outFifo_tempData_dummy_1_0;
  MOD_Wire<tUWide> INST_outFifo_tempData_dummy_1_1;
  MOD_Wire<tUWide> INST_outFifo_tempData_lat_0;
  MOD_Wire<tUWide> INST_outFifo_tempData_lat_1;
  MOD_Reg<tUWide> INST_outFifo_tempData_rl;
  MOD_Reg<tUInt8> INST_outFifo_tempEnqP_dummy2_0;
  MOD_Reg<tUInt8> INST_outFifo_tempEnqP_dummy2_1;
  MOD_Wire<tUInt8> INST_outFifo_tempEnqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_outFifo_tempEnqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_outFifo_tempEnqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_outFifo_tempEnqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_outFifo_tempEnqP_lat_0;
  MOD_Wire<tUInt8> INST_outFifo_tempEnqP_lat_1;
  MOD_Reg<tUInt8> INST_outFifo_tempEnqP_rl;
 
 /* Constructor */
 public:
  MOD_mkFftFolded(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_enq_in;
  tUWide PORT_deq;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_outFifo_deqEn_rl__h83361;
  tUInt8 DEF_inFifo_enqEn_rl__h32626;
  tUInt8 DEF_x__h153836;
  tUInt8 DEF_outFifo_enqEn_rl__h82031;
  tUInt8 DEF_inFifo_deqEn_rl__h33959;
  tUInt8 DEF_bflyStage_42_EQ_0___d243;
  tUInt8 DEF_bflyStage_42_EQ_2___d251;
  tUInt8 DEF_NOT_bflyStage_42_EQ_2_51___d252;
 
 /* Local definitions */
 private:
  tUInt8 DEF_outFifo_tempEnqP_lat_0_whas____d177;
  tUInt8 DEF_outFifo_deqEn_lat_1_whas____d160;
  tUInt8 DEF_outFifo_deqEn_lat_0_whas____d162;
  tUInt8 DEF_outFifo_enqEn_lat_1_whas____d150;
  tUInt8 DEF_outFifo_enqEn_lat_0_whas____d152;
  tUInt8 DEF_inFifo_tempEnqP_lat_0_whas____d56;
  tUInt8 DEF_inFifo_deqEn_lat_1_whas____d39;
  tUInt8 DEF_inFifo_deqEn_lat_0_whas____d41;
  tUInt8 DEF_inFifo_enqEn_lat_1_whas____d29;
  tUInt8 DEF_inFifo_enqEn_lat_0_whas____d31;
  tUWide DEF_outFifo_tempData_lat_1_wget____d169;
  tUWide DEF_outFifo_tempData_lat_0_wget____d171;
  tUWide DEF_inFifo_tempData_lat_1_wget____d48;
  tUWide DEF_inFifo_tempData_lat_0_wget____d50;
  tUInt8 DEF_outFifo_tempEnqP_rl___d179;
  tUInt8 DEF_outFifo_tempEnqP_lat_0_wget____d178;
  tUInt8 DEF_inFifo_tempEnqP_rl___d58;
  tUInt8 DEF_inFifo_tempEnqP_lat_0_wget____d57;
  tUInt8 DEF_outFifo_deqEn_lat_1_wget____d161;
  tUInt8 DEF_outFifo_deqEn_lat_0_wget____d163;
  tUInt8 DEF_outFifo_enqEn_lat_1_wget____d151;
  tUInt8 DEF_outFifo_enqEn_lat_0_wget____d153;
  tUInt8 DEF_inFifo_deqEn_lat_1_wget____d40;
  tUInt8 DEF_inFifo_deqEn_lat_0_wget____d42;
  tUInt8 DEF_inFifo_enqEn_lat_1_wget____d30;
  tUInt8 DEF_inFifo_enqEn_lat_0_wget____d32;
  tUWide DEF_IF_outFifo_tempData_lat_1_whas__68_THEN_outFif_ETC___d174;
  tUWide DEF_IF_outFifo_tempData_lat_0_whas__70_THEN_outFif_ETC___d173;
  tUWide DEF_IF_inFifo_tempData_lat_0_whas__9_THEN_inFifo_t_ETC___d52;
  tUWide DEF_IF_inFifo_tempData_lat_1_whas__7_THEN_inFifo_t_ETC___d53;
  tUInt8 DEF_IF_outFifo_deqP_lat_1_whas__38_THEN_IF_outFifo_ETC___d146;
  tUInt8 DEF_IF_outFifo_enqP_lat_1_whas__25_THEN_IF_outFifo_ETC___d133;
  tUInt8 DEF_IF_inFifo_deqP_lat_1_whas__7_THEN_IF_inFifo_de_ETC___d25;
  tUInt8 DEF_IF_inFifo_enqP_lat_1_whas_THEN_IF_inFifo_enqP__ETC___d12;
  tUInt8 DEF__0_CONCAT_DONTCARE___d120;
  tUWide DEF_outFifo_tempData_rl__h71960;
  tUWide DEF_outFifo_data_1__h175564;
  tUWide DEF_outFifo_data_0__h175539;
  tUWide DEF_inFifo_tempData_rl__h22552;
  tUWide DEF_inFifo_data_1__h145139;
  tUWide DEF_inFifo_data_0__h145114;
  tUWide DEF_bflyRes__h145164;
  tUInt8 DEF_upd__h165440;
  tUInt8 DEF_x_wget__h51404;
  tUInt8 DEF_x_wget__h51355;
  tUInt8 DEF_upd__h148294;
  tUInt8 DEF_x_wget__h49842;
  tUInt8 DEF_x_wget__h49793;
  tUInt8 DEF_upd__h100324;
  tUInt8 DEF_x_wget__h1985;
  tUInt8 DEF_x_wget__h1936;
  tUInt8 DEF_upd__h162451;
  tUInt8 DEF_x_wget__h420;
  tUInt8 DEF_x_wget__h371;
  tUInt8 DEF_upd__h52696;
  tUInt8 DEF_upd__h52669;
  tUInt8 DEF_upd__h51138;
  tUInt8 DEF_upd__h51111;
  tUInt8 DEF_upd__h3277;
  tUInt8 DEF_upd__h3250;
  tUInt8 DEF_upd__h1719;
  tUInt8 DEF_upd__h1692;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1156;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1153;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1150;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1751;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1733;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1147;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1715;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1144;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1697;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1141;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1679;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1138;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1661;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1135;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1643;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1132;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1625;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1129;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1607;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1126;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1589;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1123;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1571;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1120;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1553;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1117;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1535;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1114;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1517;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1111;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1499;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1108;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1481;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1056;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1463;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d1004;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1445;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d952;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1427;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d900;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1409;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d848;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1391;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d796;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1373;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d744;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1355;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d692;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1337;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d640;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1319;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d588;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1301;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d536;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1283;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d484;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1265;
  tUWide DEF_bfly_15_bfly4_63_QUOT_2_PLUS_0_CONCAT_bflyStag_ETC___d432;
  tUWide DEF_SEL_ARR_outFifo_data_0_191_BITS_1023_TO_1016_1_ETC___d1247;
 
 /* Rules */
 public:
  void RL_inFifo_enqP_canon();
  void RL_inFifo_deqP_canon();
  void RL_inFifo_enqEn_canon();
  void RL_inFifo_deqEn_canon();
  void RL_inFifo_tempData_canon();
  void RL_inFifo_tempEnqP_canon();
  void RL_inFifo_canonicalize();
  void RL_outFifo_enqP_canon();
  void RL_outFifo_deqP_canon();
  void RL_outFifo_enqEn_canon();
  void RL_outFifo_deqEn_canon();
  void RL_outFifo_tempData_canon();
  void RL_outFifo_tempEnqP_canon();
  void RL_outFifo_canonicalize();
  void RL_doFft();
 
 /* Methods */
 public:
  void METH_enq(tUWide ARG_enq_in);
  tUInt8 METH_RDY_enq();
  tUWide METH_deq();
  tUInt8 METH_RDY_deq();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkFftFolded &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkFftFolded &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkFftFolded &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkFftFolded &backing);
};

#endif /* ifndef __mkFftFolded_h__ */
