-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_latency_ap_fixed_ap_fixed_config15_0_0_0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of dense_latency_ap_fixed_ap_fixed_config15_0_0_0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv37_2D822 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000101101100000100010";
    constant ap_const_lv37_1FFFFF2836 : STD_LOGIC_VECTOR (36 downto 0) := "1111111111111111111110010100000110110";
    constant ap_const_lv37_1FFFFE5E4F : STD_LOGIC_VECTOR (36 downto 0) := "1111111111111111111100101111001001111";
    constant ap_const_lv37_B7B5 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000001011011110110101";
    constant ap_const_lv37_1FFFFDF747 : STD_LOGIC_VECTOR (36 downto 0) := "1111111111111111111011111011101000111";
    constant ap_const_lv37_1FFFFFBC0C : STD_LOGIC_VECTOR (36 downto 0) := "1111111111111111111111011110000001100";
    constant ap_const_lv37_1FFFFDBD96 : STD_LOGIC_VECTOR (36 downto 0) := "1111111111111111111011011110110010110";
    constant ap_const_lv37_169D0 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000010110100111010000";
    constant ap_const_lv37_1FFFFFD577 : STD_LOGIC_VECTOR (36 downto 0) := "1111111111111111111111101010101110111";
    constant ap_const_lv37_36902 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000110110100100000010";
    constant ap_const_lv37_28462 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000101000010001100010";
    constant ap_const_lv37_30AA1 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000110000101010100001";
    constant ap_const_lv37_1FFFFFD597 : STD_LOGIC_VECTOR (36 downto 0) := "1111111111111111111111101010110010111";
    constant ap_const_lv37_2C23C : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000101100001000111100";
    constant ap_const_lv37_1854D : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000011000010101001101";
    constant ap_const_lv37_3F39 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000011111100111001";
    constant ap_const_lv37_1FFFFEF115 : STD_LOGIC_VECTOR (36 downto 0) := "1111111111111111111101111000100010101";
    constant ap_const_lv37_1FFFFFBC28 : STD_LOGIC_VECTOR (36 downto 0) := "1111111111111111111111011110000101000";
    constant ap_const_lv37_1FFFFDDA3B : STD_LOGIC_VECTOR (36 downto 0) := "1111111111111111111011101101000111011";
    constant ap_const_lv37_2BB26 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000101011101100100110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv21_2800 : STD_LOGIC_VECTOR (20 downto 0) := "000000010100000000000";
    constant ap_const_lv21_1FE58A : STD_LOGIC_VECTOR (20 downto 0) := "111111110010110001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";

    signal trunc_ln1118_5_reg_2321 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln1116_5_reg_2326 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_fu_2179_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_reg_2331 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_25_fu_2191_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_25_reg_2336 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_27_fu_2197_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_27_reg_2341 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_30_fu_2209_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_30_reg_2346 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_33_fu_2215_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_33_reg_2351 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_35_fu_2227_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_35_reg_2356 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_37_fu_2233_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_37_reg_2361 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_40_fu_2245_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_40_reg_2366 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln1118_13_fu_158_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_6_fu_2075_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal mul_ln1118_14_fu_159_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_7_fu_2101_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_10_fu_160_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_5_fu_2049_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_11_fu_161_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_1_fu_162_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_fu_1919_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_12_fu_163_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_7_fu_164_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_3_fu_1997_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_8_fu_165_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_4_fu_2023_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_16_fu_166_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_8_fu_2127_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_3_fu_167_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_1_fu_1945_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_15_fu_168_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_17_fu_169_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_fu_170_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_5_fu_171_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_2_fu_1971_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_9_fu_172_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_2_fu_173_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_18_fu_174_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_9_fu_2153_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_4_fu_175_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_6_fu_176_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_19_fu_177_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_fu_170_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_1_fu_162_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_2_fu_173_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_3_fu_167_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_4_fu_175_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_5_fu_171_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_6_fu_176_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_7_fu_164_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_8_fu_165_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_9_fu_172_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_10_fu_160_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_11_fu_161_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_12_fu_163_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_13_fu_158_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_14_fu_159_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_15_fu_168_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_16_fu_166_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_17_fu_169_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_18_fu_174_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal mul_ln1118_19_fu_177_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal trunc_ln_fu_1925_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln1118_1_fu_1951_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln1118_3_fu_2003_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln1118_4_fu_2029_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_24_fu_2185_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln1118_2_fu_1977_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln1118_6_fu_2081_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln1118_7_fu_2107_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln1118_9_fu_2159_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_29_fu_2203_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln1118_8_fu_2133_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln4_fu_1935_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln1116_1_fu_1961_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln1116_3_fu_2013_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln1116_4_fu_2039_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_34_fu_2221_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln1116_2_fu_1987_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln1116_6_fu_2091_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln1116_7_fu_2117_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln5_fu_2169_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_39_fu_2239_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln1116_8_fu_2143_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_28_fu_2255_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_31_fu_2259_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_26_fu_2251_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_38_fu_2274_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_41_fu_2278_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln703_36_fu_2270_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_s_fu_2264_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal acc_1_V_fu_2283_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (11 downto 0);


begin




    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln703_25_reg_2336 <= add_ln703_25_fu_2191_p2;
                add_ln703_27_reg_2341 <= add_ln703_27_fu_2197_p2;
                add_ln703_30_reg_2346 <= add_ln703_30_fu_2209_p2;
                add_ln703_33_reg_2351 <= add_ln703_33_fu_2215_p2;
                add_ln703_35_reg_2356 <= add_ln703_35_fu_2227_p2;
                add_ln703_37_reg_2361 <= add_ln703_37_fu_2233_p2;
                add_ln703_40_reg_2366 <= add_ln703_40_fu_2245_p2;
                add_ln703_reg_2331 <= add_ln703_fu_2179_p2;
                trunc_ln1116_5_reg_2326 <= mul_ln1118_11_fu_161_p2(33 downto 13);
                trunc_ln1118_5_reg_2321 <= mul_ln1118_10_fu_160_p2(33 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= p_Val2_s_fu_2264_p2(20 downto 9);
                ap_return_1_int_reg <= acc_1_V_fu_2283_p2(20 downto 9);
            end if;
        end if;
    end process;
    acc_1_V_fu_2283_p2 <= std_logic_vector(unsigned(add_ln703_41_fu_2278_p2) + unsigned(add_ln703_36_fu_2270_p2));
    add_ln703_24_fu_2185_p2 <= std_logic_vector(unsigned(trunc_ln1118_3_fu_2003_p4) + unsigned(trunc_ln1118_4_fu_2029_p4));
    add_ln703_25_fu_2191_p2 <= std_logic_vector(unsigned(add_ln703_24_fu_2185_p2) + unsigned(trunc_ln1118_2_fu_1977_p4));
    add_ln703_26_fu_2251_p2 <= std_logic_vector(unsigned(add_ln703_25_reg_2336) + unsigned(add_ln703_reg_2331));
    add_ln703_27_fu_2197_p2 <= std_logic_vector(unsigned(trunc_ln1118_6_fu_2081_p4) + unsigned(trunc_ln1118_7_fu_2107_p4));
    add_ln703_28_fu_2255_p2 <= std_logic_vector(unsigned(add_ln703_27_reg_2341) + unsigned(trunc_ln1118_5_reg_2321));
    add_ln703_29_fu_2203_p2 <= std_logic_vector(unsigned(trunc_ln1118_9_fu_2159_p4) + unsigned(ap_const_lv21_2800));
    add_ln703_30_fu_2209_p2 <= std_logic_vector(unsigned(add_ln703_29_fu_2203_p2) + unsigned(trunc_ln1118_8_fu_2133_p4));
    add_ln703_31_fu_2259_p2 <= std_logic_vector(unsigned(add_ln703_30_reg_2346) + unsigned(add_ln703_28_fu_2255_p2));
    add_ln703_33_fu_2215_p2 <= std_logic_vector(unsigned(trunc_ln4_fu_1935_p4) + unsigned(trunc_ln1116_1_fu_1961_p4));
    add_ln703_34_fu_2221_p2 <= std_logic_vector(unsigned(trunc_ln1116_3_fu_2013_p4) + unsigned(trunc_ln1116_4_fu_2039_p4));
    add_ln703_35_fu_2227_p2 <= std_logic_vector(unsigned(add_ln703_34_fu_2221_p2) + unsigned(trunc_ln1116_2_fu_1987_p4));
    add_ln703_36_fu_2270_p2 <= std_logic_vector(unsigned(add_ln703_35_reg_2356) + unsigned(add_ln703_33_reg_2351));
    add_ln703_37_fu_2233_p2 <= std_logic_vector(unsigned(trunc_ln1116_6_fu_2091_p4) + unsigned(trunc_ln1116_7_fu_2117_p4));
    add_ln703_38_fu_2274_p2 <= std_logic_vector(unsigned(add_ln703_37_reg_2361) + unsigned(trunc_ln1116_5_reg_2326));
    add_ln703_39_fu_2239_p2 <= std_logic_vector(unsigned(trunc_ln5_fu_2169_p4) + unsigned(ap_const_lv21_1FE58A));
    add_ln703_40_fu_2245_p2 <= std_logic_vector(unsigned(add_ln703_39_fu_2239_p2) + unsigned(trunc_ln1116_8_fu_2143_p4));
    add_ln703_41_fu_2278_p2 <= std_logic_vector(unsigned(add_ln703_40_reg_2366) + unsigned(add_ln703_38_fu_2274_p2));
    add_ln703_fu_2179_p2 <= std_logic_vector(unsigned(trunc_ln_fu_1925_p4) + unsigned(trunc_ln1118_1_fu_1951_p4));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(p_Val2_s_fu_2264_p2, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= p_Val2_s_fu_2264_p2(20 downto 9);
        end if; 
    end process;


    ap_return_1_assign_proc : process(acc_1_V_fu_2283_p2, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= acc_1_V_fu_2283_p2(20 downto 9);
        end if; 
    end process;

    mul_ln1118_10_fu_160_p0 <= sext_ln1118_5_fu_2049_p1(24 - 1 downto 0);
    mul_ln1118_10_fu_160_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_10_fu_160_p0) * signed(ap_const_lv37_1FFFFE5E4F))), 37));
    mul_ln1118_11_fu_161_p0 <= sext_ln1118_5_fu_2049_p1(24 - 1 downto 0);
    mul_ln1118_11_fu_161_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_11_fu_161_p0) * signed('0' &ap_const_lv37_B7B5))), 37));
    mul_ln1118_12_fu_163_p0 <= sext_ln1118_6_fu_2075_p1(24 - 1 downto 0);
    mul_ln1118_12_fu_163_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_12_fu_163_p0) * signed(ap_const_lv37_1FFFFFBC0C))), 37));
    mul_ln1118_13_fu_158_p0 <= sext_ln1118_6_fu_2075_p1(24 - 1 downto 0);
    mul_ln1118_13_fu_158_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_13_fu_158_p0) * signed('0' &ap_const_lv37_2D822))), 37));
    mul_ln1118_14_fu_159_p0 <= sext_ln1118_7_fu_2101_p1(24 - 1 downto 0);
    mul_ln1118_14_fu_159_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_14_fu_159_p0) * signed(ap_const_lv37_1FFFFF2836))), 37));
    mul_ln1118_15_fu_168_p0 <= sext_ln1118_7_fu_2101_p1(24 - 1 downto 0);
    mul_ln1118_15_fu_168_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_15_fu_168_p0) * signed('0' &ap_const_lv37_28462))), 37));
    mul_ln1118_16_fu_166_p0 <= sext_ln1118_8_fu_2127_p1(24 - 1 downto 0);
    mul_ln1118_16_fu_166_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_16_fu_166_p0) * signed(ap_const_lv37_1FFFFFD577))), 37));
    mul_ln1118_17_fu_169_p0 <= sext_ln1118_8_fu_2127_p1(24 - 1 downto 0);
    mul_ln1118_17_fu_169_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_17_fu_169_p0) * signed('0' &ap_const_lv37_30AA1))), 37));
    mul_ln1118_18_fu_174_p0 <= sext_ln1118_9_fu_2153_p1(24 - 1 downto 0);
    mul_ln1118_18_fu_174_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_18_fu_174_p0) * signed(ap_const_lv37_1FFFFEF115))), 37));
    mul_ln1118_19_fu_177_p0 <= sext_ln1118_9_fu_2153_p1(24 - 1 downto 0);
    mul_ln1118_19_fu_177_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_19_fu_177_p0) * signed('0' &ap_const_lv37_2BB26))), 37));
    mul_ln1118_1_fu_162_p0 <= sext_ln1118_fu_1919_p1(24 - 1 downto 0);
    mul_ln1118_1_fu_162_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_1_fu_162_p0) * signed(ap_const_lv37_1FFFFDF747))), 37));
    mul_ln1118_2_fu_173_p0 <= sext_ln1118_1_fu_1945_p1(24 - 1 downto 0);
    mul_ln1118_2_fu_173_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_2_fu_173_p0) * signed('0' &ap_const_lv37_3F39))), 37));
    mul_ln1118_3_fu_167_p0 <= sext_ln1118_1_fu_1945_p1(24 - 1 downto 0);
    mul_ln1118_3_fu_167_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_3_fu_167_p0) * signed('0' &ap_const_lv37_36902))), 37));
    mul_ln1118_4_fu_175_p0 <= sext_ln1118_2_fu_1971_p1(24 - 1 downto 0);
    mul_ln1118_4_fu_175_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_4_fu_175_p0) * signed(ap_const_lv37_1FFFFFBC28))), 37));
    mul_ln1118_5_fu_171_p0 <= sext_ln1118_2_fu_1971_p1(24 - 1 downto 0);
    mul_ln1118_5_fu_171_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_5_fu_171_p0) * signed('0' &ap_const_lv37_2C23C))), 37));
    mul_ln1118_6_fu_176_p0 <= sext_ln1118_3_fu_1997_p1(24 - 1 downto 0);
    mul_ln1118_6_fu_176_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_6_fu_176_p0) * signed(ap_const_lv37_1FFFFDDA3B))), 37));
    mul_ln1118_7_fu_164_p0 <= sext_ln1118_3_fu_1997_p1(24 - 1 downto 0);
    mul_ln1118_7_fu_164_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_7_fu_164_p0) * signed(ap_const_lv37_1FFFFDBD96))), 37));
    mul_ln1118_8_fu_165_p0 <= sext_ln1118_4_fu_2023_p1(24 - 1 downto 0);
    mul_ln1118_8_fu_165_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_8_fu_165_p0) * signed('0' &ap_const_lv37_169D0))), 37));
    mul_ln1118_9_fu_172_p0 <= sext_ln1118_4_fu_2023_p1(24 - 1 downto 0);
    mul_ln1118_9_fu_172_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_9_fu_172_p0) * signed('0' &ap_const_lv37_1854D))), 37));
    mul_ln1118_fu_170_p0 <= sext_ln1118_fu_1919_p1(24 - 1 downto 0);
    mul_ln1118_fu_170_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_fu_170_p0) * signed(ap_const_lv37_1FFFFFD597))), 37));
    p_Val2_s_fu_2264_p2 <= std_logic_vector(unsigned(add_ln703_31_fu_2259_p2) + unsigned(add_ln703_26_fu_2251_p2));
        sext_ln1118_1_fu_1945_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_1_V_read),37));

        sext_ln1118_2_fu_1971_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_2_V_read),37));

        sext_ln1118_3_fu_1997_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_3_V_read),37));

        sext_ln1118_4_fu_2023_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_4_V_read),37));

        sext_ln1118_5_fu_2049_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_5_V_read),37));

        sext_ln1118_6_fu_2075_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_6_V_read),37));

        sext_ln1118_7_fu_2101_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_7_V_read),37));

        sext_ln1118_8_fu_2127_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_8_V_read),37));

        sext_ln1118_9_fu_2153_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_9_V_read),37));

        sext_ln1118_fu_1919_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_0_V_read),37));

    trunc_ln1116_1_fu_1961_p4 <= mul_ln1118_3_fu_167_p2(33 downto 13);
    trunc_ln1116_2_fu_1987_p4 <= mul_ln1118_5_fu_171_p2(33 downto 13);
    trunc_ln1116_3_fu_2013_p4 <= mul_ln1118_7_fu_164_p2(33 downto 13);
    trunc_ln1116_4_fu_2039_p4 <= mul_ln1118_9_fu_172_p2(33 downto 13);
    trunc_ln1116_6_fu_2091_p4 <= mul_ln1118_13_fu_158_p2(33 downto 13);
    trunc_ln1116_7_fu_2117_p4 <= mul_ln1118_15_fu_168_p2(33 downto 13);
    trunc_ln1116_8_fu_2143_p4 <= mul_ln1118_17_fu_169_p2(33 downto 13);
    trunc_ln1118_1_fu_1951_p4 <= mul_ln1118_2_fu_173_p2(33 downto 13);
    trunc_ln1118_2_fu_1977_p4 <= mul_ln1118_4_fu_175_p2(33 downto 13);
    trunc_ln1118_3_fu_2003_p4 <= mul_ln1118_6_fu_176_p2(33 downto 13);
    trunc_ln1118_4_fu_2029_p4 <= mul_ln1118_8_fu_165_p2(33 downto 13);
    trunc_ln1118_6_fu_2081_p4 <= mul_ln1118_12_fu_163_p2(33 downto 13);
    trunc_ln1118_7_fu_2107_p4 <= mul_ln1118_14_fu_159_p2(33 downto 13);
    trunc_ln1118_8_fu_2133_p4 <= mul_ln1118_16_fu_166_p2(33 downto 13);
    trunc_ln1118_9_fu_2159_p4 <= mul_ln1118_18_fu_174_p2(33 downto 13);
    trunc_ln4_fu_1935_p4 <= mul_ln1118_1_fu_162_p2(33 downto 13);
    trunc_ln5_fu_2169_p4 <= mul_ln1118_19_fu_177_p2(33 downto 13);
    trunc_ln_fu_1925_p4 <= mul_ln1118_fu_170_p2(33 downto 13);
end behav;
