

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Fri Oct 17 00:26:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dut.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  8.546 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |       17|  4294967280|  0.145 us|  36.703 sec|   18|  4294967281|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+------------+-----------+------------+-----+------------+------------------------------------------------+
        |                                                        |                                              |   Latency (cycles)   |   Latency (absolute)   |     Interval     |                    Pipeline                    |
        |                        Instance                        |                    Module                    |   min   |     max    |    min    |     max    | min |     max    |                      Type                      |
        +--------------------------------------------------------+----------------------------------------------+---------+------------+-----------+------------+-----+------------+------------------------------------------------+
        |grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84  |dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2  |        3|  4294967235|  25.637 ns|  36.703 sec|    2|  4294967234|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99                  |dut_Pipeline_VITIS_LOOP_61_3                  |        2|          33|  10.002 ns|    0.165 us|    1|          32|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------+----------------------------------------------+---------+------------+-----------+------------+-----+------------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    194|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|    1272|    546|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    135|    -|
|Register         |        -|    -|     299|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    1571|    875|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |add_32ns_32ns_32_2_1_U25                                |add_32ns_32ns_32_2_1                          |        0|   0|  148|   36|    0|
    |grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84  |dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2  |        0|   1|  959|  375|    0|
    |grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99                  |dut_Pipeline_VITIS_LOOP_61_3                  |        0|   0|   17|   99|    0|
    |sub_32ns_32ns_32_2_1_U26                                |sub_32ns_32ns_32_2_1                          |        0|   0|  148|   36|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                              |        0|   1| 1272|  546|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |sub_ln49_1_fu_184_p2     |         -|   0|  0|  34|           1|          27|
    |sub_ln59_fu_192_p2       |         -|   0|  0|  14|           1|           6|
    |empty_fu_225_p2          |      icmp|   0|  0|  34|          27|           1|
    |icmp_ln48_fu_119_p2      |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln51_fu_207_p2      |      icmp|   0|  0|  34|          27|           1|
    |empty_14_fu_230_p3       |    select|   0|  0|  26|           1|          26|
    |nBurst_fu_198_p3         |    select|   0|  0|  27|           1|          27|
    |select_ln59_1_fu_219_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln59_fu_251_p3    |    select|   0|  0|   9|           1|           9|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 194|          62|         104|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  65|         14|    1|         14|
    |in_s_TREADY_int_regslice  |  14|          3|    1|          3|
    |mm_address0               |  14|          3|    9|         27|
    |mm_ce0                    |  14|          3|    1|          3|
    |mm_d0                     |  14|          3|   32|         96|
    |mm_we0                    |  14|          3|    1|          3|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 135|         29|   45|        146|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |  13|   0|   13|          0|
    |empty_14_reg_345                                                     |  26|   0|   26|          0|
    |empty_reg_340                                                        |   1|   0|    1|          0|
    |grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84_ap_start_reg  |   1|   0|    1|          0|
    |grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99_ap_start_reg                  |   1|   0|    1|          0|
    |icmp_ln48_reg_258                                                    |   1|   0|    1|          0|
    |icmp_ln51_reg_325                                                    |   1|   0|    1|          0|
    |nBlks_reg_273                                                        |  32|   0|   32|          0|
    |nBurst_reg_315                                                       |  27|   0|   27|          0|
    |select_ln59_1_reg_335                                                |   6|   0|    6|          0|
    |select_ln59_reg_355                                                  |   4|   0|    9|          5|
    |sub_ln49_1_reg_305                                                   |  27|   0|   27|          0|
    |sub_ln59_reg_310                                                     |   6|   0|    6|          0|
    |tmp_1_reg_284                                                        |  27|   0|   27|          0|
    |tmp_2_reg_350                                                        |  26|   0|   31|          5|
    |tmp_3_reg_278                                                        |   1|   0|    1|          0|
    |tmp_reg_295                                                          |  27|   0|   27|          0|
    |trunc_ln1_reg_263                                                    |  32|   0|   32|          0|
    |trunc_ln49_reg_320                                                   |  26|   0|   26|          0|
    |trunc_ln51_reg_330                                                   |   4|   0|    4|          0|
    |trunc_ln59_1_reg_300                                                 |   5|   0|    5|          0|
    |trunc_ln59_reg_290                                                   |   5|   0|    5|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 299|   0|  309|         10|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|            dut|  return value|
|ap_rst_n     |   in|    1|  ap_ctrl_hs|            dut|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|            dut|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|            dut|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|            dut|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|            dut|  return value|
|in_s_TDATA   |   in|   32|        axis|  in_s_V_data_V|       pointer|
|in_s_TVALID  |   in|    1|        axis|  in_s_V_last_V|       pointer|
|in_s_TREADY  |  out|    1|        axis|  in_s_V_last_V|       pointer|
|in_s_TLAST   |   in|    1|        axis|  in_s_V_last_V|       pointer|
|in_s_TKEEP   |   in|    4|        axis|  in_s_V_keep_V|       pointer|
|in_s_TSTRB   |   in|    4|        axis|  in_s_V_strb_V|       pointer|
|mm_address0  |  out|    9|   ap_memory|             mm|         array|
|mm_ce0       |  out|    1|   ap_memory|             mm|         array|
|mm_we0       |  out|    1|   ap_memory|             mm|         array|
|mm_d0        |  out|   32|   ap_memory|             mm|         array|
|sz           |   in|   64|     ap_none|             sz|        scalar|
+-------------+-----+-----+------------+---------------+--------------+

