	{ "mmVENDOR_ID", REG_MMIO, 0x0, &mmVENDOR_ID[0], sizeof(mmVENDOR_ID)/sizeof(mmVENDOR_ID[0]), 0, 0 },
	{ "mmMM_INDEX", REG_MMIO, 0x0, &mmMM_INDEX[0], sizeof(mmMM_INDEX)/sizeof(mmMM_INDEX[0]), 0, 0 },
	{ "mmMM_DATA", REG_MMIO, 0x1, &mmMM_DATA[0], sizeof(mmMM_DATA)/sizeof(mmMM_DATA[0]), 0, 0 },
	{ "mmSTATUS", REG_MMIO, 0x1, &mmSTATUS[0], sizeof(mmSTATUS)/sizeof(mmSTATUS[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV", REG_MMIO, 0x100, &mmPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV[0], sizeof(mmPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV)/sizeof(mmPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV[0]), 0, 0 },
	{ "ixPCIEP_RESERVED", REG_SMC, 0x10010000, &ixPCIEP_RESERVED[0], sizeof(ixPCIEP_RESERVED)/sizeof(ixPCIEP_RESERVED[0]), 0, 0 },
	{ "ixPCIEP_SCRATCH", REG_SMC, 0x10010001, &ixPCIEP_SCRATCH[0], sizeof(ixPCIEP_SCRATCH)/sizeof(ixPCIEP_SCRATCH[0]), 0, 0 },
	{ "ixPCIEP_HW_DEBUG", REG_SMC, 0x10010002, &ixPCIEP_HW_DEBUG[0], sizeof(ixPCIEP_HW_DEBUG)/sizeof(ixPCIEP_HW_DEBUG[0]), 0, 0 },
	{ "ixPCIEP_PORT_CNTL", REG_SMC, 0x10010010, &ixPCIEP_PORT_CNTL[0], sizeof(ixPCIEP_PORT_CNTL)/sizeof(ixPCIEP_PORT_CNTL[0]), 0, 0 },
	{ "ixPCIE_TX_CNTL", REG_SMC, 0x10010020, &ixPCIE_TX_CNTL[0], sizeof(ixPCIE_TX_CNTL)/sizeof(ixPCIE_TX_CNTL[0]), 0, 0 },
	{ "ixPCIE_TX_REQUESTER_ID", REG_SMC, 0x10010021, &ixPCIE_TX_REQUESTER_ID[0], sizeof(ixPCIE_TX_REQUESTER_ID)/sizeof(ixPCIE_TX_REQUESTER_ID[0]), 0, 0 },
	{ "ixPCIE_TX_VENDOR_SPECIFIC", REG_SMC, 0x10010022, &ixPCIE_TX_VENDOR_SPECIFIC[0], sizeof(ixPCIE_TX_VENDOR_SPECIFIC)/sizeof(ixPCIE_TX_VENDOR_SPECIFIC[0]), 0, 0 },
	{ "ixPCIE_TX_REQUEST_NUM_CNTL", REG_SMC, 0x10010023, &ixPCIE_TX_REQUEST_NUM_CNTL[0], sizeof(ixPCIE_TX_REQUEST_NUM_CNTL)/sizeof(ixPCIE_TX_REQUEST_NUM_CNTL[0]), 0, 0 },
	{ "ixPCIE_TX_SEQ", REG_SMC, 0x10010024, &ixPCIE_TX_SEQ[0], sizeof(ixPCIE_TX_SEQ)/sizeof(ixPCIE_TX_SEQ[0]), 0, 0 },
	{ "ixPCIE_TX_REPLAY", REG_SMC, 0x10010025, &ixPCIE_TX_REPLAY[0], sizeof(ixPCIE_TX_REPLAY)/sizeof(ixPCIE_TX_REPLAY[0]), 0, 0 },
	{ "ixPCIE_TX_ACK_LATENCY_LIMIT", REG_SMC, 0x10010026, &ixPCIE_TX_ACK_LATENCY_LIMIT[0], sizeof(ixPCIE_TX_ACK_LATENCY_LIMIT)/sizeof(ixPCIE_TX_ACK_LATENCY_LIMIT[0]), 0, 0 },
	{ "ixPCIE_TX_CREDITS_ADVT_P", REG_SMC, 0x10010030, &ixPCIE_TX_CREDITS_ADVT_P[0], sizeof(ixPCIE_TX_CREDITS_ADVT_P)/sizeof(ixPCIE_TX_CREDITS_ADVT_P[0]), 0, 0 },
	{ "ixPCIE_TX_CREDITS_ADVT_NP", REG_SMC, 0x10010031, &ixPCIE_TX_CREDITS_ADVT_NP[0], sizeof(ixPCIE_TX_CREDITS_ADVT_NP)/sizeof(ixPCIE_TX_CREDITS_ADVT_NP[0]), 0, 0 },
	{ "ixPCIE_TX_CREDITS_ADVT_CPL", REG_SMC, 0x10010032, &ixPCIE_TX_CREDITS_ADVT_CPL[0], sizeof(ixPCIE_TX_CREDITS_ADVT_CPL)/sizeof(ixPCIE_TX_CREDITS_ADVT_CPL[0]), 0, 0 },
	{ "ixPCIE_TX_CREDITS_INIT_P", REG_SMC, 0x10010033, &ixPCIE_TX_CREDITS_INIT_P[0], sizeof(ixPCIE_TX_CREDITS_INIT_P)/sizeof(ixPCIE_TX_CREDITS_INIT_P[0]), 0, 0 },
	{ "ixPCIE_TX_CREDITS_INIT_NP", REG_SMC, 0x10010034, &ixPCIE_TX_CREDITS_INIT_NP[0], sizeof(ixPCIE_TX_CREDITS_INIT_NP)/sizeof(ixPCIE_TX_CREDITS_INIT_NP[0]), 0, 0 },
	{ "ixPCIE_TX_CREDITS_INIT_CPL", REG_SMC, 0x10010035, &ixPCIE_TX_CREDITS_INIT_CPL[0], sizeof(ixPCIE_TX_CREDITS_INIT_CPL)/sizeof(ixPCIE_TX_CREDITS_INIT_CPL[0]), 0, 0 },
	{ "ixPCIE_TX_CREDITS_STATUS", REG_SMC, 0x10010036, &ixPCIE_TX_CREDITS_STATUS[0], sizeof(ixPCIE_TX_CREDITS_STATUS)/sizeof(ixPCIE_TX_CREDITS_STATUS[0]), 0, 0 },
	{ "ixPCIE_TX_CREDITS_FCU_THRESHOLD", REG_SMC, 0x10010037, &ixPCIE_TX_CREDITS_FCU_THRESHOLD[0], sizeof(ixPCIE_TX_CREDITS_FCU_THRESHOLD)/sizeof(ixPCIE_TX_CREDITS_FCU_THRESHOLD[0]), 0, 0 },
	{ "ixPCIE_P_PORT_LANE_STATUS", REG_SMC, 0x10010050, &ixPCIE_P_PORT_LANE_STATUS[0], sizeof(ixPCIE_P_PORT_LANE_STATUS)/sizeof(ixPCIE_P_PORT_LANE_STATUS[0]), 0, 0 },
	{ "ixPCIE_FC_P", REG_SMC, 0x10010060, &ixPCIE_FC_P[0], sizeof(ixPCIE_FC_P)/sizeof(ixPCIE_FC_P[0]), 0, 0 },
	{ "ixPCIE_FC_NP", REG_SMC, 0x10010061, &ixPCIE_FC_NP[0], sizeof(ixPCIE_FC_NP)/sizeof(ixPCIE_FC_NP[0]), 0, 0 },
	{ "ixPCIE_FC_CPL", REG_SMC, 0x10010062, &ixPCIE_FC_CPL[0], sizeof(ixPCIE_FC_CPL)/sizeof(ixPCIE_FC_CPL[0]), 0, 0 },
	{ "ixPCIE_ERR_CNTL", REG_SMC, 0x1001006a, &ixPCIE_ERR_CNTL[0], sizeof(ixPCIE_ERR_CNTL)/sizeof(ixPCIE_ERR_CNTL[0]), 0, 0 },
	{ "ixPCIE_RX_CNTL", REG_SMC, 0x10010070, &ixPCIE_RX_CNTL[0], sizeof(ixPCIE_RX_CNTL)/sizeof(ixPCIE_RX_CNTL[0]), 0, 0 },
	{ "ixPCIE_RX_EXPECTED_SEQNUM", REG_SMC, 0x10010071, &ixPCIE_RX_EXPECTED_SEQNUM[0], sizeof(ixPCIE_RX_EXPECTED_SEQNUM)/sizeof(ixPCIE_RX_EXPECTED_SEQNUM[0]), 0, 0 },
	{ "ixPCIE_RX_VENDOR_SPECIFIC", REG_SMC, 0x10010072, &ixPCIE_RX_VENDOR_SPECIFIC[0], sizeof(ixPCIE_RX_VENDOR_SPECIFIC)/sizeof(ixPCIE_RX_VENDOR_SPECIFIC[0]), 0, 0 },
	{ "ixPCIE_RX_CNTL3", REG_SMC, 0x10010074, &ixPCIE_RX_CNTL3[0], sizeof(ixPCIE_RX_CNTL3)/sizeof(ixPCIE_RX_CNTL3[0]), 0, 0 },
	{ "ixPCIE_RX_CREDITS_ALLOCATED_P", REG_SMC, 0x10010080, &ixPCIE_RX_CREDITS_ALLOCATED_P[0], sizeof(ixPCIE_RX_CREDITS_ALLOCATED_P)/sizeof(ixPCIE_RX_CREDITS_ALLOCATED_P[0]), 0, 0 },
	{ "ixPCIE_RX_CREDITS_ALLOCATED_NP", REG_SMC, 0x10010081, &ixPCIE_RX_CREDITS_ALLOCATED_NP[0], sizeof(ixPCIE_RX_CREDITS_ALLOCATED_NP)/sizeof(ixPCIE_RX_CREDITS_ALLOCATED_NP[0]), 0, 0 },
	{ "ixPCIE_RX_CREDITS_ALLOCATED_CPL", REG_SMC, 0x10010082, &ixPCIE_RX_CREDITS_ALLOCATED_CPL[0], sizeof(ixPCIE_RX_CREDITS_ALLOCATED_CPL)/sizeof(ixPCIE_RX_CREDITS_ALLOCATED_CPL[0]), 0, 0 },
	{ "ixPCIEP_ERROR_INJECT_PHYSICAL", REG_SMC, 0x10010083, &ixPCIEP_ERROR_INJECT_PHYSICAL[0], sizeof(ixPCIEP_ERROR_INJECT_PHYSICAL)/sizeof(ixPCIEP_ERROR_INJECT_PHYSICAL[0]), 0, 0 },
	{ "ixPCIEP_ERROR_INJECT_TRANSACTION", REG_SMC, 0x10010084, &ixPCIEP_ERROR_INJECT_TRANSACTION[0], sizeof(ixPCIEP_ERROR_INJECT_TRANSACTION)/sizeof(ixPCIEP_ERROR_INJECT_TRANSACTION[0]), 0, 0 },
	{ "ixPCIEP_SRIOV_PRIV_CTRL", REG_SMC, 0x10010085, &ixPCIEP_SRIOV_PRIV_CTRL[0], sizeof(ixPCIEP_SRIOV_PRIV_CTRL)/sizeof(ixPCIEP_SRIOV_PRIV_CTRL[0]), 0, 0 },
	{ "ixPCIE_LC_CNTL", REG_SMC, 0x100100a0, &ixPCIE_LC_CNTL[0], sizeof(ixPCIE_LC_CNTL)/sizeof(ixPCIE_LC_CNTL[0]), 0, 0 },
	{ "ixPCIE_LC_TRAINING_CNTL", REG_SMC, 0x100100a1, &ixPCIE_LC_TRAINING_CNTL[0], sizeof(ixPCIE_LC_TRAINING_CNTL)/sizeof(ixPCIE_LC_TRAINING_CNTL[0]), 0, 0 },
	{ "ixPCIE_LC_LINK_WIDTH_CNTL", REG_SMC, 0x100100a2, &ixPCIE_LC_LINK_WIDTH_CNTL[0], sizeof(ixPCIE_LC_LINK_WIDTH_CNTL)/sizeof(ixPCIE_LC_LINK_WIDTH_CNTL[0]), 0, 0 },
	{ "ixPCIE_LC_N_FTS_CNTL", REG_SMC, 0x100100a3, &ixPCIE_LC_N_FTS_CNTL[0], sizeof(ixPCIE_LC_N_FTS_CNTL)/sizeof(ixPCIE_LC_N_FTS_CNTL[0]), 0, 0 },
	{ "ixPCIE_LC_SPEED_CNTL", REG_SMC, 0x100100a4, &ixPCIE_LC_SPEED_CNTL[0], sizeof(ixPCIE_LC_SPEED_CNTL)/sizeof(ixPCIE_LC_SPEED_CNTL[0]), 0, 0 },
	{ "ixPCIE_LC_STATE0", REG_SMC, 0x100100a5, &ixPCIE_LC_STATE0[0], sizeof(ixPCIE_LC_STATE0)/sizeof(ixPCIE_LC_STATE0[0]), 0, 0 },
	{ "ixPCIE_LC_STATE1", REG_SMC, 0x100100a6, &ixPCIE_LC_STATE1[0], sizeof(ixPCIE_LC_STATE1)/sizeof(ixPCIE_LC_STATE1[0]), 0, 0 },
	{ "ixPCIE_LC_STATE2", REG_SMC, 0x100100a7, &ixPCIE_LC_STATE2[0], sizeof(ixPCIE_LC_STATE2)/sizeof(ixPCIE_LC_STATE2[0]), 0, 0 },
	{ "ixPCIE_LC_STATE3", REG_SMC, 0x100100a8, &ixPCIE_LC_STATE3[0], sizeof(ixPCIE_LC_STATE3)/sizeof(ixPCIE_LC_STATE3[0]), 0, 0 },
	{ "ixPCIE_LC_STATE4", REG_SMC, 0x100100a9, &ixPCIE_LC_STATE4[0], sizeof(ixPCIE_LC_STATE4)/sizeof(ixPCIE_LC_STATE4[0]), 0, 0 },
	{ "ixPCIE_LC_STATE5", REG_SMC, 0x100100aa, &ixPCIE_LC_STATE5[0], sizeof(ixPCIE_LC_STATE5)/sizeof(ixPCIE_LC_STATE5[0]), 0, 0 },
	{ "ixPCIE_LC_CNTL2", REG_SMC, 0x100100b1, &ixPCIE_LC_CNTL2[0], sizeof(ixPCIE_LC_CNTL2)/sizeof(ixPCIE_LC_CNTL2[0]), 0, 0 },
	{ "ixPCIE_LC_BW_CHANGE_CNTL", REG_SMC, 0x100100b2, &ixPCIE_LC_BW_CHANGE_CNTL[0], sizeof(ixPCIE_LC_BW_CHANGE_CNTL)/sizeof(ixPCIE_LC_BW_CHANGE_CNTL[0]), 0, 0 },
	{ "ixPCIE_LC_CDR_CNTL", REG_SMC, 0x100100b3, &ixPCIE_LC_CDR_CNTL[0], sizeof(ixPCIE_LC_CDR_CNTL)/sizeof(ixPCIE_LC_CDR_CNTL[0]), 0, 0 },
	{ "ixPCIE_LC_LANE_CNTL", REG_SMC, 0x100100b4, &ixPCIE_LC_LANE_CNTL[0], sizeof(ixPCIE_LC_LANE_CNTL)/sizeof(ixPCIE_LC_LANE_CNTL[0]), 0, 0 },
	{ "ixPCIE_LC_CNTL3", REG_SMC, 0x100100b5, &ixPCIE_LC_CNTL3[0], sizeof(ixPCIE_LC_CNTL3)/sizeof(ixPCIE_LC_CNTL3[0]), 0, 0 },
	{ "ixPCIE_LC_CNTL4", REG_SMC, 0x100100b6, &ixPCIE_LC_CNTL4[0], sizeof(ixPCIE_LC_CNTL4)/sizeof(ixPCIE_LC_CNTL4[0]), 0, 0 },
	{ "ixPCIE_LC_CNTL5", REG_SMC, 0x100100b7, &ixPCIE_LC_CNTL5[0], sizeof(ixPCIE_LC_CNTL5)/sizeof(ixPCIE_LC_CNTL5[0]), 0, 0 },
	{ "ixPCIE_LC_FORCE_COEFF", REG_SMC, 0x100100b8, &ixPCIE_LC_FORCE_COEFF[0], sizeof(ixPCIE_LC_FORCE_COEFF)/sizeof(ixPCIE_LC_FORCE_COEFF[0]), 0, 0 },
	{ "ixPCIE_LC_BEST_EQ_SETTINGS", REG_SMC, 0x100100b9, &ixPCIE_LC_BEST_EQ_SETTINGS[0], sizeof(ixPCIE_LC_BEST_EQ_SETTINGS)/sizeof(ixPCIE_LC_BEST_EQ_SETTINGS[0]), 0, 0 },
	{ "ixPCIE_LC_FORCE_EQ_REQ_COEFF", REG_SMC, 0x100100ba, &ixPCIE_LC_FORCE_EQ_REQ_COEFF[0], sizeof(ixPCIE_LC_FORCE_EQ_REQ_COEFF)/sizeof(ixPCIE_LC_FORCE_EQ_REQ_COEFF[0]), 0, 0 },
	{ "ixPCIE_LC_CNTL6", REG_SMC, 0x100100bb, &ixPCIE_LC_CNTL6[0], sizeof(ixPCIE_LC_CNTL6)/sizeof(ixPCIE_LC_CNTL6[0]), 0, 0 },
	{ "ixPCIEP_STRAP_LC", REG_SMC, 0x100100c0, &ixPCIEP_STRAP_LC[0], sizeof(ixPCIEP_STRAP_LC)/sizeof(ixPCIEP_STRAP_LC[0]), 0, 0 },
	{ "ixPCIEP_STRAP_MISC", REG_SMC, 0x100100c1, &ixPCIEP_STRAP_MISC[0], sizeof(ixPCIEP_STRAP_MISC)/sizeof(ixPCIEP_STRAP_MISC[0]), 0, 0 },
	{ "ixPCIEP_BCH_ECC_CNTL", REG_SMC, 0x100100d0, &ixPCIEP_BCH_ECC_CNTL[0], sizeof(ixPCIEP_BCH_ECC_CNTL)/sizeof(ixPCIEP_BCH_ECC_CNTL[0]), 0, 0 },
	{ "ixPCIEP_HPGI_PRIVATE", REG_SMC, 0x100100d2, &ixPCIEP_HPGI_PRIVATE[0], sizeof(ixPCIEP_HPGI_PRIVATE)/sizeof(ixPCIEP_HPGI_PRIVATE[0]), 0, 0 },
	{ "ixPCIEP_HPGI", REG_SMC, 0x100100da, &ixPCIEP_HPGI[0], sizeof(ixPCIEP_HPGI)/sizeof(ixPCIEP_HPGI[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV", REG_MMIO, 0x101, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW", REG_MMIO, 0x102, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CMD_CTRL_N_FUNC", REG_MMIO, 0x103, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CMD_CTRL_N_FUNC[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CMD_CTRL_N_FUNC)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CMD_CTRL_N_FUNC[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CMD_STATUS", REG_MMIO, 0x104, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CMD_STATUS[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CMD_STATUS)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CMD_STATUS[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL", REG_MMIO, 0x105, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_NOTIFICATION", REG_MMIO, 0x106, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_NOTIFICATION[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_NOTIFICATION)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_NOTIFICATION[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VM_INIT_STATUS", REG_MMIO, 0x107, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VM_INIT_STATUS[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VM_INIT_STATUS)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VM_INIT_STATUS[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT", REG_MMIO, 0x108, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB", REG_MMIO, 0x109, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VM_BUSY_STATUS", REG_MMIO, 0x10a, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VM_BUSY_STATUS[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VM_BUSY_STATUS)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VM_BUSY_STATUS[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS", REG_MMIO, 0x10b, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB", REG_MMIO, 0x10c, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB", REG_MMIO, 0x10d, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB", REG_MMIO, 0x10e, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB", REG_MMIO, 0x10f, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB", REG_MMIO, 0x110, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB[0]), 0, 0 },
	{ "ixPB0_PIF_SCRATCH", REG_SMC, 0x1100001, &ixPB0_PIF_SCRATCH[0], sizeof(ixPB0_PIF_SCRATCH)/sizeof(ixPB0_PIF_SCRATCH[0]), 0, 0 },
	{ "ixPB0_PIF_HW_DEBUG", REG_SMC, 0x1100002, &ixPB0_PIF_HW_DEBUG[0], sizeof(ixPB0_PIF_HW_DEBUG)/sizeof(ixPB0_PIF_HW_DEBUG[0]), 0, 0 },
	{ "ixPB0_PIF_STRAP_0", REG_SMC, 0x1100003, &ixPB0_PIF_STRAP_0[0], sizeof(ixPB0_PIF_STRAP_0)/sizeof(ixPB0_PIF_STRAP_0[0]), 0, 0 },
	{ "ixPB0_PIF_CTRL", REG_SMC, 0x1100004, &ixPB0_PIF_CTRL[0], sizeof(ixPB0_PIF_CTRL)/sizeof(ixPB0_PIF_CTRL[0]), 0, 0 },
	{ "ixPB0_PIF_TX_CTRL", REG_SMC, 0x1100008, &ixPB0_PIF_TX_CTRL[0], sizeof(ixPB0_PIF_TX_CTRL)/sizeof(ixPB0_PIF_TX_CTRL[0]), 0, 0 },
	{ "ixPB0_PIF_TX_CTRL2", REG_SMC, 0x1100009, &ixPB0_PIF_TX_CTRL2[0], sizeof(ixPB0_PIF_TX_CTRL2)/sizeof(ixPB0_PIF_TX_CTRL2[0]), 0, 0 },
	{ "ixPB0_PIF_RX_CTRL", REG_SMC, 0x110000a, &ixPB0_PIF_RX_CTRL[0], sizeof(ixPB0_PIF_RX_CTRL)/sizeof(ixPB0_PIF_RX_CTRL[0]), 0, 0 },
	{ "ixPB0_PIF_RX_CTRL2", REG_SMC, 0x110000b, &ixPB0_PIF_RX_CTRL2[0], sizeof(ixPB0_PIF_RX_CTRL2)/sizeof(ixPB0_PIF_RX_CTRL2[0]), 0, 0 },
	{ "ixPB0_PIF_GLB_OVRD", REG_SMC, 0x110000c, &ixPB0_PIF_GLB_OVRD[0], sizeof(ixPB0_PIF_GLB_OVRD)/sizeof(ixPB0_PIF_GLB_OVRD[0]), 0, 0 },
	{ "ixPB0_PIF_GLB_OVRD2", REG_SMC, 0x110000d, &ixPB0_PIF_GLB_OVRD2[0], sizeof(ixPB0_PIF_GLB_OVRD2)/sizeof(ixPB0_PIF_GLB_OVRD2[0]), 0, 0 },
	{ "ixPB0_PIF_BIF_CMD_STATUS", REG_SMC, 0x1100010, &ixPB0_PIF_BIF_CMD_STATUS[0], sizeof(ixPB0_PIF_BIF_CMD_STATUS)/sizeof(ixPB0_PIF_BIF_CMD_STATUS[0]), 0, 0 },
	{ "ixPB0_PIF_CMD_BUS_CTRL", REG_SMC, 0x1100011, &ixPB0_PIF_CMD_BUS_CTRL[0], sizeof(ixPB0_PIF_CMD_BUS_CTRL)/sizeof(ixPB0_PIF_CMD_BUS_CTRL[0]), 0, 0 },
	{ "ixPB0_PIF_CMD_BUS_GLB_OVRD", REG_SMC, 0x1100013, &ixPB0_PIF_CMD_BUS_GLB_OVRD[0], sizeof(ixPB0_PIF_CMD_BUS_GLB_OVRD)/sizeof(ixPB0_PIF_CMD_BUS_GLB_OVRD[0]), 0, 0 },
	{ "ixPB0_PIF_LANE0_OVRD", REG_SMC, 0x1100014, &ixPB0_PIF_LANE0_OVRD[0], sizeof(ixPB0_PIF_LANE0_OVRD)/sizeof(ixPB0_PIF_LANE0_OVRD[0]), 0, 0 },
	{ "ixPB0_PIF_LANE0_OVRD2", REG_SMC, 0x1100015, &ixPB0_PIF_LANE0_OVRD2[0], sizeof(ixPB0_PIF_LANE0_OVRD2)/sizeof(ixPB0_PIF_LANE0_OVRD2[0]), 0, 0 },
	{ "ixPB0_PIF_LANE1_OVRD", REG_SMC, 0x1100016, &ixPB0_PIF_LANE1_OVRD[0], sizeof(ixPB0_PIF_LANE1_OVRD)/sizeof(ixPB0_PIF_LANE1_OVRD[0]), 0, 0 },
	{ "ixPB0_PIF_LANE1_OVRD2", REG_SMC, 0x1100017, &ixPB0_PIF_LANE1_OVRD2[0], sizeof(ixPB0_PIF_LANE1_OVRD2)/sizeof(ixPB0_PIF_LANE1_OVRD2[0]), 0, 0 },
	{ "ixPB0_PIF_LANE2_OVRD", REG_SMC, 0x1100018, &ixPB0_PIF_LANE2_OVRD[0], sizeof(ixPB0_PIF_LANE2_OVRD)/sizeof(ixPB0_PIF_LANE2_OVRD[0]), 0, 0 },
	{ "ixPB0_PIF_LANE2_OVRD2", REG_SMC, 0x1100019, &ixPB0_PIF_LANE2_OVRD2[0], sizeof(ixPB0_PIF_LANE2_OVRD2)/sizeof(ixPB0_PIF_LANE2_OVRD2[0]), 0, 0 },
	{ "ixPB0_PIF_LANE3_OVRD", REG_SMC, 0x110001a, &ixPB0_PIF_LANE3_OVRD[0], sizeof(ixPB0_PIF_LANE3_OVRD)/sizeof(ixPB0_PIF_LANE3_OVRD[0]), 0, 0 },
	{ "ixPB0_PIF_LANE3_OVRD2", REG_SMC, 0x110001b, &ixPB0_PIF_LANE3_OVRD2[0], sizeof(ixPB0_PIF_LANE3_OVRD2)/sizeof(ixPB0_PIF_LANE3_OVRD2[0]), 0, 0 },
	{ "ixPB0_PIF_LANE4_OVRD", REG_SMC, 0x110001c, &ixPB0_PIF_LANE4_OVRD[0], sizeof(ixPB0_PIF_LANE4_OVRD)/sizeof(ixPB0_PIF_LANE4_OVRD[0]), 0, 0 },
	{ "ixPB0_PIF_LANE4_OVRD2", REG_SMC, 0x110001d, &ixPB0_PIF_LANE4_OVRD2[0], sizeof(ixPB0_PIF_LANE4_OVRD2)/sizeof(ixPB0_PIF_LANE4_OVRD2[0]), 0, 0 },
	{ "ixPB0_PIF_LANE5_OVRD", REG_SMC, 0x110001e, &ixPB0_PIF_LANE5_OVRD[0], sizeof(ixPB0_PIF_LANE5_OVRD)/sizeof(ixPB0_PIF_LANE5_OVRD[0]), 0, 0 },
	{ "ixPB0_PIF_LANE5_OVRD2", REG_SMC, 0x110001f, &ixPB0_PIF_LANE5_OVRD2[0], sizeof(ixPB0_PIF_LANE5_OVRD2)/sizeof(ixPB0_PIF_LANE5_OVRD2[0]), 0, 0 },
	{ "ixPB0_PIF_LANE6_OVRD", REG_SMC, 0x1100020, &ixPB0_PIF_LANE6_OVRD[0], sizeof(ixPB0_PIF_LANE6_OVRD)/sizeof(ixPB0_PIF_LANE6_OVRD[0]), 0, 0 },
	{ "ixPB0_PIF_LANE6_OVRD2", REG_SMC, 0x1100021, &ixPB0_PIF_LANE6_OVRD2[0], sizeof(ixPB0_PIF_LANE6_OVRD2)/sizeof(ixPB0_PIF_LANE6_OVRD2[0]), 0, 0 },
	{ "ixPB0_PIF_LANE7_OVRD", REG_SMC, 0x1100022, &ixPB0_PIF_LANE7_OVRD[0], sizeof(ixPB0_PIF_LANE7_OVRD)/sizeof(ixPB0_PIF_LANE7_OVRD[0]), 0, 0 },
	{ "ixPB0_PIF_LANE7_OVRD2", REG_SMC, 0x1100023, &ixPB0_PIF_LANE7_OVRD2[0], sizeof(ixPB0_PIF_LANE7_OVRD2)/sizeof(ixPB0_PIF_LANE7_OVRD2[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB", REG_MMIO, 0x111, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB", REG_MMIO, 0x112, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB", REG_MMIO, 0x113, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB", REG_MMIO, 0x114, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB", REG_MMIO, 0x115, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB", REG_MMIO, 0x116, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB", REG_MMIO, 0x117, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB", REG_MMIO, 0x118, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB", REG_MMIO, 0x119, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB", REG_MMIO, 0x11a, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB", REG_MMIO, 0x11b, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GPU_IDLE_LAT", REG_MMIO, 0x11c, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GPU_IDLE_LAT[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GPU_IDLE_LAT)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GPU_IDLE_LAT[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE0", REG_MMIO, 0x11d, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE0[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE0)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE0[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE1", REG_MMIO, 0x11e, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE1[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE1)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE1[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE2", REG_MMIO, 0x11f, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE2[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE2)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE2[0]), 0, 0 },
	{ "mmVENDOR_CAP_LIST", REG_MMIO, 0x12, &mmVENDOR_CAP_LIST[0], sizeof(mmVENDOR_CAP_LIST)/sizeof(mmVENDOR_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE3", REG_MMIO, 0x120, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE3[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE3)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE3[0]), 0, 0 },
	{ "ixPB0_GLB_CTRL_REG0", REG_SMC, 0x1200004, &ixPB0_GLB_CTRL_REG0[0], sizeof(ixPB0_GLB_CTRL_REG0)/sizeof(ixPB0_GLB_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_GLB_CTRL_REG1", REG_SMC, 0x1200008, &ixPB0_GLB_CTRL_REG1[0], sizeof(ixPB0_GLB_CTRL_REG1)/sizeof(ixPB0_GLB_CTRL_REG1[0]), 0, 0 },
	{ "ixPB0_GLB_CTRL_REG2", REG_SMC, 0x120000c, &ixPB0_GLB_CTRL_REG2[0], sizeof(ixPB0_GLB_CTRL_REG2)/sizeof(ixPB0_GLB_CTRL_REG2[0]), 0, 0 },
	{ "ixPB0_GLB_CTRL_REG3", REG_SMC, 0x1200010, &ixPB0_GLB_CTRL_REG3[0], sizeof(ixPB0_GLB_CTRL_REG3)/sizeof(ixPB0_GLB_CTRL_REG3[0]), 0, 0 },
	{ "ixPB0_GLB_CTRL_REG4", REG_SMC, 0x1200014, &ixPB0_GLB_CTRL_REG4[0], sizeof(ixPB0_GLB_CTRL_REG4)/sizeof(ixPB0_GLB_CTRL_REG4[0]), 0, 0 },
	{ "ixPB0_GLB_CTRL_REG5", REG_SMC, 0x1200018, &ixPB0_GLB_CTRL_REG5[0], sizeof(ixPB0_GLB_CTRL_REG5)/sizeof(ixPB0_GLB_CTRL_REG5[0]), 0, 0 },
	{ "ixPB0_GLB_SCI_STAT_OVRD_REG0", REG_SMC, 0x120001c, &ixPB0_GLB_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_GLB_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_GLB_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_GLB_SCI_STAT_OVRD_REG1", REG_SMC, 0x1200020, &ixPB0_GLB_SCI_STAT_OVRD_REG1[0], sizeof(ixPB0_GLB_SCI_STAT_OVRD_REG1)/sizeof(ixPB0_GLB_SCI_STAT_OVRD_REG1[0]), 0, 0 },
	{ "ixPB0_GLB_SCI_STAT_OVRD_REG2", REG_SMC, 0x1200024, &ixPB0_GLB_SCI_STAT_OVRD_REG2[0], sizeof(ixPB0_GLB_SCI_STAT_OVRD_REG2)/sizeof(ixPB0_GLB_SCI_STAT_OVRD_REG2[0]), 0, 0 },
	{ "ixPB0_GLB_SCI_STAT_OVRD_REG3", REG_SMC, 0x1200028, &ixPB0_GLB_SCI_STAT_OVRD_REG3[0], sizeof(ixPB0_GLB_SCI_STAT_OVRD_REG3)/sizeof(ixPB0_GLB_SCI_STAT_OVRD_REG3[0]), 0, 0 },
	{ "ixPB0_GLB_SCI_STAT_OVRD_REG4", REG_SMC, 0x120002c, &ixPB0_GLB_SCI_STAT_OVRD_REG4[0], sizeof(ixPB0_GLB_SCI_STAT_OVRD_REG4)/sizeof(ixPB0_GLB_SCI_STAT_OVRD_REG4[0]), 0, 0 },
	{ "ixPB0_GLB_OVRD_REG0", REG_SMC, 0x1200030, &ixPB0_GLB_OVRD_REG0[0], sizeof(ixPB0_GLB_OVRD_REG0)/sizeof(ixPB0_GLB_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_GLB_OVRD_REG1", REG_SMC, 0x1200034, &ixPB0_GLB_OVRD_REG1[0], sizeof(ixPB0_GLB_OVRD_REG1)/sizeof(ixPB0_GLB_OVRD_REG1[0]), 0, 0 },
	{ "ixPB0_GLB_OVRD_REG2", REG_SMC, 0x1200038, &ixPB0_GLB_OVRD_REG2[0], sizeof(ixPB0_GLB_OVRD_REG2)/sizeof(ixPB0_GLB_OVRD_REG2[0]), 0, 0 },
	{ "ixPB0_HW_DEBUG", REG_SMC, 0x1202004, &ixPB0_HW_DEBUG[0], sizeof(ixPB0_HW_DEBUG)/sizeof(ixPB0_HW_DEBUG[0]), 0, 0 },
	{ "ixPB0_STRAP_GLB_REG0", REG_SMC, 0x1202020, &ixPB0_STRAP_GLB_REG0[0], sizeof(ixPB0_STRAP_GLB_REG0)/sizeof(ixPB0_STRAP_GLB_REG0[0]), 0, 0 },
	{ "ixPB0_STRAP_TX_REG0", REG_SMC, 0x1202024, &ixPB0_STRAP_TX_REG0[0], sizeof(ixPB0_STRAP_TX_REG0)/sizeof(ixPB0_STRAP_TX_REG0[0]), 0, 0 },
	{ "ixPB0_STRAP_RX_REG0", REG_SMC, 0x1202028, &ixPB0_STRAP_RX_REG0[0], sizeof(ixPB0_STRAP_RX_REG0)/sizeof(ixPB0_STRAP_RX_REG0[0]), 0, 0 },
	{ "ixPB0_STRAP_RX_REG1", REG_SMC, 0x120202c, &ixPB0_STRAP_RX_REG1[0], sizeof(ixPB0_STRAP_RX_REG1)/sizeof(ixPB0_STRAP_RX_REG1[0]), 0, 0 },
	{ "ixPB0_STRAP_PLL_REG0", REG_SMC, 0x1202030, &ixPB0_STRAP_PLL_REG0[0], sizeof(ixPB0_STRAP_PLL_REG0)/sizeof(ixPB0_STRAP_PLL_REG0[0]), 0, 0 },
	{ "ixPB0_STRAP_PIN_REG0", REG_SMC, 0x1202034, &ixPB0_STRAP_PIN_REG0[0], sizeof(ixPB0_STRAP_PIN_REG0)/sizeof(ixPB0_STRAP_PIN_REG0[0]), 0, 0 },
	{ "ixPB0_STRAP_GLB_REG1", REG_SMC, 0x1202038, &ixPB0_STRAP_GLB_REG1[0], sizeof(ixPB0_STRAP_GLB_REG1)/sizeof(ixPB0_STRAP_GLB_REG1[0]), 0, 0 },
	{ "ixPB0_STRAP_GLB_REG2", REG_SMC, 0x120203c, &ixPB0_STRAP_GLB_REG2[0], sizeof(ixPB0_STRAP_GLB_REG2)/sizeof(ixPB0_STRAP_GLB_REG2[0]), 0, 0 },
	{ "ixPB0_DFT_JIT_INJ_REG0", REG_SMC, 0x1203000, &ixPB0_DFT_JIT_INJ_REG0[0], sizeof(ixPB0_DFT_JIT_INJ_REG0)/sizeof(ixPB0_DFT_JIT_INJ_REG0[0]), 0, 0 },
	{ "ixPB0_DFT_JIT_INJ_REG1", REG_SMC, 0x1203004, &ixPB0_DFT_JIT_INJ_REG1[0], sizeof(ixPB0_DFT_JIT_INJ_REG1)/sizeof(ixPB0_DFT_JIT_INJ_REG1[0]), 0, 0 },
	{ "ixPB0_DFT_JIT_INJ_REG2", REG_SMC, 0x1203008, &ixPB0_DFT_JIT_INJ_REG2[0], sizeof(ixPB0_DFT_JIT_INJ_REG2)/sizeof(ixPB0_DFT_JIT_INJ_REG2[0]), 0, 0 },
	{ "ixPB0_DFT_DEBUG_CTRL_REG0", REG_SMC, 0x120300c, &ixPB0_DFT_DEBUG_CTRL_REG0[0], sizeof(ixPB0_DFT_DEBUG_CTRL_REG0)/sizeof(ixPB0_DFT_DEBUG_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_DFT_JIT_INJ_STAT_REG0", REG_SMC, 0x1203010, &ixPB0_DFT_JIT_INJ_STAT_REG0[0], sizeof(ixPB0_DFT_JIT_INJ_STAT_REG0)/sizeof(ixPB0_DFT_JIT_INJ_STAT_REG0[0]), 0, 0 },
	{ "ixPB0_PLL_RO_GLB_CTRL_REG0", REG_SMC, 0x1204000, &ixPB0_PLL_RO_GLB_CTRL_REG0[0], sizeof(ixPB0_PLL_RO_GLB_CTRL_REG0)/sizeof(ixPB0_PLL_RO_GLB_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_PLL_RO_GLB_OVRD_REG0", REG_SMC, 0x1204010, NULL, 0, 0, 0 },
	{ "ixPB0_PLL_RO0_CTRL_REG0", REG_SMC, 0x1204440, &ixPB0_PLL_RO0_CTRL_REG0[0], sizeof(ixPB0_PLL_RO0_CTRL_REG0)/sizeof(ixPB0_PLL_RO0_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_PLL_RO0_OVRD_REG0", REG_SMC, 0x1204450, &ixPB0_PLL_RO0_OVRD_REG0[0], sizeof(ixPB0_PLL_RO0_OVRD_REG0)/sizeof(ixPB0_PLL_RO0_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_PLL_RO0_OVRD_REG1", REG_SMC, 0x1204454, &ixPB0_PLL_RO0_OVRD_REG1[0], sizeof(ixPB0_PLL_RO0_OVRD_REG1)/sizeof(ixPB0_PLL_RO0_OVRD_REG1[0]), 0, 0 },
	{ "ixPB0_PLL_RO0_SCI_STAT_OVRD_REG0", REG_SMC, 0x1204460, &ixPB0_PLL_RO0_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_PLL_RO0_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_PLL_RO0_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_PLL_RO1_SCI_STAT_OVRD_REG0", REG_SMC, 0x1204464, &ixPB0_PLL_RO1_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_PLL_RO1_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_PLL_RO1_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_PLL_RO2_SCI_STAT_OVRD_REG0", REG_SMC, 0x1204468, &ixPB0_PLL_RO2_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_PLL_RO2_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_PLL_RO2_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_PLL_RO3_SCI_STAT_OVRD_REG0", REG_SMC, 0x120446c, &ixPB0_PLL_RO3_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_PLL_RO3_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_PLL_RO3_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_PLL_LC0_CTRL_REG0", REG_SMC, 0x1204480, &ixPB0_PLL_LC0_CTRL_REG0[0], sizeof(ixPB0_PLL_LC0_CTRL_REG0)/sizeof(ixPB0_PLL_LC0_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_PLL_LC0_OVRD_REG0", REG_SMC, 0x1204490, &ixPB0_PLL_LC0_OVRD_REG0[0], sizeof(ixPB0_PLL_LC0_OVRD_REG0)/sizeof(ixPB0_PLL_LC0_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_PLL_LC0_OVRD_REG1", REG_SMC, 0x1204494, &ixPB0_PLL_LC0_OVRD_REG1[0], sizeof(ixPB0_PLL_LC0_OVRD_REG1)/sizeof(ixPB0_PLL_LC0_OVRD_REG1[0]), 0, 0 },
	{ "ixPB0_PLL_LC0_SCI_STAT_OVRD_REG0", REG_SMC, 0x1204500, &ixPB0_PLL_LC0_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_PLL_LC0_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_PLL_LC0_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_PLL_LC1_SCI_STAT_OVRD_REG0", REG_SMC, 0x1204504, &ixPB0_PLL_LC1_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_PLL_LC1_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_PLL_LC1_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_PLL_LC2_SCI_STAT_OVRD_REG0", REG_SMC, 0x1204508, &ixPB0_PLL_LC2_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_PLL_LC2_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_PLL_LC2_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_PLL_LC3_SCI_STAT_OVRD_REG0", REG_SMC, 0x120450c, &ixPB0_PLL_LC3_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_PLL_LC3_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_PLL_LC3_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_RX_GLB_CTRL_REG0", REG_SMC, 0x1206000, &ixPB0_RX_GLB_CTRL_REG0[0], sizeof(ixPB0_RX_GLB_CTRL_REG0)/sizeof(ixPB0_RX_GLB_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_RX_GLB_CTRL_REG1", REG_SMC, 0x1206004, &ixPB0_RX_GLB_CTRL_REG1[0], sizeof(ixPB0_RX_GLB_CTRL_REG1)/sizeof(ixPB0_RX_GLB_CTRL_REG1[0]), 0, 0 },
	{ "ixPB0_RX_GLB_CTRL_REG2", REG_SMC, 0x1206008, &ixPB0_RX_GLB_CTRL_REG2[0], sizeof(ixPB0_RX_GLB_CTRL_REG2)/sizeof(ixPB0_RX_GLB_CTRL_REG2[0]), 0, 0 },
	{ "ixPB0_RX_GLB_CTRL_REG3", REG_SMC, 0x120600c, &ixPB0_RX_GLB_CTRL_REG3[0], sizeof(ixPB0_RX_GLB_CTRL_REG3)/sizeof(ixPB0_RX_GLB_CTRL_REG3[0]), 0, 0 },
	{ "ixPB0_RX_GLB_CTRL_REG4", REG_SMC, 0x1206010, &ixPB0_RX_GLB_CTRL_REG4[0], sizeof(ixPB0_RX_GLB_CTRL_REG4)/sizeof(ixPB0_RX_GLB_CTRL_REG4[0]), 0, 0 },
	{ "ixPB0_RX_GLB_CTRL_REG5", REG_SMC, 0x1206014, &ixPB0_RX_GLB_CTRL_REG5[0], sizeof(ixPB0_RX_GLB_CTRL_REG5)/sizeof(ixPB0_RX_GLB_CTRL_REG5[0]), 0, 0 },
	{ "ixPB0_RX_GLB_CTRL_REG6", REG_SMC, 0x1206018, &ixPB0_RX_GLB_CTRL_REG6[0], sizeof(ixPB0_RX_GLB_CTRL_REG6)/sizeof(ixPB0_RX_GLB_CTRL_REG6[0]), 0, 0 },
	{ "ixPB0_RX_GLB_CTRL_REG7", REG_SMC, 0x120601c, &ixPB0_RX_GLB_CTRL_REG7[0], sizeof(ixPB0_RX_GLB_CTRL_REG7)/sizeof(ixPB0_RX_GLB_CTRL_REG7[0]), 0, 0 },
	{ "ixPB0_RX_GLB_CTRL_REG8", REG_SMC, 0x1206020, &ixPB0_RX_GLB_CTRL_REG8[0], sizeof(ixPB0_RX_GLB_CTRL_REG8)/sizeof(ixPB0_RX_GLB_CTRL_REG8[0]), 0, 0 },
	{ "ixPB0_RX_GLB_SCI_STAT_OVRD_REG0", REG_SMC, 0x1206028, &ixPB0_RX_GLB_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_RX_GLB_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_RX_GLB_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_RX_GLB_OVRD_REG0", REG_SMC, 0x1206030, &ixPB0_RX_GLB_OVRD_REG0[0], sizeof(ixPB0_RX_GLB_OVRD_REG0)/sizeof(ixPB0_RX_GLB_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_RX_GLB_OVRD_REG1", REG_SMC, 0x1206034, &ixPB0_RX_GLB_OVRD_REG1[0], sizeof(ixPB0_RX_GLB_OVRD_REG1)/sizeof(ixPB0_RX_GLB_OVRD_REG1[0]), 0, 0 },
	{ "ixPB0_RX_LANE0_CTRL_REG0", REG_SMC, 0x1206440, &ixPB0_RX_LANE0_CTRL_REG0[0], sizeof(ixPB0_RX_LANE0_CTRL_REG0)/sizeof(ixPB0_RX_LANE0_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE0_SCI_STAT_OVRD_REG0", REG_SMC, 0x1206448, &ixPB0_RX_LANE0_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_RX_LANE0_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_RX_LANE0_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE1_CTRL_REG0", REG_SMC, 0x1206480, &ixPB0_RX_LANE1_CTRL_REG0[0], sizeof(ixPB0_RX_LANE1_CTRL_REG0)/sizeof(ixPB0_RX_LANE1_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE1_SCI_STAT_OVRD_REG0", REG_SMC, 0x1206488, &ixPB0_RX_LANE1_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_RX_LANE1_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_RX_LANE1_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE2_CTRL_REG0", REG_SMC, 0x1206500, &ixPB0_RX_LANE2_CTRL_REG0[0], sizeof(ixPB0_RX_LANE2_CTRL_REG0)/sizeof(ixPB0_RX_LANE2_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE2_SCI_STAT_OVRD_REG0", REG_SMC, 0x1206508, &ixPB0_RX_LANE2_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_RX_LANE2_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_RX_LANE2_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE3_CTRL_REG0", REG_SMC, 0x1206600, &ixPB0_RX_LANE3_CTRL_REG0[0], sizeof(ixPB0_RX_LANE3_CTRL_REG0)/sizeof(ixPB0_RX_LANE3_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE3_SCI_STAT_OVRD_REG0", REG_SMC, 0x1206608, &ixPB0_RX_LANE3_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_RX_LANE3_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_RX_LANE3_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE4_CTRL_REG0", REG_SMC, 0x1206800, &ixPB0_RX_LANE4_CTRL_REG0[0], sizeof(ixPB0_RX_LANE4_CTRL_REG0)/sizeof(ixPB0_RX_LANE4_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE4_SCI_STAT_OVRD_REG0", REG_SMC, 0x1206848, &ixPB0_RX_LANE4_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_RX_LANE4_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_RX_LANE4_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE5_CTRL_REG0", REG_SMC, 0x1206880, &ixPB0_RX_LANE5_CTRL_REG0[0], sizeof(ixPB0_RX_LANE5_CTRL_REG0)/sizeof(ixPB0_RX_LANE5_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE5_SCI_STAT_OVRD_REG0", REG_SMC, 0x1206888, &ixPB0_RX_LANE5_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_RX_LANE5_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_RX_LANE5_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE6_CTRL_REG0", REG_SMC, 0x1206900, &ixPB0_RX_LANE6_CTRL_REG0[0], sizeof(ixPB0_RX_LANE6_CTRL_REG0)/sizeof(ixPB0_RX_LANE6_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE6_SCI_STAT_OVRD_REG0", REG_SMC, 0x1206908, &ixPB0_RX_LANE6_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_RX_LANE6_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_RX_LANE6_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE7_CTRL_REG0", REG_SMC, 0x1206a00, &ixPB0_RX_LANE7_CTRL_REG0[0], sizeof(ixPB0_RX_LANE7_CTRL_REG0)/sizeof(ixPB0_RX_LANE7_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE7_SCI_STAT_OVRD_REG0", REG_SMC, 0x1206a08, &ixPB0_RX_LANE7_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_RX_LANE7_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_RX_LANE7_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE8_CTRL_REG0", REG_SMC, 0x1207440, &ixPB0_RX_LANE8_CTRL_REG0[0], sizeof(ixPB0_RX_LANE8_CTRL_REG0)/sizeof(ixPB0_RX_LANE8_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE8_SCI_STAT_OVRD_REG0", REG_SMC, 0x1207448, &ixPB0_RX_LANE8_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_RX_LANE8_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_RX_LANE8_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE9_CTRL_REG0", REG_SMC, 0x1207480, &ixPB0_RX_LANE9_CTRL_REG0[0], sizeof(ixPB0_RX_LANE9_CTRL_REG0)/sizeof(ixPB0_RX_LANE9_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE9_SCI_STAT_OVRD_REG0", REG_SMC, 0x1207488, &ixPB0_RX_LANE9_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_RX_LANE9_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_RX_LANE9_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE10_CTRL_REG0", REG_SMC, 0x1207500, &ixPB0_RX_LANE10_CTRL_REG0[0], sizeof(ixPB0_RX_LANE10_CTRL_REG0)/sizeof(ixPB0_RX_LANE10_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE10_SCI_STAT_OVRD_REG0", REG_SMC, 0x1207508, &ixPB0_RX_LANE10_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_RX_LANE10_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_RX_LANE10_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE11_CTRL_REG0", REG_SMC, 0x1207600, &ixPB0_RX_LANE11_CTRL_REG0[0], sizeof(ixPB0_RX_LANE11_CTRL_REG0)/sizeof(ixPB0_RX_LANE11_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE11_SCI_STAT_OVRD_REG0", REG_SMC, 0x1207608, &ixPB0_RX_LANE11_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_RX_LANE11_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_RX_LANE11_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE12_CTRL_REG0", REG_SMC, 0x1207840, &ixPB0_RX_LANE12_CTRL_REG0[0], sizeof(ixPB0_RX_LANE12_CTRL_REG0)/sizeof(ixPB0_RX_LANE12_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE12_SCI_STAT_OVRD_REG0", REG_SMC, 0x1207848, &ixPB0_RX_LANE12_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_RX_LANE12_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_RX_LANE12_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE13_CTRL_REG0", REG_SMC, 0x1207880, &ixPB0_RX_LANE13_CTRL_REG0[0], sizeof(ixPB0_RX_LANE13_CTRL_REG0)/sizeof(ixPB0_RX_LANE13_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE13_SCI_STAT_OVRD_REG0", REG_SMC, 0x1207888, &ixPB0_RX_LANE13_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_RX_LANE13_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_RX_LANE13_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE14_CTRL_REG0", REG_SMC, 0x1207900, &ixPB0_RX_LANE14_CTRL_REG0[0], sizeof(ixPB0_RX_LANE14_CTRL_REG0)/sizeof(ixPB0_RX_LANE14_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE14_SCI_STAT_OVRD_REG0", REG_SMC, 0x1207908, &ixPB0_RX_LANE14_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_RX_LANE14_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_RX_LANE14_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE15_CTRL_REG0", REG_SMC, 0x1207a00, &ixPB0_RX_LANE15_CTRL_REG0[0], sizeof(ixPB0_RX_LANE15_CTRL_REG0)/sizeof(ixPB0_RX_LANE15_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_RX_LANE15_SCI_STAT_OVRD_REG0", REG_SMC, 0x1207a08, &ixPB0_RX_LANE15_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_RX_LANE15_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_RX_LANE15_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_GLB_CTRL_REG0", REG_SMC, 0x1208000, &ixPB0_TX_GLB_CTRL_REG0[0], sizeof(ixPB0_TX_GLB_CTRL_REG0)/sizeof(ixPB0_TX_GLB_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_TX_GLB_LANE_SKEW_CTRL", REG_SMC, 0x1208004, &ixPB0_TX_GLB_LANE_SKEW_CTRL[0], sizeof(ixPB0_TX_GLB_LANE_SKEW_CTRL)/sizeof(ixPB0_TX_GLB_LANE_SKEW_CTRL[0]), 0, 0 },
	{ "ixPB0_TX_GLB_SCI_STAT_OVRD_REG0", REG_SMC, 0x1208010, &ixPB0_TX_GLB_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_TX_GLB_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_TX_GLB_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0", REG_SMC, 0x1208014, &ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0[0], sizeof(ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0)/sizeof(ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0[0]), 0, 0 },
	{ "ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1", REG_SMC, 0x1208018, &ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1[0], sizeof(ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1)/sizeof(ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1[0]), 0, 0 },
	{ "ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2", REG_SMC, 0x120801c, &ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2[0], sizeof(ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2)/sizeof(ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2[0]), 0, 0 },
	{ "ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3", REG_SMC, 0x1208020, &ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3[0], sizeof(ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3)/sizeof(ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3[0]), 0, 0 },
	{ "ixPB0_TX_GLB_OVRD_REG0", REG_SMC, 0x1208030, &ixPB0_TX_GLB_OVRD_REG0[0], sizeof(ixPB0_TX_GLB_OVRD_REG0)/sizeof(ixPB0_TX_GLB_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_GLB_OVRD_REG1", REG_SMC, 0x1208034, &ixPB0_TX_GLB_OVRD_REG1[0], sizeof(ixPB0_TX_GLB_OVRD_REG1)/sizeof(ixPB0_TX_GLB_OVRD_REG1[0]), 0, 0 },
	{ "ixPB0_TX_GLB_OVRD_REG2", REG_SMC, 0x1208038, &ixPB0_TX_GLB_OVRD_REG2[0], sizeof(ixPB0_TX_GLB_OVRD_REG2)/sizeof(ixPB0_TX_GLB_OVRD_REG2[0]), 0, 0 },
	{ "ixPB0_TX_GLB_OVRD_REG3", REG_SMC, 0x120803c, &ixPB0_TX_GLB_OVRD_REG3[0], sizeof(ixPB0_TX_GLB_OVRD_REG3)/sizeof(ixPB0_TX_GLB_OVRD_REG3[0]), 0, 0 },
	{ "ixPB0_TX_GLB_OVRD_REG4", REG_SMC, 0x1208040, &ixPB0_TX_GLB_OVRD_REG4[0], sizeof(ixPB0_TX_GLB_OVRD_REG4)/sizeof(ixPB0_TX_GLB_OVRD_REG4[0]), 0, 0 },
	{ "ixPB0_TX_LANE0_CTRL_REG0", REG_SMC, 0x1208440, &ixPB0_TX_LANE0_CTRL_REG0[0], sizeof(ixPB0_TX_LANE0_CTRL_REG0)/sizeof(ixPB0_TX_LANE0_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE0_OVRD_REG0", REG_SMC, 0x1208444, &ixPB0_TX_LANE0_OVRD_REG0[0], sizeof(ixPB0_TX_LANE0_OVRD_REG0)/sizeof(ixPB0_TX_LANE0_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE0_SCI_STAT_OVRD_REG0", REG_SMC, 0x1208448, &ixPB0_TX_LANE0_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_TX_LANE0_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_TX_LANE0_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE1_CTRL_REG0", REG_SMC, 0x1208480, &ixPB0_TX_LANE1_CTRL_REG0[0], sizeof(ixPB0_TX_LANE1_CTRL_REG0)/sizeof(ixPB0_TX_LANE1_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE1_OVRD_REG0", REG_SMC, 0x1208484, &ixPB0_TX_LANE1_OVRD_REG0[0], sizeof(ixPB0_TX_LANE1_OVRD_REG0)/sizeof(ixPB0_TX_LANE1_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE1_SCI_STAT_OVRD_REG0", REG_SMC, 0x1208488, &ixPB0_TX_LANE1_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_TX_LANE1_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_TX_LANE1_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE2_CTRL_REG0", REG_SMC, 0x1208500, &ixPB0_TX_LANE2_CTRL_REG0[0], sizeof(ixPB0_TX_LANE2_CTRL_REG0)/sizeof(ixPB0_TX_LANE2_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE2_OVRD_REG0", REG_SMC, 0x1208504, &ixPB0_TX_LANE2_OVRD_REG0[0], sizeof(ixPB0_TX_LANE2_OVRD_REG0)/sizeof(ixPB0_TX_LANE2_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE2_SCI_STAT_OVRD_REG0", REG_SMC, 0x1208508, &ixPB0_TX_LANE2_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_TX_LANE2_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_TX_LANE2_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE3_CTRL_REG0", REG_SMC, 0x1208600, &ixPB0_TX_LANE3_CTRL_REG0[0], sizeof(ixPB0_TX_LANE3_CTRL_REG0)/sizeof(ixPB0_TX_LANE3_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE3_OVRD_REG0", REG_SMC, 0x1208604, &ixPB0_TX_LANE3_OVRD_REG0[0], sizeof(ixPB0_TX_LANE3_OVRD_REG0)/sizeof(ixPB0_TX_LANE3_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE3_SCI_STAT_OVRD_REG0", REG_SMC, 0x1208608, &ixPB0_TX_LANE3_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_TX_LANE3_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_TX_LANE3_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE4_CTRL_REG0", REG_SMC, 0x1208840, &ixPB0_TX_LANE4_CTRL_REG0[0], sizeof(ixPB0_TX_LANE4_CTRL_REG0)/sizeof(ixPB0_TX_LANE4_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE4_OVRD_REG0", REG_SMC, 0x1208844, &ixPB0_TX_LANE4_OVRD_REG0[0], sizeof(ixPB0_TX_LANE4_OVRD_REG0)/sizeof(ixPB0_TX_LANE4_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE4_SCI_STAT_OVRD_REG0", REG_SMC, 0x1208848, &ixPB0_TX_LANE4_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_TX_LANE4_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_TX_LANE4_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE5_CTRL_REG0", REG_SMC, 0x1208880, &ixPB0_TX_LANE5_CTRL_REG0[0], sizeof(ixPB0_TX_LANE5_CTRL_REG0)/sizeof(ixPB0_TX_LANE5_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE5_OVRD_REG0", REG_SMC, 0x1208884, &ixPB0_TX_LANE5_OVRD_REG0[0], sizeof(ixPB0_TX_LANE5_OVRD_REG0)/sizeof(ixPB0_TX_LANE5_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE5_SCI_STAT_OVRD_REG0", REG_SMC, 0x1208888, &ixPB0_TX_LANE5_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_TX_LANE5_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_TX_LANE5_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE6_CTRL_REG0", REG_SMC, 0x1208900, &ixPB0_TX_LANE6_CTRL_REG0[0], sizeof(ixPB0_TX_LANE6_CTRL_REG0)/sizeof(ixPB0_TX_LANE6_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE6_OVRD_REG0", REG_SMC, 0x1208904, &ixPB0_TX_LANE6_OVRD_REG0[0], sizeof(ixPB0_TX_LANE6_OVRD_REG0)/sizeof(ixPB0_TX_LANE6_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE6_SCI_STAT_OVRD_REG0", REG_SMC, 0x1208908, &ixPB0_TX_LANE6_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_TX_LANE6_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_TX_LANE6_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE7_CTRL_REG0", REG_SMC, 0x1208a00, &ixPB0_TX_LANE7_CTRL_REG0[0], sizeof(ixPB0_TX_LANE7_CTRL_REG0)/sizeof(ixPB0_TX_LANE7_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE7_OVRD_REG0", REG_SMC, 0x1208a04, &ixPB0_TX_LANE7_OVRD_REG0[0], sizeof(ixPB0_TX_LANE7_OVRD_REG0)/sizeof(ixPB0_TX_LANE7_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE7_SCI_STAT_OVRD_REG0", REG_SMC, 0x1208a08, &ixPB0_TX_LANE7_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_TX_LANE7_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_TX_LANE7_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE8_CTRL_REG0", REG_SMC, 0x1209440, &ixPB0_TX_LANE8_CTRL_REG0[0], sizeof(ixPB0_TX_LANE8_CTRL_REG0)/sizeof(ixPB0_TX_LANE8_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE8_OVRD_REG0", REG_SMC, 0x1209444, &ixPB0_TX_LANE8_OVRD_REG0[0], sizeof(ixPB0_TX_LANE8_OVRD_REG0)/sizeof(ixPB0_TX_LANE8_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE8_SCI_STAT_OVRD_REG0", REG_SMC, 0x1209448, &ixPB0_TX_LANE8_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_TX_LANE8_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_TX_LANE8_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE9_CTRL_REG0", REG_SMC, 0x1209480, &ixPB0_TX_LANE9_CTRL_REG0[0], sizeof(ixPB0_TX_LANE9_CTRL_REG0)/sizeof(ixPB0_TX_LANE9_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE9_OVRD_REG0", REG_SMC, 0x1209484, &ixPB0_TX_LANE9_OVRD_REG0[0], sizeof(ixPB0_TX_LANE9_OVRD_REG0)/sizeof(ixPB0_TX_LANE9_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE9_SCI_STAT_OVRD_REG0", REG_SMC, 0x1209488, &ixPB0_TX_LANE9_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_TX_LANE9_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_TX_LANE9_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE10_CTRL_REG0", REG_SMC, 0x1209500, &ixPB0_TX_LANE10_CTRL_REG0[0], sizeof(ixPB0_TX_LANE10_CTRL_REG0)/sizeof(ixPB0_TX_LANE10_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE10_OVRD_REG0", REG_SMC, 0x1209504, &ixPB0_TX_LANE10_OVRD_REG0[0], sizeof(ixPB0_TX_LANE10_OVRD_REG0)/sizeof(ixPB0_TX_LANE10_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE10_SCI_STAT_OVRD_REG0", REG_SMC, 0x1209508, &ixPB0_TX_LANE10_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_TX_LANE10_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_TX_LANE10_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE11_CTRL_REG0", REG_SMC, 0x1209600, &ixPB0_TX_LANE11_CTRL_REG0[0], sizeof(ixPB0_TX_LANE11_CTRL_REG0)/sizeof(ixPB0_TX_LANE11_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE11_OVRD_REG0", REG_SMC, 0x1209604, &ixPB0_TX_LANE11_OVRD_REG0[0], sizeof(ixPB0_TX_LANE11_OVRD_REG0)/sizeof(ixPB0_TX_LANE11_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE11_SCI_STAT_OVRD_REG0", REG_SMC, 0x1209608, &ixPB0_TX_LANE11_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_TX_LANE11_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_TX_LANE11_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE12_CTRL_REG0", REG_SMC, 0x1209840, &ixPB0_TX_LANE12_CTRL_REG0[0], sizeof(ixPB0_TX_LANE12_CTRL_REG0)/sizeof(ixPB0_TX_LANE12_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE12_OVRD_REG0", REG_SMC, 0x1209844, &ixPB0_TX_LANE12_OVRD_REG0[0], sizeof(ixPB0_TX_LANE12_OVRD_REG0)/sizeof(ixPB0_TX_LANE12_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE12_SCI_STAT_OVRD_REG0", REG_SMC, 0x1209848, &ixPB0_TX_LANE12_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_TX_LANE12_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_TX_LANE12_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE13_CTRL_REG0", REG_SMC, 0x1209880, &ixPB0_TX_LANE13_CTRL_REG0[0], sizeof(ixPB0_TX_LANE13_CTRL_REG0)/sizeof(ixPB0_TX_LANE13_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE13_OVRD_REG0", REG_SMC, 0x1209884, &ixPB0_TX_LANE13_OVRD_REG0[0], sizeof(ixPB0_TX_LANE13_OVRD_REG0)/sizeof(ixPB0_TX_LANE13_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE13_SCI_STAT_OVRD_REG0", REG_SMC, 0x1209888, &ixPB0_TX_LANE13_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_TX_LANE13_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_TX_LANE13_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE14_CTRL_REG0", REG_SMC, 0x1209900, &ixPB0_TX_LANE14_CTRL_REG0[0], sizeof(ixPB0_TX_LANE14_CTRL_REG0)/sizeof(ixPB0_TX_LANE14_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE14_OVRD_REG0", REG_SMC, 0x1209904, &ixPB0_TX_LANE14_OVRD_REG0[0], sizeof(ixPB0_TX_LANE14_OVRD_REG0)/sizeof(ixPB0_TX_LANE14_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE14_SCI_STAT_OVRD_REG0", REG_SMC, 0x1209908, &ixPB0_TX_LANE14_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_TX_LANE14_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_TX_LANE14_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE15_CTRL_REG0", REG_SMC, 0x1209a00, &ixPB0_TX_LANE15_CTRL_REG0[0], sizeof(ixPB0_TX_LANE15_CTRL_REG0)/sizeof(ixPB0_TX_LANE15_CTRL_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE15_OVRD_REG0", REG_SMC, 0x1209a04, &ixPB0_TX_LANE15_OVRD_REG0[0], sizeof(ixPB0_TX_LANE15_OVRD_REG0)/sizeof(ixPB0_TX_LANE15_OVRD_REG0[0]), 0, 0 },
	{ "ixPB0_TX_LANE15_SCI_STAT_OVRD_REG0", REG_SMC, 0x1209a08, &ixPB0_TX_LANE15_SCI_STAT_OVRD_REG0[0], sizeof(ixPB0_TX_LANE15_SCI_STAT_OVRD_REG0)/sizeof(ixPB0_TX_LANE15_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE4", REG_MMIO, 0x121, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE4[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE4)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE4[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE5", REG_MMIO, 0x122, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE5[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE5)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE5[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_0", REG_MMIO, 0x124, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_0[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_0)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_0[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_1", REG_MMIO, 0x125, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_1[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_1)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_1[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_2", REG_MMIO, 0x126, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_2[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_2)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_2[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_3", REG_MMIO, 0x127, &mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_3[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_3)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_3[0]), 0, 0 },
	{ "mmADAPTER_ID_W", REG_MMIO, 0x13, &mmADAPTER_ID_W[0], sizeof(mmADAPTER_ID_W)/sizeof(mmADAPTER_ID_W[0]), 0, 0 },
	{ "ixPCIE_WRAP_SCRATCH1", REG_SMC, 0x1308001, &ixPCIE_WRAP_SCRATCH1[0], sizeof(ixPCIE_WRAP_SCRATCH1)/sizeof(ixPCIE_WRAP_SCRATCH1[0]), 0, 0 },
	{ "ixPCIE_WRAP_SCRATCH2", REG_SMC, 0x1308002, &ixPCIE_WRAP_SCRATCH2[0], sizeof(ixPCIE_WRAP_SCRATCH2)/sizeof(ixPCIE_WRAP_SCRATCH2[0]), 0, 0 },
	{ "ixPCIE_WRAP_REG_TARG_MISC", REG_SMC, 0x1308005, &ixPCIE_WRAP_REG_TARG_MISC[0], sizeof(ixPCIE_WRAP_REG_TARG_MISC)/sizeof(ixPCIE_WRAP_REG_TARG_MISC[0]), 0, 0 },
	{ "ixPCIE_WRAP_DTM_MISC", REG_SMC, 0x1308006, &ixPCIE_WRAP_DTM_MISC[0], sizeof(ixPCIE_WRAP_DTM_MISC)/sizeof(ixPCIE_WRAP_DTM_MISC[0]), 0, 0 },
	{ "ixPCIE_WRAP_TURNAROUND_DAISYCHAIN", REG_SMC, 0x1308007, &ixPCIE_WRAP_TURNAROUND_DAISYCHAIN[0], sizeof(ixPCIE_WRAP_TURNAROUND_DAISYCHAIN)/sizeof(ixPCIE_WRAP_TURNAROUND_DAISYCHAIN[0]), 0, 0 },
	{ "ixPCIE_WRAP_MISC", REG_SMC, 0x1308008, &ixPCIE_WRAP_MISC[0], sizeof(ixPCIE_WRAP_MISC)/sizeof(ixPCIE_WRAP_MISC[0]), 0, 0 },
	{ "ixPCIE_WRAP_PIF_MISC", REG_SMC, 0x1308009, &ixPCIE_WRAP_PIF_MISC[0], sizeof(ixPCIE_WRAP_PIF_MISC)/sizeof(ixPCIE_WRAP_PIF_MISC[0]), 0, 0 },
	{ "ixPCIE_RXDET_OVERRIDE", REG_SMC, 0x130800a, &ixPCIE_RXDET_OVERRIDE[0], sizeof(ixPCIE_RXDET_OVERRIDE)/sizeof(ixPCIE_RXDET_OVERRIDE[0]), 0, 0 },
	{ "ixREG_ADAPT_pciecore0_CONTROL", REG_SMC, 0x1308090, &ixREG_ADAPT_pciecore0_CONTROL[0], sizeof(ixREG_ADAPT_pciecore0_CONTROL)/sizeof(ixREG_ADAPT_pciecore0_CONTROL[0]), 0, 0 },
	{ "ixREG_ADAPT_pwregt_CONTROL", REG_SMC, 0x1308096, &ixREG_ADAPT_pwregt_CONTROL[0], sizeof(ixREG_ADAPT_pwregt_CONTROL)/sizeof(ixREG_ADAPT_pwregt_CONTROL[0]), 0, 0 },
	{ "ixREG_ADAPT_pwregr_CONTROL", REG_SMC, 0x1308097, &ixREG_ADAPT_pwregr_CONTROL[0], sizeof(ixREG_ADAPT_pwregr_CONTROL)/sizeof(ixREG_ADAPT_pwregr_CONTROL[0]), 0, 0 },
	{ "ixREG_ADAPT_pif0_CONTROL", REG_SMC, 0x1308098, &ixREG_ADAPT_pif0_CONTROL[0], sizeof(ixREG_ADAPT_pif0_CONTROL)/sizeof(ixREG_ADAPT_pif0_CONTROL[0]), 0, 0 },
	{ "mmPMI_CAP_LIST", REG_MMIO, 0x14, &mmPMI_CAP_LIST[0], sizeof(mmPMI_CAP_LIST)/sizeof(mmPMI_CAP_LIST[0]), 0, 0 },
	{ "mmPMI_CAP", REG_MMIO, 0x14, &mmPMI_CAP[0], sizeof(mmPMI_CAP)/sizeof(mmPMI_CAP[0]), 0, 0 },
	{ "ixPCIE_RESERVED", REG_SMC, 0x1400000, &ixPCIE_RESERVED[0], sizeof(ixPCIE_RESERVED)/sizeof(ixPCIE_RESERVED[0]), 0, 0 },
	{ "ixPCIE_SCRATCH", REG_SMC, 0x1400001, &ixPCIE_SCRATCH[0], sizeof(ixPCIE_SCRATCH)/sizeof(ixPCIE_SCRATCH[0]), 0, 0 },
	{ "ixPCIE_HW_DEBUG", REG_SMC, 0x1400002, &ixPCIE_HW_DEBUG[0], sizeof(ixPCIE_HW_DEBUG)/sizeof(ixPCIE_HW_DEBUG[0]), 0, 0 },
	{ "ixPCIE_RX_NUM_NAK", REG_SMC, 0x140000e, &ixPCIE_RX_NUM_NAK[0], sizeof(ixPCIE_RX_NUM_NAK)/sizeof(ixPCIE_RX_NUM_NAK[0]), 0, 0 },
	{ "ixPCIE_RX_NUM_NAK_GENERATED", REG_SMC, 0x140000f, &ixPCIE_RX_NUM_NAK_GENERATED[0], sizeof(ixPCIE_RX_NUM_NAK_GENERATED)/sizeof(ixPCIE_RX_NUM_NAK_GENERATED[0]), 0, 0 },
	{ "ixPCIE_CNTL", REG_SMC, 0x1400010, &ixPCIE_CNTL[0], sizeof(ixPCIE_CNTL)/sizeof(ixPCIE_CNTL[0]), 0, 0 },
	{ "ixPCIE_CONFIG_CNTL", REG_SMC, 0x1400011, &ixPCIE_CONFIG_CNTL[0], sizeof(ixPCIE_CONFIG_CNTL)/sizeof(ixPCIE_CONFIG_CNTL[0]), 0, 0 },
	{ "ixPCIE_DEBUG_CNTL", REG_SMC, 0x1400012, &ixPCIE_DEBUG_CNTL[0], sizeof(ixPCIE_DEBUG_CNTL)/sizeof(ixPCIE_DEBUG_CNTL[0]), 0, 0 },
	{ "ixPCIE_INT_CNTL", REG_SMC, 0x140001a, &ixPCIE_INT_CNTL[0], sizeof(ixPCIE_INT_CNTL)/sizeof(ixPCIE_INT_CNTL[0]), 0, 0 },
	{ "ixPCIE_INT_STATUS", REG_SMC, 0x140001b, &ixPCIE_INT_STATUS[0], sizeof(ixPCIE_INT_STATUS)/sizeof(ixPCIE_INT_STATUS[0]), 0, 0 },
	{ "ixPCIE_CNTL2", REG_SMC, 0x140001c, &ixPCIE_CNTL2[0], sizeof(ixPCIE_CNTL2)/sizeof(ixPCIE_CNTL2[0]), 0, 0 },
	{ "ixPCIE_RX_CNTL2", REG_SMC, 0x140001d, &ixPCIE_RX_CNTL2[0], sizeof(ixPCIE_RX_CNTL2)/sizeof(ixPCIE_RX_CNTL2[0]), 0, 0 },
	{ "ixPCIE_TX_F0_ATTR_CNTL", REG_SMC, 0x140001e, &ixPCIE_TX_F0_ATTR_CNTL[0], sizeof(ixPCIE_TX_F0_ATTR_CNTL)/sizeof(ixPCIE_TX_F0_ATTR_CNTL[0]), 0, 0 },
	{ "ixPCIE_TX_F1_F2_ATTR_CNTL", REG_SMC, 0x140001f, &ixPCIE_TX_F1_F2_ATTR_CNTL[0], sizeof(ixPCIE_TX_F1_F2_ATTR_CNTL)/sizeof(ixPCIE_TX_F1_F2_ATTR_CNTL[0]), 0, 0 },
	{ "ixPCIE_CI_CNTL", REG_SMC, 0x1400020, &ixPCIE_CI_CNTL[0], sizeof(ixPCIE_CI_CNTL)/sizeof(ixPCIE_CI_CNTL[0]), 0, 0 },
	{ "ixPCIE_BUS_CNTL", REG_SMC, 0x1400021, &ixPCIE_BUS_CNTL[0], sizeof(ixPCIE_BUS_CNTL)/sizeof(ixPCIE_BUS_CNTL[0]), 0, 0 },
	{ "ixPCIE_LC_STATE6", REG_SMC, 0x1400022, &ixPCIE_LC_STATE6[0], sizeof(ixPCIE_LC_STATE6)/sizeof(ixPCIE_LC_STATE6[0]), 0, 0 },
	{ "ixPCIE_LC_STATE7", REG_SMC, 0x1400023, &ixPCIE_LC_STATE7[0], sizeof(ixPCIE_LC_STATE7)/sizeof(ixPCIE_LC_STATE7[0]), 0, 0 },
	{ "ixPCIE_LC_STATE8", REG_SMC, 0x1400024, &ixPCIE_LC_STATE8[0], sizeof(ixPCIE_LC_STATE8)/sizeof(ixPCIE_LC_STATE8[0]), 0, 0 },
	{ "ixPCIE_LC_STATE9", REG_SMC, 0x1400025, &ixPCIE_LC_STATE9[0], sizeof(ixPCIE_LC_STATE9)/sizeof(ixPCIE_LC_STATE9[0]), 0, 0 },
	{ "ixPCIE_LC_STATE10", REG_SMC, 0x1400026, &ixPCIE_LC_STATE10[0], sizeof(ixPCIE_LC_STATE10)/sizeof(ixPCIE_LC_STATE10[0]), 0, 0 },
	{ "ixPCIE_LC_STATE11", REG_SMC, 0x1400027, &ixPCIE_LC_STATE11[0], sizeof(ixPCIE_LC_STATE11)/sizeof(ixPCIE_LC_STATE11[0]), 0, 0 },
	{ "ixPCIE_LC_STATUS1", REG_SMC, 0x1400028, &ixPCIE_LC_STATUS1[0], sizeof(ixPCIE_LC_STATUS1)/sizeof(ixPCIE_LC_STATUS1[0]), 0, 0 },
	{ "ixPCIE_LC_STATUS2", REG_SMC, 0x1400029, &ixPCIE_LC_STATUS2[0], sizeof(ixPCIE_LC_STATUS2)/sizeof(ixPCIE_LC_STATUS2[0]), 0, 0 },
	{ "ixPCIE_WPR_CNTL", REG_SMC, 0x1400030, &ixPCIE_WPR_CNTL[0], sizeof(ixPCIE_WPR_CNTL)/sizeof(ixPCIE_WPR_CNTL[0]), 0, 0 },
	{ "ixPCIE_RX_LAST_TLP0", REG_SMC, 0x1400031, &ixPCIE_RX_LAST_TLP0[0], sizeof(ixPCIE_RX_LAST_TLP0)/sizeof(ixPCIE_RX_LAST_TLP0[0]), 0, 0 },
	{ "ixPCIE_RX_LAST_TLP1", REG_SMC, 0x1400032, &ixPCIE_RX_LAST_TLP1[0], sizeof(ixPCIE_RX_LAST_TLP1)/sizeof(ixPCIE_RX_LAST_TLP1[0]), 0, 0 },
	{ "ixPCIE_RX_LAST_TLP2", REG_SMC, 0x1400033, &ixPCIE_RX_LAST_TLP2[0], sizeof(ixPCIE_RX_LAST_TLP2)/sizeof(ixPCIE_RX_LAST_TLP2[0]), 0, 0 },
	{ "ixPCIE_RX_LAST_TLP3", REG_SMC, 0x1400034, &ixPCIE_RX_LAST_TLP3[0], sizeof(ixPCIE_RX_LAST_TLP3)/sizeof(ixPCIE_RX_LAST_TLP3[0]), 0, 0 },
	{ "ixPCIE_TX_LAST_TLP0", REG_SMC, 0x1400035, &ixPCIE_TX_LAST_TLP0[0], sizeof(ixPCIE_TX_LAST_TLP0)/sizeof(ixPCIE_TX_LAST_TLP0[0]), 0, 0 },
	{ "ixPCIE_TX_LAST_TLP1", REG_SMC, 0x1400036, &ixPCIE_TX_LAST_TLP1[0], sizeof(ixPCIE_TX_LAST_TLP1)/sizeof(ixPCIE_TX_LAST_TLP1[0]), 0, 0 },
	{ "ixPCIE_TX_LAST_TLP2", REG_SMC, 0x1400037, &ixPCIE_TX_LAST_TLP2[0], sizeof(ixPCIE_TX_LAST_TLP2)/sizeof(ixPCIE_TX_LAST_TLP2[0]), 0, 0 },
	{ "ixPCIE_TX_LAST_TLP3", REG_SMC, 0x1400038, &ixPCIE_TX_LAST_TLP3[0], sizeof(ixPCIE_TX_LAST_TLP3)/sizeof(ixPCIE_TX_LAST_TLP3[0]), 0, 0 },
	{ "ixPCIE_I2C_REG_ADDR_EXPAND", REG_SMC, 0x140003a, &ixPCIE_I2C_REG_ADDR_EXPAND[0], sizeof(ixPCIE_I2C_REG_ADDR_EXPAND)/sizeof(ixPCIE_I2C_REG_ADDR_EXPAND[0]), 0, 0 },
	{ "ixPCIE_I2C_REG_DATA", REG_SMC, 0x140003b, &ixPCIE_I2C_REG_DATA[0], sizeof(ixPCIE_I2C_REG_DATA)/sizeof(ixPCIE_I2C_REG_DATA[0]), 0, 0 },
	{ "ixPCIE_CFG_CNTL", REG_SMC, 0x140003c, &ixPCIE_CFG_CNTL[0], sizeof(ixPCIE_CFG_CNTL)/sizeof(ixPCIE_CFG_CNTL[0]), 0, 0 },
	{ "ixPCIE_LC_PM_CNTL", REG_SMC, 0x140003d, &ixPCIE_LC_PM_CNTL[0], sizeof(ixPCIE_LC_PM_CNTL)/sizeof(ixPCIE_LC_PM_CNTL[0]), 0, 0 },
	{ "ixPCIE_P_CNTL", REG_SMC, 0x1400040, &ixPCIE_P_CNTL[0], sizeof(ixPCIE_P_CNTL)/sizeof(ixPCIE_P_CNTL[0]), 0, 0 },
	{ "ixPCIE_P_BUF_STATUS", REG_SMC, 0x1400041, &ixPCIE_P_BUF_STATUS[0], sizeof(ixPCIE_P_BUF_STATUS)/sizeof(ixPCIE_P_BUF_STATUS[0]), 0, 0 },
	{ "ixPCIE_P_DECODER_STATUS", REG_SMC, 0x1400042, &ixPCIE_P_DECODER_STATUS[0], sizeof(ixPCIE_P_DECODER_STATUS)/sizeof(ixPCIE_P_DECODER_STATUS[0]), 0, 0 },
	{ "ixPCIE_P_MISC_STATUS", REG_SMC, 0x1400043, &ixPCIE_P_MISC_STATUS[0], sizeof(ixPCIE_P_MISC_STATUS)/sizeof(ixPCIE_P_MISC_STATUS[0]), 0, 0 },
	{ "ixPCIE_P_RCV_L0S_FTS_DET", REG_SMC, 0x1400050, &ixPCIE_P_RCV_L0S_FTS_DET[0], sizeof(ixPCIE_P_RCV_L0S_FTS_DET)/sizeof(ixPCIE_P_RCV_L0S_FTS_DET[0]), 0, 0 },
	{ "ixPCIE_TX_LTR_CNTL", REG_SMC, 0x1400060, &ixPCIE_TX_LTR_CNTL[0], sizeof(ixPCIE_TX_LTR_CNTL)/sizeof(ixPCIE_TX_LTR_CNTL[0]), 0, 0 },
	{ "ixPCIE_OBFF_CNTL", REG_SMC, 0x1400061, &ixPCIE_OBFF_CNTL[0], sizeof(ixPCIE_OBFF_CNTL)/sizeof(ixPCIE_OBFF_CNTL[0]), 0, 0 },
	{ "ixPCIE_IDLE_STATUS", REG_SMC, 0x1400062, &ixPCIE_IDLE_STATUS[0], sizeof(ixPCIE_IDLE_STATUS)/sizeof(ixPCIE_IDLE_STATUS[0]), 0, 0 },
	{ "ixPCIE_PERF_COUNT_CNTL", REG_SMC, 0x1400080, &ixPCIE_PERF_COUNT_CNTL[0], sizeof(ixPCIE_PERF_COUNT_CNTL)/sizeof(ixPCIE_PERF_COUNT_CNTL[0]), 0, 0 },
	{ "ixPCIE_PERF_CNTL_TXCLK", REG_SMC, 0x1400081, &ixPCIE_PERF_CNTL_TXCLK[0], sizeof(ixPCIE_PERF_CNTL_TXCLK)/sizeof(ixPCIE_PERF_CNTL_TXCLK[0]), 0, 0 },
	{ "ixPCIE_PERF_COUNT0_TXCLK", REG_SMC, 0x1400082, &ixPCIE_PERF_COUNT0_TXCLK[0], sizeof(ixPCIE_PERF_COUNT0_TXCLK)/sizeof(ixPCIE_PERF_COUNT0_TXCLK[0]), 0, 0 },
	{ "ixPCIE_PERF_COUNT1_TXCLK", REG_SMC, 0x1400083, &ixPCIE_PERF_COUNT1_TXCLK[0], sizeof(ixPCIE_PERF_COUNT1_TXCLK)/sizeof(ixPCIE_PERF_COUNT1_TXCLK[0]), 0, 0 },
	{ "ixPCIE_PERF_CNTL_MST_R_CLK", REG_SMC, 0x1400084, &ixPCIE_PERF_CNTL_MST_R_CLK[0], sizeof(ixPCIE_PERF_CNTL_MST_R_CLK)/sizeof(ixPCIE_PERF_CNTL_MST_R_CLK[0]), 0, 0 },
	{ "ixPCIE_PERF_COUNT0_MST_R_CLK", REG_SMC, 0x1400085, &ixPCIE_PERF_COUNT0_MST_R_CLK[0], sizeof(ixPCIE_PERF_COUNT0_MST_R_CLK)/sizeof(ixPCIE_PERF_COUNT0_MST_R_CLK[0]), 0, 0 },
	{ "ixPCIE_PERF_COUNT1_MST_R_CLK", REG_SMC, 0x1400086, &ixPCIE_PERF_COUNT1_MST_R_CLK[0], sizeof(ixPCIE_PERF_COUNT1_MST_R_CLK)/sizeof(ixPCIE_PERF_COUNT1_MST_R_CLK[0]), 0, 0 },
	{ "ixPCIE_PERF_CNTL_MST_C_CLK", REG_SMC, 0x1400087, &ixPCIE_PERF_CNTL_MST_C_CLK[0], sizeof(ixPCIE_PERF_CNTL_MST_C_CLK)/sizeof(ixPCIE_PERF_CNTL_MST_C_CLK[0]), 0, 0 },
	{ "ixPCIE_PERF_COUNT0_MST_C_CLK", REG_SMC, 0x1400088, &ixPCIE_PERF_COUNT0_MST_C_CLK[0], sizeof(ixPCIE_PERF_COUNT0_MST_C_CLK)/sizeof(ixPCIE_PERF_COUNT0_MST_C_CLK[0]), 0, 0 },
	{ "ixPCIE_PERF_COUNT1_MST_C_CLK", REG_SMC, 0x1400089, &ixPCIE_PERF_COUNT1_MST_C_CLK[0], sizeof(ixPCIE_PERF_COUNT1_MST_C_CLK)/sizeof(ixPCIE_PERF_COUNT1_MST_C_CLK[0]), 0, 0 },
	{ "ixPCIE_PERF_CNTL_SLV_R_CLK", REG_SMC, 0x140008a, &ixPCIE_PERF_CNTL_SLV_R_CLK[0], sizeof(ixPCIE_PERF_CNTL_SLV_R_CLK)/sizeof(ixPCIE_PERF_CNTL_SLV_R_CLK[0]), 0, 0 },
	{ "ixPCIE_PERF_COUNT0_SLV_R_CLK", REG_SMC, 0x140008b, &ixPCIE_PERF_COUNT0_SLV_R_CLK[0], sizeof(ixPCIE_PERF_COUNT0_SLV_R_CLK)/sizeof(ixPCIE_PERF_COUNT0_SLV_R_CLK[0]), 0, 0 },
	{ "ixPCIE_PERF_COUNT1_SLV_R_CLK", REG_SMC, 0x140008c, &ixPCIE_PERF_COUNT1_SLV_R_CLK[0], sizeof(ixPCIE_PERF_COUNT1_SLV_R_CLK)/sizeof(ixPCIE_PERF_COUNT1_SLV_R_CLK[0]), 0, 0 },
	{ "ixPCIE_PERF_CNTL_SLV_S_C_CLK", REG_SMC, 0x140008d, &ixPCIE_PERF_CNTL_SLV_S_C_CLK[0], sizeof(ixPCIE_PERF_CNTL_SLV_S_C_CLK)/sizeof(ixPCIE_PERF_CNTL_SLV_S_C_CLK[0]), 0, 0 },
	{ "ixPCIE_PERF_COUNT0_SLV_S_C_CLK", REG_SMC, 0x140008e, &ixPCIE_PERF_COUNT0_SLV_S_C_CLK[0], sizeof(ixPCIE_PERF_COUNT0_SLV_S_C_CLK)/sizeof(ixPCIE_PERF_COUNT0_SLV_S_C_CLK[0]), 0, 0 },
	{ "ixPCIE_PERF_COUNT1_SLV_S_C_CLK", REG_SMC, 0x140008f, &ixPCIE_PERF_COUNT1_SLV_S_C_CLK[0], sizeof(ixPCIE_PERF_COUNT1_SLV_S_C_CLK)/sizeof(ixPCIE_PERF_COUNT1_SLV_S_C_CLK[0]), 0, 0 },
	{ "ixPCIE_PERF_CNTL_SLV_NS_C_CLK", REG_SMC, 0x1400090, &ixPCIE_PERF_CNTL_SLV_NS_C_CLK[0], sizeof(ixPCIE_PERF_CNTL_SLV_NS_C_CLK)/sizeof(ixPCIE_PERF_CNTL_SLV_NS_C_CLK[0]), 0, 0 },
	{ "ixPCIE_PERF_COUNT0_SLV_NS_C_CLK", REG_SMC, 0x1400091, &ixPCIE_PERF_COUNT0_SLV_NS_C_CLK[0], sizeof(ixPCIE_PERF_COUNT0_SLV_NS_C_CLK)/sizeof(ixPCIE_PERF_COUNT0_SLV_NS_C_CLK[0]), 0, 0 },
	{ "ixPCIE_PERF_COUNT1_SLV_NS_C_CLK", REG_SMC, 0x1400092, &ixPCIE_PERF_COUNT1_SLV_NS_C_CLK[0], sizeof(ixPCIE_PERF_COUNT1_SLV_NS_C_CLK)/sizeof(ixPCIE_PERF_COUNT1_SLV_NS_C_CLK[0]), 0, 0 },
	{ "ixPCIE_PERF_CNTL_EVENT0_PORT_SEL", REG_SMC, 0x1400093, &ixPCIE_PERF_CNTL_EVENT0_PORT_SEL[0], sizeof(ixPCIE_PERF_CNTL_EVENT0_PORT_SEL)/sizeof(ixPCIE_PERF_CNTL_EVENT0_PORT_SEL[0]), 0, 0 },
	{ "ixPCIE_PERF_CNTL_EVENT1_PORT_SEL", REG_SMC, 0x1400094, &ixPCIE_PERF_CNTL_EVENT1_PORT_SEL[0], sizeof(ixPCIE_PERF_CNTL_EVENT1_PORT_SEL)/sizeof(ixPCIE_PERF_CNTL_EVENT1_PORT_SEL[0]), 0, 0 },
	{ "ixPCIE_PERF_CNTL_TXCLK2", REG_SMC, 0x1400095, &ixPCIE_PERF_CNTL_TXCLK2[0], sizeof(ixPCIE_PERF_CNTL_TXCLK2)/sizeof(ixPCIE_PERF_CNTL_TXCLK2[0]), 0, 0 },
	{ "ixPCIE_PERF_COUNT0_TXCLK2", REG_SMC, 0x1400096, &ixPCIE_PERF_COUNT0_TXCLK2[0], sizeof(ixPCIE_PERF_COUNT0_TXCLK2)/sizeof(ixPCIE_PERF_COUNT0_TXCLK2[0]), 0, 0 },
	{ "ixPCIE_PERF_COUNT1_TXCLK2", REG_SMC, 0x1400097, &ixPCIE_PERF_COUNT1_TXCLK2[0], sizeof(ixPCIE_PERF_COUNT1_TXCLK2)/sizeof(ixPCIE_PERF_COUNT1_TXCLK2[0]), 0, 0 },
	{ "ixPCIE_STRAP_F0", REG_SMC, 0x14000b0, &ixPCIE_STRAP_F0[0], sizeof(ixPCIE_STRAP_F0)/sizeof(ixPCIE_STRAP_F0[0]), 0, 0 },
	{ "ixPCIE_STRAP_F1", REG_SMC, 0x14000b1, &ixPCIE_STRAP_F1[0], sizeof(ixPCIE_STRAP_F1)/sizeof(ixPCIE_STRAP_F1[0]), 0, 0 },
	{ "ixPCIE_STRAP_F2", REG_SMC, 0x14000b2, &ixPCIE_STRAP_F2[0], sizeof(ixPCIE_STRAP_F2)/sizeof(ixPCIE_STRAP_F2[0]), 0, 0 },
	{ "ixPCIE_STRAP_F3", REG_SMC, 0x14000b3, &ixPCIE_STRAP_F3[0], sizeof(ixPCIE_STRAP_F3)/sizeof(ixPCIE_STRAP_F3[0]), 0, 0 },
	{ "ixPCIE_STRAP_F4", REG_SMC, 0x14000b4, &ixPCIE_STRAP_F4[0], sizeof(ixPCIE_STRAP_F4)/sizeof(ixPCIE_STRAP_F4[0]), 0, 0 },
	{ "ixPCIE_STRAP_F5", REG_SMC, 0x14000b5, &ixPCIE_STRAP_F5[0], sizeof(ixPCIE_STRAP_F5)/sizeof(ixPCIE_STRAP_F5[0]), 0, 0 },
	{ "ixPCIE_STRAP_F6", REG_SMC, 0x14000b6, &ixPCIE_STRAP_F6[0], sizeof(ixPCIE_STRAP_F6)/sizeof(ixPCIE_STRAP_F6[0]), 0, 0 },
	{ "ixPCIE_STRAP_MSIX", REG_SMC, 0x14000b7, &ixPCIE_STRAP_MSIX[0], sizeof(ixPCIE_STRAP_MSIX)/sizeof(ixPCIE_STRAP_MSIX[0]), 0, 0 },
	{ "ixPCIE_STRAP_MISC", REG_SMC, 0x14000c0, &ixPCIE_STRAP_MISC[0], sizeof(ixPCIE_STRAP_MISC)/sizeof(ixPCIE_STRAP_MISC[0]), 0, 0 },
	{ "ixPCIE_STRAP_MISC2", REG_SMC, 0x14000c1, &ixPCIE_STRAP_MISC2[0], sizeof(ixPCIE_STRAP_MISC2)/sizeof(ixPCIE_STRAP_MISC2[0]), 0, 0 },
	{ "ixPCIE_STRAP_PI", REG_SMC, 0x14000c2, &ixPCIE_STRAP_PI[0], sizeof(ixPCIE_STRAP_PI)/sizeof(ixPCIE_STRAP_PI[0]), 0, 0 },
	{ "ixPCIE_STRAP_I2C_BD", REG_SMC, 0x14000c4, &ixPCIE_STRAP_I2C_BD[0], sizeof(ixPCIE_STRAP_I2C_BD)/sizeof(ixPCIE_STRAP_I2C_BD[0]), 0, 0 },
	{ "ixPCIE_PRBS_CLR", REG_SMC, 0x14000c8, &ixPCIE_PRBS_CLR[0], sizeof(ixPCIE_PRBS_CLR)/sizeof(ixPCIE_PRBS_CLR[0]), 0, 0 },
	{ "ixPCIE_PRBS_STATUS1", REG_SMC, 0x14000c9, &ixPCIE_PRBS_STATUS1[0], sizeof(ixPCIE_PRBS_STATUS1)/sizeof(ixPCIE_PRBS_STATUS1[0]), 0, 0 },
	{ "ixPCIE_PRBS_STATUS2", REG_SMC, 0x14000ca, &ixPCIE_PRBS_STATUS2[0], sizeof(ixPCIE_PRBS_STATUS2)/sizeof(ixPCIE_PRBS_STATUS2[0]), 0, 0 },
	{ "ixPCIE_PRBS_FREERUN", REG_SMC, 0x14000cb, &ixPCIE_PRBS_FREERUN[0], sizeof(ixPCIE_PRBS_FREERUN)/sizeof(ixPCIE_PRBS_FREERUN[0]), 0, 0 },
	{ "ixPCIE_PRBS_MISC", REG_SMC, 0x14000cc, &ixPCIE_PRBS_MISC[0], sizeof(ixPCIE_PRBS_MISC)/sizeof(ixPCIE_PRBS_MISC[0]), 0, 0 },
	{ "ixPCIE_PRBS_USER_PATTERN", REG_SMC, 0x14000cd, &ixPCIE_PRBS_USER_PATTERN[0], sizeof(ixPCIE_PRBS_USER_PATTERN)/sizeof(ixPCIE_PRBS_USER_PATTERN[0]), 0, 0 },
	{ "ixPCIE_PRBS_LO_BITCNT", REG_SMC, 0x14000ce, &ixPCIE_PRBS_LO_BITCNT[0], sizeof(ixPCIE_PRBS_LO_BITCNT)/sizeof(ixPCIE_PRBS_LO_BITCNT[0]), 0, 0 },
	{ "ixPCIE_PRBS_HI_BITCNT", REG_SMC, 0x14000cf, &ixPCIE_PRBS_HI_BITCNT[0], sizeof(ixPCIE_PRBS_HI_BITCNT)/sizeof(ixPCIE_PRBS_HI_BITCNT[0]), 0, 0 },
	{ "ixPCIE_PRBS_ERRCNT_0", REG_SMC, 0x14000d0, &ixPCIE_PRBS_ERRCNT_0[0], sizeof(ixPCIE_PRBS_ERRCNT_0)/sizeof(ixPCIE_PRBS_ERRCNT_0[0]), 0, 0 },
	{ "ixPCIE_PRBS_ERRCNT_1", REG_SMC, 0x14000d1, &ixPCIE_PRBS_ERRCNT_1[0], sizeof(ixPCIE_PRBS_ERRCNT_1)/sizeof(ixPCIE_PRBS_ERRCNT_1[0]), 0, 0 },
	{ "ixPCIE_PRBS_ERRCNT_2", REG_SMC, 0x14000d2, &ixPCIE_PRBS_ERRCNT_2[0], sizeof(ixPCIE_PRBS_ERRCNT_2)/sizeof(ixPCIE_PRBS_ERRCNT_2[0]), 0, 0 },
	{ "ixPCIE_PRBS_ERRCNT_3", REG_SMC, 0x14000d3, &ixPCIE_PRBS_ERRCNT_3[0], sizeof(ixPCIE_PRBS_ERRCNT_3)/sizeof(ixPCIE_PRBS_ERRCNT_3[0]), 0, 0 },
	{ "ixPCIE_PRBS_ERRCNT_4", REG_SMC, 0x14000d4, &ixPCIE_PRBS_ERRCNT_4[0], sizeof(ixPCIE_PRBS_ERRCNT_4)/sizeof(ixPCIE_PRBS_ERRCNT_4[0]), 0, 0 },
	{ "ixPCIE_PRBS_ERRCNT_5", REG_SMC, 0x14000d5, &ixPCIE_PRBS_ERRCNT_5[0], sizeof(ixPCIE_PRBS_ERRCNT_5)/sizeof(ixPCIE_PRBS_ERRCNT_5[0]), 0, 0 },
	{ "ixPCIE_PRBS_ERRCNT_6", REG_SMC, 0x14000d6, &ixPCIE_PRBS_ERRCNT_6[0], sizeof(ixPCIE_PRBS_ERRCNT_6)/sizeof(ixPCIE_PRBS_ERRCNT_6[0]), 0, 0 },
	{ "ixPCIE_PRBS_ERRCNT_7", REG_SMC, 0x14000d7, &ixPCIE_PRBS_ERRCNT_7[0], sizeof(ixPCIE_PRBS_ERRCNT_7)/sizeof(ixPCIE_PRBS_ERRCNT_7[0]), 0, 0 },
	{ "ixPCIE_PRBS_ERRCNT_8", REG_SMC, 0x14000d8, &ixPCIE_PRBS_ERRCNT_8[0], sizeof(ixPCIE_PRBS_ERRCNT_8)/sizeof(ixPCIE_PRBS_ERRCNT_8[0]), 0, 0 },
	{ "ixPCIE_PRBS_ERRCNT_9", REG_SMC, 0x14000d9, &ixPCIE_PRBS_ERRCNT_9[0], sizeof(ixPCIE_PRBS_ERRCNT_9)/sizeof(ixPCIE_PRBS_ERRCNT_9[0]), 0, 0 },
	{ "ixPCIE_PRBS_ERRCNT_10", REG_SMC, 0x14000da, &ixPCIE_PRBS_ERRCNT_10[0], sizeof(ixPCIE_PRBS_ERRCNT_10)/sizeof(ixPCIE_PRBS_ERRCNT_10[0]), 0, 0 },
	{ "ixPCIE_PRBS_ERRCNT_11", REG_SMC, 0x14000db, &ixPCIE_PRBS_ERRCNT_11[0], sizeof(ixPCIE_PRBS_ERRCNT_11)/sizeof(ixPCIE_PRBS_ERRCNT_11[0]), 0, 0 },
	{ "ixPCIE_PRBS_ERRCNT_12", REG_SMC, 0x14000dc, &ixPCIE_PRBS_ERRCNT_12[0], sizeof(ixPCIE_PRBS_ERRCNT_12)/sizeof(ixPCIE_PRBS_ERRCNT_12[0]), 0, 0 },
	{ "ixPCIE_PRBS_ERRCNT_13", REG_SMC, 0x14000dd, &ixPCIE_PRBS_ERRCNT_13[0], sizeof(ixPCIE_PRBS_ERRCNT_13)/sizeof(ixPCIE_PRBS_ERRCNT_13[0]), 0, 0 },
	{ "ixPCIE_PRBS_ERRCNT_14", REG_SMC, 0x14000de, &ixPCIE_PRBS_ERRCNT_14[0], sizeof(ixPCIE_PRBS_ERRCNT_14)/sizeof(ixPCIE_PRBS_ERRCNT_14[0]), 0, 0 },
	{ "ixPCIE_PRBS_ERRCNT_15", REG_SMC, 0x14000df, &ixPCIE_PRBS_ERRCNT_15[0], sizeof(ixPCIE_PRBS_ERRCNT_15)/sizeof(ixPCIE_PRBS_ERRCNT_15[0]), 0, 0 },
	{ "ixPCIE_F0_DPA_CAP", REG_SMC, 0x14000e0, &ixPCIE_F0_DPA_CAP[0], sizeof(ixPCIE_F0_DPA_CAP)/sizeof(ixPCIE_F0_DPA_CAP[0]), 0, 0 },
	{ "ixPCIE_F0_DPA_LATENCY_INDICATOR", REG_SMC, 0x14000e4, &ixPCIE_F0_DPA_LATENCY_INDICATOR[0], sizeof(ixPCIE_F0_DPA_LATENCY_INDICATOR)/sizeof(ixPCIE_F0_DPA_LATENCY_INDICATOR[0]), 0, 0 },
	{ "ixPCIE_F0_DPA_CNTL", REG_SMC, 0x14000e5, &ixPCIE_F0_DPA_CNTL[0], sizeof(ixPCIE_F0_DPA_CNTL)/sizeof(ixPCIE_F0_DPA_CNTL[0]), 0, 0 },
	{ "ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0", REG_SMC, 0x14000e7, &ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0[0], sizeof(ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0)/sizeof(ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0[0]), 0, 0 },
	{ "ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1", REG_SMC, 0x14000e8, &ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1[0], sizeof(ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1)/sizeof(ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1[0]), 0, 0 },
	{ "ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2", REG_SMC, 0x14000e9, &ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2[0], sizeof(ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2)/sizeof(ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2[0]), 0, 0 },
	{ "ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3", REG_SMC, 0x14000ea, &ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3[0], sizeof(ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3)/sizeof(ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3[0]), 0, 0 },
	{ "ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4", REG_SMC, 0x14000eb, &ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4[0], sizeof(ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4)/sizeof(ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4[0]), 0, 0 },
	{ "ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5", REG_SMC, 0x14000ec, &ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5[0], sizeof(ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5)/sizeof(ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5[0]), 0, 0 },
	{ "ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6", REG_SMC, 0x14000ed, &ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6[0], sizeof(ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6)/sizeof(ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6[0]), 0, 0 },
	{ "ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7", REG_SMC, 0x14000ee, &ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7[0], sizeof(ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7)/sizeof(ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7[0]), 0, 0 },
	{ "ixSWRST_COMMAND_1", REG_SMC, 0x1400103, &ixSWRST_COMMAND_1[0], sizeof(ixSWRST_COMMAND_1)/sizeof(ixSWRST_COMMAND_1[0]), 0, 0 },
	{ "ixLM_CONTROL", REG_SMC, 0x1400120, &ixLM_CONTROL[0], sizeof(ixLM_CONTROL)/sizeof(ixLM_CONTROL[0]), 0, 0 },
	{ "ixLM_PCIETXMUX0", REG_SMC, 0x1400121, &ixLM_PCIETXMUX0[0], sizeof(ixLM_PCIETXMUX0)/sizeof(ixLM_PCIETXMUX0[0]), 0, 0 },
	{ "ixLM_PCIETXMUX1", REG_SMC, 0x1400122, &ixLM_PCIETXMUX1[0], sizeof(ixLM_PCIETXMUX1)/sizeof(ixLM_PCIETXMUX1[0]), 0, 0 },
	{ "ixLM_PCIETXMUX2", REG_SMC, 0x1400123, &ixLM_PCIETXMUX2[0], sizeof(ixLM_PCIETXMUX2)/sizeof(ixLM_PCIETXMUX2[0]), 0, 0 },
	{ "ixLM_PCIETXMUX3", REG_SMC, 0x1400124, &ixLM_PCIETXMUX3[0], sizeof(ixLM_PCIETXMUX3)/sizeof(ixLM_PCIETXMUX3[0]), 0, 0 },
	{ "ixLM_PCIERXMUX0", REG_SMC, 0x1400125, &ixLM_PCIERXMUX0[0], sizeof(ixLM_PCIERXMUX0)/sizeof(ixLM_PCIERXMUX0[0]), 0, 0 },
	{ "ixLM_PCIERXMUX1", REG_SMC, 0x1400126, &ixLM_PCIERXMUX1[0], sizeof(ixLM_PCIERXMUX1)/sizeof(ixLM_PCIERXMUX1[0]), 0, 0 },
	{ "ixLM_PCIERXMUX2", REG_SMC, 0x1400127, &ixLM_PCIERXMUX2[0], sizeof(ixLM_PCIERXMUX2)/sizeof(ixLM_PCIERXMUX2[0]), 0, 0 },
	{ "ixLM_PCIERXMUX3", REG_SMC, 0x1400128, &ixLM_PCIERXMUX3[0], sizeof(ixLM_PCIERXMUX3)/sizeof(ixLM_PCIERXMUX3[0]), 0, 0 },
	{ "ixLM_LANEENABLE", REG_SMC, 0x1400129, &ixLM_LANEENABLE[0], sizeof(ixLM_LANEENABLE)/sizeof(ixLM_LANEENABLE[0]), 0, 0 },
	{ "ixLM_PRBSCONTROL", REG_SMC, 0x140012a, &ixLM_PRBSCONTROL[0], sizeof(ixLM_PRBSCONTROL)/sizeof(ixLM_PRBSCONTROL[0]), 0, 0 },
	{ "ixLM_POWERCONTROL", REG_SMC, 0x140012b, &ixLM_POWERCONTROL[0], sizeof(ixLM_POWERCONTROL)/sizeof(ixLM_POWERCONTROL[0]), 0, 0 },
	{ "ixLM_POWERCONTROL1", REG_SMC, 0x140012c, &ixLM_POWERCONTROL1[0], sizeof(ixLM_POWERCONTROL1)/sizeof(ixLM_POWERCONTROL1[0]), 0, 0 },
	{ "ixLM_POWERCONTROL2", REG_SMC, 0x140012d, &ixLM_POWERCONTROL2[0], sizeof(ixLM_POWERCONTROL2)/sizeof(ixLM_POWERCONTROL2[0]), 0, 0 },
	{ "ixLM_POWERCONTROL3", REG_SMC, 0x140012e, &ixLM_POWERCONTROL3[0], sizeof(ixLM_POWERCONTROL3)/sizeof(ixLM_POWERCONTROL3[0]), 0, 0 },
	{ "ixLM_POWERCONTROL4", REG_SMC, 0x140012f, &ixLM_POWERCONTROL4[0], sizeof(ixLM_POWERCONTROL4)/sizeof(ixLM_POWERCONTROL4[0]), 0, 0 },
	{ "mmGARLIC_FLUSH_CNTL", REG_MMIO, 0x1401, &mmGARLIC_FLUSH_CNTL[0], sizeof(mmGARLIC_FLUSH_CNTL)/sizeof(mmGARLIC_FLUSH_CNTL[0]), 0, 0 },
	{ "mmGARLIC_FLUSH_ADDR_START_0", REG_MMIO, 0x1402, &mmGARLIC_FLUSH_ADDR_START_0[0], sizeof(mmGARLIC_FLUSH_ADDR_START_0)/sizeof(mmGARLIC_FLUSH_ADDR_START_0[0]), 0, 0 },
	{ "mmGARLIC_FLUSH_ADDR_END_0", REG_MMIO, 0x1403, &mmGARLIC_FLUSH_ADDR_END_0[0], sizeof(mmGARLIC_FLUSH_ADDR_END_0)/sizeof(mmGARLIC_FLUSH_ADDR_END_0[0]), 0, 0 },
	{ "mmGARLIC_FLUSH_ADDR_START_1", REG_MMIO, 0x1404, &mmGARLIC_FLUSH_ADDR_START_1[0], sizeof(mmGARLIC_FLUSH_ADDR_START_1)/sizeof(mmGARLIC_FLUSH_ADDR_START_1[0]), 0, 0 },
	{ "mmGARLIC_FLUSH_ADDR_END_1", REG_MMIO, 0x1405, &mmGARLIC_FLUSH_ADDR_END_1[0], sizeof(mmGARLIC_FLUSH_ADDR_END_1)/sizeof(mmGARLIC_FLUSH_ADDR_END_1[0]), 0, 0 },
	{ "mmGARLIC_FLUSH_ADDR_START_2", REG_MMIO, 0x1406, &mmGARLIC_FLUSH_ADDR_START_2[0], sizeof(mmGARLIC_FLUSH_ADDR_START_2)/sizeof(mmGARLIC_FLUSH_ADDR_START_2[0]), 0, 0 },
	{ "mmGARLIC_FLUSH_ADDR_END_2", REG_MMIO, 0x1407, &mmGARLIC_FLUSH_ADDR_END_2[0], sizeof(mmGARLIC_FLUSH_ADDR_END_2)/sizeof(mmGARLIC_FLUSH_ADDR_END_2[0]), 0, 0 },
	{ "mmGARLIC_FLUSH_ADDR_START_3", REG_MMIO, 0x1408, &mmGARLIC_FLUSH_ADDR_START_3[0], sizeof(mmGARLIC_FLUSH_ADDR_START_3)/sizeof(mmGARLIC_FLUSH_ADDR_START_3[0]), 0, 0 },
	{ "mmGARLIC_FLUSH_ADDR_END_3", REG_MMIO, 0x1409, &mmGARLIC_FLUSH_ADDR_END_3[0], sizeof(mmGARLIC_FLUSH_ADDR_END_3)/sizeof(mmGARLIC_FLUSH_ADDR_END_3[0]), 0, 0 },
	{ "mmGARLIC_FLUSH_ADDR_START_4", REG_MMIO, 0x140a, &mmGARLIC_FLUSH_ADDR_START_4[0], sizeof(mmGARLIC_FLUSH_ADDR_START_4)/sizeof(mmGARLIC_FLUSH_ADDR_START_4[0]), 0, 0 },
	{ "mmGARLIC_FLUSH_ADDR_END_4", REG_MMIO, 0x140b, &mmGARLIC_FLUSH_ADDR_END_4[0], sizeof(mmGARLIC_FLUSH_ADDR_END_4)/sizeof(mmGARLIC_FLUSH_ADDR_END_4[0]), 0, 0 },
	{ "mmGARLIC_FLUSH_ADDR_START_5", REG_MMIO, 0x140c, &mmGARLIC_FLUSH_ADDR_START_5[0], sizeof(mmGARLIC_FLUSH_ADDR_START_5)/sizeof(mmGARLIC_FLUSH_ADDR_START_5[0]), 0, 0 },
	{ "mmGARLIC_FLUSH_ADDR_END_5", REG_MMIO, 0x140d, &mmGARLIC_FLUSH_ADDR_END_5[0], sizeof(mmGARLIC_FLUSH_ADDR_END_5)/sizeof(mmGARLIC_FLUSH_ADDR_END_5[0]), 0, 0 },
	{ "mmGARLIC_FLUSH_ADDR_START_6", REG_MMIO, 0x140e, &mmGARLIC_FLUSH_ADDR_START_6[0], sizeof(mmGARLIC_FLUSH_ADDR_START_6)/sizeof(mmGARLIC_FLUSH_ADDR_START_6[0]), 0, 0 },
	{ "mmGARLIC_FLUSH_ADDR_END_6", REG_MMIO, 0x140f, &mmGARLIC_FLUSH_ADDR_END_6[0], sizeof(mmGARLIC_FLUSH_ADDR_END_6)/sizeof(mmGARLIC_FLUSH_ADDR_END_6[0]), 0, 0 },
	{ "mmGARLIC_FLUSH_ADDR_START_7", REG_MMIO, 0x1410, &mmGARLIC_FLUSH_ADDR_START_7[0], sizeof(mmGARLIC_FLUSH_ADDR_START_7)/sizeof(mmGARLIC_FLUSH_ADDR_START_7[0]), 0, 0 },
	{ "mmGARLIC_FLUSH_ADDR_END_7", REG_MMIO, 0x1411, &mmGARLIC_FLUSH_ADDR_END_7[0], sizeof(mmGARLIC_FLUSH_ADDR_END_7)/sizeof(mmGARLIC_FLUSH_ADDR_END_7[0]), 0, 0 },
	{ "mmGARLIC_FLUSH_REQ", REG_MMIO, 0x1412, &mmGARLIC_FLUSH_REQ[0], sizeof(mmGARLIC_FLUSH_REQ)/sizeof(mmGARLIC_FLUSH_REQ[0]), 0, 0 },
	{ "mmGPU_GARLIC_FLUSH_REQ", REG_MMIO, 0x1413, &mmGPU_GARLIC_FLUSH_REQ[0], sizeof(mmGPU_GARLIC_FLUSH_REQ)/sizeof(mmGPU_GARLIC_FLUSH_REQ[0]), 0, 0 },
	{ "mmGPU_GARLIC_FLUSH_DONE", REG_MMIO, 0x1414, &mmGPU_GARLIC_FLUSH_DONE[0], sizeof(mmGPU_GARLIC_FLUSH_DONE)/sizeof(mmGPU_GARLIC_FLUSH_DONE[0]), 0, 0 },
	{ "mmBIF_GPU_IDLE_LATENCY", REG_MMIO, 0x1415, &mmBIF_GPU_IDLE_LATENCY[0], sizeof(mmBIF_GPU_IDLE_LATENCY)/sizeof(mmBIF_GPU_IDLE_LATENCY[0]), 0, 0 },
	{ "mmBIF_MMIO_MAP_RANGE0", REG_MMIO, 0x1416, &mmBIF_MMIO_MAP_RANGE0[0], sizeof(mmBIF_MMIO_MAP_RANGE0)/sizeof(mmBIF_MMIO_MAP_RANGE0[0]), 0, 0 },
	{ "mmBIF_MMIO_MAP_RANGE1", REG_MMIO, 0x1417, &mmBIF_MMIO_MAP_RANGE1[0], sizeof(mmBIF_MMIO_MAP_RANGE1)/sizeof(mmBIF_MMIO_MAP_RANGE1[0]), 0, 0 },
	{ "mmBIF_MMIO_MAP_RANGE2", REG_MMIO, 0x1418, &mmBIF_MMIO_MAP_RANGE2[0], sizeof(mmBIF_MMIO_MAP_RANGE2)/sizeof(mmBIF_MMIO_MAP_RANGE2[0]), 0, 0 },
	{ "mmBIF_MMIO_MAP_RANGE3", REG_MMIO, 0x1419, &mmBIF_MMIO_MAP_RANGE3[0], sizeof(mmBIF_MMIO_MAP_RANGE3)/sizeof(mmBIF_MMIO_MAP_RANGE3[0]), 0, 0 },
	{ "mmBIF_MMIO_MAP_RANGE4", REG_MMIO, 0x141a, &mmBIF_MMIO_MAP_RANGE4[0], sizeof(mmBIF_MMIO_MAP_RANGE4)/sizeof(mmBIF_MMIO_MAP_RANGE4[0]), 0, 0 },
	{ "mmBIF_MMIO_MAP_RANGE5", REG_MMIO, 0x141b, &mmBIF_MMIO_MAP_RANGE5[0], sizeof(mmBIF_MMIO_MAP_RANGE5)/sizeof(mmBIF_MMIO_MAP_RANGE5[0]), 0, 0 },
	{ "mmBIF_GPUIOV_GPU_IDLE_LATENCY", REG_MMIO, 0x141c, &mmBIF_GPUIOV_GPU_IDLE_LATENCY[0], sizeof(mmBIF_GPUIOV_GPU_IDLE_LATENCY)/sizeof(mmBIF_GPUIOV_GPU_IDLE_LATENCY[0]), 0, 0 },
	{ "mmBIF_GPUIOV_MMIO_MAP_RANGE0", REG_MMIO, 0x141d, &mmBIF_GPUIOV_MMIO_MAP_RANGE0[0], sizeof(mmBIF_GPUIOV_MMIO_MAP_RANGE0)/sizeof(mmBIF_GPUIOV_MMIO_MAP_RANGE0[0]), 0, 0 },
	{ "mmBIF_GPUIOV_MMIO_MAP_RANGE1", REG_MMIO, 0x141e, &mmBIF_GPUIOV_MMIO_MAP_RANGE1[0], sizeof(mmBIF_GPUIOV_MMIO_MAP_RANGE1)/sizeof(mmBIF_GPUIOV_MMIO_MAP_RANGE1[0]), 0, 0 },
	{ "mmBIF_GPUIOV_MMIO_MAP_RANGE2", REG_MMIO, 0x141f, &mmBIF_GPUIOV_MMIO_MAP_RANGE2[0], sizeof(mmBIF_GPUIOV_MMIO_MAP_RANGE2)/sizeof(mmBIF_GPUIOV_MMIO_MAP_RANGE2[0]), 0, 0 },
	{ "mmBIF_GPUIOV_MMIO_MAP_RANGE3", REG_MMIO, 0x1420, &mmBIF_GPUIOV_MMIO_MAP_RANGE3[0], sizeof(mmBIF_GPUIOV_MMIO_MAP_RANGE3)/sizeof(mmBIF_GPUIOV_MMIO_MAP_RANGE3[0]), 0, 0 },
	{ "mmBIF_GPUIOV_MMIO_MAP_RANGE4", REG_MMIO, 0x1421, &mmBIF_GPUIOV_MMIO_MAP_RANGE4[0], sizeof(mmBIF_GPUIOV_MMIO_MAP_RANGE4)/sizeof(mmBIF_GPUIOV_MMIO_MAP_RANGE4[0]), 0, 0 },
	{ "mmBIF_GPUIOV_MMIO_MAP_RANGE5", REG_MMIO, 0x1422, &mmBIF_GPUIOV_MMIO_MAP_RANGE5[0], sizeof(mmBIF_GPUIOV_MMIO_MAP_RANGE5)/sizeof(mmBIF_GPUIOV_MMIO_MAP_RANGE5[0]), 0, 0 },
	{ "mmREMAP_HDP_MEM_FLUSH_CNTL", REG_MMIO, 0x1426, &mmREMAP_HDP_MEM_FLUSH_CNTL[0], sizeof(mmREMAP_HDP_MEM_FLUSH_CNTL)/sizeof(mmREMAP_HDP_MEM_FLUSH_CNTL[0]), 0, 0 },
	{ "mmREMAP_HDP_REG_FLUSH_CNTL", REG_MMIO, 0x1427, &mmREMAP_HDP_REG_FLUSH_CNTL[0], sizeof(mmREMAP_HDP_REG_FLUSH_CNTL)/sizeof(mmREMAP_HDP_REG_FLUSH_CNTL[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX0_LOWER", REG_MMIO, 0x1428, &mmBIF_VDDGFX_GFX0_LOWER[0], sizeof(mmBIF_VDDGFX_GFX0_LOWER)/sizeof(mmBIF_VDDGFX_GFX0_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX0_UPPER", REG_MMIO, 0x1429, &mmBIF_VDDGFX_GFX0_UPPER[0], sizeof(mmBIF_VDDGFX_GFX0_UPPER)/sizeof(mmBIF_VDDGFX_GFX0_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX1_LOWER", REG_MMIO, 0x142a, &mmBIF_VDDGFX_GFX1_LOWER[0], sizeof(mmBIF_VDDGFX_GFX1_LOWER)/sizeof(mmBIF_VDDGFX_GFX1_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX1_UPPER", REG_MMIO, 0x142b, &mmBIF_VDDGFX_GFX1_UPPER[0], sizeof(mmBIF_VDDGFX_GFX1_UPPER)/sizeof(mmBIF_VDDGFX_GFX1_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX2_LOWER", REG_MMIO, 0x142c, &mmBIF_VDDGFX_GFX2_LOWER[0], sizeof(mmBIF_VDDGFX_GFX2_LOWER)/sizeof(mmBIF_VDDGFX_GFX2_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX2_UPPER", REG_MMIO, 0x142d, &mmBIF_VDDGFX_GFX2_UPPER[0], sizeof(mmBIF_VDDGFX_GFX2_UPPER)/sizeof(mmBIF_VDDGFX_GFX2_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX3_LOWER", REG_MMIO, 0x142e, &mmBIF_VDDGFX_GFX3_LOWER[0], sizeof(mmBIF_VDDGFX_GFX3_LOWER)/sizeof(mmBIF_VDDGFX_GFX3_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX3_UPPER", REG_MMIO, 0x142f, &mmBIF_VDDGFX_GFX3_UPPER[0], sizeof(mmBIF_VDDGFX_GFX3_UPPER)/sizeof(mmBIF_VDDGFX_GFX3_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX4_LOWER", REG_MMIO, 0x1430, &mmBIF_VDDGFX_GFX4_LOWER[0], sizeof(mmBIF_VDDGFX_GFX4_LOWER)/sizeof(mmBIF_VDDGFX_GFX4_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX4_UPPER", REG_MMIO, 0x1431, &mmBIF_VDDGFX_GFX4_UPPER[0], sizeof(mmBIF_VDDGFX_GFX4_UPPER)/sizeof(mmBIF_VDDGFX_GFX4_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX5_LOWER", REG_MMIO, 0x1432, &mmBIF_VDDGFX_GFX5_LOWER[0], sizeof(mmBIF_VDDGFX_GFX5_LOWER)/sizeof(mmBIF_VDDGFX_GFX5_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX5_UPPER", REG_MMIO, 0x1433, &mmBIF_VDDGFX_GFX5_UPPER[0], sizeof(mmBIF_VDDGFX_GFX5_UPPER)/sizeof(mmBIF_VDDGFX_GFX5_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV1_LOWER", REG_MMIO, 0x1434, &mmBIF_VDDGFX_RSV1_LOWER[0], sizeof(mmBIF_VDDGFX_RSV1_LOWER)/sizeof(mmBIF_VDDGFX_RSV1_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV1_UPPER", REG_MMIO, 0x1435, &mmBIF_VDDGFX_RSV1_UPPER[0], sizeof(mmBIF_VDDGFX_RSV1_UPPER)/sizeof(mmBIF_VDDGFX_RSV1_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV2_LOWER", REG_MMIO, 0x1436, &mmBIF_VDDGFX_RSV2_LOWER[0], sizeof(mmBIF_VDDGFX_RSV2_LOWER)/sizeof(mmBIF_VDDGFX_RSV2_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV2_UPPER", REG_MMIO, 0x1437, &mmBIF_VDDGFX_RSV2_UPPER[0], sizeof(mmBIF_VDDGFX_RSV2_UPPER)/sizeof(mmBIF_VDDGFX_RSV2_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV3_LOWER", REG_MMIO, 0x1438, &mmBIF_VDDGFX_RSV3_LOWER[0], sizeof(mmBIF_VDDGFX_RSV3_LOWER)/sizeof(mmBIF_VDDGFX_RSV3_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV3_UPPER", REG_MMIO, 0x1439, &mmBIF_VDDGFX_RSV3_UPPER[0], sizeof(mmBIF_VDDGFX_RSV3_UPPER)/sizeof(mmBIF_VDDGFX_RSV3_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV4_LOWER", REG_MMIO, 0x143a, &mmBIF_VDDGFX_RSV4_LOWER[0], sizeof(mmBIF_VDDGFX_RSV4_LOWER)/sizeof(mmBIF_VDDGFX_RSV4_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV4_UPPER", REG_MMIO, 0x143b, &mmBIF_VDDGFX_RSV4_UPPER[0], sizeof(mmBIF_VDDGFX_RSV4_UPPER)/sizeof(mmBIF_VDDGFX_RSV4_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_FB_CMP", REG_MMIO, 0x143c, &mmBIF_VDDGFX_FB_CMP[0], sizeof(mmBIF_VDDGFX_FB_CMP)/sizeof(mmBIF_VDDGFX_FB_CMP[0]), 0, 0 },
	{ "mmBIF_SMU_INDEX", REG_MMIO, 0x143d, &mmBIF_SMU_INDEX[0], sizeof(mmBIF_SMU_INDEX)/sizeof(mmBIF_SMU_INDEX[0]), 0, 0 },
	{ "mmBIF_SMU_DATA", REG_MMIO, 0x143e, &mmBIF_SMU_DATA[0], sizeof(mmBIF_SMU_DATA)/sizeof(mmBIF_SMU_DATA[0]), 0, 0 },
	{ "mmBIF_RFE_SOFTRST_CNTL", REG_MMIO, 0x1441, &mmBIF_RFE_SOFTRST_CNTL[0], sizeof(mmBIF_RFE_SOFTRST_CNTL)/sizeof(mmBIF_RFE_SOFTRST_CNTL[0]), 0, 0 },
	{ "mmBIF_RFE_CLIENT_SOFTRST_TRIGGER", REG_MMIO, 0x1442, &mmBIF_RFE_CLIENT_SOFTRST_TRIGGER[0], sizeof(mmBIF_RFE_CLIENT_SOFTRST_TRIGGER)/sizeof(mmBIF_RFE_CLIENT_SOFTRST_TRIGGER[0]), 0, 0 },
	{ "mmBIF_RFE_MASTER_SOFTRST_TRIGGER", REG_MMIO, 0x1443, &mmBIF_RFE_MASTER_SOFTRST_TRIGGER[0], sizeof(mmBIF_RFE_MASTER_SOFTRST_TRIGGER)/sizeof(mmBIF_RFE_MASTER_SOFTRST_TRIGGER[0]), 0, 0 },
	{ "mmBIF_PWDN_COMMAND", REG_MMIO, 0x1444, &mmBIF_PWDN_COMMAND[0], sizeof(mmBIF_PWDN_COMMAND)/sizeof(mmBIF_PWDN_COMMAND[0]), 0, 0 },
	{ "mmBIF_PWDN_STATUS", REG_MMIO, 0x1445, &mmBIF_PWDN_STATUS[0], sizeof(mmBIF_PWDN_STATUS)/sizeof(mmBIF_PWDN_STATUS[0]), 0, 0 },
	{ "mmBIF_RFE_MST_BU_CMDSTATUS", REG_MMIO, 0x1446, &mmBIF_RFE_MST_BU_CMDSTATUS[0], sizeof(mmBIF_RFE_MST_BU_CMDSTATUS)/sizeof(mmBIF_RFE_MST_BU_CMDSTATUS[0]), 0, 0 },
	{ "mmBIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS", REG_MMIO, 0x1447, &mmBIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS[0], sizeof(mmBIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS)/sizeof(mmBIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS[0]), 0, 0 },
	{ "mmBIF_RFE_MST_SMBUS_CMDSTATUS", REG_MMIO, 0x1448, &mmBIF_RFE_MST_SMBUS_CMDSTATUS[0], sizeof(mmBIF_RFE_MST_SMBUS_CMDSTATUS)/sizeof(mmBIF_RFE_MST_SMBUS_CMDSTATUS[0]), 0, 0 },
	{ "mmBIF_RFE_MST_BX_CMDSTATUS", REG_MMIO, 0x1449, &mmBIF_RFE_MST_BX_CMDSTATUS[0], sizeof(mmBIF_RFE_MST_BX_CMDSTATUS)/sizeof(mmBIF_RFE_MST_BX_CMDSTATUS[0]), 0, 0 },
	{ "mmBIF_RFE_MST_TMOUT_STATUS", REG_MMIO, 0x144b, &mmBIF_RFE_MST_TMOUT_STATUS[0], sizeof(mmBIF_RFE_MST_TMOUT_STATUS)/sizeof(mmBIF_RFE_MST_TMOUT_STATUS[0]), 0, 0 },
	{ "mmBIF_RFE_MMCFG_CNTL", REG_MMIO, 0x144c, &mmBIF_RFE_MMCFG_CNTL[0], sizeof(mmBIF_RFE_MMCFG_CNTL)/sizeof(mmBIF_RFE_MMCFG_CNTL[0]), 0, 0 },
	{ "mmBIF_IMPCTL_SMPLCNTL", REG_MMIO, 0x1450, &mmBIF_IMPCTL_SMPLCNTL[0], sizeof(mmBIF_IMPCTL_SMPLCNTL)/sizeof(mmBIF_IMPCTL_SMPLCNTL[0]), 0, 0 },
	{ "mmBIF_IMPCTL_RXCNTL", REG_MMIO, 0x1451, &mmBIF_IMPCTL_RXCNTL[0], sizeof(mmBIF_IMPCTL_RXCNTL)/sizeof(mmBIF_IMPCTL_RXCNTL[0]), 0, 0 },
	{ "mmBIF_IMPCTL_TXCNTL_pd", REG_MMIO, 0x1452, &mmBIF_IMPCTL_TXCNTL_pd[0], sizeof(mmBIF_IMPCTL_TXCNTL_pd)/sizeof(mmBIF_IMPCTL_TXCNTL_pd[0]), 0, 0 },
	{ "mmBIF_IMPCTL_TXCNTL_pu", REG_MMIO, 0x1453, &mmBIF_IMPCTL_TXCNTL_pu[0], sizeof(mmBIF_IMPCTL_TXCNTL_pu)/sizeof(mmBIF_IMPCTL_TXCNTL_pu[0]), 0, 0 },
	{ "mmBIF_IMPCTL_CONTINUOUS_CALIBRATION_PERIOD", REG_MMIO, 0x1454, &mmBIF_IMPCTL_CONTINUOUS_CALIBRATION_PERIOD[0], sizeof(mmBIF_IMPCTL_CONTINUOUS_CALIBRATION_PERIOD)/sizeof(mmBIF_IMPCTL_CONTINUOUS_CALIBRATION_PERIOD[0]), 0, 0 },
	{ "mmBIF_CC_RFE_IMP_OVERRIDECNTL", REG_MMIO, 0x1455, &mmBIF_CC_RFE_IMP_OVERRIDECNTL[0], sizeof(mmBIF_CC_RFE_IMP_OVERRIDECNTL)/sizeof(mmBIF_CC_RFE_IMP_OVERRIDECNTL[0]), 0, 0 },
	{ "mmBIF_RFE_IMPRST_CNTL", REG_MMIO, 0x1458, &mmBIF_RFE_IMPRST_CNTL[0], sizeof(mmBIF_RFE_IMPRST_CNTL)/sizeof(mmBIF_RFE_IMPRST_CNTL[0]), 0, 0 },
	{ "mmBIF_RFE_WARMRST_CNTL", REG_MMIO, 0x1459, &mmBIF_RFE_WARMRST_CNTL[0], sizeof(mmBIF_RFE_WARMRST_CNTL)/sizeof(mmBIF_RFE_WARMRST_CNTL[0]), 0, 0 },
	{ "mmSWRST_COMMAND_STATUS", REG_MMIO, 0x14a0, &mmSWRST_COMMAND_STATUS[0], sizeof(mmSWRST_COMMAND_STATUS)/sizeof(mmSWRST_COMMAND_STATUS[0]), 0, 0 },
	{ "mmSWRST_GENERAL_CONTROL", REG_MMIO, 0x14a1, &mmSWRST_GENERAL_CONTROL[0], sizeof(mmSWRST_GENERAL_CONTROL)/sizeof(mmSWRST_GENERAL_CONTROL[0]), 0, 0 },
	{ "mmSWRST_COMMAND_0", REG_MMIO, 0x14a2, &mmSWRST_COMMAND_0[0], sizeof(mmSWRST_COMMAND_0)/sizeof(mmSWRST_COMMAND_0[0]), 0, 0 },
	{ "mmSWRST_COMMAND_1", REG_MMIO, 0x14a3, &mmSWRST_COMMAND_1[0], sizeof(mmSWRST_COMMAND_1)/sizeof(mmSWRST_COMMAND_1[0]), 0, 0 },
	{ "mmSWRST_CONTROL_0", REG_MMIO, 0x14a4, &mmSWRST_CONTROL_0[0], sizeof(mmSWRST_CONTROL_0)/sizeof(mmSWRST_CONTROL_0[0]), 0, 0 },
	{ "mmSWRST_CONTROL_1", REG_MMIO, 0x14a5, &mmSWRST_CONTROL_1[0], sizeof(mmSWRST_CONTROL_1)/sizeof(mmSWRST_CONTROL_1[0]), 0, 0 },
	{ "mmSWRST_CONTROL_2", REG_MMIO, 0x14a6, &mmSWRST_CONTROL_2[0], sizeof(mmSWRST_CONTROL_2)/sizeof(mmSWRST_CONTROL_2[0]), 0, 0 },
	{ "mmSWRST_CONTROL_3", REG_MMIO, 0x14a7, &mmSWRST_CONTROL_3[0], sizeof(mmSWRST_CONTROL_3)/sizeof(mmSWRST_CONTROL_3[0]), 0, 0 },
	{ "mmSWRST_CONTROL_4", REG_MMIO, 0x14a8, &mmSWRST_CONTROL_4[0], sizeof(mmSWRST_CONTROL_4)/sizeof(mmSWRST_CONTROL_4[0]), 0, 0 },
	{ "mmSWRST_CONTROL_5", REG_MMIO, 0x14a9, &mmSWRST_CONTROL_5[0], sizeof(mmSWRST_CONTROL_5)/sizeof(mmSWRST_CONTROL_5[0]), 0, 0 },
	{ "mmSWRST_CONTROL_6", REG_MMIO, 0x14aa, &mmSWRST_CONTROL_6[0], sizeof(mmSWRST_CONTROL_6)/sizeof(mmSWRST_CONTROL_6[0]), 0, 0 },
	{ "mmSWRST_EP_COMMAND_0", REG_MMIO, 0x14ab, &mmSWRST_EP_COMMAND_0[0], sizeof(mmSWRST_EP_COMMAND_0)/sizeof(mmSWRST_EP_COMMAND_0[0]), 0, 0 },
	{ "mmSWRST_EP_CONTROL_0", REG_MMIO, 0x14ac, &mmSWRST_EP_CONTROL_0[0], sizeof(mmSWRST_EP_CONTROL_0)/sizeof(mmSWRST_EP_CONTROL_0[0]), 0, 0 },
	{ "mmCPM_CONTROL", REG_MMIO, 0x14b8, &mmCPM_CONTROL[0], sizeof(mmCPM_CONTROL)/sizeof(mmCPM_CONTROL[0]), 0, 0 },
	{ "mmGSKT_CONTROL", REG_MMIO, 0x14bf, &mmGSKT_CONTROL[0], sizeof(mmGSKT_CONTROL)/sizeof(mmGSKT_CONTROL[0]), 0, 0 },
	{ "mmBIF_XDMA_LO", REG_MMIO, 0x14c0, &mmBIF_XDMA_LO[0], sizeof(mmBIF_XDMA_LO)/sizeof(mmBIF_XDMA_LO[0]), 0, 0 },
	{ "mmBIF_XDMA_HI", REG_MMIO, 0x14c1, &mmBIF_XDMA_HI[0], sizeof(mmBIF_XDMA_HI)/sizeof(mmBIF_XDMA_HI[0]), 0, 0 },
	{ "mmBIF_FEATURES_CONTROL_MISC", REG_MMIO, 0x14c2, &mmBIF_FEATURES_CONTROL_MISC[0], sizeof(mmBIF_FEATURES_CONTROL_MISC)/sizeof(mmBIF_FEATURES_CONTROL_MISC[0]), 0, 0 },
	{ "mmBIF_DOORBELL_CNTL", REG_MMIO, 0x14c3, &mmBIF_DOORBELL_CNTL[0], sizeof(mmBIF_DOORBELL_CNTL)/sizeof(mmBIF_DOORBELL_CNTL[0]), 0, 0 },
	{ "mmBIF_SLVARB_MODE", REG_MMIO, 0x14c4, &mmBIF_SLVARB_MODE[0], sizeof(mmBIF_SLVARB_MODE)/sizeof(mmBIF_SLVARB_MODE[0]), 0, 0 },
	{ "mmBIF_CLK_CTRL", REG_MMIO, 0x14c5, &mmBIF_CLK_CTRL[0], sizeof(mmBIF_CLK_CTRL)/sizeof(mmBIF_CLK_CTRL[0]), 0, 0 },
	{ "mmMAILBOX_INDEX", REG_MMIO, 0x14c6, &mmMAILBOX_INDEX[0], sizeof(mmMAILBOX_INDEX)/sizeof(mmMAILBOX_INDEX[0]), 0, 0 },
	{ "mmBF_ANA_ISO_CNTL", REG_MMIO, 0x14c7, &mmBF_ANA_ISO_CNTL[0], sizeof(mmBF_ANA_ISO_CNTL)/sizeof(mmBF_ANA_ISO_CNTL[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_TRN_DW0", REG_MMIO, 0x14c8, &mmMAILBOX_MSGBUF_TRN_DW0[0], sizeof(mmMAILBOX_MSGBUF_TRN_DW0)/sizeof(mmMAILBOX_MSGBUF_TRN_DW0[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_TRN_DW1", REG_MMIO, 0x14c9, &mmMAILBOX_MSGBUF_TRN_DW1[0], sizeof(mmMAILBOX_MSGBUF_TRN_DW1)/sizeof(mmMAILBOX_MSGBUF_TRN_DW1[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_TRN_DW2", REG_MMIO, 0x14ca, &mmMAILBOX_MSGBUF_TRN_DW2[0], sizeof(mmMAILBOX_MSGBUF_TRN_DW2)/sizeof(mmMAILBOX_MSGBUF_TRN_DW2[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_TRN_DW3", REG_MMIO, 0x14cb, &mmMAILBOX_MSGBUF_TRN_DW3[0], sizeof(mmMAILBOX_MSGBUF_TRN_DW3)/sizeof(mmMAILBOX_MSGBUF_TRN_DW3[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_RCV_DW0", REG_MMIO, 0x14cc, &mmMAILBOX_MSGBUF_RCV_DW0[0], sizeof(mmMAILBOX_MSGBUF_RCV_DW0)/sizeof(mmMAILBOX_MSGBUF_RCV_DW0[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_RCV_DW1", REG_MMIO, 0x14cd, &mmMAILBOX_MSGBUF_RCV_DW1[0], sizeof(mmMAILBOX_MSGBUF_RCV_DW1)/sizeof(mmMAILBOX_MSGBUF_RCV_DW1[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_RCV_DW2", REG_MMIO, 0x14ce, &mmMAILBOX_MSGBUF_RCV_DW2[0], sizeof(mmMAILBOX_MSGBUF_RCV_DW2)/sizeof(mmMAILBOX_MSGBUF_RCV_DW2[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_RCV_DW3", REG_MMIO, 0x14cf, &mmMAILBOX_MSGBUF_RCV_DW3[0], sizeof(mmMAILBOX_MSGBUF_RCV_DW3)/sizeof(mmMAILBOX_MSGBUF_RCV_DW3[0]), 0, 0 },
	{ "mmMAILBOX_CONTROL", REG_MMIO, 0x14d0, &mmMAILBOX_CONTROL[0], sizeof(mmMAILBOX_CONTROL)/sizeof(mmMAILBOX_CONTROL[0]), 0, 0 },
	{ "mmMAILBOX_INT_CNTL", REG_MMIO, 0x14d1, &mmMAILBOX_INT_CNTL[0], sizeof(mmMAILBOX_INT_CNTL)/sizeof(mmMAILBOX_INT_CNTL[0]), 0, 0 },
	{ "mmBIF_VIRT_RESET_REQ", REG_MMIO, 0x14d2, &mmBIF_VIRT_RESET_REQ[0], sizeof(mmBIF_VIRT_RESET_REQ)/sizeof(mmBIF_VIRT_RESET_REQ[0]), 0, 0 },
	{ "mmVM_INIT_STATUS", REG_MMIO, 0x14d3, &mmVM_INIT_STATUS[0], sizeof(mmVM_INIT_STATUS)/sizeof(mmVM_INIT_STATUS[0]), 0, 0 },
	{ "mmBIF_GPUIOV_RESET_NOTIFICATION", REG_MMIO, 0x14d5, &mmBIF_GPUIOV_RESET_NOTIFICATION[0], sizeof(mmBIF_GPUIOV_RESET_NOTIFICATION)/sizeof(mmBIF_GPUIOV_RESET_NOTIFICATION[0]), 0, 0 },
	{ "mmBIF_GPUIOV_VM_INIT_STATUS", REG_MMIO, 0x14d6, &mmBIF_GPUIOV_VM_INIT_STATUS[0], sizeof(mmBIF_GPUIOV_VM_INIT_STATUS)/sizeof(mmBIF_GPUIOV_VM_INIT_STATUS[0]), 0, 0 },
	{ "mmBIF_GPUIOV_FB_TOTAL_FB_INFO", REG_MMIO, 0x14d8, &mmBIF_GPUIOV_FB_TOTAL_FB_INFO[0], sizeof(mmBIF_GPUIOV_FB_TOTAL_FB_INFO)/sizeof(mmBIF_GPUIOV_FB_TOTAL_FB_INFO[0]), 0, 0 },
	{ "mmBACO_CNTL_MISC", REG_MMIO, 0x14db, &mmBACO_CNTL_MISC[0], sizeof(mmBACO_CNTL_MISC)/sizeof(mmBACO_CNTL_MISC[0]), 0, 0 },
	{ "mmBIF_BACO_DEBUG_LATCH", REG_MMIO, 0x14dc, &mmBIF_BACO_DEBUG_LATCH[0], sizeof(mmBIF_BACO_DEBUG_LATCH)/sizeof(mmBIF_BACO_DEBUG_LATCH[0]), 0, 0 },
	{ "mmBIF_BACO_DEBUG", REG_MMIO, 0x14df, &mmBIF_BACO_DEBUG[0], sizeof(mmBIF_BACO_DEBUG)/sizeof(mmBIF_BACO_DEBUG[0]), 0, 0 },
	{ "mmMEM_TYPE_CNTL", REG_MMIO, 0x14e4, &mmMEM_TYPE_CNTL[0], sizeof(mmMEM_TYPE_CNTL)/sizeof(mmMEM_TYPE_CNTL[0]), 0, 0 },
	{ "mmBACO_CNTL", REG_MMIO, 0x14e5, &mmBACO_CNTL[0], sizeof(mmBACO_CNTL)/sizeof(mmBACO_CNTL[0]), 0, 0 },
	{ "mmBIF_DEVFUNCNUM_LIST1", REG_MMIO, 0x14e7, &mmBIF_DEVFUNCNUM_LIST1[0], sizeof(mmBIF_DEVFUNCNUM_LIST1)/sizeof(mmBIF_DEVFUNCNUM_LIST1[0]), 0, 0 },
	{ "mmBIF_DEVFUNCNUM_LIST0", REG_MMIO, 0x14e8, &mmBIF_DEVFUNCNUM_LIST0[0], sizeof(mmBIF_DEVFUNCNUM_LIST0)/sizeof(mmBIF_DEVFUNCNUM_LIST0[0]), 0, 0 },
	{ "mmBIF_SLV_TRANS_PENDING", REG_MMIO, 0x14e9, &mmBIF_SLV_TRANS_PENDING[0], sizeof(mmBIF_SLV_TRANS_PENDING)/sizeof(mmBIF_SLV_TRANS_PENDING[0]), 0, 0 },
	{ "mmBIF_MST_TRANS_PENDING", REG_MMIO, 0x14ea, &mmBIF_MST_TRANS_PENDING[0], sizeof(mmBIF_MST_TRANS_PENDING)/sizeof(mmBIF_MST_TRANS_PENDING[0]), 0, 0 },
	{ "mmDBG_SMB_BYPASS_SRBM_ACCESS", REG_MMIO, 0x14eb, &mmDBG_SMB_BYPASS_SRBM_ACCESS[0], sizeof(mmDBG_SMB_BYPASS_SRBM_ACCESS)/sizeof(mmDBG_SMB_BYPASS_SRBM_ACCESS[0]), 0, 0 },
	{ "mmPEER3_FB_OFFSET_LO", REG_MMIO, 0x14ec, &mmPEER3_FB_OFFSET_LO[0], sizeof(mmPEER3_FB_OFFSET_LO)/sizeof(mmPEER3_FB_OFFSET_LO[0]), 0, 0 },
	{ "mmPEER3_FB_OFFSET_HI", REG_MMIO, 0x14ed, &mmPEER3_FB_OFFSET_HI[0], sizeof(mmPEER3_FB_OFFSET_HI)/sizeof(mmPEER3_FB_OFFSET_HI[0]), 0, 0 },
	{ "mmPEER2_FB_OFFSET_LO", REG_MMIO, 0x14ee, &mmPEER2_FB_OFFSET_LO[0], sizeof(mmPEER2_FB_OFFSET_LO)/sizeof(mmPEER2_FB_OFFSET_LO[0]), 0, 0 },
	{ "mmPEER2_FB_OFFSET_HI", REG_MMIO, 0x14ef, &mmPEER2_FB_OFFSET_HI[0], sizeof(mmPEER2_FB_OFFSET_HI)/sizeof(mmPEER2_FB_OFFSET_HI[0]), 0, 0 },
	{ "mmPEER1_FB_OFFSET_LO", REG_MMIO, 0x14f0, &mmPEER1_FB_OFFSET_LO[0], sizeof(mmPEER1_FB_OFFSET_LO)/sizeof(mmPEER1_FB_OFFSET_LO[0]), 0, 0 },
	{ "mmPEER1_FB_OFFSET_HI", REG_MMIO, 0x14f1, &mmPEER1_FB_OFFSET_HI[0], sizeof(mmPEER1_FB_OFFSET_HI)/sizeof(mmPEER1_FB_OFFSET_HI[0]), 0, 0 },
	{ "mmPEER0_FB_OFFSET_LO", REG_MMIO, 0x14f2, &mmPEER0_FB_OFFSET_LO[0], sizeof(mmPEER0_FB_OFFSET_LO)/sizeof(mmPEER0_FB_OFFSET_LO[0]), 0, 0 },
	{ "mmPEER0_FB_OFFSET_HI", REG_MMIO, 0x14f3, &mmPEER0_FB_OFFSET_HI[0], sizeof(mmPEER0_FB_OFFSET_HI)/sizeof(mmPEER0_FB_OFFSET_HI[0]), 0, 0 },
	{ "mmIMPCTL_RESET", REG_MMIO, 0x14f5, &mmIMPCTL_RESET[0], sizeof(mmIMPCTL_RESET)/sizeof(mmIMPCTL_RESET[0]), 0, 0 },
	{ "mmSMU_BIF_VDDGFX_PWR_STATUS", REG_MMIO, 0x14f8, &mmSMU_BIF_VDDGFX_PWR_STATUS[0], sizeof(mmSMU_BIF_VDDGFX_PWR_STATUS)/sizeof(mmSMU_BIF_VDDGFX_PWR_STATUS[0]), 0, 0 },
	{ "mmBIF_DOORBELL_GBLAPER1_LOWER", REG_MMIO, 0x14fc, &mmBIF_DOORBELL_GBLAPER1_LOWER[0], sizeof(mmBIF_DOORBELL_GBLAPER1_LOWER)/sizeof(mmBIF_DOORBELL_GBLAPER1_LOWER[0]), 0, 0 },
	{ "mmBIF_DOORBELL_GBLAPER1_UPPER", REG_MMIO, 0x14fd, &mmBIF_DOORBELL_GBLAPER1_UPPER[0], sizeof(mmBIF_DOORBELL_GBLAPER1_UPPER)/sizeof(mmBIF_DOORBELL_GBLAPER1_UPPER[0]), 0, 0 },
	{ "mmBIF_DOORBELL_GBLAPER2_LOWER", REG_MMIO, 0x14fe, &mmBIF_DOORBELL_GBLAPER2_LOWER[0], sizeof(mmBIF_DOORBELL_GBLAPER2_LOWER)/sizeof(mmBIF_DOORBELL_GBLAPER2_LOWER[0]), 0, 0 },
	{ "mmBIF_DOORBELL_GBLAPER2_UPPER", REG_MMIO, 0x14ff, &mmBIF_DOORBELL_GBLAPER2_UPPER[0], sizeof(mmBIF_DOORBELL_GBLAPER2_UPPER)/sizeof(mmBIF_DOORBELL_GBLAPER2_UPPER[0]), 0, 0 },
	{ "mmPMI_STATUS_CNTL", REG_MMIO, 0x15, &mmPMI_STATUS_CNTL[0], sizeof(mmPMI_STATUS_CNTL)/sizeof(mmPMI_STATUS_CNTL[0]), 0, 0 },
	{ "mmBIF_MM_INDACCESS_CNTL", REG_MMIO, 0x1500, &mmBIF_MM_INDACCESS_CNTL[0], sizeof(mmBIF_MM_INDACCESS_CNTL)/sizeof(mmBIF_MM_INDACCESS_CNTL[0]), 0, 0 },
	{ "ixPCIE_HOLD_TRAINING_A", REG_SMC, 0x1500820, &ixPCIE_HOLD_TRAINING_A[0], sizeof(ixPCIE_HOLD_TRAINING_A)/sizeof(ixPCIE_HOLD_TRAINING_A[0]), 0, 0 },
	{ "mmBIF_DOORBELL_APER_EN", REG_MMIO, 0x1501, &mmBIF_DOORBELL_APER_EN[0], sizeof(mmBIF_DOORBELL_APER_EN)/sizeof(mmBIF_DOORBELL_APER_EN[0]), 0, 0 },
	{ "mmCONFIG_RESERVED", REG_MMIO, 0x1502, &mmCONFIG_RESERVED[0], sizeof(mmCONFIG_RESERVED)/sizeof(mmCONFIG_RESERVED[0]), 0, 0 },
	{ "mmBIF_IOV_FUNC_IDENTIFIER", REG_MMIO, 0x1503, &mmBIF_IOV_FUNC_IDENTIFIER[0], sizeof(mmBIF_IOV_FUNC_IDENTIFIER)/sizeof(mmBIF_IOV_FUNC_IDENTIFIER[0]), 0, 0 },
	{ "mmBUS_CNTL", REG_MMIO, 0x1508, &mmBUS_CNTL[0], sizeof(mmBUS_CNTL)/sizeof(mmBUS_CNTL[0]), 0, 0 },
	{ "ixLNCNT_CONTROL", REG_SMC, 0x1508030, &ixLNCNT_CONTROL[0], sizeof(ixLNCNT_CONTROL)/sizeof(ixLNCNT_CONTROL[0]), 0, 0 },
	{ "ixCFG_LNC_WINDOW", REG_SMC, 0x1508031, &ixCFG_LNC_WINDOW[0], sizeof(ixCFG_LNC_WINDOW)/sizeof(ixCFG_LNC_WINDOW[0]), 0, 0 },
	{ "ixLNCNT_QUAN_THRD", REG_SMC, 0x1508032, &ixLNCNT_QUAN_THRD[0], sizeof(ixLNCNT_QUAN_THRD)/sizeof(ixLNCNT_QUAN_THRD[0]), 0, 0 },
	{ "ixLNCNT_WEIGHT", REG_SMC, 0x1508033, &ixLNCNT_WEIGHT[0], sizeof(ixLNCNT_WEIGHT)/sizeof(ixLNCNT_WEIGHT[0]), 0, 0 },
	{ "ixLNC_TOTAL_WACC", REG_SMC, 0x1508034, &ixLNC_TOTAL_WACC[0], sizeof(ixLNC_TOTAL_WACC)/sizeof(ixLNC_TOTAL_WACC[0]), 0, 0 },
	{ "ixLNC_BW_WACC", REG_SMC, 0x1508035, &ixLNC_BW_WACC[0], sizeof(ixLNC_BW_WACC)/sizeof(ixLNC_BW_WACC[0]), 0, 0 },
	{ "ixLNC_CMN_WACC", REG_SMC, 0x1508036, &ixLNC_CMN_WACC[0], sizeof(ixLNC_CMN_WACC)/sizeof(ixLNC_CMN_WACC[0]), 0, 0 },
	{ "mmCONFIG_CNTL", REG_MMIO, 0x1509, &mmCONFIG_CNTL[0], sizeof(mmCONFIG_CNTL)/sizeof(mmCONFIG_CNTL[0]), 0, 0 },
	{ "mmCONFIG_MEMSIZE", REG_MMIO, 0x150a, &mmCONFIG_MEMSIZE[0], sizeof(mmCONFIG_MEMSIZE)/sizeof(mmCONFIG_MEMSIZE[0]), 0, 0 },
	{ "mmCONFIG_F0_BASE", REG_MMIO, 0x150b, &mmCONFIG_F0_BASE[0], sizeof(mmCONFIG_F0_BASE)/sizeof(mmCONFIG_F0_BASE[0]), 0, 0 },
	{ "mmCONFIG_APER_SIZE", REG_MMIO, 0x150c, &mmCONFIG_APER_SIZE[0], sizeof(mmCONFIG_APER_SIZE)/sizeof(mmCONFIG_APER_SIZE[0]), 0, 0 },
	{ "mmCONFIG_REG_APER_SIZE", REG_MMIO, 0x150d, &mmCONFIG_REG_APER_SIZE[0], sizeof(mmCONFIG_REG_APER_SIZE)/sizeof(mmCONFIG_REG_APER_SIZE[0]), 0, 0 },
	{ "mmBIF_SCRATCH0", REG_MMIO, 0x150e, &mmBIF_SCRATCH0[0], sizeof(mmBIF_SCRATCH0)/sizeof(mmBIF_SCRATCH0[0]), 0, 0 },
	{ "mmBIF_SCRATCH1", REG_MMIO, 0x150f, &mmBIF_SCRATCH1[0], sizeof(mmBIF_SCRATCH1)/sizeof(mmBIF_SCRATCH1[0]), 0, 0 },
	{ "mmBIF_RLC_INTR_CNTL", REG_MMIO, 0x1510, &mmBIF_RLC_INTR_CNTL[0], sizeof(mmBIF_RLC_INTR_CNTL)/sizeof(mmBIF_RLC_INTR_CNTL[0]), 0, 0 },
	{ "mmBIF_BME_STATUS", REG_MMIO, 0x1511, &mmBIF_BME_STATUS[0], sizeof(mmBIF_BME_STATUS)/sizeof(mmBIF_BME_STATUS[0]), 0, 0 },
	{ "mmBIF_ATOMIC_ERR_LOG", REG_MMIO, 0x1512, &mmBIF_ATOMIC_ERR_LOG[0], sizeof(mmBIF_ATOMIC_ERR_LOG)/sizeof(mmBIF_ATOMIC_ERR_LOG[0]), 0, 0 },
	{ "mmMM_CFGREGS_CNTL", REG_MMIO, 0x1513, &mmMM_CFGREGS_CNTL[0], sizeof(mmMM_CFGREGS_CNTL)/sizeof(mmMM_CFGREGS_CNTL[0]), 0, 0 },
	{ "mmBX_RESET_EN", REG_MMIO, 0x1514, &mmBX_RESET_EN[0], sizeof(mmBX_RESET_EN)/sizeof(mmBX_RESET_EN[0]), 0, 0 },
	{ "mmHW_DEBUG", REG_MMIO, 0x1515, &mmHW_DEBUG[0], sizeof(mmHW_DEBUG)/sizeof(mmHW_DEBUG[0]), 0, 0 },
	{ "mmMASTER_CREDIT_CNTL", REG_MMIO, 0x1516, &mmMASTER_CREDIT_CNTL[0], sizeof(mmMASTER_CREDIT_CNTL)/sizeof(mmMASTER_CREDIT_CNTL[0]), 0, 0 },
	{ "mmSLAVE_REQ_CREDIT_CNTL", REG_MMIO, 0x1517, &mmSLAVE_REQ_CREDIT_CNTL[0], sizeof(mmSLAVE_REQ_CREDIT_CNTL)/sizeof(mmSLAVE_REQ_CREDIT_CNTL[0]), 0, 0 },
	{ "mmBX_RESET_CNTL", REG_MMIO, 0x1518, &mmBX_RESET_CNTL[0], sizeof(mmBX_RESET_CNTL)/sizeof(mmBX_RESET_CNTL[0]), 0, 0 },
	{ "mmINTERRUPT_CNTL", REG_MMIO, 0x151a, &mmINTERRUPT_CNTL[0], sizeof(mmINTERRUPT_CNTL)/sizeof(mmINTERRUPT_CNTL[0]), 0, 0 },
	{ "mmINTERRUPT_CNTL2", REG_MMIO, 0x151b, &mmINTERRUPT_CNTL2[0], sizeof(mmINTERRUPT_CNTL2)/sizeof(mmINTERRUPT_CNTL2[0]), 0, 0 },
	{ "mmBIF_DEBUG_CNTL", REG_MMIO, 0x151c, &mmBIF_DEBUG_CNTL[0], sizeof(mmBIF_DEBUG_CNTL)/sizeof(mmBIF_DEBUG_CNTL[0]), 0, 0 },
	{ "mmBIF_DEBUG_MUX", REG_MMIO, 0x151d, &mmBIF_DEBUG_MUX[0], sizeof(mmBIF_DEBUG_MUX)/sizeof(mmBIF_DEBUG_MUX[0]), 0, 0 },
	{ "mmBIF_DEBUG_OUT", REG_MMIO, 0x151e, &mmBIF_DEBUG_OUT[0], sizeof(mmBIF_DEBUG_OUT)/sizeof(mmBIF_DEBUG_OUT[0]), 0, 0 },
	{ "mmHDP_MEM_COHERENCY_FLUSH_CNTL", REG_MMIO, 0x1520, &mmHDP_MEM_COHERENCY_FLUSH_CNTL[0], sizeof(mmHDP_MEM_COHERENCY_FLUSH_CNTL)/sizeof(mmHDP_MEM_COHERENCY_FLUSH_CNTL[0]), 0, 0 },
	{ "mmCLKREQB_PAD_CNTL", REG_MMIO, 0x1521, &mmCLKREQB_PAD_CNTL[0], sizeof(mmCLKREQB_PAD_CNTL)/sizeof(mmCLKREQB_PAD_CNTL[0]), 0, 0 },
	{ "mmCLKREQB_PERF_COUNTER", REG_MMIO, 0x1522, &mmCLKREQB_PERF_COUNTER[0], sizeof(mmCLKREQB_PERF_COUNTER)/sizeof(mmCLKREQB_PERF_COUNTER[0]), 0, 0 },
	{ "mmBIF_FB_EN", REG_MMIO, 0x1524, &mmBIF_FB_EN[0], sizeof(mmBIF_FB_EN)/sizeof(mmBIF_FB_EN[0]), 0, 0 },
	{ "mmBIF_BUSNUM_CNTL1", REG_MMIO, 0x1525, &mmBIF_BUSNUM_CNTL1[0], sizeof(mmBIF_BUSNUM_CNTL1)/sizeof(mmBIF_BUSNUM_CNTL1[0]), 0, 0 },
	{ "mmBIF_BUSNUM_LIST0", REG_MMIO, 0x1526, &mmBIF_BUSNUM_LIST0[0], sizeof(mmBIF_BUSNUM_LIST0)/sizeof(mmBIF_BUSNUM_LIST0[0]), 0, 0 },
	{ "mmBIF_BUSNUM_LIST1", REG_MMIO, 0x1527, &mmBIF_BUSNUM_LIST1[0], sizeof(mmBIF_BUSNUM_LIST1)/sizeof(mmBIF_BUSNUM_LIST1[0]), 0, 0 },
	{ "mmHDP_REG_COHERENCY_FLUSH_CNTL", REG_MMIO, 0x1528, &mmHDP_REG_COHERENCY_FLUSH_CNTL[0], sizeof(mmHDP_REG_COHERENCY_FLUSH_CNTL)/sizeof(mmHDP_REG_COHERENCY_FLUSH_CNTL[0]), 0, 0 },
	{ "mmBIF_BUSY_DELAY_CNTR", REG_MMIO, 0x1529, &mmBIF_BUSY_DELAY_CNTR[0], sizeof(mmBIF_BUSY_DELAY_CNTR)/sizeof(mmBIF_BUSY_DELAY_CNTR[0]), 0, 0 },
	{ "mmCC_BIF_BX_STRAP2", REG_MMIO, 0x152A, NULL, 0, 0, 0 },
	{ "mmBIF_BUSNUM_CNTL2", REG_MMIO, 0x152b, &mmBIF_BUSNUM_CNTL2[0], sizeof(mmBIF_BUSNUM_CNTL2)/sizeof(mmBIF_BUSNUM_CNTL2[0]), 0, 0 },
	{ "mmBIF_PERFMON_CNTL", REG_MMIO, 0x152c, &mmBIF_PERFMON_CNTL[0], sizeof(mmBIF_PERFMON_CNTL)/sizeof(mmBIF_PERFMON_CNTL[0]), 0, 0 },
	{ "mmBIF_PERFCOUNTER0_RESULT", REG_MMIO, 0x152d, &mmBIF_PERFCOUNTER0_RESULT[0], sizeof(mmBIF_PERFCOUNTER0_RESULT)/sizeof(mmBIF_PERFCOUNTER0_RESULT[0]), 0, 0 },
	{ "mmBIF_PERFCOUNTER1_RESULT", REG_MMIO, 0x152e, &mmBIF_PERFCOUNTER1_RESULT[0], sizeof(mmBIF_PERFCOUNTER1_RESULT)/sizeof(mmBIF_PERFCOUNTER1_RESULT[0]), 0, 0 },
	{ "mmBIF_RB_CNTL", REG_MMIO, 0x1530, &mmBIF_RB_CNTL[0], sizeof(mmBIF_RB_CNTL)/sizeof(mmBIF_RB_CNTL[0]), 0, 0 },
	{ "mmBIF_RB_BASE", REG_MMIO, 0x1531, &mmBIF_RB_BASE[0], sizeof(mmBIF_RB_BASE)/sizeof(mmBIF_RB_BASE[0]), 0, 0 },
	{ "mmBIF_RB_RPTR", REG_MMIO, 0x1532, &mmBIF_RB_RPTR[0], sizeof(mmBIF_RB_RPTR)/sizeof(mmBIF_RB_RPTR[0]), 0, 0 },
	{ "mmBIF_RB_WPTR", REG_MMIO, 0x1533, &mmBIF_RB_WPTR[0], sizeof(mmBIF_RB_WPTR)/sizeof(mmBIF_RB_WPTR[0]), 0, 0 },
	{ "mmBIF_RB_WPTR_ADDR_HI", REG_MMIO, 0x1534, &mmBIF_RB_WPTR_ADDR_HI[0], sizeof(mmBIF_RB_WPTR_ADDR_HI)/sizeof(mmBIF_RB_WPTR_ADDR_HI[0]), 0, 0 },
	{ "mmBIF_RB_WPTR_ADDR_LO", REG_MMIO, 0x1535, &mmBIF_RB_WPTR_ADDR_LO[0], sizeof(mmBIF_RB_WPTR_ADDR_LO)/sizeof(mmBIF_RB_WPTR_ADDR_LO[0]), 0, 0 },
	{ "mmSLAVE_HANG_PROTECTION_CNTL", REG_MMIO, 0x1536, &mmSLAVE_HANG_PROTECTION_CNTL[0], sizeof(mmSLAVE_HANG_PROTECTION_CNTL)/sizeof(mmSLAVE_HANG_PROTECTION_CNTL[0]), 0, 0 },
	{ "mmGPU_HDP_FLUSH_REQ", REG_MMIO, 0x1537, &mmGPU_HDP_FLUSH_REQ[0], sizeof(mmGPU_HDP_FLUSH_REQ)/sizeof(mmGPU_HDP_FLUSH_REQ[0]), 0, 0 },
	{ "mmGPU_HDP_FLUSH_DONE", REG_MMIO, 0x1538, &mmGPU_HDP_FLUSH_DONE[0], sizeof(mmGPU_HDP_FLUSH_DONE)/sizeof(mmGPU_HDP_FLUSH_DONE[0]), 0, 0 },
	{ "mmSLAVE_HANG_ERROR", REG_MMIO, 0x153b, &mmSLAVE_HANG_ERROR[0], sizeof(mmSLAVE_HANG_ERROR)/sizeof(mmSLAVE_HANG_ERROR[0]), 0, 0 },
	{ "mmCAPTURE_HOST_BUSNUM", REG_MMIO, 0x153c, &mmCAPTURE_HOST_BUSNUM[0], sizeof(mmCAPTURE_HOST_BUSNUM)/sizeof(mmCAPTURE_HOST_BUSNUM[0]), 0, 0 },
	{ "mmHOST_BUSNUM", REG_MMIO, 0x153d, &mmHOST_BUSNUM[0], sizeof(mmHOST_BUSNUM)/sizeof(mmHOST_BUSNUM[0]), 0, 0 },
	{ "mmPEER_REG_RANGE0", REG_MMIO, 0x153e, &mmPEER_REG_RANGE0[0], sizeof(mmPEER_REG_RANGE0)/sizeof(mmPEER_REG_RANGE0[0]), 0, 0 },
	{ "mmPEER_REG_RANGE1", REG_MMIO, 0x153f, &mmPEER_REG_RANGE1[0], sizeof(mmPEER_REG_RANGE1)/sizeof(mmPEER_REG_RANGE1[0]), 0, 0 },
	{ "mmPCIE_CAP_LIST", REG_MMIO, 0x16, &mmPCIE_CAP_LIST[0], sizeof(mmPCIE_CAP_LIST)/sizeof(mmPCIE_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_CAP", REG_MMIO, 0x16, &mmPCIE_CAP[0], sizeof(mmPCIE_CAP)/sizeof(mmPCIE_CAP[0]), 0, 0 },
	{ "mmDEVICE_CAP", REG_MMIO, 0x17, &mmDEVICE_CAP[0], sizeof(mmDEVICE_CAP)/sizeof(mmDEVICE_CAP[0]), 0, 0 },
	{ "mmDEVICE_STATUS", REG_MMIO, 0x18, &mmDEVICE_STATUS[0], sizeof(mmDEVICE_STATUS)/sizeof(mmDEVICE_STATUS[0]), 0, 0 },
	{ "mmDEVICE_CNTL", REG_MMIO, 0x18, &mmDEVICE_CNTL[0], sizeof(mmDEVICE_CNTL)/sizeof(mmDEVICE_CNTL[0]), 0, 0 },
	{ "mmLINK_CAP", REG_MMIO, 0x19, &mmLINK_CAP[0], sizeof(mmLINK_CAP)/sizeof(mmLINK_CAP[0]), 0, 0 },
	{ "mmLINK_STATUS", REG_MMIO, 0x1a, &mmLINK_STATUS[0], sizeof(mmLINK_STATUS)/sizeof(mmLINK_STATUS[0]), 0, 0 },
	{ "mmLINK_CNTL", REG_MMIO, 0x1a, &mmLINK_CNTL[0], sizeof(mmLINK_CNTL)/sizeof(mmLINK_CNTL[0]), 0, 0 },
	{ "mmDEVICE_CAP2", REG_MMIO, 0x1f, &mmDEVICE_CAP2[0], sizeof(mmDEVICE_CAP2)/sizeof(mmDEVICE_CAP2[0]), 0, 0 },
	{ "mmPROG_INTERFACE", REG_MMIO, 0x2, &mmPROG_INTERFACE[0], sizeof(mmPROG_INTERFACE)/sizeof(mmPROG_INTERFACE[0]), 0, 0 },
	{ "mmREVISION_ID", REG_MMIO, 0x2, &mmREVISION_ID[0], sizeof(mmREVISION_ID)/sizeof(mmREVISION_ID[0]), 0, 0 },
	{ "mmBASE_CLASS", REG_MMIO, 0x2, &mmBASE_CLASS[0], sizeof(mmBASE_CLASS)/sizeof(mmBASE_CLASS[0]), 0, 0 },
	{ "mmSUB_CLASS", REG_MMIO, 0x2, &mmSUB_CLASS[0], sizeof(mmSUB_CLASS)/sizeof(mmSUB_CLASS[0]), 0, 0 },
	{ "mmDEVICE_STATUS2", REG_MMIO, 0x20, &mmDEVICE_STATUS2[0], sizeof(mmDEVICE_STATUS2)/sizeof(mmDEVICE_STATUS2[0]), 0, 0 },
	{ "mmDEVICE_CNTL2", REG_MMIO, 0x20, &mmDEVICE_CNTL2[0], sizeof(mmDEVICE_CNTL2)/sizeof(mmDEVICE_CNTL2[0]), 0, 0 },
	{ "mmLINK_CAP2", REG_MMIO, 0x21, &mmLINK_CAP2[0], sizeof(mmLINK_CAP2)/sizeof(mmLINK_CAP2[0]), 0, 0 },
	{ "ixPB1_PIF_SCRATCH", REG_SMC, 0x2100001, &ixPB1_PIF_SCRATCH[0], sizeof(ixPB1_PIF_SCRATCH)/sizeof(ixPB1_PIF_SCRATCH[0]), 0, 0 },
	{ "ixPB1_PIF_HW_DEBUG", REG_SMC, 0x2100002, &ixPB1_PIF_HW_DEBUG[0], sizeof(ixPB1_PIF_HW_DEBUG)/sizeof(ixPB1_PIF_HW_DEBUG[0]), 0, 0 },
	{ "ixPB1_PIF_STRAP_0", REG_SMC, 0x2100003, &ixPB1_PIF_STRAP_0[0], sizeof(ixPB1_PIF_STRAP_0)/sizeof(ixPB1_PIF_STRAP_0[0]), 0, 0 },
	{ "ixPB1_PIF_CTRL", REG_SMC, 0x2100004, &ixPB1_PIF_CTRL[0], sizeof(ixPB1_PIF_CTRL)/sizeof(ixPB1_PIF_CTRL[0]), 0, 0 },
	{ "ixPB1_PIF_TX_CTRL", REG_SMC, 0x2100008, &ixPB1_PIF_TX_CTRL[0], sizeof(ixPB1_PIF_TX_CTRL)/sizeof(ixPB1_PIF_TX_CTRL[0]), 0, 0 },
	{ "ixPB1_PIF_TX_CTRL2", REG_SMC, 0x2100009, &ixPB1_PIF_TX_CTRL2[0], sizeof(ixPB1_PIF_TX_CTRL2)/sizeof(ixPB1_PIF_TX_CTRL2[0]), 0, 0 },
	{ "ixPB1_PIF_RX_CTRL", REG_SMC, 0x210000a, &ixPB1_PIF_RX_CTRL[0], sizeof(ixPB1_PIF_RX_CTRL)/sizeof(ixPB1_PIF_RX_CTRL[0]), 0, 0 },
	{ "ixPB1_PIF_RX_CTRL2", REG_SMC, 0x210000b, &ixPB1_PIF_RX_CTRL2[0], sizeof(ixPB1_PIF_RX_CTRL2)/sizeof(ixPB1_PIF_RX_CTRL2[0]), 0, 0 },
	{ "ixPB1_PIF_GLB_OVRD", REG_SMC, 0x210000c, &ixPB1_PIF_GLB_OVRD[0], sizeof(ixPB1_PIF_GLB_OVRD)/sizeof(ixPB1_PIF_GLB_OVRD[0]), 0, 0 },
	{ "ixPB1_PIF_GLB_OVRD2", REG_SMC, 0x210000d, &ixPB1_PIF_GLB_OVRD2[0], sizeof(ixPB1_PIF_GLB_OVRD2)/sizeof(ixPB1_PIF_GLB_OVRD2[0]), 0, 0 },
	{ "ixPB1_PIF_BIF_CMD_STATUS", REG_SMC, 0x2100010, &ixPB1_PIF_BIF_CMD_STATUS[0], sizeof(ixPB1_PIF_BIF_CMD_STATUS)/sizeof(ixPB1_PIF_BIF_CMD_STATUS[0]), 0, 0 },
	{ "ixPB1_PIF_CMD_BUS_CTRL", REG_SMC, 0x2100011, &ixPB1_PIF_CMD_BUS_CTRL[0], sizeof(ixPB1_PIF_CMD_BUS_CTRL)/sizeof(ixPB1_PIF_CMD_BUS_CTRL[0]), 0, 0 },
	{ "ixPB1_PIF_CMD_BUS_GLB_OVRD", REG_SMC, 0x2100013, &ixPB1_PIF_CMD_BUS_GLB_OVRD[0], sizeof(ixPB1_PIF_CMD_BUS_GLB_OVRD)/sizeof(ixPB1_PIF_CMD_BUS_GLB_OVRD[0]), 0, 0 },
	{ "ixPB1_PIF_LANE0_OVRD", REG_SMC, 0x2100014, &ixPB1_PIF_LANE0_OVRD[0], sizeof(ixPB1_PIF_LANE0_OVRD)/sizeof(ixPB1_PIF_LANE0_OVRD[0]), 0, 0 },
	{ "ixPB1_PIF_LANE0_OVRD2", REG_SMC, 0x2100015, &ixPB1_PIF_LANE0_OVRD2[0], sizeof(ixPB1_PIF_LANE0_OVRD2)/sizeof(ixPB1_PIF_LANE0_OVRD2[0]), 0, 0 },
	{ "ixPB1_PIF_LANE1_OVRD", REG_SMC, 0x2100016, &ixPB1_PIF_LANE1_OVRD[0], sizeof(ixPB1_PIF_LANE1_OVRD)/sizeof(ixPB1_PIF_LANE1_OVRD[0]), 0, 0 },
	{ "ixPB1_PIF_LANE1_OVRD2", REG_SMC, 0x2100017, &ixPB1_PIF_LANE1_OVRD2[0], sizeof(ixPB1_PIF_LANE1_OVRD2)/sizeof(ixPB1_PIF_LANE1_OVRD2[0]), 0, 0 },
	{ "ixPB1_PIF_LANE2_OVRD", REG_SMC, 0x2100018, &ixPB1_PIF_LANE2_OVRD[0], sizeof(ixPB1_PIF_LANE2_OVRD)/sizeof(ixPB1_PIF_LANE2_OVRD[0]), 0, 0 },
	{ "ixPB1_PIF_LANE2_OVRD2", REG_SMC, 0x2100019, &ixPB1_PIF_LANE2_OVRD2[0], sizeof(ixPB1_PIF_LANE2_OVRD2)/sizeof(ixPB1_PIF_LANE2_OVRD2[0]), 0, 0 },
	{ "ixPB1_PIF_LANE3_OVRD", REG_SMC, 0x210001a, &ixPB1_PIF_LANE3_OVRD[0], sizeof(ixPB1_PIF_LANE3_OVRD)/sizeof(ixPB1_PIF_LANE3_OVRD[0]), 0, 0 },
	{ "ixPB1_PIF_LANE3_OVRD2", REG_SMC, 0x210001b, &ixPB1_PIF_LANE3_OVRD2[0], sizeof(ixPB1_PIF_LANE3_OVRD2)/sizeof(ixPB1_PIF_LANE3_OVRD2[0]), 0, 0 },
	{ "ixPB1_PIF_LANE4_OVRD", REG_SMC, 0x210001c, &ixPB1_PIF_LANE4_OVRD[0], sizeof(ixPB1_PIF_LANE4_OVRD)/sizeof(ixPB1_PIF_LANE4_OVRD[0]), 0, 0 },
	{ "ixPB1_PIF_LANE4_OVRD2", REG_SMC, 0x210001d, &ixPB1_PIF_LANE4_OVRD2[0], sizeof(ixPB1_PIF_LANE4_OVRD2)/sizeof(ixPB1_PIF_LANE4_OVRD2[0]), 0, 0 },
	{ "ixPB1_PIF_LANE5_OVRD", REG_SMC, 0x210001e, &ixPB1_PIF_LANE5_OVRD[0], sizeof(ixPB1_PIF_LANE5_OVRD)/sizeof(ixPB1_PIF_LANE5_OVRD[0]), 0, 0 },
	{ "ixPB1_PIF_LANE5_OVRD2", REG_SMC, 0x210001f, &ixPB1_PIF_LANE5_OVRD2[0], sizeof(ixPB1_PIF_LANE5_OVRD2)/sizeof(ixPB1_PIF_LANE5_OVRD2[0]), 0, 0 },
	{ "ixPB1_PIF_LANE6_OVRD", REG_SMC, 0x2100020, &ixPB1_PIF_LANE6_OVRD[0], sizeof(ixPB1_PIF_LANE6_OVRD)/sizeof(ixPB1_PIF_LANE6_OVRD[0]), 0, 0 },
	{ "ixPB1_PIF_LANE6_OVRD2", REG_SMC, 0x2100021, &ixPB1_PIF_LANE6_OVRD2[0], sizeof(ixPB1_PIF_LANE6_OVRD2)/sizeof(ixPB1_PIF_LANE6_OVRD2[0]), 0, 0 },
	{ "ixPB1_PIF_LANE7_OVRD", REG_SMC, 0x2100022, &ixPB1_PIF_LANE7_OVRD[0], sizeof(ixPB1_PIF_LANE7_OVRD)/sizeof(ixPB1_PIF_LANE7_OVRD[0]), 0, 0 },
	{ "ixPB1_PIF_LANE7_OVRD2", REG_SMC, 0x2100023, &ixPB1_PIF_LANE7_OVRD2[0], sizeof(ixPB1_PIF_LANE7_OVRD2)/sizeof(ixPB1_PIF_LANE7_OVRD2[0]), 0, 0 },
	{ "mmLINK_STATUS2", REG_MMIO, 0x22, &mmLINK_STATUS2[0], sizeof(mmLINK_STATUS2)/sizeof(mmLINK_STATUS2[0]), 0, 0 },
	{ "mmLINK_CNTL2", REG_MMIO, 0x22, &mmLINK_CNTL2[0], sizeof(mmLINK_CNTL2)/sizeof(mmLINK_CNTL2[0]), 0, 0 },
	{ "ixPB1_GLB_CTRL_REG0", REG_SMC, 0x2200004, &ixPB1_GLB_CTRL_REG0[0], sizeof(ixPB1_GLB_CTRL_REG0)/sizeof(ixPB1_GLB_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_GLB_CTRL_REG1", REG_SMC, 0x2200008, &ixPB1_GLB_CTRL_REG1[0], sizeof(ixPB1_GLB_CTRL_REG1)/sizeof(ixPB1_GLB_CTRL_REG1[0]), 0, 0 },
	{ "ixPB1_GLB_CTRL_REG2", REG_SMC, 0x220000c, &ixPB1_GLB_CTRL_REG2[0], sizeof(ixPB1_GLB_CTRL_REG2)/sizeof(ixPB1_GLB_CTRL_REG2[0]), 0, 0 },
	{ "ixPB1_GLB_CTRL_REG3", REG_SMC, 0x2200010, &ixPB1_GLB_CTRL_REG3[0], sizeof(ixPB1_GLB_CTRL_REG3)/sizeof(ixPB1_GLB_CTRL_REG3[0]), 0, 0 },
	{ "ixPB1_GLB_CTRL_REG4", REG_SMC, 0x2200014, &ixPB1_GLB_CTRL_REG4[0], sizeof(ixPB1_GLB_CTRL_REG4)/sizeof(ixPB1_GLB_CTRL_REG4[0]), 0, 0 },
	{ "ixPB1_GLB_CTRL_REG5", REG_SMC, 0x2200018, &ixPB1_GLB_CTRL_REG5[0], sizeof(ixPB1_GLB_CTRL_REG5)/sizeof(ixPB1_GLB_CTRL_REG5[0]), 0, 0 },
	{ "ixPB1_GLB_SCI_STAT_OVRD_REG0", REG_SMC, 0x220001c, &ixPB1_GLB_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_GLB_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_GLB_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_GLB_SCI_STAT_OVRD_REG1", REG_SMC, 0x2200020, &ixPB1_GLB_SCI_STAT_OVRD_REG1[0], sizeof(ixPB1_GLB_SCI_STAT_OVRD_REG1)/sizeof(ixPB1_GLB_SCI_STAT_OVRD_REG1[0]), 0, 0 },
	{ "ixPB1_GLB_SCI_STAT_OVRD_REG2", REG_SMC, 0x2200024, &ixPB1_GLB_SCI_STAT_OVRD_REG2[0], sizeof(ixPB1_GLB_SCI_STAT_OVRD_REG2)/sizeof(ixPB1_GLB_SCI_STAT_OVRD_REG2[0]), 0, 0 },
	{ "ixPB1_GLB_SCI_STAT_OVRD_REG3", REG_SMC, 0x2200028, &ixPB1_GLB_SCI_STAT_OVRD_REG3[0], sizeof(ixPB1_GLB_SCI_STAT_OVRD_REG3)/sizeof(ixPB1_GLB_SCI_STAT_OVRD_REG3[0]), 0, 0 },
	{ "ixPB1_GLB_SCI_STAT_OVRD_REG4", REG_SMC, 0x220002c, &ixPB1_GLB_SCI_STAT_OVRD_REG4[0], sizeof(ixPB1_GLB_SCI_STAT_OVRD_REG4)/sizeof(ixPB1_GLB_SCI_STAT_OVRD_REG4[0]), 0, 0 },
	{ "ixPB1_GLB_OVRD_REG0", REG_SMC, 0x2200030, &ixPB1_GLB_OVRD_REG0[0], sizeof(ixPB1_GLB_OVRD_REG0)/sizeof(ixPB1_GLB_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_GLB_OVRD_REG1", REG_SMC, 0x2200034, &ixPB1_GLB_OVRD_REG1[0], sizeof(ixPB1_GLB_OVRD_REG1)/sizeof(ixPB1_GLB_OVRD_REG1[0]), 0, 0 },
	{ "ixPB1_GLB_OVRD_REG2", REG_SMC, 0x2200038, &ixPB1_GLB_OVRD_REG2[0], sizeof(ixPB1_GLB_OVRD_REG2)/sizeof(ixPB1_GLB_OVRD_REG2[0]), 0, 0 },
	{ "ixPB1_HW_DEBUG", REG_SMC, 0x2202004, &ixPB1_HW_DEBUG[0], sizeof(ixPB1_HW_DEBUG)/sizeof(ixPB1_HW_DEBUG[0]), 0, 0 },
	{ "ixPB1_STRAP_GLB_REG0", REG_SMC, 0x2202020, &ixPB1_STRAP_GLB_REG0[0], sizeof(ixPB1_STRAP_GLB_REG0)/sizeof(ixPB1_STRAP_GLB_REG0[0]), 0, 0 },
	{ "ixPB1_STRAP_TX_REG0", REG_SMC, 0x2202024, &ixPB1_STRAP_TX_REG0[0], sizeof(ixPB1_STRAP_TX_REG0)/sizeof(ixPB1_STRAP_TX_REG0[0]), 0, 0 },
	{ "ixPB1_STRAP_RX_REG0", REG_SMC, 0x2202028, &ixPB1_STRAP_RX_REG0[0], sizeof(ixPB1_STRAP_RX_REG0)/sizeof(ixPB1_STRAP_RX_REG0[0]), 0, 0 },
	{ "ixPB1_STRAP_RX_REG1", REG_SMC, 0x220202c, &ixPB1_STRAP_RX_REG1[0], sizeof(ixPB1_STRAP_RX_REG1)/sizeof(ixPB1_STRAP_RX_REG1[0]), 0, 0 },
	{ "ixPB1_STRAP_PLL_REG0", REG_SMC, 0x2202030, &ixPB1_STRAP_PLL_REG0[0], sizeof(ixPB1_STRAP_PLL_REG0)/sizeof(ixPB1_STRAP_PLL_REG0[0]), 0, 0 },
	{ "ixPB1_STRAP_PIN_REG0", REG_SMC, 0x2202034, &ixPB1_STRAP_PIN_REG0[0], sizeof(ixPB1_STRAP_PIN_REG0)/sizeof(ixPB1_STRAP_PIN_REG0[0]), 0, 0 },
	{ "ixPB1_STRAP_GLB_REG1", REG_SMC, 0x2202038, &ixPB1_STRAP_GLB_REG1[0], sizeof(ixPB1_STRAP_GLB_REG1)/sizeof(ixPB1_STRAP_GLB_REG1[0]), 0, 0 },
	{ "ixPB1_STRAP_GLB_REG2", REG_SMC, 0x220203c, &ixPB1_STRAP_GLB_REG2[0], sizeof(ixPB1_STRAP_GLB_REG2)/sizeof(ixPB1_STRAP_GLB_REG2[0]), 0, 0 },
	{ "ixPB1_DFT_JIT_INJ_REG0", REG_SMC, 0x2203000, &ixPB1_DFT_JIT_INJ_REG0[0], sizeof(ixPB1_DFT_JIT_INJ_REG0)/sizeof(ixPB1_DFT_JIT_INJ_REG0[0]), 0, 0 },
	{ "ixPB1_DFT_JIT_INJ_REG1", REG_SMC, 0x2203004, &ixPB1_DFT_JIT_INJ_REG1[0], sizeof(ixPB1_DFT_JIT_INJ_REG1)/sizeof(ixPB1_DFT_JIT_INJ_REG1[0]), 0, 0 },
	{ "ixPB1_DFT_JIT_INJ_REG2", REG_SMC, 0x2203008, &ixPB1_DFT_JIT_INJ_REG2[0], sizeof(ixPB1_DFT_JIT_INJ_REG2)/sizeof(ixPB1_DFT_JIT_INJ_REG2[0]), 0, 0 },
	{ "ixPB1_DFT_DEBUG_CTRL_REG0", REG_SMC, 0x220300c, &ixPB1_DFT_DEBUG_CTRL_REG0[0], sizeof(ixPB1_DFT_DEBUG_CTRL_REG0)/sizeof(ixPB1_DFT_DEBUG_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_DFT_JIT_INJ_STAT_REG0", REG_SMC, 0x2203010, &ixPB1_DFT_JIT_INJ_STAT_REG0[0], sizeof(ixPB1_DFT_JIT_INJ_STAT_REG0)/sizeof(ixPB1_DFT_JIT_INJ_STAT_REG0[0]), 0, 0 },
	{ "ixPB1_PLL_RO_GLB_CTRL_REG0", REG_SMC, 0x2204000, &ixPB1_PLL_RO_GLB_CTRL_REG0[0], sizeof(ixPB1_PLL_RO_GLB_CTRL_REG0)/sizeof(ixPB1_PLL_RO_GLB_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_PLL_RO_GLB_OVRD_REG0", REG_SMC, 0x2204010, NULL, 0, 0, 0 },
	{ "ixPB1_PLL_RO0_CTRL_REG0", REG_SMC, 0x2204440, &ixPB1_PLL_RO0_CTRL_REG0[0], sizeof(ixPB1_PLL_RO0_CTRL_REG0)/sizeof(ixPB1_PLL_RO0_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_PLL_RO0_OVRD_REG0", REG_SMC, 0x2204450, &ixPB1_PLL_RO0_OVRD_REG0[0], sizeof(ixPB1_PLL_RO0_OVRD_REG0)/sizeof(ixPB1_PLL_RO0_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_PLL_RO0_OVRD_REG1", REG_SMC, 0x2204454, &ixPB1_PLL_RO0_OVRD_REG1[0], sizeof(ixPB1_PLL_RO0_OVRD_REG1)/sizeof(ixPB1_PLL_RO0_OVRD_REG1[0]), 0, 0 },
	{ "ixPB1_PLL_RO0_SCI_STAT_OVRD_REG0", REG_SMC, 0x2204460, &ixPB1_PLL_RO0_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_PLL_RO0_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_PLL_RO0_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_PLL_RO1_SCI_STAT_OVRD_REG0", REG_SMC, 0x2204464, &ixPB1_PLL_RO1_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_PLL_RO1_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_PLL_RO1_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_PLL_RO2_SCI_STAT_OVRD_REG0", REG_SMC, 0x2204468, &ixPB1_PLL_RO2_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_PLL_RO2_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_PLL_RO2_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_PLL_RO3_SCI_STAT_OVRD_REG0", REG_SMC, 0x220446c, &ixPB1_PLL_RO3_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_PLL_RO3_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_PLL_RO3_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_PLL_LC0_CTRL_REG0", REG_SMC, 0x2204480, &ixPB1_PLL_LC0_CTRL_REG0[0], sizeof(ixPB1_PLL_LC0_CTRL_REG0)/sizeof(ixPB1_PLL_LC0_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_PLL_LC0_OVRD_REG0", REG_SMC, 0x2204490, &ixPB1_PLL_LC0_OVRD_REG0[0], sizeof(ixPB1_PLL_LC0_OVRD_REG0)/sizeof(ixPB1_PLL_LC0_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_PLL_LC0_OVRD_REG1", REG_SMC, 0x2204494, &ixPB1_PLL_LC0_OVRD_REG1[0], sizeof(ixPB1_PLL_LC0_OVRD_REG1)/sizeof(ixPB1_PLL_LC0_OVRD_REG1[0]), 0, 0 },
	{ "ixPB1_PLL_LC0_SCI_STAT_OVRD_REG0", REG_SMC, 0x2204500, &ixPB1_PLL_LC0_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_PLL_LC0_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_PLL_LC0_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_PLL_LC1_SCI_STAT_OVRD_REG0", REG_SMC, 0x2204504, &ixPB1_PLL_LC1_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_PLL_LC1_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_PLL_LC1_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_PLL_LC2_SCI_STAT_OVRD_REG0", REG_SMC, 0x2204508, &ixPB1_PLL_LC2_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_PLL_LC2_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_PLL_LC2_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_PLL_LC3_SCI_STAT_OVRD_REG0", REG_SMC, 0x220450c, &ixPB1_PLL_LC3_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_PLL_LC3_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_PLL_LC3_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_RX_GLB_CTRL_REG0", REG_SMC, 0x2206000, &ixPB1_RX_GLB_CTRL_REG0[0], sizeof(ixPB1_RX_GLB_CTRL_REG0)/sizeof(ixPB1_RX_GLB_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_RX_GLB_CTRL_REG1", REG_SMC, 0x2206004, &ixPB1_RX_GLB_CTRL_REG1[0], sizeof(ixPB1_RX_GLB_CTRL_REG1)/sizeof(ixPB1_RX_GLB_CTRL_REG1[0]), 0, 0 },
	{ "ixPB1_RX_GLB_CTRL_REG2", REG_SMC, 0x2206008, &ixPB1_RX_GLB_CTRL_REG2[0], sizeof(ixPB1_RX_GLB_CTRL_REG2)/sizeof(ixPB1_RX_GLB_CTRL_REG2[0]), 0, 0 },
	{ "ixPB1_RX_GLB_CTRL_REG3", REG_SMC, 0x220600c, &ixPB1_RX_GLB_CTRL_REG3[0], sizeof(ixPB1_RX_GLB_CTRL_REG3)/sizeof(ixPB1_RX_GLB_CTRL_REG3[0]), 0, 0 },
	{ "ixPB1_RX_GLB_CTRL_REG4", REG_SMC, 0x2206010, &ixPB1_RX_GLB_CTRL_REG4[0], sizeof(ixPB1_RX_GLB_CTRL_REG4)/sizeof(ixPB1_RX_GLB_CTRL_REG4[0]), 0, 0 },
	{ "ixPB1_RX_GLB_CTRL_REG5", REG_SMC, 0x2206014, &ixPB1_RX_GLB_CTRL_REG5[0], sizeof(ixPB1_RX_GLB_CTRL_REG5)/sizeof(ixPB1_RX_GLB_CTRL_REG5[0]), 0, 0 },
	{ "ixPB1_RX_GLB_CTRL_REG6", REG_SMC, 0x2206018, &ixPB1_RX_GLB_CTRL_REG6[0], sizeof(ixPB1_RX_GLB_CTRL_REG6)/sizeof(ixPB1_RX_GLB_CTRL_REG6[0]), 0, 0 },
	{ "ixPB1_RX_GLB_CTRL_REG7", REG_SMC, 0x220601c, &ixPB1_RX_GLB_CTRL_REG7[0], sizeof(ixPB1_RX_GLB_CTRL_REG7)/sizeof(ixPB1_RX_GLB_CTRL_REG7[0]), 0, 0 },
	{ "ixPB1_RX_GLB_CTRL_REG8", REG_SMC, 0x2206020, &ixPB1_RX_GLB_CTRL_REG8[0], sizeof(ixPB1_RX_GLB_CTRL_REG8)/sizeof(ixPB1_RX_GLB_CTRL_REG8[0]), 0, 0 },
	{ "ixPB1_RX_GLB_SCI_STAT_OVRD_REG0", REG_SMC, 0x2206028, &ixPB1_RX_GLB_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_RX_GLB_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_RX_GLB_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_RX_GLB_OVRD_REG0", REG_SMC, 0x2206030, &ixPB1_RX_GLB_OVRD_REG0[0], sizeof(ixPB1_RX_GLB_OVRD_REG0)/sizeof(ixPB1_RX_GLB_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_RX_GLB_OVRD_REG1", REG_SMC, 0x2206034, &ixPB1_RX_GLB_OVRD_REG1[0], sizeof(ixPB1_RX_GLB_OVRD_REG1)/sizeof(ixPB1_RX_GLB_OVRD_REG1[0]), 0, 0 },
	{ "ixPB1_RX_LANE0_CTRL_REG0", REG_SMC, 0x2206440, &ixPB1_RX_LANE0_CTRL_REG0[0], sizeof(ixPB1_RX_LANE0_CTRL_REG0)/sizeof(ixPB1_RX_LANE0_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE0_SCI_STAT_OVRD_REG0", REG_SMC, 0x2206448, &ixPB1_RX_LANE0_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_RX_LANE0_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_RX_LANE0_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE1_CTRL_REG0", REG_SMC, 0x2206480, &ixPB1_RX_LANE1_CTRL_REG0[0], sizeof(ixPB1_RX_LANE1_CTRL_REG0)/sizeof(ixPB1_RX_LANE1_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE1_SCI_STAT_OVRD_REG0", REG_SMC, 0x2206488, &ixPB1_RX_LANE1_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_RX_LANE1_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_RX_LANE1_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE2_CTRL_REG0", REG_SMC, 0x2206500, &ixPB1_RX_LANE2_CTRL_REG0[0], sizeof(ixPB1_RX_LANE2_CTRL_REG0)/sizeof(ixPB1_RX_LANE2_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE2_SCI_STAT_OVRD_REG0", REG_SMC, 0x2206508, &ixPB1_RX_LANE2_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_RX_LANE2_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_RX_LANE2_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE3_CTRL_REG0", REG_SMC, 0x2206600, &ixPB1_RX_LANE3_CTRL_REG0[0], sizeof(ixPB1_RX_LANE3_CTRL_REG0)/sizeof(ixPB1_RX_LANE3_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE3_SCI_STAT_OVRD_REG0", REG_SMC, 0x2206608, &ixPB1_RX_LANE3_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_RX_LANE3_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_RX_LANE3_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE4_CTRL_REG0", REG_SMC, 0x2206800, &ixPB1_RX_LANE4_CTRL_REG0[0], sizeof(ixPB1_RX_LANE4_CTRL_REG0)/sizeof(ixPB1_RX_LANE4_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE4_SCI_STAT_OVRD_REG0", REG_SMC, 0x2206848, &ixPB1_RX_LANE4_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_RX_LANE4_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_RX_LANE4_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE5_CTRL_REG0", REG_SMC, 0x2206880, &ixPB1_RX_LANE5_CTRL_REG0[0], sizeof(ixPB1_RX_LANE5_CTRL_REG0)/sizeof(ixPB1_RX_LANE5_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE5_SCI_STAT_OVRD_REG0", REG_SMC, 0x2206888, &ixPB1_RX_LANE5_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_RX_LANE5_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_RX_LANE5_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE6_CTRL_REG0", REG_SMC, 0x2206900, &ixPB1_RX_LANE6_CTRL_REG0[0], sizeof(ixPB1_RX_LANE6_CTRL_REG0)/sizeof(ixPB1_RX_LANE6_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE6_SCI_STAT_OVRD_REG0", REG_SMC, 0x2206908, &ixPB1_RX_LANE6_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_RX_LANE6_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_RX_LANE6_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE7_CTRL_REG0", REG_SMC, 0x2206a00, &ixPB1_RX_LANE7_CTRL_REG0[0], sizeof(ixPB1_RX_LANE7_CTRL_REG0)/sizeof(ixPB1_RX_LANE7_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE7_SCI_STAT_OVRD_REG0", REG_SMC, 0x2206a08, &ixPB1_RX_LANE7_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_RX_LANE7_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_RX_LANE7_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE8_CTRL_REG0", REG_SMC, 0x2207440, &ixPB1_RX_LANE8_CTRL_REG0[0], sizeof(ixPB1_RX_LANE8_CTRL_REG0)/sizeof(ixPB1_RX_LANE8_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE8_SCI_STAT_OVRD_REG0", REG_SMC, 0x2207448, &ixPB1_RX_LANE8_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_RX_LANE8_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_RX_LANE8_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE9_CTRL_REG0", REG_SMC, 0x2207480, &ixPB1_RX_LANE9_CTRL_REG0[0], sizeof(ixPB1_RX_LANE9_CTRL_REG0)/sizeof(ixPB1_RX_LANE9_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE9_SCI_STAT_OVRD_REG0", REG_SMC, 0x2207488, &ixPB1_RX_LANE9_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_RX_LANE9_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_RX_LANE9_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE10_CTRL_REG0", REG_SMC, 0x2207500, &ixPB1_RX_LANE10_CTRL_REG0[0], sizeof(ixPB1_RX_LANE10_CTRL_REG0)/sizeof(ixPB1_RX_LANE10_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE10_SCI_STAT_OVRD_REG0", REG_SMC, 0x2207508, &ixPB1_RX_LANE10_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_RX_LANE10_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_RX_LANE10_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE11_CTRL_REG0", REG_SMC, 0x2207600, &ixPB1_RX_LANE11_CTRL_REG0[0], sizeof(ixPB1_RX_LANE11_CTRL_REG0)/sizeof(ixPB1_RX_LANE11_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE11_SCI_STAT_OVRD_REG0", REG_SMC, 0x2207608, &ixPB1_RX_LANE11_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_RX_LANE11_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_RX_LANE11_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE12_CTRL_REG0", REG_SMC, 0x2207840, &ixPB1_RX_LANE12_CTRL_REG0[0], sizeof(ixPB1_RX_LANE12_CTRL_REG0)/sizeof(ixPB1_RX_LANE12_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE12_SCI_STAT_OVRD_REG0", REG_SMC, 0x2207848, &ixPB1_RX_LANE12_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_RX_LANE12_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_RX_LANE12_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE13_CTRL_REG0", REG_SMC, 0x2207880, &ixPB1_RX_LANE13_CTRL_REG0[0], sizeof(ixPB1_RX_LANE13_CTRL_REG0)/sizeof(ixPB1_RX_LANE13_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE13_SCI_STAT_OVRD_REG0", REG_SMC, 0x2207888, &ixPB1_RX_LANE13_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_RX_LANE13_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_RX_LANE13_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE14_CTRL_REG0", REG_SMC, 0x2207900, &ixPB1_RX_LANE14_CTRL_REG0[0], sizeof(ixPB1_RX_LANE14_CTRL_REG0)/sizeof(ixPB1_RX_LANE14_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE14_SCI_STAT_OVRD_REG0", REG_SMC, 0x2207908, &ixPB1_RX_LANE14_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_RX_LANE14_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_RX_LANE14_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE15_CTRL_REG0", REG_SMC, 0x2207a00, &ixPB1_RX_LANE15_CTRL_REG0[0], sizeof(ixPB1_RX_LANE15_CTRL_REG0)/sizeof(ixPB1_RX_LANE15_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_RX_LANE15_SCI_STAT_OVRD_REG0", REG_SMC, 0x2207a08, &ixPB1_RX_LANE15_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_RX_LANE15_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_RX_LANE15_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_GLB_CTRL_REG0", REG_SMC, 0x2208000, &ixPB1_TX_GLB_CTRL_REG0[0], sizeof(ixPB1_TX_GLB_CTRL_REG0)/sizeof(ixPB1_TX_GLB_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_TX_GLB_LANE_SKEW_CTRL", REG_SMC, 0x2208004, &ixPB1_TX_GLB_LANE_SKEW_CTRL[0], sizeof(ixPB1_TX_GLB_LANE_SKEW_CTRL)/sizeof(ixPB1_TX_GLB_LANE_SKEW_CTRL[0]), 0, 0 },
	{ "ixPB1_TX_GLB_SCI_STAT_OVRD_REG0", REG_SMC, 0x2208010, &ixPB1_TX_GLB_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_TX_GLB_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_TX_GLB_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0", REG_SMC, 0x2208014, &ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0[0], sizeof(ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0)/sizeof(ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0[0]), 0, 0 },
	{ "ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1", REG_SMC, 0x2208018, &ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1[0], sizeof(ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1)/sizeof(ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1[0]), 0, 0 },
	{ "ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2", REG_SMC, 0x220801c, &ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2[0], sizeof(ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2)/sizeof(ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2[0]), 0, 0 },
	{ "ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3", REG_SMC, 0x2208020, &ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3[0], sizeof(ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3)/sizeof(ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3[0]), 0, 0 },
	{ "ixPB1_TX_GLB_OVRD_REG0", REG_SMC, 0x2208030, &ixPB1_TX_GLB_OVRD_REG0[0], sizeof(ixPB1_TX_GLB_OVRD_REG0)/sizeof(ixPB1_TX_GLB_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_GLB_OVRD_REG1", REG_SMC, 0x2208034, &ixPB1_TX_GLB_OVRD_REG1[0], sizeof(ixPB1_TX_GLB_OVRD_REG1)/sizeof(ixPB1_TX_GLB_OVRD_REG1[0]), 0, 0 },
	{ "ixPB1_TX_GLB_OVRD_REG2", REG_SMC, 0x2208038, &ixPB1_TX_GLB_OVRD_REG2[0], sizeof(ixPB1_TX_GLB_OVRD_REG2)/sizeof(ixPB1_TX_GLB_OVRD_REG2[0]), 0, 0 },
	{ "ixPB1_TX_GLB_OVRD_REG3", REG_SMC, 0x220803c, &ixPB1_TX_GLB_OVRD_REG3[0], sizeof(ixPB1_TX_GLB_OVRD_REG3)/sizeof(ixPB1_TX_GLB_OVRD_REG3[0]), 0, 0 },
	{ "ixPB1_TX_GLB_OVRD_REG4", REG_SMC, 0x2208040, &ixPB1_TX_GLB_OVRD_REG4[0], sizeof(ixPB1_TX_GLB_OVRD_REG4)/sizeof(ixPB1_TX_GLB_OVRD_REG4[0]), 0, 0 },
	{ "ixPB1_TX_LANE0_CTRL_REG0", REG_SMC, 0x2208440, &ixPB1_TX_LANE0_CTRL_REG0[0], sizeof(ixPB1_TX_LANE0_CTRL_REG0)/sizeof(ixPB1_TX_LANE0_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE0_OVRD_REG0", REG_SMC, 0x2208444, &ixPB1_TX_LANE0_OVRD_REG0[0], sizeof(ixPB1_TX_LANE0_OVRD_REG0)/sizeof(ixPB1_TX_LANE0_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE0_SCI_STAT_OVRD_REG0", REG_SMC, 0x2208448, &ixPB1_TX_LANE0_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_TX_LANE0_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_TX_LANE0_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE1_CTRL_REG0", REG_SMC, 0x2208480, &ixPB1_TX_LANE1_CTRL_REG0[0], sizeof(ixPB1_TX_LANE1_CTRL_REG0)/sizeof(ixPB1_TX_LANE1_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE1_OVRD_REG0", REG_SMC, 0x2208484, &ixPB1_TX_LANE1_OVRD_REG0[0], sizeof(ixPB1_TX_LANE1_OVRD_REG0)/sizeof(ixPB1_TX_LANE1_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE1_SCI_STAT_OVRD_REG0", REG_SMC, 0x2208488, &ixPB1_TX_LANE1_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_TX_LANE1_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_TX_LANE1_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE2_CTRL_REG0", REG_SMC, 0x2208500, &ixPB1_TX_LANE2_CTRL_REG0[0], sizeof(ixPB1_TX_LANE2_CTRL_REG0)/sizeof(ixPB1_TX_LANE2_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE2_OVRD_REG0", REG_SMC, 0x2208504, &ixPB1_TX_LANE2_OVRD_REG0[0], sizeof(ixPB1_TX_LANE2_OVRD_REG0)/sizeof(ixPB1_TX_LANE2_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE2_SCI_STAT_OVRD_REG0", REG_SMC, 0x2208508, &ixPB1_TX_LANE2_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_TX_LANE2_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_TX_LANE2_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE3_CTRL_REG0", REG_SMC, 0x2208600, &ixPB1_TX_LANE3_CTRL_REG0[0], sizeof(ixPB1_TX_LANE3_CTRL_REG0)/sizeof(ixPB1_TX_LANE3_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE3_OVRD_REG0", REG_SMC, 0x2208604, &ixPB1_TX_LANE3_OVRD_REG0[0], sizeof(ixPB1_TX_LANE3_OVRD_REG0)/sizeof(ixPB1_TX_LANE3_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE3_SCI_STAT_OVRD_REG0", REG_SMC, 0x2208608, &ixPB1_TX_LANE3_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_TX_LANE3_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_TX_LANE3_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE4_CTRL_REG0", REG_SMC, 0x2208840, &ixPB1_TX_LANE4_CTRL_REG0[0], sizeof(ixPB1_TX_LANE4_CTRL_REG0)/sizeof(ixPB1_TX_LANE4_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE4_OVRD_REG0", REG_SMC, 0x2208844, &ixPB1_TX_LANE4_OVRD_REG0[0], sizeof(ixPB1_TX_LANE4_OVRD_REG0)/sizeof(ixPB1_TX_LANE4_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE4_SCI_STAT_OVRD_REG0", REG_SMC, 0x2208848, &ixPB1_TX_LANE4_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_TX_LANE4_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_TX_LANE4_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE5_CTRL_REG0", REG_SMC, 0x2208880, &ixPB1_TX_LANE5_CTRL_REG0[0], sizeof(ixPB1_TX_LANE5_CTRL_REG0)/sizeof(ixPB1_TX_LANE5_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE5_OVRD_REG0", REG_SMC, 0x2208884, &ixPB1_TX_LANE5_OVRD_REG0[0], sizeof(ixPB1_TX_LANE5_OVRD_REG0)/sizeof(ixPB1_TX_LANE5_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE5_SCI_STAT_OVRD_REG0", REG_SMC, 0x2208888, &ixPB1_TX_LANE5_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_TX_LANE5_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_TX_LANE5_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE6_CTRL_REG0", REG_SMC, 0x2208900, &ixPB1_TX_LANE6_CTRL_REG0[0], sizeof(ixPB1_TX_LANE6_CTRL_REG0)/sizeof(ixPB1_TX_LANE6_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE6_OVRD_REG0", REG_SMC, 0x2208904, &ixPB1_TX_LANE6_OVRD_REG0[0], sizeof(ixPB1_TX_LANE6_OVRD_REG0)/sizeof(ixPB1_TX_LANE6_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE6_SCI_STAT_OVRD_REG0", REG_SMC, 0x2208908, &ixPB1_TX_LANE6_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_TX_LANE6_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_TX_LANE6_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE7_CTRL_REG0", REG_SMC, 0x2208a00, &ixPB1_TX_LANE7_CTRL_REG0[0], sizeof(ixPB1_TX_LANE7_CTRL_REG0)/sizeof(ixPB1_TX_LANE7_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE7_OVRD_REG0", REG_SMC, 0x2208a04, &ixPB1_TX_LANE7_OVRD_REG0[0], sizeof(ixPB1_TX_LANE7_OVRD_REG0)/sizeof(ixPB1_TX_LANE7_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE7_SCI_STAT_OVRD_REG0", REG_SMC, 0x2208a08, &ixPB1_TX_LANE7_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_TX_LANE7_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_TX_LANE7_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE8_CTRL_REG0", REG_SMC, 0x2209440, &ixPB1_TX_LANE8_CTRL_REG0[0], sizeof(ixPB1_TX_LANE8_CTRL_REG0)/sizeof(ixPB1_TX_LANE8_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE8_OVRD_REG0", REG_SMC, 0x2209444, &ixPB1_TX_LANE8_OVRD_REG0[0], sizeof(ixPB1_TX_LANE8_OVRD_REG0)/sizeof(ixPB1_TX_LANE8_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE8_SCI_STAT_OVRD_REG0", REG_SMC, 0x2209448, &ixPB1_TX_LANE8_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_TX_LANE8_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_TX_LANE8_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE9_CTRL_REG0", REG_SMC, 0x2209480, &ixPB1_TX_LANE9_CTRL_REG0[0], sizeof(ixPB1_TX_LANE9_CTRL_REG0)/sizeof(ixPB1_TX_LANE9_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE9_OVRD_REG0", REG_SMC, 0x2209484, &ixPB1_TX_LANE9_OVRD_REG0[0], sizeof(ixPB1_TX_LANE9_OVRD_REG0)/sizeof(ixPB1_TX_LANE9_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE9_SCI_STAT_OVRD_REG0", REG_SMC, 0x2209488, &ixPB1_TX_LANE9_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_TX_LANE9_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_TX_LANE9_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE10_CTRL_REG0", REG_SMC, 0x2209500, &ixPB1_TX_LANE10_CTRL_REG0[0], sizeof(ixPB1_TX_LANE10_CTRL_REG0)/sizeof(ixPB1_TX_LANE10_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE10_OVRD_REG0", REG_SMC, 0x2209504, &ixPB1_TX_LANE10_OVRD_REG0[0], sizeof(ixPB1_TX_LANE10_OVRD_REG0)/sizeof(ixPB1_TX_LANE10_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE10_SCI_STAT_OVRD_REG0", REG_SMC, 0x2209508, &ixPB1_TX_LANE10_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_TX_LANE10_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_TX_LANE10_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE11_CTRL_REG0", REG_SMC, 0x2209600, &ixPB1_TX_LANE11_CTRL_REG0[0], sizeof(ixPB1_TX_LANE11_CTRL_REG0)/sizeof(ixPB1_TX_LANE11_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE11_OVRD_REG0", REG_SMC, 0x2209604, &ixPB1_TX_LANE11_OVRD_REG0[0], sizeof(ixPB1_TX_LANE11_OVRD_REG0)/sizeof(ixPB1_TX_LANE11_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE11_SCI_STAT_OVRD_REG0", REG_SMC, 0x2209608, &ixPB1_TX_LANE11_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_TX_LANE11_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_TX_LANE11_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE12_CTRL_REG0", REG_SMC, 0x2209840, &ixPB1_TX_LANE12_CTRL_REG0[0], sizeof(ixPB1_TX_LANE12_CTRL_REG0)/sizeof(ixPB1_TX_LANE12_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE12_OVRD_REG0", REG_SMC, 0x2209844, &ixPB1_TX_LANE12_OVRD_REG0[0], sizeof(ixPB1_TX_LANE12_OVRD_REG0)/sizeof(ixPB1_TX_LANE12_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE12_SCI_STAT_OVRD_REG0", REG_SMC, 0x2209848, &ixPB1_TX_LANE12_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_TX_LANE12_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_TX_LANE12_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE13_CTRL_REG0", REG_SMC, 0x2209880, &ixPB1_TX_LANE13_CTRL_REG0[0], sizeof(ixPB1_TX_LANE13_CTRL_REG0)/sizeof(ixPB1_TX_LANE13_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE13_OVRD_REG0", REG_SMC, 0x2209884, &ixPB1_TX_LANE13_OVRD_REG0[0], sizeof(ixPB1_TX_LANE13_OVRD_REG0)/sizeof(ixPB1_TX_LANE13_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE13_SCI_STAT_OVRD_REG0", REG_SMC, 0x2209888, &ixPB1_TX_LANE13_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_TX_LANE13_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_TX_LANE13_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE14_CTRL_REG0", REG_SMC, 0x2209900, &ixPB1_TX_LANE14_CTRL_REG0[0], sizeof(ixPB1_TX_LANE14_CTRL_REG0)/sizeof(ixPB1_TX_LANE14_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE14_OVRD_REG0", REG_SMC, 0x2209904, &ixPB1_TX_LANE14_OVRD_REG0[0], sizeof(ixPB1_TX_LANE14_OVRD_REG0)/sizeof(ixPB1_TX_LANE14_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE14_SCI_STAT_OVRD_REG0", REG_SMC, 0x2209908, &ixPB1_TX_LANE14_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_TX_LANE14_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_TX_LANE14_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE15_CTRL_REG0", REG_SMC, 0x2209a00, &ixPB1_TX_LANE15_CTRL_REG0[0], sizeof(ixPB1_TX_LANE15_CTRL_REG0)/sizeof(ixPB1_TX_LANE15_CTRL_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE15_OVRD_REG0", REG_SMC, 0x2209a04, &ixPB1_TX_LANE15_OVRD_REG0[0], sizeof(ixPB1_TX_LANE15_OVRD_REG0)/sizeof(ixPB1_TX_LANE15_OVRD_REG0[0]), 0, 0 },
	{ "ixPB1_TX_LANE15_SCI_STAT_OVRD_REG0", REG_SMC, 0x2209a08, &ixPB1_TX_LANE15_SCI_STAT_OVRD_REG0[0], sizeof(ixPB1_TX_LANE15_SCI_STAT_OVRD_REG0)/sizeof(ixPB1_TX_LANE15_SCI_STAT_OVRD_REG0[0]), 0, 0 },
	{ "mmBIF_RFE_SNOOP_REG", REG_MMIO, 0x27, &mmBIF_RFE_SNOOP_REG[0], sizeof(mmBIF_RFE_SNOOP_REG)/sizeof(mmBIF_RFE_SNOOP_REG[0]), 0, 0 },
	{ "mmMSI_CAP_LIST", REG_MMIO, 0x28, &mmMSI_CAP_LIST[0], sizeof(mmMSI_CAP_LIST)/sizeof(mmMSI_CAP_LIST[0]), 0, 0 },
	{ "mmMSI_MSG_ADDR_LO", REG_MMIO, 0x29, &mmMSI_MSG_ADDR_LO[0], sizeof(mmMSI_MSG_ADDR_LO)/sizeof(mmMSI_MSG_ADDR_LO[0]), 0, 0 },
	{ "mmMSI_MSG_ADDR_HI", REG_MMIO, 0x2a, &mmMSI_MSG_ADDR_HI[0], sizeof(mmMSI_MSG_ADDR_HI)/sizeof(mmMSI_MSG_ADDR_HI[0]), 0, 0 },
	{ "mmMSI_MSG_DATA", REG_MMIO, 0x2a, &mmMSI_MSG_DATA[0], sizeof(mmMSI_MSG_DATA)/sizeof(mmMSI_MSG_DATA[0]), 0, 0 },
	{ "mmMSI_MSG_DATA_64", REG_MMIO, 0x2b, &mmMSI_MSG_DATA_64[0], sizeof(mmMSI_MSG_DATA_64)/sizeof(mmMSI_MSG_DATA_64[0]), 0, 0 },
	{ "mmMSI_MASK", REG_MMIO, 0x2b, &mmMSI_MASK[0], sizeof(mmMSI_MASK)/sizeof(mmMSI_MASK[0]), 0, 0 },
	{ "mmMSI_PENDING", REG_MMIO, 0x2c, &mmMSI_PENDING[0], sizeof(mmMSI_PENDING)/sizeof(mmMSI_PENDING[0]), 0, 0 },
	{ "mmMSI_PENDING_64", REG_MMIO, 0x2d, &mmMSI_PENDING_64[0], sizeof(mmMSI_PENDING_64)/sizeof(mmMSI_PENDING_64[0]), 0, 0 },
	{ "mmCACHE_LINE", REG_MMIO, 0x3, &mmCACHE_LINE[0], sizeof(mmCACHE_LINE)/sizeof(mmCACHE_LINE[0]), 0, 0 },
	{ "mmLATENCY", REG_MMIO, 0x3, &mmLATENCY[0], sizeof(mmLATENCY)/sizeof(mmLATENCY[0]), 0, 0 },
	{ "mmHEADER", REG_MMIO, 0x3, &mmHEADER[0], sizeof(mmHEADER)/sizeof(mmHEADER[0]), 0, 0 },
	{ "mmBIST", REG_MMIO, 0x3, &mmBIST[0], sizeof(mmBIST)/sizeof(mmBIST[0]), 0, 0 },
	{ "mmMSIX_CAP_LIST", REG_MMIO, 0x30, &mmMSIX_CAP_LIST[0], sizeof(mmMSIX_CAP_LIST)/sizeof(mmMSIX_CAP_LIST[0]), 0, 0 },
	{ "mmMSIX_TABLE", REG_MMIO, 0x31, &mmMSIX_TABLE[0], sizeof(mmMSIX_TABLE)/sizeof(mmMSIX_TABLE[0]), 0, 0 },
	{ "mmMSIX_PBA", REG_MMIO, 0x32, &mmMSIX_PBA[0], sizeof(mmMSIX_PBA)/sizeof(mmMSIX_PBA[0]), 0, 0 },
	{ "mmBASE_ADDR_1", REG_MMIO, 0x4, &mmBASE_ADDR_1[0], sizeof(mmBASE_ADDR_1)/sizeof(mmBASE_ADDR_1[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST", REG_MMIO, 0x40, &mmPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST[0], sizeof(mmPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST)/sizeof(mmPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC_HDR", REG_MMIO, 0x41, &mmPCIE_VENDOR_SPECIFIC_HDR[0], sizeof(mmPCIE_VENDOR_SPECIFIC_HDR)/sizeof(mmPCIE_VENDOR_SPECIFIC_HDR[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC1", REG_MMIO, 0x42, &mmPCIE_VENDOR_SPECIFIC1[0], sizeof(mmPCIE_VENDOR_SPECIFIC1)/sizeof(mmPCIE_VENDOR_SPECIFIC1[0]), 0, 0 },
	{ "mmPCIE_VENDOR_SPECIFIC2", REG_MMIO, 0x43, &mmPCIE_VENDOR_SPECIFIC2[0], sizeof(mmPCIE_VENDOR_SPECIFIC2)/sizeof(mmPCIE_VENDOR_SPECIFIC2[0]), 0, 0 },
	{ "mmPCIE_VC_ENH_CAP_LIST", REG_MMIO, 0x44, &mmPCIE_VC_ENH_CAP_LIST[0], sizeof(mmPCIE_VC_ENH_CAP_LIST)/sizeof(mmPCIE_VC_ENH_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_PORT_VC_CAP_REG1", REG_MMIO, 0x45, &mmPCIE_PORT_VC_CAP_REG1[0], sizeof(mmPCIE_PORT_VC_CAP_REG1)/sizeof(mmPCIE_PORT_VC_CAP_REG1[0]), 0, 0 },
	{ "mmPCIE_PORT_VC_CAP_REG2", REG_MMIO, 0x46, &mmPCIE_PORT_VC_CAP_REG2[0], sizeof(mmPCIE_PORT_VC_CAP_REG2)/sizeof(mmPCIE_PORT_VC_CAP_REG2[0]), 0, 0 },
	{ "mmPCIE_PORT_VC_STATUS", REG_MMIO, 0x47, &mmPCIE_PORT_VC_STATUS[0], sizeof(mmPCIE_PORT_VC_STATUS)/sizeof(mmPCIE_PORT_VC_STATUS[0]), 0, 0 },
	{ "mmPCIE_PORT_VC_CNTL", REG_MMIO, 0x47, &mmPCIE_PORT_VC_CNTL[0], sizeof(mmPCIE_PORT_VC_CNTL)/sizeof(mmPCIE_PORT_VC_CNTL[0]), 0, 0 },
	{ "mmPCIE_VC0_RESOURCE_CAP", REG_MMIO, 0x48, &mmPCIE_VC0_RESOURCE_CAP[0], sizeof(mmPCIE_VC0_RESOURCE_CAP)/sizeof(mmPCIE_VC0_RESOURCE_CAP[0]), 0, 0 },
	{ "mmPCIE_VC0_RESOURCE_CNTL", REG_MMIO, 0x49, &mmPCIE_VC0_RESOURCE_CNTL[0], sizeof(mmPCIE_VC0_RESOURCE_CNTL)/sizeof(mmPCIE_VC0_RESOURCE_CNTL[0]), 0, 0 },
	{ "mmPCIE_VC0_RESOURCE_STATUS", REG_MMIO, 0x4a, &mmPCIE_VC0_RESOURCE_STATUS[0], sizeof(mmPCIE_VC0_RESOURCE_STATUS)/sizeof(mmPCIE_VC0_RESOURCE_STATUS[0]), 0, 0 },
	{ "mmPCIE_VC1_RESOURCE_CAP", REG_MMIO, 0x4b, &mmPCIE_VC1_RESOURCE_CAP[0], sizeof(mmPCIE_VC1_RESOURCE_CAP)/sizeof(mmPCIE_VC1_RESOURCE_CAP[0]), 0, 0 },
	{ "mmPCIE_VC1_RESOURCE_CNTL", REG_MMIO, 0x4c, &mmPCIE_VC1_RESOURCE_CNTL[0], sizeof(mmPCIE_VC1_RESOURCE_CNTL)/sizeof(mmPCIE_VC1_RESOURCE_CNTL[0]), 0, 0 },
	{ "mmPCIE_VC1_RESOURCE_STATUS", REG_MMIO, 0x4d, &mmPCIE_VC1_RESOURCE_STATUS[0], sizeof(mmPCIE_VC1_RESOURCE_STATUS)/sizeof(mmPCIE_VC1_RESOURCE_STATUS[0]), 0, 0 },
	{ "mmBASE_ADDR_2", REG_MMIO, 0x5, &mmBASE_ADDR_2[0], sizeof(mmBASE_ADDR_2)/sizeof(mmBASE_ADDR_2[0]), 0, 0 },
	{ "mmPCIE_DEV_SERIAL_NUM_ENH_CAP_LIST", REG_MMIO, 0x50, &mmPCIE_DEV_SERIAL_NUM_ENH_CAP_LIST[0], sizeof(mmPCIE_DEV_SERIAL_NUM_ENH_CAP_LIST)/sizeof(mmPCIE_DEV_SERIAL_NUM_ENH_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_DEV_SERIAL_NUM_DW1", REG_MMIO, 0x51, &mmPCIE_DEV_SERIAL_NUM_DW1[0], sizeof(mmPCIE_DEV_SERIAL_NUM_DW1)/sizeof(mmPCIE_DEV_SERIAL_NUM_DW1[0]), 0, 0 },
	{ "mmPCIE_DEV_SERIAL_NUM_DW2", REG_MMIO, 0x52, &mmPCIE_DEV_SERIAL_NUM_DW2[0], sizeof(mmPCIE_DEV_SERIAL_NUM_DW2)/sizeof(mmPCIE_DEV_SERIAL_NUM_DW2[0]), 0, 0 },
	{ "mmPCIE_ADV_ERR_RPT_ENH_CAP_LIST", REG_MMIO, 0x54, &mmPCIE_ADV_ERR_RPT_ENH_CAP_LIST[0], sizeof(mmPCIE_ADV_ERR_RPT_ENH_CAP_LIST)/sizeof(mmPCIE_ADV_ERR_RPT_ENH_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_UNCORR_ERR_STATUS", REG_MMIO, 0x55, &mmPCIE_UNCORR_ERR_STATUS[0], sizeof(mmPCIE_UNCORR_ERR_STATUS)/sizeof(mmPCIE_UNCORR_ERR_STATUS[0]), 0, 0 },
	{ "mmPCIE_UNCORR_ERR_MASK", REG_MMIO, 0x56, &mmPCIE_UNCORR_ERR_MASK[0], sizeof(mmPCIE_UNCORR_ERR_MASK)/sizeof(mmPCIE_UNCORR_ERR_MASK[0]), 0, 0 },
	{ "mmPCIE_UNCORR_ERR_SEVERITY", REG_MMIO, 0x57, &mmPCIE_UNCORR_ERR_SEVERITY[0], sizeof(mmPCIE_UNCORR_ERR_SEVERITY)/sizeof(mmPCIE_UNCORR_ERR_SEVERITY[0]), 0, 0 },
	{ "mmPCIE_CORR_ERR_STATUS", REG_MMIO, 0x58, &mmPCIE_CORR_ERR_STATUS[0], sizeof(mmPCIE_CORR_ERR_STATUS)/sizeof(mmPCIE_CORR_ERR_STATUS[0]), 0, 0 },
	{ "mmPCIE_CORR_ERR_MASK", REG_MMIO, 0x59, &mmPCIE_CORR_ERR_MASK[0], sizeof(mmPCIE_CORR_ERR_MASK)/sizeof(mmPCIE_CORR_ERR_MASK[0]), 0, 0 },
	{ "mmPCIE_ADV_ERR_CAP_CNTL", REG_MMIO, 0x5a, &mmPCIE_ADV_ERR_CAP_CNTL[0], sizeof(mmPCIE_ADV_ERR_CAP_CNTL)/sizeof(mmPCIE_ADV_ERR_CAP_CNTL[0]), 0, 0 },
	{ "mmPCIE_HDR_LOG0", REG_MMIO, 0x5b, &mmPCIE_HDR_LOG0[0], sizeof(mmPCIE_HDR_LOG0)/sizeof(mmPCIE_HDR_LOG0[0]), 0, 0 },
	{ "mmPCIE_HDR_LOG1", REG_MMIO, 0x5c, &mmPCIE_HDR_LOG1[0], sizeof(mmPCIE_HDR_LOG1)/sizeof(mmPCIE_HDR_LOG1[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_0", REG_MMIO, 0x5c9, &mmBIOS_SCRATCH_0[0], sizeof(mmBIOS_SCRATCH_0)/sizeof(mmBIOS_SCRATCH_0[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_1", REG_MMIO, 0x5ca, &mmBIOS_SCRATCH_1[0], sizeof(mmBIOS_SCRATCH_1)/sizeof(mmBIOS_SCRATCH_1[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_2", REG_MMIO, 0x5cb, &mmBIOS_SCRATCH_2[0], sizeof(mmBIOS_SCRATCH_2)/sizeof(mmBIOS_SCRATCH_2[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_3", REG_MMIO, 0x5cc, &mmBIOS_SCRATCH_3[0], sizeof(mmBIOS_SCRATCH_3)/sizeof(mmBIOS_SCRATCH_3[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_4", REG_MMIO, 0x5cd, &mmBIOS_SCRATCH_4[0], sizeof(mmBIOS_SCRATCH_4)/sizeof(mmBIOS_SCRATCH_4[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_5", REG_MMIO, 0x5ce, &mmBIOS_SCRATCH_5[0], sizeof(mmBIOS_SCRATCH_5)/sizeof(mmBIOS_SCRATCH_5[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_6", REG_MMIO, 0x5cf, &mmBIOS_SCRATCH_6[0], sizeof(mmBIOS_SCRATCH_6)/sizeof(mmBIOS_SCRATCH_6[0]), 0, 0 },
	{ "mmPCIE_HDR_LOG2", REG_MMIO, 0x5d, &mmPCIE_HDR_LOG2[0], sizeof(mmPCIE_HDR_LOG2)/sizeof(mmPCIE_HDR_LOG2[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_7", REG_MMIO, 0x5d0, &mmBIOS_SCRATCH_7[0], sizeof(mmBIOS_SCRATCH_7)/sizeof(mmBIOS_SCRATCH_7[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_8", REG_MMIO, 0x5d1, &mmBIOS_SCRATCH_8[0], sizeof(mmBIOS_SCRATCH_8)/sizeof(mmBIOS_SCRATCH_8[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_9", REG_MMIO, 0x5d2, &mmBIOS_SCRATCH_9[0], sizeof(mmBIOS_SCRATCH_9)/sizeof(mmBIOS_SCRATCH_9[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_10", REG_MMIO, 0x5d3, &mmBIOS_SCRATCH_10[0], sizeof(mmBIOS_SCRATCH_10)/sizeof(mmBIOS_SCRATCH_10[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_11", REG_MMIO, 0x5d4, &mmBIOS_SCRATCH_11[0], sizeof(mmBIOS_SCRATCH_11)/sizeof(mmBIOS_SCRATCH_11[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_12", REG_MMIO, 0x5d5, &mmBIOS_SCRATCH_12[0], sizeof(mmBIOS_SCRATCH_12)/sizeof(mmBIOS_SCRATCH_12[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_13", REG_MMIO, 0x5d6, &mmBIOS_SCRATCH_13[0], sizeof(mmBIOS_SCRATCH_13)/sizeof(mmBIOS_SCRATCH_13[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_14", REG_MMIO, 0x5d7, &mmBIOS_SCRATCH_14[0], sizeof(mmBIOS_SCRATCH_14)/sizeof(mmBIOS_SCRATCH_14[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_15", REG_MMIO, 0x5d8, &mmBIOS_SCRATCH_15[0], sizeof(mmBIOS_SCRATCH_15)/sizeof(mmBIOS_SCRATCH_15[0]), 0, 0 },
	{ "mmPCIE_HDR_LOG3", REG_MMIO, 0x5e, &mmPCIE_HDR_LOG3[0], sizeof(mmPCIE_HDR_LOG3)/sizeof(mmPCIE_HDR_LOG3[0]), 0, 0 },
	{ "mmMM_INDEX_HI", REG_MMIO, 0x6, &mmMM_INDEX_HI[0], sizeof(mmMM_INDEX_HI)/sizeof(mmMM_INDEX_HI[0]), 0, 0 },
	{ "mmPCIEMSIX_VECT0_ADDR_LO", REG_MMIO, 0x6000, &mmPCIEMSIX_VECT0_ADDR_LO[0], sizeof(mmPCIEMSIX_VECT0_ADDR_LO)/sizeof(mmPCIEMSIX_VECT0_ADDR_LO[0]), 0, 0 },
	{ "mmPCIEMSIX_VECT0_ADDR_HI", REG_MMIO, 0x6001, &mmPCIEMSIX_VECT0_ADDR_HI[0], sizeof(mmPCIEMSIX_VECT0_ADDR_HI)/sizeof(mmPCIEMSIX_VECT0_ADDR_HI[0]), 0, 0 },
	{ "mmPCIEMSIX_VECT0_MSG_DATA", REG_MMIO, 0x6002, &mmPCIEMSIX_VECT0_MSG_DATA[0], sizeof(mmPCIEMSIX_VECT0_MSG_DATA)/sizeof(mmPCIEMSIX_VECT0_MSG_DATA[0]), 0, 0 },
	{ "mmPCIEMSIX_VECT0_CONTROL", REG_MMIO, 0x6003, &mmPCIEMSIX_VECT0_CONTROL[0], sizeof(mmPCIEMSIX_VECT0_CONTROL)/sizeof(mmPCIEMSIX_VECT0_CONTROL[0]), 0, 0 },
	{ "mmPCIEMSIX_VECT1_ADDR_LO", REG_MMIO, 0x6004, &mmPCIEMSIX_VECT1_ADDR_LO[0], sizeof(mmPCIEMSIX_VECT1_ADDR_LO)/sizeof(mmPCIEMSIX_VECT1_ADDR_LO[0]), 0, 0 },
	{ "mmPCIEMSIX_VECT1_ADDR_HI", REG_MMIO, 0x6005, &mmPCIEMSIX_VECT1_ADDR_HI[0], sizeof(mmPCIEMSIX_VECT1_ADDR_HI)/sizeof(mmPCIEMSIX_VECT1_ADDR_HI[0]), 0, 0 },
	{ "mmPCIEMSIX_VECT1_MSG_DATA", REG_MMIO, 0x6006, &mmPCIEMSIX_VECT1_MSG_DATA[0], sizeof(mmPCIEMSIX_VECT1_MSG_DATA)/sizeof(mmPCIEMSIX_VECT1_MSG_DATA[0]), 0, 0 },
	{ "mmPCIEMSIX_VECT1_CONTROL", REG_MMIO, 0x6007, &mmPCIEMSIX_VECT1_CONTROL[0], sizeof(mmPCIEMSIX_VECT1_CONTROL)/sizeof(mmPCIEMSIX_VECT1_CONTROL[0]), 0, 0 },
	{ "mmPCIEMSIX_VECT2_ADDR_LO", REG_MMIO, 0x6008, &mmPCIEMSIX_VECT2_ADDR_LO[0], sizeof(mmPCIEMSIX_VECT2_ADDR_LO)/sizeof(mmPCIEMSIX_VECT2_ADDR_LO[0]), 0, 0 },
	{ "mmPCIEMSIX_VECT2_ADDR_HI", REG_MMIO, 0x6009, &mmPCIEMSIX_VECT2_ADDR_HI[0], sizeof(mmPCIEMSIX_VECT2_ADDR_HI)/sizeof(mmPCIEMSIX_VECT2_ADDR_HI[0]), 0, 0 },
	{ "mmPCIEMSIX_VECT2_MSG_DATA", REG_MMIO, 0x600a, &mmPCIEMSIX_VECT2_MSG_DATA[0], sizeof(mmPCIEMSIX_VECT2_MSG_DATA)/sizeof(mmPCIEMSIX_VECT2_MSG_DATA[0]), 0, 0 },
	{ "mmPCIEMSIX_VECT2_CONTROL", REG_MMIO, 0x600b, &mmPCIEMSIX_VECT2_CONTROL[0], sizeof(mmPCIEMSIX_VECT2_CONTROL)/sizeof(mmPCIEMSIX_VECT2_CONTROL[0]), 0, 0 },
	{ "mmPCIEMSIX_VECT3_ADDR_LO", REG_MMIO, 0x600c, &mmPCIEMSIX_VECT3_ADDR_LO[0], sizeof(mmPCIEMSIX_VECT3_ADDR_LO)/sizeof(mmPCIEMSIX_VECT3_ADDR_LO[0]), 0, 0 },
	{ "mmPCIEMSIX_VECT3_ADDR_HI", REG_MMIO, 0x600d, &mmPCIEMSIX_VECT3_ADDR_HI[0], sizeof(mmPCIEMSIX_VECT3_ADDR_HI)/sizeof(mmPCIEMSIX_VECT3_ADDR_HI[0]), 0, 0 },
	{ "mmPCIEMSIX_VECT3_MSG_DATA", REG_MMIO, 0x600e, &mmPCIEMSIX_VECT3_MSG_DATA[0], sizeof(mmPCIEMSIX_VECT3_MSG_DATA)/sizeof(mmPCIEMSIX_VECT3_MSG_DATA[0]), 0, 0 },
	{ "mmPCIEMSIX_VECT3_CONTROL", REG_MMIO, 0x600f, &mmPCIEMSIX_VECT3_CONTROL[0], sizeof(mmPCIEMSIX_VECT3_CONTROL)/sizeof(mmPCIEMSIX_VECT3_CONTROL[0]), 0, 0 },
	{ "mmPCIE_TLP_PREFIX_LOG0", REG_MMIO, 0x62, &mmPCIE_TLP_PREFIX_LOG0[0], sizeof(mmPCIE_TLP_PREFIX_LOG0)/sizeof(mmPCIE_TLP_PREFIX_LOG0[0]), 0, 0 },
	{ "mmPCIEMSIX_PBA", REG_MMIO, 0x6200, &mmPCIEMSIX_PBA[0], sizeof(mmPCIEMSIX_PBA)/sizeof(mmPCIEMSIX_PBA[0]), 0, 0 },
	{ "mmPCIE_TLP_PREFIX_LOG1", REG_MMIO, 0x63, &mmPCIE_TLP_PREFIX_LOG1[0], sizeof(mmPCIE_TLP_PREFIX_LOG1)/sizeof(mmPCIE_TLP_PREFIX_LOG1[0]), 0, 0 },
	{ "mmPCIE_TLP_PREFIX_LOG2", REG_MMIO, 0x64, &mmPCIE_TLP_PREFIX_LOG2[0], sizeof(mmPCIE_TLP_PREFIX_LOG2)/sizeof(mmPCIE_TLP_PREFIX_LOG2[0]), 0, 0 },
	{ "mmPCIE_TLP_PREFIX_LOG3", REG_MMIO, 0x65, &mmPCIE_TLP_PREFIX_LOG3[0], sizeof(mmPCIE_TLP_PREFIX_LOG3)/sizeof(mmPCIE_TLP_PREFIX_LOG3[0]), 0, 0 },
	{ "mmBASE_ADDR_4", REG_MMIO, 0x7, &mmBASE_ADDR_4[0], sizeof(mmBASE_ADDR_4)/sizeof(mmBASE_ADDR_4[0]), 0, 0 },
	{ "mmBASE_ADDR_5", REG_MMIO, 0x8, &mmBASE_ADDR_5[0], sizeof(mmBASE_ADDR_5)/sizeof(mmBASE_ADDR_5[0]), 0, 0 },
	{ "mmPCIE_BAR_ENH_CAP_LIST", REG_MMIO, 0x80, &mmPCIE_BAR_ENH_CAP_LIST[0], sizeof(mmPCIE_BAR_ENH_CAP_LIST)/sizeof(mmPCIE_BAR_ENH_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_BAR1_CAP", REG_MMIO, 0x81, &mmPCIE_BAR1_CAP[0], sizeof(mmPCIE_BAR1_CAP)/sizeof(mmPCIE_BAR1_CAP[0]), 0, 0 },
	{ "mmPCIE_BAR1_CNTL", REG_MMIO, 0x82, &mmPCIE_BAR1_CNTL[0], sizeof(mmPCIE_BAR1_CNTL)/sizeof(mmPCIE_BAR1_CNTL[0]), 0, 0 },
	{ "mmPCIE_BAR2_CAP", REG_MMIO, 0x83, &mmPCIE_BAR2_CAP[0], sizeof(mmPCIE_BAR2_CAP)/sizeof(mmPCIE_BAR2_CAP[0]), 0, 0 },
	{ "mmPCIE_BAR2_CNTL", REG_MMIO, 0x84, &mmPCIE_BAR2_CNTL[0], sizeof(mmPCIE_BAR2_CNTL)/sizeof(mmPCIE_BAR2_CNTL[0]), 0, 0 },
	{ "mmPCIE_BAR3_CAP", REG_MMIO, 0x85, &mmPCIE_BAR3_CAP[0], sizeof(mmPCIE_BAR3_CAP)/sizeof(mmPCIE_BAR3_CAP[0]), 0, 0 },
	{ "mmPCIE_BAR3_CNTL", REG_MMIO, 0x86, &mmPCIE_BAR3_CNTL[0], sizeof(mmPCIE_BAR3_CNTL)/sizeof(mmPCIE_BAR3_CNTL[0]), 0, 0 },
	{ "mmPCIE_BAR4_CAP", REG_MMIO, 0x87, &mmPCIE_BAR4_CAP[0], sizeof(mmPCIE_BAR4_CAP)/sizeof(mmPCIE_BAR4_CAP[0]), 0, 0 },
	{ "mmPCIE_BAR4_CNTL", REG_MMIO, 0x88, &mmPCIE_BAR4_CNTL[0], sizeof(mmPCIE_BAR4_CNTL)/sizeof(mmPCIE_BAR4_CNTL[0]), 0, 0 },
	{ "mmPCIE_BAR5_CAP", REG_MMIO, 0x89, &mmPCIE_BAR5_CAP[0], sizeof(mmPCIE_BAR5_CAP)/sizeof(mmPCIE_BAR5_CAP[0]), 0, 0 },
	{ "mmPCIE_BAR5_CNTL", REG_MMIO, 0x8a, &mmPCIE_BAR5_CNTL[0], sizeof(mmPCIE_BAR5_CNTL)/sizeof(mmPCIE_BAR5_CNTL[0]), 0, 0 },
	{ "mmPCIE_BAR6_CAP", REG_MMIO, 0x8b, &mmPCIE_BAR6_CAP[0], sizeof(mmPCIE_BAR6_CAP)/sizeof(mmPCIE_BAR6_CAP[0]), 0, 0 },
	{ "mmPCIE_BAR6_CNTL", REG_MMIO, 0x8c, &mmPCIE_BAR6_CNTL[0], sizeof(mmPCIE_BAR6_CNTL)/sizeof(mmPCIE_BAR6_CNTL[0]), 0, 0 },
	{ "mmBASE_ADDR_6", REG_MMIO, 0x9, &mmBASE_ADDR_6[0], sizeof(mmBASE_ADDR_6)/sizeof(mmBASE_ADDR_6[0]), 0, 0 },
	{ "mmPCIE_PWR_BUDGET_ENH_CAP_LIST", REG_MMIO, 0x90, &mmPCIE_PWR_BUDGET_ENH_CAP_LIST[0], sizeof(mmPCIE_PWR_BUDGET_ENH_CAP_LIST)/sizeof(mmPCIE_PWR_BUDGET_ENH_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_PWR_BUDGET_DATA_SELECT", REG_MMIO, 0x91, &mmPCIE_PWR_BUDGET_DATA_SELECT[0], sizeof(mmPCIE_PWR_BUDGET_DATA_SELECT)/sizeof(mmPCIE_PWR_BUDGET_DATA_SELECT[0]), 0, 0 },
	{ "mmPCIE_PWR_BUDGET_DATA", REG_MMIO, 0x92, &mmPCIE_PWR_BUDGET_DATA[0], sizeof(mmPCIE_PWR_BUDGET_DATA)/sizeof(mmPCIE_PWR_BUDGET_DATA[0]), 0, 0 },
	{ "mmPCIE_PWR_BUDGET_CAP", REG_MMIO, 0x93, &mmPCIE_PWR_BUDGET_CAP[0], sizeof(mmPCIE_PWR_BUDGET_CAP)/sizeof(mmPCIE_PWR_BUDGET_CAP[0]), 0, 0 },
	{ "mmPCIE_DPA_ENH_CAP_LIST", REG_MMIO, 0x94, &mmPCIE_DPA_ENH_CAP_LIST[0], sizeof(mmPCIE_DPA_ENH_CAP_LIST)/sizeof(mmPCIE_DPA_ENH_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_DPA_CAP", REG_MMIO, 0x95, &mmPCIE_DPA_CAP[0], sizeof(mmPCIE_DPA_CAP)/sizeof(mmPCIE_DPA_CAP[0]), 0, 0 },
	{ "mmPCIE_DPA_LATENCY_INDICATOR", REG_MMIO, 0x96, &mmPCIE_DPA_LATENCY_INDICATOR[0], sizeof(mmPCIE_DPA_LATENCY_INDICATOR)/sizeof(mmPCIE_DPA_LATENCY_INDICATOR[0]), 0, 0 },
	{ "mmPCIE_DPA_STATUS", REG_MMIO, 0x97, &mmPCIE_DPA_STATUS[0], sizeof(mmPCIE_DPA_STATUS)/sizeof(mmPCIE_DPA_STATUS[0]), 0, 0 },
	{ "mmPCIE_DPA_CNTL", REG_MMIO, 0x97, &mmPCIE_DPA_CNTL[0], sizeof(mmPCIE_DPA_CNTL)/sizeof(mmPCIE_DPA_CNTL[0]), 0, 0 },
	{ "mmPCIE_DPA_SUBSTATE_PWR_ALLOC_0", REG_MMIO, 0x98, &mmPCIE_DPA_SUBSTATE_PWR_ALLOC_0[0], sizeof(mmPCIE_DPA_SUBSTATE_PWR_ALLOC_0)/sizeof(mmPCIE_DPA_SUBSTATE_PWR_ALLOC_0[0]), 0, 0 },
	{ "mmPCIE_DPA_SUBSTATE_PWR_ALLOC_4", REG_MMIO, 0x99, &mmPCIE_DPA_SUBSTATE_PWR_ALLOC_4[0], sizeof(mmPCIE_DPA_SUBSTATE_PWR_ALLOC_4)/sizeof(mmPCIE_DPA_SUBSTATE_PWR_ALLOC_4[0]), 0, 0 },
	{ "mmPCIE_SECONDARY_ENH_CAP_LIST", REG_MMIO, 0x9c, &mmPCIE_SECONDARY_ENH_CAP_LIST[0], sizeof(mmPCIE_SECONDARY_ENH_CAP_LIST)/sizeof(mmPCIE_SECONDARY_ENH_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_LINK_CNTL3", REG_MMIO, 0x9d, &mmPCIE_LINK_CNTL3[0], sizeof(mmPCIE_LINK_CNTL3)/sizeof(mmPCIE_LINK_CNTL3[0]), 0, 0 },
	{ "mmPCIE_LANE_ERROR_STATUS", REG_MMIO, 0x9e, &mmPCIE_LANE_ERROR_STATUS[0], sizeof(mmPCIE_LANE_ERROR_STATUS)/sizeof(mmPCIE_LANE_ERROR_STATUS[0]), 0, 0 },
	{ "mmPCIE_LANE_0_EQUALIZATION_CNTL", REG_MMIO, 0x9f, &mmPCIE_LANE_0_EQUALIZATION_CNTL[0], sizeof(mmPCIE_LANE_0_EQUALIZATION_CNTL)/sizeof(mmPCIE_LANE_0_EQUALIZATION_CNTL[0]), 0, 0 },
	{ "mmPCIE_LANE_2_EQUALIZATION_CNTL", REG_MMIO, 0xa0, &mmPCIE_LANE_2_EQUALIZATION_CNTL[0], sizeof(mmPCIE_LANE_2_EQUALIZATION_CNTL)/sizeof(mmPCIE_LANE_2_EQUALIZATION_CNTL[0]), 0, 0 },
	{ "mmPCIE_LANE_4_EQUALIZATION_CNTL", REG_MMIO, 0xa1, &mmPCIE_LANE_4_EQUALIZATION_CNTL[0], sizeof(mmPCIE_LANE_4_EQUALIZATION_CNTL)/sizeof(mmPCIE_LANE_4_EQUALIZATION_CNTL[0]), 0, 0 },
	{ "mmPCIE_LANE_6_EQUALIZATION_CNTL", REG_MMIO, 0xa2, &mmPCIE_LANE_6_EQUALIZATION_CNTL[0], sizeof(mmPCIE_LANE_6_EQUALIZATION_CNTL)/sizeof(mmPCIE_LANE_6_EQUALIZATION_CNTL[0]), 0, 0 },
	{ "mmPCIE_LANE_8_EQUALIZATION_CNTL", REG_MMIO, 0xa3, &mmPCIE_LANE_8_EQUALIZATION_CNTL[0], sizeof(mmPCIE_LANE_8_EQUALIZATION_CNTL)/sizeof(mmPCIE_LANE_8_EQUALIZATION_CNTL[0]), 0, 0 },
	{ "mmPCIE_LANE_10_EQUALIZATION_CNTL", REG_MMIO, 0xa4, &mmPCIE_LANE_10_EQUALIZATION_CNTL[0], sizeof(mmPCIE_LANE_10_EQUALIZATION_CNTL)/sizeof(mmPCIE_LANE_10_EQUALIZATION_CNTL[0]), 0, 0 },
	{ "mmPCIE_LANE_12_EQUALIZATION_CNTL", REG_MMIO, 0xa5, &mmPCIE_LANE_12_EQUALIZATION_CNTL[0], sizeof(mmPCIE_LANE_12_EQUALIZATION_CNTL)/sizeof(mmPCIE_LANE_12_EQUALIZATION_CNTL[0]), 0, 0 },
	{ "mmPCIE_LANE_14_EQUALIZATION_CNTL", REG_MMIO, 0xa6, &mmPCIE_LANE_14_EQUALIZATION_CNTL[0], sizeof(mmPCIE_LANE_14_EQUALIZATION_CNTL)/sizeof(mmPCIE_LANE_14_EQUALIZATION_CNTL[0]), 0, 0 },
	{ "mmPCIE_ACS_ENH_CAP_LIST", REG_MMIO, 0xa8, &mmPCIE_ACS_ENH_CAP_LIST[0], sizeof(mmPCIE_ACS_ENH_CAP_LIST)/sizeof(mmPCIE_ACS_ENH_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_ACS_CNTL", REG_MMIO, 0xa9, &mmPCIE_ACS_CNTL[0], sizeof(mmPCIE_ACS_CNTL)/sizeof(mmPCIE_ACS_CNTL[0]), 0, 0 },
	{ "mmPCIE_ACS_CAP", REG_MMIO, 0xa9, &mmPCIE_ACS_CAP[0], sizeof(mmPCIE_ACS_CAP)/sizeof(mmPCIE_ACS_CAP[0]), 0, 0 },
	{ "mmPCIE_ATS_ENH_CAP_LIST", REG_MMIO, 0xac, &mmPCIE_ATS_ENH_CAP_LIST[0], sizeof(mmPCIE_ATS_ENH_CAP_LIST)/sizeof(mmPCIE_ATS_ENH_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_ATS_CNTL", REG_MMIO, 0xad, &mmPCIE_ATS_CNTL[0], sizeof(mmPCIE_ATS_CNTL)/sizeof(mmPCIE_ATS_CNTL[0]), 0, 0 },
	{ "mmPCIE_ATS_CAP", REG_MMIO, 0xad, &mmPCIE_ATS_CAP[0], sizeof(mmPCIE_ATS_CAP)/sizeof(mmPCIE_ATS_CAP[0]), 0, 0 },
	{ "mmADAPTER_ID", REG_MMIO, 0xb, &mmADAPTER_ID[0], sizeof(mmADAPTER_ID)/sizeof(mmADAPTER_ID[0]), 0, 0 },
	{ "mmPCIE_PAGE_REQ_ENH_CAP_LIST", REG_MMIO, 0xb0, &mmPCIE_PAGE_REQ_ENH_CAP_LIST[0], sizeof(mmPCIE_PAGE_REQ_ENH_CAP_LIST)/sizeof(mmPCIE_PAGE_REQ_ENH_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_PAGE_REQ_STATUS", REG_MMIO, 0xb1, &mmPCIE_PAGE_REQ_STATUS[0], sizeof(mmPCIE_PAGE_REQ_STATUS)/sizeof(mmPCIE_PAGE_REQ_STATUS[0]), 0, 0 },
	{ "mmPCIE_PAGE_REQ_CNTL", REG_MMIO, 0xb1, &mmPCIE_PAGE_REQ_CNTL[0], sizeof(mmPCIE_PAGE_REQ_CNTL)/sizeof(mmPCIE_PAGE_REQ_CNTL[0]), 0, 0 },
	{ "mmPCIE_OUTSTAND_PAGE_REQ_CAPACITY", REG_MMIO, 0xb2, &mmPCIE_OUTSTAND_PAGE_REQ_CAPACITY[0], sizeof(mmPCIE_OUTSTAND_PAGE_REQ_CAPACITY)/sizeof(mmPCIE_OUTSTAND_PAGE_REQ_CAPACITY[0]), 0, 0 },
	{ "mmPCIE_OUTSTAND_PAGE_REQ_ALLOC", REG_MMIO, 0xb3, &mmPCIE_OUTSTAND_PAGE_REQ_ALLOC[0], sizeof(mmPCIE_OUTSTAND_PAGE_REQ_ALLOC)/sizeof(mmPCIE_OUTSTAND_PAGE_REQ_ALLOC[0]), 0, 0 },
	{ "mmPCIE_PASID_ENH_CAP_LIST", REG_MMIO, 0xb4, &mmPCIE_PASID_ENH_CAP_LIST[0], sizeof(mmPCIE_PASID_ENH_CAP_LIST)/sizeof(mmPCIE_PASID_ENH_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_PASID_CNTL", REG_MMIO, 0xb5, &mmPCIE_PASID_CNTL[0], sizeof(mmPCIE_PASID_CNTL)/sizeof(mmPCIE_PASID_CNTL[0]), 0, 0 },
	{ "mmPCIE_PASID_CAP", REG_MMIO, 0xb5, &mmPCIE_PASID_CAP[0], sizeof(mmPCIE_PASID_CAP)/sizeof(mmPCIE_PASID_CAP[0]), 0, 0 },
	{ "mmPCIE_TPH_REQR_ENH_CAP_LIST", REG_MMIO, 0xb8, &mmPCIE_TPH_REQR_ENH_CAP_LIST[0], sizeof(mmPCIE_TPH_REQR_ENH_CAP_LIST)/sizeof(mmPCIE_TPH_REQR_ENH_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_TPH_REQR_CAP", REG_MMIO, 0xb9, &mmPCIE_TPH_REQR_CAP[0], sizeof(mmPCIE_TPH_REQR_CAP)/sizeof(mmPCIE_TPH_REQR_CAP[0]), 0, 0 },
	{ "mmPCIE_TPH_REQR_CNTL", REG_MMIO, 0xba, &mmPCIE_TPH_REQR_CNTL[0], sizeof(mmPCIE_TPH_REQR_CNTL)/sizeof(mmPCIE_TPH_REQR_CNTL[0]), 0, 0 },
	{ "mmPCIE_MC_ENH_CAP_LIST", REG_MMIO, 0xbc, &mmPCIE_MC_ENH_CAP_LIST[0], sizeof(mmPCIE_MC_ENH_CAP_LIST)/sizeof(mmPCIE_MC_ENH_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_MC_CNTL", REG_MMIO, 0xbd, &mmPCIE_MC_CNTL[0], sizeof(mmPCIE_MC_CNTL)/sizeof(mmPCIE_MC_CNTL[0]), 0, 0 },
	{ "mmPCIE_MC_CAP", REG_MMIO, 0xbd, &mmPCIE_MC_CAP[0], sizeof(mmPCIE_MC_CAP)/sizeof(mmPCIE_MC_CAP[0]), 0, 0 },
	{ "mmPCIE_MC_ADDR0", REG_MMIO, 0xbe, &mmPCIE_MC_ADDR0[0], sizeof(mmPCIE_MC_ADDR0)/sizeof(mmPCIE_MC_ADDR0[0]), 0, 0 },
	{ "mmPCIE_MC_ADDR1", REG_MMIO, 0xbf, &mmPCIE_MC_ADDR1[0], sizeof(mmPCIE_MC_ADDR1)/sizeof(mmPCIE_MC_ADDR1[0]), 0, 0 },
	{ "mmROM_BASE_ADDR", REG_MMIO, 0xc, &mmROM_BASE_ADDR[0], sizeof(mmROM_BASE_ADDR)/sizeof(mmROM_BASE_ADDR[0]), 0, 0 },
	{ "mmPCIE_INDEX_2", REG_MMIO, 0xc, &mmPCIE_INDEX_2[0], sizeof(mmPCIE_INDEX_2)/sizeof(mmPCIE_INDEX_2[0]), 0, 0 },
	{ "mmPCIE_MC_RCV0", REG_MMIO, 0xc0, &mmPCIE_MC_RCV0[0], sizeof(mmPCIE_MC_RCV0)/sizeof(mmPCIE_MC_RCV0[0]), 0, 0 },
	{ "mmPCIE_MC_RCV1", REG_MMIO, 0xc1, &mmPCIE_MC_RCV1[0], sizeof(mmPCIE_MC_RCV1)/sizeof(mmPCIE_MC_RCV1[0]), 0, 0 },
	{ "mmPCIE_MC_BLOCK_ALL0", REG_MMIO, 0xc2, &mmPCIE_MC_BLOCK_ALL0[0], sizeof(mmPCIE_MC_BLOCK_ALL0)/sizeof(mmPCIE_MC_BLOCK_ALL0[0]), 0, 0 },
	{ "mmPCIE_MC_BLOCK_ALL1", REG_MMIO, 0xc3, &mmPCIE_MC_BLOCK_ALL1[0], sizeof(mmPCIE_MC_BLOCK_ALL1)/sizeof(mmPCIE_MC_BLOCK_ALL1[0]), 0, 0 },
	{ "mmPCIE_MC_BLOCK_UNTRANSLATED_0", REG_MMIO, 0xc4, &mmPCIE_MC_BLOCK_UNTRANSLATED_0[0], sizeof(mmPCIE_MC_BLOCK_UNTRANSLATED_0)/sizeof(mmPCIE_MC_BLOCK_UNTRANSLATED_0[0]), 0, 0 },
	{ "mmPCIE_MC_BLOCK_UNTRANSLATED_1", REG_MMIO, 0xc5, &mmPCIE_MC_BLOCK_UNTRANSLATED_1[0], sizeof(mmPCIE_MC_BLOCK_UNTRANSLATED_1)/sizeof(mmPCIE_MC_BLOCK_UNTRANSLATED_1[0]), 0, 0 },
	{ "mmPCIE_LTR_ENH_CAP_LIST", REG_MMIO, 0xc8, &mmPCIE_LTR_ENH_CAP_LIST[0], sizeof(mmPCIE_LTR_ENH_CAP_LIST)/sizeof(mmPCIE_LTR_ENH_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_LTR_CAP", REG_MMIO, 0xc9, &mmPCIE_LTR_CAP[0], sizeof(mmPCIE_LTR_CAP)/sizeof(mmPCIE_LTR_CAP[0]), 0, 0 },
	{ "mmPCIE_ARI_ENH_CAP_LIST", REG_MMIO, 0xca, &mmPCIE_ARI_ENH_CAP_LIST[0], sizeof(mmPCIE_ARI_ENH_CAP_LIST)/sizeof(mmPCIE_ARI_ENH_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_ARI_CNTL", REG_MMIO, 0xcb, &mmPCIE_ARI_CNTL[0], sizeof(mmPCIE_ARI_CNTL)/sizeof(mmPCIE_ARI_CNTL[0]), 0, 0 },
	{ "mmPCIE_ARI_CAP", REG_MMIO, 0xcb, &mmPCIE_ARI_CAP[0], sizeof(mmPCIE_ARI_CAP)/sizeof(mmPCIE_ARI_CAP[0]), 0, 0 },
	{ "mmPCIE_SRIOV_ENH_CAP_LIST", REG_MMIO, 0xcc, &mmPCIE_SRIOV_ENH_CAP_LIST[0], sizeof(mmPCIE_SRIOV_ENH_CAP_LIST)/sizeof(mmPCIE_SRIOV_ENH_CAP_LIST[0]), 0, 0 },
	{ "mmPCIE_SRIOV_CAP", REG_MMIO, 0xcd, &mmPCIE_SRIOV_CAP[0], sizeof(mmPCIE_SRIOV_CAP)/sizeof(mmPCIE_SRIOV_CAP[0]), 0, 0 },
	{ "mmPCIE_SRIOV_CONTROL", REG_MMIO, 0xce, &mmPCIE_SRIOV_CONTROL[0], sizeof(mmPCIE_SRIOV_CONTROL)/sizeof(mmPCIE_SRIOV_CONTROL[0]), 0, 0 },
	{ "mmPCIE_SRIOV_STATUS", REG_MMIO, 0xce, &mmPCIE_SRIOV_STATUS[0], sizeof(mmPCIE_SRIOV_STATUS)/sizeof(mmPCIE_SRIOV_STATUS[0]), 0, 0 },
	{ "mmPCIE_SRIOV_INITIAL_VFS", REG_MMIO, 0xcf, &mmPCIE_SRIOV_INITIAL_VFS[0], sizeof(mmPCIE_SRIOV_INITIAL_VFS)/sizeof(mmPCIE_SRIOV_INITIAL_VFS[0]), 0, 0 },
	{ "mmPCIE_SRIOV_TOTAL_VFS", REG_MMIO, 0xcf, &mmPCIE_SRIOV_TOTAL_VFS[0], sizeof(mmPCIE_SRIOV_TOTAL_VFS)/sizeof(mmPCIE_SRIOV_TOTAL_VFS[0]), 0, 0 },
	{ "mmPCIE_DATA_2", REG_MMIO, 0xd, &mmPCIE_DATA_2[0], sizeof(mmPCIE_DATA_2)/sizeof(mmPCIE_DATA_2[0]), 0, 0 },
	{ "mmCAP_PTR", REG_MMIO, 0xd, &mmCAP_PTR[0], sizeof(mmCAP_PTR)/sizeof(mmCAP_PTR[0]), 0, 0 },
	{ "mmPCIE_SRIOV_FUNC_DEP_LINK", REG_MMIO, 0xd0, &mmPCIE_SRIOV_FUNC_DEP_LINK[0], sizeof(mmPCIE_SRIOV_FUNC_DEP_LINK)/sizeof(mmPCIE_SRIOV_FUNC_DEP_LINK[0]), 0, 0 },
	{ "mmPCIE_SRIOV_NUM_VFS", REG_MMIO, 0xd0, &mmPCIE_SRIOV_NUM_VFS[0], sizeof(mmPCIE_SRIOV_NUM_VFS)/sizeof(mmPCIE_SRIOV_NUM_VFS[0]), 0, 0 },
	{ "mmPCIE_SRIOV_FIRST_VF_OFFSET", REG_MMIO, 0xd1, &mmPCIE_SRIOV_FIRST_VF_OFFSET[0], sizeof(mmPCIE_SRIOV_FIRST_VF_OFFSET)/sizeof(mmPCIE_SRIOV_FIRST_VF_OFFSET[0]), 0, 0 },
	{ "mmPCIE_SRIOV_VF_STRIDE", REG_MMIO, 0xd1, &mmPCIE_SRIOV_VF_STRIDE[0], sizeof(mmPCIE_SRIOV_VF_STRIDE)/sizeof(mmPCIE_SRIOV_VF_STRIDE[0]), 0, 0 },
	{ "mmPCIE_SRIOV_VF_DEVICE_ID", REG_MMIO, 0xd2, &mmPCIE_SRIOV_VF_DEVICE_ID[0], sizeof(mmPCIE_SRIOV_VF_DEVICE_ID)/sizeof(mmPCIE_SRIOV_VF_DEVICE_ID[0]), 0, 0 },
	{ "mmPCIE_SRIOV_SUPPORTED_PAGE_SIZE", REG_MMIO, 0xd3, &mmPCIE_SRIOV_SUPPORTED_PAGE_SIZE[0], sizeof(mmPCIE_SRIOV_SUPPORTED_PAGE_SIZE)/sizeof(mmPCIE_SRIOV_SUPPORTED_PAGE_SIZE[0]), 0, 0 },
	{ "mmPCIE_SRIOV_SYSTEM_PAGE_SIZE", REG_MMIO, 0xd4, &mmPCIE_SRIOV_SYSTEM_PAGE_SIZE[0], sizeof(mmPCIE_SRIOV_SYSTEM_PAGE_SIZE)/sizeof(mmPCIE_SRIOV_SYSTEM_PAGE_SIZE[0]), 0, 0 },
	{ "mmPCIE_SRIOV_VF_BASE_ADDR_0", REG_MMIO, 0xd5, &mmPCIE_SRIOV_VF_BASE_ADDR_0[0], sizeof(mmPCIE_SRIOV_VF_BASE_ADDR_0)/sizeof(mmPCIE_SRIOV_VF_BASE_ADDR_0[0]), 0, 0 },
	{ "mmPCIE_SRIOV_VF_BASE_ADDR_1", REG_MMIO, 0xd6, &mmPCIE_SRIOV_VF_BASE_ADDR_1[0], sizeof(mmPCIE_SRIOV_VF_BASE_ADDR_1)/sizeof(mmPCIE_SRIOV_VF_BASE_ADDR_1[0]), 0, 0 },
	{ "mmPCIE_SRIOV_VF_BASE_ADDR_2", REG_MMIO, 0xd7, &mmPCIE_SRIOV_VF_BASE_ADDR_2[0], sizeof(mmPCIE_SRIOV_VF_BASE_ADDR_2)/sizeof(mmPCIE_SRIOV_VF_BASE_ADDR_2[0]), 0, 0 },
	{ "mmPCIE_SRIOV_VF_BASE_ADDR_3", REG_MMIO, 0xd8, &mmPCIE_SRIOV_VF_BASE_ADDR_3[0], sizeof(mmPCIE_SRIOV_VF_BASE_ADDR_3)/sizeof(mmPCIE_SRIOV_VF_BASE_ADDR_3[0]), 0, 0 },
	{ "mmPCIE_SRIOV_VF_BASE_ADDR_4", REG_MMIO, 0xd9, &mmPCIE_SRIOV_VF_BASE_ADDR_4[0], sizeof(mmPCIE_SRIOV_VF_BASE_ADDR_4)/sizeof(mmPCIE_SRIOV_VF_BASE_ADDR_4[0]), 0, 0 },
	{ "mmPCIE_SRIOV_VF_BASE_ADDR_5", REG_MMIO, 0xda, &mmPCIE_SRIOV_VF_BASE_ADDR_5[0], sizeof(mmPCIE_SRIOV_VF_BASE_ADDR_5)/sizeof(mmPCIE_SRIOV_VF_BASE_ADDR_5[0]), 0, 0 },
	{ "mmPCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET", REG_MMIO, 0xdb, &mmPCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET[0], sizeof(mmPCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET)/sizeof(mmPCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET[0]), 0, 0 },
	{ "mmPCIE_INDEX", REG_MMIO, 0xe, &mmPCIE_INDEX[0], sizeof(mmPCIE_INDEX)/sizeof(mmPCIE_INDEX[0]), 0, 0 },
	{ "mmINTERRUPT_LINE", REG_MMIO, 0xf, &mmINTERRUPT_LINE[0], sizeof(mmINTERRUPT_LINE)/sizeof(mmINTERRUPT_LINE[0]), 0, 0 },
	{ "mmINTERRUPT_PIN", REG_MMIO, 0xf, &mmINTERRUPT_PIN[0], sizeof(mmINTERRUPT_PIN)/sizeof(mmINTERRUPT_PIN[0]), 0, 0 },
	{ "mmMAX_LATENCY", REG_MMIO, 0xf, &mmMAX_LATENCY[0], sizeof(mmMAX_LATENCY)/sizeof(mmMAX_LATENCY[0]), 0, 0 },
	{ "mmMIN_GRANT", REG_MMIO, 0xf, &mmMIN_GRANT[0], sizeof(mmMIN_GRANT)/sizeof(mmMIN_GRANT[0]), 0, 0 },
	{ "mmPCIE_EFUSE", REG_MMIO, 0xfc0, &mmPCIE_EFUSE[0], sizeof(mmPCIE_EFUSE)/sizeof(mmPCIE_EFUSE[0]), 0, 0 },
	{ "mmPCIE_EFUSE2", REG_MMIO, 0xfc1, &mmPCIE_EFUSE2[0], sizeof(mmPCIE_EFUSE2)/sizeof(mmPCIE_EFUSE2[0]), 0, 0 },
	{ "mmPCIE_EFUSE3", REG_MMIO, 0xfc2, &mmPCIE_EFUSE3[0], sizeof(mmPCIE_EFUSE3)/sizeof(mmPCIE_EFUSE3[0]), 0, 0 },
	{ "mmPCIE_EFUSE4", REG_MMIO, 0xfc3, &mmPCIE_EFUSE4[0], sizeof(mmPCIE_EFUSE4)/sizeof(mmPCIE_EFUSE4[0]), 0, 0 },
	{ "mmPCIE_EFUSE5", REG_MMIO, 0xfc4, &mmPCIE_EFUSE5[0], sizeof(mmPCIE_EFUSE5)/sizeof(mmPCIE_EFUSE5[0]), 0, 0 },
	{ "mmPCIE_EFUSE6", REG_MMIO, 0xfc5, &mmPCIE_EFUSE6[0], sizeof(mmPCIE_EFUSE6)/sizeof(mmPCIE_EFUSE6[0]), 0, 0 },
	{ "mmPCIE_EFUSE7", REG_MMIO, 0xfc6, &mmPCIE_EFUSE7[0], sizeof(mmPCIE_EFUSE7)/sizeof(mmPCIE_EFUSE7[0]), 0, 0 },
