// Seed: 676509004
module module_0 (
    output logic id_0,
    input logic id_1
    , id_17,
    input logic id_2,
    input id_3,
    output id_4,
    input logic id_5,
    output reg id_6,
    input id_7,
    input id_8,
    input id_9,
    output logic id_10,
    input id_11,
    output id_12,
    input logic id_13,
    output logic id_14,
    input id_15,
    input logic id_16
);
  initial begin
    id_6 <= 1;
  end
endmodule
`timescale 1ps / 1ps
