Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /csehome/jeehye/2023_2_SNU_Logic_Design_Lab9_TrafficController/trafficNextState_tb_isim_beh.exe -prj /csehome/jeehye/2023_2_SNU_Logic_Design_Lab9_TrafficController/trafficNextState_tb_beh.prj work.trafficNextState_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/csehome/jeehye/2023_2_SNU_Logic_Design_Lab9_TrafficController/trafficNextState.v" into library work
Analyzing Verilog file "/csehome/jeehye/2023_2_SNU_Logic_Design_Lab9_TrafficController/trafficNextState_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82360 KB
Fuse CPU Usage: 790 ms
Compiling module trafficNextState
Compiling module trafficNextState_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /csehome/jeehye/2023_2_SNU_Logic_Design_Lab9_TrafficController/trafficNextState_tb_isim_beh.exe
Fuse Memory Usage: 1166848 KB
Fuse CPU Usage: 810 ms
GCC CPU Usage: 230 ms
