###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 19:33:18 2016
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[17]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.481
= Slack Time                    0.669
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.669 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.669 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.669 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.809 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.873 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    0.978 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.034 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.160 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.336 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.394 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.081 |    1.751 | 
     | U593                    | C ^ -> Y v           | AOI22X1 | 0.152 | 0.238 |   1.319 |    1.989 | 
     | U284                    | A v -> Y v           | BUFX2   | 0.050 | 0.084 |   1.403 |    2.073 | 
     | U594                    | A v -> Y ^           | INVX1   | 0.076 | 0.076 |   1.479 |    2.149 | 
     |                         | reg_write_addr[17] ^ |         | 0.076 | 0.001 |   1.481 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[14]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.453
= Slack Time                    0.697
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.697 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.697 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.697 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.837 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.901 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.006 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.062 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.188 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.364 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.422 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.082 |    1.779 | 
     | U587                    | C ^ -> Y v           | AOI22X1 | 0.152 | 0.208 |   1.289 |    1.987 | 
     | U281                    | A v -> Y v           | BUFX2   | 0.037 | 0.069 |   1.358 |    2.056 | 
     | U588                    | A v -> Y ^           | INVX1   | 0.108 | 0.092 |   1.451 |    2.148 | 
     |                         | reg_write_addr[14] ^ |         | 0.108 | 0.002 |   1.453 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[12]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.452
= Slack Time                    0.698
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.698 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.698 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.698 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.838 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.901 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.007 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.063 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.189 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.365 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.423 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.081 |    1.780 | 
     | U583                    | C ^ -> Y v           | AOI22X1 | 0.147 | 0.228 |   1.310 |    2.008 | 
     | U279                    | A v -> Y v           | BUFX2   | 0.041 | 0.073 |   1.383 |    2.081 | 
     | U584                    | A v -> Y ^           | INVX1   | 0.068 | 0.068 |   1.451 |    2.149 | 
     |                         | reg_write_addr[12] ^ |         | 0.068 | 0.001 |   1.452 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[27]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.449
= Slack Time                    0.701
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.701 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.701 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.701 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.841 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.904 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.010 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.066 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.192 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.368 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.426 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.082 |    1.782 | 
     | U613                    | C ^ -> Y v           | AOI22X1 | 0.153 | 0.231 |   1.313 |    2.014 | 
     | U294                    | A v -> Y v           | BUFX2   | 0.035 | 0.066 |   1.379 |    2.080 | 
     | U614                    | A v -> Y ^           | INVX1   | 0.074 | 0.069 |   1.448 |    2.149 | 
     |                         | reg_write_addr[27] ^ |         | 0.074 | 0.001 |   1.449 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[11]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.449
= Slack Time                    0.702
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.702 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.702 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.702 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.842 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.905 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.010 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.066 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.192 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.368 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.426 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.081 |    1.783 | 
     | U581                    | C ^ -> Y v           | AOI22X1 | 0.146 | 0.232 |   1.313 |    2.015 | 
     | U278                    | A v -> Y v           | BUFX2   | 0.044 | 0.077 |   1.390 |    2.092 | 
     | U582                    | A v -> Y ^           | INVX1   | 0.050 | 0.058 |   1.448 |    2.149 | 
     |                         | reg_write_addr[11] ^ |         | 0.050 | 0.001 |   1.449 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[23]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.439
= Slack Time                    0.711
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.711 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.711 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.711 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.851 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.914 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.020 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.076 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.202 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.378 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.436 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.081 |    1.793 | 
     | U605                    | C ^ -> Y v           | AOI22X1 | 0.144 | 0.220 |   1.302 |    2.013 | 
     | U290                    | A v -> Y v           | BUFX2   | 0.034 | 0.066 |   1.368 |    2.079 | 
     | U606                    | A v -> Y ^           | INVX1   | 0.075 | 0.070 |   1.438 |    2.149 | 
     |                         | reg_write_addr[23] ^ |         | 0.075 | 0.001 |   1.439 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[28]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.435
= Slack Time                    0.715
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.715 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.715 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.715 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.855 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.918 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.023 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.080 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.205 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.381 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.439 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.081 |    1.796 | 
     | U615                    | C ^ -> Y v           | AOI22X1 | 0.148 | 0.226 |   1.307 |    2.022 | 
     | U295                    | A v -> Y v           | BUFX2   | 0.034 | 0.065 |   1.372 |    2.087 | 
     | U616                    | A v -> Y ^           | INVX1   | 0.063 | 0.062 |   1.434 |    2.149 | 
     |                         | reg_write_addr[28] ^ |         | 0.063 | 0.001 |   1.435 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[24]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.434
= Slack Time                    0.716
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.716 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.716 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.716 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.856 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.919 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.025 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.081 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.207 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.383 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.441 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.082 |    1.798 | 
     | U607                    | C ^ -> Y v           | AOI22X1 | 0.147 | 0.220 |   1.301 |    2.017 | 
     | U291                    | A v -> Y v           | BUFX2   | 0.036 | 0.067 |   1.368 |    2.084 | 
     | U608                    | A v -> Y ^           | INVX1   | 0.066 | 0.065 |   1.433 |    2.149 | 
     |                         | reg_write_addr[24] ^ |         | 0.066 | 0.001 |   1.434 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[19]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.433
= Slack Time                    0.717
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.717 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.717 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.717 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.857 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.920 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.026 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.082 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.208 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.384 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.442 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.081 |    1.799 | 
     | U597                    | C ^ -> Y v           | AOI22X1 | 0.147 | 0.231 |   1.312 |    2.030 | 
     | U286                    | A v -> Y v           | BUFX2   | 0.035 | 0.066 |   1.378 |    2.096 | 
     | U598                    | A v -> Y ^           | INVX1   | 0.049 | 0.054 |   1.432 |    2.149 | 
     |                         | reg_write_addr[19] ^ |         | 0.049 | 0.001 |   1.433 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[29]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.433
= Slack Time                    0.717
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.717 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.717 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.717 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.857 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.920 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.026 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.082 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.208 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.384 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.442 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.081 |    1.799 | 
     | U617                    | C ^ -> Y v           | AOI22X1 | 0.145 | 0.225 |   1.307 |    2.024 | 
     | U296                    | A v -> Y v           | BUFX2   | 0.031 | 0.061 |   1.368 |    2.086 | 
     | U618                    | A v -> Y ^           | INVX1   | 0.066 | 0.064 |   1.432 |    2.149 | 
     |                         | reg_write_addr[29] ^ |         | 0.066 | 0.001 |   1.433 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[8]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.430
= Slack Time                    0.720
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                     |         |       |       |  Time   |   Time   | 
     |-------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^        |         | 0.000 |       |   0.000 |    0.720 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |    0.720 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^          | INVX4   | 0.000 | 0.000 |   0.000 |    0.720 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v        | DFFSR   | 0.029 | 0.140 |   0.140 |    0.860 | 
     | U442                    | A v -> Y v          | BUFX2   | 0.039 | 0.063 |   0.203 |    0.923 | 
     | U441                    | A v -> Y ^          | INVX1   | 0.128 | 0.106 |   0.309 |    1.028 | 
     | U304                    | A ^ -> Y ^          | OR2X2   | 0.031 | 0.056 |   0.365 |    1.085 | 
     | U302                    | B ^ -> Y ^          | OR2X2   | 0.132 | 0.126 |   0.491 |    1.210 | 
     | U258                    | A ^ -> Y v          | INVX4   | 0.511 | 0.176 |   0.667 |    1.386 | 
     | U272                    | B v -> Y v          | OR2X2   | 0.115 | 0.058 |   0.725 |    1.445 | 
     | U273                    | A v -> Y ^          | INVX2   | 0.679 | 0.357 |   1.081 |    1.801 | 
     | U575                    | C ^ -> Y v          | AOI22X1 | 0.147 | 0.205 |   1.286 |    2.006 | 
     | U275                    | A v -> Y v          | BUFX2   | 0.030 | 0.061 |   1.347 |    2.067 | 
     | U576                    | A v -> Y ^          | INVX1   | 0.095 | 0.082 |   1.429 |    2.148 | 
     |                         | reg_write_addr[8] ^ |         | 0.095 | 0.002 |   1.430 |    2.150 | 
     +----------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[18]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.428
= Slack Time                    0.722
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.722 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.722 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.722 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.862 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.925 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.031 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.087 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.212 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.388 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.447 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.082 |    1.803 | 
     | U595                    | C ^ -> Y v           | AOI22X1 | 0.151 | 0.205 |   1.287 |    2.008 | 
     | U285                    | A v -> Y v           | BUFX2   | 0.041 | 0.073 |   1.360 |    2.082 | 
     | U596                    | A v -> Y ^           | INVX1   | 0.068 | 0.067 |   1.427 |    2.149 | 
     |                         | reg_write_addr[18] ^ |         | 0.068 | 0.001 |   1.428 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[16]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.428
= Slack Time                    0.722
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.722 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.722 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.722 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.862 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.925 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.031 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.087 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.212 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.388 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.447 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.081 |    1.803 | 
     | U591                    | C ^ -> Y v           | AOI22X1 | 0.144 | 0.225 |   1.307 |    2.029 | 
     | U283                    | A v -> Y v           | BUFX2   | 0.035 | 0.067 |   1.373 |    2.095 | 
     | U592                    | A v -> Y ^           | INVX1   | 0.049 | 0.054 |   1.428 |    2.149 | 
     |                         | reg_write_addr[16] ^ |         | 0.049 | 0.001 |   1.428 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[21]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.424
= Slack Time                    0.726
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.726 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.726 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.726 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.866 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.929 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.035 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.091 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.217 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.393 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.451 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.081 |    1.807 | 
     | U601                    | C ^ -> Y v           | AOI22X1 | 0.144 | 0.230 |   1.311 |    2.037 | 
     | U288                    | A v -> Y v           | BUFX2   | 0.030 | 0.060 |   1.372 |    2.098 | 
     | U602                    | A v -> Y ^           | INVX1   | 0.048 | 0.052 |   1.423 |    2.149 | 
     |                         | reg_write_addr[21] ^ |         | 0.048 | 0.001 |   1.424 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[20]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.422
= Slack Time                    0.728
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.728 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.728 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.728 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.868 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.931 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.036 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.093 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.218 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.394 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.452 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.081 |    1.809 | 
     | U599                    | C ^ -> Y v           | AOI22X1 | 0.147 | 0.222 |   1.304 |    2.031 | 
     | U287                    | A v -> Y v           | BUFX2   | 0.034 | 0.065 |   1.368 |    2.096 | 
     | U600                    | A v -> Y ^           | INVX1   | 0.049 | 0.053 |   1.422 |    2.149 | 
     |                         | reg_write_addr[20] ^ |         | 0.049 | 0.001 |   1.422 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[13]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.422
= Slack Time                    0.728
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.728 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.728 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.728 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.868 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.931 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.037 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.093 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.218 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.394 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.453 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.081 |    1.809 | 
     | U585                    | C ^ -> Y v           | AOI22X1 | 0.147 | 0.203 |   1.284 |    2.012 | 
     | U280                    | A v -> Y v           | BUFX2   | 0.039 | 0.071 |   1.356 |    2.083 | 
     | U586                    | A v -> Y ^           | INVX1   | 0.065 | 0.066 |   1.421 |    2.149 | 
     |                         | reg_write_addr[13] ^ |         | 0.065 | 0.001 |   1.422 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[15]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.421
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.730 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.730 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.730 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.870 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.933 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.038 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.095 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.220 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.396 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.454 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.082 |    1.811 | 
     | U589                    | C ^ -> Y v           | AOI22X1 | 0.148 | 0.206 |   1.287 |    2.016 | 
     | U282                    | A v -> Y v           | BUFX2   | 0.036 | 0.068 |   1.355 |    2.084 | 
     | U590                    | A v -> Y ^           | INVX1   | 0.065 | 0.065 |   1.420 |    2.149 | 
     |                         | reg_write_addr[15] ^ |         | 0.065 | 0.001 |   1.421 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[25]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.420
= Slack Time                    0.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.730 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.730 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.730 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.870 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.933 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.038 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.095 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.220 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.396 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.455 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.081 |    1.811 | 
     | U609                    | C ^ -> Y v           | AOI22X1 | 0.146 | 0.212 |   1.293 |    2.023 | 
     | U292                    | A v -> Y v           | BUFX2   | 0.034 | 0.065 |   1.358 |    2.087 | 
     | U610                    | A v -> Y ^           | INVX1   | 0.062 | 0.062 |   1.419 |    2.149 | 
     |                         | reg_write_addr[25] ^ |         | 0.062 | 0.001 |   1.420 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[22]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.419
= Slack Time                    0.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.731 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.731 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.731 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.871 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.934 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.040 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.096 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.222 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.398 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.456 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.081 |    1.812 | 
     | U603                    | C ^ -> Y v           | AOI22X1 | 0.140 | 0.225 |   1.307 |    2.038 | 
     | U289                    | A v -> Y v           | BUFX2   | 0.029 | 0.060 |   1.367 |    2.098 | 
     | U604                    | A v -> Y ^           | INVX1   | 0.048 | 0.052 |   1.418 |    2.149 | 
     |                         | reg_write_addr[22] ^ |         | 0.048 | 0.001 |   1.419 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[26]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.417
= Slack Time                    0.733
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.733 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.733 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.733 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.873 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.936 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.041 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.098 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.223 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.399 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.457 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.081 |    1.814 | 
     | U611                    | C ^ -> Y v           | AOI22X1 | 0.146 | 0.213 |   1.294 |    2.027 | 
     | U293                    | A v -> Y v           | BUFX2   | 0.033 | 0.064 |   1.358 |    2.091 | 
     | U612                    | A v -> Y ^           | INVX1   | 0.057 | 0.059 |   1.416 |    2.149 | 
     |                         | reg_write_addr[26] ^ |         | 0.057 | 0.001 |   1.417 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[10]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.412
= Slack Time                    0.738
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.738 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.738 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.738 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.878 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.941 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.047 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.103 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.228 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.404 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.463 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.082 |    1.819 | 
     | U579                    | C ^ -> Y v           | AOI22X1 | 0.144 | 0.195 |   1.277 |    2.015 | 
     | U277                    | A v -> Y v           | BUFX2   | 0.031 | 0.062 |   1.339 |    2.077 | 
     | U580                    | A v -> Y ^           | INVX1   | 0.079 | 0.072 |   1.411 |    2.149 | 
     |                         | reg_write_addr[10] ^ |         | 0.079 | 0.001 |   1.412 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[6]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.410
= Slack Time                    0.740
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                     |         |       |       |  Time   |   Time   | 
     |-------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^        |         | 0.000 |       |   0.000 |    0.740 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |    0.740 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^          | INVX4   | 0.000 | 0.000 |   0.000 |    0.740 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v        | DFFSR   | 0.029 | 0.140 |   0.140 |    0.880 | 
     | U442                    | A v -> Y v          | BUFX2   | 0.039 | 0.063 |   0.203 |    0.943 | 
     | U441                    | A v -> Y ^          | INVX1   | 0.128 | 0.106 |   0.309 |    1.049 | 
     | U304                    | A ^ -> Y ^          | OR2X2   | 0.031 | 0.056 |   0.365 |    1.105 | 
     | U302                    | B ^ -> Y ^          | OR2X2   | 0.132 | 0.126 |   0.491 |    1.231 | 
     | U258                    | A ^ -> Y v          | INVX4   | 0.511 | 0.176 |   0.667 |    1.407 | 
     | U272                    | B v -> Y v          | OR2X2   | 0.115 | 0.058 |   0.725 |    1.465 | 
     | U273                    | A v -> Y ^          | INVX2   | 0.679 | 0.357 |   1.081 |    1.821 | 
     | U571                    | C ^ -> Y v          | AOI22X1 | 0.142 | 0.188 |   1.269 |    2.009 | 
     | U453                    | A v -> Y v          | BUFX2   | 0.037 | 0.069 |   1.338 |    2.078 | 
     | U572                    | A v -> Y ^          | INVX1   | 0.075 | 0.071 |   1.409 |    2.149 | 
     |                         | reg_write_addr[6] ^ |         | 0.075 | 0.001 |   1.410 |    2.150 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[9]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.405
= Slack Time                    0.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                     |         |       |       |  Time   |   Time   | 
     |-------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^        |         | 0.000 |       |   0.000 |    0.745 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |    0.745 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^          | INVX4   | 0.000 | 0.000 |   0.000 |    0.745 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v        | DFFSR   | 0.029 | 0.140 |   0.140 |    0.885 | 
     | U442                    | A v -> Y v          | BUFX2   | 0.039 | 0.063 |   0.203 |    0.948 | 
     | U441                    | A v -> Y ^          | INVX1   | 0.128 | 0.106 |   0.309 |    1.054 | 
     | U304                    | A ^ -> Y ^          | OR2X2   | 0.031 | 0.056 |   0.365 |    1.110 | 
     | U302                    | B ^ -> Y ^          | OR2X2   | 0.132 | 0.126 |   0.491 |    1.236 | 
     | U258                    | A ^ -> Y v          | INVX4   | 0.511 | 0.176 |   0.667 |    1.412 | 
     | U272                    | B v -> Y v          | OR2X2   | 0.115 | 0.058 |   0.725 |    1.470 | 
     | U273                    | A v -> Y ^          | INVX2   | 0.679 | 0.357 |   1.082 |    1.826 | 
     | U577                    | C ^ -> Y v          | AOI22X1 | 0.149 | 0.197 |   1.278 |    2.023 | 
     | U276                    | A v -> Y v          | BUFX2   | 0.039 | 0.071 |   1.349 |    2.094 | 
     | U578                    | A v -> Y ^          | INVX1   | 0.050 | 0.055 |   1.404 |    2.149 | 
     |                         | reg_write_addr[9] ^ |         | 0.050 | 0.001 |   1.405 |    2.150 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[31]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.405
= Slack Time                    0.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.745 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.745 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.745 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.885 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.948 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.054 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.110 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.236 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.412 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.470 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.082 |    1.827 | 
     | U621                    | C ^ -> Y v           | AOI22X1 | 0.146 | 0.195 |   1.277 |    2.022 | 
     | U298                    | A v -> Y v           | BUFX2   | 0.039 | 0.071 |   1.348 |    2.093 | 
     | U622                    | A v -> Y ^           | INVX1   | 0.051 | 0.057 |   1.404 |    2.149 | 
     |                         | reg_write_addr[31] ^ |         | 0.051 | 0.001 |   1.405 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[30]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.389
= Slack Time                    0.761
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                      |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.761 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.761 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.761 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v         | DFFSR   | 0.029 | 0.140 |   0.140 |    0.901 | 
     | U442                    | A v -> Y v           | BUFX2   | 0.039 | 0.063 |   0.203 |    0.964 | 
     | U441                    | A v -> Y ^           | INVX1   | 0.128 | 0.106 |   0.309 |    1.070 | 
     | U304                    | A ^ -> Y ^           | OR2X2   | 0.031 | 0.056 |   0.365 |    1.126 | 
     | U302                    | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.491 |    1.252 | 
     | U258                    | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   0.667 |    1.428 | 
     | U272                    | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   0.725 |    1.486 | 
     | U273                    | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.081 |    1.843 | 
     | U619                    | C ^ -> Y v           | AOI22X1 | 0.142 | 0.191 |   1.273 |    2.034 | 
     | U297                    | A v -> Y v           | BUFX2   | 0.029 | 0.060 |   1.333 |    2.094 | 
     | U620                    | A v -> Y ^           | INVX1   | 0.054 | 0.055 |   1.388 |    2.149 | 
     |                         | reg_write_addr[30] ^ |         | 0.054 | 0.001 |   1.389 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[5]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.387
= Slack Time                    0.763
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                     |         |       |       |  Time   |   Time   | 
     |-------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^        |         | 0.000 |       |   0.000 |    0.763 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |    0.763 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^          | INVX4   | 0.000 | 0.000 |   0.000 |    0.763 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v        | DFFSR   | 0.029 | 0.140 |   0.140 |    0.903 | 
     | U442                    | A v -> Y v          | BUFX2   | 0.039 | 0.063 |   0.203 |    0.966 | 
     | U441                    | A v -> Y ^          | INVX1   | 0.128 | 0.106 |   0.309 |    1.072 | 
     | U304                    | A ^ -> Y ^          | OR2X2   | 0.031 | 0.056 |   0.365 |    1.128 | 
     | U302                    | B ^ -> Y ^          | OR2X2   | 0.132 | 0.126 |   0.491 |    1.254 | 
     | U258                    | A ^ -> Y v          | INVX4   | 0.511 | 0.176 |   0.667 |    1.430 | 
     | U272                    | B v -> Y v          | OR2X2   | 0.115 | 0.058 |   0.725 |    1.488 | 
     | U273                    | A v -> Y ^          | INVX2   | 0.679 | 0.357 |   1.081 |    1.845 | 
     | U569                    | C ^ -> Y v          | AOI22X1 | 0.144 | 0.193 |   1.275 |    2.038 | 
     | U274                    | A v -> Y v          | BUFX2   | 0.030 | 0.061 |   1.335 |    2.098 | 
     | U570                    | A v -> Y ^          | INVX1   | 0.047 | 0.051 |   1.386 |    2.149 | 
     |                         | reg_write_addr[5] ^ |         | 0.047 | 0.001 |   1.387 |    2.150 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[7]          (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.381
= Slack Time                    0.769
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc         |  Cell   |  Slew |  Delay | Arrival | Required | 
     |                         |                     |         |       |        |  Time   |   Time   | 
     |-------------------------+---------------------+---------+-------+--------+---------+----------| 
     |                         | \clks.clk  ^        |         | 0.000 |        |   0.000 |    0.769 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v          | INVX8   | 0.000 |  0.000 |   0.000 |    0.769 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^          | INVX4   | 0.000 |  0.000 |   0.000 |    0.769 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q ^        | DFFSR   | 0.041 |  0.150 |   0.150 |    0.919 | 
     | U442                    | A ^ -> Y ^          | BUFX2   | 0.068 |  0.074 |   0.224 |    0.993 | 
     | U441                    | A ^ -> Y v          | INVX1   | 0.095 |  0.091 |   0.316 |    1.084 | 
     | U304                    | A v -> Y v          | OR2X2   | 0.025 |  0.057 |   0.372 |    1.141 | 
     | U302                    | B v -> Y v          | OR2X2   | 0.080 |  0.105 |   0.477 |    1.246 | 
     | U258                    | A v -> Y ^          | INVX4   | 0.651 |  0.277 |   0.754 |    1.522 | 
     | U272                    | B ^ -> Y ^          | OR2X2   | 0.168 | -0.003 |   0.751 |    1.520 | 
     | U273                    | A ^ -> Y v          | INVX2   | 0.536 |  0.235 |   0.986 |    1.754 | 
     | U381                    | B v -> Y v          | AND2X2  | 0.022 |  0.235 |   1.221 |    1.989 | 
     | U380                    | A v -> Y ^          | INVX1   | 0.478 |  0.010 |   1.231 |    2.000 | 
     | U574                    | C ^ -> Y v          | OAI21X1 | 0.170 |  0.149 |   1.380 |    2.149 | 
     |                         | reg_write_addr[7] v |         | 0.170 |  0.001 |   1.381 |    2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[4]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.337
= Slack Time                    0.813
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                     |         |       |       |  Time   |   Time   | 
     |-------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^        |         | 0.000 |       |   0.000 |    0.813 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |    0.813 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^          | INVX4   | 0.000 | 0.000 |   0.000 |    0.813 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v        | DFFSR   | 0.029 | 0.140 |   0.140 |    0.953 | 
     | U442                    | A v -> Y v          | BUFX2   | 0.039 | 0.063 |   0.203 |    1.016 | 
     | U441                    | A v -> Y ^          | INVX1   | 0.128 | 0.106 |   0.309 |    1.122 | 
     | U304                    | A ^ -> Y ^          | OR2X2   | 0.031 | 0.056 |   0.365 |    1.178 | 
     | U302                    | B ^ -> Y ^          | OR2X2   | 0.132 | 0.126 |   0.491 |    1.304 | 
     | U258                    | A ^ -> Y v          | INVX4   | 0.511 | 0.176 |   0.667 |    1.480 | 
     | U272                    | B v -> Y v          | OR2X2   | 0.115 | 0.058 |   0.725 |    1.538 | 
     | U273                    | A v -> Y ^          | INVX2   | 0.679 | 0.357 |   1.081 |    1.894 | 
     | U457                    | A ^ -> Y ^          | AND2X2  | 0.201 | 0.106 |   1.188 |    2.001 | 
     | U458                    | A ^ -> Y v          | INVX1   | 0.010 | 0.075 |   1.263 |    2.076 | 
     | U568                    | B v -> Y ^          | NAND2X1 | 0.126 | 0.073 |   1.336 |    2.149 | 
     |                         | reg_write_addr[4] ^ |         | 0.126 | 0.001 |   1.337 |    2.150 | 
     +----------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[3]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.326
= Slack Time                    0.824
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                     |         |       |       |  Time   |   Time   | 
     |-------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^        |         | 0.000 |       |   0.000 |    0.824 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |    0.824 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^          | INVX4   | 0.000 | 0.000 |   0.000 |    0.824 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v        | DFFSR   | 0.029 | 0.140 |   0.140 |    0.964 | 
     | U442                    | A v -> Y v          | BUFX2   | 0.039 | 0.063 |   0.203 |    1.027 | 
     | U441                    | A v -> Y ^          | INVX1   | 0.128 | 0.106 |   0.309 |    1.133 | 
     | U304                    | A ^ -> Y ^          | OR2X2   | 0.031 | 0.056 |   0.365 |    1.189 | 
     | U302                    | B ^ -> Y ^          | OR2X2   | 0.132 | 0.126 |   0.491 |    1.314 | 
     | U258                    | A ^ -> Y v          | INVX4   | 0.511 | 0.176 |   0.667 |    1.490 | 
     | U272                    | B v -> Y v          | OR2X2   | 0.115 | 0.058 |   0.725 |    1.549 | 
     | U273                    | A v -> Y ^          | INVX2   | 0.679 | 0.357 |   1.081 |    1.905 | 
     | U385                    | A ^ -> Y ^          | AND2X2  | 0.190 | 0.115 |   1.196 |    2.020 | 
     | U384                    | A ^ -> Y v          | INVX1   | 0.011 | 0.072 |   1.269 |    2.092 | 
     | U564                    | B v -> Y ^          | NAND2X1 | 0.101 | 0.057 |   1.325 |    2.149 | 
     |                         | reg_write_addr[3] ^ |         | 0.101 | 0.001 |   1.326 |    2.150 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[1]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.205
= Slack Time                    0.945
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                     |        |       |       |  Time   |   Time   | 
     |-------------------------+---------------------+--------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^        |        | 0.000 |       |   0.000 |    0.945 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v          | INVX8  | 0.000 | 0.000 |   0.000 |    0.945 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^          | INVX4  | 0.000 | 0.000 |   0.000 |    0.945 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v        | DFFSR  | 0.029 | 0.140 |   0.140 |    1.085 | 
     | U442                    | A v -> Y v          | BUFX2  | 0.039 | 0.063 |   0.203 |    1.148 | 
     | U441                    | A v -> Y ^          | INVX1  | 0.128 | 0.106 |   0.309 |    1.254 | 
     | U304                    | A ^ -> Y ^          | OR2X2  | 0.031 | 0.056 |   0.365 |    1.310 | 
     | U302                    | B ^ -> Y ^          | OR2X2  | 0.132 | 0.126 |   0.491 |    1.436 | 
     | U258                    | A ^ -> Y v          | INVX4  | 0.511 | 0.176 |   0.667 |    1.612 | 
     | U272                    | B v -> Y v          | OR2X2  | 0.115 | 0.058 |   0.725 |    1.670 | 
     | U273                    | A v -> Y ^          | INVX2  | 0.679 | 0.357 |   1.081 |    2.026 | 
     | U566                    | A ^ -> Y ^          | AND2X2 | 0.227 | 0.123 |   1.204 |    2.149 | 
     |                         | reg_write_addr[1] ^ |        | 0.227 | 0.001 |   1.205 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[2]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.205
= Slack Time                    0.945
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                     |        |       |       |  Time   |   Time   | 
     |-------------------------+---------------------+--------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^        |        | 0.000 |       |   0.000 |    0.945 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v          | INVX8  | 0.000 | 0.000 |   0.000 |    0.945 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^          | INVX4  | 0.000 | 0.000 |   0.000 |    0.945 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v        | DFFSR  | 0.029 | 0.140 |   0.140 |    1.085 | 
     | U442                    | A v -> Y v          | BUFX2  | 0.039 | 0.063 |   0.203 |    1.148 | 
     | U441                    | A v -> Y ^          | INVX1  | 0.128 | 0.106 |   0.309 |    1.254 | 
     | U304                    | A ^ -> Y ^          | OR2X2  | 0.031 | 0.056 |   0.365 |    1.310 | 
     | U302                    | B ^ -> Y ^          | OR2X2  | 0.132 | 0.126 |   0.491 |    1.436 | 
     | U258                    | A ^ -> Y v          | INVX4  | 0.511 | 0.176 |   0.667 |    1.612 | 
     | U272                    | B v -> Y v          | OR2X2  | 0.115 | 0.058 |   0.725 |    1.670 | 
     | U273                    | A v -> Y ^          | INVX2  | 0.679 | 0.357 |   1.081 |    2.026 | 
     | U567                    | A ^ -> Y ^          | AND2X2 | 0.220 | 0.123 |   1.205 |    2.149 | 
     |                         | reg_write_addr[2] ^ |        | 0.220 | 0.001 |   1.205 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[0]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.198
= Slack Time                    0.952
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                     |        |       |       |  Time   |   Time   | 
     |-------------------------+---------------------+--------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^        |        | 0.000 |       |   0.000 |    0.952 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v          | INVX8  | 0.000 | 0.000 |   0.000 |    0.952 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^          | INVX4  | 0.000 | 0.000 |   0.000 |    0.952 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v        | DFFSR  | 0.029 | 0.140 |   0.140 |    1.092 | 
     | U442                    | A v -> Y v          | BUFX2  | 0.039 | 0.063 |   0.203 |    1.155 | 
     | U441                    | A v -> Y ^          | INVX1  | 0.128 | 0.106 |   0.309 |    1.261 | 
     | U304                    | A ^ -> Y ^          | OR2X2  | 0.031 | 0.056 |   0.365 |    1.317 | 
     | U302                    | B ^ -> Y ^          | OR2X2  | 0.132 | 0.126 |   0.491 |    1.443 | 
     | U258                    | A ^ -> Y v          | INVX4  | 0.511 | 0.176 |   0.667 |    1.619 | 
     | U272                    | B v -> Y v          | OR2X2  | 0.115 | 0.058 |   0.725 |    1.677 | 
     | U273                    | A v -> Y ^          | INVX2  | 0.679 | 0.357 |   1.081 |    2.034 | 
     | U565                    | A ^ -> Y ^          | AND2X2 | 0.223 | 0.115 |   1.197 |    2.149 | 
     |                         | reg_write_addr[0] ^ |        | 0.223 | 0.001 |   1.198 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   \w_rspch.BVALID                   (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.842
= Slack Time                    1.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |            Instance            |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^       |         | 0.000 |       |   0.000 |    1.308 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    1.308 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    1.308 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^       | DFFSR   | 0.023 | 0.138 |   0.138 |    1.447 | 
     | U445                           | A ^ -> Y ^         | BUFX2   | 0.071 | 0.075 |   0.214 |    1.522 | 
     | U314                           | A ^ -> Y ^         | OR2X2   | 0.020 | 0.047 |   0.261 |    1.569 | 
     | U313                           | A ^ -> Y v         | INVX1   | 0.031 | 0.032 |   0.293 |    1.601 | 
     | U233                           | B v -> Y v         | AND2X2  | 0.012 | 0.048 |   0.341 |    1.649 | 
     | U462                           | A v -> Y ^         | INVX1   | 0.478 | 0.009 |   0.351 |    1.659 | 
     | U515                           | C ^ -> Y v         | NOR3X1  | 0.190 | 0.204 |   0.555 |    1.863 | 
     | U517                           | B v -> Y ^         | AOI21X1 | 0.202 | 0.200 |   0.754 |    2.062 | 
     | U404                           | A ^ -> Y ^         | BUFX2   | 0.088 | 0.086 |   0.840 |    2.148 | 
     |                                | \w_rspch.BVALID  ^ |         | 0.088 | 0.002 |   0.842 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_write  (^) checked with  leading edge of 'clk'
Beginpoint: wready_d_reg/Q           (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.381
= Slack Time                    1.769
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |        Instance        |            Arc             |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                            |        |       |       |  Time   |   Time   | 
     |------------------------+----------------------------+--------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^               |        | 0.000 |       |   0.000 |    1.769 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                 | INVX8  | 0.000 | 0.000 |   0.000 |    1.769 | 
     | FECTS_clks_clk___L2_I4 | A v -> Y ^                 | INVX4  | 0.000 | 0.000 |   0.000 |    1.769 | 
     | wready_d_reg           | CLK ^ -> Q ^               | DFFSR  | 0.043 | 0.151 |   0.151 |    1.921 | 
     | U403                   | A ^ -> Y ^                 | BUFX2  | 0.079 | 0.081 |   0.232 |    2.002 | 
     | U511                   | B ^ -> Y ^                 | AND2X2 | 0.174 | 0.138 |   0.370 |    2.139 | 
     |                        | \memif_swchrsp.f0_write  ^ |        | 0.174 | 0.011 |   0.381 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   wr_en          (^) checked with  leading edge of 'clk'
Beginpoint: wready_d_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.381
= Slack Time                    1.769
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |              |        |       |       |  Time   |   Time   | 
     |------------------------+--------------+--------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |        | 0.000 |       |   0.000 |    1.769 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    1.769 | 
     | FECTS_clks_clk___L2_I4 | A v -> Y ^   | INVX4  | 0.000 | 0.000 |   0.000 |    1.769 | 
     | wready_d_reg           | CLK ^ -> Q ^ | DFFSR  | 0.043 | 0.151 |   0.151 |    1.921 | 
     | U403                   | A ^ -> Y ^   | BUFX2  | 0.079 | 0.081 |   0.232 |    2.002 | 
     | U511                   | B ^ -> Y ^   | AND2X2 | 0.174 | 0.138 |   0.370 |    2.139 | 
     |                        | wr_en ^      |        | 0.174 | 0.011 |   0.381 |    2.150 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_write  (^) checked with  leading edge of 'clk'
Beginpoint: awready_d_reg/Q           (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.310
= Slack Time                    1.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                             |        |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+--------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                |        | 0.000 |       |   0.000 |    1.840 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                  | INVX8  | 0.000 | 0.000 |   0.000 |    1.840 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                  | INVX4  | 0.000 | 0.000 |   0.000 |    1.840 | 
     | awready_d_reg          | CLK ^ -> Q ^                | DFFSR  | 0.019 | 0.136 |   0.136 |    1.976 | 
     | U463                   | A ^ -> Y ^                  | BUFX2  | 0.047 | 0.060 |   0.196 |    2.036 | 
     | U259                   | B ^ -> Y ^                  | AND2X2 | 0.125 | 0.110 |   0.306 |    2.146 | 
     |                        | \memif_swchaddr.f0_write  ^ |        | 0.125 | 0.004 |   0.310 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [3]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/r_ptr_reg[3] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.253
= Slack Time                    1.897
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.000 |       |   0.000 |    1.897 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.000 | 0.000 |   0.000 |    1.897 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^                    | INVX4 | 0.000 | 0.000 |   0.000 |    1.897 | 
     | \wchrsp_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR | 0.050 | 0.156 |   0.156 |    2.053 | 
     | U427                      | A ^ -> Y ^                    | BUFX2 | 0.097 | 0.094 |   0.250 |    2.147 | 
     |                           | \memif_swchrsp.f0_raddr [3] ^ |       | 0.097 | 0.003 |   0.253 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [2]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[2] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.248
= Slack Time                    1.902
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.000 |       |   0.000 |    1.902 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.000 | 0.000 |   0.000 |    1.902 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^                     | INVX4 | 0.000 | 0.000 |   0.000 |    1.902 | 
     | \wchaddr_fifo/r_ptr_reg[2] | CLK ^ -> Q ^                   | DFFSR | 0.019 | 0.136 |   0.136 |    2.038 | 
     | U470                       | A ^ -> Y ^                     | BUFX2 | 0.120 | 0.108 |   0.243 |    2.145 | 
     |                            | \memif_swchaddr.f0_raddr [2] ^ |       | 0.120 | 0.005 |   0.248 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [3]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.247
= Slack Time                    1.903
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.000 |       |   0.000 |    1.903 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.000 | 0.000 |   0.000 |    1.903 | 
     | FECTS_clks_clk___L2_I6     | A v -> Y ^                     | INVX4 | 0.000 | 0.000 |   0.000 |    1.903 | 
     | \wchaddr_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                   | DFFSR | 0.015 | 0.133 |   0.133 |    2.036 | 
     | U473                       | A ^ -> Y ^                     | BUFX2 | 0.123 | 0.109 |   0.242 |    2.145 | 
     |                            | \memif_swchaddr.f0_raddr [3] ^ |       | 0.123 | 0.005 |   0.247 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [1]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/r_ptr_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.245
= Slack Time                    1.905
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.000 |       |   0.000 |    1.905 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.000 | 0.000 |   0.000 |    1.905 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^                    | INVX4 | 0.000 | 0.000 |   0.000 |    1.905 | 
     | \wchrsp_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR | 0.031 | 0.144 |   0.144 |    2.048 | 
     | U461                      | A ^ -> Y ^                    | BUFX2 | 0.105 | 0.098 |   0.241 |    2.146 | 
     |                           | \memif_swchrsp.f0_raddr [1] ^ |       | 0.105 | 0.004 |   0.245 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [2]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/w_ptr_reg[2] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.243
= Slack Time                    1.907
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.000 |       |   0.000 |    1.907 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.000 | 0.000 |   0.000 |    1.907 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^                     | INVX4 | 0.000 | 0.000 |   0.000 |    1.907 | 
     | \wchaddr_fifo/w_ptr_reg[2] | CLK ^ -> Q ^                   | DFFSR | 0.026 | 0.140 |   0.140 |    2.047 | 
     | U476                       | A ^ -> Y ^                     | BUFX2 | 0.108 | 0.100 |   0.240 |    2.147 | 
     |                            | \memif_swchaddr.f0_waddr [2] ^ |       | 0.108 | 0.003 |   0.243 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [1]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.241
= Slack Time                    1.909
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.000 |       |   0.000 |    1.909 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.000 | 0.000 |   0.000 |    1.909 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^                     | INVX4 | 0.000 | 0.000 |   0.000 |    1.909 | 
     | \wchaddr_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                   | DFFSR | 0.036 | 0.147 |   0.147 |    2.056 | 
     | U394                       | A ^ -> Y ^                     | BUFX2 | 0.094 | 0.091 |   0.238 |    2.147 | 
     |                            | \memif_swchaddr.f0_raddr [1] ^ |       | 0.094 | 0.003 |   0.241 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [3]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/w_ptr_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.240
= Slack Time                    1.910
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.000 |       |   0.000 |    1.910 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.000 | 0.000 |   0.000 |    1.910 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^                     | INVX4 | 0.000 | 0.000 |   0.000 |    1.910 | 
     | \wchaddr_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                   | DFFSR | 0.031 | 0.144 |   0.144 |    2.053 | 
     | U472                       | A ^ -> Y ^                     | BUFX2 | 0.100 | 0.095 |   0.238 |    2.148 | 
     |                            | \memif_swchaddr.f0_waddr [3] ^ |       | 0.100 | 0.002 |   0.240 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   \w_dch.WREADY  (^) checked with  leading edge of 'clk'
Beginpoint: wready_d_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.235
= Slack Time                    1.915
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |       Arc        |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                  |       |       |       |  Time   |   Time   | 
     |------------------------+------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^     |       | 0.000 |       |   0.000 |    1.915 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v       | INVX8 | 0.000 | 0.000 |   0.000 |    1.915 | 
     | FECTS_clks_clk___L2_I4 | A v -> Y ^       | INVX4 | 0.000 | 0.000 |   0.000 |    1.915 | 
     | wready_d_reg           | CLK ^ -> Q ^     | DFFSR | 0.043 | 0.151 |   0.151 |    2.067 | 
     | U403                   | A ^ -> Y ^       | BUFX2 | 0.079 | 0.081 |   0.232 |    2.148 | 
     |                        | \w_dch.WREADY  ^ |       | 0.079 | 0.002 |   0.235 |    2.150 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [0]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/r_ptr_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.234
= Slack Time                    1.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.000 |       |   0.000 |    1.916 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.000 | 0.000 |   0.000 |    1.916 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^                    | INVX4 | 0.000 | 0.000 |   0.000 |    1.916 | 
     | \wchrsp_fifo/r_ptr_reg[0] | CLK ^ -> Q ^                  | DFFSR | 0.016 | 0.134 |   0.134 |    2.050 | 
     | U478                      | A ^ -> Y ^                    | BUFX2 | 0.105 | 0.098 |   0.232 |    2.148 | 
     |                           | \memif_swchrsp.f0_raddr [0] ^ |       | 0.105 | 0.002 |   0.234 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [2]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/r_ptr_reg[2] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.234
= Slack Time                    1.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.000 |       |   0.000 |    1.916 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.000 | 0.000 |   0.000 |    1.916 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^                    | INVX4 | 0.000 | 0.000 |   0.000 |    1.916 | 
     | \wchrsp_fifo/r_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR | 0.017 | 0.135 |   0.135 |    2.051 | 
     | U425                      | A ^ -> Y ^                    | BUFX2 | 0.104 | 0.097 |   0.232 |    2.148 | 
     |                           | \memif_swchrsp.f0_raddr [2] ^ |       | 0.104 | 0.002 |   0.234 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [0]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.232
= Slack Time                    1.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.000 |       |   0.000 |    1.918 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.000 | 0.000 |   0.000 |    1.918 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^                     | INVX4 | 0.000 | 0.000 |   0.000 |    1.918 | 
     | \wchaddr_fifo/r_ptr_reg[0] | CLK ^ -> Q ^                   | DFFSR | 0.016 | 0.134 |   0.134 |    2.051 | 
     | U414                       | A ^ -> Y ^                     | BUFX2 | 0.101 | 0.095 |   0.229 |    2.146 | 
     |                            | \memif_swchaddr.f0_raddr [0] ^ |       | 0.101 | 0.004 |   0.232 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [4]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/w_ptr_reg[4] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.231
= Slack Time                    1.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.000 |       |   0.000 |    1.919 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.000 | 0.000 |   0.000 |    1.919 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^                     | INVX4 | 0.000 | 0.000 |   0.000 |    1.919 | 
     | \wchaddr_fifo/w_ptr_reg[4] | CLK ^ -> Q ^                   | DFFSR | 0.026 | 0.140 |   0.140 |    2.059 | 
     | U468                       | A ^ -> Y ^                     | BUFX2 | 0.090 | 0.088 |   0.228 |    2.147 | 
     |                            | \memif_swchaddr.f0_waddr [4] ^ |       | 0.090 | 0.003 |   0.231 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [4]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[4] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.231
= Slack Time                    1.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.000 |       |   0.000 |    1.919 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.000 | 0.000 |   0.000 |    1.919 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^                     | INVX4 | 0.000 | 0.000 |   0.000 |    1.919 | 
     | \wchaddr_fifo/r_ptr_reg[4] | CLK ^ -> Q ^                   | DFFSR | 0.028 | 0.142 |   0.142 |    2.061 | 
     | U469                       | A ^ -> Y ^                     | BUFX2 | 0.088 | 0.087 |   0.229 |    2.148 | 
     |                            | \memif_swchaddr.f0_raddr [4] ^ |       | 0.088 | 0.002 |   0.231 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_waddr [1]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/w_ptr_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.223
= Slack Time                    1.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.000 |       |   0.000 |    1.927 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.000 | 0.000 |   0.000 |    1.927 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^                    | INVX4 | 0.000 | 0.000 |   0.000 |    1.927 | 
     | \wchrsp_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR | 0.026 | 0.140 |   0.140 |    2.067 | 
     | U460                      | A ^ -> Y ^                    | BUFX2 | 0.078 | 0.080 |   0.221 |    2.148 | 
     |                           | \memif_swchrsp.f0_waddr [1] ^ |       | 0.078 | 0.002 |   0.223 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 

