 
****************************************
Report : area
Design : SYSTEM_TOP
Version: K-2015.06
Date   : Sat Aug 17 18:02:09 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/SYSTEM_PROJECT/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          886
Number of nets:                          2711
Number of cells:                         1804
Number of combinational cells:           1387
Number of sequential cells:               371
Number of macros/black boxes:               0
Number of buf/inv:                        248
Number of references:                      23

Combinational area:              13268.469429
Buf/Inv area:                      937.829920
Noncombinational area:           11456.351627
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 24724.821057
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  -----------------------------------------------------------------
SYSTEM_TOP                        24724.8211    100.0     21.1806      0.0000  0.0000  SYSTEM_TOP
ALU_RTL                            5636.3931     22.8   1023.7290    560.1092  0.0000  ALU_RTL_DATA_WIDTH8_test_1
ALU_RTL/add_19                      231.8099      0.9    231.8099      0.0000  0.0000  ALU_RTL_DATA_WIDTH8_DW01_add_0
ALU_RTL/div_22                     1434.3973      5.8   1434.3973      0.0000  0.0000  ALU_RTL_DATA_WIDTH8_DW_div_uns_0
ALU_RTL/mult_21                    2120.4134      8.6   1914.4909      0.0000  0.0000  ALU_RTL_DATA_WIDTH8_DW02_mult_0
ALU_RTL/mult_21/FS_1                205.9225      0.8    205.9225      0.0000  0.0000  ALU_RTL_DATA_WIDTH8_DW01_add_1
ALU_RTL/sub_20                      265.9342      1.1    265.9342      0.0000  0.0000  ALU_RTL_DATA_WIDTH8_DW01_sub_0
CLK_DIV_RX                          937.8299      3.8    407.1382    328.2993  0.0000  CLK_DIV_test_0
CLK_DIV_RX/add_36                    95.3127      0.4     95.3127      0.0000  0.0000  CLK_DIV_1_DW01_inc_1
CLK_DIV_RX/add_43                   107.0797      0.4    107.0797      0.0000  0.0000  CLK_DIV_1_DW01_inc_0
CLK_DIV_TX                          937.8299      3.8    407.1382    328.2993  0.0000  CLK_DIV_test_1
CLK_DIV_TX/add_36                    95.3127      0.4     95.3127      0.0000  0.0000  CLK_DIV_0_DW01_inc_1
CLK_DIV_TX/add_43                   107.0797      0.4    107.0797      0.0000  0.0000  CLK_DIV_0_DW01_inc_0
CLOCK_GATING                         40.0078      0.2      0.0000     40.0078  0.0000  CLOCK_GATING
DATA_SYNC                           503.6276      2.0     83.5457    420.0819  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1
DFT_MUX_REF                          11.7670      0.0     11.7670      0.0000  0.0000  DFT_MUX_4
DFT_MUX_UART                         11.7670      0.0     11.7670      0.0000  0.0000  DFT_MUX_0
DFT_MUX_UART_RX                      11.7670      0.0     11.7670      0.0000  0.0000  DFT_MUX_5
DFT_MUX_UART_TX                      11.7670      0.0     11.7670      0.0000  0.0000  DFT_MUX_6
DFT_RST                              11.7670      0.0     11.7670      0.0000  0.0000  DFT_MUX_3
DFT_RST_1                            11.7670      0.0     11.7670      0.0000  0.0000  DFT_MUX_2
DFT_RST_2                            11.7670      0.0     11.7670      0.0000  0.0000  DFT_MUX_1
FIFO_TOP                           4777.4022     19.3     14.1204      0.0000  0.0000  FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3_test_1
FIFO_TOP/DF_SYNC                    527.1616      2.1      0.0000    527.1616  0.0000  DF_SYNC_ADDRESS_BITS3_test_1
FIFO_TOP/FIFO_BUFFER               3650.1235     14.8   1277.8962   2372.2273  0.0000  FIFO_BUFFER_DATA_WIDTH8_FIFO_DEPTH8_ADDRESS_BITS3_test_1
FIFO_TOP/FIFO_RD                    292.9983      1.2    160.0312    132.9671  0.0000  FIFO_RD_ADDRESS_BITS3_test_1
FIFO_TOP/FIFO_WR                    292.9983      1.2    161.2079    131.7904  0.0000  FIFO_WR_ADDRESS_BITS3_test_1
PRESCALE_BLOCK                       74.1321      0.3     74.1321      0.0000  0.0000  PRESCALE_BLOCK
PULSE_GENRATOR_BLOCK                 60.0117      0.2      5.8835     54.1282  0.0000  PULSE_GENRATOR_BLOCK_test_1
RESET_SYNC_1                         98.8428      0.4      0.0000     98.8428  0.0000  RESET_SYNC_NUM_STAGES2_test_0
RESET_SYNC_2                         98.8428      0.4      0.0000     98.8428  0.0000  RESET_SYNC_NUM_STAGES2_test_1
Reg_file                           7035.4895     28.5   2572.2663   4463.2233  0.0000  Reg_file_DATA_WIDTH8_ADDRESS_BITS3_test_1
SYSTEM_CONTROL                     1180.2301      4.8    682.4860    497.7441  0.0000  SYSTEM_CONTROL_DATA_WIDTH8_test_1
SYS_UART_TOP                       3240.6319     13.1      3.5301      0.0000  0.0000  SYS_UART_TOP_DATA_WIDTH8_test_1
SYS_UART_TOP/UART_RX_TOP           2333.3962      9.4      7.0602      0.0000  0.0000  UART_RX_TOP_test_1
SYS_UART_TOP/UART_RX_TOP/Bit_counter
                                    695.4297      2.8    365.9537    329.4760  0.0000  Bit_counter_test_1
SYS_UART_TOP/UART_RX_TOP/Data_Sampling
                                    594.2335      2.4    462.4431    131.7904  0.0000  Data_Sampling_test_1
SYS_UART_TOP/UART_RX_TOP/Deserializer
                                    550.6956      2.2    301.2352    249.4604  0.0000  Deserializer_test_1
SYS_UART_TOP/UART_RX_TOP/FSM        336.5362      1.4    237.6934     98.8428  0.0000  FSM_test_1
SYS_UART_TOP/UART_RX_TOP/Parity_Check
                                     65.8952      0.3     32.9476     32.9476  0.0000  Parity_Check_test_1
SYS_UART_TOP/UART_RX_TOP/Start_Check
                                     38.8311      0.2      5.8835     32.9476  0.0000  Start_Check_test_1
SYS_UART_TOP/UART_RX_TOP/Stop_Check
                                     44.7146      0.2     11.7670     32.9476  0.0000  Stop_Check_test_1
SYS_UART_TOP/UART_TX_TOP            903.7056      3.7      0.0000      0.0000  0.0000  UART_TX_TOP_DATA_WIDTH8_test_1
SYS_UART_TOP/UART_TX_TOP/FSM        177.6817      0.7     78.8389     98.8428  0.0000  FSM_TX_test_1
SYS_UART_TOP/UART_TX_TOP/MUX         17.6505      0.1     17.6505      0.0000  0.0000  MUX
SYS_UART_TOP/UART_TX_TOP/parity     134.1438      0.5    101.1962     32.9476  0.0000  parity_calc_DATA_WIDTH8
SYS_UART_TOP/UART_TX_TOP/serial     574.2296      2.3    211.8060    362.4236  0.0000  serializer_DATA_WIDTH8_test_1
--------------------------------  ----------  -------  ----------  ----------  ------  -----------------------------------------------------------------
Total                                                  13268.4694  11456.3516  0.0000

1
