// Seed: 780296967
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri id_5,
    input supply1 id_6,
    input tri id_7,
    input wire id_8,
    input tri0 id_9,
    output tri0 id_10,
    input supply1 id_11,
    output tri0 id_12,
    output tri0 id_13,
    output wand id_14,
    output wand id_15,
    output tri0 id_16,
    output wire id_17,
    input tri1 id_18,
    input uwire id_19,
    output uwire id_20,
    input wor id_21,
    output uwire id_22,
    input wor id_23,
    output tri id_24,
    input tri id_25,
    output supply0 id_26,
    input uwire id_27,
    input wand id_28,
    output supply0 id_29,
    output supply0 id_30,
    input supply1 id_31,
    output supply0 id_32,
    input tri0 id_33,
    input tri id_34,
    input supply0 id_35,
    input tri0 id_36,
    output wor id_37,
    input wor id_38,
    output supply0 id_39,
    output wand id_40,
    output supply0 id_41,
    input uwire id_42,
    output uwire id_43
);
  wire id_45;
  module_0(
      id_45, id_45, id_45, id_45, id_45, id_45, id_45
  );
endmodule
