<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Configurable Logic Block &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Block RAM — Virtex 2, Spartan 3" href="bram.html" />
    <link rel="prev" title="General interconnect" href="interconnect.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc2000/index.html">XC2000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000/index.html">XC3000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000a/index.html">XC3000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000/index.html">XC4000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000a/index.html">XC4000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000h/index.html">XC4000H</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000e/index.html">XC4000E</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000ex/index.html">XC4000EX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xla/index.html">XC4000XLA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xv/index.html">XC4000XV</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartanxl/index.html">Spartan XL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Virtex 2</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="intro.html">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="geometry.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">General interconnect</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Configurable Logic Block</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#luts">LUTs</a></li>
<li class="toctree-l4"><a class="reference internal" href="#wide-multiplexers">Wide multiplexers</a></li>
<li class="toctree-l4"><a class="reference internal" href="#carry-logic">Carry logic</a></li>
<li class="toctree-l4"><a class="reference internal" href="#sum-of-products">Sum of products</a></li>
<li class="toctree-l4"><a class="reference internal" href="#output-multiplexers">Output multiplexers</a></li>
<li class="toctree-l4"><a class="reference internal" href="#registers">Registers</a></li>
<li class="toctree-l4"><a class="reference internal" href="#tristate-buses-and-tbufs">Tristate buses and <code class="docutils literal notranslate"><span class="pre">TBUF</span></code>s</a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream">Bitstream</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM — Virtex 2, Spartan 3</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="io.html">Input / Output</a></li>
<li class="toctree-l3"><a class="reference internal" href="dcm.html">Digital Clock Managers</a></li>
<li class="toctree-l3"><a class="reference internal" href="ppc.html">Hard PowerPC 405 cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="gt.html">Multi-gigabit transceivers — Virtex 2 Pro</a></li>
<li class="toctree-l3"><a class="reference internal" href="gt10.html">Multi-gigabit transceivers — Virtex 2 Pro X</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcilogic.html">Hard PCI logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="corner.html">Corners</a></li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex7/index.html">Virtex 7</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../siliconblue/index.html">SiliconBlue FPGAs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../digilent/index.html">Digilent Adept Programmers</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Virtex 2</a></li>
      <li class="breadcrumb-item active">Configurable Logic Block</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex2/clb.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="configurable-logic-block">
<span id="virtex2-clb"></span><h1>Configurable Logic Block<a class="headerlink" href="#configurable-logic-block" title="Link to this heading"></a></h1>
<p>The main logic resource in Virtex 2 devices is the CLB (Configurable Logic Block). It corresponds one-to-one with the <code class="docutils literal notranslate"><span class="pre">INT.CLB</span></code> interconnect tile.  Every CLB has:</p>
<ul class="simple">
<li><p>four <code class="docutils literal notranslate"><span class="pre">SLICE</span></code>s, numbered <code class="docutils literal notranslate"><span class="pre">SLICE0</span></code> through <code class="docutils literal notranslate"><span class="pre">SLICE3</span></code></p></li>
<li><p>four horizontal tristate buses, going horizontally through the whole row of CLBs</p></li>
<li><p>two tristate buffers, <code class="docutils literal notranslate"><span class="pre">TBUF0</span></code> and <code class="docutils literal notranslate"><span class="pre">TBUF1</span></code>, driving the tristate buses</p></li>
</ul>
<p>The slices are organized as follows:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE0</span></code> is on the bottom left of the CLB</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE1</span></code> is above <code class="docutils literal notranslate"><span class="pre">SLICE0</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE2</span></code> is to the right of <code class="docutils literal notranslate"><span class="pre">SLICE0</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE3</span></code> is above <code class="docutils literal notranslate"><span class="pre">SLICE2</span></code> and to the right of <code class="docutils literal notranslate"><span class="pre">SLICE1</span></code></p></li>
</ul>
<p>Every slice has:</p>
<ul class="simple">
<li><p>two 4-input LUTs, named <code class="docutils literal notranslate"><span class="pre">F</span></code> and <code class="docutils literal notranslate"><span class="pre">G</span></code></p>
<ul>
<li><p>each of them has four inputs, named <code class="docutils literal notranslate"><span class="pre">F[1-4]</span></code> and <code class="docutils literal notranslate"><span class="pre">G[1-4]</span></code></p></li>
<li><p>every LUT can be used as LUT RAM or shift register</p></li>
</ul>
</li>
<li><p>two “bypass inputs” used for various purposes</p>
<ul>
<li><p><code class="docutils literal notranslate"><span class="pre">BX</span></code>, associated with the <code class="docutils literal notranslate"><span class="pre">F</span></code> LUT</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">BY</span></code>, associated with the <code class="docutils literal notranslate"><span class="pre">G</span></code> LUT</p></li>
</ul>
</li>
<li><p>two wide multiplexers</p>
<ul>
<li><p><code class="docutils literal notranslate"><span class="pre">F5</span></code>, associated with the <code class="docutils literal notranslate"><span class="pre">F</span></code> LUT, multiplexing <code class="docutils literal notranslate"><span class="pre">F</span></code> and <code class="docutils literal notranslate"><span class="pre">G</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">FX</span></code>, associated with the <code class="docutils literal notranslate"><span class="pre">G</span></code> LUT, multiplexing <code class="docutils literal notranslate"><span class="pre">F5</span></code> and <code class="docutils literal notranslate"><span class="pre">FX</span></code> outputs of this and other <code class="docutils literal notranslate"><span class="pre">SLICE</span></code>s</p></li>
</ul>
</li>
<li><p>carry logic with a carry chain, going vertically upwards through the CLB column</p></li>
<li><p>sum of products logic, going horizontally rightwards through the CLB row</p></li>
<li><p>two main combinational outputs</p>
<ul>
<li><p><code class="docutils literal notranslate"><span class="pre">X</span></code>, associated with the <code class="docutils literal notranslate"><span class="pre">F</span></code> LUT</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">Y</span></code>, associated with the <code class="docutils literal notranslate"><span class="pre">G</span></code> LUT</p></li>
</ul>
</li>
<li><p>two “bypass” combinational outputs, used for long shift registers and carry chains</p>
<ul>
<li><p><code class="docutils literal notranslate"><span class="pre">XB</span></code>, associated with the <code class="docutils literal notranslate"><span class="pre">F</span></code> LUT</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">YB</span></code>, associated with the <code class="docutils literal notranslate"><span class="pre">G</span></code> LUT</p></li>
</ul>
</li>
<li><p>two registers and their outputs</p>
<ul>
<li><p><code class="docutils literal notranslate"><span class="pre">FFX</span></code> and <code class="docutils literal notranslate"><span class="pre">XQ</span></code>, associated with the <code class="docutils literal notranslate"><span class="pre">F</span></code> LUT</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">FFY</span></code> and <code class="docutils literal notranslate"><span class="pre">YQ</span></code>, associated with the <code class="docutils literal notranslate"><span class="pre">G</span></code> LUT</p></li>
</ul>
</li>
<li><p>shared control inputs:</p>
<ul>
<li><p><code class="docutils literal notranslate"><span class="pre">CLK</span></code>, the clock input</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SR</span></code>, the set/reset input (also used as LUT RAM write enable)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">CE</span></code>, the clock enable input</p></li>
</ul>
</li>
</ul>
<p>In summary, a single <code class="docutils literal notranslate"><span class="pre">SLICE</span></code> has the following pins:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">F[1-4]</span></code> and <code class="docutils literal notranslate"><span class="pre">G[1-4]</span></code>: general interconnect inputs, used as LUT inputs and LUT RAM write address</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">BX</span></code> and <code class="docutils literal notranslate"><span class="pre">BY</span></code>: general interconnect freely-invertible inputs, used for various purposes</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">CLK</span></code>, <code class="docutils literal notranslate"><span class="pre">SR</span></code>, <code class="docutils literal notranslate"><span class="pre">CE</span></code>: general interconnect freely-invertible inputs</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">X</span></code>, <code class="docutils literal notranslate"><span class="pre">Y</span></code>, <code class="docutils literal notranslate"><span class="pre">XQ</span></code>, <code class="docutils literal notranslate"><span class="pre">YQ</span></code>, <code class="docutils literal notranslate"><span class="pre">XB</span></code>, <code class="docutils literal notranslate"><span class="pre">YB</span></code>: general interconnect outputs</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">COUT</span></code>: dedicated output (carry output)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">CIN</span></code>: dedicated input (carry input), routed from <code class="docutils literal notranslate"><span class="pre">COUT</span></code> of the slice below</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SHIFTOUT</span></code>: dedicated output (shift register output)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SHIFTIN</span></code>: dedicated input (shift register input), routed from <code class="docutils literal notranslate"><span class="pre">SHIFTOUT</span></code> of the previous slice in sequence</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SOPOUT</span></code>: dedicated output (sum of products output)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SOPIN</span></code>: dedicated output (sum of products input), routed from <code class="docutils literal notranslate"><span class="pre">SOPOUT</span></code> of the slice to the left</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">F5</span></code> and <code class="docutils literal notranslate"><span class="pre">FX</span></code>: dedicated outputs (wide multiplexer outputs)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">FXINA</span></code> and <code class="docutils literal notranslate"><span class="pre">FXINB</span></code>: dedicated inputs (wide multiplexer inputs), routed from <code class="docutils literal notranslate"><span class="pre">F5</span></code> and <code class="docutils literal notranslate"><span class="pre">FX</span></code> of neighbouring slices</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">DIG</span></code>: dedicated output</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">ALTDIG</span></code>: dedicated input</p></li>
</ul>
<p>Additionally, some pins and circuitry are shared between <code class="docutils literal notranslate"><span class="pre">SLICE</span></code>s within the same CLB.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">CLK</span></code>, <code class="docutils literal notranslate"><span class="pre">CE</span></code>, <code class="docutils literal notranslate"><span class="pre">SR</span></code>, <code class="docutils literal notranslate"><span class="pre">BX</span></code>, and <code class="docutils literal notranslate"><span class="pre">BY</span></code> inputs are invertible on the interconnect level. The <code class="docutils literal notranslate"><span class="pre">CE</span></code> and <code class="docutils literal notranslate"><span class="pre">SR</span></code> inputs are further inverted once within the CLB, which should be compensated for with interconnect inversion.</p>
<section id="luts">
<h2>LUTs<a class="headerlink" href="#luts" title="Link to this heading"></a></h2>
<p>There are two 4-input LUTs in each slice, <code class="docutils literal notranslate"><span class="pre">F</span></code> and <code class="docutils literal notranslate"><span class="pre">G</span></code>. The <code class="docutils literal notranslate"><span class="pre">F</span></code> LUT has inputs <code class="docutils literal notranslate"><span class="pre">F[1-4]</span></code>, with <code class="docutils literal notranslate"><span class="pre">F1</span></code> being the LSB and <code class="docutils literal notranslate"><span class="pre">F4</span></code> being the MSB. The <code class="docutils literal notranslate"><span class="pre">G</span></code> LUT likewise has inputs <code class="docutils literal notranslate"><span class="pre">G[1-4]</span></code>.</p>
<p>The initial LUT contents are determined by the <code class="docutils literal notranslate"><span class="pre">F</span></code> and <code class="docutils literal notranslate"><span class="pre">G</span></code> attributes in the bitstream.</p>
<p>The LUT outputs go to:</p>
<ul class="simple">
<li><p>the <code class="docutils literal notranslate"><span class="pre">FXMUX</span></code> and <code class="docutils literal notranslate"><span class="pre">GYMUX</span></code> multiplexers</p></li>
<li><p>the carry logic</p></li>
<li><p>the <code class="docutils literal notranslate"><span class="pre">F5</span></code> wide multiplexer</p></li>
</ul>
<section id="lut-ram">
<h3>LUT RAM<a class="headerlink" href="#lut-ram" title="Link to this heading"></a></h3>
<p>The <code class="docutils literal notranslate"><span class="pre">F_RAM</span></code> and <code class="docutils literal notranslate"><span class="pre">G_RAM</span></code> attributes, when set, turn <code class="docutils literal notranslate"><span class="pre">F</span></code> and <code class="docutils literal notranslate"><span class="pre">G</span></code> (respectively) into LUT RAM mode.</p>
<p>The signals used in RAM mode are:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">CLK</span></code> is the write clock</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SR</span></code> is the write enable</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">WF[1-4]</span></code> and <code class="docutils literal notranslate"><span class="pre">WG[1-4]</span></code> are write address for the <code class="docutils literal notranslate"><span class="pre">F</span></code> and <code class="docutils literal notranslate"><span class="pre">G</span></code> LUTs, respectively</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">DIF</span></code> and <code class="docutils literal notranslate"><span class="pre">DIG</span></code> are the data input for the <code class="docutils literal notranslate"><span class="pre">F</span></code> and <code class="docutils literal notranslate"><span class="pre">G</span></code> LUTs, respectively</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICEWE0</span></code>: bit 4 of the write address, when enabled</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICEWE1</span></code>: bit 5 of the write address, when enabled</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICEWE2</span></code>: bit 6 of the write address, when enabled</p></li>
</ul>
<p>The write address is routed as follows:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE0.W[FG][1-4]</span></code> is routed from <code class="docutils literal notranslate"><span class="pre">SLICE0.[FG][1-4]</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE1.W[FG][1-4]</span></code> is routed from <code class="docutils literal notranslate"><span class="pre">SLICE1.[FG][1-4]</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE2.W[FG][1-4]</span></code> is routed from <code class="docutils literal notranslate"><span class="pre">SLICE0.[FG][1-4]</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE3.W[FG][1-4]</span></code> is routed from <code class="docutils literal notranslate"><span class="pre">SLICE1.[FG][1-4]</span></code></p></li>
</ul>
<p>Thus, <code class="docutils literal notranslate"><span class="pre">SLICE[01]</span></code> can be used alone to implement single-port RAM, or together with <code class="docutils literal notranslate"><span class="pre">SLICE[23]</span></code> to implement dual port or larger RAM.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">DIF_MUX</span></code> determines the value of <code class="docutils literal notranslate"><span class="pre">DIF</span></code>:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">BX</span></code>: use the <code class="docutils literal notranslate"><span class="pre">BX</span></code> pin (used for 16×X RAMs)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">ALT</span></code>: use the <code class="docutils literal notranslate"><span class="pre">DIG</span></code> value (used for 32×X and larger RAMs)</p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">DIG_MUX</span></code> determines the value of <code class="docutils literal notranslate"><span class="pre">DIG</span></code>:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">BY</span></code>: use the <code class="docutils literal notranslate"><span class="pre">BY</span></code> pin</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">ALT</span></code>: use the <code class="docutils literal notranslate"><span class="pre">ALTDIG</span></code> value</p></li>
</ul>
<p><code class="docutils literal notranslate"><span class="pre">ALTDIG</span></code> is determined as follows:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE0.ALTDIG</span></code> is connected to <code class="docutils literal notranslate"><span class="pre">SLICE1.DIG</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE1.ALTDIG</span></code> is connected to <code class="docutils literal notranslate"><span class="pre">SLICE3.DIG</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE2.ALTDIG</span></code> is connected to <code class="docutils literal notranslate"><span class="pre">SLICE3.DIG</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE3.ALTDIG</span></code> is connected to <code class="docutils literal notranslate"><span class="pre">SLICE3.DIG</span></code> of the CLB above</p></li>
</ul>
<p>Note that <code class="docutils literal notranslate"><span class="pre">DI[FG]_MUX</span></code> attributes are also used in the shift register mode, but with different meaning.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">SLICEWE0</span></code> signals are routed as follows:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE0.SLICEWE0</span> <span class="pre">=</span> <span class="pre">SLICE0.BX</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE1.SLICEWE0</span> <span class="pre">=</span> <span class="pre">SLICE1.BX</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE2.SLICEWE0</span> <span class="pre">=</span> <span class="pre">SLICE0.BX</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE3.SLICEWE0</span> <span class="pre">=</span> <span class="pre">SLICE1.BX</span></code></p></li>
</ul>
<p>When <code class="docutils literal notranslate"><span class="pre">SLICEWE0USED</span></code> is set, the <code class="docutils literal notranslate"><span class="pre">SLICEWE0</span></code> signal is used within the slice. The <code class="docutils literal notranslate"><span class="pre">F</span></code> LUT is written when it is 1, the <code class="docutils literal notranslate"><span class="pre">G</span></code> LUT is written when it is 0. Otherwise, the signal is ignored, and both LUTs are written at the same time.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">SLICEWE1</span></code> and <code class="docutils literal notranslate"><span class="pre">SLICEWE2</span></code> signals are routed as follows:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE0.SLICEWE1</span> <span class="pre">=</span> <span class="pre">SLICE0.BY</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE1.SLICEWE1</span> <span class="pre">=</span> <span class="pre">!SLICE0.BY</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE2.SLICEWE1</span> <span class="pre">=</span> <span class="pre">SLICE0.BY</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE3.SLICEWE1</span> <span class="pre">=</span> <span class="pre">!SLICE0.BY</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE0.SLICEWE2</span> <span class="pre">=</span> <span class="pre">SLICE1.BY</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE1.SLICEWE2</span> <span class="pre">=</span> <span class="pre">SLICE1.BY</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE2.SLICEWE2</span> <span class="pre">=</span> <span class="pre">!SLICE1.BY</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE3.SLICEWE2</span> <span class="pre">=</span> <span class="pre">!SLICE1.BY</span></code></p></li>
</ul>
<p>If <code class="docutils literal notranslate"><span class="pre">SLICE0.BYOUTUSED</span></code> is set, all <code class="docutils literal notranslate"><span class="pre">SLICE</span></code>s within the CLB will use their <code class="docutils literal notranslate"><span class="pre">SLICEWE1</span></code> signal as a write enable — the LUTs are only written when <code class="docutils literal notranslate"><span class="pre">SLICEWE1</span></code> is 1. Otherwise, all <code class="docutils literal notranslate"><span class="pre">SLICEWE1</span></code> signals are ignored.</p>
<p>If <code class="docutils literal notranslate"><span class="pre">SLICE1.BYOUTUSED</span></code> is set, all <code class="docutils literal notranslate"><span class="pre">SLICE</span></code>s within the CLB will use their <code class="docutils literal notranslate"><span class="pre">SLICEWE2</span></code> signal as a write enable — the LUTs are only written when <code class="docutils literal notranslate"><span class="pre">SLICEWE2</span></code> is 1. Otherwise, all <code class="docutils literal notranslate"><span class="pre">SLICEWE2</span></code> signals are ignored.</p>
<div class="admonition-todo admonition" id="id1">
<p class="admonition-title">Todo</p>
<p><code class="docutils literal notranslate"><span class="pre">SLICE2</span></code> and <code class="docutils literal notranslate"><span class="pre">SLICE3</span></code> also have <code class="docutils literal notranslate"><span class="pre">BYOUTUSED</span></code> bits — what do they do, if anything?</p>
</div>
<section id="single-port-16x-ram">
<h4>Single-port 16×X RAM<a class="headerlink" href="#single-port-16x-ram" title="Link to this heading"></a></h4>
<p>Single-port 16×X RAM can be implemented as follows:</p>
<ul class="simple">
<li><p>pick a slice</p>
<ul>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE0</span></code> and <code class="docutils literal notranslate"><span class="pre">SLICE1</span></code> can always be used</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE2</span></code> can be used if <code class="docutils literal notranslate"><span class="pre">SLICE0</span></code> is also used with the same address</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE3</span></code> can be used if <code class="docutils literal notranslate"><span class="pre">SLICE1</span></code> is also used with the same address</p></li>
</ul>
</li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">CLK</span></code> to write clock</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SR</span></code> to write enable</p></li>
<li><p>for the 16×1 slice in <code class="docutils literal notranslate"><span class="pre">F</span></code> LUT:</p>
<ul>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">F[1-4]</span></code> to the read/write address</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">BX</span></code> to write data</p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">DIF_MUX</span></code> to <code class="docutils literal notranslate"><span class="pre">BX</span></code></p></li>
<li><p>use <code class="docutils literal notranslate"><span class="pre">F</span></code> output as read data</p></li>
</ul>
</li>
<li><p>for the 16×1 slice in <code class="docutils literal notranslate"><span class="pre">G</span></code> LUT:</p>
<ul>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">G[1-4]</span></code> to the read/write address</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">BY</span></code> to write data</p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">DIG_MUX</span></code> to <code class="docutils literal notranslate"><span class="pre">BY</span></code></p></li>
<li><p>use <code class="docutils literal notranslate"><span class="pre">G</span></code> output as read data</p></li>
</ul>
</li>
</ul>
</section>
<section id="dual-port-16x-ram">
<h4>Dual-port 16×X RAM<a class="headerlink" href="#dual-port-16x-ram" title="Link to this heading"></a></h4>
<p>Dual-port 16×X RAM can be implemented as follows:</p>
<ul class="simple">
<li><p>pick a pair of slices: either <code class="docutils literal notranslate"><span class="pre">SLICE0</span></code> and <code class="docutils literal notranslate"><span class="pre">SLICE2</span></code> or <code class="docutils literal notranslate"><span class="pre">SLICE1</span></code> and <code class="docutils literal notranslate"><span class="pre">SLICE3</span></code></p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">CLK</span></code> to write clock</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SR</span></code> to write enable</p></li>
<li><p>for the 16×1 slice in <code class="docutils literal notranslate"><span class="pre">F</span></code> LUTs:</p>
<ul>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">F[1-4]</span></code> on <code class="docutils literal notranslate"><span class="pre">SLICE[01]</span></code> to the write address</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">F[1-4]</span></code> on <code class="docutils literal notranslate"><span class="pre">SLICE[23]</span></code> to the read address</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">BX</span></code> of both slices to write data</p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">DIF_MUX</span></code> to <code class="docutils literal notranslate"><span class="pre">BX</span></code></p></li>
<li><p>use <code class="docutils literal notranslate"><span class="pre">F</span></code> outputs as read data</p></li>
</ul>
</li>
<li><p>for the 16×1 slice in <code class="docutils literal notranslate"><span class="pre">G</span></code> LUTs:</p>
<ul>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">G[1-4]</span></code> on <code class="docutils literal notranslate"><span class="pre">SLICE[01]</span></code> to the write address</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">G[1-4]</span></code> on <code class="docutils literal notranslate"><span class="pre">SLICE[23]</span></code> to the read address</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">BY</span></code> of both slices to write data</p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">DIG_MUX</span></code> to <code class="docutils literal notranslate"><span class="pre">BY</span></code></p></li>
<li><p>use <code class="docutils literal notranslate"><span class="pre">G</span></code> outputs as read data</p></li>
</ul>
</li>
</ul>
</section>
<section id="single-port-32x-ram">
<h4>Single-port 32×X RAM<a class="headerlink" href="#single-port-32x-ram" title="Link to this heading"></a></h4>
<p>Single-port 32×X RAM can be implemented as follows:</p>
<ul class="simple">
<li><p>pick a slice</p>
<ul>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE0</span></code> and <code class="docutils literal notranslate"><span class="pre">SLICE1</span></code> can always be used</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE2</span></code> can be used if <code class="docutils literal notranslate"><span class="pre">SLICE0</span></code> is also used with the same address</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE3</span></code> can be used if <code class="docutils literal notranslate"><span class="pre">SLICE1</span></code> is also used with the same address</p></li>
</ul>
</li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">CLK</span></code> to write clock</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SR</span></code> to write enable</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">F</span></code> LUT corresponds to addresses <code class="docutils literal notranslate"><span class="pre">0x1X</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">G</span></code> LUT corresponds to addresses <code class="docutils literal notranslate"><span class="pre">0x0X</span></code></p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">F[1-4]</span></code> and <code class="docutils literal notranslate"><span class="pre">G[1-4]</span></code> to low 4 bits of the read/write address</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">BX</span></code> to bit 4 of read/write address</p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">SLICEWE0USED</span></code></p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">BY</span></code> to write data</p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">DIF_MUX</span></code> to <code class="docutils literal notranslate"><span class="pre">ALT</span></code></p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">DIG_MUX</span></code> to <code class="docutils literal notranslate"><span class="pre">BY</span></code></p></li>
<li><p>use <code class="docutils literal notranslate"><span class="pre">F5</span></code> output as read data</p></li>
</ul>
</section>
<section id="dual-port-32x-ram">
<h4>Dual-port 32×X RAM<a class="headerlink" href="#dual-port-32x-ram" title="Link to this heading"></a></h4>
<p>Dual-port 32×X RAM can be implemented as follows:</p>
<ul class="simple">
<li><p>pick a pair of slices: either <code class="docutils literal notranslate"><span class="pre">SLICE0+SLICE2</span></code> or <code class="docutils literal notranslate"><span class="pre">SLICE1+SLICE3</span></code></p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">CLK</span></code> to write clock</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SR</span></code> to write enable</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">F</span></code> LUTs correspond to addresses <code class="docutils literal notranslate"><span class="pre">0x1X</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">G</span></code> LUTs correspond to addresses <code class="docutils literal notranslate"><span class="pre">0x0X</span></code></p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">F[1-4]</span></code> and <code class="docutils literal notranslate"><span class="pre">G[1-4]</span></code> of <code class="docutils literal notranslate"><span class="pre">SLICE[01]</span></code> to low 4 bits of the write address</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">F[1-4]</span></code> and <code class="docutils literal notranslate"><span class="pre">G[1-4]</span></code> of <code class="docutils literal notranslate"><span class="pre">SLICE[23]</span></code> to low 4 bits of the read address</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SLICE[01].BX</span></code> to bit 4 of write address</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SLICE[23].BX</span></code> to bit 4 of read address</p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">SLICEWE0USED</span></code></p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">BY</span></code> of both slices to write data</p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">DIF_MUX</span></code> to <code class="docutils literal notranslate"><span class="pre">ALT</span></code></p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">DIG_MUX</span></code> to <code class="docutils literal notranslate"><span class="pre">BY</span></code></p></li>
<li><p>use <code class="docutils literal notranslate"><span class="pre">F5</span></code> outputs as read data</p></li>
</ul>
</section>
<section id="single-port-64x-ram">
<h4>Single-port 64×X RAM<a class="headerlink" href="#single-port-64x-ram" title="Link to this heading"></a></h4>
<ul class="simple">
<li><p>pick a pair of slices</p>
<ul>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE0+SLICE1</span></code> can always be used</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE2+SLICE3</span></code> can also be used if <code class="docutils literal notranslate"><span class="pre">SLICE0+SLICE1</span></code> is used with the same address</p></li>
</ul>
</li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">CLK</span></code> to write clock</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SR</span></code> to write enable</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE[13].G</span></code> corresponds to addresses <code class="docutils literal notranslate"><span class="pre">0x0X</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE[13].F</span></code> corresponds to addresses <code class="docutils literal notranslate"><span class="pre">0x1X</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE[02].G</span></code> corresponds to addresses <code class="docutils literal notranslate"><span class="pre">0x2X</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE[02].F</span></code> corresponds to addresses <code class="docutils literal notranslate"><span class="pre">0x3X</span></code></p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">F[1-4]</span></code> and <code class="docutils literal notranslate"><span class="pre">G[1-4]</span></code> to low 4 bits of the address</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">BX</span></code> to bit 4 of the address</p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">SLICEWE0USED</span></code></p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SLICE[02].BY</span></code> to bit 5 of the address</p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">SLICE0.BYOUTUSED</span></code></p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SLICE[13].BY</span></code> to write data</p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">DIF_MUX</span></code> to <code class="docutils literal notranslate"><span class="pre">ALT</span></code></p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">SLICE[02].DIG_MUX</span></code> to <code class="docutils literal notranslate"><span class="pre">ALT</span></code></p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">SLICE[13].DIG_MUX</span></code> to <code class="docutils literal notranslate"><span class="pre">BY</span></code></p></li>
<li><p>use <code class="docutils literal notranslate"><span class="pre">SLICE[02].FX</span></code> as read data</p></li>
</ul>
</section>
<section id="dual-port-641-ram">
<h4>Dual-port 64×1 RAM<a class="headerlink" href="#dual-port-641-ram" title="Link to this heading"></a></h4>
<ul class="simple">
<li><p>use the whole CLB</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">CLK</span></code> to write clock</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SR</span></code> to write enable</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE[13].G</span></code> corresponds to addresses <code class="docutils literal notranslate"><span class="pre">0x0X</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE[13].F</span></code> corresponds to addresses <code class="docutils literal notranslate"><span class="pre">0x1X</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE[02].G</span></code> corresponds to addresses <code class="docutils literal notranslate"><span class="pre">0x2X</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE[02].F</span></code> corresponds to addresses <code class="docutils literal notranslate"><span class="pre">0x3X</span></code></p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SLICE[01].F[1-4]</span></code> and <code class="docutils literal notranslate"><span class="pre">SLICE[01].G[1-4]</span></code> to low 4 bits of the write address</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SLICE[23].F[1-4]</span></code> and <code class="docutils literal notranslate"><span class="pre">SLICE[23].G[1-4]</span></code> to low 4 bits of the read address</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SLICE[01].BX</span></code> to bit 4 of the write address</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SLICE[23].BX</span></code> to bit 4 of the read address</p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">SLICEWE0USED</span></code></p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SLICE0.BY</span></code> to bit 5 of the write address</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SLICE2.BY</span></code> to bit 5 of the read address</p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">SLICE0.BYOUTUSED</span></code></p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SLICE[13].BY</span></code> to write data</p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">DIF_MUX</span></code> to <code class="docutils literal notranslate"><span class="pre">ALT</span></code></p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">SLICE[02].DIG_MUX</span></code> to <code class="docutils literal notranslate"><span class="pre">ALT</span></code></p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">SLICE[13].DIG_MUX</span></code> to <code class="docutils literal notranslate"><span class="pre">BY</span></code></p></li>
<li><p>use <code class="docutils literal notranslate"><span class="pre">SLICE[02].FX</span></code> as read data</p></li>
</ul>
</section>
<section id="single-port-1281-ram">
<h4>Single-port 128×1 RAM<a class="headerlink" href="#single-port-1281-ram" title="Link to this heading"></a></h4>
<ul class="simple">
<li><p>use the whole CLB</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">CLK</span></code> to write clock</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SR</span></code> to write enable</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE3.G</span></code> corresponds to addresses <code class="docutils literal notranslate"><span class="pre">0x0X</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE3.F</span></code> corresponds to addresses <code class="docutils literal notranslate"><span class="pre">0x1X</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE2.G</span></code> corresponds to addresses <code class="docutils literal notranslate"><span class="pre">0x2X</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE2.F</span></code> corresponds to addresses <code class="docutils literal notranslate"><span class="pre">0x3X</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE1.G</span></code> corresponds to addresses <code class="docutils literal notranslate"><span class="pre">0x4X</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE1.F</span></code> corresponds to addresses <code class="docutils literal notranslate"><span class="pre">0x5X</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE0.G</span></code> corresponds to addresses <code class="docutils literal notranslate"><span class="pre">0x6X</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE0.F</span></code> corresponds to addresses <code class="docutils literal notranslate"><span class="pre">0x7X</span></code></p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">F[1-4]</span></code> and <code class="docutils literal notranslate"><span class="pre">G[1-4]</span></code> to low 4 bits of the address</p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">BX</span></code> to bit 4 of the address</p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">SLICEWE0USED</span></code></p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SLICE[02].BY</span></code> to bit 5 of the address</p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">SLICE0.BYOUTUSED</span></code></p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SLICE1.BY</span></code> to bit 6 of the address</p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">SLICE1.BYOUTUSED</span></code></p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">SLICE3.BY</span></code> to write data</p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">DIF_MUX</span></code> to <code class="docutils literal notranslate"><span class="pre">ALT</span></code></p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">SLICE[012].DIG_MUX</span></code> to <code class="docutils literal notranslate"><span class="pre">ALT</span></code></p></li>
<li><p>set <code class="docutils literal notranslate"><span class="pre">SLICE3.DIG_MUX</span></code> to <code class="docutils literal notranslate"><span class="pre">BY</span></code></p></li>
<li><p>use <code class="docutils literal notranslate"><span class="pre">SLICE1.FX</span></code> as read data</p></li>
</ul>
</section>
</section>
<section id="shift-registers">
<h3>Shift registers<a class="headerlink" href="#shift-registers" title="Link to this heading"></a></h3>
<p>The <code class="docutils literal notranslate"><span class="pre">F_SHIFT</span></code> and <code class="docutils literal notranslate"><span class="pre">G_SHIFT</span></code> attributes, when set, turn <code class="docutils literal notranslate"><span class="pre">F</span></code> and <code class="docutils literal notranslate"><span class="pre">G</span></code> (respectively) into shift register mode.</p>
<p>The signals used in shift register mode are:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">CLK</span></code> is the write clock</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SR</span></code> is the write enable</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">DIF</span></code> and <code class="docutils literal notranslate"><span class="pre">DIG</span></code> are the data input for the <code class="docutils literal notranslate"><span class="pre">F</span></code> and <code class="docutils literal notranslate"><span class="pre">G</span></code> LUTs, respectively</p></li>
</ul>
<p>The LUTs in shift register mode have shift-out outputs, <code class="docutils literal notranslate"><span class="pre">FMC15</span></code> and <code class="docutils literal notranslate"><span class="pre">GMC15</span></code>, which are the next bit to be shifted out. They can be connected to another LUT’s data input to assemble larger shift registers.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">DIF_MUX</span></code> determines the value of <code class="docutils literal notranslate"><span class="pre">DIF</span></code>:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">BX</span></code>: use the <code class="docutils literal notranslate"><span class="pre">BX</span></code> pin</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">ALT</span></code>: use the <code class="docutils literal notranslate"><span class="pre">GMC15</span></code> value</p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">DIG_MUX</span></code> determines the value of <code class="docutils literal notranslate"><span class="pre">DIG</span></code>:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">BY</span></code>: use the <code class="docutils literal notranslate"><span class="pre">BY</span></code> pin</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">ALT</span></code>: use the <code class="docutils literal notranslate"><span class="pre">SHIFTIN</span></code> pin</p></li>
</ul>
<p><code class="docutils literal notranslate"><span class="pre">SHIFTIN</span></code> is routed as follows:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE0.SHIFTIN</span> <span class="pre">=</span> <span class="pre">SLICE1.SHIFTOUT</span> <span class="pre">=</span> <span class="pre">SLICE1.FMC15</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE1.SHIFTIN</span> <span class="pre">=</span> <span class="pre">SLICE2.SHIFTOUT</span> <span class="pre">=</span> <span class="pre">SLICE2.FMC15</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE2.SHIFTIN</span> <span class="pre">=</span> <span class="pre">SLICE3.SHIFTOUT</span> <span class="pre">=</span> <span class="pre">SLICE3.FMC15</span></code></p></li>
</ul>
<p><code class="docutils literal notranslate"><span class="pre">SLICE3.SHIFTIN</span></code> is indeterminate.</p>
<p>Note that <code class="docutils literal notranslate"><span class="pre">DI[FG]_MUX</span></code> attributes are also used in the LUT RAM mode, but with different meaning.</p>
<p>The external write data is written to bit 0 of the LUT. Bit 15 is shifted out.</p>
<div class="admonition-todo admonition" id="id2">
<p class="admonition-title">Todo</p>
<p>do LUT RAM and shift register modes interfere within a <code class="docutils literal notranslate"><span class="pre">SLICE</span></code>?</p>
</div>
</section>
</section>
<section id="wide-multiplexers">
<h2>Wide multiplexers<a class="headerlink" href="#wide-multiplexers" title="Link to this heading"></a></h2>
<p>Every <code class="docutils literal notranslate"><span class="pre">SLICE</span></code> has two wide multiplexers: <code class="docutils literal notranslate"><span class="pre">F5</span></code> and <code class="docutils literal notranslate"><span class="pre">FX</span></code>, used to combine smaller LUTs into larger LUTs. Their function is hardwired:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">F5</span> <span class="pre">=</span> <span class="pre">BX</span> <span class="pre">?</span> <span class="pre">F</span> <span class="pre">:</span> <span class="pre">G</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">FX</span> <span class="pre">=</span> <span class="pre">BY</span> <span class="pre">?</span> <span class="pre">FXINA</span> <span class="pre">:</span> <span class="pre">FXINB</span></code></p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">F5</span></code> output goes to the <code class="docutils literal notranslate"><span class="pre">FXMUX</span></code> multiplexer, and further wide multiplexers. The <code class="docutils literal notranslate"><span class="pre">FX</span></code> output goes to the <code class="docutils literal notranslate"><span class="pre">GYMUX</span></code> multiplexer, and further wide multiplexers.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">FXINA</span></code> and <code class="docutils literal notranslate"><span class="pre">FXINB</span></code> inputs are routed as follows:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p><code class="docutils literal notranslate"><span class="pre">SLICE</span></code></p></th>
<th class="head"><p><code class="docutils literal notranslate"><span class="pre">FXINA</span></code></p></th>
<th class="head"><p><code class="docutils literal notranslate"><span class="pre">FXINB</span></code></p></th>
<th class="head"><p>effective primitive</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SLICE0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">SLICE0.F5</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">SLICE1.F5</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">MUXF6</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SLICE1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">SLICE0.FX</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">SLICE2.FX</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">MUXF7</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SLICE2</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">SLICE2.F5</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">SLICE3.F5</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">MUXF6</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SLICE3</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">SLICE1.FX</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">SLICE1.FX</span></code>, from CLB above</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">MUXF8</span></code></p></td>
</tr>
</tbody>
</table>
<p>The <code class="docutils literal notranslate"><span class="pre">FX</span></code> output isn’t connected across the PowerPC hole — a <code class="docutils literal notranslate"><span class="pre">MUXF8</span></code> cannot be made of two CLBs separated by a PowerPC.</p>
</section>
<section id="carry-logic">
<h2>Carry logic<a class="headerlink" href="#carry-logic" title="Link to this heading"></a></h2>
<p>The carry logic implements the <code class="docutils literal notranslate"><span class="pre">MUXCY</span></code> and <code class="docutils literal notranslate"><span class="pre">XORCY</span></code> primitives described in Xilinx documentation. There are several bitstream attributes controlling carry logic operation.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">CYINIT</span></code> mux determines the start of the carry chain in the slice:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">CIN</span></code>: connected from <code class="docutils literal notranslate"><span class="pre">COUT</span></code> of the <code class="docutils literal notranslate"><span class="pre">SLICE</span></code> below</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">BX</span></code></p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">CYSELF</span></code> mux determines the “propagate” (or select) input of the lower <code class="docutils literal notranslate"><span class="pre">MUXCY</span></code>:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">F</span></code>: propagate is connected to <code class="docutils literal notranslate"><span class="pre">F</span></code> LUT output</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">1</span></code>: propagate is connected to const-1 (ie. the <code class="docutils literal notranslate"><span class="pre">MUXCY</span></code> is effectively skipped from the chain)</p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">CY0F</span></code> mux determines the “generate” input of the lower <code class="docutils literal notranslate"><span class="pre">MUXCY</span></code>:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">0</span></code> (constant)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">1</span></code> (constant)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">F1</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">F2</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">BX</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">PROD</span></code>: equal to <code class="docutils literal notranslate"><span class="pre">F1</span> <span class="pre">&amp;</span> <span class="pre">F2</span></code>, implementing the <code class="docutils literal notranslate"><span class="pre">MULT_AND</span></code> primitive</p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">CYSELG</span></code> mux determines the “propagate” (or select) input of the upper <code class="docutils literal notranslate"><span class="pre">MUXCY</span></code>:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">G</span></code>: propagate is connected to <code class="docutils literal notranslate"><span class="pre">G</span></code> LUT output</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">1</span></code>: propagate is connected to const-1 (ie. the <code class="docutils literal notranslate"><span class="pre">MUXCY</span></code> is effectively skipped from the chain)</p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">CY0G</span></code> mux determines the “generate” input of the upper <code class="docutils literal notranslate"><span class="pre">MUXCY</span></code>:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">0</span></code> (constant)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">1</span></code> (constant)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">G1</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">G2</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">BY</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">PROD</span></code>: equal to <code class="docutils literal notranslate"><span class="pre">G1</span> <span class="pre">&amp;</span> <span class="pre">G2</span></code>, implementing the <code class="docutils literal notranslate"><span class="pre">MULT_AND</span></code> primitive</p></li>
</ul>
<p>The hardwired logic implemented is:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">FCY</span> <span class="pre">=</span> <span class="pre">CYSELF</span> <span class="pre">?</span> <span class="pre">CY0F</span> <span class="pre">:</span> <span class="pre">CIN</span></code> (lower <code class="docutils literal notranslate"><span class="pre">MUXCY</span></code>)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">COUT</span> <span class="pre">=</span> <span class="pre">GCY</span> <span class="pre">=</span> <span class="pre">CYSELG</span> <span class="pre">?</span> <span class="pre">CY0G</span> <span class="pre">:</span> <span class="pre">FCY</span></code> (upper <code class="docutils literal notranslate"><span class="pre">MUXCY</span></code>)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">FXOR</span> <span class="pre">=</span> <span class="pre">F</span> <span class="pre">^</span> <span class="pre">CIN</span></code> (lower <code class="docutils literal notranslate"><span class="pre">XORCY</span></code>)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">GXOR</span> <span class="pre">=</span> <span class="pre">G</span> <span class="pre">^</span> <span class="pre">FCY</span></code> (upper <code class="docutils literal notranslate"><span class="pre">XORCY</span></code>)</p></li>
</ul>
<p>The dedicated <code class="docutils literal notranslate"><span class="pre">CIN</span></code> input is routed from:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE0.CIN</span></code>: from <code class="docutils literal notranslate"><span class="pre">SLICE1.COUT</span></code> of CLB below</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE1.CIN</span></code>: from <code class="docutils literal notranslate"><span class="pre">SLICE0.COUT</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE2.CIN</span></code>: from <code class="docutils literal notranslate"><span class="pre">SLICE3.COUT</span></code> of CLB below</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE3.CIN</span></code>: from <code class="docutils literal notranslate"><span class="pre">SLICE2.COUT</span></code></p></li>
</ul>
<p>The carry chains are not connected over PowerPC holes. The <code class="docutils literal notranslate"><span class="pre">SLICE[02].CIN</span></code> inputs in the row above bottom IOI and in tiles directly above PowerPC are indeterminate.</p>
</section>
<section id="sum-of-products">
<h2>Sum of products<a class="headerlink" href="#sum-of-products" title="Link to this heading"></a></h2>
<p>The carry logic can be used to implement fast wide AND gates (ie. products). Each <code class="docutils literal notranslate"><span class="pre">SLICE</span></code> also contains a dedicated <code class="docutils literal notranslate"><span class="pre">ORCY</span></code> primitive that allows combining multiple carry chains into a sum-of-products function.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">SOPEXTSEL</span></code> mux determines the starting point of the <code class="docutils literal notranslate"><span class="pre">ORCY</span></code> chain:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">0</span></code>: const 0 (this is the first <code class="docutils literal notranslate"><span class="pre">SLICE</span></code> in the chain)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SOPIN</span></code> (this is not the first <code class="docutils literal notranslate"><span class="pre">SLICE</span></code>)</p></li>
</ul>
<p>The dedicated <code class="docutils literal notranslate"><span class="pre">ORCY</span></code> primitive implements simple hardwired logic:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">SOPOUT</span> <span class="pre">=</span> <span class="pre">SOPEXTSEL</span> <span class="pre">|</span> <span class="pre">COUT</span></code></p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">SOPIN</span></code> pin is routed as follows:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE0.SOPIN</span></code>: <code class="docutils literal notranslate"><span class="pre">SLICE2.SOPOUT</span></code> of the CLB to the left</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE1.SOPIN</span></code>: <code class="docutils literal notranslate"><span class="pre">SLICE3.SOPOUT</span></code> of the CLB to the left</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE2.SOPIN</span></code>: <code class="docutils literal notranslate"><span class="pre">SLICE0.SOPOUT</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SLICE3.SOPIN</span></code>: <code class="docutils literal notranslate"><span class="pre">SLICE1.SOPOUT</span></code></p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">SOPOUT</span></code> chain is connected across BRAM columns, but is not connected over PowerPC holes.</p>
</section>
<section id="output-multiplexers">
<h2>Output multiplexers<a class="headerlink" href="#output-multiplexers" title="Link to this heading"></a></h2>
<p>The <code class="docutils literal notranslate"><span class="pre">FXMUX</span></code> multiplexer controls the <code class="docutils literal notranslate"><span class="pre">X</span></code> output. It has three inputs:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">F</span></code> (the LUT output)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">F5</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">FXOR</span></code></p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">GYMUX</span></code> multiplexer controls the <code class="docutils literal notranslate"><span class="pre">Y</span></code> output. It has four inputs:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">G</span></code> (the LUT output)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">FX</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">GXOR</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SOPOUT</span></code></p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">XBMUX</span></code> multiplexer controls the <code class="docutils literal notranslate"><span class="pre">XB</span></code> output. It has two inputs:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">FCY</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">FMC15</span></code>: shift register output of <code class="docutils literal notranslate"><span class="pre">F</span></code></p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">YBMUX</span></code> multiplexer controls the <code class="docutils literal notranslate"><span class="pre">YB</span></code> output. It has two inputs:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">GCY</span></code> (equal to <code class="docutils literal notranslate"><span class="pre">COUT</span></code>)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">GMC15</span></code>: shift register output of <code class="docutils literal notranslate"><span class="pre">G</span></code></p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">DXMUX</span></code> mulitplexer controls the <code class="docutils literal notranslate"><span class="pre">FFX</span></code> data input. It has two inputs:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">X</span></code> (the <code class="docutils literal notranslate"><span class="pre">FXMUX</span></code> output)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">BX</span></code></p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">DYMUX</span></code> mulitplexer controls the <code class="docutils literal notranslate"><span class="pre">FFY</span></code> data input. It has two inputs:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">Y</span></code> (the <code class="docutils literal notranslate"><span class="pre">GYMUX</span></code> output)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">BY</span></code></p></li>
</ul>
</section>
<section id="registers">
<h2>Registers<a class="headerlink" href="#registers" title="Link to this heading"></a></h2>
<p>A <code class="docutils literal notranslate"><span class="pre">SLICE</span></code> contains two registers:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">FFX</span></code>, with input determined by <code class="docutils literal notranslate"><span class="pre">DXMUX</span></code> and output connected to <code class="docutils literal notranslate"><span class="pre">XQ</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">FFY</span></code>, with input determined by <code class="docutils literal notranslate"><span class="pre">DYMUX</span></code> and output connected to <code class="docutils literal notranslate"><span class="pre">YQ</span></code></p></li>
</ul>
<p>Both registers share the same control signals:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">CLK</span></code>: posedge-triggered clock in FF mode or <strong>active-low</strong> gate in latch mode</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">CE</span></code>: active-high clock or gate enable</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SR</span></code>: if <code class="docutils literal notranslate"><span class="pre">FF_SR_EN</span></code>, the set/reset signal</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">BY</span></code>: if <code class="docutils literal notranslate"><span class="pre">FF_REV_EN</span></code>, the alternate set/reset signal</p></li>
</ul>
<p>The following attributes determine register function:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">FF_LATCH</span></code>: if set, the registers are latches and <code class="docutils literal notranslate"><span class="pre">CLK</span></code> behaves as <strong>active-low</strong> gate; otherwise, the registers are flip-flops and <code class="docutils literal notranslate"><span class="pre">CLK</span></code> is a posedge-triggered clock</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">FF_SYNC</span></code>: if set, the <code class="docutils literal notranslate"><span class="pre">SR</span></code> and <code class="docutils literal notranslate"><span class="pre">BY</span></code> (if enabled) implement synchronous set/reset (with priority over <code class="docutils literal notranslate"><span class="pre">CE</span></code>); otherwise, they implement asynchronous set/reset; should not be set together with <code class="docutils literal notranslate"><span class="pre">FF_LATCH</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">FF[XY]_INIT</span></code>: determines the initial or captured value of given register</p>
<ul>
<li><p>when the global <code class="docutils literal notranslate"><span class="pre">GSR</span></code> signal is pulsed (for example, as part of the configuration process), the register is set to the value of this bit</p></li>
<li><p>when the global <code class="docutils literal notranslate"><span class="pre">GCAP</span></code> signal is pulsed (for example, by the <code class="docutils literal notranslate"><span class="pre">CAPTURE</span></code> primitive), this bit captures the current state of the register</p></li>
</ul>
</li>
<li><p><code class="docutils literal notranslate"><span class="pre">FF[XY]_SRVAL</span></code>: determines the set/reset value of given register</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">FF_SR_EN</span></code>: if set, <code class="docutils literal notranslate"><span class="pre">SR</span></code> is used as the set/reset signal for both registers, setting them to their <code class="docutils literal notranslate"><span class="pre">FF[XY]_SRVAL</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">FF_REV_EN</span></code>: if set, <code class="docutils literal notranslate"><span class="pre">BY</span></code> behaves as secondary set/reset signal for both registers, setting them to the <strong>opposite</strong> of their <code class="docutils literal notranslate"><span class="pre">FF[XY]_SRVAL</span></code></p></li>
</ul>
</section>
<section id="tristate-buses-and-tbufs">
<h2>Tristate buses and <code class="docutils literal notranslate"><span class="pre">TBUF</span></code>s<a class="headerlink" href="#tristate-buses-and-tbufs" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id3">
<p class="admonition-title">Todo</p>
<p>document this insanity</p>
</div>
</section>
<section id="bitstream">
<h2>Bitstream<a class="headerlink" href="#bitstream" title="Link to this heading"></a></h2>
<p>The data for a CLB is located in the same bitstream tile as the associated <code class="docutils literal notranslate"><span class="pre">INT.CLB</span></code> tile.</p>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="5">CLB bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc2v-CLB-SLICE0:FFX_SRVAL" title="~SLICE0:FFX_SRVAL">~SLICE0:FFX_SRVAL</a></td><td><a href="#bits-xc2v-CLB-SLICE0:F" title="~SLICE0:F[15]">~SLICE0:F[15]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:F" title="~SLICE2:F[15]">~SLICE2:F[15]</a></td><td>-</td></tr>
<tr><td>1</td>
<td><a href="#bits-xc2v-CLB-SLICE0:DIF_MUX" title="SLICE0:DIF_MUX">SLICE0:DIF_MUX</a></td><td><a href="#bits-xc2v-CLB-SLICE0:F" title="~SLICE0:F[14]">~SLICE0:F[14]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:F" title="~SLICE2:F[14]">~SLICE2:F[14]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:DIF_MUX" title="SLICE2:DIF_MUX">SLICE2:DIF_MUX</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc2v-CLB-SLICE0:CYINIT" title="SLICE0:CYINIT">SLICE0:CYINIT</a></td><td><a href="#bits-xc2v-CLB-SLICE0:F" title="~SLICE0:F[13]">~SLICE0:F[13]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:F" title="~SLICE2:F[13]">~SLICE2:F[13]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:CYINIT" title="SLICE2:CYINIT">SLICE2:CYINIT</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc2v-CLB-SLICE0:DXMUX" title="SLICE0:DXMUX">SLICE0:DXMUX</a></td><td><a href="#bits-xc2v-CLB-SLICE0:F" title="~SLICE0:F[12]">~SLICE0:F[12]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:F" title="~SLICE2:F[12]">~SLICE2:F[12]</a></td><td>-</td></tr>
<tr><td>4</td>
<td><a href="#bits-xc2v-CLB-SLICE0:FF_LATCH" title="SLICE0:FF_LATCH">SLICE0:FF_LATCH</a></td><td><a href="#bits-xc2v-CLB-SLICE0:F" title="~SLICE0:F[11]">~SLICE0:F[11]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:F" title="~SLICE2:F[11]">~SLICE2:F[11]</a></td><td>-</td></tr>
<tr><td>5</td>
<td><a href="#bits-xc2v-CLB-SLICE0:CYSELF" title="SLICE0:CYSELF">SLICE0:CYSELF</a></td><td><a href="#bits-xc2v-CLB-SLICE0:F" title="~SLICE0:F[10]">~SLICE0:F[10]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:F" title="~SLICE2:F[10]">~SLICE2:F[10]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:CYSELF" title="SLICE2:CYSELF">SLICE2:CYSELF</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc2v-CLB-SLICE0:FXMUX" title="SLICE0:FXMUX[0]">SLICE0:FXMUX[0]</a></td><td><a href="#bits-xc2v-CLB-SLICE0:F" title="~SLICE0:F[9]">~SLICE0:F[9]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:F" title="~SLICE2:F[9]">~SLICE2:F[9]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:FXMUX" title="SLICE2:FXMUX[0]">SLICE2:FXMUX[0]</a></td></tr>
<tr><td>7</td>
<td>-</td><td><a href="#bits-xc2v-CLB-SLICE0:F" title="~SLICE0:F[8]">~SLICE0:F[8]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:F" title="~SLICE2:F[8]">~SLICE2:F[8]</a></td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td><a href="#bits-xc2v-CLB-SLICE0:F" title="~SLICE0:F[7]">~SLICE0:F[7]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:F" title="~SLICE2:F[7]">~SLICE2:F[7]</a></td><td>-</td></tr>
<tr><td>9</td>
<td><a href="#bits-xc2v-CLB-SLICE0:CY0F" title="SLICE0:CY0F[1]">SLICE0:CY0F[1]</a></td><td><a href="#bits-xc2v-CLB-SLICE0:F" title="~SLICE0:F[6]">~SLICE0:F[6]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:F" title="~SLICE2:F[6]">~SLICE2:F[6]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:CY0F" title="SLICE2:CY0F[1]">SLICE2:CY0F[1]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc2v-CLB-SLICE0:CY0F" title="SLICE0:CY0F[2]">SLICE0:CY0F[2]</a></td><td><a href="#bits-xc2v-CLB-SLICE0:F" title="~SLICE0:F[5]">~SLICE0:F[5]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:F" title="~SLICE2:F[5]">~SLICE2:F[5]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:CY0F" title="SLICE2:CY0F[2]">SLICE2:CY0F[2]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc2v-CLB-SLICE0:FF_REV_ENABLE" title="SLICE0:FF_REV_ENABLE">SLICE0:FF_REV_ENABLE</a></td><td><a href="#bits-xc2v-CLB-SLICE0:F" title="~SLICE0:F[4]">~SLICE0:F[4]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:F" title="~SLICE2:F[4]">~SLICE2:F[4]</a></td><td>-</td></tr>
<tr><td>12</td>
<td><a href="#bits-xc2v-CLB-SLICE0:DYMUX" title="SLICE0:DYMUX">SLICE0:DYMUX</a></td><td><a href="#bits-xc2v-CLB-SLICE0:F" title="~SLICE0:F[3]">~SLICE0:F[3]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:F" title="~SLICE2:F[3]">~SLICE2:F[3]</a></td><td>-</td></tr>
<tr><td>13</td>
<td><a href="#bits-xc2v-CLB-SLICE0:CY0F" title="SLICE0:CY0F[0]">SLICE0:CY0F[0]</a></td><td><a href="#bits-xc2v-CLB-SLICE0:F" title="~SLICE0:F[2]">~SLICE0:F[2]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:F" title="~SLICE2:F[2]">~SLICE2:F[2]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:CY0F" title="SLICE2:CY0F[0]">SLICE2:CY0F[0]</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc2v-CLB-SLICE0:FXMUX" title="SLICE0:FXMUX[1]">SLICE0:FXMUX[1]</a></td><td><a href="#bits-xc2v-CLB-SLICE0:F" title="~SLICE0:F[1]">~SLICE0:F[1]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:F" title="~SLICE2:F[1]">~SLICE2:F[1]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:FXMUX" title="SLICE2:FXMUX[1]">SLICE2:FXMUX[1]</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc2v-CLB-SLICE0:FFY_SRVAL" title="~SLICE0:FFY_SRVAL">~SLICE0:FFY_SRVAL</a></td><td><a href="#bits-xc2v-CLB-SLICE0:F" title="~SLICE0:F[0]">~SLICE0:F[0]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:F" title="~SLICE2:F[0]">~SLICE2:F[0]</a></td><td>-</td></tr>
<tr><td>16</td>
<td><a href="#bits-xc2v-CLB-SLICE0:FF_SR_SYNC" title="SLICE0:FF_SR_SYNC">SLICE0:FF_SR_SYNC</a></td><td><a href="#bits-xc2v-CLB-SLICE0:F_SHIFT" title="SLICE0:F_SHIFT">SLICE0:F_SHIFT</a></td><td><a href="#bits-xc2v-CLB-SLICE2:F_SHIFT" title="SLICE2:F_SHIFT">SLICE2:F_SHIFT</a></td><td>-</td></tr>
<tr><td>17</td>
<td><a href="#bits-xc2v-CLB-SLICE0:SLICEWE0USED" title="SLICE0:SLICEWE0USED">SLICE0:SLICEWE0USED</a></td><td><a href="#bits-xc2v-CLB-SLICE0:FFX_INIT" title="~SLICE0:FFX_INIT">~SLICE0:FFX_INIT</a></td><td><a href="#bits-xc2v-CLB-SLICE0:FFY_INIT" title="~SLICE0:FFY_INIT">~SLICE0:FFY_INIT</a></td><td><a href="#bits-xc2v-CLB-SLICE2:SLICEWE0USED" title="SLICE2:SLICEWE0USED">SLICE2:SLICEWE0USED</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc2v-CLB-SLICE0:CYSELG" title="SLICE0:CYSELG">SLICE0:CYSELG</a></td><td><a href="#bits-xc2v-CLB-SLICE0:F_RAM" title="SLICE0:F_RAM">SLICE0:F_RAM</a></td><td><a href="#bits-xc2v-CLB-SLICE2:F_RAM" title="SLICE2:F_RAM">SLICE2:F_RAM</a></td><td><a href="#bits-xc2v-CLB-SLICE2:CYSELG" title="SLICE2:CYSELG">SLICE2:CYSELG</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc2v-CLB-TBUF0:OUT_A" title="TBUF0:OUT_A">TBUF0:OUT_A</a></td><td><a href="#bits-xc2v-CLB-SLICE2:FFX_INIT" title="~SLICE2:FFX_INIT">~SLICE2:FFX_INIT</a></td><td><a href="#bits-xc2v-CLB-SLICE2:FFY_INIT" title="~SLICE2:FFY_INIT">~SLICE2:FFY_INIT</a></td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc2v-CLB-TBUF1:OUT_A" title="TBUF1:OUT_A">TBUF1:OUT_A</a></td><td><a href="#bits-xc2v-CLB-SLICE0:G_RAM" title="SLICE0:G_RAM">SLICE0:G_RAM</a></td><td><a href="#bits-xc2v-CLB-SLICE2:G_RAM" title="SLICE2:G_RAM">SLICE2:G_RAM</a></td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc2v-CLB-SLICE0:XBMUX" title="SLICE0:XBMUX">SLICE0:XBMUX</a></td><td><a href="#bits-xc2v-CLB-SLICE0:G_SHIFT" title="SLICE0:G_SHIFT">SLICE0:G_SHIFT</a></td><td><a href="#bits-xc2v-CLB-SLICE2:G_SHIFT" title="SLICE2:G_SHIFT">SLICE2:G_SHIFT</a></td><td><a href="#bits-xc2v-CLB-SLICE2:XBMUX" title="SLICE2:XBMUX">SLICE2:XBMUX</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc2v-CLB-SLICE0:BYOUTUSED" title="SLICE0:BYOUTUSED">SLICE0:BYOUTUSED</a></td><td><a href="#bits-xc2v-CLB-SLICE0:FF_SR_ENABLE" title="~SLICE0:FF_SR_ENABLE">~SLICE0:FF_SR_ENABLE</a></td><td><a href="#bits-xc2v-CLB-SLICE2:FF_SR_ENABLE" title="~SLICE2:FF_SR_ENABLE">~SLICE2:FF_SR_ENABLE</a></td><td><a href="#bits-xc2v-CLB-SLICE2:BYOUTUSED" title="SLICE2:BYOUTUSED">SLICE2:BYOUTUSED</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc2v-CLB-SLICE2:FF_SR_SYNC" title="SLICE2:FF_SR_SYNC">SLICE2:FF_SR_SYNC</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td><a href="#bits-xc2v-CLB-SLICE2:FFY_SRVAL" title="~SLICE2:FFY_SRVAL">~SLICE2:FFY_SRVAL</a></td><td><a href="#bits-xc2v-CLB-SLICE0:G" title="~SLICE0:G[0]">~SLICE0:G[0]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:G" title="~SLICE2:G[0]">~SLICE2:G[0]</a></td><td>-</td></tr>
<tr><td>25</td>
<td><a href="#bits-xc2v-CLB-SLICE0:GYMUX" title="SLICE0:GYMUX[1]">SLICE0:GYMUX[1]</a></td><td><a href="#bits-xc2v-CLB-SLICE0:G" title="~SLICE0:G[1]">~SLICE0:G[1]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:G" title="~SLICE2:G[1]">~SLICE2:G[1]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:GYMUX" title="SLICE2:GYMUX[1]">SLICE2:GYMUX[1]</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc2v-CLB-SLICE0:CY0G" title="SLICE0:CY0G[0]">SLICE0:CY0G[0]</a></td><td><a href="#bits-xc2v-CLB-SLICE0:G" title="~SLICE0:G[2]">~SLICE0:G[2]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:G" title="~SLICE2:G[2]">~SLICE2:G[2]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:CY0G" title="SLICE2:CY0G[0]">SLICE2:CY0G[0]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc2v-CLB-SLICE2:DYMUX" title="SLICE2:DYMUX">SLICE2:DYMUX</a></td><td><a href="#bits-xc2v-CLB-SLICE0:G" title="~SLICE0:G[3]">~SLICE0:G[3]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:G" title="~SLICE2:G[3]">~SLICE2:G[3]</a></td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc2v-CLB-SLICE2:FF_REV_ENABLE" title="SLICE2:FF_REV_ENABLE">SLICE2:FF_REV_ENABLE</a></td><td><a href="#bits-xc2v-CLB-SLICE0:G" title="~SLICE0:G[4]">~SLICE0:G[4]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:G" title="~SLICE2:G[4]">~SLICE2:G[4]</a></td><td>-</td></tr>
<tr><td>29</td>
<td><a href="#bits-xc2v-CLB-SLICE0:CY0G" title="SLICE0:CY0G[2]">SLICE0:CY0G[2]</a></td><td><a href="#bits-xc2v-CLB-SLICE0:G" title="~SLICE0:G[5]">~SLICE0:G[5]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:G" title="~SLICE2:G[5]">~SLICE2:G[5]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:CY0G" title="SLICE2:CY0G[2]">SLICE2:CY0G[2]</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc2v-CLB-SLICE0:CY0G" title="SLICE0:CY0G[1]">SLICE0:CY0G[1]</a></td><td><a href="#bits-xc2v-CLB-SLICE0:G" title="~SLICE0:G[6]">~SLICE0:G[6]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:G" title="~SLICE2:G[6]">~SLICE2:G[6]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:CY0G" title="SLICE2:CY0G[1]">SLICE2:CY0G[1]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc2v-CLB-SLICE2:SOPEXTSEL" title="SLICE2:SOPEXTSEL">SLICE2:SOPEXTSEL</a></td><td><a href="#bits-xc2v-CLB-SLICE0:G" title="~SLICE0:G[7]">~SLICE0:G[7]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:G" title="~SLICE2:G[7]">~SLICE2:G[7]</a></td><td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc2v-CLB-SLICE0:SOPEXTSEL" title="SLICE0:SOPEXTSEL">SLICE0:SOPEXTSEL</a></td><td><a href="#bits-xc2v-CLB-SLICE0:G" title="~SLICE0:G[8]">~SLICE0:G[8]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:G" title="~SLICE2:G[8]">~SLICE2:G[8]</a></td><td>-</td></tr>
<tr><td>33</td>
<td><a href="#bits-xc2v-CLB-SLICE0:GYMUX" title="SLICE0:GYMUX[0]">SLICE0:GYMUX[0]</a></td><td><a href="#bits-xc2v-CLB-SLICE0:G" title="~SLICE0:G[9]">~SLICE0:G[9]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:G" title="~SLICE2:G[9]">~SLICE2:G[9]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:GYMUX" title="SLICE2:GYMUX[0]">SLICE2:GYMUX[0]</a></td></tr>
<tr><td>34</td>
<td><a href="#bits-xc2v-CLB-SLICE0:YBMUX" title="SLICE0:YBMUX">SLICE0:YBMUX</a></td><td><a href="#bits-xc2v-CLB-SLICE0:G" title="~SLICE0:G[10]">~SLICE0:G[10]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:G" title="~SLICE2:G[10]">~SLICE2:G[10]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:YBMUX" title="SLICE2:YBMUX">SLICE2:YBMUX</a></td></tr>
<tr><td>35</td>
<td><a href="#bits-xc2v-CLB-SLICE2:FF_LATCH" title="SLICE2:FF_LATCH">SLICE2:FF_LATCH</a></td><td><a href="#bits-xc2v-CLB-SLICE0:G" title="~SLICE0:G[11]">~SLICE0:G[11]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:G" title="~SLICE2:G[11]">~SLICE2:G[11]</a></td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc2v-CLB-SLICE2:DXMUX" title="SLICE2:DXMUX">SLICE2:DXMUX</a></td><td><a href="#bits-xc2v-CLB-SLICE0:G" title="~SLICE0:G[12]">~SLICE0:G[12]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:G" title="~SLICE2:G[12]">~SLICE2:G[12]</a></td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc2v-CLB-TBUF1:OUT_B" title="TBUF1:OUT_B">TBUF1:OUT_B</a></td><td><a href="#bits-xc2v-CLB-SLICE0:G" title="~SLICE0:G[13]">~SLICE0:G[13]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:G" title="~SLICE2:G[13]">~SLICE2:G[13]</a></td><td>-</td></tr>
<tr><td>38</td>
<td><a href="#bits-xc2v-CLB-SLICE0:DIG_MUX" title="SLICE0:DIG_MUX">SLICE0:DIG_MUX</a></td><td><a href="#bits-xc2v-CLB-SLICE0:G" title="~SLICE0:G[14]">~SLICE0:G[14]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:G" title="~SLICE2:G[14]">~SLICE2:G[14]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:DIG_MUX" title="SLICE2:DIG_MUX">SLICE2:DIG_MUX</a></td></tr>
<tr><td>39</td>
<td><a href="#bits-xc2v-CLB-SLICE2:FFX_SRVAL" title="~SLICE2:FFX_SRVAL">~SLICE2:FFX_SRVAL</a></td><td><a href="#bits-xc2v-CLB-SLICE0:G" title="~SLICE0:G[15]">~SLICE0:G[15]</a></td><td><a href="#bits-xc2v-CLB-SLICE2:G" title="~SLICE2:G[15]">~SLICE2:G[15]</a></td><td>-</td></tr>
<tr><td>40</td>
<td><a href="#bits-xc2v-CLB-SLICE1:FFX_SRVAL" title="~SLICE1:FFX_SRVAL">~SLICE1:FFX_SRVAL</a></td><td><a href="#bits-xc2v-CLB-SLICE1:F" title="~SLICE1:F[15]">~SLICE1:F[15]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:F" title="~SLICE3:F[15]">~SLICE3:F[15]</a></td><td>-</td></tr>
<tr><td>41</td>
<td><a href="#bits-xc2v-CLB-SLICE1:DIF_MUX" title="SLICE1:DIF_MUX">SLICE1:DIF_MUX</a></td><td><a href="#bits-xc2v-CLB-SLICE1:F" title="~SLICE1:F[14]">~SLICE1:F[14]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:F" title="~SLICE3:F[14]">~SLICE3:F[14]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:DIF_MUX" title="SLICE3:DIF_MUX">SLICE3:DIF_MUX</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc2v-CLB-SLICE1:CYINIT" title="SLICE1:CYINIT">SLICE1:CYINIT</a></td><td><a href="#bits-xc2v-CLB-SLICE1:F" title="~SLICE1:F[13]">~SLICE1:F[13]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:F" title="~SLICE3:F[13]">~SLICE3:F[13]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:CYINIT" title="SLICE3:CYINIT">SLICE3:CYINIT</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc2v-CLB-SLICE1:DXMUX" title="SLICE1:DXMUX">SLICE1:DXMUX</a></td><td><a href="#bits-xc2v-CLB-SLICE1:F" title="~SLICE1:F[12]">~SLICE1:F[12]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:F" title="~SLICE3:F[12]">~SLICE3:F[12]</a></td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc2v-CLB-SLICE1:FF_LATCH" title="SLICE1:FF_LATCH">SLICE1:FF_LATCH</a></td><td><a href="#bits-xc2v-CLB-SLICE1:F" title="~SLICE1:F[11]">~SLICE1:F[11]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:F" title="~SLICE3:F[11]">~SLICE3:F[11]</a></td><td>-</td></tr>
<tr><td>45</td>
<td><a href="#bits-xc2v-CLB-SLICE1:CYSELF" title="SLICE1:CYSELF">SLICE1:CYSELF</a></td><td><a href="#bits-xc2v-CLB-SLICE1:F" title="~SLICE1:F[10]">~SLICE1:F[10]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:F" title="~SLICE3:F[10]">~SLICE3:F[10]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:CYSELF" title="SLICE3:CYSELF">SLICE3:CYSELF</a></td></tr>
<tr><td>46</td>
<td><a href="#bits-xc2v-CLB-SLICE1:FXMUX" title="SLICE1:FXMUX[0]">SLICE1:FXMUX[0]</a></td><td><a href="#bits-xc2v-CLB-SLICE1:F" title="~SLICE1:F[9]">~SLICE1:F[9]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:F" title="~SLICE3:F[9]">~SLICE3:F[9]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:FXMUX" title="SLICE3:FXMUX[0]">SLICE3:FXMUX[0]</a></td></tr>
<tr><td>47</td>
<td>-</td><td><a href="#bits-xc2v-CLB-SLICE1:F" title="~SLICE1:F[8]">~SLICE1:F[8]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:F" title="~SLICE3:F[8]">~SLICE3:F[8]</a></td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td><a href="#bits-xc2v-CLB-SLICE1:F" title="~SLICE1:F[7]">~SLICE1:F[7]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:F" title="~SLICE3:F[7]">~SLICE3:F[7]</a></td><td>-</td></tr>
<tr><td>49</td>
<td><a href="#bits-xc2v-CLB-SLICE1:CY0F" title="SLICE1:CY0F[1]">SLICE1:CY0F[1]</a></td><td><a href="#bits-xc2v-CLB-SLICE1:F" title="~SLICE1:F[6]">~SLICE1:F[6]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:F" title="~SLICE3:F[6]">~SLICE3:F[6]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:CY0F" title="SLICE3:CY0F[1]">SLICE3:CY0F[1]</a></td></tr>
<tr><td>50</td>
<td><a href="#bits-xc2v-CLB-SLICE1:CY0F" title="SLICE1:CY0F[2]">SLICE1:CY0F[2]</a></td><td><a href="#bits-xc2v-CLB-SLICE1:F" title="~SLICE1:F[5]">~SLICE1:F[5]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:F" title="~SLICE3:F[5]">~SLICE3:F[5]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:CY0F" title="SLICE3:CY0F[2]">SLICE3:CY0F[2]</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc2v-CLB-SLICE1:FF_REV_ENABLE" title="SLICE1:FF_REV_ENABLE">SLICE1:FF_REV_ENABLE</a></td><td><a href="#bits-xc2v-CLB-SLICE1:F" title="~SLICE1:F[4]">~SLICE1:F[4]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:F" title="~SLICE3:F[4]">~SLICE3:F[4]</a></td><td>-</td></tr>
<tr><td>52</td>
<td><a href="#bits-xc2v-CLB-SLICE1:DYMUX" title="SLICE1:DYMUX">SLICE1:DYMUX</a></td><td><a href="#bits-xc2v-CLB-SLICE1:F" title="~SLICE1:F[3]">~SLICE1:F[3]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:F" title="~SLICE3:F[3]">~SLICE3:F[3]</a></td><td>-</td></tr>
<tr><td>53</td>
<td><a href="#bits-xc2v-CLB-SLICE1:CY0F" title="SLICE1:CY0F[0]">SLICE1:CY0F[0]</a></td><td><a href="#bits-xc2v-CLB-SLICE1:F" title="~SLICE1:F[2]">~SLICE1:F[2]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:F" title="~SLICE3:F[2]">~SLICE3:F[2]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:CY0F" title="SLICE3:CY0F[0]">SLICE3:CY0F[0]</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc2v-CLB-SLICE1:FXMUX" title="SLICE1:FXMUX[1]">SLICE1:FXMUX[1]</a></td><td><a href="#bits-xc2v-CLB-SLICE1:F" title="~SLICE1:F[1]">~SLICE1:F[1]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:F" title="~SLICE3:F[1]">~SLICE3:F[1]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:FXMUX" title="SLICE3:FXMUX[1]">SLICE3:FXMUX[1]</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc2v-CLB-SLICE1:FFY_SRVAL" title="~SLICE1:FFY_SRVAL">~SLICE1:FFY_SRVAL</a></td><td><a href="#bits-xc2v-CLB-SLICE1:F" title="~SLICE1:F[0]">~SLICE1:F[0]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:F" title="~SLICE3:F[0]">~SLICE3:F[0]</a></td><td>-</td></tr>
<tr><td>56</td>
<td><a href="#bits-xc2v-CLB-SLICE1:FF_SR_SYNC" title="SLICE1:FF_SR_SYNC">SLICE1:FF_SR_SYNC</a></td><td><a href="#bits-xc2v-CLB-SLICE1:F_SHIFT" title="SLICE1:F_SHIFT">SLICE1:F_SHIFT</a></td><td><a href="#bits-xc2v-CLB-SLICE3:F_SHIFT" title="SLICE3:F_SHIFT">SLICE3:F_SHIFT</a></td><td>-</td></tr>
<tr><td>57</td>
<td><a href="#bits-xc2v-CLB-SLICE1:SLICEWE0USED" title="SLICE1:SLICEWE0USED">SLICE1:SLICEWE0USED</a></td><td><a href="#bits-xc2v-CLB-SLICE1:FFX_INIT" title="~SLICE1:FFX_INIT">~SLICE1:FFX_INIT</a></td><td><a href="#bits-xc2v-CLB-SLICE1:FFY_INIT" title="~SLICE1:FFY_INIT">~SLICE1:FFY_INIT</a></td><td><a href="#bits-xc2v-CLB-SLICE3:SLICEWE0USED" title="SLICE3:SLICEWE0USED">SLICE3:SLICEWE0USED</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc2v-CLB-SLICE1:CYSELG" title="SLICE1:CYSELG">SLICE1:CYSELG</a></td><td><a href="#bits-xc2v-CLB-SLICE1:F_RAM" title="SLICE1:F_RAM">SLICE1:F_RAM</a></td><td><a href="#bits-xc2v-CLB-SLICE3:F_RAM" title="SLICE3:F_RAM">SLICE3:F_RAM</a></td><td><a href="#bits-xc2v-CLB-SLICE3:CYSELG" title="SLICE3:CYSELG">SLICE3:CYSELG</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc2v-CLB-TBUF0:OUT_B" title="TBUF0:OUT_B">TBUF0:OUT_B</a></td><td><a href="#bits-xc2v-CLB-SLICE3:FFX_INIT" title="~SLICE3:FFX_INIT">~SLICE3:FFX_INIT</a></td><td><a href="#bits-xc2v-CLB-SLICE3:FFY_INIT" title="~SLICE3:FFY_INIT">~SLICE3:FFY_INIT</a></td><td>-</td></tr>
<tr><td>60</td>
<td><a href="#bits-xc2v-CLB-TBUS:JOINER_R" title="TBUS:JOINER_R">TBUS:JOINER_R</a></td><td><a href="#bits-xc2v-CLB-SLICE1:G_RAM" title="SLICE1:G_RAM">SLICE1:G_RAM</a></td><td><a href="#bits-xc2v-CLB-SLICE3:G_RAM" title="SLICE3:G_RAM">SLICE3:G_RAM</a></td><td>-</td></tr>
<tr><td>61</td>
<td><a href="#bits-xc2v-CLB-SLICE1:XBMUX" title="SLICE1:XBMUX">SLICE1:XBMUX</a></td><td><a href="#bits-xc2v-CLB-SLICE1:G_SHIFT" title="SLICE1:G_SHIFT">SLICE1:G_SHIFT</a></td><td><a href="#bits-xc2v-CLB-SLICE3:G_SHIFT" title="SLICE3:G_SHIFT">SLICE3:G_SHIFT</a></td><td><a href="#bits-xc2v-CLB-SLICE3:XBMUX" title="SLICE3:XBMUX">SLICE3:XBMUX</a></td></tr>
<tr><td>62</td>
<td><a href="#bits-xc2v-CLB-SLICE1:BYOUTUSED" title="SLICE1:BYOUTUSED">SLICE1:BYOUTUSED</a></td><td><a href="#bits-xc2v-CLB-SLICE1:FF_SR_ENABLE" title="~SLICE1:FF_SR_ENABLE">~SLICE1:FF_SR_ENABLE</a></td><td><a href="#bits-xc2v-CLB-SLICE3:FF_SR_ENABLE" title="~SLICE3:FF_SR_ENABLE">~SLICE3:FF_SR_ENABLE</a></td><td><a href="#bits-xc2v-CLB-SLICE3:BYOUTUSED" title="SLICE3:BYOUTUSED">SLICE3:BYOUTUSED</a></td></tr>
<tr><td>63</td>
<td><a href="#bits-xc2v-CLB-SLICE3:FF_SR_SYNC" title="SLICE3:FF_SR_SYNC">SLICE3:FF_SR_SYNC</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>64</td>
<td><a href="#bits-xc2v-CLB-SLICE3:FFY_SRVAL" title="~SLICE3:FFY_SRVAL">~SLICE3:FFY_SRVAL</a></td><td><a href="#bits-xc2v-CLB-SLICE1:G" title="~SLICE1:G[0]">~SLICE1:G[0]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:G" title="~SLICE3:G[0]">~SLICE3:G[0]</a></td><td>-</td></tr>
<tr><td>65</td>
<td><a href="#bits-xc2v-CLB-SLICE1:GYMUX" title="SLICE1:GYMUX[1]">SLICE1:GYMUX[1]</a></td><td><a href="#bits-xc2v-CLB-SLICE1:G" title="~SLICE1:G[1]">~SLICE1:G[1]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:G" title="~SLICE3:G[1]">~SLICE3:G[1]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:GYMUX" title="SLICE3:GYMUX[1]">SLICE3:GYMUX[1]</a></td></tr>
<tr><td>66</td>
<td><a href="#bits-xc2v-CLB-SLICE1:CY0G" title="SLICE1:CY0G[0]">SLICE1:CY0G[0]</a></td><td><a href="#bits-xc2v-CLB-SLICE1:G" title="~SLICE1:G[2]">~SLICE1:G[2]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:G" title="~SLICE3:G[2]">~SLICE3:G[2]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:CY0G" title="SLICE3:CY0G[0]">SLICE3:CY0G[0]</a></td></tr>
<tr><td>67</td>
<td><a href="#bits-xc2v-CLB-SLICE3:DYMUX" title="SLICE3:DYMUX">SLICE3:DYMUX</a></td><td><a href="#bits-xc2v-CLB-SLICE1:G" title="~SLICE1:G[3]">~SLICE1:G[3]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:G" title="~SLICE3:G[3]">~SLICE3:G[3]</a></td><td>-</td></tr>
<tr><td>68</td>
<td><a href="#bits-xc2v-CLB-SLICE3:FF_REV_ENABLE" title="SLICE3:FF_REV_ENABLE">SLICE3:FF_REV_ENABLE</a></td><td><a href="#bits-xc2v-CLB-SLICE1:G" title="~SLICE1:G[4]">~SLICE1:G[4]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:G" title="~SLICE3:G[4]">~SLICE3:G[4]</a></td><td>-</td></tr>
<tr><td>69</td>
<td><a href="#bits-xc2v-CLB-SLICE1:CY0G" title="SLICE1:CY0G[2]">SLICE1:CY0G[2]</a></td><td><a href="#bits-xc2v-CLB-SLICE1:G" title="~SLICE1:G[5]">~SLICE1:G[5]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:G" title="~SLICE3:G[5]">~SLICE3:G[5]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:CY0G" title="SLICE3:CY0G[2]">SLICE3:CY0G[2]</a></td></tr>
<tr><td>70</td>
<td><a href="#bits-xc2v-CLB-SLICE1:CY0G" title="SLICE1:CY0G[1]">SLICE1:CY0G[1]</a></td><td><a href="#bits-xc2v-CLB-SLICE1:G" title="~SLICE1:G[6]">~SLICE1:G[6]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:G" title="~SLICE3:G[6]">~SLICE3:G[6]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:CY0G" title="SLICE3:CY0G[1]">SLICE3:CY0G[1]</a></td></tr>
<tr><td>71</td>
<td><a href="#bits-xc2v-CLB-SLICE3:SOPEXTSEL" title="SLICE3:SOPEXTSEL">SLICE3:SOPEXTSEL</a></td><td><a href="#bits-xc2v-CLB-SLICE1:G" title="~SLICE1:G[7]">~SLICE1:G[7]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:G" title="~SLICE3:G[7]">~SLICE3:G[7]</a></td><td>-</td></tr>
<tr><td>72</td>
<td><a href="#bits-xc2v-CLB-SLICE1:SOPEXTSEL" title="SLICE1:SOPEXTSEL">SLICE1:SOPEXTSEL</a></td><td><a href="#bits-xc2v-CLB-SLICE1:G" title="~SLICE1:G[8]">~SLICE1:G[8]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:G" title="~SLICE3:G[8]">~SLICE3:G[8]</a></td><td>-</td></tr>
<tr><td>73</td>
<td><a href="#bits-xc2v-CLB-SLICE1:GYMUX" title="SLICE1:GYMUX[0]">SLICE1:GYMUX[0]</a></td><td><a href="#bits-xc2v-CLB-SLICE1:G" title="~SLICE1:G[9]">~SLICE1:G[9]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:G" title="~SLICE3:G[9]">~SLICE3:G[9]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:GYMUX" title="SLICE3:GYMUX[0]">SLICE3:GYMUX[0]</a></td></tr>
<tr><td>74</td>
<td><a href="#bits-xc2v-CLB-SLICE1:YBMUX" title="SLICE1:YBMUX">SLICE1:YBMUX</a></td><td><a href="#bits-xc2v-CLB-SLICE1:G" title="~SLICE1:G[10]">~SLICE1:G[10]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:G" title="~SLICE3:G[10]">~SLICE3:G[10]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:YBMUX" title="SLICE3:YBMUX">SLICE3:YBMUX</a></td></tr>
<tr><td>75</td>
<td><a href="#bits-xc2v-CLB-SLICE3:FF_LATCH" title="SLICE3:FF_LATCH">SLICE3:FF_LATCH</a></td><td><a href="#bits-xc2v-CLB-SLICE1:G" title="~SLICE1:G[11]">~SLICE1:G[11]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:G" title="~SLICE3:G[11]">~SLICE3:G[11]</a></td><td>-</td></tr>
<tr><td>76</td>
<td><a href="#bits-xc2v-CLB-SLICE3:DXMUX" title="SLICE3:DXMUX">SLICE3:DXMUX</a></td><td><a href="#bits-xc2v-CLB-SLICE1:G" title="~SLICE1:G[12]">~SLICE1:G[12]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:G" title="~SLICE3:G[12]">~SLICE3:G[12]</a></td><td>-</td></tr>
<tr><td>77</td>
<td>-</td><td><a href="#bits-xc2v-CLB-SLICE1:G" title="~SLICE1:G[13]">~SLICE1:G[13]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:G" title="~SLICE3:G[13]">~SLICE3:G[13]</a></td><td>-</td></tr>
<tr><td>78</td>
<td><a href="#bits-xc2v-CLB-SLICE1:DIG_MUX" title="SLICE1:DIG_MUX">SLICE1:DIG_MUX</a></td><td><a href="#bits-xc2v-CLB-SLICE1:G" title="~SLICE1:G[14]">~SLICE1:G[14]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:G" title="~SLICE3:G[14]">~SLICE3:G[14]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:DIG_MUX" title="SLICE3:DIG_MUX">SLICE3:DIG_MUX</a></td></tr>
<tr><td>79</td>
<td><a href="#bits-xc2v-CLB-SLICE3:FFX_SRVAL" title="~SLICE3:FFX_SRVAL">~SLICE3:FFX_SRVAL</a></td><td><a href="#bits-xc2v-CLB-SLICE1:G" title="~SLICE1:G[15]">~SLICE1:G[15]</a></td><td><a href="#bits-xc2v-CLB-SLICE3:G" title="~SLICE3:G[15]">~SLICE3:G[15]</a></td><td>-</td></tr>
</table>
<div id="bits-xc2v-CLB-SLICE0:FFX_INIT"></div>
<div id="bits-xc2v-CLB-SLICE0:FFX_SRVAL"></div>
<div id="bits-xc2v-CLB-SLICE0:FFY_INIT"></div>
<div id="bits-xc2v-CLB-SLICE0:FFY_SRVAL"></div>
<div id="bits-xc2v-CLB-SLICE0:FF_SR_ENABLE"></div>
<div id="bits-xc2v-CLB-SLICE1:FFX_INIT"></div>
<div id="bits-xc2v-CLB-SLICE1:FFX_SRVAL"></div>
<div id="bits-xc2v-CLB-SLICE1:FFY_INIT"></div>
<div id="bits-xc2v-CLB-SLICE1:FFY_SRVAL"></div>
<div id="bits-xc2v-CLB-SLICE1:FF_SR_ENABLE"></div>
<div id="bits-xc2v-CLB-SLICE2:FFX_INIT"></div>
<div id="bits-xc2v-CLB-SLICE2:FFX_SRVAL"></div>
<div id="bits-xc2v-CLB-SLICE2:FFY_INIT"></div>
<div id="bits-xc2v-CLB-SLICE2:FFY_SRVAL"></div>
<div id="bits-xc2v-CLB-SLICE2:FF_SR_ENABLE"></div>
<div id="bits-xc2v-CLB-SLICE3:FFX_INIT"></div>
<div id="bits-xc2v-CLB-SLICE3:FFX_SRVAL"></div>
<div id="bits-xc2v-CLB-SLICE3:FFY_INIT"></div>
<div id="bits-xc2v-CLB-SLICE3:FFY_SRVAL"></div>
<div id="bits-xc2v-CLB-SLICE3:FF_SR_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>SLICE0:FFX_INIT</th><th>[0, 1, 17]</th></tr>
<tr><th>SLICE0:FFX_SRVAL</th><th>[0, 0, 0]</th></tr>
<tr><th>SLICE0:FFY_INIT</th><th>[0, 2, 17]</th></tr>
<tr><th>SLICE0:FFY_SRVAL</th><th>[0, 0, 15]</th></tr>
<tr><th>SLICE0:FF_SR_ENABLE</th><th>[0, 1, 22]</th></tr>
<tr><th>SLICE1:FFX_INIT</th><th>[0, 1, 57]</th></tr>
<tr><th>SLICE1:FFX_SRVAL</th><th>[0, 0, 40]</th></tr>
<tr><th>SLICE1:FFY_INIT</th><th>[0, 2, 57]</th></tr>
<tr><th>SLICE1:FFY_SRVAL</th><th>[0, 0, 55]</th></tr>
<tr><th>SLICE1:FF_SR_ENABLE</th><th>[0, 1, 62]</th></tr>
<tr><th>SLICE2:FFX_INIT</th><th>[0, 1, 19]</th></tr>
<tr><th>SLICE2:FFX_SRVAL</th><th>[0, 0, 39]</th></tr>
<tr><th>SLICE2:FFY_INIT</th><th>[0, 2, 19]</th></tr>
<tr><th>SLICE2:FFY_SRVAL</th><th>[0, 0, 24]</th></tr>
<tr><th>SLICE2:FF_SR_ENABLE</th><th>[0, 2, 22]</th></tr>
<tr><th>SLICE3:FFX_INIT</th><th>[0, 1, 59]</th></tr>
<tr><th>SLICE3:FFX_SRVAL</th><th>[0, 0, 79]</th></tr>
<tr><th>SLICE3:FFY_INIT</th><th>[0, 2, 59]</th></tr>
<tr><th>SLICE3:FFY_SRVAL</th><th>[0, 0, 64]</th></tr>
<tr><th>SLICE3:FF_SR_ENABLE</th><th>[0, 2, 62]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-CLB-SLICE0:DIF_MUX"></div>
<div id="bits-xc2v-CLB-SLICE1:DIF_MUX"></div>
<div id="bits-xc2v-CLB-SLICE2:DIF_MUX"></div>
<div id="bits-xc2v-CLB-SLICE3:DIF_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>SLICE0:DIF_MUX</th><th>[0, 0, 1]</th></tr>
<tr><th>SLICE1:DIF_MUX</th><th>[0, 0, 41]</th></tr>
<tr><th>SLICE2:DIF_MUX</th><th>[0, 3, 1]</th></tr>
<tr><th>SLICE3:DIF_MUX</th><th>[0, 3, 41]</th></tr>
<tr><td>ALT</td><td>0</td></tr>
<tr><td>BX</td><td>1</td></tr>
</table>
<div id="bits-xc2v-CLB-SLICE0:CYINIT"></div>
<div id="bits-xc2v-CLB-SLICE1:CYINIT"></div>
<div id="bits-xc2v-CLB-SLICE2:CYINIT"></div>
<div id="bits-xc2v-CLB-SLICE3:CYINIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>SLICE0:CYINIT</th><th>[0, 0, 2]</th></tr>
<tr><th>SLICE1:CYINIT</th><th>[0, 0, 42]</th></tr>
<tr><th>SLICE2:CYINIT</th><th>[0, 3, 2]</th></tr>
<tr><th>SLICE3:CYINIT</th><th>[0, 3, 42]</th></tr>
<tr><td>BX</td><td>0</td></tr>
<tr><td>CIN</td><td>1</td></tr>
</table>
<div id="bits-xc2v-CLB-SLICE0:DXMUX"></div>
<div id="bits-xc2v-CLB-SLICE1:DXMUX"></div>
<div id="bits-xc2v-CLB-SLICE2:DXMUX"></div>
<div id="bits-xc2v-CLB-SLICE3:DXMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>SLICE0:DXMUX</th><th>[0, 0, 3]</th></tr>
<tr><th>SLICE1:DXMUX</th><th>[0, 0, 43]</th></tr>
<tr><th>SLICE2:DXMUX</th><th>[0, 0, 36]</th></tr>
<tr><th>SLICE3:DXMUX</th><th>[0, 0, 76]</th></tr>
<tr><td>BX</td><td>0</td></tr>
<tr><td>X</td><td>1</td></tr>
</table>
<div id="bits-xc2v-CLB-SLICE0:BYOUTUSED"></div>
<div id="bits-xc2v-CLB-SLICE0:FF_LATCH"></div>
<div id="bits-xc2v-CLB-SLICE0:FF_REV_ENABLE"></div>
<div id="bits-xc2v-CLB-SLICE0:FF_SR_SYNC"></div>
<div id="bits-xc2v-CLB-SLICE0:F_RAM"></div>
<div id="bits-xc2v-CLB-SLICE0:F_SHIFT"></div>
<div id="bits-xc2v-CLB-SLICE0:G_RAM"></div>
<div id="bits-xc2v-CLB-SLICE0:G_SHIFT"></div>
<div id="bits-xc2v-CLB-SLICE0:SLICEWE0USED"></div>
<div id="bits-xc2v-CLB-SLICE1:BYOUTUSED"></div>
<div id="bits-xc2v-CLB-SLICE1:FF_LATCH"></div>
<div id="bits-xc2v-CLB-SLICE1:FF_REV_ENABLE"></div>
<div id="bits-xc2v-CLB-SLICE1:FF_SR_SYNC"></div>
<div id="bits-xc2v-CLB-SLICE1:F_RAM"></div>
<div id="bits-xc2v-CLB-SLICE1:F_SHIFT"></div>
<div id="bits-xc2v-CLB-SLICE1:G_RAM"></div>
<div id="bits-xc2v-CLB-SLICE1:G_SHIFT"></div>
<div id="bits-xc2v-CLB-SLICE1:SLICEWE0USED"></div>
<div id="bits-xc2v-CLB-SLICE2:BYOUTUSED"></div>
<div id="bits-xc2v-CLB-SLICE2:FF_LATCH"></div>
<div id="bits-xc2v-CLB-SLICE2:FF_REV_ENABLE"></div>
<div id="bits-xc2v-CLB-SLICE2:FF_SR_SYNC"></div>
<div id="bits-xc2v-CLB-SLICE2:F_RAM"></div>
<div id="bits-xc2v-CLB-SLICE2:F_SHIFT"></div>
<div id="bits-xc2v-CLB-SLICE2:G_RAM"></div>
<div id="bits-xc2v-CLB-SLICE2:G_SHIFT"></div>
<div id="bits-xc2v-CLB-SLICE2:SLICEWE0USED"></div>
<div id="bits-xc2v-CLB-SLICE3:BYOUTUSED"></div>
<div id="bits-xc2v-CLB-SLICE3:FF_LATCH"></div>
<div id="bits-xc2v-CLB-SLICE3:FF_REV_ENABLE"></div>
<div id="bits-xc2v-CLB-SLICE3:FF_SR_SYNC"></div>
<div id="bits-xc2v-CLB-SLICE3:F_RAM"></div>
<div id="bits-xc2v-CLB-SLICE3:F_SHIFT"></div>
<div id="bits-xc2v-CLB-SLICE3:G_RAM"></div>
<div id="bits-xc2v-CLB-SLICE3:G_SHIFT"></div>
<div id="bits-xc2v-CLB-SLICE3:SLICEWE0USED"></div>
<div id="bits-xc2v-CLB-TBUF0:OUT_A"></div>
<div id="bits-xc2v-CLB-TBUF0:OUT_B"></div>
<div id="bits-xc2v-CLB-TBUF1:OUT_A"></div>
<div id="bits-xc2v-CLB-TBUF1:OUT_B"></div>
<div id="bits-xc2v-CLB-TBUS:JOINER_R"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>SLICE0:BYOUTUSED</th><th>[0, 0, 22]</th></tr>
<tr><th>SLICE0:FF_LATCH</th><th>[0, 0, 4]</th></tr>
<tr><th>SLICE0:FF_REV_ENABLE</th><th>[0, 0, 11]</th></tr>
<tr><th>SLICE0:FF_SR_SYNC</th><th>[0, 0, 16]</th></tr>
<tr><th>SLICE0:F_RAM</th><th>[0, 1, 18]</th></tr>
<tr><th>SLICE0:F_SHIFT</th><th>[0, 1, 16]</th></tr>
<tr><th>SLICE0:G_RAM</th><th>[0, 1, 20]</th></tr>
<tr><th>SLICE0:G_SHIFT</th><th>[0, 1, 21]</th></tr>
<tr><th>SLICE0:SLICEWE0USED</th><th>[0, 0, 17]</th></tr>
<tr><th>SLICE1:BYOUTUSED</th><th>[0, 0, 62]</th></tr>
<tr><th>SLICE1:FF_LATCH</th><th>[0, 0, 44]</th></tr>
<tr><th>SLICE1:FF_REV_ENABLE</th><th>[0, 0, 51]</th></tr>
<tr><th>SLICE1:FF_SR_SYNC</th><th>[0, 0, 56]</th></tr>
<tr><th>SLICE1:F_RAM</th><th>[0, 1, 58]</th></tr>
<tr><th>SLICE1:F_SHIFT</th><th>[0, 1, 56]</th></tr>
<tr><th>SLICE1:G_RAM</th><th>[0, 1, 60]</th></tr>
<tr><th>SLICE1:G_SHIFT</th><th>[0, 1, 61]</th></tr>
<tr><th>SLICE1:SLICEWE0USED</th><th>[0, 0, 57]</th></tr>
<tr><th>SLICE2:BYOUTUSED</th><th>[0, 3, 22]</th></tr>
<tr><th>SLICE2:FF_LATCH</th><th>[0, 0, 35]</th></tr>
<tr><th>SLICE2:FF_REV_ENABLE</th><th>[0, 0, 28]</th></tr>
<tr><th>SLICE2:FF_SR_SYNC</th><th>[0, 0, 23]</th></tr>
<tr><th>SLICE2:F_RAM</th><th>[0, 2, 18]</th></tr>
<tr><th>SLICE2:F_SHIFT</th><th>[0, 2, 16]</th></tr>
<tr><th>SLICE2:G_RAM</th><th>[0, 2, 20]</th></tr>
<tr><th>SLICE2:G_SHIFT</th><th>[0, 2, 21]</th></tr>
<tr><th>SLICE2:SLICEWE0USED</th><th>[0, 3, 17]</th></tr>
<tr><th>SLICE3:BYOUTUSED</th><th>[0, 3, 62]</th></tr>
<tr><th>SLICE3:FF_LATCH</th><th>[0, 0, 75]</th></tr>
<tr><th>SLICE3:FF_REV_ENABLE</th><th>[0, 0, 68]</th></tr>
<tr><th>SLICE3:FF_SR_SYNC</th><th>[0, 0, 63]</th></tr>
<tr><th>SLICE3:F_RAM</th><th>[0, 2, 58]</th></tr>
<tr><th>SLICE3:F_SHIFT</th><th>[0, 2, 56]</th></tr>
<tr><th>SLICE3:G_RAM</th><th>[0, 2, 60]</th></tr>
<tr><th>SLICE3:G_SHIFT</th><th>[0, 2, 61]</th></tr>
<tr><th>SLICE3:SLICEWE0USED</th><th>[0, 3, 57]</th></tr>
<tr><th>TBUF0:OUT_A</th><th>[0, 0, 19]</th></tr>
<tr><th>TBUF0:OUT_B</th><th>[0, 0, 59]</th></tr>
<tr><th>TBUF1:OUT_A</th><th>[0, 0, 20]</th></tr>
<tr><th>TBUF1:OUT_B</th><th>[0, 0, 37]</th></tr>
<tr><th>TBUS:JOINER_R</th><th>[0, 0, 60]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-CLB-SLICE0:CYSELF"></div>
<div id="bits-xc2v-CLB-SLICE1:CYSELF"></div>
<div id="bits-xc2v-CLB-SLICE2:CYSELF"></div>
<div id="bits-xc2v-CLB-SLICE3:CYSELF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>SLICE0:CYSELF</th><th>[0, 0, 5]</th></tr>
<tr><th>SLICE1:CYSELF</th><th>[0, 0, 45]</th></tr>
<tr><th>SLICE2:CYSELF</th><th>[0, 3, 5]</th></tr>
<tr><th>SLICE3:CYSELF</th><th>[0, 3, 45]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>F</td><td>1</td></tr>
</table>
<div id="bits-xc2v-CLB-SLICE0:FXMUX"></div>
<div id="bits-xc2v-CLB-SLICE1:FXMUX"></div>
<div id="bits-xc2v-CLB-SLICE2:FXMUX"></div>
<div id="bits-xc2v-CLB-SLICE3:FXMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>SLICE0:FXMUX</th><th>[0, 0, 14]</th><th>[0, 0, 6]</th></tr>
<tr><th>SLICE1:FXMUX</th><th>[0, 0, 54]</th><th>[0, 0, 46]</th></tr>
<tr><th>SLICE2:FXMUX</th><th>[0, 3, 14]</th><th>[0, 3, 6]</th></tr>
<tr><th>SLICE3:FXMUX</th><th>[0, 3, 54]</th><th>[0, 3, 46]</th></tr>
<tr><td>F</td><td>0</td><td>0</td></tr>
<tr><td>F5</td><td>0</td><td>1</td></tr>
<tr><td>FXOR</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc2v-CLB-SLICE0:DYMUX"></div>
<div id="bits-xc2v-CLB-SLICE1:DYMUX"></div>
<div id="bits-xc2v-CLB-SLICE2:DYMUX"></div>
<div id="bits-xc2v-CLB-SLICE3:DYMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>SLICE0:DYMUX</th><th>[0, 0, 12]</th></tr>
<tr><th>SLICE1:DYMUX</th><th>[0, 0, 52]</th></tr>
<tr><th>SLICE2:DYMUX</th><th>[0, 0, 27]</th></tr>
<tr><th>SLICE3:DYMUX</th><th>[0, 0, 67]</th></tr>
<tr><td>BY</td><td>0</td></tr>
<tr><td>Y</td><td>1</td></tr>
</table>
<div id="bits-xc2v-CLB-SLICE0:CY0F"></div>
<div id="bits-xc2v-CLB-SLICE1:CY0F"></div>
<div id="bits-xc2v-CLB-SLICE2:CY0F"></div>
<div id="bits-xc2v-CLB-SLICE3:CY0F"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>SLICE0:CY0F</th><th>[0, 0, 10]</th><th>[0, 0, 9]</th><th>[0, 0, 13]</th></tr>
<tr><th>SLICE1:CY0F</th><th>[0, 0, 50]</th><th>[0, 0, 49]</th><th>[0, 0, 53]</th></tr>
<tr><th>SLICE2:CY0F</th><th>[0, 3, 10]</th><th>[0, 3, 9]</th><th>[0, 3, 13]</th></tr>
<tr><th>SLICE3:CY0F</th><th>[0, 3, 50]</th><th>[0, 3, 49]</th><th>[0, 3, 53]</th></tr>
<tr><td>BX</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>F2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>F1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>PROD</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc2v-CLB-SLICE0:CYSELG"></div>
<div id="bits-xc2v-CLB-SLICE1:CYSELG"></div>
<div id="bits-xc2v-CLB-SLICE2:CYSELG"></div>
<div id="bits-xc2v-CLB-SLICE3:CYSELG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>SLICE0:CYSELG</th><th>[0, 0, 18]</th></tr>
<tr><th>SLICE1:CYSELG</th><th>[0, 0, 58]</th></tr>
<tr><th>SLICE2:CYSELG</th><th>[0, 3, 18]</th></tr>
<tr><th>SLICE3:CYSELG</th><th>[0, 3, 58]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>G</td><td>1</td></tr>
</table>
<div id="bits-xc2v-CLB-SLICE0:XBMUX"></div>
<div id="bits-xc2v-CLB-SLICE1:XBMUX"></div>
<div id="bits-xc2v-CLB-SLICE2:XBMUX"></div>
<div id="bits-xc2v-CLB-SLICE3:XBMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>SLICE0:XBMUX</th><th>[0, 0, 21]</th></tr>
<tr><th>SLICE1:XBMUX</th><th>[0, 0, 61]</th></tr>
<tr><th>SLICE2:XBMUX</th><th>[0, 3, 21]</th></tr>
<tr><th>SLICE3:XBMUX</th><th>[0, 3, 61]</th></tr>
<tr><td>FCY</td><td>0</td></tr>
<tr><td>FMC15</td><td>1</td></tr>
</table>
<div id="bits-xc2v-CLB-SLICE0:CY0G"></div>
<div id="bits-xc2v-CLB-SLICE1:CY0G"></div>
<div id="bits-xc2v-CLB-SLICE2:CY0G"></div>
<div id="bits-xc2v-CLB-SLICE3:CY0G"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>SLICE0:CY0G</th><th>[0, 0, 29]</th><th>[0, 0, 30]</th><th>[0, 0, 26]</th></tr>
<tr><th>SLICE1:CY0G</th><th>[0, 0, 69]</th><th>[0, 0, 70]</th><th>[0, 0, 66]</th></tr>
<tr><th>SLICE2:CY0G</th><th>[0, 3, 29]</th><th>[0, 3, 30]</th><th>[0, 3, 26]</th></tr>
<tr><th>SLICE3:CY0G</th><th>[0, 3, 69]</th><th>[0, 3, 70]</th><th>[0, 3, 66]</th></tr>
<tr><td>BY</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>G2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>G1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>PROD</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc2v-CLB-SLICE0:SOPEXTSEL"></div>
<div id="bits-xc2v-CLB-SLICE1:SOPEXTSEL"></div>
<div id="bits-xc2v-CLB-SLICE2:SOPEXTSEL"></div>
<div id="bits-xc2v-CLB-SLICE3:SOPEXTSEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>SLICE0:SOPEXTSEL</th><th>[0, 0, 32]</th></tr>
<tr><th>SLICE1:SOPEXTSEL</th><th>[0, 0, 72]</th></tr>
<tr><th>SLICE2:SOPEXTSEL</th><th>[0, 0, 31]</th></tr>
<tr><th>SLICE3:SOPEXTSEL</th><th>[0, 0, 71]</th></tr>
<tr><td>0</td><td>0</td></tr>
<tr><td>SOPIN</td><td>1</td></tr>
</table>
<div id="bits-xc2v-CLB-SLICE0:GYMUX"></div>
<div id="bits-xc2v-CLB-SLICE1:GYMUX"></div>
<div id="bits-xc2v-CLB-SLICE2:GYMUX"></div>
<div id="bits-xc2v-CLB-SLICE3:GYMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>SLICE0:GYMUX</th><th>[0, 0, 25]</th><th>[0, 0, 33]</th></tr>
<tr><th>SLICE1:GYMUX</th><th>[0, 0, 65]</th><th>[0, 0, 73]</th></tr>
<tr><th>SLICE2:GYMUX</th><th>[0, 3, 25]</th><th>[0, 3, 33]</th></tr>
<tr><th>SLICE3:GYMUX</th><th>[0, 3, 65]</th><th>[0, 3, 73]</th></tr>
<tr><td>G</td><td>0</td><td>0</td></tr>
<tr><td>FX</td><td>0</td><td>1</td></tr>
<tr><td>SOPOUT</td><td>1</td><td>0</td></tr>
<tr><td>GXOR</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc2v-CLB-SLICE0:YBMUX"></div>
<div id="bits-xc2v-CLB-SLICE1:YBMUX"></div>
<div id="bits-xc2v-CLB-SLICE2:YBMUX"></div>
<div id="bits-xc2v-CLB-SLICE3:YBMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>SLICE0:YBMUX</th><th>[0, 0, 34]</th></tr>
<tr><th>SLICE1:YBMUX</th><th>[0, 0, 74]</th></tr>
<tr><th>SLICE2:YBMUX</th><th>[0, 3, 34]</th></tr>
<tr><th>SLICE3:YBMUX</th><th>[0, 3, 74]</th></tr>
<tr><td>GCY</td><td>0</td></tr>
<tr><td>GMC15</td><td>1</td></tr>
</table>
<div id="bits-xc2v-CLB-SLICE0:DIG_MUX"></div>
<div id="bits-xc2v-CLB-SLICE1:DIG_MUX"></div>
<div id="bits-xc2v-CLB-SLICE2:DIG_MUX"></div>
<div id="bits-xc2v-CLB-SLICE3:DIG_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>SLICE0:DIG_MUX</th><th>[0, 0, 38]</th></tr>
<tr><th>SLICE1:DIG_MUX</th><th>[0, 0, 78]</th></tr>
<tr><th>SLICE2:DIG_MUX</th><th>[0, 3, 38]</th></tr>
<tr><th>SLICE3:DIG_MUX</th><th>[0, 3, 78]</th></tr>
<tr><td>ALT</td><td>0</td></tr>
<tr><td>BY</td><td>1</td></tr>
</table>
<div id="bits-xc2v-CLB-SLICE0:F"></div>
<div id="bits-xc2v-CLB-SLICE0:G"></div>
<div id="bits-xc2v-CLB-SLICE1:F"></div>
<div id="bits-xc2v-CLB-SLICE1:G"></div>
<div id="bits-xc2v-CLB-SLICE2:F"></div>
<div id="bits-xc2v-CLB-SLICE2:G"></div>
<div id="bits-xc2v-CLB-SLICE3:F"></div>
<div id="bits-xc2v-CLB-SLICE3:G"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>SLICE0:F</th><th>[0, 1, 0]</th><th>[0, 1, 1]</th><th>[0, 1, 2]</th><th>[0, 1, 3]</th><th>[0, 1, 4]</th><th>[0, 1, 5]</th><th>[0, 1, 6]</th><th>[0, 1, 7]</th><th>[0, 1, 8]</th><th>[0, 1, 9]</th><th>[0, 1, 10]</th><th>[0, 1, 11]</th><th>[0, 1, 12]</th><th>[0, 1, 13]</th><th>[0, 1, 14]</th><th>[0, 1, 15]</th></tr>
<tr><th>SLICE0:G</th><th>[0, 1, 39]</th><th>[0, 1, 38]</th><th>[0, 1, 37]</th><th>[0, 1, 36]</th><th>[0, 1, 35]</th><th>[0, 1, 34]</th><th>[0, 1, 33]</th><th>[0, 1, 32]</th><th>[0, 1, 31]</th><th>[0, 1, 30]</th><th>[0, 1, 29]</th><th>[0, 1, 28]</th><th>[0, 1, 27]</th><th>[0, 1, 26]</th><th>[0, 1, 25]</th><th>[0, 1, 24]</th></tr>
<tr><th>SLICE1:F</th><th>[0, 1, 40]</th><th>[0, 1, 41]</th><th>[0, 1, 42]</th><th>[0, 1, 43]</th><th>[0, 1, 44]</th><th>[0, 1, 45]</th><th>[0, 1, 46]</th><th>[0, 1, 47]</th><th>[0, 1, 48]</th><th>[0, 1, 49]</th><th>[0, 1, 50]</th><th>[0, 1, 51]</th><th>[0, 1, 52]</th><th>[0, 1, 53]</th><th>[0, 1, 54]</th><th>[0, 1, 55]</th></tr>
<tr><th>SLICE1:G</th><th>[0, 1, 79]</th><th>[0, 1, 78]</th><th>[0, 1, 77]</th><th>[0, 1, 76]</th><th>[0, 1, 75]</th><th>[0, 1, 74]</th><th>[0, 1, 73]</th><th>[0, 1, 72]</th><th>[0, 1, 71]</th><th>[0, 1, 70]</th><th>[0, 1, 69]</th><th>[0, 1, 68]</th><th>[0, 1, 67]</th><th>[0, 1, 66]</th><th>[0, 1, 65]</th><th>[0, 1, 64]</th></tr>
<tr><th>SLICE2:F</th><th>[0, 2, 0]</th><th>[0, 2, 1]</th><th>[0, 2, 2]</th><th>[0, 2, 3]</th><th>[0, 2, 4]</th><th>[0, 2, 5]</th><th>[0, 2, 6]</th><th>[0, 2, 7]</th><th>[0, 2, 8]</th><th>[0, 2, 9]</th><th>[0, 2, 10]</th><th>[0, 2, 11]</th><th>[0, 2, 12]</th><th>[0, 2, 13]</th><th>[0, 2, 14]</th><th>[0, 2, 15]</th></tr>
<tr><th>SLICE2:G</th><th>[0, 2, 39]</th><th>[0, 2, 38]</th><th>[0, 2, 37]</th><th>[0, 2, 36]</th><th>[0, 2, 35]</th><th>[0, 2, 34]</th><th>[0, 2, 33]</th><th>[0, 2, 32]</th><th>[0, 2, 31]</th><th>[0, 2, 30]</th><th>[0, 2, 29]</th><th>[0, 2, 28]</th><th>[0, 2, 27]</th><th>[0, 2, 26]</th><th>[0, 2, 25]</th><th>[0, 2, 24]</th></tr>
<tr><th>SLICE3:F</th><th>[0, 2, 40]</th><th>[0, 2, 41]</th><th>[0, 2, 42]</th><th>[0, 2, 43]</th><th>[0, 2, 44]</th><th>[0, 2, 45]</th><th>[0, 2, 46]</th><th>[0, 2, 47]</th><th>[0, 2, 48]</th><th>[0, 2, 49]</th><th>[0, 2, 50]</th><th>[0, 2, 51]</th><th>[0, 2, 52]</th><th>[0, 2, 53]</th><th>[0, 2, 54]</th><th>[0, 2, 55]</th></tr>
<tr><th>SLICE3:G</th><th>[0, 2, 79]</th><th>[0, 2, 78]</th><th>[0, 2, 77]</th><th>[0, 2, 76]</th><th>[0, 2, 75]</th><th>[0, 2, 74]</th><th>[0, 2, 73]</th><th>[0, 2, 72]</th><th>[0, 2, 71]</th><th>[0, 2, 70]</th><th>[0, 2, 69]</th><th>[0, 2, 68]</th><th>[0, 2, 67]</th><th>[0, 2, 66]</th><th>[0, 2, 65]</th><th>[0, 2, 64]</th></tr>
<tr><td>Inverted</td><td>~[15]</td><td>~[14]</td><td>~[13]</td><td>~[12]</td><td>~[11]</td><td>~[10]</td><td>~[9]</td><td>~[8]</td><td>~[7]</td><td>~[6]</td><td>~[5]</td><td>~[4]</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="interconnect.html" class="btn btn-neutral float-left" title="General interconnect" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="bram.html" class="btn btn-neutral float-right" title="Block RAM — Virtex 2, Spartan 3" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>