

================================================================
== Vivado HLS Report for 'pyrconstuct_top_Loop_2_proc'
================================================================
* Date:           Fri Feb 12 16:58:24 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        PyramidCon_x
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.71|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  513|  513|  513|  513|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  512|  512|         1|          -|          -|   512|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     16|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     11|
|Register         |        -|      -|      13|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      13|     27|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_81_p2           |     +    |      0|  0|  10|          10|           1|
    |ap_sig_bdd_60        |    and   |      0|  0|   1|           1|           1|
    |exitcond_i_fu_75_p2  |   icmp   |      0|  0|   4|          10|          11|
    |ap_sig_bdd_69        |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  16|          22|          14|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |   1|          3|    1|          3|
    |i_0_i_reg_64  |  10|          2|   10|         20|
    +--------------+----+-----------+-----+-----------+
    |Total         |  11|          5|   11|         23|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |ap_CS_fsm     |   2|   0|    2|          0|
    |ap_done_reg   |   1|   0|    1|          0|
    |i_0_i_reg_64  |  10|   0|   10|          0|
    +--------------+----+----+-----+-----------+
    |Total         |  13|   0|   13|          0|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                               |  in |    1| ap_ctrl_hs | pyrconstuct_top_Loop_2_proc | return value |
|ap_rst                               |  in |    1| ap_ctrl_hs | pyrconstuct_top_Loop_2_proc | return value |
|ap_start                             |  in |    1| ap_ctrl_hs | pyrconstuct_top_Loop_2_proc | return value |
|ap_done                              | out |    1| ap_ctrl_hs | pyrconstuct_top_Loop_2_proc | return value |
|ap_continue                          |  in |    1| ap_ctrl_hs | pyrconstuct_top_Loop_2_proc | return value |
|ap_idle                              | out |    1| ap_ctrl_hs | pyrconstuct_top_Loop_2_proc | return value |
|ap_ready                             | out |    1| ap_ctrl_hs | pyrconstuct_top_Loop_2_proc | return value |
|imgOutTmpFFTStream_dout              |  in |   48|   ap_fifo  |      imgOutTmpFFTStream     |    pointer   |
|imgOutTmpFFTStream_empty_n           |  in |    1|   ap_fifo  |      imgOutTmpFFTStream     |    pointer   |
|imgOutTmpFFTStream_read              | out |    1|   ap_fifo  |      imgOutTmpFFTStream     |    pointer   |
|imgOutTmpBlockRam_M_real_V_address0  | out |    9|  ap_memory |  imgOutTmpBlockRam_M_real_V |     array    |
|imgOutTmpBlockRam_M_real_V_ce0       | out |    1|  ap_memory |  imgOutTmpBlockRam_M_real_V |     array    |
|imgOutTmpBlockRam_M_real_V_we0       | out |    1|  ap_memory |  imgOutTmpBlockRam_M_real_V |     array    |
|imgOutTmpBlockRam_M_real_V_d0        | out |   24|  ap_memory |  imgOutTmpBlockRam_M_real_V |     array    |
|imgOutTmpBlockRam_M_imag_V_address0  | out |    9|  ap_memory |  imgOutTmpBlockRam_M_imag_V |     array    |
|imgOutTmpBlockRam_M_imag_V_ce0       | out |    1|  ap_memory |  imgOutTmpBlockRam_M_imag_V |     array    |
|imgOutTmpBlockRam_M_imag_V_we0       | out |    1|  ap_memory |  imgOutTmpBlockRam_M_imag_V |     array    |
|imgOutTmpBlockRam_M_imag_V_d0        | out |   24|  ap_memory |  imgOutTmpBlockRam_M_imag_V |     array    |
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+

