--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml codigo_principal.twx codigo_principal.ncd -o
codigo_principal.twr codigo_principal.pcf -ucf pins.ucf

Design file:              codigo_principal.ncd
Physical constraint file: codigo_principal.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pausa       |    5.857(R)|    1.364(R)|clk_BUFGP         |   0.000|
rst         |    2.346(R)|    0.514(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
anodo<0>    |    8.294(R)|clk_BUFGP         |   0.000|
anodo<1>    |    8.715(R)|clk_BUFGP         |   0.000|
anodo<2>    |    9.449(R)|clk_BUFGP         |   0.000|
anodo<3>    |    8.970(R)|clk_BUFGP         |   0.000|
ssd<0>      |   11.505(R)|clk_BUFGP         |   0.000|
ssd<1>      |   11.199(R)|clk_BUFGP         |   0.000|
ssd<2>      |   11.666(R)|clk_BUFGP         |   0.000|
ssd<3>      |   11.705(R)|clk_BUFGP         |   0.000|
ssd<4>      |   12.203(R)|clk_BUFGP         |   0.000|
ssd<5>      |   12.137(R)|clk_BUFGP         |   0.000|
ssd<6>      |   11.993(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.893|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
conf           |ssd<0>         |    9.750|
conf           |ssd<1>         |    9.936|
conf           |ssd<2>         |    9.829|
conf           |ssd<3>         |   10.442|
conf           |ssd<4>         |   10.217|
conf           |ssd<5>         |   10.008|
conf           |ssd<6>         |   10.685|
---------------+---------------+---------+


Analysis completed Thu Apr 25 19:20:35 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4510 MB



