Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Aug 22 14:15:10 2017
| Host         : PC-SEBAQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Final_Project_timing_summary_routed.rpt -rpx Final_Project_timing_summary_routed.rpx
| Design       : Final_Project
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.241        0.000                      0                  537        0.139        0.000                      0                  537        3.000        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 6.098}      12.195          82.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.241        0.000                      0                  537        0.139        0.000                      0                  537        5.598        0.000                       0                   214  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset/menu_character_position_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 1.651ns (19.654%)  route 6.749ns (80.346%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 10.752 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.706    -0.834    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X79Y147        FDRE                                         r  interfaz_seba_inst/driver_vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  interfaz_seba_inst/driver_vga/vc_reg[3]/Q
                         net (fo=21, routed)          1.167     0.789    interfaz_seba_inst/driver_vga/vc[3]
    SLICE_X78Y146        LUT4 (Prop_lut4_I0_O)        0.124     0.913 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_18/O
                         net (fo=1, routed)           0.286     1.199    interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_18_n_0
    SLICE_X78Y146        LUT6 (Prop_lut6_I3_O)        0.124     1.323 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_14/O
                         net (fo=13, routed)          0.458     1.781    interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_14_n_0
    SLICE_X78Y146        LUT6 (Prop_lut6_I0_O)        0.124     1.905 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_7/O
                         net (fo=12, routed)          0.477     2.383    interfaz_seba_inst/driver_vga/vc_visible1
    SLICE_X81Y146        LUT4 (Prop_lut4_I1_O)        0.119     2.502 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_9__2/O
                         net (fo=1, routed)           0.799     3.300    interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_9__2_n_0
    SLICE_X80Y146        LUT6 (Prop_lut6_I2_O)        0.332     3.632 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_4__3/O
                         net (fo=43, routed)          1.312     4.945    interfaz_seba_inst/driver_vga/n_0_548
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.069 f  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=9, routed)           0.938     6.006    interfaz_seba_inst/reset/hc_reg[1]
    SLICE_X75Y138        LUT6 (Prop_lut6_I0_O)        0.124     6.130 f  interfaz_seba_inst/reset/push_menu_minimat_x[6]_i_3/O
                         net (fo=3, routed)           0.622     6.752    interfaz_seba_inst/reset/push_menu_minimat_x[6]_i_3_n_0
    SLICE_X76Y138        LUT3 (Prop_lut3_I0_O)        0.124     6.876 r  interfaz_seba_inst/reset/menu_character_position_x[5]_i_1__0/O
                         net (fo=6, routed)           0.690     7.566    interfaz_seba_inst/reset/menu_character_position_x[5]_i_1__0_n_0
    SLICE_X77Y138        FDRE                                         r  interfaz_seba_inst/reset/menu_character_position_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.578    10.752    interfaz_seba_inst/reset/clk_out1
    SLICE_X77Y138        FDRE                                         r  interfaz_seba_inst/reset/menu_character_position_x_reg[0]/C
                         clock pessimism              0.560    11.312    
                         clock uncertainty           -0.076    11.236    
    SLICE_X77Y138        FDRE (Setup_fdre_C_R)       -0.429    10.807    interfaz_seba_inst/reset/menu_character_position_x_reg[0]
  -------------------------------------------------------------------
                         required time                         10.807    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset/menu_character_position_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 1.651ns (19.654%)  route 6.749ns (80.346%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 10.752 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.706    -0.834    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X79Y147        FDRE                                         r  interfaz_seba_inst/driver_vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  interfaz_seba_inst/driver_vga/vc_reg[3]/Q
                         net (fo=21, routed)          1.167     0.789    interfaz_seba_inst/driver_vga/vc[3]
    SLICE_X78Y146        LUT4 (Prop_lut4_I0_O)        0.124     0.913 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_18/O
                         net (fo=1, routed)           0.286     1.199    interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_18_n_0
    SLICE_X78Y146        LUT6 (Prop_lut6_I3_O)        0.124     1.323 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_14/O
                         net (fo=13, routed)          0.458     1.781    interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_14_n_0
    SLICE_X78Y146        LUT6 (Prop_lut6_I0_O)        0.124     1.905 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_7/O
                         net (fo=12, routed)          0.477     2.383    interfaz_seba_inst/driver_vga/vc_visible1
    SLICE_X81Y146        LUT4 (Prop_lut4_I1_O)        0.119     2.502 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_9__2/O
                         net (fo=1, routed)           0.799     3.300    interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_9__2_n_0
    SLICE_X80Y146        LUT6 (Prop_lut6_I2_O)        0.332     3.632 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_4__3/O
                         net (fo=43, routed)          1.312     4.945    interfaz_seba_inst/driver_vga/n_0_548
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.069 f  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=9, routed)           0.938     6.006    interfaz_seba_inst/reset/hc_reg[1]
    SLICE_X75Y138        LUT6 (Prop_lut6_I0_O)        0.124     6.130 f  interfaz_seba_inst/reset/push_menu_minimat_x[6]_i_3/O
                         net (fo=3, routed)           0.622     6.752    interfaz_seba_inst/reset/push_menu_minimat_x[6]_i_3_n_0
    SLICE_X76Y138        LUT3 (Prop_lut3_I0_O)        0.124     6.876 r  interfaz_seba_inst/reset/menu_character_position_x[5]_i_1__0/O
                         net (fo=6, routed)           0.690     7.566    interfaz_seba_inst/reset/menu_character_position_x[5]_i_1__0_n_0
    SLICE_X77Y138        FDRE                                         r  interfaz_seba_inst/reset/menu_character_position_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.578    10.752    interfaz_seba_inst/reset/clk_out1
    SLICE_X77Y138        FDRE                                         r  interfaz_seba_inst/reset/menu_character_position_x_reg[1]/C
                         clock pessimism              0.560    11.312    
                         clock uncertainty           -0.076    11.236    
    SLICE_X77Y138        FDRE (Setup_fdre_C_R)       -0.429    10.807    interfaz_seba_inst/reset/menu_character_position_x_reg[1]
  -------------------------------------------------------------------
                         required time                         10.807    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset/menu_character_position_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 1.651ns (19.654%)  route 6.749ns (80.346%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 10.752 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.706    -0.834    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X79Y147        FDRE                                         r  interfaz_seba_inst/driver_vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  interfaz_seba_inst/driver_vga/vc_reg[3]/Q
                         net (fo=21, routed)          1.167     0.789    interfaz_seba_inst/driver_vga/vc[3]
    SLICE_X78Y146        LUT4 (Prop_lut4_I0_O)        0.124     0.913 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_18/O
                         net (fo=1, routed)           0.286     1.199    interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_18_n_0
    SLICE_X78Y146        LUT6 (Prop_lut6_I3_O)        0.124     1.323 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_14/O
                         net (fo=13, routed)          0.458     1.781    interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_14_n_0
    SLICE_X78Y146        LUT6 (Prop_lut6_I0_O)        0.124     1.905 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_7/O
                         net (fo=12, routed)          0.477     2.383    interfaz_seba_inst/driver_vga/vc_visible1
    SLICE_X81Y146        LUT4 (Prop_lut4_I1_O)        0.119     2.502 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_9__2/O
                         net (fo=1, routed)           0.799     3.300    interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_9__2_n_0
    SLICE_X80Y146        LUT6 (Prop_lut6_I2_O)        0.332     3.632 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_4__3/O
                         net (fo=43, routed)          1.312     4.945    interfaz_seba_inst/driver_vga/n_0_548
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.069 f  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=9, routed)           0.938     6.006    interfaz_seba_inst/reset/hc_reg[1]
    SLICE_X75Y138        LUT6 (Prop_lut6_I0_O)        0.124     6.130 f  interfaz_seba_inst/reset/push_menu_minimat_x[6]_i_3/O
                         net (fo=3, routed)           0.622     6.752    interfaz_seba_inst/reset/push_menu_minimat_x[6]_i_3_n_0
    SLICE_X76Y138        LUT3 (Prop_lut3_I0_O)        0.124     6.876 r  interfaz_seba_inst/reset/menu_character_position_x[5]_i_1__0/O
                         net (fo=6, routed)           0.690     7.566    interfaz_seba_inst/reset/menu_character_position_x[5]_i_1__0_n_0
    SLICE_X77Y138        FDRE                                         r  interfaz_seba_inst/reset/menu_character_position_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.578    10.752    interfaz_seba_inst/reset/clk_out1
    SLICE_X77Y138        FDRE                                         r  interfaz_seba_inst/reset/menu_character_position_x_reg[2]/C
                         clock pessimism              0.560    11.312    
                         clock uncertainty           -0.076    11.236    
    SLICE_X77Y138        FDRE (Setup_fdre_C_R)       -0.429    10.807    interfaz_seba_inst/reset/menu_character_position_x_reg[2]
  -------------------------------------------------------------------
                         required time                         10.807    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset/menu_character_position_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 1.651ns (20.005%)  route 6.602ns (79.995%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 10.753 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.706    -0.834    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X79Y147        FDRE                                         r  interfaz_seba_inst/driver_vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  interfaz_seba_inst/driver_vga/vc_reg[3]/Q
                         net (fo=21, routed)          1.167     0.789    interfaz_seba_inst/driver_vga/vc[3]
    SLICE_X78Y146        LUT4 (Prop_lut4_I0_O)        0.124     0.913 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_18/O
                         net (fo=1, routed)           0.286     1.199    interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_18_n_0
    SLICE_X78Y146        LUT6 (Prop_lut6_I3_O)        0.124     1.323 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_14/O
                         net (fo=13, routed)          0.458     1.781    interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_14_n_0
    SLICE_X78Y146        LUT6 (Prop_lut6_I0_O)        0.124     1.905 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_7/O
                         net (fo=12, routed)          0.477     2.383    interfaz_seba_inst/driver_vga/vc_visible1
    SLICE_X81Y146        LUT4 (Prop_lut4_I1_O)        0.119     2.502 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_9__2/O
                         net (fo=1, routed)           0.799     3.300    interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_9__2_n_0
    SLICE_X80Y146        LUT6 (Prop_lut6_I2_O)        0.332     3.632 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_4__3/O
                         net (fo=43, routed)          1.312     4.945    interfaz_seba_inst/driver_vga/n_0_548
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.069 f  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=9, routed)           0.938     6.006    interfaz_seba_inst/reset/hc_reg[1]
    SLICE_X75Y138        LUT6 (Prop_lut6_I0_O)        0.124     6.130 f  interfaz_seba_inst/reset/push_menu_minimat_x[6]_i_3/O
                         net (fo=3, routed)           0.622     6.752    interfaz_seba_inst/reset/push_menu_minimat_x[6]_i_3_n_0
    SLICE_X76Y138        LUT3 (Prop_lut3_I0_O)        0.124     6.876 r  interfaz_seba_inst/reset/menu_character_position_x[5]_i_1__0/O
                         net (fo=6, routed)           0.543     7.419    interfaz_seba_inst/reset/menu_character_position_x[5]_i_1__0_n_0
    SLICE_X76Y139        FDRE                                         r  interfaz_seba_inst/reset/menu_character_position_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.579    10.753    interfaz_seba_inst/reset/clk_out1
    SLICE_X76Y139        FDRE                                         r  interfaz_seba_inst/reset/menu_character_position_x_reg[5]/C
                         clock pessimism              0.560    11.313    
                         clock uncertainty           -0.076    11.237    
    SLICE_X76Y139        FDRE (Setup_fdre_C_R)       -0.524    10.713    interfaz_seba_inst/reset/menu_character_position_x_reg[5]
  -------------------------------------------------------------------
                         required time                         10.713    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset/pixel_x_to_show_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 1.651ns (20.035%)  route 6.590ns (79.965%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 10.754 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.706    -0.834    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X79Y147        FDRE                                         r  interfaz_seba_inst/driver_vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  interfaz_seba_inst/driver_vga/vc_reg[3]/Q
                         net (fo=21, routed)          1.167     0.789    interfaz_seba_inst/driver_vga/vc[3]
    SLICE_X78Y146        LUT4 (Prop_lut4_I0_O)        0.124     0.913 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_18/O
                         net (fo=1, routed)           0.286     1.199    interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_18_n_0
    SLICE_X78Y146        LUT6 (Prop_lut6_I3_O)        0.124     1.323 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_14/O
                         net (fo=13, routed)          0.458     1.781    interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_14_n_0
    SLICE_X78Y146        LUT6 (Prop_lut6_I0_O)        0.124     1.905 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_7/O
                         net (fo=12, routed)          0.477     2.383    interfaz_seba_inst/driver_vga/vc_visible1
    SLICE_X81Y146        LUT4 (Prop_lut4_I1_O)        0.119     2.502 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_9__2/O
                         net (fo=1, routed)           0.799     3.300    interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_9__2_n_0
    SLICE_X80Y146        LUT6 (Prop_lut6_I2_O)        0.332     3.632 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_4__3/O
                         net (fo=43, routed)          1.312     4.945    interfaz_seba_inst/driver_vga/n_0_548
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.069 f  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=9, routed)           0.836     5.905    interfaz_seba_inst/reset/hc_reg[1]
    SLICE_X78Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.029 r  interfaz_seba_inst/reset/contador_pixels_horizontales[4]_i_3__1/O
                         net (fo=18, routed)          0.544     6.573    interfaz_seba_inst/reset/reset/
    SLICE_X76Y138        LUT2 (Prop_lut2_I1_O)        0.124     6.697 r  interfaz_seba_inst/reset/push_menu_minimat_x[6]_i_1__3/O
                         net (fo=8, routed)           0.710     7.406    interfaz_seba_inst/reset/push_menu_minimat_x[6]_i_1__3_n_0
    SLICE_X78Y137        FDRE                                         r  interfaz_seba_inst/reset/pixel_x_to_show_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.580    10.754    interfaz_seba_inst/reset/clk_out1
    SLICE_X78Y137        FDRE                                         r  interfaz_seba_inst/reset/pixel_x_to_show_reg[0]/C
                         clock pessimism              0.577    11.331    
                         clock uncertainty           -0.076    11.255    
    SLICE_X78Y137        FDRE (Setup_fdre_C_R)       -0.524    10.731    interfaz_seba_inst/reset/pixel_x_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.731    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset/menu_character_position_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 1.651ns (20.005%)  route 6.602ns (79.995%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 10.753 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.706    -0.834    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X79Y147        FDRE                                         r  interfaz_seba_inst/driver_vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  interfaz_seba_inst/driver_vga/vc_reg[3]/Q
                         net (fo=21, routed)          1.167     0.789    interfaz_seba_inst/driver_vga/vc[3]
    SLICE_X78Y146        LUT4 (Prop_lut4_I0_O)        0.124     0.913 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_18/O
                         net (fo=1, routed)           0.286     1.199    interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_18_n_0
    SLICE_X78Y146        LUT6 (Prop_lut6_I3_O)        0.124     1.323 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_14/O
                         net (fo=13, routed)          0.458     1.781    interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_14_n_0
    SLICE_X78Y146        LUT6 (Prop_lut6_I0_O)        0.124     1.905 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_7/O
                         net (fo=12, routed)          0.477     2.383    interfaz_seba_inst/driver_vga/vc_visible1
    SLICE_X81Y146        LUT4 (Prop_lut4_I1_O)        0.119     2.502 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_9__2/O
                         net (fo=1, routed)           0.799     3.300    interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_9__2_n_0
    SLICE_X80Y146        LUT6 (Prop_lut6_I2_O)        0.332     3.632 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_4__3/O
                         net (fo=43, routed)          1.312     4.945    interfaz_seba_inst/driver_vga/n_0_548
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.069 f  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=9, routed)           0.938     6.006    interfaz_seba_inst/reset/hc_reg[1]
    SLICE_X75Y138        LUT6 (Prop_lut6_I0_O)        0.124     6.130 f  interfaz_seba_inst/reset/push_menu_minimat_x[6]_i_3/O
                         net (fo=3, routed)           0.622     6.752    interfaz_seba_inst/reset/push_menu_minimat_x[6]_i_3_n_0
    SLICE_X76Y138        LUT3 (Prop_lut3_I0_O)        0.124     6.876 r  interfaz_seba_inst/reset/menu_character_position_x[5]_i_1__0/O
                         net (fo=6, routed)           0.543     7.419    interfaz_seba_inst/reset/menu_character_position_x[5]_i_1__0_n_0
    SLICE_X77Y139        FDRE                                         r  interfaz_seba_inst/reset/menu_character_position_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.579    10.753    interfaz_seba_inst/reset/clk_out1
    SLICE_X77Y139        FDRE                                         r  interfaz_seba_inst/reset/menu_character_position_x_reg[3]/C
                         clock pessimism              0.560    11.313    
                         clock uncertainty           -0.076    11.237    
    SLICE_X77Y139        FDRE (Setup_fdre_C_R)       -0.429    10.808    interfaz_seba_inst/reset/menu_character_position_x_reg[3]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset/menu_character_position_x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 1.651ns (20.005%)  route 6.602ns (79.995%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 10.753 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.706    -0.834    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X79Y147        FDRE                                         r  interfaz_seba_inst/driver_vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  interfaz_seba_inst/driver_vga/vc_reg[3]/Q
                         net (fo=21, routed)          1.167     0.789    interfaz_seba_inst/driver_vga/vc[3]
    SLICE_X78Y146        LUT4 (Prop_lut4_I0_O)        0.124     0.913 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_18/O
                         net (fo=1, routed)           0.286     1.199    interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_18_n_0
    SLICE_X78Y146        LUT6 (Prop_lut6_I3_O)        0.124     1.323 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_14/O
                         net (fo=13, routed)          0.458     1.781    interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_14_n_0
    SLICE_X78Y146        LUT6 (Prop_lut6_I0_O)        0.124     1.905 r  interfaz_seba_inst/driver_vga/VGA_G_OBUF[0]_inst_i_7/O
                         net (fo=12, routed)          0.477     2.383    interfaz_seba_inst/driver_vga/vc_visible1
    SLICE_X81Y146        LUT4 (Prop_lut4_I1_O)        0.119     2.502 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_9__2/O
                         net (fo=1, routed)           0.799     3.300    interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_9__2_n_0
    SLICE_X80Y146        LUT6 (Prop_lut6_I2_O)        0.332     3.632 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_4__3/O
                         net (fo=43, routed)          1.312     4.945    interfaz_seba_inst/driver_vga/n_0_548
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.069 f  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=9, routed)           0.938     6.006    interfaz_seba_inst/reset/hc_reg[1]
    SLICE_X75Y138        LUT6 (Prop_lut6_I0_O)        0.124     6.130 f  interfaz_seba_inst/reset/push_menu_minimat_x[6]_i_3/O
                         net (fo=3, routed)           0.622     6.752    interfaz_seba_inst/reset/push_menu_minimat_x[6]_i_3_n_0
    SLICE_X76Y138        LUT3 (Prop_lut3_I0_O)        0.124     6.876 r  interfaz_seba_inst/reset/menu_character_position_x[5]_i_1__0/O
                         net (fo=6, routed)           0.543     7.419    interfaz_seba_inst/reset/menu_character_position_x[5]_i_1__0_n_0
    SLICE_X77Y139        FDRE                                         r  interfaz_seba_inst/reset/menu_character_position_x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.579    10.753    interfaz_seba_inst/reset/clk_out1
    SLICE_X77Y139        FDRE                                         r  interfaz_seba_inst/reset/menu_character_position_x_reg[4]/C
                         clock pessimism              0.560    11.313    
                         clock uncertainty           -0.076    11.237    
    SLICE_X77Y139        FDRE (Setup_fdre_C_R)       -0.429    10.808    interfaz_seba_inst/reset/menu_character_position_x_reg[4]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/hc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/send/menu_character_position_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 1.874ns (22.714%)  route 6.377ns (77.286%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 10.767 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.716    -0.824    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X86Y145        FDRE                                         r  interfaz_seba_inst/driver_vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y145        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  interfaz_seba_inst/driver_vga/hc_reg[5]/Q
                         net (fo=35, routed)          0.919     0.551    interfaz_seba_inst/driver_vga/hc[5]
    SLICE_X87Y145        LUT4 (Prop_lut4_I1_O)        0.152     0.703 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_8/O
                         net (fo=1, routed)           0.433     1.136    interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_8_n_0
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.326     1.462 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_4__0/O
                         net (fo=51, routed)          0.673     2.136    interfaz_seba_inst/driver_vga/hc_visible1
    SLICE_X89Y144        LUT5 (Prop_lut5_I4_O)        0.118     2.254 f  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_46/O
                         net (fo=4, routed)           1.155     3.409    interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_46_n_0
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.326     3.735 f  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_27/O
                         net (fo=3, routed)           0.691     4.426    interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_27_n_0
    SLICE_X86Y143        LUT6 (Prop_lut6_I5_O)        0.124     4.550 r  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.616     5.166    interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X86Y142        LUT4 (Prop_lut4_I3_O)        0.124     5.290 f  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.771     6.061    interfaz_seba_inst/send/hc_reg[1]
    SLICE_X82Y138        LUT6 (Prop_lut6_I0_O)        0.124     6.185 r  interfaz_seba_inst/send/contador_pixels_horizontales[4]_i_3__3/O
                         net (fo=19, routed)          0.499     6.684    interfaz_seba_inst/send/send/
    SLICE_X83Y140        LUT3 (Prop_lut3_I1_O)        0.124     6.808 r  interfaz_seba_inst/send/menu_character_position_x[5]_i_1__1/O
                         net (fo=6, routed)           0.618     7.426    interfaz_seba_inst/send/menu_character_position_x[5]_i_1__1_n_0
    SLICE_X82Y141        FDRE                                         r  interfaz_seba_inst/send/menu_character_position_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.593    10.767    interfaz_seba_inst/send/clk_out1
    SLICE_X82Y141        FDRE                                         r  interfaz_seba_inst/send/menu_character_position_x_reg[3]/C
                         clock pessimism              0.560    11.327    
                         clock uncertainty           -0.076    11.251    
    SLICE_X82Y141        FDRE (Setup_fdre_C_R)       -0.429    10.822    interfaz_seba_inst/send/menu_character_position_x_reg[3]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/hc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/send/menu_character_position_x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 1.874ns (22.714%)  route 6.377ns (77.286%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 10.767 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.716    -0.824    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X86Y145        FDRE                                         r  interfaz_seba_inst/driver_vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y145        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  interfaz_seba_inst/driver_vga/hc_reg[5]/Q
                         net (fo=35, routed)          0.919     0.551    interfaz_seba_inst/driver_vga/hc[5]
    SLICE_X87Y145        LUT4 (Prop_lut4_I1_O)        0.152     0.703 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_8/O
                         net (fo=1, routed)           0.433     1.136    interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_8_n_0
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.326     1.462 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_4__0/O
                         net (fo=51, routed)          0.673     2.136    interfaz_seba_inst/driver_vga/hc_visible1
    SLICE_X89Y144        LUT5 (Prop_lut5_I4_O)        0.118     2.254 f  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_46/O
                         net (fo=4, routed)           1.155     3.409    interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_46_n_0
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.326     3.735 f  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_27/O
                         net (fo=3, routed)           0.691     4.426    interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_27_n_0
    SLICE_X86Y143        LUT6 (Prop_lut6_I5_O)        0.124     4.550 r  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.616     5.166    interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X86Y142        LUT4 (Prop_lut4_I3_O)        0.124     5.290 f  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.771     6.061    interfaz_seba_inst/send/hc_reg[1]
    SLICE_X82Y138        LUT6 (Prop_lut6_I0_O)        0.124     6.185 r  interfaz_seba_inst/send/contador_pixels_horizontales[4]_i_3__3/O
                         net (fo=19, routed)          0.499     6.684    interfaz_seba_inst/send/send/
    SLICE_X83Y140        LUT3 (Prop_lut3_I1_O)        0.124     6.808 r  interfaz_seba_inst/send/menu_character_position_x[5]_i_1__1/O
                         net (fo=6, routed)           0.618     7.426    interfaz_seba_inst/send/menu_character_position_x[5]_i_1__1_n_0
    SLICE_X82Y141        FDRE                                         r  interfaz_seba_inst/send/menu_character_position_x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.593    10.767    interfaz_seba_inst/send/clk_out1
    SLICE_X82Y141        FDRE                                         r  interfaz_seba_inst/send/menu_character_position_x_reg[4]/C
                         clock pessimism              0.560    11.327    
                         clock uncertainty           -0.076    11.251    
    SLICE_X82Y141        FDRE (Setup_fdre_C_R)       -0.429    10.822    interfaz_seba_inst/send/menu_character_position_x_reg[4]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/hc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/send/menu_character_position_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 1.874ns (22.714%)  route 6.377ns (77.286%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 10.767 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.716    -0.824    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X86Y145        FDRE                                         r  interfaz_seba_inst/driver_vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y145        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  interfaz_seba_inst/driver_vga/hc_reg[5]/Q
                         net (fo=35, routed)          0.919     0.551    interfaz_seba_inst/driver_vga/hc[5]
    SLICE_X87Y145        LUT4 (Prop_lut4_I1_O)        0.152     0.703 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_8/O
                         net (fo=1, routed)           0.433     1.136    interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_8_n_0
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.326     1.462 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_4__0/O
                         net (fo=51, routed)          0.673     2.136    interfaz_seba_inst/driver_vga/hc_visible1
    SLICE_X89Y144        LUT5 (Prop_lut5_I4_O)        0.118     2.254 f  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_46/O
                         net (fo=4, routed)           1.155     3.409    interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_46_n_0
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.326     3.735 f  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_27/O
                         net (fo=3, routed)           0.691     4.426    interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_27_n_0
    SLICE_X86Y143        LUT6 (Prop_lut6_I5_O)        0.124     4.550 r  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.616     5.166    interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X86Y142        LUT4 (Prop_lut4_I3_O)        0.124     5.290 f  interfaz_seba_inst/driver_vga/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.771     6.061    interfaz_seba_inst/send/hc_reg[1]
    SLICE_X82Y138        LUT6 (Prop_lut6_I0_O)        0.124     6.185 r  interfaz_seba_inst/send/contador_pixels_horizontales[4]_i_3__3/O
                         net (fo=19, routed)          0.499     6.684    interfaz_seba_inst/send/send/
    SLICE_X83Y140        LUT3 (Prop_lut3_I1_O)        0.124     6.808 r  interfaz_seba_inst/send/menu_character_position_x[5]_i_1__1/O
                         net (fo=6, routed)           0.618     7.426    interfaz_seba_inst/send/menu_character_position_x[5]_i_1__1_n_0
    SLICE_X82Y141        FDRE                                         r  interfaz_seba_inst/send/menu_character_position_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         1.593    10.767    interfaz_seba_inst/send/clk_out1
    SLICE_X82Y141        FDRE                                         r  interfaz_seba_inst/send/menu_character_position_x_reg[5]/C
                         clock pessimism              0.560    11.327    
                         clock uncertainty           -0.076    11.251    
    SLICE_X82Y141        FDRE (Setup_fdre_C_R)       -0.429    10.822    interfaz_seba_inst/send/menu_character_position_x_reg[5]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  3.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/sample/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/sample/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.600    -0.564    interfaz_seba_inst/sample/clk_out1
    SLICE_X85Y146        FDRE                                         r  interfaz_seba_inst/sample/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  interfaz_seba_inst/sample/push_menu_minimat_y_reg[5]/Q
                         net (fo=4, routed)           0.087    -0.336    interfaz_seba_inst/sample/push_menu_minimat_y_reg_n_0_[5]
    SLICE_X84Y146        LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  interfaz_seba_inst/sample/push_menu_minimat_y[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.291    interfaz_seba_inst/sample/push_menu_minimat_y[6]_i_2_n_0
    SLICE_X84Y146        FDRE                                         r  interfaz_seba_inst/sample/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.871    -0.801    interfaz_seba_inst/sample/clk_out1
    SLICE_X84Y146        FDRE                                         r  interfaz_seba_inst/sample/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X84Y146        FDRE (Hold_fdre_C_D)         0.121    -0.430    interfaz_seba_inst/sample/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/sample/menu_character_position_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/sample/menu_character_position_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.276%)  route 0.075ns (28.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.600    -0.564    interfaz_seba_inst/sample/clk_out1
    SLICE_X86Y140        FDRE                                         r  interfaz_seba_inst/sample/menu_character_position_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  interfaz_seba_inst/sample/menu_character_position_x_reg[3]/Q
                         net (fo=5, routed)           0.075    -0.348    interfaz_seba_inst/sample/menu_character_position_x_reg_n_0_[3]
    SLICE_X87Y140        LUT6 (Prop_lut6_I4_O)        0.045    -0.303 r  interfaz_seba_inst/sample/menu_character_position_x[5]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.303    interfaz_seba_inst/sample/menu_character_position_x[5]_i_3__1_n_0
    SLICE_X87Y140        FDRE                                         r  interfaz_seba_inst/sample/menu_character_position_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.871    -0.801    interfaz_seba_inst/sample/clk_out1
    SLICE_X87Y140        FDRE                                         r  interfaz_seba_inst/sample/menu_character_position_x_reg[5]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X87Y140        FDRE (Hold_fdre_C_D)         0.092    -0.459    interfaz_seba_inst/sample/menu_character_position_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/reset/contador_pixels_horizontales_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset/contador_pixels_horizontales_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.561%)  route 0.113ns (37.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.590    -0.574    interfaz_seba_inst/reset/clk_out1
    SLICE_X79Y136        FDRE                                         r  interfaz_seba_inst/reset/contador_pixels_horizontales_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  interfaz_seba_inst/reset/contador_pixels_horizontales_reg[3]/Q
                         net (fo=3, routed)           0.113    -0.320    interfaz_seba_inst/reset/contador_pixels_horizontales_reg_n_0_[3]
    SLICE_X78Y136        LUT5 (Prop_lut5_I4_O)        0.048    -0.272 r  interfaz_seba_inst/reset/contador_pixels_horizontales[4]_i_2__3/O
                         net (fo=1, routed)           0.000    -0.272    interfaz_seba_inst/reset/contador_pixels_horizontales[4]_i_2__3_n_0
    SLICE_X78Y136        FDRE                                         r  interfaz_seba_inst/reset/contador_pixels_horizontales_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.860    -0.812    interfaz_seba_inst/reset/clk_out1
    SLICE_X78Y136        FDRE                                         r  interfaz_seba_inst/reset/contador_pixels_horizontales_reg[4]/C
                         clock pessimism              0.251    -0.561    
    SLICE_X78Y136        FDRE (Hold_fdre_C_D)         0.131    -0.430    interfaz_seba_inst/reset/contador_pixels_horizontales_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/sample/contador_pixels_verticales_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/sample/contador_pixels_verticales_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.407%)  route 0.061ns (22.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.602    -0.562    interfaz_seba_inst/sample/clk_out1
    SLICE_X88Y147        FDRE                                         r  interfaz_seba_inst/sample/contador_pixels_verticales_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  interfaz_seba_inst/sample/contador_pixels_verticales_reg[1]/Q
                         net (fo=5, routed)           0.061    -0.337    interfaz_seba_inst/sample/contador_pixels_verticales_reg_n_0_[1]
    SLICE_X89Y147        LUT5 (Prop_lut5_I1_O)        0.045    -0.292 r  interfaz_seba_inst/sample/contador_pixels_verticales[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.292    interfaz_seba_inst/sample/contador_pixels_verticales[3]_i_1__3_n_0
    SLICE_X89Y147        FDRE                                         r  interfaz_seba_inst/sample/contador_pixels_verticales_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.873    -0.799    interfaz_seba_inst/sample/clk_out1
    SLICE_X89Y147        FDRE                                         r  interfaz_seba_inst/sample/contador_pixels_verticales_reg[3]/C
                         clock pessimism              0.250    -0.549    
    SLICE_X89Y147        FDRE (Hold_fdre_C_D)         0.092    -0.457    interfaz_seba_inst/sample/contador_pixels_verticales_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/reset/push_menu_minimat_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset/push_menu_minimat_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.589    -0.575    interfaz_seba_inst/reset/clk_out1
    SLICE_X75Y138        FDRE                                         r  interfaz_seba_inst/reset/push_menu_minimat_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  interfaz_seba_inst/reset/push_menu_minimat_x_reg[2]/Q
                         net (fo=6, routed)           0.125    -0.309    interfaz_seba_inst/reset/push_menu_minimat_x_reg_n_0_[2]
    SLICE_X74Y138        LUT6 (Prop_lut6_I3_O)        0.045    -0.264 r  interfaz_seba_inst/reset/push_menu_minimat_x[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    interfaz_seba_inst/reset/push_menu_minimat_x[3]_i_1_n_0
    SLICE_X74Y138        FDRE                                         r  interfaz_seba_inst/reset/push_menu_minimat_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.862    -0.811    interfaz_seba_inst/reset/clk_out1
    SLICE_X74Y138        FDRE                                         r  interfaz_seba_inst/reset/push_menu_minimat_x_reg[3]/C
                         clock pessimism              0.249    -0.562    
    SLICE_X74Y138        FDRE (Hold_fdre_C_D)         0.121    -0.441    interfaz_seba_inst/reset/push_menu_minimat_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/send/contador_pixels_verticales_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/send/contador_pixels_verticales_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.427%)  route 0.109ns (36.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.600    -0.564    interfaz_seba_inst/send/clk_out1
    SLICE_X82Y143        FDRE                                         r  interfaz_seba_inst/send/contador_pixels_verticales_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  interfaz_seba_inst/send/contador_pixels_verticales_reg[1]/Q
                         net (fo=5, routed)           0.109    -0.314    interfaz_seba_inst/send/contador_pixels_verticales_reg_n_0_[1]
    SLICE_X83Y143        LUT4 (Prop_lut4_I3_O)        0.048    -0.266 r  interfaz_seba_inst/send/contador_pixels_verticales[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.266    interfaz_seba_inst/send/contador_pixels_verticales[3]_i_1__1_n_0
    SLICE_X83Y143        FDRE                                         r  interfaz_seba_inst/send/contador_pixels_verticales_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.871    -0.801    interfaz_seba_inst/send/clk_out1
    SLICE_X83Y143        FDRE                                         r  interfaz_seba_inst/send/contador_pixels_verticales_reg[3]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X83Y143        FDRE (Hold_fdre_C_D)         0.107    -0.444    interfaz_seba_inst/send/contador_pixels_verticales_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/sample/push_menu_minimat_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/sample/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.013%)  route 0.129ns (40.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.600    -0.564    interfaz_seba_inst/sample/clk_out1
    SLICE_X83Y146        FDRE                                         r  interfaz_seba_inst/sample/push_menu_minimat_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  interfaz_seba_inst/sample/push_menu_minimat_y_reg[1]/Q
                         net (fo=6, routed)           0.129    -0.294    interfaz_seba_inst/sample/push_menu_minimat_y_reg_n_0_[1]
    SLICE_X84Y146        LUT4 (Prop_lut4_I3_O)        0.045    -0.249 r  interfaz_seba_inst/sample/push_menu_minimat_y[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.249    interfaz_seba_inst/sample/push_menu_minimat_y[3]_i_1__0_n_0
    SLICE_X84Y146        FDRE                                         r  interfaz_seba_inst/sample/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.871    -0.801    interfaz_seba_inst/sample/clk_out1
    SLICE_X84Y146        FDRE                                         r  interfaz_seba_inst/sample/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X84Y146        FDRE (Hold_fdre_C_D)         0.121    -0.427    interfaz_seba_inst/sample/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/send/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/send/push_menu_minimat_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.596    -0.568    interfaz_seba_inst/send/clk_out1
    SLICE_X80Y143        FDRE                                         r  interfaz_seba_inst/send/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  interfaz_seba_inst/send/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.094    -0.310    interfaz_seba_inst/send/push_menu_minimat_y_reg_n_0_[0]
    SLICE_X81Y143        LUT5 (Prop_lut5_I3_O)        0.048    -0.262 r  interfaz_seba_inst/send/push_menu_minimat_y[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.262    interfaz_seba_inst/send/push_menu_minimat_y[4]_i_1__1_n_0
    SLICE_X81Y143        FDRE                                         r  interfaz_seba_inst/send/push_menu_minimat_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.867    -0.805    interfaz_seba_inst/send/clk_out1
    SLICE_X81Y143        FDRE                                         r  interfaz_seba_inst/send/push_menu_minimat_y_reg[4]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X81Y143        FDRE (Hold_fdre_C_D)         0.107    -0.448    interfaz_seba_inst/send/push_menu_minimat_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/reset/contador_pixels_verticales_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset/contador_pixels_verticales_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.213%)  route 0.094ns (30.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.593    -0.571    interfaz_seba_inst/reset/clk_out1
    SLICE_X78Y142        FDRE                                         r  interfaz_seba_inst/reset/contador_pixels_verticales_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  interfaz_seba_inst/reset/contador_pixels_verticales_reg[1]/Q
                         net (fo=5, routed)           0.094    -0.313    interfaz_seba_inst/reset/contador_pixels_verticales_reg_n_0_[1]
    SLICE_X79Y142        LUT4 (Prop_lut4_I3_O)        0.048    -0.265 r  interfaz_seba_inst/reset/contador_pixels_verticales[3]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.265    interfaz_seba_inst/reset/contador_pixels_verticales[3]_i_1__2_n_0
    SLICE_X79Y142        FDRE                                         r  interfaz_seba_inst/reset/contador_pixels_verticales_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.865    -0.808    interfaz_seba_inst/reset/clk_out1
    SLICE_X79Y142        FDRE                                         r  interfaz_seba_inst/reset/contador_pixels_verticales_reg[3]/C
                         clock pessimism              0.250    -0.558    
    SLICE_X79Y142        FDRE (Hold_fdre_C_D)         0.107    -0.451    interfaz_seba_inst/reset/contador_pixels_verticales_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/s_time/contador_pixels_verticales_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/s_time/contador_pixels_verticales_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.599    -0.565    interfaz_seba_inst/s_time/clk_out1
    SLICE_X85Y141        FDRE                                         r  interfaz_seba_inst/s_time/contador_pixels_verticales_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  interfaz_seba_inst/s_time/contador_pixels_verticales_reg[0]/Q
                         net (fo=6, routed)           0.135    -0.289    interfaz_seba_inst/s_time/Q[0]
    SLICE_X84Y141        LUT5 (Prop_lut5_I2_O)        0.045    -0.244 r  interfaz_seba_inst/s_time/contador_pixels_verticales[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.244    interfaz_seba_inst/s_time/contador_pixels_verticales[3]_i_1__0_n_0
    SLICE_X84Y141        FDRE                                         r  interfaz_seba_inst/s_time/contador_pixels_verticales_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=212, routed)         0.871    -0.802    interfaz_seba_inst/s_time/clk_out1
    SLICE_X84Y141        FDRE                                         r  interfaz_seba_inst/s_time/contador_pixels_verticales_reg[3]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.121    -0.431    interfaz_seba_inst/s_time/contador_pixels_verticales_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.098 }
Period(ns):         12.195
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.195      10.040     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.195      10.946     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X87Y146    interfaz_seba_inst/driver_vga/hc_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X89Y144    interfaz_seba_inst/driver_vga/hc_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X86Y145    interfaz_seba_inst/driver_vga/hc_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X86Y146    interfaz_seba_inst/driver_vga/hc_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X87Y146    interfaz_seba_inst/driver_vga/hc_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X87Y146    interfaz_seba_inst/driver_vga/hc_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X87Y146    interfaz_seba_inst/driver_vga/hc_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X79Y147    interfaz_seba_inst/driver_vga/vc_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.195      201.165    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y146    interfaz_seba_inst/driver_vga/hc_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X89Y144    interfaz_seba_inst/driver_vga/hc_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X86Y145    interfaz_seba_inst/driver_vga/hc_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X86Y146    interfaz_seba_inst/driver_vga/hc_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y146    interfaz_seba_inst/driver_vga/hc_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y146    interfaz_seba_inst/driver_vga/hc_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y146    interfaz_seba_inst/driver_vga/hc_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X79Y147    interfaz_seba_inst/driver_vga/vc_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X79Y146    interfaz_seba_inst/driver_vga/vc_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X79Y145    interfaz_seba_inst/driver_vga/vc_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y146    interfaz_seba_inst/driver_vga/hc_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X89Y144    interfaz_seba_inst/driver_vga/hc_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X86Y145    interfaz_seba_inst/driver_vga/hc_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X86Y146    interfaz_seba_inst/driver_vga/hc_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y146    interfaz_seba_inst/driver_vga/hc_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y146    interfaz_seba_inst/driver_vga/hc_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y146    interfaz_seba_inst/driver_vga/hc_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X79Y146    interfaz_seba_inst/driver_vga/vc_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X79Y145    interfaz_seba_inst/driver_vga/vc_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X79Y145    interfaz_seba_inst/driver_vga/vc_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



