RISCV SB+fence.rw.rws
"Fence.rw.rwdWR Fre Fence.rw.rwdWR Fre"
Cycle=Fre Fence.rw.rwdWR Fre Fence.rw.rwdWR
Relax=
Safe=Fre Fence.rw.rwdWR
Generator=diy7 (version 7.55)
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre Fence.rw.rwdWR Fre
{
uint64_t y; uint64_t x; uint64_t 1:x7; uint64_t 0:x7;

0:x5=1; 0:x6=x; 0:x8=y;
1:x5=1; 1:x6=y; 1:x8=x;
}
 P0          | P1          ;
 sd x5,0(x6) | sd x5,0(x6) ;
 fence rw,rw | fence rw,rw ;
 ld x7,0(x8) | ld x7,0(x8) ;
exists (0:x7=0 /\ 1:x7=0)
