Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 24 13:01:05 2023
| Host         : FIRST-MICROSOFT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   142 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              77 |           27 |
| No           | No                    | Yes                    |              13 |            7 |
| No           | Yes                   | No                     |             136 |           43 |
| Yes          | No                    | No                     |              48 |           13 |
| Yes          | No                    | Yes                    |             261 |           81 |
| Yes          | Yes                   | No                     |              67 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                     Enable Signal                                                     |                                                        Set/Reset Signal                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_uart0/inst/upg_inst/rdStat_BUFG         | u_uart0/inst/upg_inst/upg_wen_o2_out                                                                                  | rst_IBUF                                                                                                                       |                1 |              1 |         1.00 |
|  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart0/inst/upg_inst/upg_done_o_i_1_n_0                                                                              | rst_IBUF                                                                                                                       |                1 |              1 |         1.00 |
| ~cpu_clk_BUFG                              | dma/reading_data_reg_n_0                                                                                              |                                                                                                                                |                1 |              1 |         1.00 |
|  u_uart0/inst/upg_inst/rdStat_BUFG         |                                                                                                                       | rst_IBUF                                                                                                                       |                2 |              2 |         1.00 |
| ~cnt_reg_n_0_[0]                           |                                                                                                                       |                                                                                                                                |                1 |              2 |         2.00 |
|  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart0/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                                |                1 |              3 |         3.00 |
|  u_keyboard_segtube/kb/p_0_in__0           | u_keyboard_segtube/kb/o_data                                                                                          | rst_IBUF                                                                                                                       |                1 |              4 |         4.00 |
|  dma/myDM/dm_i_1_n_0_BUFG                  |                                                                                                                       |                                                                                                                                |                2 |              4 |         2.00 |
|  u_InsMem/im_i_1_n_0_BUFG                  |                                                                                                                       |                                                                                                                                |                2 |              4 |         2.00 |
|  u_keyboard_segtube/kb/p_0_in__0           |                                                                                                                       |                                                                                                                                |                2 |              4 |         2.00 |
|  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart0/inst/upg_inst/s_axi_wdata                                                                                     | u_uart0/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                2 |              4 |         2.00 |
|  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                2 |              4 |         2.00 |
|  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                                |                1 |              4 |         4.00 |
|  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                       | u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |         3.00 |
|  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                       | u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |         3.00 |
| ~cpu_clk_BUFG                              |                                                                                                                       |                                                                                                                                |                4 |              6 |         1.50 |
|  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                                |                1 |              7 |         7.00 |
|  u_keyboard_segtube/sg/seg_clk             |                                                                                                                       | u_keyboard_segtube/sg/cho0                                                                                                     |                3 |              8 |         2.67 |
|  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                       | u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |         2.67 |
|  u_uart0/inst/upg_inst/rdStat_BUFG         | u_uart0/inst/upg_inst/s_axi_aresetn0                                                                                  | rst_IBUF                                                                                                                       |                5 |              8 |         1.60 |
|  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart0/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                                |                1 |              8 |         8.00 |
|  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | rst_IBUF                                                                                                                       |                4 |              8 |         2.00 |
|  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              8 |         4.00 |
|  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                                |                1 |              8 |         8.00 |
|  u_uart0/inst/upg_inst/rdStat_BUFG         | u_uart0/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | rst_IBUF                                                                                                                       |                3 |              9 |         3.00 |
|  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | rst_IBUF                                                                                                                       |                3 |             10 |         3.33 |
| ~cpu_clk_BUFG                              | u_InsMem/E[0]                                                                                                         |                                                                                                                                |                2 |             10 |         5.00 |
| ~cpu_clk_BUFG                              | u_PC/now_pc[13]_i_1_n_0                                                                                               | rst_IBUF                                                                                                                       |                5 |             14 |         2.80 |
| ~cpu_clk_BUFG                              | dma/tran_pos                                                                                                          | u_InsMem/state_reg[0]                                                                                                          |                5 |             14 |         2.80 |
|  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart0/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | rst_IBUF                                                                                                                       |                5 |             16 |         3.20 |
|  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart0/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | rst_IBUF                                                                                                                       |                4 |             16 |         4.00 |
|  u_keyboard_segtube/sg/seg_clk             |                                                                                                                       |                                                                                                                                |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG                             |                                                                                                                       |                                                                                                                                |                6 |             19 |         3.17 |
|  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                       |                                                                                                                                |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG                             |                                                                                                                       | rst_IBUF                                                                                                                       |                6 |             21 |         3.50 |
| ~cpu_clk_BUFG                              | dma/reading_data_reg_n_0                                                                                              | dma/hdw_led_data[23]_i_1_n_0                                                                                                   |               11 |             23 |         2.09 |
|  ena                                       | u_keyboard_segtube/o_data[23]_i_1_n_0                                                                                 |                                                                                                                                |                7 |             24 |         3.43 |
|  ena                                       |                                                                                                                       | u_keyboard_segtube/my_data[31]_i_1_n_0                                                                                         |                7 |             32 |         4.57 |
|  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                       | rst_IBUF                                                                                                                       |               13 |             33 |         2.54 |
| ~cpu_clk_BUFG                              |                                                                                                                       | rst_IBUF                                                                                                                       |               12 |             33 |         2.75 |
|  u_uart0/inst/upg_inst/rdStat_BUFG         | u_uart0/inst/upg_inst/byte_num                                                                                        | rst_IBUF                                                                                                                       |               10 |             36 |         3.60 |
|  u_uart0/inst/upg_inst/rdStat_BUFG         | u_uart0/inst/upg_inst/upg_adr_o[14]_i_1_n_0                                                                           | rst_IBUF                                                                                                                       |               18 |             47 |         2.61 |
|  u_uart0/inst/upg_inst/rdStat_BUFG         | u_uart0/inst/upg_inst/wr_byte_num_done                                                                                | rst_IBUF                                                                                                                       |                8 |             49 |         6.12 |
|  u_uart0/inst/upg_inst/rdStat_BUFG         | u_uart0/inst/upg_inst/byte_cnt                                                                                        | rst_IBUF                                                                                                                       |               17 |             56 |         3.29 |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


