[
  {
    "employer_name": "NVIDIA",
    "job_title": "ASIC Design Engineer, Hardware Tools and Methodology Development",
    "job_city": "Austin",
    "job_state": "TX",
    "job_posted_at": "1d",
    "job_description": "â€¢ Senior Mask Design Engineer - HardwarelocationsUS, CA, Santa Claraposted onPosted 30+ Days AgoJR2004837Senior Mask Design Engineer - Hardwarelocations2 Locationsposted onPosted 6 Days AgoJR2007492Manager, Hardware Quality AssurancelocationsUS, CA, Santa Claraposted onPosted 30+ Days AgoJR2004610Senior Hardware SoC Architectlocations3 Locationsposted onPosted 30+ Days AgoJR2002564Senior System Validation EngineerlocationsUS, CA, Santa Claraposted onPosted 30+ Days AgoJR2000496Signal and Power Integrity Engineer - Hardwarelocations2 Locationsposted onPosted 30+ Days AgoJR2005842Hardware Systems High-Speed IO Architectlocations3 Locationsposted onPosted 30+ Days AgoJR2003021Principal Hardware Architect - Product Performance and PowerlocationsUS, CA, Santa Claraposted onPosted 18 Days AgoJR2007340Senior Signal and Power Integrity Engineer - Hardwarelocations2 Locationsposted onPosted 30+ Days AgoJR1988406Senior Signal and Power Integrity Engineer - HardwarelocationsUS, CA, Santa Claraposted onPosted 30+ Days AgoJR1996397Senior Hardware Systems Design and Verification Engineerlocations3 Locationsposted onPosted 30+ Days AgoJR1999241Senior Software Engineer, Hardware Tools and Methodology DevelopmentlocationsUS, CA, Santa Claraposted onPosted 4 Days AgoJR2000050ASIC Design Engineer, Hardware Tools and Methodology DevelopmentlocationsUS, TX, Austinposted onPosted TodayJR2008177Senior Production Test EngineerlocationsUS, CA, Santa Claraposted onPosted 30+ Days AgoJR1999377Senior Intellectual Property Security Engineerlocations5 Locationsposted onPosted 30+ Days AgoJR1996524Senior Manager, Robotics Quality AssurancelocationsUS, CA, Santa Claraposted onPosted YesterdayJR2003248Senior CPU Design Engineerlocations6 Locationsposted onPosted 30+ Days AgoJR2000303Senior Silicon Circuits System Design EngineerlocationsUS, CA, Santa Claraposted onPosted 14 Days AgoJR2007203ASIC Floorplan Design Engineer - New College Grad 2025locationsUS, CA, Santa Claraposted onPosted 27 Days AgoJR1997894CPU Design Engineer - New College Grad 2026locations6 Locationsposted onPosted 7 Days AgoJR2007624.",
    "job_apply_link": "https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-TX-Austin/ASIC-Design-Engineer--Hardware-Tools-and-Methodology-Development_JR2008177?q=hardware+engineering&locationHierarchy1=2fcb99c455831013ea52fb338f2932d8&jobFamilyGroup=0c40f6bd1d8f10ae43ffaefd46dc7e78",
    "id": "nvidia-asic-design-engineer-hardware-tools-and-methodology-development-austin"
  }
]