// Seed: 1490863169
module module_0 (
    output tri id_0,
    input wire id_1,
    input wor id_2,
    input wor id_3,
    output wire id_4,
    output tri0 id_5,
    output wand id_6,
    output uwire id_7,
    input uwire id_8,
    input wor id_9,
    output wire id_10,
    output supply1 id_11
    , id_15,
    input wor id_12,
    output supply0 id_13
);
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output tri1 id_2,
    input supply0 id_3,
    input wor id_4,
    output tri1 id_5,
    input wor id_6,
    output tri1 id_7,
    input wand id_8,
    output uwire id_9,
    input tri0 id_10,
    input supply0 id_11,
    output tri0 id_12,
    input wand id_13,
    output tri1 id_14,
    input wand id_15,
    output wor id_16,
    input tri id_17,
    input tri0 id_18,
    output tri0 id_19,
    output uwire id_20,
    input wand id_21,
    output wand id_22,
    input tri id_23,
    input tri1 id_24,
    input supply0 id_25,
    input tri1 id_26,
    output wor id_27,
    output wire id_28,
    input uwire id_29,
    input wand id_30,
    input wand id_31,
    input uwire id_32,
    output wand id_33
);
  id_35(
      .id_0(id_11), .id_1(id_21), .id_2(), .id_3(id_12)
  );
  supply1 id_36 = id_23;
  module_0(
      id_22, id_36, id_0, id_25, id_20, id_19, id_12, id_33, id_11, id_21, id_16, id_12, id_3, id_5
  );
  wire id_37;
  assign id_14 = 1'b0;
endmodule
