{"vcs1":{"timestamp_begin":1744295310.570348791, "rt":6.43, "ut":6.08, "st":0.28}}
{"vcselab":{"timestamp_begin":1744295317.082033892, "rt":0.29, "ut":0.17, "st":0.12}}
{"link":{"timestamp_begin":1744295317.434012655, "rt":0.28, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1744295310.254485159}
{"VCS_COMP_START_TIME": 1744295310.254485159}
{"VCS_COMP_END_TIME": 1744295317.784840085}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 373548}}
{"vcselab": {"peak_mem": 174916}}
