Analysis & Synthesis report for VGA_S
Wed Oct 12 10:26:23 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Source assignments for videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated
 13. Source assignments for sld_signaltap:auto_signaltap_0
 14. Parameter Settings for User Entity Instance: vgaController:vgaController1
 15. Parameter Settings for User Entity Instance: videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "videoGen:videoGen1|rectgen:rectgen1"
 19. Port Connectivity Checks: "videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1"
 20. Port Connectivity Checks: "videoGen:videoGen1|chargenrom:chargenrom1"
 21. Port Connectivity Checks: "videoGen:videoGen1"
 22. Port Connectivity Checks: "vgaController:vgaController1"
 23. Signal Tap Logic Analyzer Settings
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Connections to In-System Debugging Instance "auto_signaltap_0"
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 12 10:26:23 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; VGA_S                                       ;
; Top-level Entity Name              ; VGA_S                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,148                                       ;
;     Total combinational functions  ; 611                                         ;
;     Dedicated logic registers      ; 897                                         ;
; Total registers                    ; 897                                         ;
; Total pins                         ; 7                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,584                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; VGA_S              ; VGA_S              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+
; src/vgaController.vhd                                              ; yes             ; User VHDL File                               ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/vgaController.vhd                                              ;             ;
; src/videoGen.vhd                                                   ; yes             ; User VHDL File                               ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/videoGen.vhd                                                   ;             ;
; src/rectgen.vhd                                                    ; yes             ; User VHDL File                               ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/rectgen.vhd                                                    ;             ;
; src/chargenrom.vhd                                                 ; yes             ; User VHDL File                               ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/chargenrom.vhd                                                 ;             ;
; src/VGA_S.vhd                                                      ; yes             ; User VHDL File                               ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/VGA_S.vhd                                                      ;             ;
; ram_char/IP/ram_char.vhd                                           ; yes             ; User Wizard-Generated File                   ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/ram_char/IP/ram_char.vhd                                           ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                      ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                        ;             ;
; db/altsyncram_ims3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/altsyncram_ims3.tdf                                             ;             ;
; ../ram_char/IP/output.mif                                          ; yes             ; Auto-Found Memory Initialization File        ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/ram_char/IP/output.mif                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                              ;             ;
; db/altsyncram_2224.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/altsyncram_2224.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                        ;             ;
; db/mux_qsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/mux_qsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                     ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                             ;             ;
; db/cntr_igi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/cntr_igi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_05j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/cntr_05j.tdf                                                    ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                         ; altera_sld  ;
; db/ip/sld6d6f338d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/ip/sld6d6f338d/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,148                    ;
;                                             ;                          ;
; Total combinational functions               ; 611                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 288                      ;
;     -- 3 input functions                    ; 163                      ;
;     -- <=2 input functions                  ; 160                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 527                      ;
;     -- arithmetic mode                      ; 84                       ;
;                                             ;                          ;
; Total registers                             ; 897                      ;
;     -- Dedicated logic registers            ; 897                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 7                        ;
; Total memory bits                           ; 3584                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 500                      ;
; Total fan-out                               ; 5382                     ;
; Average fan-out                             ; 3.40                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |VGA_S                                                                                                                                  ; 611 (3)             ; 897 (1)                   ; 3584        ; 0            ; 0       ; 0         ; 7    ; 0            ; |VGA_S                                                                                                                                                                                                                                                                                                                                            ; VGA_S                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 128 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 127 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 127 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 127 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 126 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 126 (87)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 422 (2)             ; 782 (88)                  ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 420 (0)             ; 694 (0)                   ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 420 (88)            ; 694 (248)                 ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 15 (0)              ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_qsc:auto_generated|                                                                                              ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_qsc:auto_generated                                                                                                                              ; mux_qsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_2224:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2224:auto_generated                                                                                                                                                 ; altsyncram_2224                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 50 (50)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 104 (1)             ; 236 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 88 (0)              ; 220 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 132 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 88 (0)              ; 88 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 15 (15)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 102 (9)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated                                                             ; cntr_igi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_05j:auto_generated|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated                                                                                      ; cntr_05j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 44 (44)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |vgaController:vgaController1|                                                                                                       ; 41 (41)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|vgaController:vgaController1                                                                                                                                                                                                                                                                                                               ; vgaController                     ; work         ;
;    |videoGen:videoGen1|                                                                                                                 ; 17 (6)              ; 3 (3)                     ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|videoGen:videoGen1                                                                                                                                                                                                                                                                                                                         ; videoGen                          ; work         ;
;       |chargenrom:chargenrom1|                                                                                                          ; 5 (5)               ; 0 (0)                     ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|videoGen:videoGen1|chargenrom:chargenrom1                                                                                                                                                                                                                                                                                                  ; chargenrom                        ; work         ;
;          |ram_char:ram_char1|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1                                                                                                                                                                                                                                                                               ; ram_char                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;                |altsyncram_ims3:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated                                                                                                                                                                                                                ; altsyncram_ims3                   ; work         ;
;       |rectgen:rectgen1|                                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_S|videoGen:videoGen1|rectgen:rectgen1                                                                                                                                                                                                                                                                                                        ; rectgen                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2224:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 44           ; 64           ; 44           ; 2816  ; None                      ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Single Port      ; 2048         ; 6            ; --           ; --           ; 12288 ; ../ram_char/IP/output.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                          ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                          ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                          ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                          ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                          ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |VGA_S|videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1                                                                                                                                                                                                        ; ram_char/IP/ram_char.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 897   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 63    ;
; Number of registers using Asynchronous Clear ; 316   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 397   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 9                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vgaController1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; HBP            ; 48    ; Signed Integer                                   ;
; HACTIVE        ; 640   ; Signed Integer                                   ;
; HFP            ; 16    ; Signed Integer                                   ;
; HSYN           ; 96    ; Signed Integer                                   ;
; HMAX           ; 800   ; Signed Integer                                   ;
; VBP            ; 32    ; Signed Integer                                   ;
; VACTIVE        ; 480   ; Signed Integer                                   ;
; VFP            ; 11    ; Signed Integer                                   ;
; VSYN           ; 2     ; Signed Integer                                   ;
; VMAX           ; 525   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                     ;
+------------------------------------+---------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                  ;
; WIDTH_A                            ; 6                         ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 11                        ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 2048                      ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0                    ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                  ;
; WIDTH_B                            ; 1                         ; Signed Integer                                                           ;
; WIDTHAD_B                          ; 1                         ; Signed Integer                                                           ;
; NUMWORDS_B                         ; 0                         ; Signed Integer                                                           ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                         ; Signed Integer                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                  ;
; INIT_FILE                          ; ../ram_char/IP/output.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                         ; Signed Integer                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                         ; Signed Integer                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ims3           ; Untyped                                                                  ;
+------------------------------------+---------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                             ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                    ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 44                                                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 44                                                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                        ; Untyped        ;
; sld_sample_depth                                ; 64                                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 64                                                                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                        ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                        ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                        ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 152                                                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 44                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                        ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                            ;
; Entity Instance                           ; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 6                                                                                            ;
;     -- NUMWORDS_A                         ; 2048                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 0                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen1|rectgen:rectgen1" ;
+--------------+-------+----------+-------------------------------+
; Port         ; Type  ; Severity ; Details                       ;
+--------------+-------+----------+-------------------------------+
; leftt[6..3]  ; Input ; Info     ; Stuck at VCC                  ;
; leftt[9..7]  ; Input ; Info     ; Stuck at GND                  ;
; leftt[2..0]  ; Input ; Info     ; Stuck at GND                  ;
; top[2..1]    ; Input ; Info     ; Stuck at VCC                  ;
; top[9..8]    ; Input ; Info     ; Stuck at GND                  ;
; top[6..5]    ; Input ; Info     ; Stuck at GND                  ;
; top[7]       ; Input ; Info     ; Stuck at VCC                  ;
; top[4]       ; Input ; Info     ; Stuck at VCC                  ;
; top[3]       ; Input ; Info     ; Stuck at GND                  ;
; top[0]       ; Input ; Info     ; Stuck at GND                  ;
; rightt[7..6] ; Input ; Info     ; Stuck at VCC                  ;
; rightt[9..8] ; Input ; Info     ; Stuck at GND                  ;
; rightt[5..4] ; Input ; Info     ; Stuck at GND                  ;
; rightt[2..0] ; Input ; Info     ; Stuck at GND                  ;
; rightt[3]    ; Input ; Info     ; Stuck at VCC                  ;
; bot[7..5]    ; Input ; Info     ; Stuck at VCC                  ;
; bot[2..1]    ; Input ; Info     ; Stuck at VCC                  ;
; bot[9..8]    ; Input ; Info     ; Stuck at GND                  ;
; bot[4..3]    ; Input ; Info     ; Stuck at GND                  ;
; bot[0]       ; Input ; Info     ; Stuck at GND                  ;
+--------------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                                   ;
; wren ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen1|chargenrom:chargenrom1" ;
+-------+-------+----------+--------------------------------------------+
; Port  ; Type  ; Severity ; Details                                    ;
+-------+-------+----------+--------------------------------------------+
; ch[7] ; Input ; Info     ; Stuck at GND                               ;
; ch[6] ; Input ; Info     ; Stuck at VCC                               ;
; ch[5] ; Input ; Info     ; Stuck at GND                               ;
+-------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen1"                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; r[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vgaController:vgaController1"                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; sync_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blank_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 44                  ; 44               ; 64           ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 46                          ;
; cycloneiii_ff         ; 24                          ;
;     CLR               ; 10                          ;
;     ENA CLR           ; 10                          ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 61                          ;
;     arith             ; 18                          ;
;         2 data inputs ; 18                          ;
;     normal            ; 43                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 22                          ;
; cycloneiii_ram_block  ; 6                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                  ; Details ;
+--------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+
; b                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|b[0]                                                                                                            ; N/A     ;
; b                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|b[0]                                                                                                            ; N/A     ;
; clk50_in                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk50_in                                                                                                                           ; N/A     ;
; g                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|g[0]                                                                                                            ; N/A     ;
; g                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|g[0]                                                                                                            ; N/A     ;
; hsync                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|hsync~1_wirecell                                                                                      ; N/A     ;
; hsync                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|hsync~1_wirecell                                                                                      ; N/A     ;
; r                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|r[0]                                                                                                            ; N/A     ;
; r                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|r[0]                                                                                                            ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ch[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[0]~_wirecell                                                                                    ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ch[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[0]~_wirecell                                                                                    ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ch[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|Add0~0                                                                                                          ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ch[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|Add0~0                                                                                                          ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ch[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|Add0~1                                                                                                          ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ch[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|Add0~1                                                                                                          ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ch[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|Add0~2                                                                                                          ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ch[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|Add0~2                                                                                                          ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ch[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|Add0~3                                                                                                          ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ch[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|Add0~3                                                                                                          ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ch[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ch[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ch[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ch[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ch[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ch[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|pixell                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|chargenrom:chargenrom1|Mux0~6                                                                                   ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|pixell                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|chargenrom:chargenrom1|Mux0~6                                                                                   ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[0]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[0]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[1]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[1]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[2]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[2]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[0]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[0]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[1]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[1]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[2]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[2]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[3]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[3]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|address[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|q[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|q_a[0] ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|q[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|q_a[0] ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|q[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|q_a[1] ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|q[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|q_a[1] ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|q[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|q_a[2] ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|q[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|q_a[2] ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|q[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|q_a[3] ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|q[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|q_a[3] ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|q[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|q_a[4] ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|q[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|q_a[4] ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|q[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|q_a[5] ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|q[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|q_a[5] ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|wren        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|wren        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|xoff[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|hcnt1[0]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|xoff[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|hcnt1[0]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|xoff[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|hcnt1[1]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|xoff[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|hcnt1[1]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|xoff[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|hcnt1[2]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|xoff[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|hcnt1[2]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|yoff[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[0]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|yoff[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[0]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|yoff[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[1]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|yoff[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[1]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|yoff[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[2]                                                                                              ; N/A     ;
; videoGen:videoGen1|chargenrom:chargenrom1|yoff[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vcnt1[2]                                                                                              ; N/A     ;
; vsync                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vsync~1_wirecell                                                                                      ; N/A     ;
; vsync                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vgaController:vgaController1|vsync~1_wirecell                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
+--------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Oct 12 10:25:48 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_S -c VGA_S
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file src/rectgen.vhdl is missing
Info (12021): Found 2 design units, including 1 entities, in source file src/vgacontroller.vhd
    Info (12022): Found design unit 1: vgaController-rtl File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/vgaController.vhd Line: 36
    Info (12023): Found entity 1: vgaController File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/vgaController.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/videogen.vhd
    Info (12022): Found design unit 1: videoGen-rtl File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/videoGen.vhd Line: 18
    Info (12023): Found entity 1: videoGen File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/videoGen.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/rectgen.vhd
    Info (12022): Found design unit 1: rectgen-rtl File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/rectgen.vhd Line: 21
    Info (12023): Found entity 1: rectgen File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/rectgen.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/chargenrom.vhd
    Info (12022): Found design unit 1: chargenrom-rtl File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/chargenrom.vhd Line: 20
    Info (12023): Found entity 1: chargenrom File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/chargenrom.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/vga_s.vhd
    Info (12022): Found design unit 1: VGA_S-rtl File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/VGA_S.vhd Line: 18
    Info (12023): Found entity 1: VGA_S File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/VGA_S.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ram_char/ip/ram_char.vhd
    Info (12022): Found design unit 1: ram_char-SYN File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/ram_char/IP/ram_char.vhd Line: 55
    Info (12023): Found entity 1: ram_char File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/ram_char/IP/ram_char.vhd Line: 43
Warning (12019): Can't analyze file -- file F:/videoGen.vhd is missing
Warning (12019): Can't analyze file -- file F:/VGA_S.vhd is missing
Warning (12019): Can't analyze file -- file F:/rectgen.vhd is missing
Warning (12019): Can't analyze file -- file F:/chargenrom.vhd is missing
Info (12127): Elaborating entity "VGA_S" for the top level hierarchy
Critical Warning (10920): VHDL Incomplete Partial Association warning at VGA_S.vhd(89): port or argument "r" has 7/8 unassociated elements File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/VGA_S.vhd Line: 89
Critical Warning (10920): VHDL Incomplete Partial Association warning at VGA_S.vhd(89): port or argument "g" has 7/8 unassociated elements File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/VGA_S.vhd Line: 89
Critical Warning (10920): VHDL Incomplete Partial Association warning at VGA_S.vhd(89): port or argument "b" has 7/8 unassociated elements File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/VGA_S.vhd Line: 89
Info (12128): Elaborating entity "vgaController" for hierarchy "vgaController:vgaController1" File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/VGA_S.vhd Line: 74
Warning (10492): VHDL Process Statement warning at vgaController.vhd(77): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/vgaController.vhd Line: 77
Info (12128): Elaborating entity "videoGen" for hierarchy "videoGen:videoGen1" File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/VGA_S.vhd Line: 89
Info (12128): Elaborating entity "chargenrom" for hierarchy "videoGen:videoGen1|chargenrom:chargenrom1" File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/videoGen.vhd Line: 56
Warning (10036): Verilog HDL or VHDL warning at chargenrom.vhd(50): object "yoffch" assigned a value but never read File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/chargenrom.vhd Line: 50
Warning (10036): Verilog HDL or VHDL warning at chargenrom.vhd(53): object "y" assigned a value but never read File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/chargenrom.vhd Line: 53
Info (12128): Elaborating entity "ram_char" for hierarchy "videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1" File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/chargenrom.vhd Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component" File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/ram_char/IP/ram_char.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component" File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/ram_char/IP/ram_char.vhd Line: 62
Info (12133): Instantiated megafunction "videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component" with the following parameter: File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/ram_char/IP/ram_char.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../ram_char/IP/output.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ims3.tdf
    Info (12023): Found entity 1: altsyncram_ims3 File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/altsyncram_ims3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ims3" for hierarchy "videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rectgen" for hierarchy "videoGen:videoGen1|rectgen:rectgen1" File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/src/videoGen.vhd Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2224.tdf
    Info (12023): Found entity 1: altsyncram_2224 File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/altsyncram_2224.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf
    Info (12023): Found entity 1: mux_qsc File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/mux_qsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/cntr_igi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_05j.tdf
    Info (12023): Found entity 1: cntr_05j File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/cntr_05j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/cntr_cgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.10.12.10:26:12 Progress: Loading sld6d6f338d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6d6f338d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/ip/sld6d6f338d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17036): Removed 4 MSB VCC or GND address nodes from RAM block "videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|ALTSYNCRAM" File: C:/Sajede_Hexosys/My Design/VGA_S/VGA_S/db/altsyncram_ims3.tdf Line: 32
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 121 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1232 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 1170 logic cells
    Info (21064): Implemented 50 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Wed Oct 12 10:26:23 2022
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:58


