{"top":"global.global_DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "commonlib_LinebufferMem_U5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["valid","Bit"],
          ["wdata",["Array",16,"BitIn"]],
          ["wen","BitIn"]
        ]],
        "instances":{
          "add_r":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",4]}
          },
          "add_w":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",4]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h1"]}
          },
          "mantle_reg_U6_0_inst0":{
            "modref":"global.mantle_reg_U6_0"
          },
          "mantle_reg_U6_0_inst1":{
            "modref":"global.mantle_reg_U6_0"
          },
          "max_const":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'ha"]}
          },
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",10], "has_init":["Bool",false], "sync_read":["Bool",false], "width":["Int",16]}
          },
          "raddr_eq":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "raddr_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",4]}
          },
          "veq":{
            "genref":"coreir.neq",
            "genargs":{"width":["Int",4]}
          },
          "waddr_eq":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "waddr_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",4]}
          },
          "zero_const":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h0"]}
          }
        },
        "connections":[
          ["mantle_reg_U6_0_inst0.O","add_r.in0"],
          ["c1.out","add_r.in1"],
          ["raddr_eq.in0","add_r.out"],
          ["raddr_mux.in0","add_r.out"],
          ["mantle_reg_U6_0_inst1.O","add_w.in0"],
          ["c1.out","add_w.in1"],
          ["waddr_eq.in0","add_w.out"],
          ["waddr_mux.in0","add_w.out"],
          ["raddr_mux.out","mantle_reg_U6_0_inst0.I"],
          ["mem.raddr","mantle_reg_U6_0_inst0.O"],
          ["veq.in0","mantle_reg_U6_0_inst0.O"],
          ["self.clk","mantle_reg_U6_0_inst0.clk"],
          ["self.wen","mantle_reg_U6_0_inst0.en"],
          ["waddr_mux.out","mantle_reg_U6_0_inst1.I"],
          ["mem.waddr","mantle_reg_U6_0_inst1.O"],
          ["veq.in1","mantle_reg_U6_0_inst1.O"],
          ["self.clk","mantle_reg_U6_0_inst1.clk"],
          ["self.wen","mantle_reg_U6_0_inst1.en"],
          ["raddr_eq.in1","max_const.out"],
          ["waddr_eq.in1","max_const.out"],
          ["self.clk","mem.clk"],
          ["self.rdata","mem.rdata"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["raddr_mux.sel","raddr_eq.out"],
          ["zero_const.out","raddr_mux.in1"],
          ["veq.out","self.valid"],
          ["waddr_mux.sel","waddr_eq.out"],
          ["zero_const.out","waddr_mux.in1"]
        ]
      },
      "commonlib_Linebuffer_U3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["I",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["O",["Array",2,["Array",1,["Array",16,"Bit"]]]]
        ]],
        "instances":{
          "commonlib_LinebufferMem_U5_inst0":{
            "modref":"global.commonlib_LinebufferMem_U5"
          },
          "mem_1_valid_term":{
            "modref":"corebit.term"
          }
        },
        "connections":[
          ["self.clk","commonlib_LinebufferMem_U5_inst0.clk"],
          ["self.O.0.0","commonlib_LinebufferMem_U5_inst0.rdata"],
          ["mem_1_valid_term.in","commonlib_LinebufferMem_U5_inst0.valid"],
          ["self.I","commonlib_LinebufferMem_U5_inst0.wdata"],
          ["self.wen","commonlib_LinebufferMem_U5_inst0.wen"],
          ["self.O.1.0","self.I"]
        ]
      },
      "global_DesignTop":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["I",["Array",1,["Array",16,"BitIn"]]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_335_339_340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_335_343_344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "commonlib_Linebuffer_U3_inst0":{
            "modref":"global.commonlib_Linebuffer_U3"
          },
          "const0__334":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const7__338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "const7__338__ds__1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "lb_p4_clamped_stencil_update_stream_wen":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "mantle_wire_U0_inst0":{
            "modref":"global.mantle_wire_U0"
          },
          "mantle_wire_U0_inst1":{
            "modref":"global.mantle_wire_U0"
          },
          "mul_337_338_339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_342_338_343":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["const0__334.out","add_335_339_340.in0"],
          ["mul_337_338_339.out","add_335_339_340.in1"],
          ["add_335_343_344.in0","add_335_339_340.out"],
          ["mul_342_338_343.out","add_335_343_344.in1"],
          ["self.O","add_335_343_344.out"],
          ["self.I.0","commonlib_Linebuffer_U3_inst0.I"],
          ["mantle_wire_U0_inst0.I","commonlib_Linebuffer_U3_inst0.O.0.0"],
          ["mantle_wire_U0_inst1.I","commonlib_Linebuffer_U3_inst0.O.1.0"],
          ["self.clk","commonlib_Linebuffer_U3_inst0.clk"],
          ["lb_p4_clamped_stencil_update_stream_wen.out","commonlib_Linebuffer_U3_inst0.wen"],
          ["mul_337_338_339.in1","const7__338.out"],
          ["mul_342_338_343.in1","const7__338__ds__1.out"],
          ["mul_337_338_339.in0","mantle_wire_U0_inst0.O"],
          ["mul_342_338_343.in0","mantle_wire_U0_inst1.O"]
        ]
      },
      "mantle_reg_U6_0":{
        "type":["Record",[
          ["I",["Array",4,"BitIn"]],
          ["clk",["Named","coreir.clkIn"]],
          ["O",["Array",4,"Bit"]],
          ["en","BitIn"]
        ]],
        "instances":{
          "enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",4]}
          },
          "reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",4]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",4],"4'h0"]}
          }
        },
        "connections":[
          ["reg0.out","enMux.in0"],
          ["self.I","enMux.in1"],
          ["reg0.in","enMux.out"],
          ["self.en","enMux.sel"],
          ["self.clk","reg0.clk"],
          ["self.O","reg0.out"]
        ]
      },
      "mantle_wire_U0":{
        "type":["Record",[
          ["I",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.O","self.I"]
        ]
      }
    }
  }
}
}
