Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Mar  6 20:53:41 2025
| Host         : LAPTOP-MT7GT99J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    6           
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: c4/COUNT_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c5/out100_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.134        0.000                      0                  131        0.166        0.000                      0                  131        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.134        0.000                      0                  131        0.166        0.000                      0                  131        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 c0/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/time_val_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 1.614ns (23.274%)  route 5.321ns (76.726%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.571     5.092    c0/CLK
    SLICE_X54Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.478     5.570 f  c0/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=8, routed)           0.899     6.470    c0/state_reg[3]
    SLICE_X55Y4          LUT4 (Prop_lut4_I3_O)        0.323     6.793 f  c0/time_val[13]_i_6/O
                         net (fo=12, routed)          1.981     8.774    c1/u2
    SLICE_X65Y2          LUT5 (Prop_lut5_I4_O)        0.362     9.136 r  c1/time_val[2]_i_4/O
                         net (fo=9, routed)           1.874    11.010    c6/time_val_reg[0]_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I0_O)        0.327    11.337 r  c6/time_val[9]_i_2/O
                         net (fo=1, routed)           0.566    11.903    c6/time_val[9]_i_2_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I5_O)        0.124    12.027 r  c6/time_val[9]_i_1/O
                         net (fo=1, routed)           0.000    12.027    c6/time_val[9]_i_1_n_0
    SLICE_X60Y6          FDRE                                         r  c6/time_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.518    14.859    c6/CLK
    SLICE_X60Y6          FDRE                                         r  c6/time_val_reg[9]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y6          FDRE (Setup_fdre_C_D)        0.077    15.161    c6/time_val_reg[9]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -12.027    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 c0/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/time_val_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 1.969ns (30.501%)  route 4.486ns (69.499%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.571     5.092    c0/CLK
    SLICE_X54Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.478     5.570 r  c0/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=8, routed)           0.899     6.470    c0/state_reg[3]
    SLICE_X55Y4          LUT4 (Prop_lut4_I3_O)        0.323     6.793 r  c0/time_val[13]_i_6/O
                         net (fo=12, routed)          0.852     7.644    c2/u2
    SLICE_X59Y2          LUT6 (Prop_lut6_I0_O)        0.332     7.976 r  c2/time_val[3]_i_9/O
                         net (fo=2, routed)           0.598     8.574    c3/time_val_reg[3]
    SLICE_X60Y1          LUT5 (Prop_lut5_I0_O)        0.153     8.727 r  c3/time_val[13]_i_10/O
                         net (fo=7, routed)           0.673     9.399    c3/FSM_sequential_state_reg_reg[3]_1
    SLICE_X61Y2          LUT2 (Prop_lut2_I0_O)        0.357     9.756 r  c3/time_val[13]_i_3/O
                         net (fo=1, routed)           0.636    10.393    c6/time_val_reg[0]_3
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326    10.719 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.829    11.548    c6/time_val_0
    SLICE_X62Y2          FDRE                                         r  c6/time_val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.520    14.861    c6/CLK
    SLICE_X62Y2          FDRE                                         r  c6/time_val_reg[0]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y2          FDRE (Setup_fdre_C_CE)      -0.205    14.881    c6/time_val_reg[0]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -11.548    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 c0/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/time_val_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 1.969ns (30.501%)  route 4.486ns (69.499%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.571     5.092    c0/CLK
    SLICE_X54Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.478     5.570 r  c0/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=8, routed)           0.899     6.470    c0/state_reg[3]
    SLICE_X55Y4          LUT4 (Prop_lut4_I3_O)        0.323     6.793 r  c0/time_val[13]_i_6/O
                         net (fo=12, routed)          0.852     7.644    c2/u2
    SLICE_X59Y2          LUT6 (Prop_lut6_I0_O)        0.332     7.976 r  c2/time_val[3]_i_9/O
                         net (fo=2, routed)           0.598     8.574    c3/time_val_reg[3]
    SLICE_X60Y1          LUT5 (Prop_lut5_I0_O)        0.153     8.727 r  c3/time_val[13]_i_10/O
                         net (fo=7, routed)           0.673     9.399    c3/FSM_sequential_state_reg_reg[3]_1
    SLICE_X61Y2          LUT2 (Prop_lut2_I0_O)        0.357     9.756 r  c3/time_val[13]_i_3/O
                         net (fo=1, routed)           0.636    10.393    c6/time_val_reg[0]_3
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326    10.719 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.829    11.548    c6/time_val_0
    SLICE_X62Y2          FDRE                                         r  c6/time_val_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.520    14.861    c6/CLK
    SLICE_X62Y2          FDRE                                         r  c6/time_val_reg[1]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y2          FDRE (Setup_fdre_C_CE)      -0.205    14.881    c6/time_val_reg[1]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -11.548    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 c0/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/time_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 1.738ns (26.273%)  route 4.877ns (73.727%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.571     5.092    c0/CLK
    SLICE_X54Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.478     5.570 f  c0/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=8, routed)           0.899     6.470    c0/state_reg[3]
    SLICE_X55Y4          LUT4 (Prop_lut4_I3_O)        0.323     6.793 f  c0/time_val[13]_i_6/O
                         net (fo=12, routed)          1.981     8.774    c1/u2
    SLICE_X65Y2          LUT5 (Prop_lut5_I4_O)        0.362     9.136 r  c1/time_val[2]_i_4/O
                         net (fo=9, routed)           1.032    10.168    c6/time_val_reg[0]_0
    SLICE_X58Y3          LUT5 (Prop_lut5_I2_O)        0.327    10.495 r  c6/time_val[13]_i_8/O
                         net (fo=7, routed)           0.647    11.143    c3/time_val_reg[1]
    SLICE_X61Y2          LUT3 (Prop_lut3_I2_O)        0.124    11.267 r  c3/time_val[3]_i_4/O
                         net (fo=2, routed)           0.317    11.583    c6/time_val_reg[1]_2
    SLICE_X62Y2          LUT5 (Prop_lut5_I2_O)        0.124    11.707 r  c6/time_val[1]_i_1/O
                         net (fo=1, routed)           0.000    11.707    c6/time_val[1]_i_1_n_0
    SLICE_X62Y2          FDRE                                         r  c6/time_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.520    14.861    c6/CLK
    SLICE_X62Y2          FDRE                                         r  c6/time_val_reg[1]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y2          FDRE (Setup_fdre_C_D)        0.031    15.117    c6/time_val_reg[1]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.707    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 c0/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/time_val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 1.738ns (26.437%)  route 4.836ns (73.563%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.571     5.092    c0/CLK
    SLICE_X54Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.478     5.570 f  c0/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=8, routed)           0.899     6.470    c0/state_reg[3]
    SLICE_X55Y4          LUT4 (Prop_lut4_I3_O)        0.323     6.793 f  c0/time_val[13]_i_6/O
                         net (fo=12, routed)          1.981     8.774    c1/u2
    SLICE_X65Y2          LUT5 (Prop_lut5_I4_O)        0.362     9.136 r  c1/time_val[2]_i_4/O
                         net (fo=9, routed)           1.032    10.168    c6/time_val_reg[0]_0
    SLICE_X58Y3          LUT5 (Prop_lut5_I2_O)        0.327    10.495 r  c6/time_val[13]_i_8/O
                         net (fo=7, routed)           0.647    11.143    c3/time_val_reg[1]
    SLICE_X61Y2          LUT3 (Prop_lut3_I2_O)        0.124    11.267 r  c3/time_val[3]_i_4/O
                         net (fo=2, routed)           0.276    11.542    c6/time_val_reg[1]_2
    SLICE_X61Y2          LUT5 (Prop_lut5_I2_O)        0.124    11.666 r  c6/time_val[3]_i_1/O
                         net (fo=1, routed)           0.000    11.666    c6/time_val[3]_i_1_n_0
    SLICE_X61Y2          FDRE                                         r  c6/time_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519    14.860    c6/CLK
    SLICE_X61Y2          FDRE                                         r  c6/time_val_reg[3]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X61Y2          FDRE (Setup_fdre_C_D)        0.031    15.116    c6/time_val_reg[3]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 c0/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/time_val_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 1.969ns (31.276%)  route 4.327ns (68.724%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.571     5.092    c0/CLK
    SLICE_X54Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.478     5.570 r  c0/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=8, routed)           0.899     6.470    c0/state_reg[3]
    SLICE_X55Y4          LUT4 (Prop_lut4_I3_O)        0.323     6.793 r  c0/time_val[13]_i_6/O
                         net (fo=12, routed)          0.852     7.644    c2/u2
    SLICE_X59Y2          LUT6 (Prop_lut6_I0_O)        0.332     7.976 r  c2/time_val[3]_i_9/O
                         net (fo=2, routed)           0.598     8.574    c3/time_val_reg[3]
    SLICE_X60Y1          LUT5 (Prop_lut5_I0_O)        0.153     8.727 r  c3/time_val[13]_i_10/O
                         net (fo=7, routed)           0.673     9.399    c3/FSM_sequential_state_reg_reg[3]_1
    SLICE_X61Y2          LUT2 (Prop_lut2_I0_O)        0.357     9.756 r  c3/time_val[13]_i_3/O
                         net (fo=1, routed)           0.636    10.393    c6/time_val_reg[0]_3
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326    10.719 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.669    11.388    c6/time_val_0
    SLICE_X62Y3          FDRE                                         r  c6/time_val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519    14.860    c6/CLK
    SLICE_X62Y3          FDRE                                         r  c6/time_val_reg[2]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y3          FDRE (Setup_fdre_C_CE)      -0.205    14.880    c6/time_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                  3.492    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 c0/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/time_val_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 1.969ns (31.276%)  route 4.327ns (68.724%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.571     5.092    c0/CLK
    SLICE_X54Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.478     5.570 r  c0/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=8, routed)           0.899     6.470    c0/state_reg[3]
    SLICE_X55Y4          LUT4 (Prop_lut4_I3_O)        0.323     6.793 r  c0/time_val[13]_i_6/O
                         net (fo=12, routed)          0.852     7.644    c2/u2
    SLICE_X59Y2          LUT6 (Prop_lut6_I0_O)        0.332     7.976 r  c2/time_val[3]_i_9/O
                         net (fo=2, routed)           0.598     8.574    c3/time_val_reg[3]
    SLICE_X60Y1          LUT5 (Prop_lut5_I0_O)        0.153     8.727 r  c3/time_val[13]_i_10/O
                         net (fo=7, routed)           0.673     9.399    c3/FSM_sequential_state_reg_reg[3]_1
    SLICE_X61Y2          LUT2 (Prop_lut2_I0_O)        0.357     9.756 r  c3/time_val[13]_i_3/O
                         net (fo=1, routed)           0.636    10.393    c6/time_val_reg[0]_3
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326    10.719 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.669    11.388    c6/time_val_0
    SLICE_X62Y3          FDRE                                         r  c6/time_val_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519    14.860    c6/CLK
    SLICE_X62Y3          FDRE                                         r  c6/time_val_reg[6]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y3          FDRE (Setup_fdre_C_CE)      -0.205    14.880    c6/time_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                  3.492    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 c0/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/time_val_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 1.969ns (31.276%)  route 4.327ns (68.724%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.571     5.092    c0/CLK
    SLICE_X54Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.478     5.570 r  c0/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=8, routed)           0.899     6.470    c0/state_reg[3]
    SLICE_X55Y4          LUT4 (Prop_lut4_I3_O)        0.323     6.793 r  c0/time_val[13]_i_6/O
                         net (fo=12, routed)          0.852     7.644    c2/u2
    SLICE_X59Y2          LUT6 (Prop_lut6_I0_O)        0.332     7.976 r  c2/time_val[3]_i_9/O
                         net (fo=2, routed)           0.598     8.574    c3/time_val_reg[3]
    SLICE_X60Y1          LUT5 (Prop_lut5_I0_O)        0.153     8.727 r  c3/time_val[13]_i_10/O
                         net (fo=7, routed)           0.673     9.399    c3/FSM_sequential_state_reg_reg[3]_1
    SLICE_X61Y2          LUT2 (Prop_lut2_I0_O)        0.357     9.756 r  c3/time_val[13]_i_3/O
                         net (fo=1, routed)           0.636    10.393    c6/time_val_reg[0]_3
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326    10.719 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.669    11.388    c6/time_val_0
    SLICE_X62Y3          FDRE                                         r  c6/time_val_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519    14.860    c6/CLK
    SLICE_X62Y3          FDRE                                         r  c6/time_val_reg[7]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y3          FDRE (Setup_fdre_C_CE)      -0.205    14.880    c6/time_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                  3.492    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 c0/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/time_val_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 1.969ns (31.315%)  route 4.319ns (68.685%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.571     5.092    c0/CLK
    SLICE_X54Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.478     5.570 r  c0/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=8, routed)           0.899     6.470    c0/state_reg[3]
    SLICE_X55Y4          LUT4 (Prop_lut4_I3_O)        0.323     6.793 r  c0/time_val[13]_i_6/O
                         net (fo=12, routed)          0.852     7.644    c2/u2
    SLICE_X59Y2          LUT6 (Prop_lut6_I0_O)        0.332     7.976 r  c2/time_val[3]_i_9/O
                         net (fo=2, routed)           0.598     8.574    c3/time_val_reg[3]
    SLICE_X60Y1          LUT5 (Prop_lut5_I0_O)        0.153     8.727 r  c3/time_val[13]_i_10/O
                         net (fo=7, routed)           0.673     9.399    c3/FSM_sequential_state_reg_reg[3]_1
    SLICE_X61Y2          LUT2 (Prop_lut2_I0_O)        0.357     9.756 r  c3/time_val[13]_i_3/O
                         net (fo=1, routed)           0.636    10.393    c6/time_val_reg[0]_3
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326    10.719 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.661    11.380    c6/time_val_0
    SLICE_X61Y2          FDRE                                         r  c6/time_val_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519    14.860    c6/CLK
    SLICE_X61Y2          FDRE                                         r  c6/time_val_reg[3]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X61Y2          FDRE (Setup_fdre_C_CE)      -0.205    14.880    c6/time_val_reg[3]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 c0/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/time_val_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 1.969ns (31.315%)  route 4.319ns (68.685%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.571     5.092    c0/CLK
    SLICE_X54Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.478     5.570 r  c0/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=8, routed)           0.899     6.470    c0/state_reg[3]
    SLICE_X55Y4          LUT4 (Prop_lut4_I3_O)        0.323     6.793 r  c0/time_val[13]_i_6/O
                         net (fo=12, routed)          0.852     7.644    c2/u2
    SLICE_X59Y2          LUT6 (Prop_lut6_I0_O)        0.332     7.976 r  c2/time_val[3]_i_9/O
                         net (fo=2, routed)           0.598     8.574    c3/time_val_reg[3]
    SLICE_X60Y1          LUT5 (Prop_lut5_I0_O)        0.153     8.727 r  c3/time_val[13]_i_10/O
                         net (fo=7, routed)           0.673     9.399    c3/FSM_sequential_state_reg_reg[3]_1
    SLICE_X61Y2          LUT2 (Prop_lut2_I0_O)        0.357     9.756 r  c3/time_val[13]_i_3/O
                         net (fo=1, routed)           0.636    10.393    c6/time_val_reg[0]_3
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326    10.719 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.661    11.380    c6/time_val_0
    SLICE_X61Y2          FDRE                                         r  c6/time_val_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519    14.860    c6/CLK
    SLICE_X61Y2          FDRE                                         r  c6/time_val_reg[5]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X61Y2          FDRE (Setup_fdre_C_CE)      -0.205    14.880    c6/time_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                  3.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 c0/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/FSM_sequential_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.566     1.449    c0/CLK
    SLICE_X55Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  c0/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=8, routed)           0.121     1.712    c0/state_reg[0]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.048     1.760 r  c0/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.760    c0/state_next__0[3]
    SLICE_X54Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.837     1.964    c0/CLK
    SLICE_X54Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[3]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X54Y4          FDRE (Hold_fdre_C_D)         0.131     1.593    c0/FSM_sequential_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 c0/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.566     1.449    c0/CLK
    SLICE_X55Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  c0/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=8, routed)           0.121     1.712    c0/state_reg[0]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.045     1.757 r  c0/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.757    c0/state_next__0[2]
    SLICE_X54Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.837     1.964    c0/CLK
    SLICE_X54Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X54Y4          FDRE (Hold_fdre_C_D)         0.120     1.582    c0/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 c0/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.212ns (62.664%)  route 0.126ns (37.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.566     1.449    c0/CLK
    SLICE_X54Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 f  c0/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=8, routed)           0.126     1.739    c0/state_reg[2]
    SLICE_X55Y4          LUT5 (Prop_lut5_I2_O)        0.048     1.787 r  c0/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.787    c0/state_next__0[1]
    SLICE_X55Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.837     1.964    c0/CLK
    SLICE_X55Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X55Y4          FDRE (Hold_fdre_C_D)         0.107     1.569    c0/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 c0/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.330%)  route 0.126ns (37.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.566     1.449    c0/CLK
    SLICE_X54Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 f  c0/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=8, routed)           0.126     1.739    c0/state_reg[2]
    SLICE_X55Y4          LUT5 (Prop_lut5_I3_O)        0.045     1.784 r  c0/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    c0/state_next__0[0]
    SLICE_X55Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.837     1.964    c0/CLK
    SLICE_X55Y4          FDRE                                         r  c0/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X55Y4          FDRE (Hold_fdre_C_D)         0.091     1.553    c0/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 c3/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.595     1.478    c3/CLK
    SLICE_X60Y1          FDRE                                         r  c3/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y1          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  c3/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=7, routed)           0.175     1.817    c3/state_reg[0]
    SLICE_X60Y1          LUT5 (Prop_lut5_I3_O)        0.043     1.860 r  c3/FSM_sequential_state_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.860    c3/state_next__0[1]
    SLICE_X60Y1          FDRE                                         r  c3/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.865     1.992    c3/CLK
    SLICE_X60Y1          FDRE                                         r  c3/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X60Y1          FDRE (Hold_fdre_C_D)         0.131     1.609    c3/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 c4/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c4/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.589     1.472    c4/CLK
    SLICE_X60Y16         FDRE                                         r  c4/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  c4/COUNT_reg[14]/Q
                         net (fo=1, routed)           0.114     1.751    c4/COUNT_reg_n_0_[14]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  c4/COUNT_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.861    c4/COUNT_reg[12]_i_1__0_n_5
    SLICE_X60Y16         FDRE                                         r  c4/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.857     1.984    c4/CLK
    SLICE_X60Y16         FDRE                                         r  c4/COUNT_reg[14]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.134     1.606    c4/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 c4/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c4/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.590     1.473    c4/CLK
    SLICE_X60Y13         FDRE                                         r  c4/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  c4/COUNT_reg[2]/Q
                         net (fo=1, routed)           0.114     1.752    c4/COUNT_reg_n_0_[2]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  c4/COUNT_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    c4/COUNT_reg[0]_i_1_n_5
    SLICE_X60Y13         FDRE                                         r  c4/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.859     1.986    c4/CLK
    SLICE_X60Y13         FDRE                                         r  c4/COUNT_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y13         FDRE (Hold_fdre_C_D)         0.134     1.607    c4/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 c5/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.489%)  route 0.120ns (30.511%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.596     1.479    c5/CLK
    SLICE_X64Y0          FDRE                                         r  c5/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  c5/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.120     1.763    c5/COUNT_reg[2]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  c5/COUNT_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.873    c5/COUNT_reg[0]_i_2_n_5
    SLICE_X64Y0          FDRE                                         r  c5/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.867     1.994    c5/CLK
    SLICE_X64Y0          FDRE                                         r  c5/COUNT_reg[2]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X64Y0          FDRE (Hold_fdre_C_D)         0.134     1.613    c5/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 c5/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.275ns (69.566%)  route 0.120ns (30.434%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.596     1.479    c5/CLK
    SLICE_X64Y0          FDRE                                         r  c5/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  c5/COUNT_reg[1]/Q
                         net (fo=2, routed)           0.120     1.763    c5/COUNT_reg[1]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.874 r  c5/COUNT_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.874    c5/COUNT_reg[0]_i_2_n_6
    SLICE_X64Y0          FDRE                                         r  c5/COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.867     1.994    c5/CLK
    SLICE_X64Y0          FDRE                                         r  c5/COUNT_reg[1]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X64Y0          FDRE (Hold_fdre_C_D)         0.134     1.613    c5/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 c3/count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/count_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.595     1.478    c3/CLK
    SLICE_X61Y1          FDRE                                         r  c3/count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.141     1.619 f  c3/count_reg/Q
                         net (fo=2, routed)           0.167     1.786    c3/count_reg_n_0
    SLICE_X61Y1          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  c3/count_i_1__2/O
                         net (fo=1, routed)           0.000     1.831    c3/count_i_1__2_n_0
    SLICE_X61Y1          FDRE                                         r  c3/count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.865     1.992    c3/CLK
    SLICE_X61Y1          FDRE                                         r  c3/count_reg/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y1          FDRE (Hold_fdre_C_D)         0.091     1.569    c3/count_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y4    c0/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y4    c0/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y4    c0/FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y4    c0/FSM_sequential_state_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y4    c0/count_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y2    c1/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y2    c1/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y2    c1/FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y2    c1/FSM_sequential_state_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y4    c0/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y4    c0/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y4    c0/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y4    c0/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y4    c0/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y4    c0/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y4    c0/FSM_sequential_state_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y4    c0/FSM_sequential_state_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y4    c0/count_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y4    c0/count_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y4    c0/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y4    c0/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y4    c0/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y4    c0/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y4    c0/FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y4    c0/FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y4    c0/FSM_sequential_state_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y4    c0/FSM_sequential_state_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y4    c0/count_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y4    c0/count_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.334ns  (logic 4.934ns (37.006%)  route 8.400ns (62.994%))
  Logic Levels:           8  (FDRE=1 LUT4=2 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[0]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  c6/count_reg[0]/Q
                         net (fo=8, routed)           1.316     1.772    c6/count_reg_n_0_[0]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     1.896 r  c6/sseg_OBUF[6]_inst_i_11/O
                         net (fo=36, routed)          1.603     3.499    c6/sseg_OBUF[6]_inst_i_11_n_0
    SLICE_X59Y12         LUT5 (Prop_lut5_I4_O)        0.152     3.651 r  c6/sseg_OBUF[5]_inst_i_14/O
                         net (fo=6, routed)           1.096     4.748    c6/seg3__7[1]
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.326     5.074 r  c6/sseg_OBUF[1]_inst_i_14/O
                         net (fo=1, routed)           0.818     5.892    c7/sseg_OBUF[1]_inst_i_4
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.124     6.016 r  c7/sseg_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.809     6.825    c6/sseg_OBUF[1]_inst_i_1_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.949 r  c6/sseg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.938     7.887    c6/sseg_OBUF[1]_inst_i_4_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I3_O)        0.124     8.011 r  c6/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.819     9.830    sseg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.334 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.334    sseg[1]
    V5                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.957ns  (logic 4.823ns (37.222%)  route 8.134ns (62.778%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[0]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  c6/count_reg[0]/Q
                         net (fo=8, routed)           1.316     1.772    c6/count_reg_n_0_[0]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     1.896 f  c6/sseg_OBUF[6]_inst_i_11/O
                         net (fo=36, routed)          1.787     3.683    c6/sseg_OBUF[6]_inst_i_11_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.807 f  c6/sseg_OBUF[5]_inst_i_10/O
                         net (fo=9, routed)           1.318     5.124    c7/sseg_OBUF[6]_inst_i_2[0]
    SLICE_X63Y14         LUT3 (Prop_lut3_I2_O)        0.152     5.276 r  c7/sseg_OBUF[6]_inst_i_8/O
                         net (fo=6, routed)           1.304     6.581    c6/sseg_OBUF[6]_inst_i_1_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.332     6.913 r  c6/sseg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.488     7.401    c6/sseg_OBUF[6]_inst_i_2_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.525 r  c6/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.921     9.446    sseg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.957 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.957    sseg[6]
    W7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.844ns  (logic 4.612ns (35.904%)  route 8.233ns (64.096%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[0]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  c6/count_reg[0]/Q
                         net (fo=8, routed)           1.316     1.772    c6/count_reg_n_0_[0]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     1.896 r  c6/sseg_OBUF[6]_inst_i_11/O
                         net (fo=36, routed)          1.603     3.499    c6/sseg_OBUF[6]_inst_i_11_n_0
    SLICE_X59Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.623 r  c6/sseg_OBUF[5]_inst_i_12/O
                         net (fo=5, routed)           1.953     5.576    c6/seg3__7[2]
    SLICE_X61Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.700 r  c6/sseg_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.433     6.133    c6/sseg_OBUF[3]_inst_i_8_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.124     6.257 r  c6/sseg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.015     7.272    c6/sseg_OBUF[3]_inst_i_5_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  c6/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.913     9.309    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.844 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.844    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.834ns  (logic 4.841ns (37.722%)  route 7.993ns (62.278%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[0]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  c6/count_reg[0]/Q
                         net (fo=8, routed)           1.316     1.772    c6/count_reg_n_0_[0]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     1.896 f  c6/sseg_OBUF[6]_inst_i_11/O
                         net (fo=36, routed)          1.787     3.683    c6/sseg_OBUF[6]_inst_i_11_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.807 f  c6/sseg_OBUF[5]_inst_i_10/O
                         net (fo=9, routed)           1.318     5.124    c7/sseg_OBUF[6]_inst_i_2[0]
    SLICE_X63Y14         LUT3 (Prop_lut3_I2_O)        0.152     5.276 r  c7/sseg_OBUF[6]_inst_i_8/O
                         net (fo=6, routed)           0.910     6.187    c6/sseg_OBUF[6]_inst_i_1_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I4_O)        0.332     6.519 r  c6/sseg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.642     7.160    c6/sseg_OBUF[5]_inst_i_5_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.284 r  c6/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.020     9.305    sseg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.834 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.834    sseg[5]
    W6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.768ns  (logic 4.832ns (37.845%)  route 7.936ns (62.155%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[0]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  c6/count_reg[0]/Q
                         net (fo=8, routed)           1.316     1.772    c6/count_reg_n_0_[0]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     1.896 f  c6/sseg_OBUF[6]_inst_i_11/O
                         net (fo=36, routed)          1.787     3.683    c6/sseg_OBUF[6]_inst_i_11_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.807 f  c6/sseg_OBUF[5]_inst_i_10/O
                         net (fo=9, routed)           1.318     5.124    c7/sseg_OBUF[6]_inst_i_2[0]
    SLICE_X63Y14         LUT3 (Prop_lut3_I2_O)        0.152     5.276 r  c7/sseg_OBUF[6]_inst_i_8/O
                         net (fo=6, routed)           1.147     6.423    c6/sseg_OBUF[6]_inst_i_1_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.332     6.755 r  c6/sseg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.484     7.239    c6/sseg_OBUF[2]_inst_i_4_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.363 r  c6/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.885     9.248    sseg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.768 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.768    sseg[2]
    U5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.650ns  (logic 4.843ns (38.289%)  route 7.806ns (61.711%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[0]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  c6/count_reg[0]/Q
                         net (fo=8, routed)           1.316     1.772    c6/count_reg_n_0_[0]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     1.896 f  c6/sseg_OBUF[6]_inst_i_11/O
                         net (fo=36, routed)          1.787     3.683    c6/sseg_OBUF[6]_inst_i_11_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.807 f  c6/sseg_OBUF[5]_inst_i_10/O
                         net (fo=9, routed)           1.318     5.124    c7/sseg_OBUF[6]_inst_i_2[0]
    SLICE_X63Y14         LUT3 (Prop_lut3_I2_O)        0.152     5.276 r  c7/sseg_OBUF[6]_inst_i_8/O
                         net (fo=6, routed)           0.881     6.158    c6/sseg_OBUF[6]_inst_i_1_0
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.332     6.490 r  c6/sseg_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.674     7.164    c6/sseg_OBUF[0]_inst_i_6_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  c6/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.830     9.118    sseg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.650 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    sseg[0]
    U7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.319ns  (logic 4.611ns (37.430%)  route 7.708ns (62.570%))
  Logic Levels:           7  (FDRE=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[0]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  c6/count_reg[0]/Q
                         net (fo=8, routed)           1.316     1.772    c6/count_reg_n_0_[0]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     1.896 r  c6/sseg_OBUF[6]_inst_i_11/O
                         net (fo=36, routed)          1.605     3.501    c6/sseg_OBUF[6]_inst_i_11_n_0
    SLICE_X59Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.625 r  c6/sseg_OBUF[5]_inst_i_15/O
                         net (fo=8, routed)           1.139     4.765    c7/sseg_OBUF[5]_inst_i_2[0]
    SLICE_X62Y16         LUT4 (Prop_lut4_I3_O)        0.124     4.889 r  c7/sseg_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.804     5.692    c6/sseg_OBUF[1]_inst_i_1_1
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.816 r  c6/sseg_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.825     6.641    c6/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.124     6.765 r  c6/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.019     8.784    sseg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.319 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.319    sseg[4]
    U8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.724ns  (logic 4.241ns (54.909%)  route 3.483ns (45.091%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE                         0.000     0.000 r  c7/FSM_sequential_state_reg[1]/C
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  c7/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          1.368     1.787    c7/state[1]
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.299     2.086 r  c7/an_OBUF[2]_inst_i_1/O
                         net (fo=6, routed)           2.114     4.201    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.724 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.724    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.321ns  (logic 4.313ns (58.908%)  route 3.009ns (41.092%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE                         0.000     0.000 r  c7/FSM_sequential_state_reg[0]/C
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  c7/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.861     1.317    c7/state[0]
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.152     1.469 r  c7/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.148     3.617    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.321 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.321    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.191ns  (logic 4.456ns (61.974%)  route 2.734ns (38.026%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE                         0.000     0.000 r  c7/FSM_sequential_state_reg[1]/C
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  c7/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          0.635     1.054    c7/state[1]
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.325     1.379 r  c7/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.099     3.478    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     7.191 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.191    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[0]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/count_reg[0]/Q
                         net (fo=8, routed)           0.168     0.309    c6/count_reg_n_0_[0]
    SLICE_X63Y6          LUT2 (Prop_lut2_I1_O)        0.042     0.351 r  c6/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    c6/count[1]_i_1_n_0
    SLICE_X63Y6          FDRE                                         r  c6/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[0]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c6/count_reg[0]/Q
                         net (fo=8, routed)           0.168     0.309    c6/count_reg_n_0_[0]
    SLICE_X63Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  c6/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    c6/count[0]_i_1_n_0
    SLICE_X63Y6          FDRE                                         r  c6/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c7/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE                         0.000     0.000 r  c7/FSM_sequential_state_reg[0]/C
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c7/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.193     0.334    c7/state[0]
    SLICE_X61Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.379 r  c7/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    c7/next_state[0]
    SLICE_X61Y16         FDRE                                         r  c7/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c7/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.227ns (35.426%)  route 0.414ns (64.574%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE                         0.000     0.000 r  c7/FSM_sequential_state_reg[1]/C
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  c7/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          0.261     0.389    c7/state[1]
    SLICE_X58Y16         LUT2 (Prop_lut2_I0_O)        0.099     0.488 r  c7/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.152     0.641    c7/next_state[1]
    SLICE_X61Y16         FDRE                                         r  c7/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.478ns (71.248%)  route 0.596ns (28.752%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE                         0.000     0.000 r  c7/FSM_sequential_state_reg[1]/C
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  c7/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          0.164     0.292    c6/state[1]
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.099     0.391 r  c6/sseg_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.051     0.443    c6/sseg_OBUF[1]_inst_i_6_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I5_O)        0.045     0.488 r  c6/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.381     0.868    sseg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.074 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.074    sseg[1]
    V5                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.427ns (64.417%)  route 0.788ns (35.583%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE                         0.000     0.000 r  c7/FSM_sequential_state_reg[1]/C
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  c7/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          0.237     0.365    c7/state[1]
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.099     0.464 r  c7/an_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.552     1.015    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.216 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.216    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.461ns (64.891%)  route 0.790ns (35.109%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE                         0.000     0.000 r  c7/FSM_sequential_state_reg[0]/C
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c7/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.182     0.323    c6/state[0]
    SLICE_X61Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.368 r  c6/sseg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.135     0.503    c6/sseg_OBUF[5]_inst_i_4_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.548 r  c6/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.473     1.021    sseg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.252 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.252    sseg[5]
    W6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.462ns (64.763%)  route 0.796ns (35.237%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE                         0.000     0.000 r  c7/FSM_sequential_state_reg[0]/C
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c7/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.274     0.415    c7/state[0]
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.048     0.463 r  c7/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.521     0.985    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     2.258 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.258    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.508ns (65.961%)  route 0.778ns (34.039%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE                         0.000     0.000 r  c7/FSM_sequential_state_reg[1]/C
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  c7/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          0.174     0.302    c6/state[1]
    SLICE_X58Y16         LUT6 (Prop_lut6_I1_O)        0.099     0.401 r  c6/sseg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.143     0.543    c6/sseg_OBUF[4]_inst_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I3_O)        0.045     0.588 r  c6/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.462     1.050    sseg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.286 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.286    sseg[4]
    U8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.494ns (65.119%)  route 0.800ns (34.881%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE                         0.000     0.000 r  c7/FSM_sequential_state_reg[1]/C
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  c7/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          0.237     0.365    c7/state[1]
    SLICE_X63Y16         LUT2 (Prop_lut2_I1_O)        0.100     0.465 r  c7/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.564     1.028    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     2.294 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.294    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c6/time_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.819ns  (logic 7.793ns (35.718%)  route 14.026ns (64.282%))
  Logic Levels:           17  (CARRY4=5 LUT3=2 LUT4=1 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.637     5.158    c6/CLK
    SLICE_X59Y4          FDRE                                         r  c6/time_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  c6/time_val_reg[11]/Q
                         net (fo=56, routed)          1.830     7.445    c6/time_val[11]
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.124     7.569 r  c6/seg21__1_carry__2_i_11/O
                         net (fo=1, routed)           0.858     8.427    c6/seg21__1_carry__2_i_11_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.551 r  c6/seg21__1_carry__2_i_4/O
                         net (fo=2, routed)           0.866     9.416    c6/seg21__1_carry__2_i_4_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.540 r  c6/seg21__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.540    c6/seg21__1_carry__2_i_8_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.087 r  c6/seg21__1_carry__2/O[2]
                         net (fo=15, routed)          1.211    11.299    c6/seg21__1_carry__2_n_5
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.302    11.601 r  c6/seg21__50_carry_i_1/O
                         net (fo=1, routed)           0.472    12.073    c6/seg21__50_carry_i_1_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.469 r  c6/seg21__50_carry/CO[3]
                         net (fo=1, routed)           0.000    12.469    c6/seg21__50_carry_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.792 r  c6/seg21__50_carry__0/O[1]
                         net (fo=3, routed)           1.003    13.795    c6/seg21__50_carry__0_n_6
    SLICE_X57Y10         LUT4 (Prop_lut4_I2_O)        0.306    14.101 r  c6/seg21__74_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.101    c6/seg21__74_carry__0_i_5_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.502 r  c6/seg21__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.502    c6/seg21__74_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.730 r  c6/seg21__74_carry__1/CO[2]
                         net (fo=5, routed)           0.854    15.584    c6/seg21__74_carry__1_n_1
    SLICE_X55Y11         LUT5 (Prop_lut5_I2_O)        0.313    15.897 r  c6/sseg_OBUF[0]_inst_i_20/O
                         net (fo=3, routed)           0.575    16.473    c6/sseg_OBUF[0]_inst_i_20_n_0
    SLICE_X54Y9          LUT5 (Prop_lut5_I3_O)        0.124    16.597 r  c6/sseg_OBUF[0]_inst_i_16/O
                         net (fo=3, routed)           0.832    17.428    c6/seg21[5]
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.124    17.552 r  c6/sseg_OBUF[0]_inst_i_9/O
                         net (fo=4, routed)           1.005    18.557    c6/sseg_OBUF[0]_inst_i_9_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I2_O)        0.124    18.681 r  c6/sseg_OBUF[6]_inst_i_13/O
                         net (fo=12, routed)          1.662    20.343    c6/time_val_reg[13]_0[0]
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.124    20.467 r  c6/sseg_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.837    21.304    c6/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.124    21.428 r  c6/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.020    23.448    sseg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    26.977 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    26.977    sseg[5]
    W6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/time_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.812ns  (logic 7.799ns (35.757%)  route 14.012ns (64.243%))
  Logic Levels:           17  (CARRY4=5 LUT3=2 LUT4=1 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.637     5.158    c6/CLK
    SLICE_X59Y4          FDRE                                         r  c6/time_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  c6/time_val_reg[11]/Q
                         net (fo=56, routed)          1.830     7.445    c6/time_val[11]
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.124     7.569 r  c6/seg21__1_carry__2_i_11/O
                         net (fo=1, routed)           0.858     8.427    c6/seg21__1_carry__2_i_11_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.551 r  c6/seg21__1_carry__2_i_4/O
                         net (fo=2, routed)           0.866     9.416    c6/seg21__1_carry__2_i_4_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.540 r  c6/seg21__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.540    c6/seg21__1_carry__2_i_8_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.087 r  c6/seg21__1_carry__2/O[2]
                         net (fo=15, routed)          1.211    11.299    c6/seg21__1_carry__2_n_5
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.302    11.601 r  c6/seg21__50_carry_i_1/O
                         net (fo=1, routed)           0.472    12.073    c6/seg21__50_carry_i_1_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.469 r  c6/seg21__50_carry/CO[3]
                         net (fo=1, routed)           0.000    12.469    c6/seg21__50_carry_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.792 r  c6/seg21__50_carry__0/O[1]
                         net (fo=3, routed)           1.003    13.795    c6/seg21__50_carry__0_n_6
    SLICE_X57Y10         LUT4 (Prop_lut4_I2_O)        0.306    14.101 r  c6/seg21__74_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.101    c6/seg21__74_carry__0_i_5_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.502 r  c6/seg21__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.502    c6/seg21__74_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.730 r  c6/seg21__74_carry__1/CO[2]
                         net (fo=5, routed)           0.854    15.584    c6/seg21__74_carry__1_n_1
    SLICE_X55Y11         LUT5 (Prop_lut5_I2_O)        0.313    15.897 r  c6/sseg_OBUF[0]_inst_i_20/O
                         net (fo=3, routed)           0.575    16.473    c6/sseg_OBUF[0]_inst_i_20_n_0
    SLICE_X54Y9          LUT5 (Prop_lut5_I3_O)        0.124    16.597 r  c6/sseg_OBUF[0]_inst_i_16/O
                         net (fo=3, routed)           0.832    17.428    c6/seg21[5]
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.124    17.552 r  c6/sseg_OBUF[0]_inst_i_9/O
                         net (fo=4, routed)           1.005    18.557    c6/sseg_OBUF[0]_inst_i_9_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I2_O)        0.124    18.681 r  c6/sseg_OBUF[6]_inst_i_13/O
                         net (fo=12, routed)          1.662    20.343    c6/time_val_reg[13]_0[0]
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.124    20.467 r  c6/sseg_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.825    21.292    c6/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.416 r  c6/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.019    23.435    sseg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    26.970 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    26.970    sseg[4]
    U8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/time_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.711ns  (logic 7.795ns (35.906%)  route 13.915ns (64.094%))
  Logic Levels:           17  (CARRY4=5 LUT3=2 LUT4=1 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.637     5.158    c6/CLK
    SLICE_X59Y4          FDRE                                         r  c6/time_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  c6/time_val_reg[11]/Q
                         net (fo=56, routed)          1.830     7.445    c6/time_val[11]
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.124     7.569 r  c6/seg21__1_carry__2_i_11/O
                         net (fo=1, routed)           0.858     8.427    c6/seg21__1_carry__2_i_11_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.551 r  c6/seg21__1_carry__2_i_4/O
                         net (fo=2, routed)           0.866     9.416    c6/seg21__1_carry__2_i_4_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.540 r  c6/seg21__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.540    c6/seg21__1_carry__2_i_8_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.087 r  c6/seg21__1_carry__2/O[2]
                         net (fo=15, routed)          1.211    11.299    c6/seg21__1_carry__2_n_5
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.302    11.601 r  c6/seg21__50_carry_i_1/O
                         net (fo=1, routed)           0.472    12.073    c6/seg21__50_carry_i_1_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.469 r  c6/seg21__50_carry/CO[3]
                         net (fo=1, routed)           0.000    12.469    c6/seg21__50_carry_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.792 r  c6/seg21__50_carry__0/O[1]
                         net (fo=3, routed)           1.003    13.795    c6/seg21__50_carry__0_n_6
    SLICE_X57Y10         LUT4 (Prop_lut4_I2_O)        0.306    14.101 r  c6/seg21__74_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.101    c6/seg21__74_carry__0_i_5_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.502 r  c6/seg21__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.502    c6/seg21__74_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.730 r  c6/seg21__74_carry__1/CO[2]
                         net (fo=5, routed)           0.854    15.584    c6/seg21__74_carry__1_n_1
    SLICE_X55Y11         LUT5 (Prop_lut5_I2_O)        0.313    15.897 r  c6/sseg_OBUF[0]_inst_i_20/O
                         net (fo=3, routed)           0.677    16.574    c6/sseg_OBUF[0]_inst_i_20_n_0
    SLICE_X54Y10         LUT5 (Prop_lut5_I2_O)        0.124    16.698 r  c6/sseg_OBUF[0]_inst_i_15/O
                         net (fo=3, routed)           0.723    17.421    c6/seg21[7]
    SLICE_X55Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.545 r  c6/sseg_OBUF[0]_inst_i_11/O
                         net (fo=4, routed)           0.998    18.544    c6/sseg_OBUF[0]_inst_i_11_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I4_O)        0.124    18.668 r  c6/sseg_OBUF[6]_inst_i_15/O
                         net (fo=11, routed)          2.147    20.815    c6/seg2__7[2]
    SLICE_X58Y13         LUT6 (Prop_lut6_I2_O)        0.124    20.939 r  c6/sseg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.444    21.383    c6/sseg_OBUF[0]_inst_i_2_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.507 r  c6/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.830    23.338    sseg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    26.869 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.869    sseg[0]
    U7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/time_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.594ns  (logic 7.800ns (36.118%)  route 13.795ns (63.882%))
  Logic Levels:           17  (CARRY4=5 LUT3=2 LUT4=1 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.637     5.158    c6/CLK
    SLICE_X59Y4          FDRE                                         r  c6/time_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  c6/time_val_reg[11]/Q
                         net (fo=56, routed)          1.830     7.445    c6/time_val[11]
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.124     7.569 r  c6/seg21__1_carry__2_i_11/O
                         net (fo=1, routed)           0.858     8.427    c6/seg21__1_carry__2_i_11_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.551 r  c6/seg21__1_carry__2_i_4/O
                         net (fo=2, routed)           0.866     9.416    c6/seg21__1_carry__2_i_4_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.540 r  c6/seg21__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.540    c6/seg21__1_carry__2_i_8_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.087 r  c6/seg21__1_carry__2/O[2]
                         net (fo=15, routed)          1.211    11.299    c6/seg21__1_carry__2_n_5
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.302    11.601 r  c6/seg21__50_carry_i_1/O
                         net (fo=1, routed)           0.472    12.073    c6/seg21__50_carry_i_1_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.469 r  c6/seg21__50_carry/CO[3]
                         net (fo=1, routed)           0.000    12.469    c6/seg21__50_carry_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.792 r  c6/seg21__50_carry__0/O[1]
                         net (fo=3, routed)           1.003    13.795    c6/seg21__50_carry__0_n_6
    SLICE_X57Y10         LUT4 (Prop_lut4_I2_O)        0.306    14.101 r  c6/seg21__74_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.101    c6/seg21__74_carry__0_i_5_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.502 r  c6/seg21__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.502    c6/seg21__74_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.730 r  c6/seg21__74_carry__1/CO[2]
                         net (fo=5, routed)           0.854    15.584    c6/seg21__74_carry__1_n_1
    SLICE_X55Y11         LUT5 (Prop_lut5_I2_O)        0.313    15.897 r  c6/sseg_OBUF[0]_inst_i_20/O
                         net (fo=3, routed)           0.575    16.473    c6/sseg_OBUF[0]_inst_i_20_n_0
    SLICE_X54Y9          LUT5 (Prop_lut5_I3_O)        0.124    16.597 r  c6/sseg_OBUF[0]_inst_i_16/O
                         net (fo=3, routed)           0.832    17.428    c6/seg21[5]
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.124    17.552 r  c6/sseg_OBUF[0]_inst_i_9/O
                         net (fo=4, routed)           1.005    18.557    c6/sseg_OBUF[0]_inst_i_9_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I2_O)        0.124    18.681 f  c6/sseg_OBUF[6]_inst_i_13/O
                         net (fo=12, routed)          1.361    20.042    c6/time_val_reg[13]_0[0]
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.124    20.166 r  c6/sseg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.015    21.181    c6/sseg_OBUF[3]_inst_i_5_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124    21.305 r  c6/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.913    23.217    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    26.753 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.753    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/time_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.586ns  (logic 7.784ns (36.059%)  route 13.803ns (63.941%))
  Logic Levels:           17  (CARRY4=5 LUT3=2 LUT4=1 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.637     5.158    c6/CLK
    SLICE_X59Y4          FDRE                                         r  c6/time_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  c6/time_val_reg[11]/Q
                         net (fo=56, routed)          1.830     7.445    c6/time_val[11]
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.124     7.569 r  c6/seg21__1_carry__2_i_11/O
                         net (fo=1, routed)           0.858     8.427    c6/seg21__1_carry__2_i_11_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.551 r  c6/seg21__1_carry__2_i_4/O
                         net (fo=2, routed)           0.866     9.416    c6/seg21__1_carry__2_i_4_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.540 r  c6/seg21__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.540    c6/seg21__1_carry__2_i_8_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.087 r  c6/seg21__1_carry__2/O[2]
                         net (fo=15, routed)          1.211    11.299    c6/seg21__1_carry__2_n_5
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.302    11.601 r  c6/seg21__50_carry_i_1/O
                         net (fo=1, routed)           0.472    12.073    c6/seg21__50_carry_i_1_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.469 r  c6/seg21__50_carry/CO[3]
                         net (fo=1, routed)           0.000    12.469    c6/seg21__50_carry_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.792 r  c6/seg21__50_carry__0/O[1]
                         net (fo=3, routed)           1.003    13.795    c6/seg21__50_carry__0_n_6
    SLICE_X57Y10         LUT4 (Prop_lut4_I2_O)        0.306    14.101 r  c6/seg21__74_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.101    c6/seg21__74_carry__0_i_5_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.502 r  c6/seg21__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.502    c6/seg21__74_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.730 r  c6/seg21__74_carry__1/CO[2]
                         net (fo=5, routed)           0.854    15.584    c6/seg21__74_carry__1_n_1
    SLICE_X55Y11         LUT5 (Prop_lut5_I2_O)        0.313    15.897 r  c6/sseg_OBUF[0]_inst_i_20/O
                         net (fo=3, routed)           0.677    16.574    c6/sseg_OBUF[0]_inst_i_20_n_0
    SLICE_X54Y10         LUT5 (Prop_lut5_I2_O)        0.124    16.698 r  c6/sseg_OBUF[0]_inst_i_15/O
                         net (fo=3, routed)           0.723    17.421    c6/seg21[7]
    SLICE_X55Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.545 r  c6/sseg_OBUF[0]_inst_i_11/O
                         net (fo=4, routed)           0.998    18.544    c6/sseg_OBUF[0]_inst_i_11_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I4_O)        0.124    18.668 f  c6/sseg_OBUF[6]_inst_i_15/O
                         net (fo=11, routed)          1.627    20.295    c6/seg2__7[2]
    SLICE_X58Y16         LUT6 (Prop_lut6_I1_O)        0.124    20.419 r  c6/sseg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.797    21.216    c6/sseg_OBUF[2]_inst_i_3_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I1_O)        0.124    21.340 r  c6/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.885    23.225    sseg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    26.745 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.745    sseg[2]
    U5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/time_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.363ns  (logic 7.768ns (36.364%)  route 13.595ns (63.636%))
  Logic Levels:           17  (CARRY4=5 LUT3=2 LUT4=1 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.637     5.158    c6/CLK
    SLICE_X59Y4          FDRE                                         r  c6/time_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  c6/time_val_reg[11]/Q
                         net (fo=56, routed)          1.830     7.445    c6/time_val[11]
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.124     7.569 r  c6/seg21__1_carry__2_i_11/O
                         net (fo=1, routed)           0.858     8.427    c6/seg21__1_carry__2_i_11_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.551 r  c6/seg21__1_carry__2_i_4/O
                         net (fo=2, routed)           0.866     9.416    c6/seg21__1_carry__2_i_4_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.540 r  c6/seg21__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.540    c6/seg21__1_carry__2_i_8_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.087 r  c6/seg21__1_carry__2/O[2]
                         net (fo=15, routed)          1.211    11.299    c6/seg21__1_carry__2_n_5
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.302    11.601 r  c6/seg21__50_carry_i_1/O
                         net (fo=1, routed)           0.472    12.073    c6/seg21__50_carry_i_1_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.469 r  c6/seg21__50_carry/CO[3]
                         net (fo=1, routed)           0.000    12.469    c6/seg21__50_carry_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.792 r  c6/seg21__50_carry__0/O[1]
                         net (fo=3, routed)           1.003    13.795    c6/seg21__50_carry__0_n_6
    SLICE_X57Y10         LUT4 (Prop_lut4_I2_O)        0.306    14.101 r  c6/seg21__74_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.101    c6/seg21__74_carry__0_i_5_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.502 r  c6/seg21__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.502    c6/seg21__74_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.730 r  c6/seg21__74_carry__1/CO[2]
                         net (fo=5, routed)           0.854    15.584    c6/seg21__74_carry__1_n_1
    SLICE_X55Y11         LUT5 (Prop_lut5_I2_O)        0.313    15.897 r  c6/sseg_OBUF[0]_inst_i_20/O
                         net (fo=3, routed)           0.677    16.574    c6/sseg_OBUF[0]_inst_i_20_n_0
    SLICE_X54Y10         LUT5 (Prop_lut5_I2_O)        0.124    16.698 r  c6/sseg_OBUF[0]_inst_i_15/O
                         net (fo=3, routed)           0.723    17.421    c6/seg21[7]
    SLICE_X55Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.545 r  c6/sseg_OBUF[0]_inst_i_11/O
                         net (fo=4, routed)           0.998    18.544    c6/sseg_OBUF[0]_inst_i_11_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I4_O)        0.124    18.668 f  c6/sseg_OBUF[6]_inst_i_15/O
                         net (fo=11, routed)          1.850    20.517    c6/seg2__7[2]
    SLICE_X59Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.641 r  c6/sseg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.433    21.074    c6/sseg_OBUF[1]_inst_i_3_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.124    21.198 r  c6/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.819    23.017    sseg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    26.521 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.521    sseg[1]
    V5                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/time_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.272ns  (logic 7.775ns (36.549%)  route 13.498ns (63.451%))
  Logic Levels:           17  (CARRY4=5 LUT3=2 LUT4=1 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.637     5.158    c6/CLK
    SLICE_X59Y4          FDRE                                         r  c6/time_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  c6/time_val_reg[11]/Q
                         net (fo=56, routed)          1.830     7.445    c6/time_val[11]
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.124     7.569 r  c6/seg21__1_carry__2_i_11/O
                         net (fo=1, routed)           0.858     8.427    c6/seg21__1_carry__2_i_11_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.551 r  c6/seg21__1_carry__2_i_4/O
                         net (fo=2, routed)           0.866     9.416    c6/seg21__1_carry__2_i_4_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.540 r  c6/seg21__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.540    c6/seg21__1_carry__2_i_8_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.087 r  c6/seg21__1_carry__2/O[2]
                         net (fo=15, routed)          1.211    11.299    c6/seg21__1_carry__2_n_5
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.302    11.601 r  c6/seg21__50_carry_i_1/O
                         net (fo=1, routed)           0.472    12.073    c6/seg21__50_carry_i_1_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.469 r  c6/seg21__50_carry/CO[3]
                         net (fo=1, routed)           0.000    12.469    c6/seg21__50_carry_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.792 r  c6/seg21__50_carry__0/O[1]
                         net (fo=3, routed)           1.003    13.795    c6/seg21__50_carry__0_n_6
    SLICE_X57Y10         LUT4 (Prop_lut4_I2_O)        0.306    14.101 r  c6/seg21__74_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.101    c6/seg21__74_carry__0_i_5_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.502 r  c6/seg21__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.502    c6/seg21__74_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.730 r  c6/seg21__74_carry__1/CO[2]
                         net (fo=5, routed)           0.854    15.584    c6/seg21__74_carry__1_n_1
    SLICE_X55Y11         LUT5 (Prop_lut5_I2_O)        0.313    15.897 r  c6/sseg_OBUF[0]_inst_i_20/O
                         net (fo=3, routed)           0.677    16.574    c6/sseg_OBUF[0]_inst_i_20_n_0
    SLICE_X54Y10         LUT5 (Prop_lut5_I2_O)        0.124    16.698 r  c6/sseg_OBUF[0]_inst_i_15/O
                         net (fo=3, routed)           0.723    17.421    c6/seg21[7]
    SLICE_X55Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.545 r  c6/sseg_OBUF[0]_inst_i_11/O
                         net (fo=4, routed)           0.998    18.544    c6/sseg_OBUF[0]_inst_i_11_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I4_O)        0.124    18.668 r  c6/sseg_OBUF[6]_inst_i_15/O
                         net (fo=11, routed)          1.505    20.173    c6/seg2__7[2]
    SLICE_X61Y15         LUT6 (Prop_lut6_I4_O)        0.124    20.297 r  c6/sseg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.578    20.875    c6/sseg_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124    20.999 r  c6/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.921    22.920    sseg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    26.431 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    26.431    sseg[6]
    W7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/time_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/blank_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.485ns  (logic 1.286ns (28.675%)  route 3.199ns (71.325%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.638     5.159    c6/CLK
    SLICE_X59Y2          FDRE                                         r  c6/time_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  c6/time_val_reg[4]/Q
                         net (fo=36, routed)          1.677     7.293    c6/time_val[4]
    SLICE_X60Y8          LUT4 (Prop_lut4_I1_O)        0.148     7.441 f  c6/blank[0]_i_4/O
                         net (fo=1, routed)           0.740     8.180    c6/blank[0]_i_4_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.354     8.534 r  c6/blank[0]_i_2/O
                         net (fo=1, routed)           0.781     9.316    c6/blank[0]_i_2_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I0_O)        0.328     9.644 r  c6/blank[0]_i_1/O
                         net (fo=1, routed)           0.000     9.644    c6/blank[0]_i_1_n_0
    SLICE_X61Y11         FDRE                                         r  c6/blank_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/time_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/blank_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.727ns  (logic 0.938ns (25.167%)  route 2.789ns (74.833%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.636     5.157    c6/CLK
    SLICE_X61Y7          FDRE                                         r  c6/time_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  c6/time_val_reg[13]/Q
                         net (fo=57, routed)          1.770     7.383    c6/time_val[13]
    SLICE_X59Y12         LUT3 (Prop_lut3_I2_O)        0.150     7.533 f  c6/blank[1]_i_3/O
                         net (fo=3, routed)           1.019     8.552    c6/blank[1]_i_3_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I1_O)        0.332     8.884 r  c6/blank[1]_i_1/O
                         net (fo=1, routed)           0.000     8.884    c6/blank
    SLICE_X61Y11         FDRE                                         r  c6/blank_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c6/time_val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/blank_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.186ns (27.459%)  route 0.491ns (72.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.594     1.477    c6/CLK
    SLICE_X59Y5          FDRE                                         r  c6/time_val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  c6/time_val_reg[8]/Q
                         net (fo=39, routed)          0.491     2.109    c6/time_val[8]
    SLICE_X61Y11         LUT6 (Prop_lut6_I4_O)        0.045     2.154 r  c6/blank[1]_i_1/O
                         net (fo=1, routed)           0.000     2.154    c6/blank
    SLICE_X61Y11         FDRE                                         r  c6/blank_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/time_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/blank_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.811ns  (logic 0.231ns (28.489%)  route 0.580ns (71.511%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.596     1.479    c6/CLK
    SLICE_X62Y2          FDRE                                         r  c6/time_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  c6/time_val_reg[0]/Q
                         net (fo=26, routed)          0.450     2.070    c6/time_val_reg_n_0_[0]
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.045     2.115 f  c6/blank[1]_i_2/O
                         net (fo=3, routed)           0.130     2.245    c6/blank[1]_i_2_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I5_O)        0.045     2.290 r  c6/blank[0]_i_1/O
                         net (fo=1, routed)           0.000     2.290    c6/blank[0]_i_1_n_0
    SLICE_X61Y11         FDRE                                         r  c6/blank_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/time_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.620ns  (logic 1.508ns (57.567%)  route 1.112ns (42.433%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.594     1.477    c6/CLK
    SLICE_X59Y4          FDRE                                         r  c6/time_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  c6/time_val_reg[11]/Q
                         net (fo=56, routed)          0.439     2.058    c6/time_val[11]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.045     2.103 r  c6/sseg_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.153     2.256    c6/in3[0]
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.045     2.301 r  c6/sseg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.146     2.447    c6/sseg_OBUF[0]_inst_i_2_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I0_O)        0.045     2.492 r  c6/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.373     2.865    sseg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.097 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.097    sseg[0]
    U7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/time_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.872ns  (logic 1.437ns (50.011%)  route 1.436ns (49.989%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.595     1.478    c6/CLK
    SLICE_X62Y3          FDRE                                         r  c6/time_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  c6/time_val_reg[2]/Q
                         net (fo=33, routed)          0.840     2.459    c6/time_val[2]
    SLICE_X59Y14         LUT6 (Prop_lut6_I0_O)        0.045     2.504 r  c6/sseg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.216     2.720    c6/sseg_OBUF[1]_inst_i_2_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.045     2.765 r  c6/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.381     3.145    sseg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.351 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.351    sseg[1]
    V5                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/time_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.914ns  (logic 1.506ns (51.675%)  route 1.408ns (48.325%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.596     1.479    c6/CLK
    SLICE_X62Y2          FDRE                                         r  c6/time_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.141     1.620 f  c6/time_val_reg[0]/Q
                         net (fo=26, routed)          0.811     2.431    c6/time_val_reg_n_0_[0]
    SLICE_X62Y13         LUT5 (Prop_lut5_I1_O)        0.046     2.477 f  c6/sseg_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.161     2.638    c6/seg1__7[0]
    SLICE_X62Y15         LUT6 (Prop_lut6_I3_O)        0.107     2.745 r  c6/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.436     3.181    sseg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.393 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.393    sseg[6]
    W7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/time_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.920ns  (logic 1.557ns (53.336%)  route 1.363ns (46.664%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.595     1.478    c6/CLK
    SLICE_X61Y2          FDRE                                         r  c6/time_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  c6/time_val_reg[3]/Q
                         net (fo=32, routed)          0.466     2.086    c6/time_val[3]
    SLICE_X60Y11         LUT6 (Prop_lut6_I3_O)        0.045     2.131 r  c6/sseg_OBUF[1]_inst_i_7/O
                         net (fo=16, routed)          0.214     2.344    c6/seg11[1]
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.045     2.389 r  c6/sseg_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.082     2.471    c6/sseg_OBUF[3]_inst_i_6_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I5_O)        0.045     2.516 r  c6/sseg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.158     2.674    c6/sseg_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.045     2.719 r  c6/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.443     3.162    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.398 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.398    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/time_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.954ns  (logic 1.506ns (50.975%)  route 1.448ns (49.025%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.596     1.479    c6/CLK
    SLICE_X62Y2          FDRE                                         r  c6/time_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  c6/time_val_reg[0]/Q
                         net (fo=26, routed)          0.628     2.248    c6/time_val_reg_n_0_[0]
    SLICE_X59Y15         LUT6 (Prop_lut6_I1_O)        0.045     2.293 r  c6/sseg_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           0.127     2.420    c6/sseg_OBUF[5]_inst_i_11_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I5_O)        0.045     2.465 r  c6/sseg_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.221     2.685    c6/sseg_OBUF[5]_inst_i_3_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I1_O)        0.045     2.730 r  c6/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.473     3.204    sseg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.434 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.434    sseg[5]
    W6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/time_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.017ns  (logic 1.497ns (49.617%)  route 1.520ns (50.383%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.596     1.479    c6/CLK
    SLICE_X62Y2          FDRE                                         r  c6/time_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  c6/time_val_reg[0]/Q
                         net (fo=26, routed)          0.723     2.344    c6/time_val_reg_n_0_[0]
    SLICE_X62Y13         LUT6 (Prop_lut6_I3_O)        0.045     2.389 r  c6/sseg_OBUF[6]_inst_i_23/O
                         net (fo=7, routed)           0.230     2.619    c6/seg1__7[1]
    SLICE_X58Y15         LUT6 (Prop_lut6_I2_O)        0.045     2.664 r  c6/sseg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.146     2.810    c6/sseg_OBUF[2]_inst_i_2_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.045     2.855 r  c6/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.421     3.275    sseg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.496 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.496    sseg[2]
    U5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/time_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.018ns  (logic 1.512ns (50.093%)  route 1.506ns (49.907%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.596     1.479    c6/CLK
    SLICE_X62Y2          FDRE                                         r  c6/time_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  c6/time_val_reg[0]/Q
                         net (fo=26, routed)          0.628     2.248    c6/time_val_reg_n_0_[0]
    SLICE_X59Y15         LUT6 (Prop_lut6_I1_O)        0.045     2.293 r  c6/sseg_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           0.127     2.420    c6/sseg_OBUF[5]_inst_i_11_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I5_O)        0.045     2.465 r  c6/sseg_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.290     2.755    c6/sseg_OBUF[5]_inst_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I1_O)        0.045     2.800 r  c6/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.462     3.262    sseg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.498 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.498    sseg[4]
    U8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            c6/time_val_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.778ns  (logic 1.931ns (28.488%)  route 4.847ns (71.512%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw0_IBUF_inst/O
                         net (fo=5, routed)           3.382     4.834    c3/sw0_IBUF
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.152     4.986 r  c3/time_val[13]_i_3/O
                         net (fo=1, routed)           0.636     5.623    c6/time_val_reg[0]_3
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326     5.949 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.829     6.778    c6/time_val_0
    SLICE_X62Y2          FDRE                                         r  c6/time_val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.520     4.861    c6/CLK
    SLICE_X62Y2          FDRE                                         r  c6/time_val_reg[0]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            c6/time_val_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.778ns  (logic 1.931ns (28.488%)  route 4.847ns (71.512%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw0_IBUF_inst/O
                         net (fo=5, routed)           3.382     4.834    c3/sw0_IBUF
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.152     4.986 r  c3/time_val[13]_i_3/O
                         net (fo=1, routed)           0.636     5.623    c6/time_val_reg[0]_3
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326     5.949 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.829     6.778    c6/time_val_0
    SLICE_X62Y2          FDRE                                         r  c6/time_val_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.520     4.861    c6/CLK
    SLICE_X62Y2          FDRE                                         r  c6/time_val_reg[1]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            c6/time_val_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.618ns  (logic 1.931ns (29.176%)  route 4.687ns (70.824%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw0_IBUF_inst/O
                         net (fo=5, routed)           3.382     4.834    c3/sw0_IBUF
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.152     4.986 r  c3/time_val[13]_i_3/O
                         net (fo=1, routed)           0.636     5.623    c6/time_val_reg[0]_3
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326     5.949 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.669     6.618    c6/time_val_0
    SLICE_X62Y3          FDRE                                         r  c6/time_val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519     4.860    c6/CLK
    SLICE_X62Y3          FDRE                                         r  c6/time_val_reg[2]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            c6/time_val_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.618ns  (logic 1.931ns (29.176%)  route 4.687ns (70.824%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw0_IBUF_inst/O
                         net (fo=5, routed)           3.382     4.834    c3/sw0_IBUF
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.152     4.986 r  c3/time_val[13]_i_3/O
                         net (fo=1, routed)           0.636     5.623    c6/time_val_reg[0]_3
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326     5.949 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.669     6.618    c6/time_val_0
    SLICE_X62Y3          FDRE                                         r  c6/time_val_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519     4.860    c6/CLK
    SLICE_X62Y3          FDRE                                         r  c6/time_val_reg[6]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            c6/time_val_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.618ns  (logic 1.931ns (29.176%)  route 4.687ns (70.824%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw0_IBUF_inst/O
                         net (fo=5, routed)           3.382     4.834    c3/sw0_IBUF
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.152     4.986 r  c3/time_val[13]_i_3/O
                         net (fo=1, routed)           0.636     5.623    c6/time_val_reg[0]_3
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326     5.949 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.669     6.618    c6/time_val_0
    SLICE_X62Y3          FDRE                                         r  c6/time_val_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519     4.860    c6/CLK
    SLICE_X62Y3          FDRE                                         r  c6/time_val_reg[7]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            c6/time_val_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.610ns  (logic 1.931ns (29.210%)  route 4.679ns (70.790%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw0_IBUF_inst/O
                         net (fo=5, routed)           3.382     4.834    c3/sw0_IBUF
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.152     4.986 r  c3/time_val[13]_i_3/O
                         net (fo=1, routed)           0.636     5.623    c6/time_val_reg[0]_3
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326     5.949 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.661     6.610    c6/time_val_0
    SLICE_X61Y2          FDRE                                         r  c6/time_val_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519     4.860    c6/CLK
    SLICE_X61Y2          FDRE                                         r  c6/time_val_reg[3]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            c6/time_val_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.610ns  (logic 1.931ns (29.210%)  route 4.679ns (70.790%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw0_IBUF_inst/O
                         net (fo=5, routed)           3.382     4.834    c3/sw0_IBUF
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.152     4.986 r  c3/time_val[13]_i_3/O
                         net (fo=1, routed)           0.636     5.623    c6/time_val_reg[0]_3
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326     5.949 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.661     6.610    c6/time_val_0
    SLICE_X61Y2          FDRE                                         r  c6/time_val_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519     4.860    c6/CLK
    SLICE_X61Y2          FDRE                                         r  c6/time_val_reg[5]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            c6/time_val_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.594ns  (logic 1.931ns (29.282%)  route 4.663ns (70.718%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw0_IBUF_inst/O
                         net (fo=5, routed)           3.382     4.834    c3/sw0_IBUF
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.152     4.986 r  c3/time_val[13]_i_3/O
                         net (fo=1, routed)           0.636     5.623    c6/time_val_reg[0]_3
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326     5.949 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.645     6.594    c6/time_val_0
    SLICE_X59Y2          FDRE                                         r  c6/time_val_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519     4.860    c6/CLK
    SLICE_X59Y2          FDRE                                         r  c6/time_val_reg[4]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            c6/time_val_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.523ns  (logic 1.931ns (29.600%)  route 4.592ns (70.400%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw0_IBUF_inst/O
                         net (fo=5, routed)           3.382     4.834    c3/sw0_IBUF
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.152     4.986 r  c3/time_val[13]_i_3/O
                         net (fo=1, routed)           0.636     5.623    c6/time_val_reg[0]_3
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326     5.949 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.574     6.523    c6/time_val_0
    SLICE_X60Y7          FDRE                                         r  c6/time_val_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.517     4.858    c6/CLK
    SLICE_X60Y7          FDRE                                         r  c6/time_val_reg[10]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            c6/time_val_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.454ns  (logic 1.931ns (29.918%)  route 4.523ns (70.082%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw0_IBUF_inst/O
                         net (fo=5, routed)           3.382     4.834    c3/sw0_IBUF
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.152     4.986 r  c3/time_val[13]_i_3/O
                         net (fo=1, routed)           0.636     5.623    c6/time_val_reg[0]_3
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326     5.949 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.505     6.454    c6/time_val_0
    SLICE_X61Y7          FDRE                                         r  c6/time_val_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.517     4.858    c6/CLK
    SLICE_X61Y7          FDRE                                         r  c6/time_val_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c6/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/prev_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.093%)  route 0.247ns (65.907%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[1]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  c6/count_reg[1]/Q
                         net (fo=3, routed)           0.247     0.375    c6/count_reg_n_0_[1]
    SLICE_X59Y6          FDRE                                         r  c6/prev_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.864     1.991    c6/CLK
    SLICE_X59Y6          FDRE                                         r  c6/prev_count_reg[1]/C

Slack:                    inf
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/time_val_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.889%)  route 0.363ns (66.111%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[0]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c6/count_reg[0]/Q
                         net (fo=8, routed)           0.231     0.372    c6/count_reg_n_0_[0]
    SLICE_X59Y6          LUT6 (Prop_lut6_I1_O)        0.045     0.417 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.132     0.549    c6/time_val_0
    SLICE_X59Y5          FDRE                                         r  c6/time_val_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.864     1.991    c6/CLK
    SLICE_X59Y5          FDRE                                         r  c6/time_val_reg[8]/C

Slack:                    inf
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/time_val_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.291%)  route 0.373ns (66.709%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[0]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c6/count_reg[0]/Q
                         net (fo=8, routed)           0.231     0.372    c6/count_reg_n_0_[0]
    SLICE_X59Y6          LUT6 (Prop_lut6_I1_O)        0.045     0.417 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.142     0.559    c6/time_val_0
    SLICE_X60Y6          FDRE                                         r  c6/time_val_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.864     1.991    c6/CLK
    SLICE_X60Y6          FDRE                                         r  c6/time_val_reg[9]/C

Slack:                    inf
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/time_val_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.410%)  route 0.426ns (69.590%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[0]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c6/count_reg[0]/Q
                         net (fo=8, routed)           0.231     0.372    c6/count_reg_n_0_[0]
    SLICE_X59Y6          LUT6 (Prop_lut6_I1_O)        0.045     0.417 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.195     0.612    c6/time_val_0
    SLICE_X59Y4          FDRE                                         r  c6/time_val_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.864     1.991    c6/CLK
    SLICE_X59Y4          FDRE                                         r  c6/time_val_reg[11]/C

Slack:                    inf
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/time_val_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.410%)  route 0.426ns (69.590%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[0]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c6/count_reg[0]/Q
                         net (fo=8, routed)           0.231     0.372    c6/count_reg_n_0_[0]
    SLICE_X59Y6          LUT6 (Prop_lut6_I1_O)        0.045     0.417 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.195     0.612    c6/time_val_0
    SLICE_X59Y4          FDRE                                         r  c6/time_val_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.864     1.991    c6/CLK
    SLICE_X59Y4          FDRE                                         r  c6/time_val_reg[12]/C

Slack:                    inf
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/time_val_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.314%)  route 0.428ns (69.686%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[0]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c6/count_reg[0]/Q
                         net (fo=8, routed)           0.231     0.372    c6/count_reg_n_0_[0]
    SLICE_X59Y6          LUT6 (Prop_lut6_I1_O)        0.045     0.417 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.197     0.614    c6/time_val_0
    SLICE_X61Y7          FDRE                                         r  c6/time_val_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.863     1.990    c6/CLK
    SLICE_X61Y7          FDRE                                         r  c6/time_val_reg[13]/C

Slack:                    inf
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/time_val_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.294%)  route 0.428ns (69.706%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[0]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c6/count_reg[0]/Q
                         net (fo=8, routed)           0.231     0.372    c6/count_reg_n_0_[0]
    SLICE_X59Y6          LUT6 (Prop_lut6_I1_O)        0.045     0.417 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.197     0.614    c6/time_val_0
    SLICE_X60Y7          FDRE                                         r  c6/time_val_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.863     1.990    c6/CLK
    SLICE_X60Y7          FDRE                                         r  c6/time_val_reg[10]/C

Slack:                    inf
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/prev_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.141ns (22.705%)  route 0.480ns (77.295%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[0]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/count_reg[0]/Q
                         net (fo=8, routed)           0.480     0.621    c6/count_reg_n_0_[0]
    SLICE_X59Y6          FDRE                                         r  c6/prev_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.864     1.991    c6/CLK
    SLICE_X59Y6          FDRE                                         r  c6/prev_count_reg[0]/C

Slack:                    inf
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/time_val_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.732%)  route 0.485ns (72.268%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[0]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c6/count_reg[0]/Q
                         net (fo=8, routed)           0.231     0.372    c6/count_reg_n_0_[0]
    SLICE_X59Y6          LUT6 (Prop_lut6_I1_O)        0.045     0.417 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.254     0.671    c6/time_val_0
    SLICE_X59Y2          FDRE                                         r  c6/time_val_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.865     1.992    c6/CLK
    SLICE_X59Y2          FDRE                                         r  c6/time_val_reg[4]/C

Slack:                    inf
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/time_val_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.567%)  route 0.489ns (72.433%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  c6/count_reg[0]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c6/count_reg[0]/Q
                         net (fo=8, routed)           0.231     0.372    c6/count_reg_n_0_[0]
    SLICE_X59Y6          LUT6 (Prop_lut6_I1_O)        0.045     0.417 r  c6/time_val[13]_i_1/O
                         net (fo=14, routed)          0.258     0.675    c6/time_val_0
    SLICE_X62Y3          FDRE                                         r  c6/time_val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.866     1.993    c6/CLK
    SLICE_X62Y3          FDRE                                         r  c6/time_val_reg[2]/C





