digraph "CFG for '_Z17kernelCulcRhoRealiPdS_S_dd' function" {
	label="CFG for '_Z17kernelCulcRhoRealiPdS_S_dd' function";

	Node0x63844d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = icmp slt i32 %15, %0\l  br i1 %16, label %17, label %43\l|{<s0>T|<s1>F}}"];
	Node0x63844d0:s0 -> Node0x63848e0;
	Node0x63844d0:s1 -> Node0x63864b0;
	Node0x63848e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%17:\l17:                                               \l  %18 = sext i32 %15 to i64\l  %19 = getelementptr inbounds double, double addrspace(1)* %2, i64 %18\l  %20 = load double, double addrspace(1)* %19, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %21 = getelementptr inbounds double, double addrspace(1)* %3, i64 %18\l  %22 = load double, double addrspace(1)* %21, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %23 = fmul contract double %20, 5.000000e-01\l  %24 = fmul contract double %20, %23\l  %25 = getelementptr inbounds double, double addrspace(1)* %1, i64 %18\l  %26 = fmul contract double %22, 5.000000e-01\l  %27 = fmul contract double %22, %26\l  %28 = fadd contract double %24, %27\l  %29 = fmul contract double %4, 2.500000e-01\l  %30 = fmul contract double %29, %20\l  %31 = fmul contract double %20, %30\l  %32 = fmul contract double %20, %31\l  %33 = fmul contract double %20, %32\l  %34 = fadd contract double %28, %33\l  %35 = fdiv contract double %5, 6.000000e+00\l  %36 = fmul contract double %35, %20\l  %37 = fmul contract double %20, %36\l  %38 = fmul contract double %20, %37\l  %39 = fmul contract double %20, %38\l  %40 = fmul contract double %20, %39\l  %41 = fmul contract double %20, %40\l  %42 = fadd contract double %34, %41\l  store double %42, double addrspace(1)* %25, align 8, !tbaa !7\l  br label %43\l}"];
	Node0x63848e0 -> Node0x63864b0;
	Node0x63864b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%43:\l43:                                               \l  ret void\l}"];
}
