module wideexpr_00490(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (({($unsigned((((ctrl[1]?s0:s3))-((s0)^(s7)))^((ctrl[4]?+(6'sb001101):$signed(s2)))))>>(((ctrl[6]?$signed(-(u6)):(ctrl[2]?s2:(s7)^~(4'sb1010))))<<<(s2)),(5'sb01000)>>>(1'sb0),s2,(ctrl[1]?1'b1:(({1{~|(2'b11)}})<=($unsigned({4{1'sb0}})))>>>(6'sb010100))})<<(($signed((ctrl[5]?((ctrl[6]?(ctrl[4]?1'sb1:s4):-(5'b00111)))>>>(+(-(2'sb10))):s3)))==((s1)>>>(s4))))<({1{+((ctrl[5]?(-(((4'sb1011)^~(4'sb0000))<<((3'sb000)>>>(s4))))<(6'sb000101):{{2{1'sb0}}}))}});
  assign y1 = ({2{{4{(ctrl[1]?(s1)<<((~|(~(3'sb100)))<<($signed(u6))):$signed((ctrl[3]?s7:6'sb100101)))}}}})<<<(s1);
  assign y2 = 2'sb00;
  assign y3 = (ctrl[7]?{4{-(+(u5))}}:{(+((ctrl[2]?(ctrl[1]?1'sb1:s3):(5'sb00111)>>>(4'b1111))))>>>(!({s6})),((ctrl[5]?4'sb0110:+((5'sb10001)>>>(5'b01100))))==(5'sb10000),(4'sb0100)<<<((ctrl[0]?(ctrl[7]?$signed(5'sb10000):(6'sb110000)>>>(s0)):(-(4'sb0100))>>({s7,6'sb111001,s1})))});
  assign y4 = ((((s4)!=($signed(-(2'sb11))))-(((5'sb00001)^~(+(3'b000)))<((ctrl[5]?(4'sb0011)|(s3):(s3)+(s1)))))>>(($unsigned((s3)<(-(u2))))==(((ctrl[0]?2'b01:~^(s6)))>=((ctrl[6]?(6'b000001)>>>(6'sb110000):6'sb111000)))))+(!(+(($signed($signed(s4)))|(((4'sb1010)-(2'sb00))>=((ctrl[2]?5'sb11111:s1))))));
  assign y5 = u3;
  assign y6 = (ctrl[5]?((ctrl[3]?($signed((s1)&($unsigned(2'sb00))))^~(+((ctrl[6]?{6'sb111110,3'sb000}:(5'b10001)<<(6'sb111010)))):2'sb01))!=(s4):{-(((ctrl[1]?{2{&(2'b01)}}:!($signed(s4))))<<(&(((1'sb1)<<(5'sb11011))>>(s3)))),$signed({1{((ctrl[7]?$signed(4'sb0110):$signed(2'sb00)))^($signed({s0,s7,u6,3'sb000}))}}),(5'sb10000)>>(s0),4'sb1010});
  assign y7 = (ctrl[2]?(ctrl[2]?$signed(+(((s2)+(s3))<<((ctrl[1]?s0:2'sb10)))):({($signed(3'sb110))<<<(2'sb11)})&({3{6'sb000010}})):(ctrl[3]?((s1)<<<(3'b010))^((($signed(1'sb0))^($signed(2'b11)))<<($signed((6'sb010011)>>(2'sb10)))):{2{-(5'sb11000)}}));
endmodule
