

================================================================
== Vitis HLS Report for 'ifmap_gen_x'
================================================================
* Date:           Thu Oct 13 07:49:23 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.536 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      258|  10.000 ns|  1.290 us|    2|  258|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_370_1_VITIS_LOOP_373_2  |        0|      256|         2|          1|          1|  0 ~ 256|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     120|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      40|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|      87|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      87|     250|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_16_1_1_U257  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  40|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   0|  0|  40|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1057_fu_144_p2              |         +|   0|  0|  23|          16|           1|
    |add_ln370_fu_156_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln373_fu_220_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln376_fu_200_p2               |         +|   0|  0|  19|          12|          12|
    |ap_condition_108                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1057_3_fu_162_p2           |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1057_fu_138_p2             |      icmp|   0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |select_ln1057_1_fu_176_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln1057_fu_168_p3           |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 120|          74|          53|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_return                             |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_x_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_y_load               |   9|          2|    8|         16|
    |c_row_op_st_blk_n                     |   9|          2|    1|          2|
    |indvar_flatten_fu_68                  |   9|          2|   16|         32|
    |x_fu_60                               |   9|          2|    8|         16|
    |y_fu_64                               |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|   75|        150|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln376_reg_278        |  12|   0|   12|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_return_preg           |   8|   0|    8|          0|
    |indvar_flatten_fu_68     |  16|   0|   16|          0|
    |trunc_ln145_3_reg_288    |  16|   0|   16|          0|
    |trunc_ln145_reg_283      |  16|   0|   16|          0|
    |x_fu_60                  |   8|   0|    8|          0|
    |y_fu_64                  |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  87|   0|   87|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|      ifmap_gen_x|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|      ifmap_gen_x|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|      ifmap_gen_x|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|      ifmap_gen_x|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|      ifmap_gen_x|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|      ifmap_gen_x|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|      ifmap_gen_x|  return value|
|ap_return                 |  out|    8|  ap_ctrl_hs|      ifmap_gen_x|  return value|
|c_row_op_st_dout          |   in|   32|     ap_fifo|      c_row_op_st|       pointer|
|c_row_op_st_empty_n       |   in|    1|     ap_fifo|      c_row_op_st|       pointer|
|c_row_op_st_read          |  out|    1|     ap_fifo|      c_row_op_st|       pointer|
|ifmap_CF_M_real_address0  |  out|   12|   ap_memory|  ifmap_CF_M_real|         array|
|ifmap_CF_M_real_ce0       |  out|    1|   ap_memory|  ifmap_CF_M_real|         array|
|ifmap_CF_M_real_we0       |  out|    1|   ap_memory|  ifmap_CF_M_real|         array|
|ifmap_CF_M_real_d0        |  out|   16|   ap_memory|  ifmap_CF_M_real|         array|
|ifmap_CF_M_imag_address0  |  out|   12|   ap_memory|  ifmap_CF_M_imag|         array|
|ifmap_CF_M_imag_ce0       |  out|    1|   ap_memory|  ifmap_CF_M_imag|         array|
|ifmap_CF_M_imag_we0       |  out|    1|   ap_memory|  ifmap_CF_M_imag|         array|
|ifmap_CF_M_imag_d0        |  out|   16|   ap_memory|  ifmap_CF_M_imag|         array|
|p_read                    |   in|    8|     ap_none|           p_read|        scalar|
+--------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.53>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 5 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 6 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_row_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read" [src/main.cpp:365]   --->   Operation 9 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cast = zext i8 %p_read14" [src/main.cpp:365]   --->   Operation 10 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.17ns)   --->   "%bound = mul i16 %cast, i16 %cast" [src/main.cpp:365]   --->   Operation 11 'mul' 'bound' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln370 = store i16 0, i16 %indvar_flatten" [src/main.cpp:370]   --->   Operation 12 'store' 'store_ln370' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln370 = store i8 0, i8 %y" [src/main.cpp:370]   --->   Operation 13 'store' 'store_ln370' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln370 = store i8 0, i8 %x" [src/main.cpp:370]   --->   Operation 14 'store' 'store_ln370' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln370 = br void" [src/main.cpp:370]   --->   Operation 15 'br' 'br_ln370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten"   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.86ns)   --->   "%icmp_ln1057 = icmp_eq  i16 %indvar_flatten_load, i16 %bound"   --->   Operation 18 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.01ns)   --->   "%add_ln1057 = add i16 %indvar_flatten_load, i16 1"   --->   Operation 19 'add' 'add_ln1057' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %icmp_ln1057, void %._crit_edge, void %._crit_edge7.loopexit"   --->   Operation 20 'br' 'br_ln1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_load = load i8 %x"   --->   Operation 21 'load' 'x_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%y_load = load i8 %y" [src/main.cpp:370]   --->   Operation 22 'load' 'y_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.90ns)   --->   "%add_ln370 = add i8 %y_load, i8 1" [src/main.cpp:370]   --->   Operation 23 'add' 'add_ln370' <Predicate = (!icmp_ln1057)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%icmp_ln1057_3 = icmp_eq  i8 %x_load, i8 %p_read14"   --->   Operation 24 'icmp' 'icmp_ln1057_3' <Predicate = (!icmp_ln1057)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.44ns)   --->   "%select_ln1057 = select i1 %icmp_ln1057_3, i8 0, i8 %x_load"   --->   Operation 25 'select' 'select_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.44ns)   --->   "%select_ln1057_1 = select i1 %icmp_ln1057_3, i8 %add_ln370, i8 %y_load"   --->   Operation 26 'select' 'select_ln1057_1' <Predicate = (!icmp_ln1057)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln376 = trunc i8 %select_ln1057_1" [src/main.cpp:376]   --->   Operation 27 'trunc' 'trunc_ln376' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln376, i6 0" [src/main.cpp:376]   --->   Operation 28 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln376 = zext i8 %select_ln1057" [src/main.cpp:376]   --->   Operation 29 'zext' 'zext_ln376' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.96ns)   --->   "%add_ln376 = add i12 %tmp_cast, i12 %zext_ln376" [src/main.cpp:376]   --->   Operation 30 'add' 'add_ln376' <Predicate = (!icmp_ln1057)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.50ns)   --->   "%c_row_op_st_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %c_row_op_st" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'c_row_op_st_read' <Predicate = (!icmp_ln1057)> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %c_row_op_st_read" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln145_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %c_row_op_st_read, i32 16, i32 31" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'partselect' 'trunc_ln145_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.90ns)   --->   "%add_ln373 = add i8 %select_ln1057, i8 1" [src/main.cpp:373]   --->   Operation 34 'add' 'add_ln373' <Predicate = (!icmp_ln1057)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln1057 = store i16 %add_ln1057, i16 %indvar_flatten"   --->   Operation 35 'store' 'store_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln1057 = store i8 %select_ln1057_1, i8 %y"   --->   Operation 36 'store' 'store_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%store_ln373 = store i8 %add_ln373, i8 %x" [src/main.cpp:373]   --->   Operation 37 'store' 'store_ln373' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln379 = ret i8 %p_read14" [src/main.cpp:379]   --->   Operation 50 'ret' 'ret_ln379' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_370_1_VITIS_LOOP_373_2_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 256, i64 64"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln376_1 = zext i12 %add_ln376" [src/main.cpp:376]   --->   Operation 41 'zext' 'zext_ln376_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ifmap_CF_M_real_addr = getelementptr i16 %ifmap_CF_M_real, i64 0, i64 %zext_ln376_1" [src/main.cpp:376]   --->   Operation 42 'getelementptr' 'ifmap_CF_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ifmap_CF_M_imag_addr = getelementptr i16 %ifmap_CF_M_imag, i64 0, i64 %zext_ln376_1" [src/main.cpp:376]   --->   Operation 43 'getelementptr' 'ifmap_CF_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln368 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [src/main.cpp:368]   --->   Operation 44 'specloopname' 'specloopname_ln368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i16 %trunc_ln145" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'bitcast' 'bitcast_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.35ns)   --->   "%store_ln145 = store i16 %bitcast_ln145, i12 %ifmap_CF_M_real_addr" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'store' 'store_ln145' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln145_1 = bitcast i16 %trunc_ln145_3" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'bitcast' 'bitcast_ln145_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.35ns)   --->   "%store_ln145 = store i16 %bitcast_ln145_1, i12 %ifmap_CF_M_imag_addr" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'store' 'store_ln145' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_row_op_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ifmap_CF_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ifmap_CF_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                     (alloca           ) [ 010]
y                     (alloca           ) [ 010]
indvar_flatten        (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
p_read14              (read             ) [ 000]
cast                  (zext             ) [ 000]
bound                 (mul              ) [ 000]
store_ln370           (store            ) [ 000]
store_ln370           (store            ) [ 000]
store_ln370           (store            ) [ 000]
br_ln370              (br               ) [ 000]
indvar_flatten_load   (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln1057           (icmp             ) [ 010]
add_ln1057            (add              ) [ 000]
br_ln1057             (br               ) [ 000]
x_load                (load             ) [ 000]
y_load                (load             ) [ 000]
add_ln370             (add              ) [ 000]
icmp_ln1057_3         (icmp             ) [ 000]
select_ln1057         (select           ) [ 000]
select_ln1057_1       (select           ) [ 000]
trunc_ln376           (trunc            ) [ 000]
tmp_cast              (bitconcatenate   ) [ 000]
zext_ln376            (zext             ) [ 000]
add_ln376             (add              ) [ 011]
c_row_op_st_read      (read             ) [ 000]
trunc_ln145           (trunc            ) [ 011]
trunc_ln145_3         (partselect       ) [ 011]
add_ln373             (add              ) [ 000]
store_ln1057          (store            ) [ 000]
store_ln1057          (store            ) [ 000]
store_ln373           (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
zext_ln376_1          (zext             ) [ 000]
ifmap_CF_M_real_addr  (getelementptr    ) [ 000]
ifmap_CF_M_imag_addr  (getelementptr    ) [ 000]
specloopname_ln368    (specloopname     ) [ 000]
bitcast_ln145         (bitcast          ) [ 000]
store_ln145           (store            ) [ 000]
bitcast_ln145_1       (bitcast          ) [ 000]
store_ln145           (store            ) [ 000]
br_ln0                (br               ) [ 000]
ret_ln379             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_row_op_st">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_row_op_st"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ifmap_CF_M_real">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifmap_CF_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ifmap_CF_M_imag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifmap_CF_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_370_1_VITIS_LOOP_373_2_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="x_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="y_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read14_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="c_row_op_st_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_row_op_st_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="ifmap_CF_M_real_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="12" slack="0"/>
<pin id="88" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ifmap_CF_M_real_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="ifmap_CF_M_imag_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="12" slack="0"/>
<pin id="95" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ifmap_CF_M_imag_addr/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln145_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln145_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="cast_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="bound_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln370_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln370/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln370_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln370/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln370_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln370/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="indvar_flatten_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln1057_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln1057_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1057/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="x_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="y_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln370_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln370/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln1057_3_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_3/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="select_ln1057_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln1057_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln376_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln376/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln376_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln376/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln376_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln376/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln145_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln145_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="6" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_3/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln373_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln373/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln1057_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1057/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln1057_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1057/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln373_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln376_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln376_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="bitcast_ln145_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="1"/>
<pin id="248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="bitcast_ln145_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="1"/>
<pin id="252" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_1/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="x_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="261" class="1005" name="y_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="268" class="1005" name="indvar_flatten_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="278" class="1005" name="add_ln376_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="1"/>
<pin id="280" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln376 "/>
</bind>
</comp>

<comp id="283" class="1005" name="trunc_ln145_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="1"/>
<pin id="285" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="288" class="1005" name="trunc_ln145_3_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="1"/>
<pin id="290" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="52" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="52" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="84" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="91" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="72" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="110" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="114" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="135" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="160"><net_src comp="153" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="150" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="72" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="150" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="162" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="156" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="153" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="168" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="188" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="78" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="78" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="224"><net_src comp="168" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="144" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="176" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="220" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="257"><net_src comp="60" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="264"><net_src comp="64" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="271"><net_src comp="68" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="281"><net_src comp="200" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="286"><net_src comp="206" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="291"><net_src comp="210" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="250" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_row_op_st | {}
	Port: ifmap_CF_M_real | {2 }
	Port: ifmap_CF_M_imag | {2 }
 - Input state : 
	Port: ifmap_gen_x : c_row_op_st | {1 }
	Port: ifmap_gen_x : p_read | {1 }
  - Chain level:
	State 1
		bound : 1
		store_ln370 : 1
		store_ln370 : 1
		store_ln370 : 1
		indvar_flatten_load : 1
		icmp_ln1057 : 2
		add_ln1057 : 2
		br_ln1057 : 3
		x_load : 1
		y_load : 1
		add_ln370 : 2
		icmp_ln1057_3 : 2
		select_ln1057 : 3
		select_ln1057_1 : 3
		trunc_ln376 : 4
		tmp_cast : 5
		zext_ln376 : 4
		add_ln376 : 6
		add_ln373 : 4
		store_ln1057 : 3
		store_ln1057 : 4
		store_ln373 : 5
	State 2
		ifmap_CF_M_real_addr : 1
		ifmap_CF_M_imag_addr : 1
		store_ln145 : 2
		store_ln145 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln1057_fu_144      |    0    |    0    |    23   |
|    add   |       add_ln370_fu_156      |    0    |    0    |    15   |
|          |       add_ln376_fu_200      |    0    |    0    |    19   |
|          |       add_ln373_fu_220      |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |         bound_fu_114        |    0    |    0    |    40   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln1057_fu_138     |    0    |    0    |    13   |
|          |     icmp_ln1057_3_fu_162    |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|  select  |     select_ln1057_fu_168    |    0    |    0    |    8    |
|          |    select_ln1057_1_fu_176   |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|   read   |     p_read14_read_fu_72     |    0    |    0    |    0    |
|          | c_row_op_st_read_read_fu_78 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         cast_fu_110         |    0    |    0    |    0    |
|   zext   |      zext_ln376_fu_196      |    0    |    0    |    0    |
|          |     zext_ln376_1_fu_241     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln376_fu_184     |    0    |    0    |    0    |
|          |      trunc_ln145_fu_206     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|       tmp_cast_fu_188       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|     trunc_ln145_3_fu_210    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   152   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln376_reg_278  |   12   |
|indvar_flatten_reg_268|   16   |
| trunc_ln145_3_reg_288|   16   |
|  trunc_ln145_reg_283 |   16   |
|       x_reg_254      |    8   |
|       y_reg_261      |    8   |
+----------------------+--------+
|         Total        |   76   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   152  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   76   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   76   |   152  |
+-----------+--------+--------+--------+
