// Seed: 3588330729
module module_0 (
    input wor id_0,
    output supply0 id_1,
    output wire id_2#(
        .id_12(1),
        .id_13(1'b0),
        .id_14(1),
        .id_15(-1'o0)
    ),
    output supply0 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input uwire id_6,
    output supply0 id_7,
    input wand id_8,
    output supply0 id_9,
    input tri id_10
);
  wire id_16;
  wire id_17;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1
    , id_4,
    input wire id_2
    , id_5
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2
  );
endmodule
