{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747841365626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747841365627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 18:29:25 2025 " "Processing started: Wed May 21 18:29:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747841365627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841365627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AHIM -c AHIM " "Command: quartus_map --read_settings_files=on --write_settings_files=off AHIM -c AHIM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841365627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747841365906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747841365906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breakpoint_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file breakpoint_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Breakpoint_RAM " "Found entity 1: Breakpoint_RAM" {  } { { "Breakpoint_RAM.v" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/Breakpoint_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841370361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841370361 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ahim_core_controller.sv(224) " "Verilog HDL information at ahim_core_controller.sv(224): always construct contains both blocking and non-blocking assignments" {  } { { "ahim_core_controller.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/ahim_core_controller.sv" 224 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747841370362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahim_core_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahim_core_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahim_core_controller " "Found entity 1: ahim_core_controller" {  } { { "ahim_core_controller.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/ahim_core_controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841370362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841370362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_ram_ver.v 1 1 " "Found 1 design units, including 1 entities, in source file dp_ram_ver.v" { { "Info" "ISGN_ENTITY_NAME" "1 dp_ram_ver " "Found entity 1: dp_ram_ver" {  } { { "dp_ram_ver.v" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/dp_ram_ver.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841370364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841370364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TX_UNIT " "Found entity 1: TX_UNIT" {  } { { "TX_UNIT.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/TX_UNIT.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841370365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841370365 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RX_UNIT.sv(47) " "Verilog HDL information at RX_UNIT.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "RX_UNIT.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/RX_UNIT.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747841370366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file rx_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RX_UNIT " "Found entity 1: RX_UNIT" {  } { { "RX_UNIT.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/RX_UNIT.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841370366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841370366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "result_filo.sv 1 1 " "Found 1 design units, including 1 entities, in source file result_filo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Result_FILO " "Found entity 1: Result_FILO" {  } { { "Result_FILO.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/Result_FILO.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841370367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841370367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_rx_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ocr_rx_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OCR_RX_UNIT " "Found entity 1: OCR_RX_UNIT" {  } { { "OCR_RX_UNIT.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/OCR_RX_UNIT.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841370368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841370368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_rx_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file ocr_rx_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocr_rx_pkg (SystemVerilog) " "Found design unit 1: ocr_rx_pkg (SystemVerilog)" {  } { { "ocr_rx_pkg.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/ocr_rx_pkg.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841370369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841370369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahim_config_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file ahim_config_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ahim_config_pkg (SystemVerilog) " "Found design unit 1: ahim_config_pkg (SystemVerilog)" {  } { { "ahim_config_pkg.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/ahim_config_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841370370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841370370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahim.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHIM " "Found entity 1: AHIM" {  } { { "AHIM.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/AHIM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841370372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841370372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AHIM " "Elaborating entity \"AHIM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747841370415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahim_core_controller ahim_core_controller:ahim_cc " "Elaborating entity \"ahim_core_controller\" for hierarchy \"ahim_core_controller:ahim_cc\"" {  } { { "AHIM.sv" "ahim_cc" { Text "D:/FInal_project_FPGA/Bridge/AHIM/AHIM.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747841370439 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_cmd ahim_core_controller.sv(61) " "Verilog HDL or VHDL warning at ahim_core_controller.sv(61): object \"empty_cmd\" assigned a value but never read" {  } { { "ahim_core_controller.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/ahim_core_controller.sv" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747841370440 "|AHIM|ahim_core_controller:ahim_cc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_UNIT TX_UNIT:tx_unit " "Elaborating entity \"TX_UNIT\" for hierarchy \"TX_UNIT:tx_unit\"" {  } { { "AHIM.sv" "tx_unit" { Text "D:/FInal_project_FPGA/Bridge/AHIM/AHIM.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747841370464 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first_read TX_UNIT.sv(21) " "Verilog HDL or VHDL warning at TX_UNIT.sv(21): object \"first_read\" assigned a value but never read" {  } { { "TX_UNIT.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/TX_UNIT.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747841370464 "|AHIM|TX_UNIT:tx_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_UNIT RX_UNIT:rx_unit " "Elaborating entity \"RX_UNIT\" for hierarchy \"RX_UNIT:rx_unit\"" {  } { { "AHIM.sv" "rx_unit" { Text "D:/FInal_project_FPGA/Bridge/AHIM/AHIM.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747841370471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OCR_RX_UNIT OCR_RX_UNIT:ocr_rx_unit " "Elaborating entity \"OCR_RX_UNIT\" for hierarchy \"OCR_RX_UNIT:ocr_rx_unit\"" {  } { { "AHIM.sv" "ocr_rx_unit" { Text "D:/FInal_project_FPGA/Bridge/AHIM/AHIM.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747841370478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comper_SIPO_1 OCR_RX_UNIT.sv(24) " "Verilog HDL or VHDL warning at OCR_RX_UNIT.sv(24): object \"comper_SIPO_1\" assigned a value but never read" {  } { { "OCR_RX_UNIT.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/OCR_RX_UNIT.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747841370479 "|AHIM|OCR_RX_UNIT:ocr_rx_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Result_FILO Result_FILO:filo_inst " "Elaborating entity \"Result_FILO\" for hierarchy \"Result_FILO:filo_inst\"" {  } { { "AHIM.sv" "filo_inst" { Text "D:/FInal_project_FPGA/Bridge/AHIM/AHIM.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747841370501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_ram_ver Result_FILO:filo_inst\|dp_ram_ver:filo_inst " "Elaborating entity \"dp_ram_ver\" for hierarchy \"Result_FILO:filo_inst\|dp_ram_ver:filo_inst\"" {  } { { "Result_FILO.sv" "filo_inst" { Text "D:/FInal_project_FPGA/Bridge/AHIM/Result_FILO.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747841370508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Result_FILO:filo_inst\|dp_ram_ver:filo_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Result_FILO:filo_inst\|dp_ram_ver:filo_inst\|altsyncram:altsyncram_component\"" {  } { { "dp_ram_ver.v" "altsyncram_component" { Text "D:/FInal_project_FPGA/Bridge/AHIM/dp_ram_ver.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747841370538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Result_FILO:filo_inst\|dp_ram_ver:filo_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Result_FILO:filo_inst\|dp_ram_ver:filo_inst\|altsyncram:altsyncram_component\"" {  } { { "dp_ram_ver.v" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/dp_ram_ver.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747841370540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Result_FILO:filo_inst\|dp_ram_ver:filo_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Result_FILO:filo_inst\|dp_ram_ver:filo_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370540 ""}  } { { "dp_ram_ver.v" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/dp_ram_ver.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747841370540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3e02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3e02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3e02 " "Found entity 1: altsyncram_3e02" {  } { { "db/altsyncram_3e02.tdf" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/db/altsyncram_3e02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841370588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841370588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3e02 Result_FILO:filo_inst\|dp_ram_ver:filo_inst\|altsyncram:altsyncram_component\|altsyncram_3e02:auto_generated " "Elaborating entity \"altsyncram_3e02\" for hierarchy \"Result_FILO:filo_inst\|dp_ram_ver:filo_inst\|altsyncram:altsyncram_component\|altsyncram_3e02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747841370588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_ram_ver dp_ram_ver:img_ram " "Elaborating entity \"dp_ram_ver\" for hierarchy \"dp_ram_ver:img_ram\"" {  } { { "AHIM.sv" "img_ram" { Text "D:/FInal_project_FPGA/Bridge/AHIM/AHIM.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747841370592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dp_ram_ver:img_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dp_ram_ver:img_ram\|altsyncram:altsyncram_component\"" {  } { { "dp_ram_ver.v" "altsyncram_component" { Text "D:/FInal_project_FPGA/Bridge/AHIM/dp_ram_ver.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747841370598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dp_ram_ver:img_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dp_ram_ver:img_ram\|altsyncram:altsyncram_component\"" {  } { { "dp_ram_ver.v" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/dp_ram_ver.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747841370599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dp_ram_ver:img_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"dp_ram_ver:img_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7812 " "Parameter \"numwords_a\" = \"7812\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 7812 " "Parameter \"numwords_b\" = \"7812\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370600 ""}  } { { "dp_ram_ver.v" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/dp_ram_ver.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747841370600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rn02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rn02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rn02 " "Found entity 1: altsyncram_rn02" {  } { { "db/altsyncram_rn02.tdf" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/db/altsyncram_rn02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841370646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841370646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rn02 dp_ram_ver:img_ram\|altsyncram:altsyncram_component\|altsyncram_rn02:auto_generated " "Elaborating entity \"altsyncram_rn02\" for hierarchy \"dp_ram_ver:img_ram\|altsyncram:altsyncram_component\|altsyncram_rn02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747841370646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Breakpoint_RAM Breakpoint_RAM:Breakpoint_ram " "Elaborating entity \"Breakpoint_RAM\" for hierarchy \"Breakpoint_RAM:Breakpoint_ram\"" {  } { { "AHIM.sv" "Breakpoint_ram" { Text "D:/FInal_project_FPGA/Bridge/AHIM/AHIM.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747841370650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Breakpoint_RAM:Breakpoint_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Breakpoint_RAM:Breakpoint_ram\|altsyncram:altsyncram_component\"" {  } { { "breakpoint_ram.v" "altsyncram_component" { Text "D:/FInal_project_FPGA/Bridge/AHIM/breakpoint_ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747841370654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Breakpoint_RAM:Breakpoint_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Breakpoint_RAM:Breakpoint_ram\|altsyncram:altsyncram_component\"" {  } { { "breakpoint_ram.v" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/breakpoint_ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747841370656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Breakpoint_RAM:Breakpoint_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Breakpoint_RAM:Breakpoint_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747841370656 ""}  } { { "breakpoint_ram.v" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/breakpoint_ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747841370656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ae02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ae02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ae02 " "Found entity 1: altsyncram_ae02" {  } { { "db/altsyncram_ae02.tdf" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/db/altsyncram_ae02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841370688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841370688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ae02 Breakpoint_RAM:Breakpoint_ram\|altsyncram:altsyncram_component\|altsyncram_ae02:auto_generated " "Elaborating entity \"altsyncram_ae02\" for hierarchy \"Breakpoint_RAM:Breakpoint_ram\|altsyncram:altsyncram_component\|altsyncram_ae02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747841370688 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747841371232 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PIO_STATUS\[9\] GND " "Pin \"PIO_STATUS\[9\]\" is stuck at GND" {  } { { "AHIM.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/AHIM.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747841371423 "|AHIM|PIO_STATUS[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PIO_STATUS\[26\] GND " "Pin \"PIO_STATUS\[26\]\" is stuck at GND" {  } { { "AHIM.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/AHIM.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747841371423 "|AHIM|PIO_STATUS[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PIO_STATUS\[27\] GND " "Pin \"PIO_STATUS\[27\]\" is stuck at GND" {  } { { "AHIM.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/AHIM.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747841371423 "|AHIM|PIO_STATUS[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PIO_STATUS\[28\] GND " "Pin \"PIO_STATUS\[28\]\" is stuck at GND" {  } { { "AHIM.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/AHIM.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747841371423 "|AHIM|PIO_STATUS[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PIO_STATUS\[29\] GND " "Pin \"PIO_STATUS\[29\]\" is stuck at GND" {  } { { "AHIM.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/AHIM.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747841371423 "|AHIM|PIO_STATUS[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PIO_STATUS\[30\] GND " "Pin \"PIO_STATUS\[30\]\" is stuck at GND" {  } { { "AHIM.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/AHIM.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747841371423 "|AHIM|PIO_STATUS[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PIO_STATUS\[31\] GND " "Pin \"PIO_STATUS\[31\]\" is stuck at GND" {  } { { "AHIM.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/AHIM.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747841371423 "|AHIM|PIO_STATUS[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747841371423 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747841371523 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747841371833 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FInal_project_FPGA/Bridge/AHIM/output_files/AHIM.map.smsg " "Generated suppressed messages file D:/FInal_project_FPGA/Bridge/AHIM/output_files/AHIM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841371912 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747841372091 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747841372091 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIO_CMD\[0\] " "No output dependent on input pin \"PIO_CMD\[0\]\"" {  } { { "AHIM.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/AHIM.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747841372230 "|AHIM|PIO_CMD[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIO_CMD\[1\] " "No output dependent on input pin \"PIO_CMD\[1\]\"" {  } { { "AHIM.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/AHIM.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747841372230 "|AHIM|PIO_CMD[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747841372230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1629 " "Implemented 1629 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "269 " "Implemented 269 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747841372233 ""} { "Info" "ICUT_CUT_TM_OPINS" "324 " "Implemented 324 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747841372233 ""} { "Info" "ICUT_CUT_TM_LCELLS" "764 " "Implemented 764 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747841372233 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1747841372233 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747841372233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747841372250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 18:29:32 2025 " "Processing ended: Wed May 21 18:29:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747841372250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747841372250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747841372250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841372250 ""}
