
HAUT_FPMODE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001c38  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000038  20000000  00001c38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000130  20000038  00001c70  00020038  2**2
                  ALLOC
  3 .stack        00002000  20000168  00001da0  00020038  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
  6 .debug_info   00026bca  00000000  00000000  000200b9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003bbb  00000000  00000000  00046c83  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000045c6  00000000  00000000  0004a83e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000004e0  00000000  00000000  0004ee04  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000548  00000000  00000000  0004f2e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00013b59  00000000  00000000  0004f82c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000ba5d  00000000  00000000  00063385  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0005ef03  00000000  00000000  0006ede2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000b1c  00000000  00000000  000cdce8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	68 21 00 20 2d 18 00 00 29 18 00 00 29 18 00 00     h!. -...)...)...
	...
      2c:	29 18 00 00 00 00 00 00 00 00 00 00 29 18 00 00     )...........)...
      3c:	29 18 00 00 29 18 00 00 29 18 00 00 29 18 00 00     )...)...)...)...
      4c:	29 18 00 00 ed 0a 00 00 29 18 00 00 29 18 00 00     ).......)...)...
      5c:	41 0a 00 00 51 0a 00 00 61 0a 00 00 71 0a 00 00     A...Q...a...q...
      6c:	81 0a 00 00 91 0a 00 00 29 18 00 00 29 18 00 00     ........)...)...
      7c:	29 18 00 00 29 18 00 00 29 18 00 00 29 18 00 00     )...)...)...)...
      8c:	29 18 00 00 29 18 00 00 29 18 00 00 29 18 00 00     )...)...)...)...
      9c:	29 18 00 00 29 18 00 00                             )...)...

000000a4 <__do_global_dtors_aux>:
      a4:	b510      	push	{r4, lr}
      a6:	4c06      	ldr	r4, [pc, #24]	; (c0 <__do_global_dtors_aux+0x1c>)
      a8:	7823      	ldrb	r3, [r4, #0]
      aa:	2b00      	cmp	r3, #0
      ac:	d107      	bne.n	be <__do_global_dtors_aux+0x1a>
      ae:	4b05      	ldr	r3, [pc, #20]	; (c4 <__do_global_dtors_aux+0x20>)
      b0:	2b00      	cmp	r3, #0
      b2:	d002      	beq.n	ba <__do_global_dtors_aux+0x16>
      b4:	4804      	ldr	r0, [pc, #16]	; (c8 <__do_global_dtors_aux+0x24>)
      b6:	e000      	b.n	ba <__do_global_dtors_aux+0x16>
      b8:	bf00      	nop
      ba:	2301      	movs	r3, #1
      bc:	7023      	strb	r3, [r4, #0]
      be:	bd10      	pop	{r4, pc}
      c0:	20000038 	.word	0x20000038
      c4:	00000000 	.word	0x00000000
      c8:	00001c38 	.word	0x00001c38

000000cc <frame_dummy>:
      cc:	4b08      	ldr	r3, [pc, #32]	; (f0 <frame_dummy+0x24>)
      ce:	b510      	push	{r4, lr}
      d0:	2b00      	cmp	r3, #0
      d2:	d003      	beq.n	dc <frame_dummy+0x10>
      d4:	4907      	ldr	r1, [pc, #28]	; (f4 <frame_dummy+0x28>)
      d6:	4808      	ldr	r0, [pc, #32]	; (f8 <frame_dummy+0x2c>)
      d8:	e000      	b.n	dc <frame_dummy+0x10>
      da:	bf00      	nop
      dc:	4807      	ldr	r0, [pc, #28]	; (fc <frame_dummy+0x30>)
      de:	6803      	ldr	r3, [r0, #0]
      e0:	2b00      	cmp	r3, #0
      e2:	d100      	bne.n	e6 <frame_dummy+0x1a>
      e4:	bd10      	pop	{r4, pc}
      e6:	4b06      	ldr	r3, [pc, #24]	; (100 <frame_dummy+0x34>)
      e8:	2b00      	cmp	r3, #0
      ea:	d0fb      	beq.n	e4 <frame_dummy+0x18>
      ec:	4798      	blx	r3
      ee:	e7f9      	b.n	e4 <frame_dummy+0x18>
      f0:	00000000 	.word	0x00000000
      f4:	2000003c 	.word	0x2000003c
      f8:	00001c38 	.word	0x00001c38
      fc:	00001c38 	.word	0x00001c38
     100:	00000000 	.word	0x00000000

00000104 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     104:	4a04      	ldr	r2, [pc, #16]	; (118 <_extint_enable+0x14>)
     106:	7813      	ldrb	r3, [r2, #0]
     108:	2102      	movs	r1, #2
     10a:	430b      	orrs	r3, r1
     10c:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     10e:	7853      	ldrb	r3, [r2, #1]
     110:	b25b      	sxtb	r3, r3
     112:	2b00      	cmp	r3, #0
     114:	dbfb      	blt.n	10e <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     116:	4770      	bx	lr
     118:	40001800 	.word	0x40001800

0000011c <_system_extint_init>:
{
     11c:	b500      	push	{lr}
     11e:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     120:	4a12      	ldr	r2, [pc, #72]	; (16c <_system_extint_init+0x50>)
     122:	6993      	ldr	r3, [r2, #24]
     124:	2140      	movs	r1, #64	; 0x40
     126:	430b      	orrs	r3, r1
     128:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     12a:	a901      	add	r1, sp, #4
     12c:	2300      	movs	r3, #0
     12e:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     130:	2003      	movs	r0, #3
     132:	4b0f      	ldr	r3, [pc, #60]	; (170 <_system_extint_init+0x54>)
     134:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     136:	2003      	movs	r0, #3
     138:	4b0e      	ldr	r3, [pc, #56]	; (174 <_system_extint_init+0x58>)
     13a:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     13c:	4a0e      	ldr	r2, [pc, #56]	; (178 <_system_extint_init+0x5c>)
     13e:	7813      	ldrb	r3, [r2, #0]
     140:	2101      	movs	r1, #1
     142:	430b      	orrs	r3, r1
     144:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     146:	7853      	ldrb	r3, [r2, #1]
     148:	b25b      	sxtb	r3, r3
     14a:	2b00      	cmp	r3, #0
     14c:	dbfb      	blt.n	146 <_system_extint_init+0x2a>
     14e:	4b0b      	ldr	r3, [pc, #44]	; (17c <_system_extint_init+0x60>)
     150:	0019      	movs	r1, r3
     152:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     154:	2200      	movs	r2, #0
     156:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     158:	4299      	cmp	r1, r3
     15a:	d1fc      	bne.n	156 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     15c:	2210      	movs	r2, #16
     15e:	4b08      	ldr	r3, [pc, #32]	; (180 <_system_extint_init+0x64>)
     160:	601a      	str	r2, [r3, #0]
	_extint_enable();
     162:	4b08      	ldr	r3, [pc, #32]	; (184 <_system_extint_init+0x68>)
     164:	4798      	blx	r3
}
     166:	b003      	add	sp, #12
     168:	bd00      	pop	{pc}
     16a:	46c0      	nop			; (mov r8, r8)
     16c:	40000400 	.word	0x40000400
     170:	000016d1 	.word	0x000016d1
     174:	00001645 	.word	0x00001645
     178:	40001800 	.word	0x40001800
     17c:	20000090 	.word	0x20000090
     180:	e000e100 	.word	0xe000e100
     184:	00000105 	.word	0x00000105

00000188 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     188:	2300      	movs	r3, #0
     18a:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     18c:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     18e:	2201      	movs	r2, #1
     190:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     192:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     194:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     196:	3302      	adds	r3, #2
     198:	72c3      	strb	r3, [r0, #11]
}
     19a:	4770      	bx	lr

0000019c <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     19c:	b5f0      	push	{r4, r5, r6, r7, lr}
     19e:	b083      	sub	sp, #12
     1a0:	0005      	movs	r5, r0
     1a2:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     1a4:	a901      	add	r1, sp, #4
     1a6:	2300      	movs	r3, #0
     1a8:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     1aa:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     1ac:	7923      	ldrb	r3, [r4, #4]
     1ae:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     1b0:	7a23      	ldrb	r3, [r4, #8]
     1b2:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     1b4:	7820      	ldrb	r0, [r4, #0]
     1b6:	4b15      	ldr	r3, [pc, #84]	; (20c <extint_chan_set_config+0x70>)
     1b8:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     1ba:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
     1bc:	2d1f      	cmp	r5, #31
     1be:	d800      	bhi.n	1c2 <extint_chan_set_config+0x26>
		return eics[eic_index];
     1c0:	4813      	ldr	r0, [pc, #76]	; (210 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     1c2:	2207      	movs	r2, #7
     1c4:	402a      	ands	r2, r5
     1c6:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     1c8:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     1ca:	7aa3      	ldrb	r3, [r4, #10]
     1cc:	2b00      	cmp	r3, #0
     1ce:	d001      	beq.n	1d4 <extint_chan_set_config+0x38>
     1d0:	2308      	movs	r3, #8
     1d2:	431f      	orrs	r7, r3
     1d4:	08eb      	lsrs	r3, r5, #3
     1d6:	009b      	lsls	r3, r3, #2
     1d8:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     1da:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     1dc:	260f      	movs	r6, #15
     1de:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     1e0:	43b1      	bics	r1, r6
			(new_config << config_pos);
     1e2:	4097      	lsls	r7, r2
     1e4:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     1e6:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
     1e8:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     1ea:	7a63      	ldrb	r3, [r4, #9]
     1ec:	2b00      	cmp	r3, #0
     1ee:	d106      	bne.n	1fe <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     1f0:	6943      	ldr	r3, [r0, #20]
     1f2:	2201      	movs	r2, #1
     1f4:	40aa      	lsls	r2, r5
     1f6:	4393      	bics	r3, r2
     1f8:	6143      	str	r3, [r0, #20]
	}
}
     1fa:	b003      	add	sp, #12
     1fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     1fe:	6942      	ldr	r2, [r0, #20]
     200:	2301      	movs	r3, #1
     202:	40ab      	lsls	r3, r5
     204:	4313      	orrs	r3, r2
     206:	6143      	str	r3, [r0, #20]
     208:	e7f7      	b.n	1fa <extint_chan_set_config+0x5e>
     20a:	46c0      	nop			; (mov r8, r8)
     20c:	000017c9 	.word	0x000017c9
     210:	40001800 	.word	0x40001800

00000214 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     214:	b5f0      	push	{r4, r5, r6, r7, lr}
     216:	46de      	mov	lr, fp
     218:	4657      	mov	r7, sl
     21a:	464e      	mov	r6, r9
     21c:	4645      	mov	r5, r8
     21e:	b5e0      	push	{r5, r6, r7, lr}
     220:	b087      	sub	sp, #28
     222:	4680      	mov	r8, r0
     224:	9104      	str	r1, [sp, #16]
     226:	0016      	movs	r6, r2
     228:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     22a:	2200      	movs	r2, #0
     22c:	2300      	movs	r3, #0
     22e:	2100      	movs	r1, #0
     230:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     232:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     234:	2001      	movs	r0, #1
     236:	0021      	movs	r1, r4
     238:	9600      	str	r6, [sp, #0]
     23a:	9701      	str	r7, [sp, #4]
     23c:	465c      	mov	r4, fp
     23e:	9403      	str	r4, [sp, #12]
     240:	4644      	mov	r4, r8
     242:	9405      	str	r4, [sp, #20]
     244:	e013      	b.n	26e <long_division+0x5a>
     246:	2420      	movs	r4, #32
     248:	1a64      	subs	r4, r4, r1
     24a:	0005      	movs	r5, r0
     24c:	40e5      	lsrs	r5, r4
     24e:	46a8      	mov	r8, r5
     250:	e014      	b.n	27c <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     252:	9c00      	ldr	r4, [sp, #0]
     254:	9d01      	ldr	r5, [sp, #4]
     256:	1b12      	subs	r2, r2, r4
     258:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     25a:	465c      	mov	r4, fp
     25c:	464d      	mov	r5, r9
     25e:	432c      	orrs	r4, r5
     260:	46a3      	mov	fp, r4
     262:	9c03      	ldr	r4, [sp, #12]
     264:	4645      	mov	r5, r8
     266:	432c      	orrs	r4, r5
     268:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     26a:	3901      	subs	r1, #1
     26c:	d325      	bcc.n	2ba <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     26e:	2420      	movs	r4, #32
     270:	4264      	negs	r4, r4
     272:	190c      	adds	r4, r1, r4
     274:	d4e7      	bmi.n	246 <long_division+0x32>
     276:	0005      	movs	r5, r0
     278:	40a5      	lsls	r5, r4
     27a:	46a8      	mov	r8, r5
     27c:	0004      	movs	r4, r0
     27e:	408c      	lsls	r4, r1
     280:	46a1      	mov	r9, r4
		r = r << 1;
     282:	1892      	adds	r2, r2, r2
     284:	415b      	adcs	r3, r3
     286:	0014      	movs	r4, r2
     288:	001d      	movs	r5, r3
		if (n & bit_shift) {
     28a:	9e05      	ldr	r6, [sp, #20]
     28c:	464f      	mov	r7, r9
     28e:	403e      	ands	r6, r7
     290:	46b4      	mov	ip, r6
     292:	9e04      	ldr	r6, [sp, #16]
     294:	4647      	mov	r7, r8
     296:	403e      	ands	r6, r7
     298:	46b2      	mov	sl, r6
     29a:	4666      	mov	r6, ip
     29c:	4657      	mov	r7, sl
     29e:	433e      	orrs	r6, r7
     2a0:	d003      	beq.n	2aa <long_division+0x96>
			r |= 0x01;
     2a2:	0006      	movs	r6, r0
     2a4:	4326      	orrs	r6, r4
     2a6:	0032      	movs	r2, r6
     2a8:	002b      	movs	r3, r5
		if (r >= d) {
     2aa:	9c00      	ldr	r4, [sp, #0]
     2ac:	9d01      	ldr	r5, [sp, #4]
     2ae:	429d      	cmp	r5, r3
     2b0:	d8db      	bhi.n	26a <long_division+0x56>
     2b2:	d1ce      	bne.n	252 <long_division+0x3e>
     2b4:	4294      	cmp	r4, r2
     2b6:	d8d8      	bhi.n	26a <long_division+0x56>
     2b8:	e7cb      	b.n	252 <long_division+0x3e>
     2ba:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     2bc:	4658      	mov	r0, fp
     2be:	0019      	movs	r1, r3
     2c0:	b007      	add	sp, #28
     2c2:	bc3c      	pop	{r2, r3, r4, r5}
     2c4:	4690      	mov	r8, r2
     2c6:	4699      	mov	r9, r3
     2c8:	46a2      	mov	sl, r4
     2ca:	46ab      	mov	fp, r5
     2cc:	bdf0      	pop	{r4, r5, r6, r7, pc}

000002ce <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     2ce:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     2d0:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     2d2:	2340      	movs	r3, #64	; 0x40
     2d4:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     2d6:	4281      	cmp	r1, r0
     2d8:	d202      	bcs.n	2e0 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     2da:	0018      	movs	r0, r3
     2dc:	bd10      	pop	{r4, pc}
		baud_calculated++;
     2de:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     2e0:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     2e2:	1c63      	adds	r3, r4, #1
     2e4:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     2e6:	4288      	cmp	r0, r1
     2e8:	d9f9      	bls.n	2de <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     2ea:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     2ec:	2cff      	cmp	r4, #255	; 0xff
     2ee:	d8f4      	bhi.n	2da <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     2f0:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     2f2:	2300      	movs	r3, #0
     2f4:	e7f1      	b.n	2da <_sercom_get_sync_baud_val+0xc>
	...

000002f8 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     2f8:	b5f0      	push	{r4, r5, r6, r7, lr}
     2fa:	b083      	sub	sp, #12
     2fc:	000f      	movs	r7, r1
     2fe:	0016      	movs	r6, r2
     300:	aa08      	add	r2, sp, #32
     302:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     304:	0004      	movs	r4, r0
     306:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     308:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     30a:	42bc      	cmp	r4, r7
     30c:	d902      	bls.n	314 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     30e:	0010      	movs	r0, r2
     310:	b003      	add	sp, #12
     312:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     314:	2b00      	cmp	r3, #0
     316:	d114      	bne.n	342 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     318:	0002      	movs	r2, r0
     31a:	0008      	movs	r0, r1
     31c:	2100      	movs	r1, #0
     31e:	4c19      	ldr	r4, [pc, #100]	; (384 <_sercom_get_async_baud_val+0x8c>)
     320:	47a0      	blx	r4
     322:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     324:	003a      	movs	r2, r7
     326:	2300      	movs	r3, #0
     328:	2000      	movs	r0, #0
     32a:	4c17      	ldr	r4, [pc, #92]	; (388 <_sercom_get_async_baud_val+0x90>)
     32c:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     32e:	2200      	movs	r2, #0
     330:	2301      	movs	r3, #1
     332:	1a12      	subs	r2, r2, r0
     334:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     336:	0c12      	lsrs	r2, r2, #16
     338:	041b      	lsls	r3, r3, #16
     33a:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     33c:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     33e:	2200      	movs	r2, #0
     340:	e7e5      	b.n	30e <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     342:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     344:	2b01      	cmp	r3, #1
     346:	d1f9      	bne.n	33c <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     348:	000a      	movs	r2, r1
     34a:	2300      	movs	r3, #0
     34c:	2100      	movs	r1, #0
     34e:	4c0d      	ldr	r4, [pc, #52]	; (384 <_sercom_get_async_baud_val+0x8c>)
     350:	47a0      	blx	r4
     352:	0002      	movs	r2, r0
     354:	000b      	movs	r3, r1
     356:	9200      	str	r2, [sp, #0]
     358:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     35a:	0038      	movs	r0, r7
     35c:	2100      	movs	r1, #0
     35e:	4c0a      	ldr	r4, [pc, #40]	; (388 <_sercom_get_async_baud_val+0x90>)
     360:	47a0      	blx	r4
     362:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     364:	2380      	movs	r3, #128	; 0x80
     366:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     368:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     36a:	4298      	cmp	r0, r3
     36c:	d8cf      	bhi.n	30e <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     36e:	0f79      	lsrs	r1, r7, #29
     370:	00f8      	lsls	r0, r7, #3
     372:	9a00      	ldr	r2, [sp, #0]
     374:	9b01      	ldr	r3, [sp, #4]
     376:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     378:	00ea      	lsls	r2, r5, #3
     37a:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     37c:	b2d2      	uxtb	r2, r2
     37e:	0352      	lsls	r2, r2, #13
     380:	432a      	orrs	r2, r5
     382:	e7db      	b.n	33c <_sercom_get_async_baud_val+0x44>
     384:	00001a49 	.word	0x00001a49
     388:	00000215 	.word	0x00000215

0000038c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     38c:	b510      	push	{r4, lr}
     38e:	b082      	sub	sp, #8
     390:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     392:	4b0e      	ldr	r3, [pc, #56]	; (3cc <sercom_set_gclk_generator+0x40>)
     394:	781b      	ldrb	r3, [r3, #0]
     396:	2b00      	cmp	r3, #0
     398:	d007      	beq.n	3aa <sercom_set_gclk_generator+0x1e>
     39a:	2900      	cmp	r1, #0
     39c:	d105      	bne.n	3aa <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     39e:	4b0b      	ldr	r3, [pc, #44]	; (3cc <sercom_set_gclk_generator+0x40>)
     3a0:	785b      	ldrb	r3, [r3, #1]
     3a2:	4283      	cmp	r3, r0
     3a4:	d010      	beq.n	3c8 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     3a6:	201d      	movs	r0, #29
     3a8:	e00c      	b.n	3c4 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     3aa:	a901      	add	r1, sp, #4
     3ac:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     3ae:	200c      	movs	r0, #12
     3b0:	4b07      	ldr	r3, [pc, #28]	; (3d0 <sercom_set_gclk_generator+0x44>)
     3b2:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     3b4:	200c      	movs	r0, #12
     3b6:	4b07      	ldr	r3, [pc, #28]	; (3d4 <sercom_set_gclk_generator+0x48>)
     3b8:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     3ba:	4b04      	ldr	r3, [pc, #16]	; (3cc <sercom_set_gclk_generator+0x40>)
     3bc:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     3be:	2201      	movs	r2, #1
     3c0:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     3c2:	2000      	movs	r0, #0
}
     3c4:	b002      	add	sp, #8
     3c6:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     3c8:	2000      	movs	r0, #0
     3ca:	e7fb      	b.n	3c4 <sercom_set_gclk_generator+0x38>
     3cc:	20000054 	.word	0x20000054
     3d0:	000016d1 	.word	0x000016d1
     3d4:	00001645 	.word	0x00001645

000003d8 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     3d8:	4b40      	ldr	r3, [pc, #256]	; (4dc <_sercom_get_default_pad+0x104>)
     3da:	4298      	cmp	r0, r3
     3dc:	d031      	beq.n	442 <_sercom_get_default_pad+0x6a>
     3de:	d90a      	bls.n	3f6 <_sercom_get_default_pad+0x1e>
     3e0:	4b3f      	ldr	r3, [pc, #252]	; (4e0 <_sercom_get_default_pad+0x108>)
     3e2:	4298      	cmp	r0, r3
     3e4:	d04d      	beq.n	482 <_sercom_get_default_pad+0xaa>
     3e6:	4b3f      	ldr	r3, [pc, #252]	; (4e4 <_sercom_get_default_pad+0x10c>)
     3e8:	4298      	cmp	r0, r3
     3ea:	d05a      	beq.n	4a2 <_sercom_get_default_pad+0xca>
     3ec:	4b3e      	ldr	r3, [pc, #248]	; (4e8 <_sercom_get_default_pad+0x110>)
     3ee:	4298      	cmp	r0, r3
     3f0:	d037      	beq.n	462 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     3f2:	2000      	movs	r0, #0
}
     3f4:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     3f6:	4b3d      	ldr	r3, [pc, #244]	; (4ec <_sercom_get_default_pad+0x114>)
     3f8:	4298      	cmp	r0, r3
     3fa:	d00c      	beq.n	416 <_sercom_get_default_pad+0x3e>
     3fc:	4b3c      	ldr	r3, [pc, #240]	; (4f0 <_sercom_get_default_pad+0x118>)
     3fe:	4298      	cmp	r0, r3
     400:	d1f7      	bne.n	3f2 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     402:	2901      	cmp	r1, #1
     404:	d017      	beq.n	436 <_sercom_get_default_pad+0x5e>
     406:	2900      	cmp	r1, #0
     408:	d05d      	beq.n	4c6 <_sercom_get_default_pad+0xee>
     40a:	2902      	cmp	r1, #2
     40c:	d015      	beq.n	43a <_sercom_get_default_pad+0x62>
     40e:	2903      	cmp	r1, #3
     410:	d015      	beq.n	43e <_sercom_get_default_pad+0x66>
	return 0;
     412:	2000      	movs	r0, #0
     414:	e7ee      	b.n	3f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     416:	2901      	cmp	r1, #1
     418:	d007      	beq.n	42a <_sercom_get_default_pad+0x52>
     41a:	2900      	cmp	r1, #0
     41c:	d051      	beq.n	4c2 <_sercom_get_default_pad+0xea>
     41e:	2902      	cmp	r1, #2
     420:	d005      	beq.n	42e <_sercom_get_default_pad+0x56>
     422:	2903      	cmp	r1, #3
     424:	d005      	beq.n	432 <_sercom_get_default_pad+0x5a>
	return 0;
     426:	2000      	movs	r0, #0
     428:	e7e4      	b.n	3f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     42a:	4832      	ldr	r0, [pc, #200]	; (4f4 <_sercom_get_default_pad+0x11c>)
     42c:	e7e2      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     42e:	4832      	ldr	r0, [pc, #200]	; (4f8 <_sercom_get_default_pad+0x120>)
     430:	e7e0      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     432:	4832      	ldr	r0, [pc, #200]	; (4fc <_sercom_get_default_pad+0x124>)
     434:	e7de      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     436:	4832      	ldr	r0, [pc, #200]	; (500 <_sercom_get_default_pad+0x128>)
     438:	e7dc      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     43a:	4832      	ldr	r0, [pc, #200]	; (504 <_sercom_get_default_pad+0x12c>)
     43c:	e7da      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     43e:	4832      	ldr	r0, [pc, #200]	; (508 <_sercom_get_default_pad+0x130>)
     440:	e7d8      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     442:	2901      	cmp	r1, #1
     444:	d007      	beq.n	456 <_sercom_get_default_pad+0x7e>
     446:	2900      	cmp	r1, #0
     448:	d03f      	beq.n	4ca <_sercom_get_default_pad+0xf2>
     44a:	2902      	cmp	r1, #2
     44c:	d005      	beq.n	45a <_sercom_get_default_pad+0x82>
     44e:	2903      	cmp	r1, #3
     450:	d005      	beq.n	45e <_sercom_get_default_pad+0x86>
	return 0;
     452:	2000      	movs	r0, #0
     454:	e7ce      	b.n	3f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     456:	482d      	ldr	r0, [pc, #180]	; (50c <_sercom_get_default_pad+0x134>)
     458:	e7cc      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     45a:	482d      	ldr	r0, [pc, #180]	; (510 <_sercom_get_default_pad+0x138>)
     45c:	e7ca      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     45e:	482d      	ldr	r0, [pc, #180]	; (514 <_sercom_get_default_pad+0x13c>)
     460:	e7c8      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     462:	2901      	cmp	r1, #1
     464:	d007      	beq.n	476 <_sercom_get_default_pad+0x9e>
     466:	2900      	cmp	r1, #0
     468:	d031      	beq.n	4ce <_sercom_get_default_pad+0xf6>
     46a:	2902      	cmp	r1, #2
     46c:	d005      	beq.n	47a <_sercom_get_default_pad+0xa2>
     46e:	2903      	cmp	r1, #3
     470:	d005      	beq.n	47e <_sercom_get_default_pad+0xa6>
	return 0;
     472:	2000      	movs	r0, #0
     474:	e7be      	b.n	3f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     476:	4828      	ldr	r0, [pc, #160]	; (518 <_sercom_get_default_pad+0x140>)
     478:	e7bc      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     47a:	4828      	ldr	r0, [pc, #160]	; (51c <_sercom_get_default_pad+0x144>)
     47c:	e7ba      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     47e:	4828      	ldr	r0, [pc, #160]	; (520 <_sercom_get_default_pad+0x148>)
     480:	e7b8      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     482:	2901      	cmp	r1, #1
     484:	d007      	beq.n	496 <_sercom_get_default_pad+0xbe>
     486:	2900      	cmp	r1, #0
     488:	d023      	beq.n	4d2 <_sercom_get_default_pad+0xfa>
     48a:	2902      	cmp	r1, #2
     48c:	d005      	beq.n	49a <_sercom_get_default_pad+0xc2>
     48e:	2903      	cmp	r1, #3
     490:	d005      	beq.n	49e <_sercom_get_default_pad+0xc6>
	return 0;
     492:	2000      	movs	r0, #0
     494:	e7ae      	b.n	3f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     496:	4823      	ldr	r0, [pc, #140]	; (524 <_sercom_get_default_pad+0x14c>)
     498:	e7ac      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     49a:	4823      	ldr	r0, [pc, #140]	; (528 <_sercom_get_default_pad+0x150>)
     49c:	e7aa      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     49e:	4823      	ldr	r0, [pc, #140]	; (52c <_sercom_get_default_pad+0x154>)
     4a0:	e7a8      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     4a2:	2901      	cmp	r1, #1
     4a4:	d007      	beq.n	4b6 <_sercom_get_default_pad+0xde>
     4a6:	2900      	cmp	r1, #0
     4a8:	d015      	beq.n	4d6 <_sercom_get_default_pad+0xfe>
     4aa:	2902      	cmp	r1, #2
     4ac:	d005      	beq.n	4ba <_sercom_get_default_pad+0xe2>
     4ae:	2903      	cmp	r1, #3
     4b0:	d005      	beq.n	4be <_sercom_get_default_pad+0xe6>
	return 0;
     4b2:	2000      	movs	r0, #0
     4b4:	e79e      	b.n	3f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4b6:	481e      	ldr	r0, [pc, #120]	; (530 <_sercom_get_default_pad+0x158>)
     4b8:	e79c      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     4ba:	481e      	ldr	r0, [pc, #120]	; (534 <_sercom_get_default_pad+0x15c>)
     4bc:	e79a      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     4be:	481e      	ldr	r0, [pc, #120]	; (538 <_sercom_get_default_pad+0x160>)
     4c0:	e798      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     4c2:	481e      	ldr	r0, [pc, #120]	; (53c <_sercom_get_default_pad+0x164>)
     4c4:	e796      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     4c6:	2003      	movs	r0, #3
     4c8:	e794      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     4ca:	481d      	ldr	r0, [pc, #116]	; (540 <_sercom_get_default_pad+0x168>)
     4cc:	e792      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     4ce:	481d      	ldr	r0, [pc, #116]	; (544 <_sercom_get_default_pad+0x16c>)
     4d0:	e790      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     4d2:	481d      	ldr	r0, [pc, #116]	; (548 <_sercom_get_default_pad+0x170>)
     4d4:	e78e      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     4d6:	481d      	ldr	r0, [pc, #116]	; (54c <_sercom_get_default_pad+0x174>)
     4d8:	e78c      	b.n	3f4 <_sercom_get_default_pad+0x1c>
     4da:	46c0      	nop			; (mov r8, r8)
     4dc:	42001000 	.word	0x42001000
     4e0:	42001800 	.word	0x42001800
     4e4:	42001c00 	.word	0x42001c00
     4e8:	42001400 	.word	0x42001400
     4ec:	42000800 	.word	0x42000800
     4f0:	42000c00 	.word	0x42000c00
     4f4:	00050003 	.word	0x00050003
     4f8:	00060003 	.word	0x00060003
     4fc:	00070003 	.word	0x00070003
     500:	00010003 	.word	0x00010003
     504:	001e0003 	.word	0x001e0003
     508:	001f0003 	.word	0x001f0003
     50c:	00090003 	.word	0x00090003
     510:	000a0003 	.word	0x000a0003
     514:	000b0003 	.word	0x000b0003
     518:	00110003 	.word	0x00110003
     51c:	00120003 	.word	0x00120003
     520:	00130003 	.word	0x00130003
     524:	000d0003 	.word	0x000d0003
     528:	000e0003 	.word	0x000e0003
     52c:	000f0003 	.word	0x000f0003
     530:	00170003 	.word	0x00170003
     534:	00180003 	.word	0x00180003
     538:	00190003 	.word	0x00190003
     53c:	00040003 	.word	0x00040003
     540:	00080003 	.word	0x00080003
     544:	00100003 	.word	0x00100003
     548:	000c0003 	.word	0x000c0003
     54c:	00160003 	.word	0x00160003

00000550 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     550:	b530      	push	{r4, r5, lr}
     552:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     554:	4b0b      	ldr	r3, [pc, #44]	; (584 <_sercom_get_sercom_inst_index+0x34>)
     556:	466a      	mov	r2, sp
     558:	cb32      	ldmia	r3!, {r1, r4, r5}
     55a:	c232      	stmia	r2!, {r1, r4, r5}
     55c:	cb32      	ldmia	r3!, {r1, r4, r5}
     55e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     560:	9b00      	ldr	r3, [sp, #0]
     562:	4283      	cmp	r3, r0
     564:	d00b      	beq.n	57e <_sercom_get_sercom_inst_index+0x2e>
     566:	2301      	movs	r3, #1
     568:	009a      	lsls	r2, r3, #2
     56a:	4669      	mov	r1, sp
     56c:	5852      	ldr	r2, [r2, r1]
     56e:	4282      	cmp	r2, r0
     570:	d006      	beq.n	580 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     572:	3301      	adds	r3, #1
     574:	2b06      	cmp	r3, #6
     576:	d1f7      	bne.n	568 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     578:	2000      	movs	r0, #0
}
     57a:	b007      	add	sp, #28
     57c:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     57e:	2300      	movs	r3, #0
			return i;
     580:	b2d8      	uxtb	r0, r3
     582:	e7fa      	b.n	57a <_sercom_get_sercom_inst_index+0x2a>
     584:	00001ae4 	.word	0x00001ae4

00000588 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     588:	b5f0      	push	{r4, r5, r6, r7, lr}
     58a:	46de      	mov	lr, fp
     58c:	4657      	mov	r7, sl
     58e:	464e      	mov	r6, r9
     590:	4645      	mov	r5, r8
     592:	b5e0      	push	{r5, r6, r7, lr}
     594:	b08d      	sub	sp, #52	; 0x34
     596:	0005      	movs	r5, r0
     598:	000c      	movs	r4, r1
     59a:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     59c:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     59e:	0008      	movs	r0, r1
     5a0:	4b80      	ldr	r3, [pc, #512]	; (7a4 <usart_init+0x21c>)
     5a2:	4798      	blx	r3
     5a4:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     5a6:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     5a8:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     5aa:	07db      	lsls	r3, r3, #31
     5ac:	d506      	bpl.n	5bc <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     5ae:	b00d      	add	sp, #52	; 0x34
     5b0:	bc3c      	pop	{r2, r3, r4, r5}
     5b2:	4690      	mov	r8, r2
     5b4:	4699      	mov	r9, r3
     5b6:	46a2      	mov	sl, r4
     5b8:	46ab      	mov	fp, r5
     5ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     5bc:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
     5be:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     5c0:	079b      	lsls	r3, r3, #30
     5c2:	d4f4      	bmi.n	5ae <usart_init+0x26>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     5c4:	4978      	ldr	r1, [pc, #480]	; (7a8 <usart_init+0x220>)
     5c6:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     5c8:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     5ca:	2301      	movs	r3, #1
     5cc:	40bb      	lsls	r3, r7
     5ce:	4303      	orrs	r3, r0
     5d0:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     5d2:	a90b      	add	r1, sp, #44	; 0x2c
     5d4:	7f73      	ldrb	r3, [r6, #29]
     5d6:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     5d8:	320d      	adds	r2, #13
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     5da:	b2d7      	uxtb	r7, r2
     5dc:	0038      	movs	r0, r7
     5de:	4b73      	ldr	r3, [pc, #460]	; (7ac <usart_init+0x224>)
     5e0:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     5e2:	0038      	movs	r0, r7
     5e4:	4b72      	ldr	r3, [pc, #456]	; (7b0 <usart_init+0x228>)
     5e6:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     5e8:	7f70      	ldrb	r0, [r6, #29]
     5ea:	2100      	movs	r1, #0
     5ec:	4b71      	ldr	r3, [pc, #452]	; (7b4 <usart_init+0x22c>)
     5ee:	4798      	blx	r3
	module->character_size = config->character_size;
     5f0:	7af3      	ldrb	r3, [r6, #11]
     5f2:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
     5f4:	7d33      	ldrb	r3, [r6, #20]
     5f6:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     5f8:	7d73      	ldrb	r3, [r6, #21]
     5fa:	71eb      	strb	r3, [r5, #7]
	SercomUsart *const usart_hw = &(module->hw->USART);
     5fc:	682b      	ldr	r3, [r5, #0]
     5fe:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     600:	0018      	movs	r0, r3
     602:	4b68      	ldr	r3, [pc, #416]	; (7a4 <usart_init+0x21c>)
     604:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     606:	300d      	adds	r0, #13
	uint16_t baud  = 0;
     608:	2200      	movs	r2, #0
     60a:	230e      	movs	r3, #14
     60c:	a902      	add	r1, sp, #8
     60e:	468c      	mov	ip, r1
     610:	4463      	add	r3, ip
     612:	801a      	strh	r2, [r3, #0]
	ctrla = (uint32_t)config->data_order |
     614:	6833      	ldr	r3, [r6, #0]
     616:	9303      	str	r3, [sp, #12]
		(uint32_t)config->mux_setting |
     618:	68f3      	ldr	r3, [r6, #12]
     61a:	469a      	mov	sl, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     61c:	7db3      	ldrb	r3, [r6, #22]
     61e:	469b      	mov	fp, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     620:	6873      	ldr	r3, [r6, #4]
     622:	4699      	mov	r9, r3
	switch (transfer_mode)
     624:	2b00      	cmp	r3, #0
     626:	d014      	beq.n	652 <usart_init+0xca>
     628:	2380      	movs	r3, #128	; 0x80
     62a:	055b      	lsls	r3, r3, #21
     62c:	4599      	cmp	r9, r3
     62e:	d130      	bne.n	692 <usart_init+0x10a>
			if (!config->use_external_clock) {
     630:	7df3      	ldrb	r3, [r6, #23]
     632:	2b00      	cmp	r3, #0
     634:	d131      	bne.n	69a <usart_init+0x112>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     636:	6933      	ldr	r3, [r6, #16]
     638:	001f      	movs	r7, r3
     63a:	b2c0      	uxtb	r0, r0
     63c:	4b5e      	ldr	r3, [pc, #376]	; (7b8 <usart_init+0x230>)
     63e:	4798      	blx	r3
     640:	0001      	movs	r1, r0
     642:	220e      	movs	r2, #14
     644:	ab02      	add	r3, sp, #8
     646:	469c      	mov	ip, r3
     648:	4462      	add	r2, ip
     64a:	0038      	movs	r0, r7
     64c:	4b5b      	ldr	r3, [pc, #364]	; (7bc <usart_init+0x234>)
     64e:	4798      	blx	r3
     650:	e020      	b.n	694 <usart_init+0x10c>
			if (config->use_external_clock) {
     652:	7df3      	ldrb	r3, [r6, #23]
     654:	2b00      	cmp	r3, #0
     656:	d00b      	beq.n	670 <usart_init+0xe8>
				status_code =
     658:	2310      	movs	r3, #16
     65a:	9300      	str	r3, [sp, #0]
     65c:	2300      	movs	r3, #0
     65e:	220e      	movs	r2, #14
     660:	a902      	add	r1, sp, #8
     662:	468c      	mov	ip, r1
     664:	4462      	add	r2, ip
     666:	69b1      	ldr	r1, [r6, #24]
     668:	6930      	ldr	r0, [r6, #16]
     66a:	4f55      	ldr	r7, [pc, #340]	; (7c0 <usart_init+0x238>)
     66c:	47b8      	blx	r7
     66e:	e011      	b.n	694 <usart_init+0x10c>
						_sercom_get_async_baud_val(config->baudrate,
     670:	6933      	ldr	r3, [r6, #16]
     672:	001f      	movs	r7, r3
     674:	b2c0      	uxtb	r0, r0
     676:	4b50      	ldr	r3, [pc, #320]	; (7b8 <usart_init+0x230>)
     678:	4798      	blx	r3
     67a:	0001      	movs	r1, r0
				status_code =
     67c:	2310      	movs	r3, #16
     67e:	9300      	str	r3, [sp, #0]
     680:	2300      	movs	r3, #0
     682:	220e      	movs	r2, #14
     684:	a802      	add	r0, sp, #8
     686:	4684      	mov	ip, r0
     688:	4462      	add	r2, ip
     68a:	0038      	movs	r0, r7
     68c:	4f4c      	ldr	r7, [pc, #304]	; (7c0 <usart_init+0x238>)
     68e:	47b8      	blx	r7
     690:	e000      	b.n	694 <usart_init+0x10c>
	enum status_code status_code = STATUS_OK;
     692:	2000      	movs	r0, #0
	if (status_code != STATUS_OK) {
     694:	2800      	cmp	r0, #0
     696:	d000      	beq.n	69a <usart_init+0x112>
     698:	e789      	b.n	5ae <usart_init+0x26>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     69a:	682a      	ldr	r2, [r5, #0]
     69c:	9f03      	ldr	r7, [sp, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     69e:	8a13      	ldrh	r3, [r2, #16]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     6a0:	b21b      	sxth	r3, r3
     6a2:	2b00      	cmp	r3, #0
     6a4:	dbfb      	blt.n	69e <usart_init+0x116>
	usart_hw->BAUD.reg = baud;
     6a6:	230e      	movs	r3, #14
     6a8:	aa02      	add	r2, sp, #8
     6aa:	4694      	mov	ip, r2
     6ac:	4463      	add	r3, ip
     6ae:	881b      	ldrh	r3, [r3, #0]
     6b0:	4642      	mov	r2, r8
     6b2:	8153      	strh	r3, [r2, #10]
	ctrla |= transfer_mode;
     6b4:	4653      	mov	r3, sl
     6b6:	431f      	orrs	r7, r3
     6b8:	464b      	mov	r3, r9
     6ba:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     6bc:	465b      	mov	r3, fp
     6be:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
     6c0:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
     6c2:	7df3      	ldrb	r3, [r6, #23]
     6c4:	2b00      	cmp	r3, #0
     6c6:	d101      	bne.n	6cc <usart_init+0x144>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     6c8:	3304      	adds	r3, #4
     6ca:	431f      	orrs	r7, r3
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     6cc:	7d31      	ldrb	r1, [r6, #20]
     6ce:	0449      	lsls	r1, r1, #17
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     6d0:	7d73      	ldrb	r3, [r6, #21]
     6d2:	041b      	lsls	r3, r3, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     6d4:	430b      	orrs	r3, r1
	ctrlb |= (uint32_t)config->character_size;
     6d6:	7ab1      	ldrb	r1, [r6, #10]
     6d8:	7af2      	ldrb	r2, [r6, #11]
     6da:	4311      	orrs	r1, r2
     6dc:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
     6de:	8933      	ldrh	r3, [r6, #8]
     6e0:	2bff      	cmp	r3, #255	; 0xff
     6e2:	d003      	beq.n	6ec <usart_init+0x164>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     6e4:	2280      	movs	r2, #128	; 0x80
     6e6:	0452      	lsls	r2, r2, #17
     6e8:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     6ea:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
     6ec:	7f33      	ldrb	r3, [r6, #28]
     6ee:	2b00      	cmp	r3, #0
     6f0:	d103      	bne.n	6fa <usart_init+0x172>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     6f2:	4b34      	ldr	r3, [pc, #208]	; (7c4 <usart_init+0x23c>)
     6f4:	789b      	ldrb	r3, [r3, #2]
     6f6:	079b      	lsls	r3, r3, #30
     6f8:	d501      	bpl.n	6fe <usart_init+0x176>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     6fa:	2380      	movs	r3, #128	; 0x80
     6fc:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
     6fe:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     700:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
     702:	b21b      	sxth	r3, r3
     704:	2b00      	cmp	r3, #0
     706:	dbfb      	blt.n	700 <usart_init+0x178>
	usart_hw->CTRLB.reg = ctrlb;
     708:	4643      	mov	r3, r8
     70a:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
     70c:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     70e:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
     710:	b21b      	sxth	r3, r3
     712:	2b00      	cmp	r3, #0
     714:	dbfb      	blt.n	70e <usart_init+0x186>
	usart_hw->CTRLA.reg = ctrla;
     716:	4643      	mov	r3, r8
     718:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     71a:	ab0a      	add	r3, sp, #40	; 0x28
     71c:	2280      	movs	r2, #128	; 0x80
     71e:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     720:	2200      	movs	r2, #0
     722:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
     724:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     726:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     728:	6a33      	ldr	r3, [r6, #32]
     72a:	9306      	str	r3, [sp, #24]
     72c:	6a73      	ldr	r3, [r6, #36]	; 0x24
     72e:	9307      	str	r3, [sp, #28]
     730:	6ab3      	ldr	r3, [r6, #40]	; 0x28
     732:	9308      	str	r3, [sp, #32]
     734:	6af3      	ldr	r3, [r6, #44]	; 0x2c
     736:	9303      	str	r3, [sp, #12]
     738:	9309      	str	r3, [sp, #36]	; 0x24
     73a:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
     73c:	ae06      	add	r6, sp, #24
     73e:	e006      	b.n	74e <usart_init+0x1c6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     740:	0020      	movs	r0, r4
     742:	4b21      	ldr	r3, [pc, #132]	; (7c8 <usart_init+0x240>)
     744:	4798      	blx	r3
     746:	e007      	b.n	758 <usart_init+0x1d0>
     748:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     74a:	2f04      	cmp	r7, #4
     74c:	d00d      	beq.n	76a <usart_init+0x1e2>
     74e:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
     750:	00bb      	lsls	r3, r7, #2
     752:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
     754:	2800      	cmp	r0, #0
     756:	d0f3      	beq.n	740 <usart_init+0x1b8>
		if (current_pinmux != PINMUX_UNUSED) {
     758:	1c43      	adds	r3, r0, #1
     75a:	d0f5      	beq.n	748 <usart_init+0x1c0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     75c:	a90a      	add	r1, sp, #40	; 0x28
     75e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     760:	0c00      	lsrs	r0, r0, #16
     762:	b2c0      	uxtb	r0, r0
     764:	4b19      	ldr	r3, [pc, #100]	; (7cc <usart_init+0x244>)
     766:	4798      	blx	r3
     768:	e7ee      	b.n	748 <usart_init+0x1c0>
		module->callback[i]            = NULL;
     76a:	2300      	movs	r3, #0
     76c:	60ab      	str	r3, [r5, #8]
     76e:	60eb      	str	r3, [r5, #12]
     770:	612b      	str	r3, [r5, #16]
	module->tx_buffer_ptr              = NULL;
     772:	61ab      	str	r3, [r5, #24]
	module->rx_buffer_ptr              = NULL;
     774:	616b      	str	r3, [r5, #20]
	module->remaining_tx_buffer_length = 0x0000;
     776:	2200      	movs	r2, #0
     778:	83eb      	strh	r3, [r5, #30]
	module->remaining_rx_buffer_length = 0x0000;
     77a:	83ab      	strh	r3, [r5, #28]
	module->callback_reg_mask          = 0x00;
     77c:	3320      	adds	r3, #32
     77e:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     780:	3301      	adds	r3, #1
     782:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     784:	3301      	adds	r3, #1
     786:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     788:	3301      	adds	r3, #1
     78a:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     78c:	6828      	ldr	r0, [r5, #0]
     78e:	4b05      	ldr	r3, [pc, #20]	; (7a4 <usart_init+0x21c>)
     790:	4798      	blx	r3
     792:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     794:	490e      	ldr	r1, [pc, #56]	; (7d0 <usart_init+0x248>)
     796:	4b0f      	ldr	r3, [pc, #60]	; (7d4 <usart_init+0x24c>)
     798:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     79a:	00a4      	lsls	r4, r4, #2
     79c:	4b0e      	ldr	r3, [pc, #56]	; (7d8 <usart_init+0x250>)
     79e:	50e5      	str	r5, [r4, r3]
	return status_code;
     7a0:	2000      	movs	r0, #0
     7a2:	e704      	b.n	5ae <usart_init+0x26>
     7a4:	00000551 	.word	0x00000551
     7a8:	40000400 	.word	0x40000400
     7ac:	000016d1 	.word	0x000016d1
     7b0:	00001645 	.word	0x00001645
     7b4:	0000038d 	.word	0x0000038d
     7b8:	000016ed 	.word	0x000016ed
     7bc:	000002cf 	.word	0x000002cf
     7c0:	000002f9 	.word	0x000002f9
     7c4:	41002000 	.word	0x41002000
     7c8:	000003d9 	.word	0x000003d9
     7cc:	000017c9 	.word	0x000017c9
     7d0:	000008ad 	.word	0x000008ad
     7d4:	000009d5 	.word	0x000009d5
     7d8:	200000d0 	.word	0x200000d0

000007dc <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
     7dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     7de:	0006      	movs	r6, r0
     7e0:	000c      	movs	r4, r1
     7e2:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     7e4:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
     7e6:	4b0a      	ldr	r3, [pc, #40]	; (810 <_usart_write_buffer+0x34>)
     7e8:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
     7ea:	8bf3      	ldrh	r3, [r6, #30]
     7ec:	b29b      	uxth	r3, r3
     7ee:	2b00      	cmp	r3, #0
     7f0:	d003      	beq.n	7fa <_usart_write_buffer+0x1e>
	cpu_irq_leave_critical();
     7f2:	4b08      	ldr	r3, [pc, #32]	; (814 <_usart_write_buffer+0x38>)
     7f4:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
     7f6:	2005      	movs	r0, #5

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;

	return STATUS_OK;
}
     7f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_tx_buffer_length = length;
     7fa:	83f5      	strh	r5, [r6, #30]
     7fc:	4b05      	ldr	r3, [pc, #20]	; (814 <_usart_write_buffer+0x38>)
     7fe:	4798      	blx	r3
	module->tx_buffer_ptr              = tx_data;
     800:	61b4      	str	r4, [r6, #24]
	module->tx_status                  = STATUS_BUSY;
     802:	2205      	movs	r2, #5
     804:	2323      	movs	r3, #35	; 0x23
     806:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
     808:	3b22      	subs	r3, #34	; 0x22
     80a:	737b      	strb	r3, [r7, #13]
	return STATUS_OK;
     80c:	2000      	movs	r0, #0
     80e:	e7f3      	b.n	7f8 <_usart_write_buffer+0x1c>
     810:	00001249 	.word	0x00001249
     814:	00001289 	.word	0x00001289

00000818 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
     818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     81a:	0006      	movs	r6, r0
     81c:	000c      	movs	r4, r1
     81e:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     820:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
     822:	4b0a      	ldr	r3, [pc, #40]	; (84c <_usart_read_buffer+0x34>)
     824:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
     826:	8bb3      	ldrh	r3, [r6, #28]
     828:	b29b      	uxth	r3, r3
     82a:	2b00      	cmp	r3, #0
     82c:	d003      	beq.n	836 <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
     82e:	4b08      	ldr	r3, [pc, #32]	; (850 <_usart_read_buffer+0x38>)
     830:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
     832:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
     834:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
     836:	83b5      	strh	r5, [r6, #28]
     838:	4b05      	ldr	r3, [pc, #20]	; (850 <_usart_read_buffer+0x38>)
     83a:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
     83c:	6174      	str	r4, [r6, #20]
	module->rx_status                  = STATUS_BUSY;
     83e:	2205      	movs	r2, #5
     840:	2322      	movs	r3, #34	; 0x22
     842:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
     844:	3b1e      	subs	r3, #30
     846:	737b      	strb	r3, [r7, #13]
	return STATUS_OK;
     848:	2000      	movs	r0, #0
     84a:	e7f3      	b.n	834 <_usart_read_buffer+0x1c>
     84c:	00001249 	.word	0x00001249
     850:	00001289 	.word	0x00001289

00000854 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     854:	1c93      	adds	r3, r2, #2
     856:	009b      	lsls	r3, r3, #2
     858:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
     85a:	2120      	movs	r1, #32
     85c:	2301      	movs	r3, #1
     85e:	4093      	lsls	r3, r2
     860:	001a      	movs	r2, r3
     862:	5c43      	ldrb	r3, [r0, r1]
     864:	4313      	orrs	r3, r2
     866:	5443      	strb	r3, [r0, r1]
}
     868:	4770      	bx	lr
	...

0000086c <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
     86c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     86e:	2317      	movs	r3, #23
	if (length == 0) {
     870:	2a00      	cmp	r2, #0
     872:	d101      	bne.n	878 <usart_write_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
}
     874:	0018      	movs	r0, r3
     876:	bd10      	pop	{r4, pc}
	if (!(module->transmitter_enabled)) {
     878:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
     87a:	3305      	adds	r3, #5
	if (!(module->transmitter_enabled)) {
     87c:	2c00      	cmp	r4, #0
     87e:	d0f9      	beq.n	874 <usart_write_buffer_job+0x8>
	return _usart_write_buffer(module, tx_data, length);
     880:	4b01      	ldr	r3, [pc, #4]	; (888 <usart_write_buffer_job+0x1c>)
     882:	4798      	blx	r3
     884:	0003      	movs	r3, r0
     886:	e7f5      	b.n	874 <usart_write_buffer_job+0x8>
     888:	000007dd 	.word	0x000007dd

0000088c <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
     88c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     88e:	2317      	movs	r3, #23
	if (length == 0) {
     890:	2a00      	cmp	r2, #0
     892:	d101      	bne.n	898 <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
     894:	0018      	movs	r0, r3
     896:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
     898:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
     89a:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
     89c:	2c00      	cmp	r4, #0
     89e:	d0f9      	beq.n	894 <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
     8a0:	4b01      	ldr	r3, [pc, #4]	; (8a8 <usart_read_buffer_job+0x1c>)
     8a2:	4798      	blx	r3
     8a4:	0003      	movs	r3, r0
     8a6:	e7f5      	b.n	894 <usart_read_buffer_job+0x8>
     8a8:	00000819 	.word	0x00000819

000008ac <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     8ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     8ae:	0080      	lsls	r0, r0, #2
     8b0:	4b46      	ldr	r3, [pc, #280]	; (9cc <_usart_interrupt_handler+0x120>)
     8b2:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     8b4:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     8b6:	8a23      	ldrh	r3, [r4, #16]
	while (usart_is_syncing(module)) {
     8b8:	b21b      	sxth	r3, r3
     8ba:	2b00      	cmp	r3, #0
     8bc:	dbfb      	blt.n	8b6 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     8be:	7ba3      	ldrb	r3, [r4, #14]
	interrupt_status &= usart_hw->INTENSET.reg;
     8c0:	7b66      	ldrb	r6, [r4, #13]
     8c2:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
     8c4:	2320      	movs	r3, #32
     8c6:	5ceb      	ldrb	r3, [r5, r3]
     8c8:	2221      	movs	r2, #33	; 0x21
     8ca:	5caf      	ldrb	r7, [r5, r2]
     8cc:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     8ce:	07f3      	lsls	r3, r6, #31
     8d0:	d522      	bpl.n	918 <_usart_interrupt_handler+0x6c>
		if (module->remaining_tx_buffer_length) {
     8d2:	8beb      	ldrh	r3, [r5, #30]
     8d4:	b29b      	uxth	r3, r3
     8d6:	2b00      	cmp	r3, #0
     8d8:	d01c      	beq.n	914 <_usart_interrupt_handler+0x68>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     8da:	69aa      	ldr	r2, [r5, #24]
     8dc:	7813      	ldrb	r3, [r2, #0]
     8de:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     8e0:	1c51      	adds	r1, r2, #1
     8e2:	61a9      	str	r1, [r5, #24]

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     8e4:	7969      	ldrb	r1, [r5, #5]
     8e6:	2901      	cmp	r1, #1
     8e8:	d00e      	beq.n	908 <_usart_interrupt_handler+0x5c>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     8ea:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     8ec:	05db      	lsls	r3, r3, #23
     8ee:	0ddb      	lsrs	r3, r3, #23
     8f0:	8323      	strh	r3, [r4, #24]

			if (--(module->remaining_tx_buffer_length) == 0) {
     8f2:	8beb      	ldrh	r3, [r5, #30]
     8f4:	3b01      	subs	r3, #1
     8f6:	b29b      	uxth	r3, r3
     8f8:	83eb      	strh	r3, [r5, #30]
     8fa:	2b00      	cmp	r3, #0
     8fc:	d10c      	bne.n	918 <_usart_interrupt_handler+0x6c>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     8fe:	3301      	adds	r3, #1
     900:	7323      	strb	r3, [r4, #12]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     902:	3301      	adds	r3, #1
     904:	7363      	strb	r3, [r4, #13]
     906:	e007      	b.n	918 <_usart_interrupt_handler+0x6c>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     908:	7851      	ldrb	r1, [r2, #1]
     90a:	0209      	lsls	r1, r1, #8
     90c:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
     90e:	3202      	adds	r2, #2
     910:	61aa      	str	r2, [r5, #24]
     912:	e7eb      	b.n	8ec <_usart_interrupt_handler+0x40>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     914:	2301      	movs	r3, #1
     916:	7323      	strb	r3, [r4, #12]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     918:	07b3      	lsls	r3, r6, #30
     91a:	d506      	bpl.n	92a <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     91c:	2302      	movs	r3, #2
     91e:	7323      	strb	r3, [r4, #12]
		module->tx_status = STATUS_OK;
     920:	2200      	movs	r2, #0
     922:	3321      	adds	r3, #33	; 0x21
     924:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     926:	07fb      	lsls	r3, r7, #31
     928:	d416      	bmi.n	958 <_usart_interrupt_handler+0xac>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     92a:	0773      	lsls	r3, r6, #29
     92c:	d54d      	bpl.n	9ca <_usart_interrupt_handler+0x11e>

		if (module->remaining_rx_buffer_length) {
     92e:	8bab      	ldrh	r3, [r5, #28]
     930:	b29b      	uxth	r3, r3
     932:	2b00      	cmp	r3, #0
     934:	d047      	beq.n	9c6 <_usart_interrupt_handler+0x11a>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     936:	8a23      	ldrh	r3, [r4, #16]
     938:	b2db      	uxtb	r3, r3
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     93a:	075a      	lsls	r2, r3, #29
     93c:	d020      	beq.n	980 <_usart_interrupt_handler+0xd4>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     93e:	079a      	lsls	r2, r3, #30
     940:	d50e      	bpl.n	960 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     942:	221a      	movs	r2, #26
     944:	2322      	movs	r3, #34	; 0x22
     946:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     948:	3b20      	subs	r3, #32
     94a:	8223      	strh	r3, [r4, #16]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     94c:	077b      	lsls	r3, r7, #29
     94e:	d53c      	bpl.n	9ca <_usart_interrupt_handler+0x11e>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     950:	692b      	ldr	r3, [r5, #16]
     952:	0028      	movs	r0, r5
     954:	4798      	blx	r3
     956:	e038      	b.n	9ca <_usart_interrupt_handler+0x11e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     958:	0028      	movs	r0, r5
     95a:	68ab      	ldr	r3, [r5, #8]
     95c:	4798      	blx	r3
     95e:	e7e4      	b.n	92a <_usart_interrupt_handler+0x7e>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     960:	075a      	lsls	r2, r3, #29
     962:	d505      	bpl.n	970 <_usart_interrupt_handler+0xc4>
					module->rx_status = STATUS_ERR_OVERFLOW;
     964:	221e      	movs	r2, #30
     966:	2322      	movs	r3, #34	; 0x22
     968:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     96a:	3b1e      	subs	r3, #30
     96c:	8223      	strh	r3, [r4, #16]
     96e:	e7ed      	b.n	94c <_usart_interrupt_handler+0xa0>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     970:	07db      	lsls	r3, r3, #31
     972:	d5eb      	bpl.n	94c <_usart_interrupt_handler+0xa0>
					module->rx_status = STATUS_ERR_BAD_DATA;
     974:	2213      	movs	r2, #19
     976:	2322      	movs	r3, #34	; 0x22
     978:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     97a:	3b21      	subs	r3, #33	; 0x21
     97c:	8223      	strh	r3, [r4, #16]
     97e:	e7e5      	b.n	94c <_usart_interrupt_handler+0xa0>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     980:	8b23      	ldrh	r3, [r4, #24]
     982:	05db      	lsls	r3, r3, #23
     984:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     986:	b2da      	uxtb	r2, r3
     988:	6969      	ldr	r1, [r5, #20]
     98a:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     98c:	696a      	ldr	r2, [r5, #20]
     98e:	1c51      	adds	r1, r2, #1
     990:	6169      	str	r1, [r5, #20]

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     992:	7969      	ldrb	r1, [r5, #5]
     994:	2901      	cmp	r1, #1
     996:	d010      	beq.n	9ba <_usart_interrupt_handler+0x10e>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     998:	8bab      	ldrh	r3, [r5, #28]
     99a:	3b01      	subs	r3, #1
     99c:	b29b      	uxth	r3, r3
     99e:	83ab      	strh	r3, [r5, #28]
     9a0:	2b00      	cmp	r3, #0
     9a2:	d112      	bne.n	9ca <_usart_interrupt_handler+0x11e>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     9a4:	3304      	adds	r3, #4
     9a6:	7323      	strb	r3, [r4, #12]
					module->rx_status = STATUS_OK;
     9a8:	2200      	movs	r2, #0
     9aa:	331e      	adds	r3, #30
     9ac:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     9ae:	07bb      	lsls	r3, r7, #30
     9b0:	d50b      	bpl.n	9ca <_usart_interrupt_handler+0x11e>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     9b2:	68eb      	ldr	r3, [r5, #12]
     9b4:	0028      	movs	r0, r5
     9b6:	4798      	blx	r3
     9b8:	e007      	b.n	9ca <_usart_interrupt_handler+0x11e>
					*(module->rx_buffer_ptr) = (received_data >> 8);
     9ba:	0a1b      	lsrs	r3, r3, #8
     9bc:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
     9be:	696b      	ldr	r3, [r5, #20]
     9c0:	3301      	adds	r3, #1
     9c2:	616b      	str	r3, [r5, #20]
     9c4:	e7e8      	b.n	998 <_usart_interrupt_handler+0xec>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     9c6:	2304      	movs	r3, #4
     9c8:	7323      	strb	r3, [r4, #12]
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
     9ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     9cc:	200000d0 	.word	0x200000d0

000009d0 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     9d0:	4770      	bx	lr
	...

000009d4 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     9d4:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     9d6:	4b0a      	ldr	r3, [pc, #40]	; (a00 <_sercom_set_handler+0x2c>)
     9d8:	781b      	ldrb	r3, [r3, #0]
     9da:	2b00      	cmp	r3, #0
     9dc:	d10c      	bne.n	9f8 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     9de:	4f09      	ldr	r7, [pc, #36]	; (a04 <_sercom_set_handler+0x30>)
     9e0:	4e09      	ldr	r6, [pc, #36]	; (a08 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     9e2:	4d0a      	ldr	r5, [pc, #40]	; (a0c <_sercom_set_handler+0x38>)
     9e4:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     9e6:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     9e8:	195a      	adds	r2, r3, r5
     9ea:	6014      	str	r4, [r2, #0]
     9ec:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     9ee:	2b18      	cmp	r3, #24
     9f0:	d1f9      	bne.n	9e6 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
     9f2:	2201      	movs	r2, #1
     9f4:	4b02      	ldr	r3, [pc, #8]	; (a00 <_sercom_set_handler+0x2c>)
     9f6:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     9f8:	0080      	lsls	r0, r0, #2
     9fa:	4b02      	ldr	r3, [pc, #8]	; (a04 <_sercom_set_handler+0x30>)
     9fc:	50c1      	str	r1, [r0, r3]
}
     9fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a00:	20000056 	.word	0x20000056
     a04:	20000058 	.word	0x20000058
     a08:	000009d1 	.word	0x000009d1
     a0c:	200000d0 	.word	0x200000d0

00000a10 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     a10:	b500      	push	{lr}
     a12:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     a14:	2307      	movs	r3, #7
     a16:	466a      	mov	r2, sp
     a18:	7013      	strb	r3, [r2, #0]
     a1a:	3301      	adds	r3, #1
     a1c:	7053      	strb	r3, [r2, #1]
     a1e:	3301      	adds	r3, #1
     a20:	7093      	strb	r3, [r2, #2]
     a22:	3301      	adds	r3, #1
     a24:	70d3      	strb	r3, [r2, #3]
     a26:	3301      	adds	r3, #1
     a28:	7113      	strb	r3, [r2, #4]
     a2a:	3301      	adds	r3, #1
     a2c:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     a2e:	4b03      	ldr	r3, [pc, #12]	; (a3c <_sercom_get_interrupt_vector+0x2c>)
     a30:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     a32:	466b      	mov	r3, sp
     a34:	5618      	ldrsb	r0, [r3, r0]
}
     a36:	b003      	add	sp, #12
     a38:	bd00      	pop	{pc}
     a3a:	46c0      	nop			; (mov r8, r8)
     a3c:	00000551 	.word	0x00000551

00000a40 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     a40:	b510      	push	{r4, lr}
     a42:	4b02      	ldr	r3, [pc, #8]	; (a4c <SERCOM0_Handler+0xc>)
     a44:	681b      	ldr	r3, [r3, #0]
     a46:	2000      	movs	r0, #0
     a48:	4798      	blx	r3
     a4a:	bd10      	pop	{r4, pc}
     a4c:	20000058 	.word	0x20000058

00000a50 <SERCOM1_Handler>:
     a50:	b510      	push	{r4, lr}
     a52:	4b02      	ldr	r3, [pc, #8]	; (a5c <SERCOM1_Handler+0xc>)
     a54:	685b      	ldr	r3, [r3, #4]
     a56:	2001      	movs	r0, #1
     a58:	4798      	blx	r3
     a5a:	bd10      	pop	{r4, pc}
     a5c:	20000058 	.word	0x20000058

00000a60 <SERCOM2_Handler>:
     a60:	b510      	push	{r4, lr}
     a62:	4b02      	ldr	r3, [pc, #8]	; (a6c <SERCOM2_Handler+0xc>)
     a64:	689b      	ldr	r3, [r3, #8]
     a66:	2002      	movs	r0, #2
     a68:	4798      	blx	r3
     a6a:	bd10      	pop	{r4, pc}
     a6c:	20000058 	.word	0x20000058

00000a70 <SERCOM3_Handler>:
     a70:	b510      	push	{r4, lr}
     a72:	4b02      	ldr	r3, [pc, #8]	; (a7c <SERCOM3_Handler+0xc>)
     a74:	68db      	ldr	r3, [r3, #12]
     a76:	2003      	movs	r0, #3
     a78:	4798      	blx	r3
     a7a:	bd10      	pop	{r4, pc}
     a7c:	20000058 	.word	0x20000058

00000a80 <SERCOM4_Handler>:
     a80:	b510      	push	{r4, lr}
     a82:	4b02      	ldr	r3, [pc, #8]	; (a8c <SERCOM4_Handler+0xc>)
     a84:	691b      	ldr	r3, [r3, #16]
     a86:	2004      	movs	r0, #4
     a88:	4798      	blx	r3
     a8a:	bd10      	pop	{r4, pc}
     a8c:	20000058 	.word	0x20000058

00000a90 <SERCOM5_Handler>:
     a90:	b510      	push	{r4, lr}
     a92:	4b02      	ldr	r3, [pc, #8]	; (a9c <SERCOM5_Handler+0xc>)
     a94:	695b      	ldr	r3, [r3, #20]
     a96:	2005      	movs	r0, #5
     a98:	4798      	blx	r3
     a9a:	bd10      	pop	{r4, pc}
     a9c:	20000058 	.word	0x20000058

00000aa0 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     aa0:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     aa2:	2a00      	cmp	r2, #0
     aa4:	d001      	beq.n	aaa <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     aa6:	0018      	movs	r0, r3
     aa8:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     aaa:	008b      	lsls	r3, r1, #2
     aac:	4a06      	ldr	r2, [pc, #24]	; (ac8 <extint_register_callback+0x28>)
     aae:	589b      	ldr	r3, [r3, r2]
     ab0:	2b00      	cmp	r3, #0
     ab2:	d003      	beq.n	abc <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     ab4:	4283      	cmp	r3, r0
     ab6:	d005      	beq.n	ac4 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     ab8:	231d      	movs	r3, #29
     aba:	e7f4      	b.n	aa6 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     abc:	0089      	lsls	r1, r1, #2
     abe:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     ac0:	2300      	movs	r3, #0
     ac2:	e7f0      	b.n	aa6 <extint_register_callback+0x6>
		return STATUS_OK;
     ac4:	2300      	movs	r3, #0
     ac6:	e7ee      	b.n	aa6 <extint_register_callback+0x6>
     ac8:	20000090 	.word	0x20000090

00000acc <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     acc:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     ace:	2900      	cmp	r1, #0
     ad0:	d001      	beq.n	ad6 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     ad2:	0018      	movs	r0, r3
     ad4:	4770      	bx	lr
		return NULL;
     ad6:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     ad8:	281f      	cmp	r0, #31
     ada:	d800      	bhi.n	ade <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     adc:	4a02      	ldr	r2, [pc, #8]	; (ae8 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     ade:	2301      	movs	r3, #1
     ae0:	4083      	lsls	r3, r0
     ae2:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     ae4:	2300      	movs	r3, #0
     ae6:	e7f4      	b.n	ad2 <extint_chan_enable_callback+0x6>
     ae8:	40001800 	.word	0x40001800

00000aec <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     aec:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     aee:	2200      	movs	r2, #0
     af0:	4b10      	ldr	r3, [pc, #64]	; (b34 <EIC_Handler+0x48>)
     af2:	701a      	strb	r2, [r3, #0]
     af4:	2300      	movs	r3, #0
     af6:	4910      	ldr	r1, [pc, #64]	; (b38 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     af8:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     afa:	4e10      	ldr	r6, [pc, #64]	; (b3c <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     afc:	4c0d      	ldr	r4, [pc, #52]	; (b34 <EIC_Handler+0x48>)
     afe:	e00a      	b.n	b16 <EIC_Handler+0x2a>
		return eics[eic_index];
     b00:	490d      	ldr	r1, [pc, #52]	; (b38 <EIC_Handler+0x4c>)
     b02:	e008      	b.n	b16 <EIC_Handler+0x2a>
     b04:	7823      	ldrb	r3, [r4, #0]
     b06:	3301      	adds	r3, #1
     b08:	b2db      	uxtb	r3, r3
     b0a:	7023      	strb	r3, [r4, #0]
     b0c:	2b0f      	cmp	r3, #15
     b0e:	d810      	bhi.n	b32 <EIC_Handler+0x46>
		return NULL;
     b10:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     b12:	2b1f      	cmp	r3, #31
     b14:	d9f4      	bls.n	b00 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     b16:	0028      	movs	r0, r5
     b18:	4018      	ands	r0, r3
     b1a:	2201      	movs	r2, #1
     b1c:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     b1e:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     b20:	4210      	tst	r0, r2
     b22:	d0ef      	beq.n	b04 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     b24:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     b26:	009b      	lsls	r3, r3, #2
     b28:	599b      	ldr	r3, [r3, r6]
     b2a:	2b00      	cmp	r3, #0
     b2c:	d0ea      	beq.n	b04 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     b2e:	4798      	blx	r3
     b30:	e7e8      	b.n	b04 <EIC_Handler+0x18>
			}
		}
	}
}
     b32:	bd70      	pop	{r4, r5, r6, pc}
     b34:	200000e8 	.word	0x200000e8
     b38:	40001800 	.word	0x40001800
     b3c:	20000090 	.word	0x20000090

00000b40 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     b40:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     b42:	2000      	movs	r0, #0
     b44:	4b08      	ldr	r3, [pc, #32]	; (b68 <delay_init+0x28>)
     b46:	4798      	blx	r3
     b48:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     b4a:	4c08      	ldr	r4, [pc, #32]	; (b6c <delay_init+0x2c>)
     b4c:	21fa      	movs	r1, #250	; 0xfa
     b4e:	0089      	lsls	r1, r1, #2
     b50:	47a0      	blx	r4
     b52:	4b07      	ldr	r3, [pc, #28]	; (b70 <delay_init+0x30>)
     b54:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     b56:	4907      	ldr	r1, [pc, #28]	; (b74 <delay_init+0x34>)
     b58:	0028      	movs	r0, r5
     b5a:	47a0      	blx	r4
     b5c:	4b06      	ldr	r3, [pc, #24]	; (b78 <delay_init+0x38>)
     b5e:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     b60:	2205      	movs	r2, #5
     b62:	4b06      	ldr	r3, [pc, #24]	; (b7c <delay_init+0x3c>)
     b64:	601a      	str	r2, [r3, #0]
}
     b66:	bd70      	pop	{r4, r5, r6, pc}
     b68:	000015b9 	.word	0x000015b9
     b6c:	00001931 	.word	0x00001931
     b70:	20000000 	.word	0x20000000
     b74:	000f4240 	.word	0x000f4240
     b78:	20000004 	.word	0x20000004
     b7c:	e000e010 	.word	0xe000e010

00000b80 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     b80:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     b82:	4b08      	ldr	r3, [pc, #32]	; (ba4 <delay_cycles_ms+0x24>)
     b84:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     b86:	4a08      	ldr	r2, [pc, #32]	; (ba8 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     b88:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     b8a:	2180      	movs	r1, #128	; 0x80
     b8c:	0249      	lsls	r1, r1, #9
	while (n--) {
     b8e:	3801      	subs	r0, #1
     b90:	d307      	bcc.n	ba2 <delay_cycles_ms+0x22>
	if (n > 0) {
     b92:	2c00      	cmp	r4, #0
     b94:	d0fb      	beq.n	b8e <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     b96:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     b98:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     b9a:	6813      	ldr	r3, [r2, #0]
     b9c:	420b      	tst	r3, r1
     b9e:	d0fc      	beq.n	b9a <delay_cycles_ms+0x1a>
     ba0:	e7f5      	b.n	b8e <delay_cycles_ms+0xe>
	}
}
     ba2:	bd30      	pop	{r4, r5, pc}
     ba4:	20000000 	.word	0x20000000
     ba8:	e000e010 	.word	0xe000e010

00000bac <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     bac:	b500      	push	{lr}
     bae:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     bb0:	ab01      	add	r3, sp, #4
     bb2:	2280      	movs	r2, #128	; 0x80
     bb4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     bb6:	780a      	ldrb	r2, [r1, #0]
     bb8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     bba:	784a      	ldrb	r2, [r1, #1]
     bbc:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     bbe:	788a      	ldrb	r2, [r1, #2]
     bc0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     bc2:	0019      	movs	r1, r3
     bc4:	4b01      	ldr	r3, [pc, #4]	; (bcc <port_pin_set_config+0x20>)
     bc6:	4798      	blx	r3
}
     bc8:	b003      	add	sp, #12
     bca:	bd00      	pop	{pc}
     bcc:	000017c9 	.word	0x000017c9

00000bd0 <usart_read_callback>:
};

//! [callback_funcs]
static void usart_read_callback(struct usart_module *const usart_module)
{
	switch(ble_rx_buffer[3])
     bd0:	4b01      	ldr	r3, [pc, #4]	; (bd8 <usart_read_callback+0x8>)
     bd2:	78db      	ldrb	r3, [r3, #3]
	//delay_s(1);
	//usart_write_buffer_job(&usart_ble_instance, (uint8_t *)ble_transmitbuff, 20);
	
	//usart_write_buffer_job(&usart_ble_instance,
	//(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
}
     bd4:	4770      	bx	lr
     bd6:	46c0      	nop			; (mov r8, r8)
     bd8:	20000150 	.word	0x20000150

00000bdc <usart_write_callback>:

static void usart_write_callback(struct usart_module *const usart_module)
{
	//port_pin_toggle_output_level(LED_PIN);
	//port_pin_set_output_level(LED_PIN, false);
}
     bdc:	4770      	bx	lr
	...

00000be0 <configureBLE_usart>:
//! [callback_funcs]


void configureBLE_usart(void)
{
     be0:	b5f0      	push	{r4, r5, r6, r7, lr}
     be2:	46c6      	mov	lr, r8
     be4:	b500      	push	{lr}
     be6:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     be8:	ab02      	add	r3, sp, #8
     bea:	2280      	movs	r2, #128	; 0x80
     bec:	05d2      	lsls	r2, r2, #23
     bee:	9202      	str	r2, [sp, #8]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     bf0:	2200      	movs	r2, #0
     bf2:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
     bf4:	21ff      	movs	r1, #255	; 0xff
     bf6:	8119      	strh	r1, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
     bf8:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     bfa:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
     bfc:	39fe      	subs	r1, #254	; 0xfe
     bfe:	7519      	strb	r1, [r3, #20]
	config->transmitter_enable = true;
     c00:	7559      	strb	r1, [r3, #21]
	config->clock_polarity_inverted = false;
     c02:	759a      	strb	r2, [r3, #22]
	config->use_external_clock = false;
     c04:	75da      	strb	r2, [r3, #23]
	config->ext_clock_freq   = 0;
     c06:	619a      	str	r2, [r3, #24]
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     c08:	771a      	strb	r2, [r3, #28]
	config->generator_source = GCLK_GENERATOR_0;
     c0a:	775a      	strb	r2, [r3, #29]
	struct usart_config ble_configure_usart;
	usart_get_config_defaults(&ble_configure_usart);
	
	ble_configure_usart.baudrate    = 19200;
     c0c:	2296      	movs	r2, #150	; 0x96
     c0e:	01d2      	lsls	r2, r2, #7
     c10:	611a      	str	r2, [r3, #16]
	ble_configure_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
     c12:	22c4      	movs	r2, #196	; 0xc4
     c14:	0392      	lsls	r2, r2, #14
     c16:	60da      	str	r2, [r3, #12]
	ble_configure_usart.pinmux_pad0 = PINMUX_UNUSED;
     c18:	2201      	movs	r2, #1
     c1a:	4252      	negs	r2, r2
     c1c:	621a      	str	r2, [r3, #32]
	ble_configure_usart.pinmux_pad1 = PINMUX_UNUSED;
     c1e:	625a      	str	r2, [r3, #36]	; 0x24
	ble_configure_usart.pinmux_pad2 = PINMUX_PA24C_SERCOM3_PAD2;
     c20:	4a2e      	ldr	r2, [pc, #184]	; (cdc <configureBLE_usart+0xfc>)
     c22:	629a      	str	r2, [r3, #40]	; 0x28
	ble_configure_usart.pinmux_pad3 = PINMUX_PA25C_SERCOM3_PAD3;
     c24:	4a2e      	ldr	r2, [pc, #184]	; (ce0 <configureBLE_usart+0x100>)
     c26:	62da      	str	r2, [r3, #44]	; 0x2c

	while (usart_init(&usart_ble_instance,SERCOM3, &ble_configure_usart) != STATUS_OK) {}
     c28:	4d2e      	ldr	r5, [pc, #184]	; (ce4 <configureBLE_usart+0x104>)
     c2a:	4c2f      	ldr	r4, [pc, #188]	; (ce8 <configureBLE_usart+0x108>)
     c2c:	aa02      	add	r2, sp, #8
     c2e:	492f      	ldr	r1, [pc, #188]	; (cec <configureBLE_usart+0x10c>)
     c30:	0028      	movs	r0, r5
     c32:	47a0      	blx	r4
     c34:	2800      	cmp	r0, #0
     c36:	d1f9      	bne.n	c2c <configureBLE_usart+0x4c>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     c38:	4d2a      	ldr	r5, [pc, #168]	; (ce4 <configureBLE_usart+0x104>)
     c3a:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     c3c:	0020      	movs	r0, r4
     c3e:	4b2c      	ldr	r3, [pc, #176]	; (cf0 <configureBLE_usart+0x110>)
     c40:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     c42:	231f      	movs	r3, #31
     c44:	4018      	ands	r0, r3
     c46:	3b1e      	subs	r3, #30
     c48:	4083      	lsls	r3, r0
     c4a:	4a2a      	ldr	r2, [pc, #168]	; (cf4 <configureBLE_usart+0x114>)
     c4c:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
     c4e:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     c50:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
     c52:	b21b      	sxth	r3, r3
     c54:	2b00      	cmp	r3, #0
     c56:	dbfb      	blt.n	c50 <configureBLE_usart+0x70>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     c58:	6823      	ldr	r3, [r4, #0]
     c5a:	2202      	movs	r2, #2
     c5c:	4313      	orrs	r3, r2
     c5e:	6023      	str	r3, [r4, #0]

	usart_enable(&usart_ble_instance);
	
	//! [setup_register_callbacks]
	usart_register_callback(&usart_ble_instance,usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
     c60:	4c20      	ldr	r4, [pc, #128]	; (ce4 <configureBLE_usart+0x104>)
     c62:	2200      	movs	r2, #0
     c64:	4924      	ldr	r1, [pc, #144]	; (cf8 <configureBLE_usart+0x118>)
     c66:	0020      	movs	r0, r4
     c68:	4d24      	ldr	r5, [pc, #144]	; (cfc <configureBLE_usart+0x11c>)
     c6a:	47a8      	blx	r5
	usart_register_callback(&usart_ble_instance,usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
     c6c:	2201      	movs	r2, #1
     c6e:	4924      	ldr	r1, [pc, #144]	; (d00 <configureBLE_usart+0x120>)
     c70:	0020      	movs	r0, r4
     c72:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     c74:	2221      	movs	r2, #33	; 0x21
     c76:	5ca3      	ldrb	r3, [r4, r2]
     c78:	2103      	movs	r1, #3
     c7a:	430b      	orrs	r3, r1
     c7c:	54a3      	strb	r3, [r4, r2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     c7e:	ac01      	add	r4, sp, #4
     c80:	2301      	movs	r3, #1
     c82:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     c84:	2600      	movs	r6, #0
     c86:	70a6      	strb	r6, [r4, #2]
	
	//!other_pin_init
	struct port_config pin_config;
	port_get_config_defaults(&pin_config);
	
	pin_config.direction = PORT_PIN_DIR_OUTPUT;
     c88:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(BLE_VDD_PIN,&pin_config);
     c8a:	0021      	movs	r1, r4
     c8c:	2036      	movs	r0, #54	; 0x36
     c8e:	4d1d      	ldr	r5, [pc, #116]	; (d04 <configureBLE_usart+0x124>)
     c90:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     c92:	4b1d      	ldr	r3, [pc, #116]	; (d08 <configureBLE_usart+0x128>)
     c94:	4698      	mov	r8, r3
     c96:	2380      	movs	r3, #128	; 0x80
     c98:	03db      	lsls	r3, r3, #15
     c9a:	4642      	mov	r2, r8
     c9c:	6193      	str	r3, [r2, #24]
	ble_power(true);
	delay_ms(200);
     c9e:	20c8      	movs	r0, #200	; 0xc8
     ca0:	4f1a      	ldr	r7, [pc, #104]	; (d0c <configureBLE_usart+0x12c>)
     ca2:	47b8      	blx	r7
	port_pin_set_config(BLE_SLEEP_PIN,&pin_config);
     ca4:	0021      	movs	r1, r4
     ca6:	2037      	movs	r0, #55	; 0x37
     ca8:	47a8      	blx	r5
	} else {
		port_base->OUTCLR.reg = pin_mask;
     caa:	2380      	movs	r3, #128	; 0x80
     cac:	041b      	lsls	r3, r3, #16
     cae:	4642      	mov	r2, r8
     cb0:	6153      	str	r3, [r2, #20]
	ble_sleep(false);
	delay_ms(30);
     cb2:	201e      	movs	r0, #30
     cb4:	47b8      	blx	r7
	port_pin_set_config(BLE_RST_PIN,&pin_config);
     cb6:	0021      	movs	r1, r4
     cb8:	2015      	movs	r0, #21
     cba:	47a8      	blx	r5
     cbc:	2280      	movs	r2, #128	; 0x80
     cbe:	0392      	lsls	r2, r2, #14
     cc0:	4b13      	ldr	r3, [pc, #76]	; (d10 <configureBLE_usart+0x130>)
     cc2:	615a      	str	r2, [r3, #20]
	ble_reset(false);
		
	pin_config.direction = PORT_PIN_DIR_INPUT;
     cc4:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(BLE_DATATI_PIN,&pin_config);
     cc6:	0021      	movs	r1, r4
     cc8:	2017      	movs	r0, #23
     cca:	47a8      	blx	r5
	port_pin_set_config(BLE_STATUE_PIN,&pin_config);
     ccc:	0021      	movs	r1, r4
     cce:	2016      	movs	r0, #22
     cd0:	47a8      	blx	r5
	
}
     cd2:	b00e      	add	sp, #56	; 0x38
     cd4:	bc04      	pop	{r2}
     cd6:	4690      	mov	r8, r2
     cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     cda:	46c0      	nop			; (mov r8, r8)
     cdc:	00180002 	.word	0x00180002
     ce0:	00190002 	.word	0x00190002
     ce4:	2000012c 	.word	0x2000012c
     ce8:	00000589 	.word	0x00000589
     cec:	42001400 	.word	0x42001400
     cf0:	00000a11 	.word	0x00000a11
     cf4:	e000e100 	.word	0xe000e100
     cf8:	00000bdd 	.word	0x00000bdd
     cfc:	00000855 	.word	0x00000855
     d00:	00000bd1 	.word	0x00000bd1
     d04:	00000bad 	.word	0x00000bad
     d08:	41004480 	.word	0x41004480
     d0c:	00000b81 	.word	0x00000b81
     d10:	41004400 	.word	0x41004400

00000d14 <FP_protocol_checksum>:
};
static uint8_t FP_protocol_checksum(uint8_t *data,uint32_t length)
{
	uint32_t i = 0;
	uint8_t sum = 0;
	for(i=0;i<length;i++)
     d14:	2900      	cmp	r1, #0
     d16:	d00b      	beq.n	d30 <FP_protocol_checksum+0x1c>
     d18:	0002      	movs	r2, r0
     d1a:	1841      	adds	r1, r0, r1
     d1c:	2300      	movs	r3, #0
	sum+=data[i];
     d1e:	7810      	ldrb	r0, [r2, #0]
     d20:	181b      	adds	r3, r3, r0
     d22:	b2db      	uxtb	r3, r3
     d24:	3201      	adds	r2, #1
	for(i=0;i<length;i++)
     d26:	428a      	cmp	r2, r1
     d28:	d1f9      	bne.n	d1e <FP_protocol_checksum+0xa>
	return (uint8_t)((~sum)+1);
     d2a:	4258      	negs	r0, r3
     d2c:	b2c0      	uxtb	r0, r0
}
     d2e:	4770      	bx	lr
	uint8_t sum = 0;
     d30:	2300      	movs	r3, #0
     d32:	e7fa      	b.n	d2a <FP_protocol_checksum+0x16>

00000d34 <extint_detection_callback>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
     d34:	2280      	movs	r2, #128	; 0x80
     d36:	0112      	lsls	r2, r2, #4
     d38:	4b01      	ldr	r3, [pc, #4]	; (d40 <extint_detection_callback+0xc>)
     d3a:	61da      	str	r2, [r3, #28]
	//bool pin_state = port_pin_get_input_level(PIN_PA16);
	//port_pin_set_output_level(LED_PIN, false);
	//FPaction_Flag = FPaction_CheckMatch;
	//FPaction();
	
}
     d3c:	4770      	bx	lr
     d3e:	46c0      	nop			; (mov r8, r8)
     d40:	41004480 	.word	0x41004480

00000d44 <usart_write_callback>:
{
     d44:	b510      	push	{r4, lr}
	switch(FPaction_Flag)
     d46:	4b1a      	ldr	r3, [pc, #104]	; (db0 <usart_write_callback+0x6c>)
     d48:	781a      	ldrb	r2, [r3, #0]
     d4a:	2a11      	cmp	r2, #17
     d4c:	d80b      	bhi.n	d66 <usart_write_callback+0x22>
     d4e:	0093      	lsls	r3, r2, #2
     d50:	4a18      	ldr	r2, [pc, #96]	; (db4 <usart_write_callback+0x70>)
     d52:	58d3      	ldr	r3, [r2, r3]
     d54:	469f      	mov	pc, r3
			FPaction_Flag = FPaction_RegisterBack;
     d56:	2202      	movs	r2, #2
     d58:	4b15      	ldr	r3, [pc, #84]	; (db0 <usart_write_callback+0x6c>)
     d5a:	701a      	strb	r2, [r3, #0]
			usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,22);
     d5c:	3214      	adds	r2, #20
     d5e:	4916      	ldr	r1, [pc, #88]	; (db8 <usart_write_callback+0x74>)
     d60:	4816      	ldr	r0, [pc, #88]	; (dbc <usart_write_callback+0x78>)
     d62:	4b17      	ldr	r3, [pc, #92]	; (dc0 <usart_write_callback+0x7c>)
     d64:	4798      	blx	r3
}
     d66:	bd10      	pop	{r4, pc}
			FPaction_Flag = FPaction_CheckRegisterBack;
     d68:	2204      	movs	r2, #4
     d6a:	4b11      	ldr	r3, [pc, #68]	; (db0 <usart_write_callback+0x6c>)
     d6c:	701a      	strb	r2, [r3, #0]
			usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,21); //21
     d6e:	3211      	adds	r2, #17
     d70:	4911      	ldr	r1, [pc, #68]	; (db8 <usart_write_callback+0x74>)
     d72:	4812      	ldr	r0, [pc, #72]	; (dbc <usart_write_callback+0x78>)
     d74:	4b12      	ldr	r3, [pc, #72]	; (dc0 <usart_write_callback+0x7c>)
     d76:	4798      	blx	r3
		break;
     d78:	e7f5      	b.n	d66 <usart_write_callback+0x22>
			FPaction_Flag = FPaction_CheckMatchBack;
     d7a:	220c      	movs	r2, #12
     d7c:	4b0c      	ldr	r3, [pc, #48]	; (db0 <usart_write_callback+0x6c>)
     d7e:	701a      	strb	r2, [r3, #0]
			usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,22);
     d80:	320a      	adds	r2, #10
     d82:	490d      	ldr	r1, [pc, #52]	; (db8 <usart_write_callback+0x74>)
     d84:	480d      	ldr	r0, [pc, #52]	; (dbc <usart_write_callback+0x78>)
     d86:	4b0e      	ldr	r3, [pc, #56]	; (dc0 <usart_write_callback+0x7c>)
     d88:	4798      	blx	r3
		break;
     d8a:	e7ec      	b.n	d66 <usart_write_callback+0x22>
			FPaction_Flag = FPaction_CheckMatchResultBack;
     d8c:	220e      	movs	r2, #14
     d8e:	4b08      	ldr	r3, [pc, #32]	; (db0 <usart_write_callback+0x6c>)
     d90:	701a      	strb	r2, [r3, #0]
			usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,21);
     d92:	3207      	adds	r2, #7
     d94:	4908      	ldr	r1, [pc, #32]	; (db8 <usart_write_callback+0x74>)
     d96:	4809      	ldr	r0, [pc, #36]	; (dbc <usart_write_callback+0x78>)
     d98:	4b09      	ldr	r3, [pc, #36]	; (dc0 <usart_write_callback+0x7c>)
     d9a:	4798      	blx	r3
		break;
     d9c:	e7e3      	b.n	d66 <usart_write_callback+0x22>
			FPaction_Flag = FPaction_CheckFingerStateBack;
     d9e:	2212      	movs	r2, #18
     da0:	4b03      	ldr	r3, [pc, #12]	; (db0 <usart_write_callback+0x6c>)
     da2:	701a      	strb	r2, [r3, #0]
			usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,23);
     da4:	3205      	adds	r2, #5
     da6:	4904      	ldr	r1, [pc, #16]	; (db8 <usart_write_callback+0x74>)
     da8:	4804      	ldr	r0, [pc, #16]	; (dbc <usart_write_callback+0x78>)
     daa:	4b05      	ldr	r3, [pc, #20]	; (dc0 <usart_write_callback+0x7c>)
     dac:	4798      	blx	r3
}
     dae:	e7da      	b.n	d66 <usart_write_callback+0x22>
     db0:	20000165 	.word	0x20000165
     db4:	00001afc 	.word	0x00001afc
     db8:	200000ec 	.word	0x200000ec
     dbc:	20000108 	.word	0x20000108
     dc0:	0000088d 	.word	0x0000088d

00000dc4 <FPaction>:
{
     dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	switch(FPaction_Flag){
     dc6:	4b4f      	ldr	r3, [pc, #316]	; (f04 <FPaction+0x140>)
     dc8:	781a      	ldrb	r2, [r3, #0]
     dca:	2a11      	cmp	r2, #17
     dcc:	d81f      	bhi.n	e0e <FPaction+0x4a>
     dce:	0093      	lsls	r3, r2, #2
     dd0:	4a4d      	ldr	r2, [pc, #308]	; (f08 <FPaction+0x144>)
     dd2:	58d3      	ldr	r3, [r2, r3]
     dd4:	469f      	mov	pc, r3
			finger_transmitbuff[10] = 0x08;
     dd6:	4c4d      	ldr	r4, [pc, #308]	; (f0c <FPaction+0x148>)
     dd8:	2308      	movs	r3, #8
     dda:	72a3      	strb	r3, [r4, #10]
			finger_transmitbuff[11] = FP_protocol_checksum(finger_transmitbuff+1,10);
     ddc:	1c65      	adds	r5, r4, #1
     dde:	210a      	movs	r1, #10
     de0:	0028      	movs	r0, r5
     de2:	4e4b      	ldr	r6, [pc, #300]	; (f10 <FPaction+0x14c>)
     de4:	47b0      	blx	r6
     de6:	72e0      	strb	r0, [r4, #11]
			finger_transmitbuff[16] = 0x01;
     de8:	2301      	movs	r3, #1
     dea:	7423      	strb	r3, [r4, #16]
			finger_transmitbuff[17] = 0x11;
     dec:	3310      	adds	r3, #16
     dee:	7463      	strb	r3, [r4, #17]
			finger_transmitbuff[18] = REG_IDX;
     df0:	4b48      	ldr	r3, [pc, #288]	; (f14 <FPaction+0x150>)
     df2:	781b      	ldrb	r3, [r3, #0]
     df4:	74a3      	strb	r3, [r4, #18]
			finger_transmitbuff[19] = FP_protocol_checksum(finger_transmitbuff+12,7);
     df6:	0020      	movs	r0, r4
     df8:	300c      	adds	r0, #12
     dfa:	2107      	movs	r1, #7
     dfc:	47b0      	blx	r6
     dfe:	74e0      	strb	r0, [r4, #19]
			finger_transmitbuff[0] = 19;
     e00:	2313      	movs	r3, #19
     e02:	7023      	strb	r3, [r4, #0]
		usart_write_buffer_job(&usart_finger_instance, finger_transmitbuff+1, finger_transmitbuff[0]);
     e04:	2213      	movs	r2, #19
     e06:	0029      	movs	r1, r5
     e08:	4843      	ldr	r0, [pc, #268]	; (f18 <FPaction+0x154>)
     e0a:	4b44      	ldr	r3, [pc, #272]	; (f1c <FPaction+0x158>)
     e0c:	4798      	blx	r3
}
     e0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			finger_transmitbuff[10] = 0x07;
     e10:	4c3e      	ldr	r4, [pc, #248]	; (f0c <FPaction+0x148>)
     e12:	2307      	movs	r3, #7
     e14:	72a3      	strb	r3, [r4, #10]
			finger_transmitbuff[11] = FP_protocol_checksum(finger_transmitbuff+1,10);
     e16:	1c65      	adds	r5, r4, #1
     e18:	210a      	movs	r1, #10
     e1a:	0028      	movs	r0, r5
     e1c:	4f3c      	ldr	r7, [pc, #240]	; (f10 <FPaction+0x14c>)
     e1e:	47b8      	blx	r7
     e20:	72e0      	strb	r0, [r4, #11]
			finger_transmitbuff[16] = 0x01;
     e22:	2301      	movs	r3, #1
     e24:	7423      	strb	r3, [r4, #16]
			finger_transmitbuff[17] = 0x12;
     e26:	2612      	movs	r6, #18
     e28:	7466      	strb	r6, [r4, #17]
			finger_transmitbuff[18] = FP_protocol_checksum(finger_transmitbuff+12,6);
     e2a:	0020      	movs	r0, r4
     e2c:	300c      	adds	r0, #12
     e2e:	2106      	movs	r1, #6
     e30:	47b8      	blx	r7
     e32:	74a0      	strb	r0, [r4, #18]
			finger_transmitbuff[0] = 18;
     e34:	7026      	strb	r6, [r4, #0]
			usart_write_buffer_job(&usart_finger_instance, finger_transmitbuff+1, finger_transmitbuff[0]);
     e36:	2212      	movs	r2, #18
     e38:	0029      	movs	r1, r5
     e3a:	4837      	ldr	r0, [pc, #220]	; (f18 <FPaction+0x154>)
     e3c:	4b37      	ldr	r3, [pc, #220]	; (f1c <FPaction+0x158>)
     e3e:	4798      	blx	r3
		break;
     e40:	e7e5      	b.n	e0e <FPaction+0x4a>
			finger_transmitbuff[10] = 0x07;
     e42:	4c32      	ldr	r4, [pc, #200]	; (f0c <FPaction+0x148>)
     e44:	2307      	movs	r3, #7
     e46:	72a3      	strb	r3, [r4, #10]
			finger_transmitbuff[11] = FP_protocol_checksum(finger_transmitbuff+1,10);
     e48:	1c65      	adds	r5, r4, #1
     e4a:	210a      	movs	r1, #10
     e4c:	0028      	movs	r0, r5
     e4e:	4e30      	ldr	r6, [pc, #192]	; (f10 <FPaction+0x14c>)
     e50:	47b0      	blx	r6
     e52:	72e0      	strb	r0, [r4, #11]
			finger_transmitbuff[16] = 0x01;
     e54:	2301      	movs	r3, #1
     e56:	7423      	strb	r3, [r4, #16]
			finger_transmitbuff[17] = 0x21;
     e58:	3320      	adds	r3, #32
     e5a:	7463      	strb	r3, [r4, #17]
			finger_transmitbuff[18] = FP_protocol_checksum(finger_transmitbuff+12,6);
     e5c:	0020      	movs	r0, r4
     e5e:	300c      	adds	r0, #12
     e60:	2106      	movs	r1, #6
     e62:	47b0      	blx	r6
     e64:	74a0      	strb	r0, [r4, #18]
			finger_transmitbuff[0] = 18;
     e66:	2312      	movs	r3, #18
     e68:	7023      	strb	r3, [r4, #0]
			usart_write_buffer_job(&usart_finger_instance, finger_transmitbuff+1, finger_transmitbuff[0]);
     e6a:	2212      	movs	r2, #18
     e6c:	0029      	movs	r1, r5
     e6e:	482a      	ldr	r0, [pc, #168]	; (f18 <FPaction+0x154>)
     e70:	4b2a      	ldr	r3, [pc, #168]	; (f1c <FPaction+0x158>)
     e72:	4798      	blx	r3
		break;
     e74:	e7cb      	b.n	e0e <FPaction+0x4a>
			finger_transmitbuff[10] = 0x07;
     e76:	4c25      	ldr	r4, [pc, #148]	; (f0c <FPaction+0x148>)
     e78:	2307      	movs	r3, #7
     e7a:	72a3      	strb	r3, [r4, #10]
			finger_transmitbuff[11] = FP_protocol_checksum(finger_transmitbuff+1,10);
     e7c:	1c65      	adds	r5, r4, #1
     e7e:	210a      	movs	r1, #10
     e80:	0028      	movs	r0, r5
     e82:	4e23      	ldr	r6, [pc, #140]	; (f10 <FPaction+0x14c>)
     e84:	47b0      	blx	r6
     e86:	72e0      	strb	r0, [r4, #11]
			finger_transmitbuff[16] = 0x01;
     e88:	2301      	movs	r3, #1
     e8a:	7423      	strb	r3, [r4, #16]
			finger_transmitbuff[17] = 0x22;
     e8c:	3321      	adds	r3, #33	; 0x21
     e8e:	7463      	strb	r3, [r4, #17]
			finger_transmitbuff[18] = FP_protocol_checksum(finger_transmitbuff+12,6);
     e90:	0020      	movs	r0, r4
     e92:	300c      	adds	r0, #12
     e94:	2106      	movs	r1, #6
     e96:	47b0      	blx	r6
     e98:	74a0      	strb	r0, [r4, #18]
			finger_transmitbuff[0] = 18;
     e9a:	2312      	movs	r3, #18
     e9c:	7023      	strb	r3, [r4, #0]
			usart_write_buffer_job(&usart_finger_instance, finger_transmitbuff+1, finger_transmitbuff[0]);
     e9e:	2212      	movs	r2, #18
     ea0:	0029      	movs	r1, r5
     ea2:	481d      	ldr	r0, [pc, #116]	; (f18 <FPaction+0x154>)
     ea4:	4b1d      	ldr	r3, [pc, #116]	; (f1c <FPaction+0x158>)
     ea6:	4798      	blx	r3
		break;
     ea8:	e7b1      	b.n	e0e <FPaction+0x4a>
			finger_transmitbuff[10] = 0x07;
     eaa:	4c18      	ldr	r4, [pc, #96]	; (f0c <FPaction+0x148>)
     eac:	2307      	movs	r3, #7
     eae:	72a3      	strb	r3, [r4, #10]
			finger_transmitbuff[11] = FP_protocol_checksum(finger_transmitbuff+1,10);
     eb0:	1c65      	adds	r5, r4, #1
     eb2:	210a      	movs	r1, #10
     eb4:	0028      	movs	r0, r5
     eb6:	4e16      	ldr	r6, [pc, #88]	; (f10 <FPaction+0x14c>)
     eb8:	47b0      	blx	r6
     eba:	72e0      	strb	r0, [r4, #11]
			finger_transmitbuff[16] = 0x01;
     ebc:	2301      	movs	r3, #1
     ebe:	7423      	strb	r3, [r4, #16]
			finger_transmitbuff[17] = 0x35;
     ec0:	3334      	adds	r3, #52	; 0x34
     ec2:	7463      	strb	r3, [r4, #17]
			finger_transmitbuff[18] = FP_protocol_checksum(finger_transmitbuff+12,6);
     ec4:	0020      	movs	r0, r4
     ec6:	300c      	adds	r0, #12
     ec8:	2106      	movs	r1, #6
     eca:	47b0      	blx	r6
     ecc:	74a0      	strb	r0, [r4, #18]
			finger_transmitbuff[0] = 18;
     ece:	2312      	movs	r3, #18
     ed0:	7023      	strb	r3, [r4, #0]
			usart_write_buffer_job(&usart_finger_instance,finger_transmitbuff+1,finger_transmitbuff[0]);
     ed2:	2212      	movs	r2, #18
     ed4:	0029      	movs	r1, r5
     ed6:	4810      	ldr	r0, [pc, #64]	; (f18 <FPaction+0x154>)
     ed8:	4b10      	ldr	r3, [pc, #64]	; (f1c <FPaction+0x158>)
     eda:	4798      	blx	r3
		break;
     edc:	e797      	b.n	e0e <FPaction+0x4a>
			finger_transmitbuff[10] = 0x09;
     ede:	4c0b      	ldr	r4, [pc, #44]	; (f0c <FPaction+0x148>)
     ee0:	2309      	movs	r3, #9
     ee2:	72a3      	strb	r3, [r4, #10]
			finger_transmitbuff[11] = FP_protocol_checksum(finger_transmitbuff+1,10);
     ee4:	1c60      	adds	r0, r4, #1
     ee6:	210a      	movs	r1, #10
     ee8:	4d09      	ldr	r5, [pc, #36]	; (f10 <FPaction+0x14c>)
     eea:	47a8      	blx	r5
     eec:	72e0      	strb	r0, [r4, #11]
			finger_transmitbuff[16] = 0x01;
     eee:	2301      	movs	r3, #1
     ef0:	7423      	strb	r3, [r4, #16]
			finger_transmitbuff[17] = 0x13;
     ef2:	3312      	adds	r3, #18
     ef4:	7463      	strb	r3, [r4, #17]
			finger_transmitbuff[20] = FP_protocol_checksum(finger_transmitbuff+12,8);
     ef6:	0020      	movs	r0, r4
     ef8:	300c      	adds	r0, #12
     efa:	2108      	movs	r1, #8
     efc:	47a8      	blx	r5
     efe:	7520      	strb	r0, [r4, #20]
}
     f00:	e785      	b.n	e0e <FPaction+0x4a>
     f02:	46c0      	nop			; (mov r8, r8)
     f04:	20000165 	.word	0x20000165
     f08:	00001b44 	.word	0x00001b44
     f0c:	2000000c 	.word	0x2000000c
     f10:	00000d15 	.word	0x00000d15
     f14:	20000008 	.word	0x20000008
     f18:	20000108 	.word	0x20000108
     f1c:	0000086d 	.word	0x0000086d

00000f20 <usart_read_callback>:
{
     f20:	b570      	push	{r4, r5, r6, lr}
	switch(FPaction_Flag)
     f22:	4b5f      	ldr	r3, [pc, #380]	; (10a0 <usart_read_callback+0x180>)
     f24:	781a      	ldrb	r2, [r3, #0]
     f26:	2a12      	cmp	r2, #18
     f28:	d865      	bhi.n	ff6 <usart_read_callback+0xd6>
     f2a:	0093      	lsls	r3, r2, #2
     f2c:	4a5d      	ldr	r2, [pc, #372]	; (10a4 <usart_read_callback+0x184>)
     f2e:	58d3      	ldr	r3, [r2, r3]
     f30:	469f      	mov	pc, r3
			usart_write_buffer_job(&usart_ble_instance,finger_rx_buffer,22);
     f32:	4c5d      	ldr	r4, [pc, #372]	; (10a8 <usart_read_callback+0x188>)
     f34:	2216      	movs	r2, #22
     f36:	0021      	movs	r1, r4
     f38:	485c      	ldr	r0, [pc, #368]	; (10ac <usart_read_callback+0x18c>)
     f3a:	4b5d      	ldr	r3, [pc, #372]	; (10b0 <usart_read_callback+0x190>)
     f3c:	4798      	blx	r3
			if(finger_rx_buffer[20] == 0x00 && finger_rx_buffer[0] == 0xF1)  //
     f3e:	7d23      	ldrb	r3, [r4, #20]
     f40:	2b00      	cmp	r3, #0
     f42:	d158      	bne.n	ff6 <usart_read_callback+0xd6>
     f44:	4b58      	ldr	r3, [pc, #352]	; (10a8 <usart_read_callback+0x188>)
     f46:	781b      	ldrb	r3, [r3, #0]
     f48:	2bf1      	cmp	r3, #241	; 0xf1
     f4a:	d154      	bne.n	ff6 <usart_read_callback+0xd6>
				delay_s(2); // 04
     f4c:	20fa      	movs	r0, #250	; 0xfa
     f4e:	00c0      	lsls	r0, r0, #3
     f50:	4b58      	ldr	r3, [pc, #352]	; (10b4 <usart_read_callback+0x194>)
     f52:	4798      	blx	r3
				FPaction_Flag = FPaction_CheckRegister;
     f54:	2203      	movs	r2, #3
     f56:	4b52      	ldr	r3, [pc, #328]	; (10a0 <usart_read_callback+0x180>)
     f58:	701a      	strb	r2, [r3, #0]
				FPaction();
     f5a:	4b57      	ldr	r3, [pc, #348]	; (10b8 <usart_read_callback+0x198>)
     f5c:	4798      	blx	r3
     f5e:	e04a      	b.n	ff6 <usart_read_callback+0xd6>
			if((finger_rx_buffer[20] == 0x00) && (finger_rx_buffer[0] == 0xF1))
     f60:	4b51      	ldr	r3, [pc, #324]	; (10a8 <usart_read_callback+0x188>)
     f62:	7d1b      	ldrb	r3, [r3, #20]
     f64:	2b00      	cmp	r3, #0
     f66:	d11b      	bne.n	fa0 <usart_read_callback+0x80>
     f68:	4b4f      	ldr	r3, [pc, #316]	; (10a8 <usart_read_callback+0x188>)
     f6a:	781b      	ldrb	r3, [r3, #0]
     f6c:	2bf1      	cmp	r3, #241	; 0xf1
     f6e:	d011      	beq.n	f94 <usart_read_callback+0x74>
			else if(finger_rx_buffer[0] == 0x00)  //
     f70:	4b4d      	ldr	r3, [pc, #308]	; (10a8 <usart_read_callback+0x188>)
     f72:	781b      	ldrb	r3, [r3, #0]
     f74:	2b00      	cmp	r3, #0
     f76:	d13e      	bne.n	ff6 <usart_read_callback+0xd6>
				if(PROC > finger_rx_buffer[2] && finger_rx_buffer[2] < 0x64)
     f78:	4b4b      	ldr	r3, [pc, #300]	; (10a8 <usart_read_callback+0x188>)
     f7a:	789b      	ldrb	r3, [r3, #2]
     f7c:	4a4f      	ldr	r2, [pc, #316]	; (10bc <usart_read_callback+0x19c>)
     f7e:	6812      	ldr	r2, [r2, #0]
     f80:	4293      	cmp	r3, r2
     f82:	d230      	bcs.n	fe6 <usart_read_callback+0xc6>
     f84:	2b63      	cmp	r3, #99	; 0x63
     f86:	d91a      	bls.n	fbe <usart_read_callback+0x9e>
					FPaction_Flag = FPaction_SaveRegister;
     f88:	2205      	movs	r2, #5
     f8a:	4b45      	ldr	r3, [pc, #276]	; (10a0 <usart_read_callback+0x180>)
     f8c:	701a      	strb	r2, [r3, #0]
					FPaction();
     f8e:	4b4a      	ldr	r3, [pc, #296]	; (10b8 <usart_read_callback+0x198>)
     f90:	4798      	blx	r3
     f92:	e030      	b.n	ff6 <usart_read_callback+0xd6>
				usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,4);
     f94:	2204      	movs	r2, #4
     f96:	4944      	ldr	r1, [pc, #272]	; (10a8 <usart_read_callback+0x188>)
     f98:	4849      	ldr	r0, [pc, #292]	; (10c0 <usart_read_callback+0x1a0>)
     f9a:	4b4a      	ldr	r3, [pc, #296]	; (10c4 <usart_read_callback+0x1a4>)
     f9c:	4798      	blx	r3
     f9e:	e02a      	b.n	ff6 <usart_read_callback+0xd6>
			else if(finger_rx_buffer[20] == 0x04 && finger_rx_buffer[0] == 0xF1) //0x00000004,sensor,200ms
     fa0:	2b04      	cmp	r3, #4
     fa2:	d1e5      	bne.n	f70 <usart_read_callback+0x50>
     fa4:	4b40      	ldr	r3, [pc, #256]	; (10a8 <usart_read_callback+0x188>)
     fa6:	781b      	ldrb	r3, [r3, #0]
     fa8:	2bf1      	cmp	r3, #241	; 0xf1
     faa:	d1e1      	bne.n	f70 <usart_read_callback+0x50>
				delay_ms(200);
     fac:	20c8      	movs	r0, #200	; 0xc8
     fae:	4b41      	ldr	r3, [pc, #260]	; (10b4 <usart_read_callback+0x194>)
     fb0:	4798      	blx	r3
				FPaction_Flag = FPaction_CheckRegister;
     fb2:	2203      	movs	r2, #3
     fb4:	4b3a      	ldr	r3, [pc, #232]	; (10a0 <usart_read_callback+0x180>)
     fb6:	701a      	strb	r2, [r3, #0]
				FPaction();
     fb8:	4b3f      	ldr	r3, [pc, #252]	; (10b8 <usart_read_callback+0x198>)
     fba:	4798      	blx	r3
     fbc:	e01b      	b.n	ff6 <usart_read_callback+0xd6>
					usart_write_buffer_job(&usart_ble_instance,finger_rx_buffer,4);
     fbe:	4d3a      	ldr	r5, [pc, #232]	; (10a8 <usart_read_callback+0x188>)
     fc0:	2204      	movs	r2, #4
     fc2:	0029      	movs	r1, r5
     fc4:	4839      	ldr	r0, [pc, #228]	; (10ac <usart_read_callback+0x18c>)
     fc6:	4b3a      	ldr	r3, [pc, #232]	; (10b0 <usart_read_callback+0x190>)
     fc8:	4798      	blx	r3
					delay_ms(200);
     fca:	20c8      	movs	r0, #200	; 0xc8
     fcc:	4c39      	ldr	r4, [pc, #228]	; (10b4 <usart_read_callback+0x194>)
     fce:	47a0      	blx	r4
					PROC = finger_rx_buffer[2];
     fd0:	78aa      	ldrb	r2, [r5, #2]
     fd2:	4b3a      	ldr	r3, [pc, #232]	; (10bc <usart_read_callback+0x19c>)
     fd4:	601a      	str	r2, [r3, #0]
					delay_ms(200);
     fd6:	20c8      	movs	r0, #200	; 0xc8
     fd8:	47a0      	blx	r4
					FPaction_Flag = FPaction_CheckFingerState;
     fda:	2211      	movs	r2, #17
     fdc:	4b30      	ldr	r3, [pc, #192]	; (10a0 <usart_read_callback+0x180>)
     fde:	701a      	strb	r2, [r3, #0]
					FPaction();					
     fe0:	4b35      	ldr	r3, [pc, #212]	; (10b8 <usart_read_callback+0x198>)
     fe2:	4798      	blx	r3
     fe4:	e007      	b.n	ff6 <usart_read_callback+0xd6>
				else if(finger_rx_buffer[2] >= 0x64) // 
     fe6:	2b63      	cmp	r3, #99	; 0x63
     fe8:	d905      	bls.n	ff6 <usart_read_callback+0xd6>
     fea:	e7cd      	b.n	f88 <usart_read_callback+0x68>
			FPaction_Flag = FPaction_CheckMatchResult;
     fec:	220d      	movs	r2, #13
     fee:	4b2c      	ldr	r3, [pc, #176]	; (10a0 <usart_read_callback+0x180>)
     ff0:	701a      	strb	r2, [r3, #0]
			FPaction();
     ff2:	4b31      	ldr	r3, [pc, #196]	; (10b8 <usart_read_callback+0x198>)
     ff4:	4798      	blx	r3
}
     ff6:	bd70      	pop	{r4, r5, r6, pc}
			if((finger_rx_buffer[20]  == 0)&&(finger_rx_buffer[0] == 0xF1))
     ff8:	4b2b      	ldr	r3, [pc, #172]	; (10a8 <usart_read_callback+0x188>)
     ffa:	7d1b      	ldrb	r3, [r3, #20]
     ffc:	2b00      	cmp	r3, #0
     ffe:	d113      	bne.n	1028 <usart_read_callback+0x108>
    1000:	4b29      	ldr	r3, [pc, #164]	; (10a8 <usart_read_callback+0x188>)
    1002:	781b      	ldrb	r3, [r3, #0]
    1004:	2bf1      	cmp	r3, #241	; 0xf1
    1006:	d009      	beq.n	101c <usart_read_callback+0xfc>
			else if(finger_rx_buffer[0] == 0x00)
    1008:	4b27      	ldr	r3, [pc, #156]	; (10a8 <usart_read_callback+0x188>)
    100a:	781b      	ldrb	r3, [r3, #0]
    100c:	2b00      	cmp	r3, #0
    100e:	d1f2      	bne.n	ff6 <usart_read_callback+0xd6>
				usart_write_buffer_job(&usart_ble_instance, finger_rx_buffer, 7);
    1010:	2207      	movs	r2, #7
    1012:	4925      	ldr	r1, [pc, #148]	; (10a8 <usart_read_callback+0x188>)
    1014:	4825      	ldr	r0, [pc, #148]	; (10ac <usart_read_callback+0x18c>)
    1016:	4b26      	ldr	r3, [pc, #152]	; (10b0 <usart_read_callback+0x190>)
    1018:	4798      	blx	r3
    101a:	e7ec      	b.n	ff6 <usart_read_callback+0xd6>
				usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,7);
    101c:	2207      	movs	r2, #7
    101e:	4922      	ldr	r1, [pc, #136]	; (10a8 <usart_read_callback+0x188>)
    1020:	4827      	ldr	r0, [pc, #156]	; (10c0 <usart_read_callback+0x1a0>)
    1022:	4b28      	ldr	r3, [pc, #160]	; (10c4 <usart_read_callback+0x1a4>)
    1024:	4798      	blx	r3
    1026:	e7e6      	b.n	ff6 <usart_read_callback+0xd6>
			else if((finger_rx_buffer[20]  == 0x0A)&&(finger_rx_buffer[0] == 0xF1))
    1028:	2b0a      	cmp	r3, #10
    102a:	d109      	bne.n	1040 <usart_read_callback+0x120>
    102c:	4b1e      	ldr	r3, [pc, #120]	; (10a8 <usart_read_callback+0x188>)
    102e:	781b      	ldrb	r3, [r3, #0]
    1030:	2bf1      	cmp	r3, #241	; 0xf1
    1032:	d1e9      	bne.n	1008 <usart_read_callback+0xe8>
				usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,7);
    1034:	2207      	movs	r2, #7
    1036:	491c      	ldr	r1, [pc, #112]	; (10a8 <usart_read_callback+0x188>)
    1038:	4821      	ldr	r0, [pc, #132]	; (10c0 <usart_read_callback+0x1a0>)
    103a:	4b22      	ldr	r3, [pc, #136]	; (10c4 <usart_read_callback+0x1a4>)
    103c:	4798      	blx	r3
    103e:	e7da      	b.n	ff6 <usart_read_callback+0xd6>
			else if((finger_rx_buffer[20]  == 0x04)&&(finger_rx_buffer[0] == 0xF1))
    1040:	2b04      	cmp	r3, #4
    1042:	d1e1      	bne.n	1008 <usart_read_callback+0xe8>
    1044:	4b18      	ldr	r3, [pc, #96]	; (10a8 <usart_read_callback+0x188>)
    1046:	781b      	ldrb	r3, [r3, #0]
    1048:	2bf1      	cmp	r3, #241	; 0xf1
    104a:	d1dd      	bne.n	1008 <usart_read_callback+0xe8>
				usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,1);
    104c:	2201      	movs	r2, #1
    104e:	4916      	ldr	r1, [pc, #88]	; (10a8 <usart_read_callback+0x188>)
    1050:	481b      	ldr	r0, [pc, #108]	; (10c0 <usart_read_callback+0x1a0>)
    1052:	4b1c      	ldr	r3, [pc, #112]	; (10c4 <usart_read_callback+0x1a4>)
    1054:	4798      	blx	r3
    1056:	e7ce      	b.n	ff6 <usart_read_callback+0xd6>
			 if(finger_rx_buffer[20] != 0x00 || finger_rx_buffer[21] ==0x01 ) //sensor
    1058:	4b13      	ldr	r3, [pc, #76]	; (10a8 <usart_read_callback+0x188>)
    105a:	7d1b      	ldrb	r3, [r3, #20]
    105c:	2b00      	cmp	r3, #0
    105e:	d115      	bne.n	108c <usart_read_callback+0x16c>
    1060:	4b11      	ldr	r3, [pc, #68]	; (10a8 <usart_read_callback+0x188>)
    1062:	7d5b      	ldrb	r3, [r3, #21]
    1064:	2b01      	cmp	r3, #1
    1066:	d011      	beq.n	108c <usart_read_callback+0x16c>
			 else if(finger_rx_buffer[20] == 0x00 && finger_rx_buffer[21] ==0x00 && REG_IDX <=6)
    1068:	2b00      	cmp	r3, #0
    106a:	d1c4      	bne.n	ff6 <usart_read_callback+0xd6>
    106c:	4b16      	ldr	r3, [pc, #88]	; (10c8 <usart_read_callback+0x1a8>)
    106e:	781b      	ldrb	r3, [r3, #0]
    1070:	2b06      	cmp	r3, #6
    1072:	d8c0      	bhi.n	ff6 <usart_read_callback+0xd6>
				 REG_IDX++;
    1074:	3301      	adds	r3, #1
    1076:	4a14      	ldr	r2, [pc, #80]	; (10c8 <usart_read_callback+0x1a8>)
    1078:	7013      	strb	r3, [r2, #0]
				 delay_s(5);
    107a:	4814      	ldr	r0, [pc, #80]	; (10cc <usart_read_callback+0x1ac>)
    107c:	4b0d      	ldr	r3, [pc, #52]	; (10b4 <usart_read_callback+0x194>)
    107e:	4798      	blx	r3
				 FPaction_Flag = FPaction_Register;
    1080:	2201      	movs	r2, #1
    1082:	4b07      	ldr	r3, [pc, #28]	; (10a0 <usart_read_callback+0x180>)
    1084:	701a      	strb	r2, [r3, #0]
				 FPaction();
    1086:	4b0c      	ldr	r3, [pc, #48]	; (10b8 <usart_read_callback+0x198>)
    1088:	4798      	blx	r3
}
    108a:	e7b4      	b.n	ff6 <usart_read_callback+0xd6>
				 delay_ms(200);
    108c:	20c8      	movs	r0, #200	; 0xc8
    108e:	4b09      	ldr	r3, [pc, #36]	; (10b4 <usart_read_callback+0x194>)
    1090:	4798      	blx	r3
				 usart_write_buffer_job(&usart_ble_instance,finger_rx_buffer,23);
    1092:	2217      	movs	r2, #23
    1094:	4904      	ldr	r1, [pc, #16]	; (10a8 <usart_read_callback+0x188>)
    1096:	4805      	ldr	r0, [pc, #20]	; (10ac <usart_read_callback+0x18c>)
    1098:	4b05      	ldr	r3, [pc, #20]	; (10b0 <usart_read_callback+0x190>)
    109a:	4798      	blx	r3
    109c:	e7ab      	b.n	ff6 <usart_read_callback+0xd6>
    109e:	46c0      	nop			; (mov r8, r8)
    10a0:	20000165 	.word	0x20000165
    10a4:	00001b8c 	.word	0x00001b8c
    10a8:	200000ec 	.word	0x200000ec
    10ac:	2000012c 	.word	0x2000012c
    10b0:	0000086d 	.word	0x0000086d
    10b4:	00000b81 	.word	0x00000b81
    10b8:	00000dc5 	.word	0x00000dc5
    10bc:	20000070 	.word	0x20000070
    10c0:	20000108 	.word	0x20000108
    10c4:	0000088d 	.word	0x0000088d
    10c8:	20000008 	.word	0x20000008
    10cc:	00001388 	.word	0x00001388

000010d0 <configure_FP>:

void configure_FP(void)
{
    10d0:	b570      	push	{r4, r5, r6, lr}
    10d2:	b090      	sub	sp, #64	; 0x40
	/**FP model EIC INT init**/
	struct extint_chan_conf config_extint_FPINT;
	extint_chan_get_config_defaults(&config_extint_FPINT);
    10d4:	ad0d      	add	r5, sp, #52	; 0x34
    10d6:	0028      	movs	r0, r5
    10d8:	4b37      	ldr	r3, [pc, #220]	; (11b8 <configure_FP+0xe8>)
    10da:	4798      	blx	r3
	config_extint_FPINT.gpio_pin           = PIN_PA16A_EIC_EXTINT0;
    10dc:	2310      	movs	r3, #16
    10de:	930d      	str	r3, [sp, #52]	; 0x34
	config_extint_FPINT.gpio_pin_mux       = MUX_PA16A_EIC_EXTINT0;
    10e0:	2400      	movs	r4, #0
    10e2:	606c      	str	r4, [r5, #4]
	config_extint_FPINT.gpio_pin_pull      = EXTINT_PULL_UP;
    10e4:	2601      	movs	r6, #1
    10e6:	722e      	strb	r6, [r5, #8]
	config_extint_FPINT.detection_criteria = EXTINT_DETECT_FALLING;
    10e8:	3b0e      	subs	r3, #14
    10ea:	72eb      	strb	r3, [r5, #11]
	extint_chan_set_config(FP_EIC_LINE, &config_extint_FPINT);
    10ec:	0029      	movs	r1, r5
    10ee:	2000      	movs	r0, #0
    10f0:	4b32      	ldr	r3, [pc, #200]	; (11bc <configure_FP+0xec>)
    10f2:	4798      	blx	r3
		
	/**FP model EIC INT callback**/
	extint_register_callback(extint_detection_callback,	FP_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    10f4:	2200      	movs	r2, #0
    10f6:	2100      	movs	r1, #0
    10f8:	4831      	ldr	r0, [pc, #196]	; (11c0 <configure_FP+0xf0>)
    10fa:	4b32      	ldr	r3, [pc, #200]	; (11c4 <configure_FP+0xf4>)
    10fc:	4798      	blx	r3
	extint_chan_enable_callback(FP_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    10fe:	2100      	movs	r1, #0
    1100:	2000      	movs	r0, #0
    1102:	4b31      	ldr	r3, [pc, #196]	; (11c8 <configure_FP+0xf8>)
    1104:	4798      	blx	r3
	config->data_order       = USART_DATAORDER_LSB;
    1106:	ab01      	add	r3, sp, #4
    1108:	2280      	movs	r2, #128	; 0x80
    110a:	05d2      	lsls	r2, r2, #23
    110c:	9201      	str	r2, [sp, #4]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    110e:	605c      	str	r4, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    1110:	22ff      	movs	r2, #255	; 0xff
    1112:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    1114:	729c      	strb	r4, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1116:	72dc      	strb	r4, [r3, #11]
	config->receiver_enable  = true;
    1118:	751e      	strb	r6, [r3, #20]
	config->transmitter_enable = true;
    111a:	755e      	strb	r6, [r3, #21]
	config->clock_polarity_inverted = false;
    111c:	759c      	strb	r4, [r3, #22]
	config->use_external_clock = false;
    111e:	75dc      	strb	r4, [r3, #23]
	config->ext_clock_freq   = 0;
    1120:	619c      	str	r4, [r3, #24]
	config->run_in_standby   = false;
    1122:	771c      	strb	r4, [r3, #28]
	config->generator_source = GCLK_GENERATOR_0;
    1124:	775c      	strb	r4, [r3, #29]
		
	/**FP model usart init**/
	struct usart_config finger_configure_usart;
	usart_get_config_defaults(&finger_configure_usart);

	finger_configure_usart.baudrate    = 115200;
    1126:	22e1      	movs	r2, #225	; 0xe1
    1128:	0252      	lsls	r2, r2, #9
    112a:	611a      	str	r2, [r3, #16]
	finger_configure_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
    112c:	22c4      	movs	r2, #196	; 0xc4
    112e:	0392      	lsls	r2, r2, #14
    1130:	60da      	str	r2, [r3, #12]
	finger_configure_usart.pinmux_pad0 = PINMUX_UNUSED;
    1132:	2201      	movs	r2, #1
    1134:	4252      	negs	r2, r2
    1136:	621a      	str	r2, [r3, #32]
	finger_configure_usart.pinmux_pad1 = PINMUX_UNUSED;
    1138:	625a      	str	r2, [r3, #36]	; 0x24
	finger_configure_usart.pinmux_pad2 = PINMUX_PA18C_SERCOM1_PAD2;//PINMUX_PA18C_SERCOM1_PAD2
    113a:	4a24      	ldr	r2, [pc, #144]	; (11cc <configure_FP+0xfc>)
    113c:	629a      	str	r2, [r3, #40]	; 0x28
	finger_configure_usart.pinmux_pad3 = PINMUX_PA19C_SERCOM1_PAD3;//PINMUX_PA19C_SERCOM1_PAD3
    113e:	4a24      	ldr	r2, [pc, #144]	; (11d0 <configure_FP+0x100>)
    1140:	62da      	str	r2, [r3, #44]	; 0x2c

	while (usart_init(&usart_finger_instance,SERCOM1, &finger_configure_usart) != STATUS_OK) {}
    1142:	4d24      	ldr	r5, [pc, #144]	; (11d4 <configure_FP+0x104>)
    1144:	4c24      	ldr	r4, [pc, #144]	; (11d8 <configure_FP+0x108>)
    1146:	aa01      	add	r2, sp, #4
    1148:	4924      	ldr	r1, [pc, #144]	; (11dc <configure_FP+0x10c>)
    114a:	0028      	movs	r0, r5
    114c:	47a0      	blx	r4
    114e:	2800      	cmp	r0, #0
    1150:	d1f9      	bne.n	1146 <configure_FP+0x76>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1152:	4d20      	ldr	r5, [pc, #128]	; (11d4 <configure_FP+0x104>)
    1154:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1156:	0020      	movs	r0, r4
    1158:	4b21      	ldr	r3, [pc, #132]	; (11e0 <configure_FP+0x110>)
    115a:	4798      	blx	r3
    115c:	231f      	movs	r3, #31
    115e:	4018      	ands	r0, r3
    1160:	3b1e      	subs	r3, #30
    1162:	4083      	lsls	r3, r0
    1164:	4a1f      	ldr	r2, [pc, #124]	; (11e4 <configure_FP+0x114>)
    1166:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1168:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    116a:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
    116c:	b21b      	sxth	r3, r3
    116e:	2b00      	cmp	r3, #0
    1170:	dbfb      	blt.n	116a <configure_FP+0x9a>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1172:	6823      	ldr	r3, [r4, #0]
    1174:	2202      	movs	r2, #2
    1176:	4313      	orrs	r3, r2
    1178:	6023      	str	r3, [r4, #0]
	usart_enable(&usart_finger_instance);
	
	/**FP model usart callback**/
	usart_register_callback(&usart_finger_instance,usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    117a:	4c16      	ldr	r4, [pc, #88]	; (11d4 <configure_FP+0x104>)
    117c:	2200      	movs	r2, #0
    117e:	491a      	ldr	r1, [pc, #104]	; (11e8 <configure_FP+0x118>)
    1180:	0020      	movs	r0, r4
    1182:	4d1a      	ldr	r5, [pc, #104]	; (11ec <configure_FP+0x11c>)
    1184:	47a8      	blx	r5
	usart_register_callback(&usart_finger_instance,usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    1186:	2201      	movs	r2, #1
    1188:	4919      	ldr	r1, [pc, #100]	; (11f0 <configure_FP+0x120>)
    118a:	0020      	movs	r0, r4
    118c:	47a8      	blx	r5
    118e:	2221      	movs	r2, #33	; 0x21
    1190:	5ca3      	ldrb	r3, [r4, r2]
    1192:	2103      	movs	r1, #3
    1194:	430b      	orrs	r3, r1
    1196:	54a3      	strb	r3, [r4, r2]
	config->input_pull = PORT_PIN_PULL_UP;
    1198:	2301      	movs	r3, #1
    119a:	466a      	mov	r2, sp
    119c:	7053      	strb	r3, [r2, #1]
	config->powersave  = false;
    119e:	2200      	movs	r2, #0
    11a0:	4669      	mov	r1, sp
    11a2:	708a      	strb	r2, [r1, #2]
		
	/**FP model other pin init **/
	struct port_config pin_config;
	port_get_config_defaults(&pin_config);
	
	pin_config.direction = PORT_PIN_DIR_OUTPUT;
    11a4:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(FP_RST_PIN,&pin_config);
    11a6:	2011      	movs	r0, #17
    11a8:	4b12      	ldr	r3, [pc, #72]	; (11f4 <configure_FP+0x124>)
    11aa:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    11ac:	2280      	movs	r2, #128	; 0x80
    11ae:	0292      	lsls	r2, r2, #10
    11b0:	4b11      	ldr	r3, [pc, #68]	; (11f8 <configure_FP+0x128>)
    11b2:	619a      	str	r2, [r3, #24]
	finger_reset(false);
	
	//pin_config.direction = PORT_PIN_DIR_INPUT;
	//port_pin_set_config(FP_INT_PIN, &pin_config);
}
    11b4:	b010      	add	sp, #64	; 0x40
    11b6:	bd70      	pop	{r4, r5, r6, pc}
    11b8:	00000189 	.word	0x00000189
    11bc:	0000019d 	.word	0x0000019d
    11c0:	00000d35 	.word	0x00000d35
    11c4:	00000aa1 	.word	0x00000aa1
    11c8:	00000acd 	.word	0x00000acd
    11cc:	00120002 	.word	0x00120002
    11d0:	00130002 	.word	0x00130002
    11d4:	20000108 	.word	0x20000108
    11d8:	00000589 	.word	0x00000589
    11dc:	42000c00 	.word	0x42000c00
    11e0:	00000a11 	.word	0x00000a11
    11e4:	e000e100 	.word	0xe000e100
    11e8:	00000d45 	.word	0x00000d45
    11ec:	00000855 	.word	0x00000855
    11f0:	00000f21 	.word	0x00000f21
    11f4:	00000bad 	.word	0x00000bad
    11f8:	41004400 	.word	0x41004400

000011fc <Register>:
	else
	port_pin_set_output_level(FP_RST_PIN, true);
}

void Register()
{
    11fc:	b570      	push	{r4, r5, r6, lr}
	PROC = 0;
    11fe:	2200      	movs	r2, #0
    1200:	4b0a      	ldr	r3, [pc, #40]	; (122c <Register+0x30>)
    1202:	601a      	str	r2, [r3, #0]
	for(REG_IDX = 1;REG_IDX<=6;REG_IDX++)
    1204:	3201      	adds	r2, #1
    1206:	4b0a      	ldr	r3, [pc, #40]	; (1230 <Register+0x34>)
    1208:	701a      	strb	r2, [r3, #0]
	{
		delay_s(12);
    120a:	4e0a      	ldr	r6, [pc, #40]	; (1234 <Register+0x38>)
		FPaction_Flag = FPaction_Register; 
    120c:	4d0a      	ldr	r5, [pc, #40]	; (1238 <Register+0x3c>)
		FPaction();
    120e:	4c0b      	ldr	r4, [pc, #44]	; (123c <Register+0x40>)
		delay_s(12);
    1210:	480b      	ldr	r0, [pc, #44]	; (1240 <Register+0x44>)
    1212:	47b0      	blx	r6
		FPaction_Flag = FPaction_Register; 
    1214:	2301      	movs	r3, #1
    1216:	702b      	strb	r3, [r5, #0]
		FPaction();
    1218:	47a0      	blx	r4
	for(REG_IDX = 1;REG_IDX<=6;REG_IDX++)
    121a:	4a05      	ldr	r2, [pc, #20]	; (1230 <Register+0x34>)
    121c:	7813      	ldrb	r3, [r2, #0]
    121e:	3301      	adds	r3, #1
    1220:	b2db      	uxtb	r3, r3
    1222:	7013      	strb	r3, [r2, #0]
    1224:	2b06      	cmp	r3, #6
    1226:	d9f3      	bls.n	1210 <Register+0x14>
	}
	
    1228:	bd70      	pop	{r4, r5, r6, pc}
    122a:	46c0      	nop			; (mov r8, r8)
    122c:	20000070 	.word	0x20000070
    1230:	20000008 	.word	0x20000008
    1234:	00000b81 	.word	0x00000b81
    1238:	20000165 	.word	0x20000165
    123c:	00000dc5 	.word	0x00000dc5
    1240:	00002ee0 	.word	0x00002ee0

00001244 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    1244:	4770      	bx	lr
	...

00001248 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1248:	4b0c      	ldr	r3, [pc, #48]	; (127c <cpu_irq_enter_critical+0x34>)
    124a:	681b      	ldr	r3, [r3, #0]
    124c:	2b00      	cmp	r3, #0
    124e:	d106      	bne.n	125e <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1250:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    1254:	2b00      	cmp	r3, #0
    1256:	d007      	beq.n	1268 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    1258:	2200      	movs	r2, #0
    125a:	4b09      	ldr	r3, [pc, #36]	; (1280 <cpu_irq_enter_critical+0x38>)
    125c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    125e:	4a07      	ldr	r2, [pc, #28]	; (127c <cpu_irq_enter_critical+0x34>)
    1260:	6813      	ldr	r3, [r2, #0]
    1262:	3301      	adds	r3, #1
    1264:	6013      	str	r3, [r2, #0]
}
    1266:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    1268:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    126a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    126e:	2200      	movs	r2, #0
    1270:	4b04      	ldr	r3, [pc, #16]	; (1284 <cpu_irq_enter_critical+0x3c>)
    1272:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    1274:	3201      	adds	r2, #1
    1276:	4b02      	ldr	r3, [pc, #8]	; (1280 <cpu_irq_enter_critical+0x38>)
    1278:	701a      	strb	r2, [r3, #0]
    127a:	e7f0      	b.n	125e <cpu_irq_enter_critical+0x16>
    127c:	20000074 	.word	0x20000074
    1280:	20000078 	.word	0x20000078
    1284:	20000034 	.word	0x20000034

00001288 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    1288:	4b08      	ldr	r3, [pc, #32]	; (12ac <cpu_irq_leave_critical+0x24>)
    128a:	681a      	ldr	r2, [r3, #0]
    128c:	3a01      	subs	r2, #1
    128e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1290:	681b      	ldr	r3, [r3, #0]
    1292:	2b00      	cmp	r3, #0
    1294:	d109      	bne.n	12aa <cpu_irq_leave_critical+0x22>
    1296:	4b06      	ldr	r3, [pc, #24]	; (12b0 <cpu_irq_leave_critical+0x28>)
    1298:	781b      	ldrb	r3, [r3, #0]
    129a:	2b00      	cmp	r3, #0
    129c:	d005      	beq.n	12aa <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    129e:	2201      	movs	r2, #1
    12a0:	4b04      	ldr	r3, [pc, #16]	; (12b4 <cpu_irq_leave_critical+0x2c>)
    12a2:	701a      	strb	r2, [r3, #0]
    12a4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    12a8:	b662      	cpsie	i
	}
}
    12aa:	4770      	bx	lr
    12ac:	20000074 	.word	0x20000074
    12b0:	20000078 	.word	0x20000078
    12b4:	20000034 	.word	0x20000034

000012b8 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    12b8:	b510      	push	{r4, lr}
	switch (clock_source) {
    12ba:	2807      	cmp	r0, #7
    12bc:	d803      	bhi.n	12c6 <system_clock_source_get_hz+0xe>
    12be:	0080      	lsls	r0, r0, #2
    12c0:	4b16      	ldr	r3, [pc, #88]	; (131c <system_clock_source_get_hz+0x64>)
    12c2:	581b      	ldr	r3, [r3, r0]
    12c4:	469f      	mov	pc, r3
		}

		return 48000000UL;

	default:
		return 0;
    12c6:	2000      	movs	r0, #0
    12c8:	e027      	b.n	131a <system_clock_source_get_hz+0x62>
		return _system_clock_inst.xosc.frequency;
    12ca:	4b15      	ldr	r3, [pc, #84]	; (1320 <system_clock_source_get_hz+0x68>)
    12cc:	68d8      	ldr	r0, [r3, #12]
    12ce:	e024      	b.n	131a <system_clock_source_get_hz+0x62>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    12d0:	4b14      	ldr	r3, [pc, #80]	; (1324 <system_clock_source_get_hz+0x6c>)
    12d2:	6a1b      	ldr	r3, [r3, #32]
    12d4:	059b      	lsls	r3, r3, #22
    12d6:	0f9b      	lsrs	r3, r3, #30
    12d8:	4813      	ldr	r0, [pc, #76]	; (1328 <system_clock_source_get_hz+0x70>)
    12da:	40d8      	lsrs	r0, r3
    12dc:	e01d      	b.n	131a <system_clock_source_get_hz+0x62>
		return _system_clock_inst.xosc32k.frequency;
    12de:	4b10      	ldr	r3, [pc, #64]	; (1320 <system_clock_source_get_hz+0x68>)
    12e0:	6918      	ldr	r0, [r3, #16]
    12e2:	e01a      	b.n	131a <system_clock_source_get_hz+0x62>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    12e4:	4b0e      	ldr	r3, [pc, #56]	; (1320 <system_clock_source_get_hz+0x68>)
    12e6:	681b      	ldr	r3, [r3, #0]
			return 0;
    12e8:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    12ea:	079b      	lsls	r3, r3, #30
    12ec:	d515      	bpl.n	131a <system_clock_source_get_hz+0x62>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    12ee:	490d      	ldr	r1, [pc, #52]	; (1324 <system_clock_source_get_hz+0x6c>)
    12f0:	2210      	movs	r2, #16
    12f2:	68cb      	ldr	r3, [r1, #12]
    12f4:	421a      	tst	r2, r3
    12f6:	d0fc      	beq.n	12f2 <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    12f8:	4b09      	ldr	r3, [pc, #36]	; (1320 <system_clock_source_get_hz+0x68>)
    12fa:	681b      	ldr	r3, [r3, #0]
    12fc:	075b      	lsls	r3, r3, #29
    12fe:	d401      	bmi.n	1304 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    1300:	480a      	ldr	r0, [pc, #40]	; (132c <system_clock_source_get_hz+0x74>)
    1302:	e00a      	b.n	131a <system_clock_source_get_hz+0x62>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1304:	2000      	movs	r0, #0
    1306:	4b0a      	ldr	r3, [pc, #40]	; (1330 <system_clock_source_get_hz+0x78>)
    1308:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    130a:	4b05      	ldr	r3, [pc, #20]	; (1320 <system_clock_source_get_hz+0x68>)
    130c:	689b      	ldr	r3, [r3, #8]
    130e:	041b      	lsls	r3, r3, #16
    1310:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1312:	4358      	muls	r0, r3
    1314:	e001      	b.n	131a <system_clock_source_get_hz+0x62>
		return 32768UL;
    1316:	2080      	movs	r0, #128	; 0x80
    1318:	0200      	lsls	r0, r0, #8
	}
}
    131a:	bd10      	pop	{r4, pc}
    131c:	00001bd8 	.word	0x00001bd8
    1320:	2000007c 	.word	0x2000007c
    1324:	40000800 	.word	0x40000800
    1328:	007a1200 	.word	0x007a1200
    132c:	02dc6c00 	.word	0x02dc6c00
    1330:	000016ed 	.word	0x000016ed

00001334 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1334:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1336:	490c      	ldr	r1, [pc, #48]	; (1368 <system_clock_source_osc8m_set_config+0x34>)
    1338:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    133a:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    133c:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    133e:	7840      	ldrb	r0, [r0, #1]
    1340:	2201      	movs	r2, #1
    1342:	4010      	ands	r0, r2
    1344:	0180      	lsls	r0, r0, #6
    1346:	2640      	movs	r6, #64	; 0x40
    1348:	43b3      	bics	r3, r6
    134a:	4303      	orrs	r3, r0
    134c:	402a      	ands	r2, r5
    134e:	01d2      	lsls	r2, r2, #7
    1350:	2080      	movs	r0, #128	; 0x80
    1352:	4383      	bics	r3, r0
    1354:	4313      	orrs	r3, r2
    1356:	2203      	movs	r2, #3
    1358:	4022      	ands	r2, r4
    135a:	0212      	lsls	r2, r2, #8
    135c:	4803      	ldr	r0, [pc, #12]	; (136c <system_clock_source_osc8m_set_config+0x38>)
    135e:	4003      	ands	r3, r0
    1360:	4313      	orrs	r3, r2
    1362:	620b      	str	r3, [r1, #32]
}
    1364:	bd70      	pop	{r4, r5, r6, pc}
    1366:	46c0      	nop			; (mov r8, r8)
    1368:	40000800 	.word	0x40000800
    136c:	fffffcff 	.word	0xfffffcff

00001370 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1370:	2807      	cmp	r0, #7
    1372:	d803      	bhi.n	137c <system_clock_source_enable+0xc>
    1374:	0080      	lsls	r0, r0, #2
    1376:	4b1e      	ldr	r3, [pc, #120]	; (13f0 <system_clock_source_enable+0x80>)
    1378:	581b      	ldr	r3, [r3, r0]
    137a:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    137c:	2017      	movs	r0, #23
    137e:	e036      	b.n	13ee <system_clock_source_enable+0x7e>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1380:	4a1c      	ldr	r2, [pc, #112]	; (13f4 <system_clock_source_enable+0x84>)
    1382:	6a13      	ldr	r3, [r2, #32]
    1384:	2102      	movs	r1, #2
    1386:	430b      	orrs	r3, r1
    1388:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    138a:	2000      	movs	r0, #0
    138c:	e02f      	b.n	13ee <system_clock_source_enable+0x7e>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    138e:	4a19      	ldr	r2, [pc, #100]	; (13f4 <system_clock_source_enable+0x84>)
    1390:	6993      	ldr	r3, [r2, #24]
    1392:	2102      	movs	r1, #2
    1394:	430b      	orrs	r3, r1
    1396:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    1398:	2000      	movs	r0, #0
		break;
    139a:	e028      	b.n	13ee <system_clock_source_enable+0x7e>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    139c:	4a15      	ldr	r2, [pc, #84]	; (13f4 <system_clock_source_enable+0x84>)
    139e:	8a13      	ldrh	r3, [r2, #16]
    13a0:	2102      	movs	r1, #2
    13a2:	430b      	orrs	r3, r1
    13a4:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    13a6:	2000      	movs	r0, #0
		break;
    13a8:	e021      	b.n	13ee <system_clock_source_enable+0x7e>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    13aa:	4a12      	ldr	r2, [pc, #72]	; (13f4 <system_clock_source_enable+0x84>)
    13ac:	8a93      	ldrh	r3, [r2, #20]
    13ae:	2102      	movs	r1, #2
    13b0:	430b      	orrs	r3, r1
    13b2:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    13b4:	2000      	movs	r0, #0
		break;
    13b6:	e01a      	b.n	13ee <system_clock_source_enable+0x7e>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    13b8:	4b0f      	ldr	r3, [pc, #60]	; (13f8 <system_clock_source_enable+0x88>)
    13ba:	681a      	ldr	r2, [r3, #0]
    13bc:	2102      	movs	r1, #2
    13be:	430a      	orrs	r2, r1
    13c0:	601a      	str	r2, [r3, #0]
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    13c2:	681b      	ldr	r3, [r3, #0]
    13c4:	4a0d      	ldr	r2, [pc, #52]	; (13fc <system_clock_source_enable+0x8c>)
    13c6:	4013      	ands	r3, r2
    13c8:	4a0a      	ldr	r2, [pc, #40]	; (13f4 <system_clock_source_enable+0x84>)
    13ca:	8493      	strh	r3, [r2, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    13cc:	0011      	movs	r1, r2
    13ce:	2210      	movs	r2, #16
    13d0:	68cb      	ldr	r3, [r1, #12]
    13d2:	421a      	tst	r2, r3
    13d4:	d0fc      	beq.n	13d0 <system_clock_source_enable+0x60>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    13d6:	4a08      	ldr	r2, [pc, #32]	; (13f8 <system_clock_source_enable+0x88>)
    13d8:	6891      	ldr	r1, [r2, #8]
    13da:	4b06      	ldr	r3, [pc, #24]	; (13f4 <system_clock_source_enable+0x84>)
    13dc:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    13de:	6851      	ldr	r1, [r2, #4]
    13e0:	6299      	str	r1, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    13e2:	6812      	ldr	r2, [r2, #0]
    13e4:	b292      	uxth	r2, r2
    13e6:	849a      	strh	r2, [r3, #36]	; 0x24
	return STATUS_OK;
    13e8:	2000      	movs	r0, #0
    13ea:	e000      	b.n	13ee <system_clock_source_enable+0x7e>
		return STATUS_OK;
    13ec:	2000      	movs	r0, #0
}
    13ee:	4770      	bx	lr
    13f0:	00001bf8 	.word	0x00001bf8
    13f4:	40000800 	.word	0x40000800
    13f8:	2000007c 	.word	0x2000007c
    13fc:	0000ff7f 	.word	0x0000ff7f

00001400 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1400:	b530      	push	{r4, r5, lr}
    1402:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1404:	22c2      	movs	r2, #194	; 0xc2
    1406:	00d2      	lsls	r2, r2, #3
    1408:	4b1a      	ldr	r3, [pc, #104]	; (1474 <system_clock_init+0x74>)
    140a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    140c:	4a1a      	ldr	r2, [pc, #104]	; (1478 <system_clock_init+0x78>)
    140e:	6853      	ldr	r3, [r2, #4]
    1410:	211e      	movs	r1, #30
    1412:	438b      	bics	r3, r1
    1414:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    1416:	2301      	movs	r3, #1
    1418:	466a      	mov	r2, sp
    141a:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    141c:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    141e:	4d17      	ldr	r5, [pc, #92]	; (147c <system_clock_init+0x7c>)
    1420:	b2e0      	uxtb	r0, r4
    1422:	4669      	mov	r1, sp
    1424:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1426:	3401      	adds	r4, #1
    1428:	2c1c      	cmp	r4, #28
    142a:	d1f9      	bne.n	1420 <system_clock_init+0x20>
	config->run_in_standby  = false;
    142c:	a803      	add	r0, sp, #12
    142e:	2400      	movs	r4, #0
    1430:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    1432:	2501      	movs	r5, #1
    1434:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1436:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1438:	4b11      	ldr	r3, [pc, #68]	; (1480 <system_clock_init+0x80>)
    143a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    143c:	2006      	movs	r0, #6
    143e:	4b11      	ldr	r3, [pc, #68]	; (1484 <system_clock_init+0x84>)
    1440:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1442:	4b11      	ldr	r3, [pc, #68]	; (1488 <system_clock_init+0x88>)
    1444:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
    1446:	4b11      	ldr	r3, [pc, #68]	; (148c <system_clock_init+0x8c>)
    1448:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    144a:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    144c:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    144e:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
    1450:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    1452:	466b      	mov	r3, sp
    1454:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1456:	2306      	movs	r3, #6
    1458:	466a      	mov	r2, sp
    145a:	7013      	strb	r3, [r2, #0]
	config->run_in_standby     = false;
    145c:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    145e:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1460:	4669      	mov	r1, sp
    1462:	2000      	movs	r0, #0
    1464:	4b0a      	ldr	r3, [pc, #40]	; (1490 <system_clock_init+0x90>)
    1466:	4798      	blx	r3
    1468:	2000      	movs	r0, #0
    146a:	4b0a      	ldr	r3, [pc, #40]	; (1494 <system_clock_init+0x94>)
    146c:	4798      	blx	r3
#endif
}
    146e:	b005      	add	sp, #20
    1470:	bd30      	pop	{r4, r5, pc}
    1472:	46c0      	nop			; (mov r8, r8)
    1474:	40000800 	.word	0x40000800
    1478:	41004000 	.word	0x41004000
    147c:	000016d1 	.word	0x000016d1
    1480:	00001335 	.word	0x00001335
    1484:	00001371 	.word	0x00001371
    1488:	00001499 	.word	0x00001499
    148c:	40000400 	.word	0x40000400
    1490:	000014bd 	.word	0x000014bd
    1494:	00001575 	.word	0x00001575

00001498 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    1498:	4a06      	ldr	r2, [pc, #24]	; (14b4 <system_gclk_init+0x1c>)
    149a:	6993      	ldr	r3, [r2, #24]
    149c:	2108      	movs	r1, #8
    149e:	430b      	orrs	r3, r1
    14a0:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    14a2:	2201      	movs	r2, #1
    14a4:	4b04      	ldr	r3, [pc, #16]	; (14b8 <system_gclk_init+0x20>)
    14a6:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    14a8:	0019      	movs	r1, r3
    14aa:	780b      	ldrb	r3, [r1, #0]
    14ac:	4213      	tst	r3, r2
    14ae:	d1fc      	bne.n	14aa <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    14b0:	4770      	bx	lr
    14b2:	46c0      	nop			; (mov r8, r8)
    14b4:	40000400 	.word	0x40000400
    14b8:	40000c00 	.word	0x40000c00

000014bc <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    14bc:	b570      	push	{r4, r5, r6, lr}
    14be:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    14c0:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    14c2:	780d      	ldrb	r5, [r1, #0]
    14c4:	022d      	lsls	r5, r5, #8
    14c6:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    14c8:	784b      	ldrb	r3, [r1, #1]
    14ca:	2b00      	cmp	r3, #0
    14cc:	d002      	beq.n	14d4 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    14ce:	2380      	movs	r3, #128	; 0x80
    14d0:	02db      	lsls	r3, r3, #11
    14d2:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    14d4:	7a4b      	ldrb	r3, [r1, #9]
    14d6:	2b00      	cmp	r3, #0
    14d8:	d002      	beq.n	14e0 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    14da:	2380      	movs	r3, #128	; 0x80
    14dc:	031b      	lsls	r3, r3, #12
    14de:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    14e0:	6848      	ldr	r0, [r1, #4]
    14e2:	2801      	cmp	r0, #1
    14e4:	d910      	bls.n	1508 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    14e6:	1e43      	subs	r3, r0, #1
    14e8:	4218      	tst	r0, r3
    14ea:	d134      	bne.n	1556 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    14ec:	2802      	cmp	r0, #2
    14ee:	d930      	bls.n	1552 <system_gclk_gen_set_config+0x96>
    14f0:	2302      	movs	r3, #2
    14f2:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    14f4:	3201      	adds	r2, #1
						mask <<= 1) {
    14f6:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    14f8:	4298      	cmp	r0, r3
    14fa:	d8fb      	bhi.n	14f4 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    14fc:	0212      	lsls	r2, r2, #8
    14fe:	4332      	orrs	r2, r6
    1500:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1502:	2380      	movs	r3, #128	; 0x80
    1504:	035b      	lsls	r3, r3, #13
    1506:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1508:	7a0b      	ldrb	r3, [r1, #8]
    150a:	2b00      	cmp	r3, #0
    150c:	d002      	beq.n	1514 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    150e:	2380      	movs	r3, #128	; 0x80
    1510:	039b      	lsls	r3, r3, #14
    1512:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1514:	4a13      	ldr	r2, [pc, #76]	; (1564 <system_gclk_gen_set_config+0xa8>)
    1516:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    1518:	b25b      	sxtb	r3, r3
    151a:	2b00      	cmp	r3, #0
    151c:	dbfb      	blt.n	1516 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    151e:	4b12      	ldr	r3, [pc, #72]	; (1568 <system_gclk_gen_set_config+0xac>)
    1520:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1522:	4b12      	ldr	r3, [pc, #72]	; (156c <system_gclk_gen_set_config+0xb0>)
    1524:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1526:	4a0f      	ldr	r2, [pc, #60]	; (1564 <system_gclk_gen_set_config+0xa8>)
    1528:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    152a:	b25b      	sxtb	r3, r3
    152c:	2b00      	cmp	r3, #0
    152e:	dbfb      	blt.n	1528 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1530:	4b0c      	ldr	r3, [pc, #48]	; (1564 <system_gclk_gen_set_config+0xa8>)
    1532:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1534:	001a      	movs	r2, r3
    1536:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    1538:	b25b      	sxtb	r3, r3
    153a:	2b00      	cmp	r3, #0
    153c:	dbfb      	blt.n	1536 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    153e:	4a09      	ldr	r2, [pc, #36]	; (1564 <system_gclk_gen_set_config+0xa8>)
    1540:	6853      	ldr	r3, [r2, #4]
    1542:	2180      	movs	r1, #128	; 0x80
    1544:	0249      	lsls	r1, r1, #9
    1546:	400b      	ands	r3, r1
    1548:	431d      	orrs	r5, r3
    154a:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    154c:	4b08      	ldr	r3, [pc, #32]	; (1570 <system_gclk_gen_set_config+0xb4>)
    154e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1550:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    1552:	2200      	movs	r2, #0
    1554:	e7d2      	b.n	14fc <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1556:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    1558:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    155a:	2380      	movs	r3, #128	; 0x80
    155c:	029b      	lsls	r3, r3, #10
    155e:	431d      	orrs	r5, r3
    1560:	e7d2      	b.n	1508 <system_gclk_gen_set_config+0x4c>
    1562:	46c0      	nop			; (mov r8, r8)
    1564:	40000c00 	.word	0x40000c00
    1568:	00001249 	.word	0x00001249
    156c:	40000c08 	.word	0x40000c08
    1570:	00001289 	.word	0x00001289

00001574 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1574:	b510      	push	{r4, lr}
    1576:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1578:	4a0b      	ldr	r2, [pc, #44]	; (15a8 <system_gclk_gen_enable+0x34>)
    157a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    157c:	b25b      	sxtb	r3, r3
    157e:	2b00      	cmp	r3, #0
    1580:	dbfb      	blt.n	157a <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    1582:	4b0a      	ldr	r3, [pc, #40]	; (15ac <system_gclk_gen_enable+0x38>)
    1584:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1586:	4b0a      	ldr	r3, [pc, #40]	; (15b0 <system_gclk_gen_enable+0x3c>)
    1588:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    158a:	4a07      	ldr	r2, [pc, #28]	; (15a8 <system_gclk_gen_enable+0x34>)
    158c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    158e:	b25b      	sxtb	r3, r3
    1590:	2b00      	cmp	r3, #0
    1592:	dbfb      	blt.n	158c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1594:	4a04      	ldr	r2, [pc, #16]	; (15a8 <system_gclk_gen_enable+0x34>)
    1596:	6851      	ldr	r1, [r2, #4]
    1598:	2380      	movs	r3, #128	; 0x80
    159a:	025b      	lsls	r3, r3, #9
    159c:	430b      	orrs	r3, r1
    159e:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    15a0:	4b04      	ldr	r3, [pc, #16]	; (15b4 <system_gclk_gen_enable+0x40>)
    15a2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    15a4:	bd10      	pop	{r4, pc}
    15a6:	46c0      	nop			; (mov r8, r8)
    15a8:	40000c00 	.word	0x40000c00
    15ac:	00001249 	.word	0x00001249
    15b0:	40000c04 	.word	0x40000c04
    15b4:	00001289 	.word	0x00001289

000015b8 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    15b8:	b570      	push	{r4, r5, r6, lr}
    15ba:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    15bc:	4a1a      	ldr	r2, [pc, #104]	; (1628 <system_gclk_gen_get_hz+0x70>)
    15be:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    15c0:	b25b      	sxtb	r3, r3
    15c2:	2b00      	cmp	r3, #0
    15c4:	dbfb      	blt.n	15be <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    15c6:	4b19      	ldr	r3, [pc, #100]	; (162c <system_gclk_gen_get_hz+0x74>)
    15c8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    15ca:	4b19      	ldr	r3, [pc, #100]	; (1630 <system_gclk_gen_get_hz+0x78>)
    15cc:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    15ce:	4a16      	ldr	r2, [pc, #88]	; (1628 <system_gclk_gen_get_hz+0x70>)
    15d0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    15d2:	b25b      	sxtb	r3, r3
    15d4:	2b00      	cmp	r3, #0
    15d6:	dbfb      	blt.n	15d0 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    15d8:	4e13      	ldr	r6, [pc, #76]	; (1628 <system_gclk_gen_get_hz+0x70>)
    15da:	6870      	ldr	r0, [r6, #4]
    15dc:	04c0      	lsls	r0, r0, #19
    15de:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    15e0:	4b14      	ldr	r3, [pc, #80]	; (1634 <system_gclk_gen_get_hz+0x7c>)
    15e2:	4798      	blx	r3
    15e4:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    15e6:	4b12      	ldr	r3, [pc, #72]	; (1630 <system_gclk_gen_get_hz+0x78>)
    15e8:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    15ea:	6876      	ldr	r6, [r6, #4]
    15ec:	02f6      	lsls	r6, r6, #11
    15ee:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    15f0:	4b11      	ldr	r3, [pc, #68]	; (1638 <system_gclk_gen_get_hz+0x80>)
    15f2:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    15f4:	4a0c      	ldr	r2, [pc, #48]	; (1628 <system_gclk_gen_get_hz+0x70>)
    15f6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    15f8:	b25b      	sxtb	r3, r3
    15fa:	2b00      	cmp	r3, #0
    15fc:	dbfb      	blt.n	15f6 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    15fe:	4b0a      	ldr	r3, [pc, #40]	; (1628 <system_gclk_gen_get_hz+0x70>)
    1600:	689c      	ldr	r4, [r3, #8]
    1602:	0224      	lsls	r4, r4, #8
    1604:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1606:	4b0d      	ldr	r3, [pc, #52]	; (163c <system_gclk_gen_get_hz+0x84>)
    1608:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    160a:	2e00      	cmp	r6, #0
    160c:	d107      	bne.n	161e <system_gclk_gen_get_hz+0x66>
    160e:	2c01      	cmp	r4, #1
    1610:	d907      	bls.n	1622 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1612:	0021      	movs	r1, r4
    1614:	0028      	movs	r0, r5
    1616:	4b0a      	ldr	r3, [pc, #40]	; (1640 <system_gclk_gen_get_hz+0x88>)
    1618:	4798      	blx	r3
    161a:	0005      	movs	r5, r0
    161c:	e001      	b.n	1622 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    161e:	3401      	adds	r4, #1
    1620:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1622:	0028      	movs	r0, r5
    1624:	bd70      	pop	{r4, r5, r6, pc}
    1626:	46c0      	nop			; (mov r8, r8)
    1628:	40000c00 	.word	0x40000c00
    162c:	00001249 	.word	0x00001249
    1630:	40000c04 	.word	0x40000c04
    1634:	000012b9 	.word	0x000012b9
    1638:	40000c08 	.word	0x40000c08
    163c:	00001289 	.word	0x00001289
    1640:	00001931 	.word	0x00001931

00001644 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1644:	b510      	push	{r4, lr}
    1646:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1648:	4b06      	ldr	r3, [pc, #24]	; (1664 <system_gclk_chan_enable+0x20>)
    164a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    164c:	4b06      	ldr	r3, [pc, #24]	; (1668 <system_gclk_chan_enable+0x24>)
    164e:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1650:	4a06      	ldr	r2, [pc, #24]	; (166c <system_gclk_chan_enable+0x28>)
    1652:	8853      	ldrh	r3, [r2, #2]
    1654:	2180      	movs	r1, #128	; 0x80
    1656:	01c9      	lsls	r1, r1, #7
    1658:	430b      	orrs	r3, r1
    165a:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    165c:	4b04      	ldr	r3, [pc, #16]	; (1670 <system_gclk_chan_enable+0x2c>)
    165e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1660:	bd10      	pop	{r4, pc}
    1662:	46c0      	nop			; (mov r8, r8)
    1664:	00001249 	.word	0x00001249
    1668:	40000c02 	.word	0x40000c02
    166c:	40000c00 	.word	0x40000c00
    1670:	00001289 	.word	0x00001289

00001674 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1674:	b510      	push	{r4, lr}
    1676:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1678:	4b0f      	ldr	r3, [pc, #60]	; (16b8 <system_gclk_chan_disable+0x44>)
    167a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    167c:	4b0f      	ldr	r3, [pc, #60]	; (16bc <system_gclk_chan_disable+0x48>)
    167e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1680:	4a0f      	ldr	r2, [pc, #60]	; (16c0 <system_gclk_chan_disable+0x4c>)
    1682:	8853      	ldrh	r3, [r2, #2]
    1684:	051b      	lsls	r3, r3, #20
    1686:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1688:	8853      	ldrh	r3, [r2, #2]
    168a:	490e      	ldr	r1, [pc, #56]	; (16c4 <system_gclk_chan_disable+0x50>)
    168c:	400b      	ands	r3, r1
    168e:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1690:	8853      	ldrh	r3, [r2, #2]
    1692:	490d      	ldr	r1, [pc, #52]	; (16c8 <system_gclk_chan_disable+0x54>)
    1694:	400b      	ands	r3, r1
    1696:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1698:	0011      	movs	r1, r2
    169a:	2280      	movs	r2, #128	; 0x80
    169c:	01d2      	lsls	r2, r2, #7
    169e:	884b      	ldrh	r3, [r1, #2]
    16a0:	4213      	tst	r3, r2
    16a2:	d1fc      	bne.n	169e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    16a4:	4906      	ldr	r1, [pc, #24]	; (16c0 <system_gclk_chan_disable+0x4c>)
    16a6:	884a      	ldrh	r2, [r1, #2]
    16a8:	0203      	lsls	r3, r0, #8
    16aa:	4806      	ldr	r0, [pc, #24]	; (16c4 <system_gclk_chan_disable+0x50>)
    16ac:	4002      	ands	r2, r0
    16ae:	4313      	orrs	r3, r2
    16b0:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    16b2:	4b06      	ldr	r3, [pc, #24]	; (16cc <system_gclk_chan_disable+0x58>)
    16b4:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    16b6:	bd10      	pop	{r4, pc}
    16b8:	00001249 	.word	0x00001249
    16bc:	40000c02 	.word	0x40000c02
    16c0:	40000c00 	.word	0x40000c00
    16c4:	fffff0ff 	.word	0xfffff0ff
    16c8:	ffffbfff 	.word	0xffffbfff
    16cc:	00001289 	.word	0x00001289

000016d0 <system_gclk_chan_set_config>:
{
    16d0:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    16d2:	780c      	ldrb	r4, [r1, #0]
    16d4:	0224      	lsls	r4, r4, #8
    16d6:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    16d8:	4b02      	ldr	r3, [pc, #8]	; (16e4 <system_gclk_chan_set_config+0x14>)
    16da:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    16dc:	b2a4      	uxth	r4, r4
    16de:	4b02      	ldr	r3, [pc, #8]	; (16e8 <system_gclk_chan_set_config+0x18>)
    16e0:	805c      	strh	r4, [r3, #2]
}
    16e2:	bd10      	pop	{r4, pc}
    16e4:	00001675 	.word	0x00001675
    16e8:	40000c00 	.word	0x40000c00

000016ec <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    16ec:	b510      	push	{r4, lr}
    16ee:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    16f0:	4b06      	ldr	r3, [pc, #24]	; (170c <system_gclk_chan_get_hz+0x20>)
    16f2:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    16f4:	4b06      	ldr	r3, [pc, #24]	; (1710 <system_gclk_chan_get_hz+0x24>)
    16f6:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    16f8:	4b06      	ldr	r3, [pc, #24]	; (1714 <system_gclk_chan_get_hz+0x28>)
    16fa:	885c      	ldrh	r4, [r3, #2]
    16fc:	0524      	lsls	r4, r4, #20
    16fe:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1700:	4b05      	ldr	r3, [pc, #20]	; (1718 <system_gclk_chan_get_hz+0x2c>)
    1702:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1704:	0020      	movs	r0, r4
    1706:	4b05      	ldr	r3, [pc, #20]	; (171c <system_gclk_chan_get_hz+0x30>)
    1708:	4798      	blx	r3
}
    170a:	bd10      	pop	{r4, pc}
    170c:	00001249 	.word	0x00001249
    1710:	40000c02 	.word	0x40000c02
    1714:	40000c00 	.word	0x40000c00
    1718:	00001289 	.word	0x00001289
    171c:	000015b9 	.word	0x000015b9

00001720 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1720:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1722:	78d3      	ldrb	r3, [r2, #3]
    1724:	2b00      	cmp	r3, #0
    1726:	d135      	bne.n	1794 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1728:	7813      	ldrb	r3, [r2, #0]
    172a:	2b80      	cmp	r3, #128	; 0x80
    172c:	d029      	beq.n	1782 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    172e:	061b      	lsls	r3, r3, #24
    1730:	2480      	movs	r4, #128	; 0x80
    1732:	0264      	lsls	r4, r4, #9
    1734:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1736:	7854      	ldrb	r4, [r2, #1]
    1738:	2502      	movs	r5, #2
    173a:	43ac      	bics	r4, r5
    173c:	d106      	bne.n	174c <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    173e:	7894      	ldrb	r4, [r2, #2]
    1740:	2c00      	cmp	r4, #0
    1742:	d120      	bne.n	1786 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1744:	2480      	movs	r4, #128	; 0x80
    1746:	02a4      	lsls	r4, r4, #10
    1748:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    174a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    174c:	7854      	ldrb	r4, [r2, #1]
    174e:	3c01      	subs	r4, #1
    1750:	2c01      	cmp	r4, #1
    1752:	d91c      	bls.n	178e <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1754:	040d      	lsls	r5, r1, #16
    1756:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1758:	24a0      	movs	r4, #160	; 0xa0
    175a:	05e4      	lsls	r4, r4, #23
    175c:	432c      	orrs	r4, r5
    175e:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1760:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1762:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1764:	24d0      	movs	r4, #208	; 0xd0
    1766:	0624      	lsls	r4, r4, #24
    1768:	432c      	orrs	r4, r5
    176a:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    176c:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    176e:	78d4      	ldrb	r4, [r2, #3]
    1770:	2c00      	cmp	r4, #0
    1772:	d122      	bne.n	17ba <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1774:	035b      	lsls	r3, r3, #13
    1776:	d51c      	bpl.n	17b2 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1778:	7893      	ldrb	r3, [r2, #2]
    177a:	2b01      	cmp	r3, #1
    177c:	d01e      	beq.n	17bc <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    177e:	6141      	str	r1, [r0, #20]
    1780:	e017      	b.n	17b2 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    1782:	2300      	movs	r3, #0
    1784:	e7d7      	b.n	1736 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1786:	24c0      	movs	r4, #192	; 0xc0
    1788:	02e4      	lsls	r4, r4, #11
    178a:	4323      	orrs	r3, r4
    178c:	e7dd      	b.n	174a <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    178e:	4c0d      	ldr	r4, [pc, #52]	; (17c4 <_system_pinmux_config+0xa4>)
    1790:	4023      	ands	r3, r4
    1792:	e7df      	b.n	1754 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1794:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1796:	040c      	lsls	r4, r1, #16
    1798:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    179a:	23a0      	movs	r3, #160	; 0xa0
    179c:	05db      	lsls	r3, r3, #23
    179e:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    17a0:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    17a2:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    17a4:	23d0      	movs	r3, #208	; 0xd0
    17a6:	061b      	lsls	r3, r3, #24
    17a8:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    17aa:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    17ac:	78d3      	ldrb	r3, [r2, #3]
    17ae:	2b00      	cmp	r3, #0
    17b0:	d103      	bne.n	17ba <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    17b2:	7853      	ldrb	r3, [r2, #1]
    17b4:	3b01      	subs	r3, #1
    17b6:	2b01      	cmp	r3, #1
    17b8:	d902      	bls.n	17c0 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    17ba:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    17bc:	6181      	str	r1, [r0, #24]
    17be:	e7f8      	b.n	17b2 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    17c0:	6081      	str	r1, [r0, #8]
}
    17c2:	e7fa      	b.n	17ba <_system_pinmux_config+0x9a>
    17c4:	fffbffff 	.word	0xfffbffff

000017c8 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    17c8:	b510      	push	{r4, lr}
    17ca:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    17cc:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    17ce:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    17d0:	2900      	cmp	r1, #0
    17d2:	d104      	bne.n	17de <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    17d4:	0943      	lsrs	r3, r0, #5
    17d6:	01db      	lsls	r3, r3, #7
    17d8:	4905      	ldr	r1, [pc, #20]	; (17f0 <system_pinmux_pin_set_config+0x28>)
    17da:	468c      	mov	ip, r1
    17dc:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    17de:	241f      	movs	r4, #31
    17e0:	4020      	ands	r0, r4
    17e2:	2101      	movs	r1, #1
    17e4:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    17e6:	0018      	movs	r0, r3
    17e8:	4b02      	ldr	r3, [pc, #8]	; (17f4 <system_pinmux_pin_set_config+0x2c>)
    17ea:	4798      	blx	r3
}
    17ec:	bd10      	pop	{r4, pc}
    17ee:	46c0      	nop			; (mov r8, r8)
    17f0:	41004400 	.word	0x41004400
    17f4:	00001721 	.word	0x00001721

000017f8 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    17f8:	4770      	bx	lr
	...

000017fc <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    17fc:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    17fe:	4b05      	ldr	r3, [pc, #20]	; (1814 <system_init+0x18>)
    1800:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1802:	4b05      	ldr	r3, [pc, #20]	; (1818 <system_init+0x1c>)
    1804:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1806:	4b05      	ldr	r3, [pc, #20]	; (181c <system_init+0x20>)
    1808:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    180a:	4b05      	ldr	r3, [pc, #20]	; (1820 <system_init+0x24>)
    180c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    180e:	4b05      	ldr	r3, [pc, #20]	; (1824 <system_init+0x28>)
    1810:	4798      	blx	r3
}
    1812:	bd10      	pop	{r4, pc}
    1814:	00001401 	.word	0x00001401
    1818:	00001245 	.word	0x00001245
    181c:	000017f9 	.word	0x000017f9
    1820:	0000011d 	.word	0x0000011d
    1824:	000017f9 	.word	0x000017f9

00001828 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1828:	e7fe      	b.n	1828 <Dummy_Handler>
	...

0000182c <Reset_Handler>:
{
    182c:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    182e:	4a1a      	ldr	r2, [pc, #104]	; (1898 <Reset_Handler+0x6c>)
    1830:	4b1a      	ldr	r3, [pc, #104]	; (189c <Reset_Handler+0x70>)
    1832:	429a      	cmp	r2, r3
    1834:	d011      	beq.n	185a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    1836:	001a      	movs	r2, r3
    1838:	4b19      	ldr	r3, [pc, #100]	; (18a0 <Reset_Handler+0x74>)
    183a:	429a      	cmp	r2, r3
    183c:	d20d      	bcs.n	185a <Reset_Handler+0x2e>
    183e:	4a19      	ldr	r2, [pc, #100]	; (18a4 <Reset_Handler+0x78>)
    1840:	3303      	adds	r3, #3
    1842:	1a9b      	subs	r3, r3, r2
    1844:	089b      	lsrs	r3, r3, #2
    1846:	3301      	adds	r3, #1
    1848:	009b      	lsls	r3, r3, #2
    184a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    184c:	4813      	ldr	r0, [pc, #76]	; (189c <Reset_Handler+0x70>)
    184e:	4912      	ldr	r1, [pc, #72]	; (1898 <Reset_Handler+0x6c>)
    1850:	588c      	ldr	r4, [r1, r2]
    1852:	5084      	str	r4, [r0, r2]
    1854:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    1856:	429a      	cmp	r2, r3
    1858:	d1fa      	bne.n	1850 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    185a:	4a13      	ldr	r2, [pc, #76]	; (18a8 <Reset_Handler+0x7c>)
    185c:	4b13      	ldr	r3, [pc, #76]	; (18ac <Reset_Handler+0x80>)
    185e:	429a      	cmp	r2, r3
    1860:	d20a      	bcs.n	1878 <Reset_Handler+0x4c>
    1862:	43d3      	mvns	r3, r2
    1864:	4911      	ldr	r1, [pc, #68]	; (18ac <Reset_Handler+0x80>)
    1866:	185b      	adds	r3, r3, r1
    1868:	2103      	movs	r1, #3
    186a:	438b      	bics	r3, r1
    186c:	3304      	adds	r3, #4
    186e:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    1870:	2100      	movs	r1, #0
    1872:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    1874:	4293      	cmp	r3, r2
    1876:	d1fc      	bne.n	1872 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1878:	4a0d      	ldr	r2, [pc, #52]	; (18b0 <Reset_Handler+0x84>)
    187a:	21ff      	movs	r1, #255	; 0xff
    187c:	4b0d      	ldr	r3, [pc, #52]	; (18b4 <Reset_Handler+0x88>)
    187e:	438b      	bics	r3, r1
    1880:	6093      	str	r3, [r2, #8]
        NVMCTRL->CTRLB.bit.MANW = 1;
    1882:	4a0d      	ldr	r2, [pc, #52]	; (18b8 <Reset_Handler+0x8c>)
    1884:	6853      	ldr	r3, [r2, #4]
    1886:	397f      	subs	r1, #127	; 0x7f
    1888:	430b      	orrs	r3, r1
    188a:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    188c:	4b0b      	ldr	r3, [pc, #44]	; (18bc <Reset_Handler+0x90>)
    188e:	4798      	blx	r3
        main();
    1890:	4b0b      	ldr	r3, [pc, #44]	; (18c0 <Reset_Handler+0x94>)
    1892:	4798      	blx	r3
    1894:	e7fe      	b.n	1894 <Reset_Handler+0x68>
    1896:	46c0      	nop			; (mov r8, r8)
    1898:	00001c38 	.word	0x00001c38
    189c:	20000000 	.word	0x20000000
    18a0:	20000038 	.word	0x20000038
    18a4:	20000004 	.word	0x20000004
    18a8:	20000038 	.word	0x20000038
    18ac:	20000168 	.word	0x20000168
    18b0:	e000ed00 	.word	0xe000ed00
    18b4:	00000000 	.word	0x00000000
    18b8:	41004000 	.word	0x41004000
    18bc:	00001a9d 	.word	0x00001a9d
    18c0:	000018f1 	.word	0x000018f1

000018c4 <LedInit>:
#include <asf.h>

extern bool FP_INT_FLAG;

void LedInit(void)
{
    18c4:	b500      	push	{lr}
    18c6:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    18c8:	a901      	add	r1, sp, #4
    18ca:	2301      	movs	r3, #1
    18cc:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    18ce:	2200      	movs	r2, #0
    18d0:	708a      	strb	r2, [r1, #2]
	struct port_config pin_config;
	port_get_config_defaults(&pin_config);
	
	pin_config.direction = PORT_PIN_DIR_OUTPUT;
    18d2:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(LED_PIN,&pin_config);
    18d4:	202b      	movs	r0, #43	; 0x2b
    18d6:	4b04      	ldr	r3, [pc, #16]	; (18e8 <LedInit+0x24>)
    18d8:	4798      	blx	r3
		port_base->OUTCLR.reg = pin_mask;
    18da:	2280      	movs	r2, #128	; 0x80
    18dc:	0112      	lsls	r2, r2, #4
    18de:	4b03      	ldr	r3, [pc, #12]	; (18ec <LedInit+0x28>)
    18e0:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(LED_PIN,false);
}
    18e2:	b003      	add	sp, #12
    18e4:	bd00      	pop	{pc}
    18e6:	46c0      	nop			; (mov r8, r8)
    18e8:	00000bad 	.word	0x00000bad
    18ec:	41004480 	.word	0x41004480

000018f0 <main>:

int main (void)
{
    18f0:	b510      	push	{r4, lr}
	system_init();
    18f2:	4b08      	ldr	r3, [pc, #32]	; (1914 <main+0x24>)
    18f4:	4798      	blx	r3
	LedInit();
    18f6:	4b08      	ldr	r3, [pc, #32]	; (1918 <main+0x28>)
    18f8:	4798      	blx	r3
	delay_init();
    18fa:	4b08      	ldr	r3, [pc, #32]	; (191c <main+0x2c>)
    18fc:	4798      	blx	r3
	delay_ms(300);
    18fe:	2096      	movs	r0, #150	; 0x96
    1900:	0040      	lsls	r0, r0, #1
    1902:	4b07      	ldr	r3, [pc, #28]	; (1920 <main+0x30>)
    1904:	4798      	blx	r3
	configure_FP();
    1906:	4b07      	ldr	r3, [pc, #28]	; (1924 <main+0x34>)
    1908:	4798      	blx	r3
	configureBLE_usart();
    190a:	4b07      	ldr	r3, [pc, #28]	; (1928 <main+0x38>)
    190c:	4798      	blx	r3
	//uint8_t string[] = "AT+SAVETRANSLINK=1,\"192.168.1.20\",1001,\"TCP\",10\n";
	Register();
    190e:	4b07      	ldr	r3, [pc, #28]	; (192c <main+0x3c>)
    1910:	4798      	blx	r3
    1912:	e7fe      	b.n	1912 <main+0x22>
    1914:	000017fd 	.word	0x000017fd
    1918:	000018c5 	.word	0x000018c5
    191c:	00000b41 	.word	0x00000b41
    1920:	00000b81 	.word	0x00000b81
    1924:	000010d1 	.word	0x000010d1
    1928:	00000be1 	.word	0x00000be1
    192c:	000011fd 	.word	0x000011fd

00001930 <__udivsi3>:
    1930:	2200      	movs	r2, #0
    1932:	0843      	lsrs	r3, r0, #1
    1934:	428b      	cmp	r3, r1
    1936:	d374      	bcc.n	1a22 <__udivsi3+0xf2>
    1938:	0903      	lsrs	r3, r0, #4
    193a:	428b      	cmp	r3, r1
    193c:	d35f      	bcc.n	19fe <__udivsi3+0xce>
    193e:	0a03      	lsrs	r3, r0, #8
    1940:	428b      	cmp	r3, r1
    1942:	d344      	bcc.n	19ce <__udivsi3+0x9e>
    1944:	0b03      	lsrs	r3, r0, #12
    1946:	428b      	cmp	r3, r1
    1948:	d328      	bcc.n	199c <__udivsi3+0x6c>
    194a:	0c03      	lsrs	r3, r0, #16
    194c:	428b      	cmp	r3, r1
    194e:	d30d      	bcc.n	196c <__udivsi3+0x3c>
    1950:	22ff      	movs	r2, #255	; 0xff
    1952:	0209      	lsls	r1, r1, #8
    1954:	ba12      	rev	r2, r2
    1956:	0c03      	lsrs	r3, r0, #16
    1958:	428b      	cmp	r3, r1
    195a:	d302      	bcc.n	1962 <__udivsi3+0x32>
    195c:	1212      	asrs	r2, r2, #8
    195e:	0209      	lsls	r1, r1, #8
    1960:	d065      	beq.n	1a2e <__udivsi3+0xfe>
    1962:	0b03      	lsrs	r3, r0, #12
    1964:	428b      	cmp	r3, r1
    1966:	d319      	bcc.n	199c <__udivsi3+0x6c>
    1968:	e000      	b.n	196c <__udivsi3+0x3c>
    196a:	0a09      	lsrs	r1, r1, #8
    196c:	0bc3      	lsrs	r3, r0, #15
    196e:	428b      	cmp	r3, r1
    1970:	d301      	bcc.n	1976 <__udivsi3+0x46>
    1972:	03cb      	lsls	r3, r1, #15
    1974:	1ac0      	subs	r0, r0, r3
    1976:	4152      	adcs	r2, r2
    1978:	0b83      	lsrs	r3, r0, #14
    197a:	428b      	cmp	r3, r1
    197c:	d301      	bcc.n	1982 <__udivsi3+0x52>
    197e:	038b      	lsls	r3, r1, #14
    1980:	1ac0      	subs	r0, r0, r3
    1982:	4152      	adcs	r2, r2
    1984:	0b43      	lsrs	r3, r0, #13
    1986:	428b      	cmp	r3, r1
    1988:	d301      	bcc.n	198e <__udivsi3+0x5e>
    198a:	034b      	lsls	r3, r1, #13
    198c:	1ac0      	subs	r0, r0, r3
    198e:	4152      	adcs	r2, r2
    1990:	0b03      	lsrs	r3, r0, #12
    1992:	428b      	cmp	r3, r1
    1994:	d301      	bcc.n	199a <__udivsi3+0x6a>
    1996:	030b      	lsls	r3, r1, #12
    1998:	1ac0      	subs	r0, r0, r3
    199a:	4152      	adcs	r2, r2
    199c:	0ac3      	lsrs	r3, r0, #11
    199e:	428b      	cmp	r3, r1
    19a0:	d301      	bcc.n	19a6 <__udivsi3+0x76>
    19a2:	02cb      	lsls	r3, r1, #11
    19a4:	1ac0      	subs	r0, r0, r3
    19a6:	4152      	adcs	r2, r2
    19a8:	0a83      	lsrs	r3, r0, #10
    19aa:	428b      	cmp	r3, r1
    19ac:	d301      	bcc.n	19b2 <__udivsi3+0x82>
    19ae:	028b      	lsls	r3, r1, #10
    19b0:	1ac0      	subs	r0, r0, r3
    19b2:	4152      	adcs	r2, r2
    19b4:	0a43      	lsrs	r3, r0, #9
    19b6:	428b      	cmp	r3, r1
    19b8:	d301      	bcc.n	19be <__udivsi3+0x8e>
    19ba:	024b      	lsls	r3, r1, #9
    19bc:	1ac0      	subs	r0, r0, r3
    19be:	4152      	adcs	r2, r2
    19c0:	0a03      	lsrs	r3, r0, #8
    19c2:	428b      	cmp	r3, r1
    19c4:	d301      	bcc.n	19ca <__udivsi3+0x9a>
    19c6:	020b      	lsls	r3, r1, #8
    19c8:	1ac0      	subs	r0, r0, r3
    19ca:	4152      	adcs	r2, r2
    19cc:	d2cd      	bcs.n	196a <__udivsi3+0x3a>
    19ce:	09c3      	lsrs	r3, r0, #7
    19d0:	428b      	cmp	r3, r1
    19d2:	d301      	bcc.n	19d8 <__udivsi3+0xa8>
    19d4:	01cb      	lsls	r3, r1, #7
    19d6:	1ac0      	subs	r0, r0, r3
    19d8:	4152      	adcs	r2, r2
    19da:	0983      	lsrs	r3, r0, #6
    19dc:	428b      	cmp	r3, r1
    19de:	d301      	bcc.n	19e4 <__udivsi3+0xb4>
    19e0:	018b      	lsls	r3, r1, #6
    19e2:	1ac0      	subs	r0, r0, r3
    19e4:	4152      	adcs	r2, r2
    19e6:	0943      	lsrs	r3, r0, #5
    19e8:	428b      	cmp	r3, r1
    19ea:	d301      	bcc.n	19f0 <__udivsi3+0xc0>
    19ec:	014b      	lsls	r3, r1, #5
    19ee:	1ac0      	subs	r0, r0, r3
    19f0:	4152      	adcs	r2, r2
    19f2:	0903      	lsrs	r3, r0, #4
    19f4:	428b      	cmp	r3, r1
    19f6:	d301      	bcc.n	19fc <__udivsi3+0xcc>
    19f8:	010b      	lsls	r3, r1, #4
    19fa:	1ac0      	subs	r0, r0, r3
    19fc:	4152      	adcs	r2, r2
    19fe:	08c3      	lsrs	r3, r0, #3
    1a00:	428b      	cmp	r3, r1
    1a02:	d301      	bcc.n	1a08 <__udivsi3+0xd8>
    1a04:	00cb      	lsls	r3, r1, #3
    1a06:	1ac0      	subs	r0, r0, r3
    1a08:	4152      	adcs	r2, r2
    1a0a:	0883      	lsrs	r3, r0, #2
    1a0c:	428b      	cmp	r3, r1
    1a0e:	d301      	bcc.n	1a14 <__udivsi3+0xe4>
    1a10:	008b      	lsls	r3, r1, #2
    1a12:	1ac0      	subs	r0, r0, r3
    1a14:	4152      	adcs	r2, r2
    1a16:	0843      	lsrs	r3, r0, #1
    1a18:	428b      	cmp	r3, r1
    1a1a:	d301      	bcc.n	1a20 <__udivsi3+0xf0>
    1a1c:	004b      	lsls	r3, r1, #1
    1a1e:	1ac0      	subs	r0, r0, r3
    1a20:	4152      	adcs	r2, r2
    1a22:	1a41      	subs	r1, r0, r1
    1a24:	d200      	bcs.n	1a28 <__udivsi3+0xf8>
    1a26:	4601      	mov	r1, r0
    1a28:	4152      	adcs	r2, r2
    1a2a:	4610      	mov	r0, r2
    1a2c:	4770      	bx	lr
    1a2e:	e7ff      	b.n	1a30 <__udivsi3+0x100>
    1a30:	b501      	push	{r0, lr}
    1a32:	2000      	movs	r0, #0
    1a34:	f000 f806 	bl	1a44 <__aeabi_idiv0>
    1a38:	bd02      	pop	{r1, pc}
    1a3a:	46c0      	nop			; (mov r8, r8)

00001a3c <__aeabi_uidivmod>:
    1a3c:	2900      	cmp	r1, #0
    1a3e:	d0f7      	beq.n	1a30 <__udivsi3+0x100>
    1a40:	e776      	b.n	1930 <__udivsi3>
    1a42:	4770      	bx	lr

00001a44 <__aeabi_idiv0>:
    1a44:	4770      	bx	lr
    1a46:	46c0      	nop			; (mov r8, r8)

00001a48 <__aeabi_lmul>:
    1a48:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a4a:	46ce      	mov	lr, r9
    1a4c:	4647      	mov	r7, r8
    1a4e:	0415      	lsls	r5, r2, #16
    1a50:	0c2d      	lsrs	r5, r5, #16
    1a52:	002e      	movs	r6, r5
    1a54:	b580      	push	{r7, lr}
    1a56:	0407      	lsls	r7, r0, #16
    1a58:	0c14      	lsrs	r4, r2, #16
    1a5a:	0c3f      	lsrs	r7, r7, #16
    1a5c:	4699      	mov	r9, r3
    1a5e:	0c03      	lsrs	r3, r0, #16
    1a60:	437e      	muls	r6, r7
    1a62:	435d      	muls	r5, r3
    1a64:	4367      	muls	r7, r4
    1a66:	4363      	muls	r3, r4
    1a68:	197f      	adds	r7, r7, r5
    1a6a:	0c34      	lsrs	r4, r6, #16
    1a6c:	19e4      	adds	r4, r4, r7
    1a6e:	469c      	mov	ip, r3
    1a70:	42a5      	cmp	r5, r4
    1a72:	d903      	bls.n	1a7c <__aeabi_lmul+0x34>
    1a74:	2380      	movs	r3, #128	; 0x80
    1a76:	025b      	lsls	r3, r3, #9
    1a78:	4698      	mov	r8, r3
    1a7a:	44c4      	add	ip, r8
    1a7c:	464b      	mov	r3, r9
    1a7e:	4351      	muls	r1, r2
    1a80:	4343      	muls	r3, r0
    1a82:	0436      	lsls	r6, r6, #16
    1a84:	0c36      	lsrs	r6, r6, #16
    1a86:	0c25      	lsrs	r5, r4, #16
    1a88:	0424      	lsls	r4, r4, #16
    1a8a:	4465      	add	r5, ip
    1a8c:	19a4      	adds	r4, r4, r6
    1a8e:	1859      	adds	r1, r3, r1
    1a90:	1949      	adds	r1, r1, r5
    1a92:	0020      	movs	r0, r4
    1a94:	bc0c      	pop	{r2, r3}
    1a96:	4690      	mov	r8, r2
    1a98:	4699      	mov	r9, r3
    1a9a:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001a9c <__libc_init_array>:
    1a9c:	b570      	push	{r4, r5, r6, lr}
    1a9e:	2600      	movs	r6, #0
    1aa0:	4d0c      	ldr	r5, [pc, #48]	; (1ad4 <__libc_init_array+0x38>)
    1aa2:	4c0d      	ldr	r4, [pc, #52]	; (1ad8 <__libc_init_array+0x3c>)
    1aa4:	1b64      	subs	r4, r4, r5
    1aa6:	10a4      	asrs	r4, r4, #2
    1aa8:	42a6      	cmp	r6, r4
    1aaa:	d109      	bne.n	1ac0 <__libc_init_array+0x24>
    1aac:	2600      	movs	r6, #0
    1aae:	f000 f8b3 	bl	1c18 <_init>
    1ab2:	4d0a      	ldr	r5, [pc, #40]	; (1adc <__libc_init_array+0x40>)
    1ab4:	4c0a      	ldr	r4, [pc, #40]	; (1ae0 <__libc_init_array+0x44>)
    1ab6:	1b64      	subs	r4, r4, r5
    1ab8:	10a4      	asrs	r4, r4, #2
    1aba:	42a6      	cmp	r6, r4
    1abc:	d105      	bne.n	1aca <__libc_init_array+0x2e>
    1abe:	bd70      	pop	{r4, r5, r6, pc}
    1ac0:	00b3      	lsls	r3, r6, #2
    1ac2:	58eb      	ldr	r3, [r5, r3]
    1ac4:	4798      	blx	r3
    1ac6:	3601      	adds	r6, #1
    1ac8:	e7ee      	b.n	1aa8 <__libc_init_array+0xc>
    1aca:	00b3      	lsls	r3, r6, #2
    1acc:	58eb      	ldr	r3, [r5, r3]
    1ace:	4798      	blx	r3
    1ad0:	3601      	adds	r6, #1
    1ad2:	e7f2      	b.n	1aba <__libc_init_array+0x1e>
    1ad4:	00001c24 	.word	0x00001c24
    1ad8:	00001c24 	.word	0x00001c24
    1adc:	00001c24 	.word	0x00001c24
    1ae0:	00001c28 	.word	0x00001c28
    1ae4:	42000800 	.word	0x42000800
    1ae8:	42000c00 	.word	0x42000c00
    1aec:	42001000 	.word	0x42001000
    1af0:	42001400 	.word	0x42001400
    1af4:	42001800 	.word	0x42001800
    1af8:	42001c00 	.word	0x42001c00
    1afc:	00000d66 	.word	0x00000d66
    1b00:	00000d56 	.word	0x00000d56
    1b04:	00000d66 	.word	0x00000d66
    1b08:	00000d68 	.word	0x00000d68
    1b0c:	00000d66 	.word	0x00000d66
    1b10:	00000d66 	.word	0x00000d66
    1b14:	00000d66 	.word	0x00000d66
    1b18:	00000d66 	.word	0x00000d66
    1b1c:	00000d66 	.word	0x00000d66
    1b20:	00000d66 	.word	0x00000d66
    1b24:	00000d66 	.word	0x00000d66
    1b28:	00000d7a 	.word	0x00000d7a
    1b2c:	00000d66 	.word	0x00000d66
    1b30:	00000d8c 	.word	0x00000d8c
    1b34:	00000d66 	.word	0x00000d66
    1b38:	00000d66 	.word	0x00000d66
    1b3c:	00000d66 	.word	0x00000d66
    1b40:	00000d9e 	.word	0x00000d9e
    1b44:	00000e0e 	.word	0x00000e0e
    1b48:	00000dd6 	.word	0x00000dd6
    1b4c:	00000e0e 	.word	0x00000e0e
    1b50:	00000e10 	.word	0x00000e10
    1b54:	00000e0e 	.word	0x00000e0e
    1b58:	00000ede 	.word	0x00000ede
    1b5c:	00000e0e 	.word	0x00000e0e
    1b60:	00000e0e 	.word	0x00000e0e
    1b64:	00000e0e 	.word	0x00000e0e
    1b68:	00000e0e 	.word	0x00000e0e
    1b6c:	00000e0e 	.word	0x00000e0e
    1b70:	00000e42 	.word	0x00000e42
    1b74:	00000e0e 	.word	0x00000e0e
    1b78:	00000e76 	.word	0x00000e76
    1b7c:	00000e0e 	.word	0x00000e0e
    1b80:	00000e0e 	.word	0x00000e0e
    1b84:	00000e0e 	.word	0x00000e0e
    1b88:	00000eaa 	.word	0x00000eaa
    1b8c:	00000ff6 	.word	0x00000ff6
    1b90:	00000ff6 	.word	0x00000ff6
    1b94:	00000f32 	.word	0x00000f32
    1b98:	00000ff6 	.word	0x00000ff6
    1b9c:	00000f60 	.word	0x00000f60
    1ba0:	00000ff6 	.word	0x00000ff6
    1ba4:	00000ff6 	.word	0x00000ff6
    1ba8:	00000ff6 	.word	0x00000ff6
    1bac:	00000ff6 	.word	0x00000ff6
    1bb0:	00000ff6 	.word	0x00000ff6
    1bb4:	00000ff6 	.word	0x00000ff6
    1bb8:	00000ff6 	.word	0x00000ff6
    1bbc:	00000fec 	.word	0x00000fec
    1bc0:	00000ff6 	.word	0x00000ff6
    1bc4:	00000ff8 	.word	0x00000ff8
    1bc8:	00000ff6 	.word	0x00000ff6
    1bcc:	00000ff6 	.word	0x00000ff6
    1bd0:	00000ff6 	.word	0x00000ff6
    1bd4:	00001058 	.word	0x00001058
    1bd8:	000012ca 	.word	0x000012ca
    1bdc:	000012c6 	.word	0x000012c6
    1be0:	000012c6 	.word	0x000012c6
    1be4:	00001316 	.word	0x00001316
    1be8:	00001316 	.word	0x00001316
    1bec:	000012de 	.word	0x000012de
    1bf0:	000012d0 	.word	0x000012d0
    1bf4:	000012e4 	.word	0x000012e4
    1bf8:	0000139c 	.word	0x0000139c
    1bfc:	0000137c 	.word	0x0000137c
    1c00:	0000137c 	.word	0x0000137c
    1c04:	000013ec 	.word	0x000013ec
    1c08:	0000138e 	.word	0x0000138e
    1c0c:	000013aa 	.word	0x000013aa
    1c10:	00001380 	.word	0x00001380
    1c14:	000013b8 	.word	0x000013b8

00001c18 <_init>:
    1c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c1a:	46c0      	nop			; (mov r8, r8)
    1c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1c1e:	bc08      	pop	{r3}
    1c20:	469e      	mov	lr, r3
    1c22:	4770      	bx	lr

00001c24 <__init_array_start>:
    1c24:	000000cd 	.word	0x000000cd

00001c28 <_fini>:
    1c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c2a:	46c0      	nop			; (mov r8, r8)
    1c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1c2e:	bc08      	pop	{r3}
    1c30:	469e      	mov	lr, r3
    1c32:	4770      	bx	lr

00001c34 <__fini_array_start>:
    1c34:	000000a5 	.word	0x000000a5
