FILE_TYPE=VERILOG_MAP;
PRIMITIVE '7906_L';
    DEFAULT_MODEL=7906_L;
    UPPER_CASE=TRUE;
    MODEL '7906_L';
        PIN_MAP
            'INPUT'='(INPUT)';
            'OUTPUT'='(OUTPUT)';
            'GROUND'='(GROUND)';
        END_PIN;
    END_MODEL;
END_PRIMITIVE;
END.
