<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='322' type='bool llvm::SITargetLowering::CanLowerReturn(CallingConv::ID CallConv, llvm::MachineFunction &amp; MF, bool isVarArg, const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp; Outs, llvm::LLVMContext &amp; Context) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3910' c='_ZNK4llvm14TargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2428' ll='2442' type='bool llvm::SITargetLowering::CanLowerReturn(CallingConv::ID CallConv, llvm::MachineFunction &amp; MF, bool IsVarArg, const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp; Outs, llvm::LLVMContext &amp; Context) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2426'>// TODO: If return values can&apos;t fit in registers, we should return as many as
// possible in registers before passing on stack.</doc>
