pub const DCNF_FPU: u32 = 0;
pub const CACHE: u32 = 1;
pub const SPU: u32 = 3;
pub const REGULATORS_OSCILLATORS: u32 = 4;
pub const POWER_CLOCK_RESET: u32 = 5;
pub const CTRLAP: u32 = 6;
pub const SPI_TWI_UARTE0: u32 = 8;
pub const SPI_TWI_UARTE1: u32 = 9;
pub const SPIM4: u32 = 10;
pub const SPI_TWI_UARTE2: u32 = 11;
pub const SPI_TWI_UARTE3: u32 = 12;
pub const GPIOTE0: u32 = 13;
pub const SAADC: u32 = 14;
pub const TIMER0: u32 = 15;
pub const TIMER1: u32 = 16;
pub const TIMER2: u32 = 17;
pub const RTC0: u32 = 20;
pub const RTC1: u32 = 21;
pub const DPPIC: u32 = 23;
pub const WDT0: u32 = 24;
pub const WDT1: u32 = 25;
pub const COMP_LPCOMP: u32 = 26;
pub const EGU0: u32 = 27;
pub const EGU1: u32 = 28;
pub const EGU2: u32 = 29;
pub const EGU3: u32 = 30;
pub const EGU4: u32 = 31;
pub const EGU5: u32 = 32;
pub const PWM0: u32 = 33;
pub const PWM1: u32 = 34;
pub const PWM2: u32 = 35;
pub const PWM3: u32 = 36;
pub const PDM0: u32 = 38;
pub const I2S0: u32 = 40;
pub const IPC: u32 = 42;
pub const QSPI: u32 = 43;
pub const NFCT: u32 = 45;
pub const GPIOTE1: u32 = 47;
pub const MUTEX: u32 = 48;
pub const QDEC0: u32 = 51;
pub const QDEC1: u32 = 52;
pub const USBD: u32 = 54;
pub const USBREG: u32 = 55;
pub const NVMC_KMU: u32 = 57;
pub const GPIO: u32 = 66;
pub const CRYPTOCELL: u32 = 68;
pub const VMC: u32 = 129;
