{
  "module_name": "stratix10-clk.h",
  "hash_id": "b11e3cb994e3640f6b22351ec7301cdfa3fbfe650c6f90bee924875e6d8e3364",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/socfpga/stratix10-clk.h",
  "human_readable_source": " \n \n\n#ifndef\t__STRATIX10_CLK_H\n#define\t__STRATIX10_CLK_H\n\nstruct stratix10_clock_data {\n\tvoid __iomem\t\t*base;\n\n\t \n\tstruct clk_hw_onecell_data\tclk_data;\n};\n\nstruct stratix10_pll_clock {\n\tunsigned int\t\tid;\n\tconst char\t\t*name;\n\tconst struct clk_parent_data\t*parent_data;\n\tu8\t\t\tnum_parents;\n\tunsigned long\t\tflags;\n\tunsigned long\t\toffset;\n};\n\nstruct stratix10_perip_c_clock {\n\tunsigned int\t\tid;\n\tconst char\t\t*name;\n\tconst char\t\t*parent_name;\n\tconst struct clk_parent_data\t*parent_data;\n\tu8\t\t\tnum_parents;\n\tunsigned long\t\tflags;\n\tunsigned long\t\toffset;\n};\n\nstruct n5x_perip_c_clock {\n\tunsigned int\t\tid;\n\tconst char\t\t*name;\n\tconst char\t\t*parent_name;\n\tconst char\t\t*const *parent_names;\n\tu8\t\t\tnum_parents;\n\tunsigned long\t\tflags;\n\tunsigned long\t\toffset;\n\tunsigned long\t\tshift;\n};\n\nstruct stratix10_perip_cnt_clock {\n\tunsigned int\t\tid;\n\tconst char\t\t*name;\n\tconst char\t\t*parent_name;\n\tconst struct clk_parent_data\t*parent_data;\n\tu8\t\t\tnum_parents;\n\tunsigned long\t\tflags;\n\tunsigned long\t\toffset;\n\tu8\t\t\tfixed_divider;\n\tunsigned long\t\tbypass_reg;\n\tunsigned long\t\tbypass_shift;\n};\n\nstruct stratix10_gate_clock {\n\tunsigned int\t\tid;\n\tconst char\t\t*name;\n\tconst char\t\t*parent_name;\n\tconst struct clk_parent_data\t*parent_data;\n\tu8\t\t\tnum_parents;\n\tunsigned long\t\tflags;\n\tunsigned long\t\tgate_reg;\n\tu8\t\t\tgate_idx;\n\tunsigned long\t\tdiv_reg;\n\tu8\t\t\tdiv_offset;\n\tu8\t\t\tdiv_width;\n\tunsigned long\t\tbypass_reg;\n\tu8\t\t\tbypass_shift;\n\tu8\t\t\tfixed_div;\n};\n\nstruct clk_hw *s10_register_pll(const struct stratix10_pll_clock *clks,\n\t\t\t     void __iomem *reg);\nstruct clk_hw *agilex_register_pll(const struct stratix10_pll_clock *clks,\n\t\t\t\tvoid __iomem *reg);\nstruct clk_hw *n5x_register_pll(const struct stratix10_pll_clock *clks,\n\t\t\t     void __iomem *reg);\nstruct clk_hw *s10_register_periph(const struct stratix10_perip_c_clock *clks,\n\t\t\t\tvoid __iomem *reg);\nstruct clk_hw *n5x_register_periph(const struct n5x_perip_c_clock *clks,\n\t\t\t\tvoid __iomem *reg);\nstruct clk_hw *s10_register_cnt_periph(const struct stratix10_perip_cnt_clock *clks,\n\t\t\t\t    void __iomem *reg);\nstruct clk_hw *s10_register_gate(const struct stratix10_gate_clock *clks,\n\t\t\t      void __iomem *reg);\nstruct clk_hw *agilex_register_gate(const struct stratix10_gate_clock *clks,\n\t\t\t      void __iomem *reg);\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}