Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Dec 17 02:08:48 2016
| Host         : Dc_Wang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file topdesign_timing_summary_routed.rpt -rpx topdesign_timing_summary_routed.rpx
| Design       : topdesign
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: U4/clk_400Hz_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U4/wei_ctrl_reg[0]/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U4/wei_ctrl_reg[1]/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U4/wei_ctrl_reg[2]/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U4/wei_ctrl_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.433        0.000                      0                  373        0.106        0.000                      0                  373        4.500        0.000                       0                   213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.433        0.000                      0                  373        0.106        0.000                      0                  373        4.500        0.000                       0                   213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 W1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1/show_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 2.576ns (39.193%)  route 3.997ns (60.807%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.534     5.055    W1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  W1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 r  W1/XLXI_7/U0/DO[7]
                         net (fo=1, routed)           1.150     7.419    W1/data[7]
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.543 f  W1/da[5]_i_9/O
                         net (fo=1, routed)           0.279     7.822    W1/da[5]_i_9_n_0
    SLICE_X28Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.946 f  W1/da[5]_i_8/O
                         net (fo=1, routed)           0.670     8.616    W1/da[5]_i_8_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  W1/da[5]_i_6/O
                         net (fo=2, routed)           1.898    10.637    W1/p_0_out
    SLICE_X58Y89         LUT2 (Prop_lut2_I0_O)        0.124    10.761 r  W1/show[0]_i_5/O
                         net (fo=1, routed)           0.000    10.761    W1/show[0]_i_5_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.293 r  W1/show_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.293    W1/show_reg[0]_i_1_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.627 r  W1/show_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.627    W1/show_reg[4]_i_1_n_6
    SLICE_X58Y90         FDRE                                         r  W1/show_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.506    14.847    W1/CLK
    SLICE_X58Y90         FDRE                                         r  W1/show_reg[5]/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.998    
    SLICE_X58Y90         FDRE (Setup_fdre_C_D)        0.062    15.060    W1/show_reg[5]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 W1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1/da_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.562ns  (logic 2.576ns (39.259%)  route 3.986ns (60.741%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.534     5.055    W1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  W1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 r  W1/XLXI_7/U0/DO[7]
                         net (fo=1, routed)           1.150     7.419    W1/data[7]
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.543 f  W1/da[5]_i_9/O
                         net (fo=1, routed)           0.279     7.822    W1/da[5]_i_9_n_0
    SLICE_X28Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.946 f  W1/da[5]_i_8/O
                         net (fo=1, routed)           0.670     8.616    W1/da[5]_i_8_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  W1/da[5]_i_6/O
                         net (fo=2, routed)           1.887    10.626    W1/p_0_out
    SLICE_X59Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.750 r  W1/da[5]_i_5/O
                         net (fo=1, routed)           0.000    10.750    W1/da[5]_i_5_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.282 r  W1/da_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.282    W1/da_reg[5]_i_1_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.616 r  W1/da_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.616    W1/show[5]
    SLICE_X59Y90         FDRE                                         r  W1/da_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.506    14.847    W1/CLK
    SLICE_X59Y90         FDRE                                         r  W1/da_reg[7]/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.998    
    SLICE_X59Y90         FDRE (Setup_fdre_C_D)        0.062    15.060    W1/da_reg[7]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -11.616    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 W1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1/show_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 2.465ns (38.148%)  route 3.997ns (61.852%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.534     5.055    W1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  W1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 r  W1/XLXI_7/U0/DO[7]
                         net (fo=1, routed)           1.150     7.419    W1/data[7]
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.543 f  W1/da[5]_i_9/O
                         net (fo=1, routed)           0.279     7.822    W1/da[5]_i_9_n_0
    SLICE_X28Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.946 f  W1/da[5]_i_8/O
                         net (fo=1, routed)           0.670     8.616    W1/da[5]_i_8_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  W1/da[5]_i_6/O
                         net (fo=2, routed)           1.898    10.637    W1/p_0_out
    SLICE_X58Y89         LUT2 (Prop_lut2_I0_O)        0.124    10.761 r  W1/show[0]_i_5/O
                         net (fo=1, routed)           0.000    10.761    W1/show[0]_i_5_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.293 r  W1/show_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.293    W1/show_reg[0]_i_1_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.516 r  W1/show_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.516    W1/show_reg[4]_i_1_n_7
    SLICE_X58Y90         FDRE                                         r  W1/show_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.506    14.847    W1/CLK
    SLICE_X58Y90         FDRE                                         r  W1/show_reg[4]/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.998    
    SLICE_X58Y90         FDRE (Setup_fdre_C_D)        0.062    15.060    W1/show_reg[4]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 W1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1/da_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 2.465ns (38.214%)  route 3.986ns (61.786%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.534     5.055    W1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  W1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 r  W1/XLXI_7/U0/DO[7]
                         net (fo=1, routed)           1.150     7.419    W1/data[7]
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.543 f  W1/da[5]_i_9/O
                         net (fo=1, routed)           0.279     7.822    W1/da[5]_i_9_n_0
    SLICE_X28Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.946 f  W1/da[5]_i_8/O
                         net (fo=1, routed)           0.670     8.616    W1/da[5]_i_8_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  W1/da[5]_i_6/O
                         net (fo=2, routed)           1.887    10.626    W1/p_0_out
    SLICE_X59Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.750 r  W1/da[5]_i_5/O
                         net (fo=1, routed)           0.000    10.750    W1/da[5]_i_5_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.282 r  W1/da_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.282    W1/da_reg[5]_i_1_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.505 r  W1/da_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.505    W1/show[4]
    SLICE_X59Y90         FDRE                                         r  W1/da_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.506    14.847    W1/CLK
    SLICE_X59Y90         FDRE                                         r  W1/da_reg[6]/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.998    
    SLICE_X59Y90         FDRE (Setup_fdre_C_D)        0.062    15.060    W1/da_reg[6]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 W1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1/show_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 2.316ns (36.689%)  route 3.997ns (63.311%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.534     5.055    W1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  W1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 r  W1/XLXI_7/U0/DO[7]
                         net (fo=1, routed)           1.150     7.419    W1/data[7]
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.543 f  W1/da[5]_i_9/O
                         net (fo=1, routed)           0.279     7.822    W1/da[5]_i_9_n_0
    SLICE_X28Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.946 f  W1/da[5]_i_8/O
                         net (fo=1, routed)           0.670     8.616    W1/da[5]_i_8_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  W1/da[5]_i_6/O
                         net (fo=2, routed)           1.898    10.637    W1/p_0_out
    SLICE_X58Y89         LUT2 (Prop_lut2_I0_O)        0.124    10.761 r  W1/show[0]_i_5/O
                         net (fo=1, routed)           0.000    10.761    W1/show[0]_i_5_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.367 r  W1/show_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.367    W1/show_reg[0]_i_1_n_4
    SLICE_X58Y89         FDRE                                         r  W1/show_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.506    14.847    W1/CLK
    SLICE_X58Y89         FDRE                                         r  W1/show_reg[3]/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.998    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)        0.062    15.060    W1/show_reg[3]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 W1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1/da_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 2.316ns (36.753%)  route 3.986ns (63.247%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.534     5.055    W1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  W1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 r  W1/XLXI_7/U0/DO[7]
                         net (fo=1, routed)           1.150     7.419    W1/data[7]
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.543 f  W1/da[5]_i_9/O
                         net (fo=1, routed)           0.279     7.822    W1/da[5]_i_9_n_0
    SLICE_X28Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.946 f  W1/da[5]_i_8/O
                         net (fo=1, routed)           0.670     8.616    W1/da[5]_i_8_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  W1/da[5]_i_6/O
                         net (fo=2, routed)           1.887    10.626    W1/p_0_out
    SLICE_X59Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.750 r  W1/da[5]_i_5/O
                         net (fo=1, routed)           0.000    10.750    W1/da[5]_i_5_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.356 r  W1/da_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.356    W1/show[3]
    SLICE_X59Y89         FDRE                                         r  W1/da_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.506    14.847    W1/CLK
    SLICE_X59Y89         FDRE                                         r  W1/da_reg[5]/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.998    
    SLICE_X59Y89         FDRE (Setup_fdre_C_D)        0.062    15.060    W1/da_reg[5]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -11.356    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 W1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1/show_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 2.257ns (36.091%)  route 3.997ns (63.909%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.534     5.055    W1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  W1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 r  W1/XLXI_7/U0/DO[7]
                         net (fo=1, routed)           1.150     7.419    W1/data[7]
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.543 f  W1/da[5]_i_9/O
                         net (fo=1, routed)           0.279     7.822    W1/da[5]_i_9_n_0
    SLICE_X28Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.946 f  W1/da[5]_i_8/O
                         net (fo=1, routed)           0.670     8.616    W1/da[5]_i_8_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  W1/da[5]_i_6/O
                         net (fo=2, routed)           1.898    10.637    W1/p_0_out
    SLICE_X58Y89         LUT2 (Prop_lut2_I0_O)        0.124    10.761 r  W1/show[0]_i_5/O
                         net (fo=1, routed)           0.000    10.761    W1/show[0]_i_5_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.308 r  W1/show_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.308    W1/show_reg[0]_i_1_n_5
    SLICE_X58Y89         FDRE                                         r  W1/show_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.506    14.847    W1/CLK
    SLICE_X58Y89         FDRE                                         r  W1/show_reg[2]/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.998    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)        0.062    15.060    W1/show_reg[2]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -11.308    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 W1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1/da_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 2.257ns (36.155%)  route 3.986ns (63.845%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.534     5.055    W1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  W1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 r  W1/XLXI_7/U0/DO[7]
                         net (fo=1, routed)           1.150     7.419    W1/data[7]
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.543 f  W1/da[5]_i_9/O
                         net (fo=1, routed)           0.279     7.822    W1/da[5]_i_9_n_0
    SLICE_X28Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.946 f  W1/da[5]_i_8/O
                         net (fo=1, routed)           0.670     8.616    W1/da[5]_i_8_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  W1/da[5]_i_6/O
                         net (fo=2, routed)           1.887    10.626    W1/p_0_out
    SLICE_X59Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.750 r  W1/da[5]_i_5/O
                         net (fo=1, routed)           0.000    10.750    W1/da[5]_i_5_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.297 r  W1/da_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.297    W1/show[2]
    SLICE_X59Y89         FDRE                                         r  W1/da_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.506    14.847    W1/CLK
    SLICE_X59Y89         FDRE                                         r  W1/da_reg[4]/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.998    
    SLICE_X59Y89         FDRE (Setup_fdre_C_D)        0.062    15.060    W1/da_reg[4]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -11.297    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 W1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1/show_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 2.134ns (34.809%)  route 3.997ns (65.191%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.534     5.055    W1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  W1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 r  W1/XLXI_7/U0/DO[7]
                         net (fo=1, routed)           1.150     7.419    W1/data[7]
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.543 f  W1/da[5]_i_9/O
                         net (fo=1, routed)           0.279     7.822    W1/da[5]_i_9_n_0
    SLICE_X28Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.946 f  W1/da[5]_i_8/O
                         net (fo=1, routed)           0.670     8.616    W1/da[5]_i_8_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  W1/da[5]_i_6/O
                         net (fo=2, routed)           1.898    10.637    W1/p_0_out
    SLICE_X58Y89         LUT2 (Prop_lut2_I0_O)        0.124    10.761 r  W1/show[0]_i_5/O
                         net (fo=1, routed)           0.000    10.761    W1/show[0]_i_5_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.185 r  W1/show_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.185    W1/show_reg[0]_i_1_n_6
    SLICE_X58Y89         FDRE                                         r  W1/show_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.506    14.847    W1/CLK
    SLICE_X58Y89         FDRE                                         r  W1/show_reg[1]/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.998    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)        0.062    15.060    W1/show_reg[1]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -11.185    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 W1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W1/da_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.120ns  (logic 2.134ns (34.872%)  route 3.986ns (65.128%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.534     5.055    W1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  W1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 r  W1/XLXI_7/U0/DO[7]
                         net (fo=1, routed)           1.150     7.419    W1/data[7]
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.543 f  W1/da[5]_i_9/O
                         net (fo=1, routed)           0.279     7.822    W1/da[5]_i_9_n_0
    SLICE_X28Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.946 f  W1/da[5]_i_8/O
                         net (fo=1, routed)           0.670     8.616    W1/da[5]_i_8_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  W1/da[5]_i_6/O
                         net (fo=2, routed)           1.887    10.626    W1/p_0_out
    SLICE_X59Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.750 r  W1/da[5]_i_5/O
                         net (fo=1, routed)           0.000    10.750    W1/da[5]_i_5_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.174 r  W1/da_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.174    W1/show[1]
    SLICE_X59Y89         FDRE                                         r  W1/da_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.506    14.847    W1/CLK
    SLICE_X59Y89         FDRE                                         r  W1/da_reg[3]/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.998    
    SLICE_X59Y89         FDRE (Setup_fdre_C_D)        0.062    15.060    W1/da_reg[3]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                  3.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 W0/WireCmd_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W0/WireBus_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.593     1.476    W0/Clk_IBUF_BUFG
    SLICE_X61Y98         FDCE                                         r  W0/WireCmd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  W0/WireCmd_reg[3]/Q
                         net (fo=1, routed)           0.054     1.671    W0/WireCmd_reg_n_0_[3]
    SLICE_X60Y98         LUT5 (Prop_lut5_I3_O)        0.045     1.716 r  W0/WireBus[3]_i_1/O
                         net (fo=1, routed)           0.000     1.716    W0/WireBus[3]_i_1_n_0
    SLICE_X60Y98         FDRE                                         r  W0/WireBus_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.863     1.990    W0/Clk_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  W0/WireBus_reg[3]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y98         FDRE (Hold_fdre_C_D)         0.121     1.610    W0/WireBus_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 W0/FSM_onehot_NS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W0/FSM_onehot_NS_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.592     1.475    W0/Clk_IBUF_BUFG
    SLICE_X61Y95         FDPE                                         r  W0/FSM_onehot_NS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  W0/FSM_onehot_NS_reg[0]/Q
                         net (fo=16, routed)          0.135     1.751    W0/FSM_onehot_NS_reg_n_0_[0]
    SLICE_X60Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  W0/FSM_onehot_NS[11]_i_1/O
                         net (fo=1, routed)           0.000     1.796    W0/FSM_onehot_NS[11]_i_1_n_0
    SLICE_X60Y95         FDCE                                         r  W0/FSM_onehot_NS_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.861     1.989    W0/Clk_IBUF_BUFG
    SLICE_X60Y95         FDCE                                         r  W0/FSM_onehot_NS_reg[11]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.120     1.608    W0/FSM_onehot_NS_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 W0/WireCmd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W0/WireBus_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.593     1.476    W0/Clk_IBUF_BUFG
    SLICE_X61Y98         FDCE                                         r  W0/WireCmd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  W0/WireCmd_reg[2]/Q
                         net (fo=1, routed)           0.140     1.757    W0/WireCmd_reg_n_0_[2]
    SLICE_X60Y98         LUT5 (Prop_lut5_I3_O)        0.045     1.802 r  W0/WireBus[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    W0/WireBus[2]_i_1_n_0
    SLICE_X60Y98         FDRE                                         r  W0/WireBus_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.863     1.990    W0/Clk_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  W0/WireBus_reg[2]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y98         FDRE (Hold_fdre_C_D)         0.120     1.609    W0/WireBus_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 W0/WireCmd_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W0/WireBus_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.454%)  route 0.149ns (44.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.593     1.476    W0/Clk_IBUF_BUFG
    SLICE_X61Y98         FDCE                                         r  W0/WireCmd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  W0/WireCmd_reg[6]/Q
                         net (fo=1, routed)           0.149     1.767    W0/WireCmd_reg_n_0_[6]
    SLICE_X60Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.812 r  W0/WireBus[6]_i_1/O
                         net (fo=1, routed)           0.000     1.812    W0/WireBus[6]_i_1_n_0
    SLICE_X60Y99         FDRE                                         r  W0/WireBus_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.863     1.990    W0/Clk_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  W0/WireBus_reg[6]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X60Y99         FDRE (Hold_fdre_C_D)         0.121     1.613    W0/WireBus_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 W0/WireEn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W0/FSM_onehot_NS_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.209ns (67.943%)  route 0.099ns (32.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.593     1.476    W0/Clk_IBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  W0/WireEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.164     1.640 f  W0/WireEn_reg/Q
                         net (fo=13, routed)          0.099     1.739    W0/WireEn_reg_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I1_O)        0.045     1.784 r  W0/FSM_onehot_NS[6]_i_1/O
                         net (fo=1, routed)           0.000     1.784    W0/FSM_onehot_NS[6]_i_1_n_0
    SLICE_X61Y97         FDCE                                         r  W0/FSM_onehot_NS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.863     1.990    W0/Clk_IBUF_BUFG
    SLICE_X61Y97         FDCE                                         r  W0/FSM_onehot_NS_reg[6]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X61Y97         FDCE (Hold_fdce_C_D)         0.091     1.580    W0/FSM_onehot_NS_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 W0/ReadData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W0/ReadData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.805%)  route 0.135ns (45.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.593     1.476    W0/Clk_IBUF_BUFG
    SLICE_X64Y96         FDRE                                         r  W0/ReadData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  W0/ReadData_reg[7]/Q
                         net (fo=3, routed)           0.135     1.775    W0/ReadData_reg_n_0_[7]
    SLICE_X65Y95         FDRE                                         r  W0/ReadData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.863     1.991    W0/Clk_IBUF_BUFG
    SLICE_X65Y95         FDRE                                         r  W0/ReadData_reg[6]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X65Y95         FDRE (Hold_fdre_C_D)         0.076     1.568    W0/ReadData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 W0/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W0/DivCnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.738%)  route 0.136ns (42.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.567     1.450    W0/Clk_IBUF_BUFG
    SLICE_X57Y98         FDCE                                         r  W0/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  W0/DivCnt_reg[1]/Q
                         net (fo=6, routed)           0.136     1.727    W0/DivCnt[1]
    SLICE_X57Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.772 r  W0/DivCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.772    W0/DivCnt[4]_i_1_n_0
    SLICE_X57Y99         FDCE                                         r  W0/DivCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.835     1.963    W0/Clk_IBUF_BUFG
    SLICE_X57Y99         FDCE                                         r  W0/DivCnt_reg[4]/C
                         clock pessimism             -0.497     1.466    
    SLICE_X57Y99         FDCE (Hold_fdce_C_D)         0.091     1.557    W0/DivCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 W0/ReadData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W0/DataL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.626%)  route 0.182ns (56.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.593     1.476    W0/Clk_IBUF_BUFG
    SLICE_X65Y95         FDRE                                         r  W0/ReadData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  W0/ReadData_reg[1]/Q
                         net (fo=3, routed)           0.182     1.799    W0/ReadData_reg_n_0_[1]
    SLICE_X61Y94         FDRE                                         r  W0/DataL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.861     1.989    W0/Clk_IBUF_BUFG
    SLICE_X61Y94         FDRE                                         r  W0/DataL_reg[1]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X61Y94         FDRE (Hold_fdre_C_D)         0.070     1.581    W0/DataL_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 W0/ReadData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W0/ReadData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.002%)  route 0.125ns (46.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.593     1.476    W0/Clk_IBUF_BUFG
    SLICE_X65Y95         FDRE                                         r  W0/ReadData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  W0/ReadData_reg[3]/Q
                         net (fo=3, routed)           0.125     1.742    W0/ReadData_reg_n_0_[3]
    SLICE_X65Y95         FDRE                                         r  W0/ReadData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.863     1.991    W0/Clk_IBUF_BUFG
    SLICE_X65Y95         FDRE                                         r  W0/ReadData_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y95         FDRE (Hold_fdre_C_D)         0.047     1.523    W0/ReadData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 W0/DivCnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W0/DivCnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.089%)  route 0.128ns (37.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.567     1.450    W0/Clk_IBUF_BUFG
    SLICE_X56Y98         FDCE                                         r  W0/DivCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  W0/DivCnt_reg[0]/Q
                         net (fo=7, routed)           0.128     1.742    W0/DivCnt[0]
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.045     1.787 r  W0/DivCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.787    W0/DivCnt[2]_i_1_n_0
    SLICE_X57Y98         FDCE                                         r  W0/DivCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.835     1.963    W0/Clk_IBUF_BUFG
    SLICE_X57Y98         FDCE                                         r  W0/DivCnt_reg[2]/C
                         clock pessimism             -0.500     1.463    
    SLICE_X57Y98         FDCE (Hold_fdce_C_D)         0.091     1.554    W0/DivCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      W1/XLXI_7/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X65Y82   U4/clk_400Hz_reg/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X65Y84   U4/clk_cnt_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X64Y82   U4/clk_cnt_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X64Y82   U4/clk_cnt_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X64Y81   U4/clk_cnt_reg[6]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X64Y81   U4/clk_cnt_reg[7]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X64Y81   U4/clk_cnt_reg[8]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X64Y82   U4/clk_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X63Y86   W1/count0_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X63Y86   W1/count0_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X63Y87   W1/count0_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X63Y87   W1/count0_reg[13]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X63Y85   W1/count0_reg[5]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X63Y85   W1/count0_reg[6]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X63Y85   W1/count0_reg[7]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X63Y86   W1/count0_reg[8]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X63Y86   W1/count0_reg[9]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X59Y89   W1/da_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X64Y81   U4/clk_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X64Y81   U4/clk_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X64Y81   U4/clk_cnt_reg[8]/C
High Pulse Width  Slow    FDPE/C     n/a            0.500         5.000       4.500      SLICE_X61Y95   W0/FSM_onehot_NS_reg[0]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X60Y95   W0/FSM_onehot_NS_reg[11]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X64Y95   W0/FSM_onehot_NS_reg[12]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X63Y95   W0/FSM_onehot_NS_reg[13]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X63Y95   W0/FSM_onehot_NS_reg[14]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X59Y96   W0/FSM_onehot_NS_reg[2]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X59Y95   W0/FSM_onehot_NS_reg[3]/C



