// Seed: 1714025536
module module_0 ();
  id_1(
      .id_0({1{id_2}}), .id_1(1'b0), .id_2(1'h0), .id_3((id_2) * id_2 << 1)
  );
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    output supply1 id_2,
    output tri0 id_3,
    output supply1 id_4
);
  wire id_6, id_7;
  module_0();
endmodule
module module_2 (
    input wor id_0
);
  always id_2 = 1'b0;
  genvar id_3;
  module_0();
  wire id_4 = id_3;
  assign id_3 = id_3;
  always
  `define pp_5 0
endmodule
