<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - Component Instantiation</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">
<a href="compdec.htm"><img border=0 src="../../images/left.gif" align=left></a>
<a href="confspec.htm"><img border=0 src="../../images/right.gif" align=right></a>

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B>Component Instantiation</B></CAPTION>
<TR><TD COLSPAN=3><HR></TD></TR>
<TR>
<TD BGCOLOR="lightcyan">Concurrent Statement</TD>
<TD>---- used in ----></TD>
<TD BGCOLOR="lightgreen">Architecture</TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD><pre>
instance_label: component_name
	<b>generic map</b> (generic_association_list)
	<b>port map</b> (port_association_list);
</pre></TD>
</TR>
</TABLE><p>
</DIV>

<DIV ALIGN=CENTER>
See LRM section 9.6

<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>The instance label is compulsory. The component name must match the
relevant component declaration.<pre>
architecture STRUCT of INC is
  signal X,Y,S,C : bit;
  component HALFADD
    port(A,B : in bit;
         SUM, CARRY : out bit);
  end component;
begin
  U1: HALFADD port map (X,Y,S,C);
  -- other statements
end STRUCT;
</pre></TD>
</TR>
</TABLE><p>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>The association list defines which local signals connect to which
component ports. The association list above is <b>positional</b>, i.e.
the signals are connected up in the order in which the ports were
declared.
</TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=50%>
<TR>
<TD>the alternative is <b>named association</b>, where ports are
explicitly referenced and order is not important:<pre>
ADDER1: HALFADD port map
    (  B => Y,     A => X,
     SUM => S, CARRY => C);
</pre></TD>
</TR>
</TABLE><p>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>Ports may be left unconnected using the keyword <b>open</b>:<pre>
ADDER2: HALFADD port map
  (B=>Y,A=>X,SUM=>S,CARRY=>open);
</pre></TD>
</TR>
</TABLE><p>
</DIV>

<DIV ALIGN=right>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>An instance of a component with generics, has a <b>generic map</b>
declared before the port map:<pre>
U1 : PARITY
  generic map (  N => 8)
  port map    (  A => DATA_BYTE,
               ODD => PARITY_BYTE);
</pre></TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

Component instantiation is supported for synthesis, although <b>generic
map</b> is usually ignored. Whether a logic synthesis tool will "flatten
through" a component, treat it as a "black box", or recognise it as a
primitive is usually under the user's control.

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

In VHDL-93, an entity-architecture pair may be directly instantiated,
i.e. a component need not be declared. This is more compact, but does
not allow the flexibility of configuration<pre>
DIRECT: entity HA_ENTITY(HA_ARCH)
              port map (A,B,S,C);
</pre>

</DIV>

<HR WIDTH="80%">
<div align=center>
<a href="compdec.htm"><img border=0 src="../../images/left.gif"></a>
<a href="index.htm"><img border=0 src="../../images/up.gif"></a>
<a href="confdec.htm"><img border=0 src="../../images/right.gif"></a>
</div>

<HR WIDTH="80%">
<ADDRESS>
<CENTER>
This page maintained by <A HREF="mailto:dave@truechap.demon.co.uk">
<IMG SRC="/images/emailed.gif" BORDER=0>
Dave Trueman</A>
</CENTER>
</ADDRESS>
<HR WIDTH="80%">
</BODY>
</HTML>
