==27660== Cachegrind, a cache and branch-prediction profiler
==27660== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27660== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27660== Command: ./mser .
==27660== 
--27660-- warning: L3 cache found, using its data for the LL simulation.
--27660-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27660-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27660== 
==27660== Process terminating with default action of signal 15 (SIGTERM)
==27660==    at 0x10D2D0: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27660==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27660== 
==27660== I   refs:      2,157,024,475
==27660== I1  misses:            1,206
==27660== LLi misses:            1,202
==27660== I1  miss rate:          0.00%
==27660== LLi miss rate:          0.00%
==27660== 
==27660== D   refs:        873,334,075  (590,792,869 rd   + 282,541,206 wr)
==27660== D1  misses:        1,784,226  (    622,687 rd   +   1,161,539 wr)
==27660== LLd misses:        1,282,403  (    191,239 rd   +   1,091,164 wr)
==27660== D1  miss rate:           0.2% (        0.1%     +         0.4%  )
==27660== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27660== 
==27660== LL refs:           1,785,432  (    623,893 rd   +   1,161,539 wr)
==27660== LL misses:         1,283,605  (    192,441 rd   +   1,091,164 wr)
==27660== LL miss rate:            0.0% (        0.0%     +         0.4%  )
