INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:29:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 load3/data_tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Destination:            load3/data_tehb/dataReg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.700ns  (clk rise@14.700ns - clk rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 1.877ns (19.705%)  route 7.648ns (80.295%))
  Logic Levels:           20  (CARRY4=3 LUT2=1 LUT3=2 LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 15.183 - 14.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1456, unset)         0.508     0.508    load3/data_tehb/control/clk
    SLICE_X23Y89         FDRE                                         r  load3/data_tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y89         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  load3/data_tehb/control/fullReg_reg/Q
                         net (fo=75, routed)          0.921     1.627    mem_controller2/read_arbiter/data/fullReg
    SLICE_X25Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.751 f  mem_controller2/read_arbiter/data/data_tehb/expSum_c1[3]_i_1/O
                         net (fo=8, routed)           0.430     2.181    mem_controller2/read_arbiter/data/A_loadData[31]_0[2]
    SLICE_X21Y80         LUT4 (Prop_lut4_I3_O)        0.140     2.321 f  mem_controller2/read_arbiter/data/exc_c1[1]_i_5__0/O
                         net (fo=2, routed)           0.341     2.662    mem_controller2/read_arbiter/data/exc_c1[1]_i_5__0_n_0
    SLICE_X21Y80         LUT5 (Prop_lut5_I4_O)        0.136     2.798 r  mem_controller2/read_arbiter/data/g0_b2_i_13/O
                         net (fo=1, routed)           0.288     3.086    mem_controller2/read_arbiter/data/cmpf0/gen_flopoco_ip.operator/ieee2nfloat_0/eqOp1_in
    SLICE_X21Y82         LUT6 (Prop_lut6_I0_O)        0.129     3.215 r  mem_controller2/read_arbiter/data/g0_b2_i_7/O
                         net (fo=23, routed)          0.749     3.963    mem_controller2/read_arbiter/data/cmpf0/gen_flopoco_ip.operator/ieee2nfloat_0/sfracX1__0
    SLICE_X8Y80          LUT3 (Prop_lut3_I1_O)        0.052     4.015 f  mem_controller2/read_arbiter/data/g0_b2__16_i_1/O
                         net (fo=66, routed)          0.753     4.769    mem_controller2/read_arbiter/data/A_loadData_3_sn_1
    SLICE_X23Y77         LUT3 (Prop_lut3_I1_O)        0.132     4.901 r  mem_controller2/read_arbiter/data/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.901    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__0_0[1]
    SLICE_X23Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.158 r  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.158    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry_n_0
    SLICE_X23Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.207 r  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.207    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__0_n_0
    SLICE_X23Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.314 r  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__1/CO[2]
                         net (fo=1, routed)           0.238     5.552    mem_controller2/read_arbiter/data/dataReg_reg[0][0]
    SLICE_X22Y80         LUT6 (Prop_lut6_I0_O)        0.123     5.675 r  mem_controller2/read_arbiter/data/dataReg[0]_i_2/O
                         net (fo=12, routed)          0.632     6.307    control_merge2/tehb/control/cmpf0_result
    SLICE_X22Y91         LUT4 (Prop_lut4_I2_O)        0.043     6.350 f  control_merge2/tehb/control/A_storeData[0]_INST_0_i_5/O
                         net (fo=7, routed)           0.424     6.774    control_merge2/fork_valid/generateBlocks[1].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1_reg[2]
    SLICE_X20Y88         LUT6 (Prop_lut6_I3_O)        0.043     6.817 f  control_merge2/fork_valid/generateBlocks[1].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1__1/O
                         net (fo=156, routed)         0.271     7.088    control_merge2/fork_valid/generateBlocks[1].regblock/oehb_ready_1
    SLICE_X20Y85         LUT4 (Prop_lut4_I0_O)        0.043     7.131 f  control_merge2/fork_valid/generateBlocks[1].regblock/sticky_c3_i_1__0/O
                         net (fo=297, routed)         0.247     7.378    control_merge2/fork_valid/generateBlocks[1].regblock/mulf2_result_ready
    SLICE_X20Y84         LUT2 (Prop_lut2_I0_O)        0.043     7.421 f  control_merge2/fork_valid/generateBlocks[1].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1__0/O
                         net (fo=156, routed)         0.214     7.635    control_merge2/fork_valid/generateBlocks[1].regblock/oehb_ready_0
    SLICE_X18Y84         LUT4 (Prop_lut4_I0_O)        0.043     7.678 f  control_merge2/fork_valid/generateBlocks[1].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1/O
                         net (fo=157, routed)         0.236     7.914    mulf0/oehb/oehb_ready
    SLICE_X18Y84         LUT5 (Prop_lut5_I3_O)        0.043     7.957 f  mulf0/oehb/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1__2/O
                         net (fo=153, routed)         0.309     8.266    fork7/control/generateBlocks[0].regblock/transmitValue_reg_3
    SLICE_X18Y85         LUT6 (Prop_lut6_I3_O)        0.043     8.309 r  fork7/control/generateBlocks[0].regblock/transmitValue_i_2__10/O
                         net (fo=8, routed)           0.399     8.708    mem_controller2/read_arbiter/data/anyBlockStop_7
    SLICE_X20Y91         LUT6 (Prop_lut6_I1_O)        0.043     8.751 r  mem_controller2/read_arbiter/data/transmitValue_i_2__1/O
                         net (fo=8, routed)           0.192     8.943    fork5/control/generateBlocks[0].regblock/anyBlockStop
    SLICE_X23Y90         LUT5 (Prop_lut5_I1_O)        0.043     8.986 r  fork5/control/generateBlocks[0].regblock/fullReg_i_3__0/O
                         net (fo=4, routed)           0.293     9.280    mem_controller2/read_arbiter/data/transmitValue_reg_10
    SLICE_X23Y89         LUT4 (Prop_lut4_I1_O)        0.043     9.323 r  mem_controller2/read_arbiter/data/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.711    10.033    load3/data_tehb/dataReg_reg[31]_0[0]
    SLICE_X8Y79          FDRE                                         r  load3/data_tehb/dataReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.700    14.700 r  
                                                      0.000    14.700 r  clk (IN)
                         net (fo=1456, unset)         0.483    15.183    load3/data_tehb/clk
    SLICE_X8Y79          FDRE                                         r  load3/data_tehb/dataReg_reg[3]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X8Y79          FDRE (Setup_fdre_C_CE)      -0.169    14.978    load3/data_tehb/dataReg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  4.945    




