##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for HS05_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. HS05_IntClock:R)
		5.2::Critical Path Report for (HS05_IntClock:R vs. HS05_IntClock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_theACLK                  | N/A                   | Target: 3.00 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 3.00 MHz    | 
Clock: Clock_1                      | Frequency: 90.17 MHz  | Target: 0.00 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 61.05 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: HS05_IntClock                | Frequency: 50.73 MHz  | Target: 0.31 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1        Clock_1        1e+009           999988910   N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      HS05_IntClock  41666.7          25287       N/A              N/A         N/A              N/A         N/A              N/A         
HS05_IntClock  HS05_IntClock  3.25e+006        3230288     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
PWMO(0)_PAD  24364         Clock_1:R         
Tx_1(0)_PAD  29658         HS05_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 90.17 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 999988910p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10590
-------------------------------------   ----- 
End-of-path arrival time (ps)           10590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT      slack  edge  Fanout
------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  999988910  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell9      2635   4925  999988910  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell9      3350   8275  999988910  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2315  10590  999988910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 61.05 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \HS05:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \HS05:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25287p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. HS05_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12910
-------------------------------------   ----- 
End-of-path arrival time (ps)           12910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell2         2187   2187  25287  RISE       1
\HS05:BUART:rx_postpoll\/main_1         macrocell6      5083   7270  25287  RISE       1
\HS05:BUART:rx_postpoll\/q              macrocell6      3350  10620  25287  RISE       1
\HS05:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  12910  25287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for HS05_IntClock
*******************************************
Clock: HS05_IntClock
Frequency: 50.73 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_1\/q
Path End       : \HS05:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \HS05:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3230288p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13522
-------------------------------------   ----- 
End-of-path arrival time (ps)           13522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_1\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_1\/q                      macrocell12     1250   1250  3230288  RISE       1
\HS05:BUART:counter_load_not\/main_0           macrocell2      5987   7237  3230288  RISE       1
\HS05:BUART:counter_load_not\/q                macrocell2      3350  10587  3230288  RISE       1
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2935  13522  3230288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. HS05_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \HS05:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \HS05:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25287p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. HS05_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12910
-------------------------------------   ----- 
End-of-path arrival time (ps)           12910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell2         2187   2187  25287  RISE       1
\HS05:BUART:rx_postpoll\/main_1         macrocell6      5083   7270  25287  RISE       1
\HS05:BUART:rx_postpoll\/q              macrocell6      3350  10620  25287  RISE       1
\HS05:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  12910  25287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (HS05_IntClock:R vs. HS05_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_1\/q
Path End       : \HS05:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \HS05:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3230288p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13522
-------------------------------------   ----- 
End-of-path arrival time (ps)           13522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_1\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_1\/q                      macrocell12     1250   1250  3230288  RISE       1
\HS05:BUART:counter_load_not\/main_0           macrocell2      5987   7237  3230288  RISE       1
\HS05:BUART:counter_load_not\/q                macrocell2      3350  10587  3230288  RISE       1
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2935  13522  3230288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 999988910p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10590
-------------------------------------   ----- 
End-of-path arrival time (ps)           10590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT      slack  edge  Fanout
------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  999988910  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell9      2635   4925  999988910  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell9      3350   8275  999988910  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2315  10590  999988910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \HS05:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \HS05:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25287p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. HS05_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12910
-------------------------------------   ----- 
End-of-path arrival time (ps)           12910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell2         2187   2187  25287  RISE       1
\HS05:BUART:rx_postpoll\/main_1         macrocell6      5083   7270  25287  RISE       1
\HS05:BUART:rx_postpoll\/q              macrocell6      3350  10620  25287  RISE       1
\HS05:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  12910  25287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \HS05:BUART:rx_last\/main_0
Capture Clock  : \HS05:BUART:rx_last\/clock_0
Path slack     : 29233p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. HS05_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8923
-------------------------------------   ---- 
End-of-path arrival time (ps)           8923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell2       2187   2187  25287  RISE       1
\HS05:BUART:rx_last\/main_0  macrocell26   6736   8923  29233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_last\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \HS05:BUART:rx_state_0\/main_9
Capture Clock  : \HS05:BUART:rx_state_0\/clock_0
Path slack     : 29950p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. HS05_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8207
-------------------------------------   ---- 
End-of-path arrival time (ps)           8207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell2       2187   2187  25287  RISE       1
\HS05:BUART:rx_state_0\/main_9  macrocell17   6020   8207  29950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_0\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \HS05:BUART:rx_state_2\/main_8
Capture Clock  : \HS05:BUART:rx_state_2\/clock_0
Path slack     : 29961p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. HS05_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8196
-------------------------------------   ---- 
End-of-path arrival time (ps)           8196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell2       2187   2187  25287  RISE       1
\HS05:BUART:rx_state_2\/main_8  macrocell20   6009   8196  29961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \HS05:BUART:rx_status_3\/main_6
Capture Clock  : \HS05:BUART:rx_status_3\/clock_0
Path slack     : 29961p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. HS05_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8196
-------------------------------------   ---- 
End-of-path arrival time (ps)           8196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell2       2187   2187  25287  RISE       1
\HS05:BUART:rx_status_3\/main_6  macrocell25   6009   8196  29961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_status_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \HS05:BUART:pollcount_1\/main_3
Capture Clock  : \HS05:BUART:pollcount_1\/clock_0
Path slack     : 30886p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. HS05_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7270
-------------------------------------   ---- 
End-of-path arrival time (ps)           7270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell2       2187   2187  25287  RISE       1
\HS05:BUART:pollcount_1\/main_3  macrocell23   5083   7270  30886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:pollcount_1\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \HS05:BUART:pollcount_0\/main_2
Capture Clock  : \HS05:BUART:pollcount_0\/clock_0
Path slack     : 30886p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#78 vs. HS05_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7270
-------------------------------------   ---- 
End-of-path arrival time (ps)           7270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell2       2187   2187  25287  RISE       1
\HS05:BUART:pollcount_0\/main_2  macrocell24   5083   7270  30886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:pollcount_0\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_1\/q
Path End       : \HS05:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \HS05:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3230288p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13522
-------------------------------------   ----- 
End-of-path arrival time (ps)           13522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_1\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_1\/q                      macrocell12     1250   1250  3230288  RISE       1
\HS05:BUART:counter_load_not\/main_0           macrocell2      5987   7237  3230288  RISE       1
\HS05:BUART:counter_load_not\/q                macrocell2      3350  10587  3230288  RISE       1
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2935  13522  3230288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_2\/q
Path End       : \HS05:BUART:sRX:RxBitCounter\/load
Capture Clock  : \HS05:BUART:sRX:RxBitCounter\/clock
Path slack     : 3232537p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12103
-------------------------------------   ----- 
End-of-path arrival time (ps)           12103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_2\/q            macrocell20   1250   1250  3232537  RISE       1
\HS05:BUART:rx_counter_load\/main_3  macrocell5    4605   5855  3232537  RISE       1
\HS05:BUART:rx_counter_load\/q       macrocell5    3350   9205  3232537  RISE       1
\HS05:BUART:sRX:RxBitCounter\/load   count7cell    2898  12103  3232537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \HS05:BUART:sRX:RxSts\/status_4
Capture Clock  : \HS05:BUART:sRX:RxSts\/clock
Path slack     : 3234726p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14774
-------------------------------------   ----- 
End-of-path arrival time (ps)           14774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  3234726  RISE       1
\HS05:BUART:rx_status_4\/main_1                 macrocell7      2288   5868  3234726  RISE       1
\HS05:BUART:rx_status_4\/q                      macrocell7      3350   9218  3234726  RISE       1
\HS05:BUART:sRX:RxSts\/status_4                 statusicell2    5556  14774  3234726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \HS05:BUART:sTX:TxSts\/status_0
Capture Clock  : \HS05:BUART:sTX:TxSts\/clock
Path slack     : 3237330p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12170
-------------------------------------   ----- 
End-of-path arrival time (ps)           12170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  3237330  RISE       1
\HS05:BUART:tx_status_0\/main_3                 macrocell3      2302   5882  3237330  RISE       1
\HS05:BUART:tx_status_0\/q                      macrocell3      3350   9232  3237330  RISE       1
\HS05:BUART:sTX:TxSts\/status_0                 statusicell1    2939  12170  3237330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_bitclk_enable\/q
Path End       : \HS05:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \HS05:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3237332p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6658
-------------------------------------   ---- 
End-of-path arrival time (ps)           6658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_bitclk_enable\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:rx_bitclk_enable\/q          macrocell21     1250   1250  3237332  RISE       1
\HS05:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5408   6658  3237332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:pollcount_0\/q
Path End       : \HS05:BUART:rx_status_3\/main_7
Capture Clock  : \HS05:BUART:rx_status_3\/clock_0
Path slack     : 3237493p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8997
-------------------------------------   ---- 
End-of-path arrival time (ps)           8997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:pollcount_0\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:pollcount_0\/q       macrocell24   1250   1250  3235573  RISE       1
\HS05:BUART:rx_status_3\/main_7  macrocell25   7747   8997  3237493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_status_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_1\/q
Path End       : \HS05:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \HS05:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237652p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6338
-------------------------------------   ---- 
End-of-path arrival time (ps)           6338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_1\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_1\/q                macrocell12     1250   1250  3230288  RISE       1
\HS05:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5088   6338  3237652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_ctrl_mark_last\/q
Path End       : \HS05:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \HS05:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3237708p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_ctrl_mark_last\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:tx_ctrl_mark_last\/q         macrocell16     1250   1250  3232680  RISE       1
\HS05:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5032   6282  3237708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_0\/q
Path End       : \HS05:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \HS05:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3237769p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_0\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_0\/q                macrocell17     1250   1250  3232743  RISE       1
\HS05:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4971   6221  3237769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:pollcount_0\/q
Path End       : \HS05:BUART:rx_state_0\/main_10
Capture Clock  : \HS05:BUART:rx_state_0\/clock_0
Path slack     : 3238070p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8420
-------------------------------------   ---- 
End-of-path arrival time (ps)           8420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:pollcount_0\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:pollcount_0\/q       macrocell24   1250   1250  3235573  RISE       1
\HS05:BUART:rx_state_0\/main_10  macrocell17   7170   8420  3238070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_0\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \HS05:BUART:tx_state_0\/main_3
Capture Clock  : \HS05:BUART:tx_state_0\/clock_0
Path slack     : 3238604p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7886
-------------------------------------   ---- 
End-of-path arrival time (ps)           7886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  3237330  RISE       1
\HS05:BUART:tx_state_0\/main_3                  macrocell13     4306   7886  3238604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_0\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_1\/q
Path End       : \HS05:BUART:txn\/main_1
Capture Clock  : \HS05:BUART:txn\/clock_0
Path slack     : 3238690p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_1\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_1\/q  macrocell12   1250   1250  3230288  RISE       1
\HS05:BUART:txn\/main_1    macrocell11   6550   7800  3238690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:txn\/clock_0                                   macrocell11         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_0\/q
Path End       : \HS05:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \HS05:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239080p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_0\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_0\/q                macrocell13     1250   1250  3231498  RISE       1
\HS05:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3660   4910  3239080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \HS05:BUART:txn\/main_3
Capture Clock  : \HS05:BUART:txn\/clock_0
Path slack     : 3239202p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  3239202  RISE       1
\HS05:BUART:txn\/main_3                macrocell11     2918   7288  3239202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:txn\/clock_0                                   macrocell11         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_2\/q
Path End       : \HS05:BUART:txn\/main_4
Capture Clock  : \HS05:BUART:txn\/clock_0
Path slack     : 3239227p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7263
-------------------------------------   ---- 
End-of-path arrival time (ps)           7263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_2\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_2\/q  macrocell14   1250   1250  3230830  RISE       1
\HS05:BUART:txn\/main_4    macrocell11   6013   7263  3239227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:txn\/clock_0                                   macrocell11         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_2\/q
Path End       : \HS05:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \HS05:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3239641p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6849
-------------------------------------   ---- 
End-of-path arrival time (ps)           6849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_2\/q               macrocell20   1250   1250  3232537  RISE       1
\HS05:BUART:rx_state_stop1_reg\/main_3  macrocell22   5599   6849  3239641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_stop1_reg\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_0\/q
Path End       : \HS05:BUART:txn\/main_2
Capture Clock  : \HS05:BUART:txn\/clock_0
Path slack     : 3240478p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6012
-------------------------------------   ---- 
End-of-path arrival time (ps)           6012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_0\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_0\/q  macrocell13   1250   1250  3231498  RISE       1
\HS05:BUART:txn\/main_2    macrocell11   4762   6012  3240478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:txn\/clock_0                                   macrocell11         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_2\/q
Path End       : \HS05:BUART:rx_load_fifo\/main_4
Capture Clock  : \HS05:BUART:rx_load_fifo\/clock_0
Path slack     : 3240570p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5920
-------------------------------------   ---- 
End-of-path arrival time (ps)           5920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_2\/q         macrocell20   1250   1250  3232537  RISE       1
\HS05:BUART:rx_load_fifo\/main_4  macrocell18   4670   5920  3240570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_load_fifo\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_2\/q
Path End       : \HS05:BUART:rx_state_2\/main_4
Capture Clock  : \HS05:BUART:rx_state_2\/clock_0
Path slack     : 3240570p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5920
-------------------------------------   ---- 
End-of-path arrival time (ps)           5920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_2\/q       macrocell20   1250   1250  3232537  RISE       1
\HS05:BUART:rx_state_2\/main_4  macrocell20   4670   5920  3240570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_2\/q
Path End       : \HS05:BUART:rx_status_3\/main_4
Capture Clock  : \HS05:BUART:rx_status_3\/clock_0
Path slack     : 3240570p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5920
-------------------------------------   ---- 
End-of-path arrival time (ps)           5920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_2\/q        macrocell20   1250   1250  3232537  RISE       1
\HS05:BUART:rx_status_3\/main_4  macrocell25   4670   5920  3240570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_status_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_bitclk_enable\/q
Path End       : \HS05:BUART:rx_state_0\/main_2
Capture Clock  : \HS05:BUART:rx_state_0\/clock_0
Path slack     : 3240767p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_bitclk_enable\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  3237332  RISE       1
\HS05:BUART:rx_state_0\/main_2   macrocell17   4473   5723  3240767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_0\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_bitclk_enable\/q
Path End       : \HS05:BUART:rx_state_3\/main_2
Capture Clock  : \HS05:BUART:rx_state_3\/clock_0
Path slack     : 3240767p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_bitclk_enable\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  3237332  RISE       1
\HS05:BUART:rx_state_3\/main_2   macrocell19   4473   5723  3240767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_3\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_bitclk\/q
Path End       : \HS05:BUART:txn\/main_6
Capture Clock  : \HS05:BUART:txn\/clock_0
Path slack     : 3240971p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5519
-------------------------------------   ---- 
End-of-path arrival time (ps)           5519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_bitclk\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_bitclk\/q  macrocell15   1250   1250  3240971  RISE       1
\HS05:BUART:txn\/main_6   macrocell11   4269   5519  3240971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:txn\/clock_0                                   macrocell11         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \HS05:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \HS05:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3241022p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2968
-------------------------------------   ---- 
End-of-path arrival time (ps)           2968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3233610  RISE       1
\HS05:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   2778   2968  3241022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \HS05:BUART:tx_state_1\/main_2
Capture Clock  : \HS05:BUART:tx_state_1\/clock_0
Path slack     : 3241159p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3233610  RISE       1
\HS05:BUART:tx_state_1\/main_2               macrocell12     5141   5331  3241159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_1\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \HS05:BUART:tx_state_2\/main_2
Capture Clock  : \HS05:BUART:tx_state_2\/clock_0
Path slack     : 3241159p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3233610  RISE       1
\HS05:BUART:tx_state_2\/main_2               macrocell14     5141   5331  3241159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_2\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \HS05:BUART:tx_bitclk\/main_2
Capture Clock  : \HS05:BUART:tx_bitclk\/clock_0
Path slack     : 3241159p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3233610  RISE       1
\HS05:BUART:tx_bitclk\/main_2                macrocell15     5141   5331  3241159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_bitclk\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:pollcount_0\/q
Path End       : \HS05:BUART:pollcount_1\/main_4
Capture Clock  : \HS05:BUART:pollcount_1\/clock_0
Path slack     : 3241172p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:pollcount_0\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:pollcount_0\/q       macrocell24   1250   1250  3235573  RISE       1
\HS05:BUART:pollcount_1\/main_4  macrocell23   4068   5318  3241172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:pollcount_1\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:pollcount_0\/q
Path End       : \HS05:BUART:pollcount_0\/main_3
Capture Clock  : \HS05:BUART:pollcount_0\/clock_0
Path slack     : 3241172p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:pollcount_0\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:pollcount_0\/q       macrocell24   1250   1250  3235573  RISE       1
\HS05:BUART:pollcount_0\/main_3  macrocell24   4068   5318  3241172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:pollcount_0\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_load_fifo\/q
Path End       : \HS05:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \HS05:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3241230p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_load_fifo\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:rx_load_fifo\/q            macrocell18     1250   1250  3235503  RISE       1
\HS05:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4390   5640  3241230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_1
Path End       : \HS05:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \HS05:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241298  RISE       1
\HS05:BUART:rx_bitclk_enable\/main_1   macrocell21   3252   5192  3241298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_bitclk_enable\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_2
Path End       : \HS05:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \HS05:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241301p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241301  RISE       1
\HS05:BUART:rx_bitclk_enable\/main_0   macrocell21   3249   5189  3241301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_bitclk_enable\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_1
Path End       : \HS05:BUART:pollcount_1\/main_1
Capture Clock  : \HS05:BUART:pollcount_1\/clock_0
Path slack     : 3241335p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241298  RISE       1
\HS05:BUART:pollcount_1\/main_1        macrocell23   3215   5155  3241335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:pollcount_1\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_1
Path End       : \HS05:BUART:pollcount_0\/main_1
Capture Clock  : \HS05:BUART:pollcount_0\/clock_0
Path slack     : 3241335p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241298  RISE       1
\HS05:BUART:pollcount_0\/main_1        macrocell24   3215   5155  3241335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:pollcount_0\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_2
Path End       : \HS05:BUART:pollcount_1\/main_0
Capture Clock  : \HS05:BUART:pollcount_1\/clock_0
Path slack     : 3241337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241301  RISE       1
\HS05:BUART:pollcount_1\/main_0        macrocell23   3213   5153  3241337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:pollcount_1\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_2
Path End       : \HS05:BUART:pollcount_0\/main_0
Capture Clock  : \HS05:BUART:pollcount_0\/clock_0
Path slack     : 3241337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241301  RISE       1
\HS05:BUART:pollcount_0\/main_0        macrocell24   3213   5153  3241337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:pollcount_0\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_bitclk_enable\/q
Path End       : \HS05:BUART:rx_load_fifo\/main_2
Capture Clock  : \HS05:BUART:rx_load_fifo\/clock_0
Path slack     : 3241437p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_bitclk_enable\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_bitclk_enable\/q   macrocell21   1250   1250  3237332  RISE       1
\HS05:BUART:rx_load_fifo\/main_2  macrocell18   3803   5053  3241437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_load_fifo\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_bitclk_enable\/q
Path End       : \HS05:BUART:rx_state_2\/main_2
Capture Clock  : \HS05:BUART:rx_state_2\/clock_0
Path slack     : 3241437p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_bitclk_enable\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  3237332  RISE       1
\HS05:BUART:rx_state_2\/main_2   macrocell20   3803   5053  3241437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_bitclk_enable\/q
Path End       : \HS05:BUART:rx_status_3\/main_2
Capture Clock  : \HS05:BUART:rx_status_3\/clock_0
Path slack     : 3241437p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_bitclk_enable\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  3237332  RISE       1
\HS05:BUART:rx_status_3\/main_2  macrocell25   3803   5053  3241437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_status_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_0
Path End       : \HS05:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \HS05:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241595p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3241595  RISE       1
\HS05:BUART:rx_bitclk_enable\/main_2   macrocell21   2955   4895  3241595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_bitclk_enable\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_3\/q
Path End       : \HS05:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \HS05:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241659p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_3\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_3\/q               macrocell19   1250   1250  3233324  RISE       1
\HS05:BUART:rx_state_stop1_reg\/main_2  macrocell22   3581   4831  3241659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_stop1_reg\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_ctrl_mark_last\/q
Path End       : \HS05:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \HS05:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241659p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_ctrl_mark_last\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_ctrl_mark_last\/q        macrocell16   1250   1250  3232680  RISE       1
\HS05:BUART:rx_state_stop1_reg\/main_0  macrocell22   3581   4831  3241659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_stop1_reg\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_0\/q
Path End       : \HS05:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \HS05:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241709p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4781
-------------------------------------   ---- 
End-of-path arrival time (ps)           4781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_0\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_0\/q               macrocell17   1250   1250  3232743  RISE       1
\HS05:BUART:rx_state_stop1_reg\/main_1  macrocell22   3531   4781  3241709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_stop1_reg\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \HS05:BUART:tx_state_0\/main_2
Capture Clock  : \HS05:BUART:tx_state_0\/clock_0
Path slack     : 3241716p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3233610  RISE       1
\HS05:BUART:tx_state_0\/main_2               macrocell13     4584   4774  3241716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_0\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_4
Path End       : \HS05:BUART:rx_state_0\/main_7
Capture Clock  : \HS05:BUART:rx_state_0\/clock_0
Path slack     : 3241730p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241730  RISE       1
\HS05:BUART:rx_state_0\/main_7         macrocell17   2820   4760  3241730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_0\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_4
Path End       : \HS05:BUART:rx_state_3\/main_7
Capture Clock  : \HS05:BUART:rx_state_3\/clock_0
Path slack     : 3241730p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241730  RISE       1
\HS05:BUART:rx_state_3\/main_7         macrocell19   2820   4760  3241730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_3\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_4
Path End       : \HS05:BUART:rx_load_fifo\/main_7
Capture Clock  : \HS05:BUART:rx_load_fifo\/clock_0
Path slack     : 3241747p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241730  RISE       1
\HS05:BUART:rx_load_fifo\/main_7       macrocell18   2803   4743  3241747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_load_fifo\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_4
Path End       : \HS05:BUART:rx_state_2\/main_7
Capture Clock  : \HS05:BUART:rx_state_2\/clock_0
Path slack     : 3241747p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241730  RISE       1
\HS05:BUART:rx_state_2\/main_7         macrocell20   2803   4743  3241747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_5
Path End       : \HS05:BUART:rx_state_0\/main_6
Capture Clock  : \HS05:BUART:rx_state_0\/clock_0
Path slack     : 3241753p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241753  RISE       1
\HS05:BUART:rx_state_0\/main_6         macrocell17   2797   4737  3241753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_0\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_5
Path End       : \HS05:BUART:rx_state_3\/main_6
Capture Clock  : \HS05:BUART:rx_state_3\/clock_0
Path slack     : 3241753p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241753  RISE       1
\HS05:BUART:rx_state_3\/main_6         macrocell19   2797   4737  3241753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_3\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_5
Path End       : \HS05:BUART:rx_load_fifo\/main_6
Capture Clock  : \HS05:BUART:rx_load_fifo\/clock_0
Path slack     : 3241756p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241753  RISE       1
\HS05:BUART:rx_load_fifo\/main_6       macrocell18   2794   4734  3241756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_load_fifo\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_5
Path End       : \HS05:BUART:rx_state_2\/main_6
Capture Clock  : \HS05:BUART:rx_state_2\/clock_0
Path slack     : 3241756p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241753  RISE       1
\HS05:BUART:rx_state_2\/main_6         macrocell20   2794   4734  3241756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_6
Path End       : \HS05:BUART:rx_state_0\/main_5
Capture Clock  : \HS05:BUART:rx_state_0\/clock_0
Path slack     : 3241757p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241757  RISE       1
\HS05:BUART:rx_state_0\/main_5         macrocell17   2793   4733  3241757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_0\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_6
Path End       : \HS05:BUART:rx_state_3\/main_5
Capture Clock  : \HS05:BUART:rx_state_3\/clock_0
Path slack     : 3241757p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241757  RISE       1
\HS05:BUART:rx_state_3\/main_5         macrocell19   2793   4733  3241757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_3\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_6
Path End       : \HS05:BUART:rx_load_fifo\/main_5
Capture Clock  : \HS05:BUART:rx_load_fifo\/clock_0
Path slack     : 3241758p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241757  RISE       1
\HS05:BUART:rx_load_fifo\/main_5       macrocell18   2792   4732  3241758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_load_fifo\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sRX:RxBitCounter\/count_6
Path End       : \HS05:BUART:rx_state_2\/main_5
Capture Clock  : \HS05:BUART:rx_state_2\/clock_0
Path slack     : 3241758p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241757  RISE       1
\HS05:BUART:rx_state_2\/main_5         macrocell20   2792   4732  3241758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:pollcount_1\/q
Path End       : \HS05:BUART:rx_state_0\/main_8
Capture Clock  : \HS05:BUART:rx_state_0\/clock_0
Path slack     : 3241854p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:pollcount_1\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:pollcount_1\/q      macrocell23   1250   1250  3237346  RISE       1
\HS05:BUART:rx_state_0\/main_8  macrocell17   3386   4636  3241854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_0\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:pollcount_1\/q
Path End       : \HS05:BUART:rx_status_3\/main_5
Capture Clock  : \HS05:BUART:rx_status_3\/clock_0
Path slack     : 3241865p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:pollcount_1\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:pollcount_1\/q       macrocell23   1250   1250  3237346  RISE       1
\HS05:BUART:rx_status_3\/main_5  macrocell25   3375   4625  3241865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_status_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_2\/q
Path End       : \HS05:BUART:rx_state_0\/main_4
Capture Clock  : \HS05:BUART:rx_state_0\/clock_0
Path slack     : 3241937p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_2\/q       macrocell20   1250   1250  3232537  RISE       1
\HS05:BUART:rx_state_0\/main_4  macrocell17   3303   4553  3241937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_0\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_2\/q
Path End       : \HS05:BUART:rx_state_3\/main_4
Capture Clock  : \HS05:BUART:rx_state_3\/clock_0
Path slack     : 3241937p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_2\/q       macrocell20   1250   1250  3232537  RISE       1
\HS05:BUART:rx_state_3\/main_4  macrocell19   3303   4553  3241937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_3\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_last\/q
Path End       : \HS05:BUART:rx_state_2\/main_9
Capture Clock  : \HS05:BUART:rx_state_2\/clock_0
Path slack     : 3242318p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_last\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_last\/q          macrocell26   1250   1250  3242318  RISE       1
\HS05:BUART:rx_state_2\/main_9  macrocell20   2922   4172  3242318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_3\/q
Path End       : \HS05:BUART:rx_load_fifo\/main_3
Capture Clock  : \HS05:BUART:rx_load_fifo\/clock_0
Path slack     : 3242318p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_3\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_3\/q         macrocell19   1250   1250  3233324  RISE       1
\HS05:BUART:rx_load_fifo\/main_3  macrocell18   2922   4172  3242318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_load_fifo\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_3\/q
Path End       : \HS05:BUART:rx_state_2\/main_3
Capture Clock  : \HS05:BUART:rx_state_2\/clock_0
Path slack     : 3242318p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_3\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_3\/q       macrocell19   1250   1250  3233324  RISE       1
\HS05:BUART:rx_state_2\/main_3  macrocell20   2922   4172  3242318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_3\/q
Path End       : \HS05:BUART:rx_status_3\/main_3
Capture Clock  : \HS05:BUART:rx_status_3\/clock_0
Path slack     : 3242318p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_3\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_3\/q        macrocell19   1250   1250  3233324  RISE       1
\HS05:BUART:rx_status_3\/main_3  macrocell25   2922   4172  3242318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_status_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_ctrl_mark_last\/q
Path End       : \HS05:BUART:rx_load_fifo\/main_0
Capture Clock  : \HS05:BUART:rx_load_fifo\/clock_0
Path slack     : 3242320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_ctrl_mark_last\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  3232680  RISE       1
\HS05:BUART:rx_load_fifo\/main_0  macrocell18   2920   4170  3242320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_load_fifo\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_ctrl_mark_last\/q
Path End       : \HS05:BUART:rx_state_2\/main_0
Capture Clock  : \HS05:BUART:rx_state_2\/clock_0
Path slack     : 3242320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_ctrl_mark_last\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  3232680  RISE       1
\HS05:BUART:rx_state_2\/main_0    macrocell20   2920   4170  3242320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_ctrl_mark_last\/q
Path End       : \HS05:BUART:rx_status_3\/main_0
Capture Clock  : \HS05:BUART:rx_status_3\/clock_0
Path slack     : 3242320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_ctrl_mark_last\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  3232680  RISE       1
\HS05:BUART:rx_status_3\/main_0   macrocell25   2920   4170  3242320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_status_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_ctrl_mark_last\/q
Path End       : \HS05:BUART:rx_state_0\/main_0
Capture Clock  : \HS05:BUART:rx_state_0\/clock_0
Path slack     : 3242323p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_ctrl_mark_last\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  3232680  RISE       1
\HS05:BUART:rx_state_0\/main_0    macrocell17   2917   4167  3242323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_0\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_ctrl_mark_last\/q
Path End       : \HS05:BUART:rx_state_3\/main_0
Capture Clock  : \HS05:BUART:rx_state_3\/clock_0
Path slack     : 3242323p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_ctrl_mark_last\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  3232680  RISE       1
\HS05:BUART:rx_state_3\/main_0    macrocell19   2917   4167  3242323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_3\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_3\/q
Path End       : \HS05:BUART:rx_state_0\/main_3
Capture Clock  : \HS05:BUART:rx_state_0\/clock_0
Path slack     : 3242327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_3\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_3\/q       macrocell19   1250   1250  3233324  RISE       1
\HS05:BUART:rx_state_0\/main_3  macrocell17   2913   4163  3242327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_0\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_3\/q
Path End       : \HS05:BUART:rx_state_3\/main_3
Capture Clock  : \HS05:BUART:rx_state_3\/clock_0
Path slack     : 3242327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_3\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_3\/q       macrocell19   1250   1250  3233324  RISE       1
\HS05:BUART:rx_state_3\/main_3  macrocell19   2913   4163  3242327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_3\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_2\/q
Path End       : \HS05:BUART:tx_state_0\/main_4
Capture Clock  : \HS05:BUART:tx_state_0\/clock_0
Path slack     : 3242331p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_2\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_2\/q       macrocell14   1250   1250  3230830  RISE       1
\HS05:BUART:tx_state_0\/main_4  macrocell13   2909   4159  3242331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_0\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_2\/q
Path End       : \HS05:BUART:tx_state_1\/main_3
Capture Clock  : \HS05:BUART:tx_state_1\/clock_0
Path slack     : 3242332p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_2\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_2\/q       macrocell14   1250   1250  3230830  RISE       1
\HS05:BUART:tx_state_1\/main_3  macrocell12   2908   4158  3242332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_1\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_2\/q
Path End       : \HS05:BUART:tx_state_2\/main_3
Capture Clock  : \HS05:BUART:tx_state_2\/clock_0
Path slack     : 3242332p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_2\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_2\/q       macrocell14   1250   1250  3230830  RISE       1
\HS05:BUART:tx_state_2\/main_3  macrocell14   2908   4158  3242332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_2\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_2\/q
Path End       : \HS05:BUART:tx_bitclk\/main_3
Capture Clock  : \HS05:BUART:tx_bitclk\/clock_0
Path slack     : 3242332p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_2\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_2\/q      macrocell14   1250   1250  3230830  RISE       1
\HS05:BUART:tx_bitclk\/main_3  macrocell15   2908   4158  3242332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_bitclk\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_1\/q
Path End       : \HS05:BUART:tx_state_1\/main_0
Capture Clock  : \HS05:BUART:tx_state_1\/clock_0
Path slack     : 3242630p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_1\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_1\/q       macrocell12   1250   1250  3230288  RISE       1
\HS05:BUART:tx_state_1\/main_0  macrocell12   2610   3860  3242630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_1\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_1\/q
Path End       : \HS05:BUART:tx_state_2\/main_0
Capture Clock  : \HS05:BUART:tx_state_2\/clock_0
Path slack     : 3242630p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_1\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_1\/q       macrocell12   1250   1250  3230288  RISE       1
\HS05:BUART:tx_state_2\/main_0  macrocell14   2610   3860  3242630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_2\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_1\/q
Path End       : \HS05:BUART:tx_bitclk\/main_0
Capture Clock  : \HS05:BUART:tx_bitclk\/clock_0
Path slack     : 3242630p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_1\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_1\/q      macrocell12   1250   1250  3230288  RISE       1
\HS05:BUART:tx_bitclk\/main_0  macrocell15   2610   3860  3242630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_bitclk\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_1\/q
Path End       : \HS05:BUART:tx_state_0\/main_0
Capture Clock  : \HS05:BUART:tx_state_0\/clock_0
Path slack     : 3242632p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_1\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_1\/q       macrocell12   1250   1250  3230288  RISE       1
\HS05:BUART:tx_state_0\/main_0  macrocell13   2608   3858  3242632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_0\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_0\/q
Path End       : \HS05:BUART:rx_load_fifo\/main_1
Capture Clock  : \HS05:BUART:rx_load_fifo\/clock_0
Path slack     : 3242633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_0\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_0\/q         macrocell17   1250   1250  3232743  RISE       1
\HS05:BUART:rx_load_fifo\/main_1  macrocell18   2607   3857  3242633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_load_fifo\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_0\/q
Path End       : \HS05:BUART:rx_state_2\/main_1
Capture Clock  : \HS05:BUART:rx_state_2\/clock_0
Path slack     : 3242633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_0\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_0\/q       macrocell17   1250   1250  3232743  RISE       1
\HS05:BUART:rx_state_2\/main_1  macrocell20   2607   3857  3242633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_0\/q
Path End       : \HS05:BUART:rx_status_3\/main_1
Capture Clock  : \HS05:BUART:rx_status_3\/clock_0
Path slack     : 3242633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_0\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_0\/q        macrocell17   1250   1250  3232743  RISE       1
\HS05:BUART:rx_status_3\/main_1  macrocell25   2607   3857  3242633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_status_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_bitclk\/q
Path End       : \HS05:BUART:tx_state_1\/main_5
Capture Clock  : \HS05:BUART:tx_state_1\/clock_0
Path slack     : 3242634p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_bitclk\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_bitclk\/q        macrocell15   1250   1250  3240971  RISE       1
\HS05:BUART:tx_state_1\/main_5  macrocell12   2606   3856  3242634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_1\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_bitclk\/q
Path End       : \HS05:BUART:tx_state_2\/main_5
Capture Clock  : \HS05:BUART:tx_state_2\/clock_0
Path slack     : 3242634p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_bitclk\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_bitclk\/q        macrocell15   1250   1250  3240971  RISE       1
\HS05:BUART:tx_state_2\/main_5  macrocell14   2606   3856  3242634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_2\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_bitclk\/q
Path End       : \HS05:BUART:tx_state_0\/main_5
Capture Clock  : \HS05:BUART:tx_state_0\/clock_0
Path slack     : 3242634p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_bitclk\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_bitclk\/q        macrocell15   1250   1250  3240971  RISE       1
\HS05:BUART:tx_state_0\/main_5  macrocell13   2606   3856  3242634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_0\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_0\/q
Path End       : \HS05:BUART:rx_state_0\/main_1
Capture Clock  : \HS05:BUART:rx_state_0\/clock_0
Path slack     : 3242636p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_0\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_0\/q       macrocell17   1250   1250  3232743  RISE       1
\HS05:BUART:rx_state_0\/main_1  macrocell17   2604   3854  3242636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_0\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_state_0\/q
Path End       : \HS05:BUART:rx_state_3\/main_1
Capture Clock  : \HS05:BUART:rx_state_3\/clock_0
Path slack     : 3242636p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_0\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:rx_state_0\/q       macrocell17   1250   1250  3232743  RISE       1
\HS05:BUART:rx_state_3\/main_1  macrocell19   2604   3854  3242636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_state_3\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:txn\/q
Path End       : \HS05:BUART:txn\/main_0
Capture Clock  : \HS05:BUART:txn\/clock_0
Path slack     : 3242650p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:txn\/clock_0                                   macrocell11         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:txn\/q       macrocell11   1250   1250  3242650  RISE       1
\HS05:BUART:txn\/main_0  macrocell11   2590   3840  3242650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:txn\/clock_0                                   macrocell11         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_0\/q
Path End       : \HS05:BUART:tx_state_1\/main_1
Capture Clock  : \HS05:BUART:tx_state_1\/clock_0
Path slack     : 3242655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_0\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_0\/q       macrocell13   1250   1250  3231498  RISE       1
\HS05:BUART:tx_state_1\/main_1  macrocell12   2585   3835  3242655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_1\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_0\/q
Path End       : \HS05:BUART:tx_state_2\/main_1
Capture Clock  : \HS05:BUART:tx_state_2\/clock_0
Path slack     : 3242655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_0\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_0\/q       macrocell13   1250   1250  3231498  RISE       1
\HS05:BUART:tx_state_2\/main_1  macrocell14   2585   3835  3242655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_2\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_0\/q
Path End       : \HS05:BUART:tx_bitclk\/main_1
Capture Clock  : \HS05:BUART:tx_bitclk\/clock_0
Path slack     : 3242655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_0\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_0\/q      macrocell13   1250   1250  3231498  RISE       1
\HS05:BUART:tx_bitclk\/main_1  macrocell15   2585   3835  3242655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_bitclk\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:tx_state_0\/q
Path End       : \HS05:BUART:tx_state_0\/main_1
Capture Clock  : \HS05:BUART:tx_state_0\/clock_0
Path slack     : 3242661p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_0\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:tx_state_0\/q       macrocell13   1250   1250  3231498  RISE       1
\HS05:BUART:tx_state_0\/main_1  macrocell13   2579   3829  3242661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_0\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:pollcount_1\/q
Path End       : \HS05:BUART:pollcount_1\/main_2
Capture Clock  : \HS05:BUART:pollcount_1\/clock_0
Path slack     : 3242945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:pollcount_1\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\HS05:BUART:pollcount_1\/q       macrocell23   1250   1250  3237346  RISE       1
\HS05:BUART:pollcount_1\/main_2  macrocell23   2295   3545  3242945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:pollcount_1\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \HS05:BUART:txn\/main_5
Capture Clock  : \HS05:BUART:txn\/clock_0
Path slack     : 3243380p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3110
-------------------------------------   ---- 
End-of-path arrival time (ps)           3110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3243380  RISE       1
\HS05:BUART:txn\/main_5                      macrocell11     2920   3110  3243380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:txn\/clock_0                                   macrocell11         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \HS05:BUART:tx_state_1\/main_4
Capture Clock  : \HS05:BUART:tx_state_1\/clock_0
Path slack     : 3243397p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           3093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3243380  RISE       1
\HS05:BUART:tx_state_1\/main_4               macrocell12     2903   3093  3243397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_1\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \HS05:BUART:tx_state_2\/main_4
Capture Clock  : \HS05:BUART:tx_state_2\/clock_0
Path slack     : 3243397p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           3093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\HS05:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3243380  RISE       1
\HS05:BUART:tx_state_2\/main_4               macrocell14     2903   3093  3243397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:tx_state_2\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HS05:BUART:rx_status_3\/q
Path End       : \HS05:BUART:sRX:RxSts\/status_3
Capture Clock  : \HS05:BUART:sRX:RxSts\/clock
Path slack     : 3245326p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (HS05_IntClock:R#1 vs. HS05_IntClock:R#2)   3250000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:rx_status_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\HS05:BUART:rx_status_3\/q       macrocell25    1250   1250  3245326  RISE       1
\HS05:BUART:sRX:RxSts\/status_3  statusicell2   2924   4174  3245326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HS05:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 999988910p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10590
-------------------------------------   ----- 
End-of-path arrival time (ps)           10590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT      slack  edge  Fanout
------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  999988910  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell9      2635   4925  999988910  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell9      3350   8275  999988910  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2315  10590  999988910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 999989034p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -6060
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell4       0      0  RISE       1

Data path
pin name                             model name     delay     AT      slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  999988910  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2616   4906  999989034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell4       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 999989798p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -6060
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                             model name     delay     AT      slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:runmode_enable\/q        macrocell27     1250   1250  999989707  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   2892   4142  999989798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell4       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 999991652p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell4       0      0  RISE       1

Data path
pin name                            model name     delay     AT      slack  edge  Fanout
----------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  999991652  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0    macrocell28     2328   4838  999991652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 999991652p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell4       0      0  RISE       1

Data path
pin name                            model name     delay     AT      slack  edge  Fanout
----------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  999991652  RISE       1
\PWM:PWMUDB:status_0\/main_1        macrocell29     2328   4838  999991652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_129/main_1
Capture Clock  : Net_129/clock_0
Path slack     : 999991652p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell4       0      0  RISE       1

Data path
pin name                            model name     delay     AT      slack  edge  Fanout
----------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  999991652  RISE       1
Net_129/main_1                      macrocell30     2328   4838  999991652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_129/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_129/main_0
Capture Clock  : Net_129/clock_0
Path slack     : 999992354p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT      slack  edge  Fanout
-----------------------------  -----------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell27   1250   1250  999989707  RISE       1
Net_129/main_0                 macrocell30   2886   4136  999992354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_129/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 999992943p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell28   1250   1250  999992943  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell29   2297   3547  999992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 999992944p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT      slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  999992944  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell27    2336   3546  999992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 999995954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell29         0      0  RISE       1

Data path
pin name                              model name    delay     AT      slack  edge  Fanout
------------------------------------  ------------  -----  -----  ---------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell29    1250   1250  999995954  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2296   3546  999995954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

