// Seed: 869061210
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  uwire   id_0,
    output supply1 id_1
);
  tri id_3 = id_0;
  assign id_1 = !1 == id_0;
  id_4 :
  assert property (@(posedge 1) 1)
  else if (id_4) #1 $display(1, 1);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  wor id_5;
  assign id_5 = 1;
  wire id_6;
  assign id_5 = id_4;
  wire id_7;
  wire id_8;
  id_9(
      .id_0(1), .id_1(1)
  );
  wire id_10;
endmodule
