// Seed: 4081864326
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1'b0;
  wire id_8;
  assign id_2 = 1;
  tri1 id_9 = 1;
  wire id_10;
endmodule
module module_1 (
    input  uwire id_0
    , id_8,
    input  uwire id_1,
    input  tri1  id_2,
    input  tri   id_3,
    input  wand  id_4,
    input  wire  id_5,
    output uwire id_6
);
  wire id_9;
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9, id_8
  );
endmodule
