
*** Running vivado
    with args -log upDownCounter_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source upDownCounter_v1_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source upDownCounter_v1_0.tcl -notrace
Command: synth_design -top upDownCounter_v1_0 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16428 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 358.238 ; gain = 99.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'upDownCounter_v1_0' [c:/Users/Gonzalo/Documents/Mys/IpRepository/ip_repo/upDownCounter_1.0/hdl/upDownCounter_v1_0.vhd:51]
	Parameter N bound to: 4 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'upDownCounter_v1_0_S_AXI' declared at 'c:/Users/Gonzalo/Documents/Mys/IpRepository/ip_repo/upDownCounter_1.0/hdl/upDownCounter_v1_0_S_AXI.vhd:5' bound to instance 'upDownCounter_v1_0_S_AXI_inst' of component 'upDownCounter_v1_0_S_AXI' [c:/Users/Gonzalo/Documents/Mys/IpRepository/ip_repo/upDownCounter_1.0/hdl/upDownCounter_v1_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'upDownCounter_v1_0_S_AXI' [c:/Users/Gonzalo/Documents/Mys/IpRepository/ip_repo/upDownCounter_1.0/hdl/upDownCounter_v1_0_S_AXI.vhd:88]
	Parameter N bound to: 4 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Gonzalo/Documents/Mys/IpRepository/ip_repo/upDownCounter_1.0/hdl/upDownCounter_v1_0_S_AXI.vhd:225]
INFO: [Synth 8-226] default block is never used [c:/Users/Gonzalo/Documents/Mys/IpRepository/ip_repo/upDownCounter_1.0/hdl/upDownCounter_v1_0_S_AXI.vhd:355]
INFO: [Synth 8-638] synthesizing module 'incDecCounter' [c:/Users/Gonzalo/Documents/Mys/IpRepository/sources/cont4b_Lento.vhd:20]
	Parameter N bound to: 4 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'incDecCounter' (1#1) [c:/Users/Gonzalo/Documents/Mys/IpRepository/sources/cont4b_Lento.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/Gonzalo/Documents/Mys/IpRepository/ip_repo/upDownCounter_1.0/hdl/upDownCounter_v1_0_S_AXI.vhd:219]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Gonzalo/Documents/Mys/IpRepository/ip_repo/upDownCounter_1.0/hdl/upDownCounter_v1_0_S_AXI.vhd:223]
WARNING: [Synth 8-3848] Net counter_o in module/entity upDownCounter_v1_0_S_AXI does not have driver. [c:/Users/Gonzalo/Documents/Mys/IpRepository/ip_repo/upDownCounter_1.0/hdl/upDownCounter_v1_0_S_AXI.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'upDownCounter_v1_0_S_AXI' (2#1) [c:/Users/Gonzalo/Documents/Mys/IpRepository/ip_repo/upDownCounter_1.0/hdl/upDownCounter_v1_0_S_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'upDownCounter_v1_0' (3#1) [c:/Users/Gonzalo/Documents/Mys/IpRepository/ip_repo/upDownCounter_1.0/hdl/upDownCounter_v1_0.vhd:51]
WARNING: [Synth 8-3331] design upDownCounter_v1_0_S_AXI has unconnected port counter_o[3]
WARNING: [Synth 8-3331] design upDownCounter_v1_0_S_AXI has unconnected port counter_o[2]
WARNING: [Synth 8-3331] design upDownCounter_v1_0_S_AXI has unconnected port counter_o[1]
WARNING: [Synth 8-3331] design upDownCounter_v1_0_S_AXI has unconnected port counter_o[0]
WARNING: [Synth 8-3331] design upDownCounter_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design upDownCounter_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design upDownCounter_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design upDownCounter_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design upDownCounter_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design upDownCounter_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 412.477 ; gain = 153.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 412.477 ; gain = 153.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 412.477 ; gain = 153.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-5545] ROM "tempCounter" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 412.477 ; gain = 153.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module incDecCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module upDownCounter_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "upDownCounter_v1_0_S_AXI_inst/cont_inst/tempCounter" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design upDownCounter_v1_0 has unconnected port counter_o[3]
WARNING: [Synth 8-3331] design upDownCounter_v1_0 has unconnected port counter_o[2]
WARNING: [Synth 8-3331] design upDownCounter_v1_0 has unconnected port counter_o[1]
WARNING: [Synth 8-3331] design upDownCounter_v1_0 has unconnected port counter_o[0]
WARNING: [Synth 8-3331] design upDownCounter_v1_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design upDownCounter_v1_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design upDownCounter_v1_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design upDownCounter_v1_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design upDownCounter_v1_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design upDownCounter_v1_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\upDownCounter_v1_0_S_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'upDownCounter_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'upDownCounter_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upDownCounter_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'upDownCounter_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'upDownCounter_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\upDownCounter_v1_0_S_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (upDownCounter_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module upDownCounter_v1_0.
WARNING: [Synth 8-3332] Sequential element (upDownCounter_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module upDownCounter_v1_0.
WARNING: [Synth 8-3332] Sequential element (upDownCounter_v1_0_S_AXI_inst/aw_en_reg) is unused and will be removed from module upDownCounter_v1_0.
WARNING: [Synth 8-3332] Sequential element (upDownCounter_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module upDownCounter_v1_0.
WARNING: [Synth 8-3332] Sequential element (upDownCounter_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module upDownCounter_v1_0.
WARNING: [Synth 8-3332] Sequential element (upDownCounter_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module upDownCounter_v1_0.
WARNING: [Synth 8-3332] Sequential element (upDownCounter_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module upDownCounter_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 579.441 ; gain = 320.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 579.441 ; gain = 320.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 579.449 ; gain = 320.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 579.449 ; gain = 320.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 579.449 ; gain = 320.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 579.449 ; gain = 320.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 579.449 ; gain = 320.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 579.449 ; gain = 320.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 579.449 ; gain = 320.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |     5|
|6     |LUT4   |    22|
|7     |LUT5   |    29|
|8     |LUT6   |     7|
|9     |FDRE   |   166|
|10    |FDSE   |     2|
|11    |IBUF   |    47|
|12    |OBUF   |    41|
|13    |OBUFT  |     4|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-------------------------+------+
|      |Instance                        |Module                   |Cells |
+------+--------------------------------+-------------------------+------+
|1     |top                             |                         |   335|
|2     |  upDownCounter_v1_0_S_AXI_inst |upDownCounter_v1_0_S_AXI |   242|
|3     |    cont_inst                   |incDecCounter            |    57|
+------+--------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 579.449 ; gain = 320.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 579.449 ; gain = 320.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 579.449 ; gain = 320.805
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 683.016 ; gain = 437.406
INFO: [Common 17-1381] The checkpoint 'c:/Users/Gonzalo/Documents/Mys/IpRepository/managed_ip_project/managed_ip_project.tmp/updowncounter_v1_0_project/upDownCounter_v1_0_project.runs/synth_1/upDownCounter_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file upDownCounter_v1_0_utilization_synth.rpt -pb upDownCounter_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 683.016 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 19 10:42:20 2022...
