// Seed: 2699060504
module module_0 ();
  logic id_1, id_2;
  wire id_3;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    input  wire  id_2,
    output logic id_3,
    input  wor   id_4
);
  assign id_3 = id_4;
  always begin : LABEL_0
    id_3 <= #1  (id_1) & -1;
  end
  wor id_6 = (1 & id_2);
  always begin : LABEL_1
    id_0 = id_6;
  end
  assign id_6 = 1;
  assign id_6 = -1 <-> -1;
  parameter id_7 = 1 ? 1 : 1 ? 1 : -1;
  logic id_8;
  ;
  module_0 modCall_1 ();
endmodule
