\hypertarget{struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields}{}\section{\+\_\+hw\+\_\+dma\+\_\+ceei\+:\+:\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields Struct Reference}
\label{struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields}\index{\+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields_a3fc9d25338f681c97a814159f1aa4c5e}{C\+E\+EI}\+: 4
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields_af382b0c1309333e7a7ffc8d566c49640}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 2
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields_aee731365b268dbd5b4fa316d9b2ec7f3}{C\+A\+EE}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields_ae88b295dc0eae083556e18a17ec9d9ae}{N\+OP}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields}!C\+A\+EE@{C\+A\+EE}}
\index{C\+A\+EE@{C\+A\+EE}!\+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+A\+EE}{CAEE}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields\+::\+C\+A\+EE}\hypertarget{struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields_aee731365b268dbd5b4fa316d9b2ec7f3}{}\label{struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields_aee731365b268dbd5b4fa316d9b2ec7f3}
\mbox{[}6\mbox{]} Clear All Enable Error Interrupts \index{\+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields}!C\+E\+EI@{C\+E\+EI}}
\index{C\+E\+EI@{C\+E\+EI}!\+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+E\+EI}{CEEI}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields\+::\+C\+E\+EI}\hypertarget{struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields_a3fc9d25338f681c97a814159f1aa4c5e}{}\label{struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields_a3fc9d25338f681c97a814159f1aa4c5e}
\mbox{[}3\+:0\mbox{]} Clear Enable Error Interrupt \index{\+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields}!N\+OP@{N\+OP}}
\index{N\+OP@{N\+OP}!\+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{N\+OP}{NOP}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields\+::\+N\+OP}\hypertarget{struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields_ae88b295dc0eae083556e18a17ec9d9ae}{}\label{struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields_ae88b295dc0eae083556e18a17ec9d9ae}
\mbox{[}7\mbox{]} No Op enable \index{\+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+ceei\+::\+\_\+hw\+\_\+dma\+\_\+ceei\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields_af382b0c1309333e7a7ffc8d566c49640}{}\label{struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields_af382b0c1309333e7a7ffc8d566c49640}
\mbox{[}5\+:4\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dma.\+h\end{DoxyCompactItemize}
