From 57ee8ee59d209cdf0540d8fcb8fcef82f8af10ae Mon Sep 17 00:00:00 2001
From: Dmitry Shifrin <dmitry.shifrin@cogentembedded.com>
Date: Wed, 2 Dec 2015 14:17:15 +0300
Subject: [PATCH 3/4] added avb to r8a7743.dtsi

---
 arch/arm/boot/dts/r8a7743.dtsi            | 17 ++++++++++++++---
 include/dt-bindings/clock/r8a7743-clock.h |  1 +
 2 files changed, 15 insertions(+), 3 deletions(-)

diff --git a/arch/arm/boot/dts/r8a7743.dtsi b/arch/arm/boot/dts/r8a7743.dtsi
index f3e658e..8fe723c 100644
--- a/arch/arm/boot/dts/r8a7743.dtsi
+++ b/arch/arm/boot/dts/r8a7743.dtsi
@@ -500,6 +500,17 @@
 		status = "disabled";
 	};
 
+	avb: ethernet@e6800000 {
+		compatible = "renesas,gether-r8a7743";
+		reg = <0 0xe6800000 0 0x7bf>;
+		interrupts = <0 163 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&mstp8_clks R8A7743_CLK_AVB>;
+		phy-mode = "gmii";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		status = "disabled";
+	};
+
 	sata0: sata@ee300000 {
 		compatible = "renesas,sata-r8a7743";
 		reg = <0 0xee300000 0 0x2000>;
@@ -837,15 +848,15 @@
 			compatible = "renesas,r8a7743-mstp-clocks", "renesas,cpg-mstp-clocks";
 			reg = <0 0xe6150990 0 4>, <0 0xe61509a0 0 4>;
 			clocks = <&zx_clk>, <&zg_clk>, <&zg_clk>, <&zg_clk>, <&p_clk>,
-				 <&zs_clk>, <&zs_clk>;
+				 <&hp_clk>, <&zs_clk>, <&zs_clk>;
 			#clock-cells = <1>;
 			renesas,clock-indices = <
 				R8A7743_CLK_IPMMU_GP
 				R8A7743_CLK_VIN2 R8A7743_CLK_VIN1 R8A7743_CLK_VIN0
-				R8A7743_CLK_ETHER R8A7743_CLK_SATA1 R8A7743_CLK_SATA0
+				R8A7743_CLK_ETHER R8A7743_CLK_AVB R8A7743_CLK_SATA1 R8A7743_CLK_SATA0
 			>;
 			clock-output-names =
-				"ipmmu_gp", "vin2", "vin1", "vin0", "ether", "sata1",
+				"ipmmu_gp", "vin2", "vin1", "vin0", "ether", "avb", "sata1",
 				"sata0";
 		};
 		mstp9_clks: mstp9_clks@e6150994 {
diff --git a/include/dt-bindings/clock/r8a7743-clock.h b/include/dt-bindings/clock/r8a7743-clock.h
index 15168c9..66eb98e 100644
--- a/include/dt-bindings/clock/r8a7743-clock.h
+++ b/include/dt-bindings/clock/r8a7743-clock.h
@@ -84,6 +84,7 @@
 #define R8A7743_CLK_VIN2		9
 #define R8A7743_CLK_VIN1		10
 #define R8A7743_CLK_VIN0		11
+#define R8A7743_CLK_AVB			12
 #define R8A7743_CLK_ETHER		13
 #define R8A7743_CLK_SATA1		14
 #define R8A7743_CLK_SATA0		15
-- 
1.9.1

