<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/srcnn.cpp:140:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 5184 has been inferred" BundleName="gmem_w1" VarName="conv1_weights" LoopLoc="src/srcnn.cpp:140:20" LoopName="VITIS_LOOP_140_1" ParentFunc="load_conv1_params(float (*) [1][9][9], float*, float (*) [1][9][9], float*)" Length="5184" Direction="read" AccessID="conv1_weights216seq" OrigID="for.inc.load.168" OrigAccess-DebugLoc="src/srcnn.cpp:146:38" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/srcnn.cpp:140:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" BundleName="gmem_w1" VarName="conv1_biases" LoopLoc="src/srcnn.cpp:140:20" LoopName="VITIS_LOOP_140_1" ParentFunc="load_conv1_params(float (*) [1][9][9], float*, float (*) [1][9][9], float*)" Length="64" Direction="read" AccessID="conv1_biases217seq" OrigID="VITIS_LOOP_142_2.load.169" OrigAccess-DebugLoc="src/srcnn.cpp:141:33" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/srcnn.cpp:161:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2048 has been inferred" BundleName="gmem_w2" VarName="conv2_weights" LoopLoc="src/srcnn.cpp:161:20" LoopName="VITIS_LOOP_161_1" ParentFunc="load_conv2_params(float (*) [64][1][1], float*, float (*) [64][1][1], float*)" Length="2048" Direction="read" AccessID="conv2_weights13seq" OrigID="for.inc.load.11" OrigAccess-DebugLoc="src/srcnn.cpp:165:36" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/srcnn.cpp:161:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 32 has been inferred" BundleName="gmem_w2" VarName="conv2_biases" LoopLoc="src/srcnn.cpp:161:20" LoopName="VITIS_LOOP_161_1" ParentFunc="load_conv2_params(float (*) [64][1][1], float*, float (*) [64][1][1], float*)" Length="32" Direction="read" AccessID="conv2_biases14seq" OrigID="VITIS_LOOP_163_2.load.11" OrigAccess-DebugLoc="src/srcnn.cpp:162:33" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/srcnn.cpp:180:27" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 800 has been inferred" BundleName="gmem_w3" VarName="conv3_weights" LoopLoc="src/srcnn.cpp:180:27" LoopName="VITIS_LOOP_180_2" ParentFunc="load_conv3_params(float (*) [32][5][5], float*, float (*) [32][5][5], float*)" Length="800" Direction="read" AccessID="conv3_weights121seq" OrigID="for.inc.load.39" OrigAccess-DebugLoc="src/srcnn.cpp:184:38" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/srcnn.cpp:226:32" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 17 has been inferred" BundleName="gmem_in" VarName="input_ftmap" LoopLoc="src/srcnn.cpp:226:32" LoopName="VITIS_LOOP_226_3" ParentFunc="conv1_tile(float (*) [255][255], int, int, float (*) [1][9][9], float*, hls::stream&lt;float, 0&gt;&amp;)" Length="17" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.6" OrigAccess-DebugLoc="src/srcnn.cpp:229:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="src/srcnn.cpp:225:28" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem_in" VarName="input_ftmap" LoopLoc="src/srcnn.cpp:225:28" LoopName="VITIS_LOOP_225_2" ParentFunc="conv1_tile(float (*) [255][255], int, int, float (*) [1][9][9], float*, hls::stream&lt;float, 0&gt;&amp;)" OrigID="scevgepseq" OrigAccess-DebugLoc="src/srcnn.cpp:226:32" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/srcnn.cpp:465:27" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 17 has been inferred" BundleName="gmem_out" VarName="output_ftmap" LoopLoc="src/srcnn.cpp:465:27" LoopName="VITIS_LOOP_465_2" ParentFunc="reconstructor(float (*) [255][255], float (*) [17][17], int, int)" Length="17" Direction="write" AccessID="scevgepseq" OrigID="for.inc.store.7" OrigAccess-DebugLoc="src/srcnn.cpp:467:44" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="src/srcnn.cpp:464:23" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem_out" VarName="output_ftmap" LoopLoc="src/srcnn.cpp:464:23" LoopName="VITIS_LOOP_464_1" ParentFunc="reconstructor(float (*) [255][255], float (*) [17][17], int, int)" OrigID="scevgepseq" OrigAccess-DebugLoc="src/srcnn.cpp:465:27" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/srcnn.cpp:144:35" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_w1" VarName="conv1_weights" LoopLoc="src/srcnn.cpp:144:35" LoopName="VITIS_LOOP_144_4" ParentFunc="load_conv1_params(float (*) [1][9][9], float*, float (*) [1][9][9], float*)" OrigID="conv1_weights216seq" OrigAccess-DebugLoc="src/srcnn.cpp:140:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/srcnn.cpp:140:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_w1" VarName="conv1_biases" LoopLoc="src/srcnn.cpp:140:20" LoopName="VITIS_LOOP_140_1" ParentFunc="load_conv1_params(float (*) [1][9][9], float*, float (*) [1][9][9], float*)" OrigID="conv1_biases217seq" OrigAccess-DebugLoc="src/srcnn.cpp:140:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/srcnn.cpp:163:27" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_w2" VarName="conv2_weights" LoopLoc="src/srcnn.cpp:163:27" LoopName="VITIS_LOOP_163_2" ParentFunc="load_conv2_params(float (*) [64][1][1], float*, float (*) [64][1][1], float*)" OrigID="conv2_weights13seq" OrigAccess-DebugLoc="src/srcnn.cpp:161:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/srcnn.cpp:161:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_w2" VarName="conv2_biases" LoopLoc="src/srcnn.cpp:161:20" LoopName="VITIS_LOOP_161_1" ParentFunc="load_conv2_params(float (*) [64][1][1], float*, float (*) [64][1][1], float*)" OrigID="conv2_biases14seq" OrigAccess-DebugLoc="src/srcnn.cpp:161:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/srcnn.cpp:182:35" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_w3" VarName="conv3_weights" LoopLoc="src/srcnn.cpp:182:35" LoopName="VITIS_LOOP_182_4" ParentFunc="load_conv3_params(float (*) [32][5][5], float*, float (*) [32][5][5], float*)" OrigID="conv3_weights121seq" OrigAccess-DebugLoc="src/srcnn.cpp:180:27" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/srcnn.cpp:226:32" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_in" VarName="input_ftmap" LoopLoc="src/srcnn.cpp:226:32" LoopName="VITIS_LOOP_226_3" ParentFunc="conv1_tile(float (*) [255][255], int, int, float (*) [1][9][9], float*, hls::stream&lt;float, 0&gt;&amp;)" OrigID="scevgepseq" OrigAccess-DebugLoc="src/srcnn.cpp:226:32" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/srcnn.cpp:465:27" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_out" VarName="output_ftmap" LoopLoc="src/srcnn.cpp:465:27" LoopName="VITIS_LOOP_465_2" ParentFunc="reconstructor(float (*) [255][255], float (*) [17][17], int, int)" OrigID="scevgepseq" OrigAccess-DebugLoc="src/srcnn.cpp:465:27" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="src/srcnn.cpp:140:20" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem_w1" ParentFunc="load_conv1_params(float (*) [1][9][9], float*, float (*) [1][9][9], float*) (.1)" Direction="read" OrigID="seq" OrigAccess-DebugLoc="src/srcnn.cpp:140:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="src/srcnn.cpp:161:20" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem_w2" ParentFunc="load_conv2_params(float (*) [64][1][1], float*, float (*) [64][1][1], float*) (.1)" Direction="read" OrigID="seq" OrigAccess-DebugLoc="src/srcnn.cpp:161:20" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/srcnn.cpp:180:27" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 800 and bit width 32 in loop 'VITIS_LOOP_180_2' has been inferred on bundle 'gmem_w3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_w3" LoopLoc="src/srcnn.cpp:180:27" LoopName="VITIS_LOOP_180_2" Length="800" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/srcnn.cpp:226:32" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 17 and bit width 32 in loop 'VITIS_LOOP_226_3' has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_in" LoopLoc="src/srcnn.cpp:226:32" LoopName="VITIS_LOOP_226_3" Length="17" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/srcnn.cpp:465:27" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 17 and bit width 32 in loop 'VITIS_LOOP_465_2' has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_out" LoopLoc="src/srcnn.cpp:465:27" LoopName="VITIS_LOOP_465_2" Length="17" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

