{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 09:00:25 2024 " "Info: Processing started: Wed Jan 24 09:00:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380_MAXV_v001 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380_MAXV_v001" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[2\] " "Info: Assuming node \"SR\[2\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[0\] " "Info: Assuming node \"AVG\[0\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[0\] " "Info: Assuming node \"SR\[0\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[1\] " "Info: Assuming node \"AVG\[1\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[1\] " "Info: Assuming node \"SR\[1\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[2\] " "Info: Assuming node \"AVG\[2\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AQMODE " "Info: Assuming node \"AQMODE\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AQMODE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "67 " "Warning: Found 67 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~0\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|T_CNVen_SHFT " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|T_CNVen_SHFT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_ADC_SHIFT " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_ADC_SHIFT\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 61 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_ADC_SHIFT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~1\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~5\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~4\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~3\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 297 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16~5\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 297 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16~4\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 297 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16~3\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 297 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16~2\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 297 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16~1\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 297 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16~0\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 297 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux8~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux8~5\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux8~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux8~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux8~4\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux8~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux8~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux8~3\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux8~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux8~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux8~1\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux8~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux8~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux8~0\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|T_CNVen_SCK " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|T_CNVen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9~5\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 222 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9~4\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 222 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9~3\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 222 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9~2\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 222 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9~1\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 222 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9~0\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 222 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[7\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[7\]\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[8\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[8\]\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[9\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[9\]\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[10\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[10\]\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[6\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[6\]\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[11\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[11\]\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[12\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[12\]\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~2\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 57 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~3\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 85 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~1\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 57 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~2\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 85 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~3\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 281 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~2\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~1\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 85 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add2~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add2~1\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 278 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~0\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 57 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~0\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 85 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Equal0~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Equal0~0\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 277 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add2~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add2~0\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 278 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~2\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 281 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~1\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 281 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~0\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 281 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~4\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 155 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~3\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 155 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~2\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 155 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 222 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Fso " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Fso\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 33 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Fso" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|ReadCLK~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|ReadCLK~0\" as buffer" {  } { { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|ReadCLK~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|AVGen_READ " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|AVGen_READ\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 447 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|AVGen_READ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~0\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 155 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[5\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[5\]\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[4\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[4\]\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[2\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[2\]\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[3\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[3\]\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[0\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[0\]\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[1\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[1\]\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|AVGen_SCK " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|AVGen_SCK\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 447 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|AVGen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_ReadCLK " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_ReadCLK\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_ReadCLK" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SCKL " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SCKL\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 43 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SCKL" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|nFS " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|nFS\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 34 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|nFS" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|CNVA " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|CNVA\" as buffer" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 322 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|CNVA" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[2\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 55.62 MHz 17.98 ns Internal " "Info: Clock \"SR\[2\]\" has Internal fmax of 55.62 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 17.98 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.845 ns + Longest register register " "Info: + Longest register to register delay is 1.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X12_Y2_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y2_N1; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.175 ns) 1.845 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X8_Y4_N6 2 " "Info: 2: + IC(1.670 ns) + CELL(0.175 ns) = 1.845 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 9.49 % ) " "Info: Total cell delay = 0.175 ns ( 9.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.670 ns ( 90.51 % ) " "Info: Total interconnect delay = 1.670 ns ( 90.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.670ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.702 ns - Smallest " "Info: - Smallest clock skew is -6.702 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 3.528 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[2\]\" to destination register is 3.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_104 16 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_104; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.691 ns) + CELL(0.125 ns) 2.524 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X8_Y4_N9 13 " "Info: 2: + IC(1.691 ns) + CELL(0.125 ns) = 2.524 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.574 ns) 3.528 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 3 REG LC_X8_Y4_N6 2 " "Info: 3: + IC(0.430 ns) + CELL(0.574 ns) = 3.528 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 39.88 % ) " "Info: Total cell delay = 1.407 ns ( 39.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.121 ns ( 60.12 % ) " "Info: Total interconnect delay = 2.121 ns ( 60.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.528 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.528 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.691ns 0.430ns } { 0.000ns 0.708ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 10.230 ns - Longest register " "Info: - Longest clock path from clock \"SR\[2\]\" to source register is 10.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_104 16 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_104; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.571 ns) 2.563 ns F1_readADC_multimodes:inst2\|Add3~2 2 COMB LC_X8_Y6_N3 3 " "Info: 2: + IC(1.284 ns) + CELL(0.571 ns) = 2.563 ns; Loc. = LC_X8_Y6_N3; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 3.158 ns F1_readADC_multimodes:inst2\|Add2~1 3 COMB LC_X8_Y6_N6 1 " "Info: 3: + IC(0.470 ns) + CELL(0.125 ns) = 3.158 ns; Loc. = LC_X8_Y6_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.319 ns) 4.629 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 4 COMB LC_X8_Y4_N0 1 " "Info: 4: + IC(1.152 ns) + CELL(0.319 ns) = 4.629 ns; Loc. = LC_X8_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.319 ns) 5.433 ns F1_readADC_multimodes:inst2\|Mux15~2 5 COMB LC_X8_Y4_N2 3 " "Info: 5: + IC(0.485 ns) + CELL(0.319 ns) = 5.433 ns; Loc. = LC_X8_Y4_N2; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 6.016 ns F1_readADC_multimodes:inst2\|Mux15~3 6 COMB LC_X8_Y4_N7 1 " "Info: 6: + IC(0.458 ns) + CELL(0.125 ns) = 6.016 ns; Loc. = LC_X8_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.319 ns) 6.821 ns F1_readADC_multimodes:inst2\|Mux15 7 COMB LC_X8_Y4_N4 1 " "Info: 7: + IC(0.486 ns) + CELL(0.319 ns) = 6.821 ns; Loc. = LC_X8_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.125 ns) 7.280 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X8_Y4_N5 1 " "Info: 8: + IC(0.334 ns) + CELL(0.125 ns) = 7.280 ns; Loc. = LC_X8_Y4_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 8.072 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X8_Y4_N9 13 " "Info: 9: + IC(0.473 ns) + CELL(0.319 ns) = 8.072 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.574 ns) 10.230 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 10 REG LC_X12_Y2_N1 2 " "Info: 10: + IC(1.584 ns) + CELL(0.574 ns) = 10.230 ns; Loc. = LC_X12_Y2_N1; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.158 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.504 ns ( 34.25 % ) " "Info: Total cell delay = 3.504 ns ( 34.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.726 ns ( 65.75 % ) " "Info: Total interconnect delay = 6.726 ns ( 65.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.230 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.230 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.284ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.528 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.528 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.691ns 0.430ns } { 0.000ns 0.708ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.230 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.230 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.284ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.670ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.528 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.528 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.691ns 0.430ns } { 0.000ns 0.708ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.230 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.230 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.284ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[0\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 62.03 MHz 16.12 ns Internal " "Info: Clock \"AVG\[0\]\" has Internal fmax of 62.03 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 16.12 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.845 ns + Longest register register " "Info: + Longest register to register delay is 1.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X12_Y2_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y2_N1; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.175 ns) 1.845 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X8_Y4_N6 2 " "Info: 2: + IC(1.670 ns) + CELL(0.175 ns) = 1.845 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 9.49 % ) " "Info: Total cell delay = 0.175 ns ( 9.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.670 ns ( 90.51 % ) " "Info: Total interconnect delay = 1.670 ns ( 90.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.670ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.772 ns - Smallest " "Info: - Smallest clock skew is -5.772 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 5.012 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[0\]\" to destination register is 5.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_124 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_124; Fanout = 15; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.125 ns) 2.300 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N2 12 " "Info: 2: + IC(1.467 ns) + CELL(0.125 ns) = 2.300 ns; Loc. = LC_X8_Y6_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.571 ns) 4.008 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N9 13 " "Info: 3: + IC(1.137 ns) + CELL(0.571 ns) = 4.008 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.574 ns) 5.012 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X8_Y4_N6 2 " "Info: 4: + IC(0.430 ns) + CELL(0.574 ns) = 5.012 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.978 ns ( 39.47 % ) " "Info: Total cell delay = 1.978 ns ( 39.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.034 ns ( 60.53 % ) " "Info: Total interconnect delay = 3.034 ns ( 60.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.012 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.467ns 1.137ns 0.430ns } { 0.000ns 0.708ns 0.125ns 0.571ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 10.784 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[0\]\" to source register is 10.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_124 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_124; Fanout = 15; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.125 ns) 2.301 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X8_Y6_N0 2 " "Info: 2: + IC(1.468 ns) + CELL(0.125 ns) = 2.301 ns; Loc. = LC_X8_Y6_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.319 ns) 3.117 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X8_Y6_N3 3 " "Info: 3: + IC(0.497 ns) + CELL(0.319 ns) = 3.117 ns; Loc. = LC_X8_Y6_N3; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 3.712 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X8_Y6_N6 1 " "Info: 4: + IC(0.470 ns) + CELL(0.125 ns) = 3.712 ns; Loc. = LC_X8_Y6_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.319 ns) 5.183 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X8_Y4_N0 1 " "Info: 5: + IC(1.152 ns) + CELL(0.319 ns) = 5.183 ns; Loc. = LC_X8_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.319 ns) 5.987 ns F1_readADC_multimodes:inst2\|Mux15~2 6 COMB LC_X8_Y4_N2 3 " "Info: 6: + IC(0.485 ns) + CELL(0.319 ns) = 5.987 ns; Loc. = LC_X8_Y4_N2; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 6.570 ns F1_readADC_multimodes:inst2\|Mux15~3 7 COMB LC_X8_Y4_N7 1 " "Info: 7: + IC(0.458 ns) + CELL(0.125 ns) = 6.570 ns; Loc. = LC_X8_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.319 ns) 7.375 ns F1_readADC_multimodes:inst2\|Mux15 8 COMB LC_X8_Y4_N4 1 " "Info: 8: + IC(0.486 ns) + CELL(0.319 ns) = 7.375 ns; Loc. = LC_X8_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.125 ns) 7.834 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X8_Y4_N5 1 " "Info: 9: + IC(0.334 ns) + CELL(0.125 ns) = 7.834 ns; Loc. = LC_X8_Y4_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 8.626 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X8_Y4_N9 13 " "Info: 10: + IC(0.473 ns) + CELL(0.319 ns) = 8.626 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.574 ns) 10.784 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 11 REG LC_X12_Y2_N1 2 " "Info: 11: + IC(1.584 ns) + CELL(0.574 ns) = 10.784 ns; Loc. = LC_X12_Y2_N1; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.158 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.377 ns ( 31.31 % ) " "Info: Total cell delay = 3.377 ns ( 31.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.407 ns ( 68.69 % ) " "Info: Total interconnect delay = 7.407 ns ( 68.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.784 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.784 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.468ns 0.497ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.012 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.467ns 1.137ns 0.430ns } { 0.000ns 0.708ns 0.125ns 0.571ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.784 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.784 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.468ns 0.497ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.670ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.012 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.467ns 1.137ns 0.430ns } { 0.000ns 0.708ns 0.125ns 0.571ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.784 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.784 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.468ns 0.497ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[0\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 62.03 MHz 16.12 ns Internal " "Info: Clock \"SR\[0\]\" has Internal fmax of 62.03 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 16.12 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.845 ns + Longest register register " "Info: + Longest register to register delay is 1.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X12_Y2_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y2_N1; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.175 ns) 1.845 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X8_Y4_N6 2 " "Info: 2: + IC(1.670 ns) + CELL(0.175 ns) = 1.845 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 9.49 % ) " "Info: Total cell delay = 0.175 ns ( 9.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.670 ns ( 90.51 % ) " "Info: Total interconnect delay = 1.670 ns ( 90.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.670ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.772 ns - Smallest " "Info: - Smallest clock skew is -5.772 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 5.200 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[0\]\" to destination register is 5.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_105 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_105; Fanout = 15; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.462 ns) 2.488 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N2 12 " "Info: 2: + IC(1.318 ns) + CELL(0.462 ns) = 2.488 ns; Loc. = LC_X8_Y6_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.571 ns) 4.196 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N9 13 " "Info: 3: + IC(1.137 ns) + CELL(0.571 ns) = 4.196 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.574 ns) 5.200 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X8_Y4_N6 2 " "Info: 4: + IC(0.430 ns) + CELL(0.574 ns) = 5.200 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 44.52 % ) " "Info: Total cell delay = 2.315 ns ( 44.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.885 ns ( 55.48 % ) " "Info: Total interconnect delay = 2.885 ns ( 55.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.200 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.318ns 1.137ns 0.430ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 10.972 ns - Longest register " "Info: - Longest clock path from clock \"SR\[0\]\" to source register is 10.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_105 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_105; Fanout = 15; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.462 ns) 2.489 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X8_Y6_N0 2 " "Info: 2: + IC(1.319 ns) + CELL(0.462 ns) = 2.489 ns; Loc. = LC_X8_Y6_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.319 ns) 3.305 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X8_Y6_N3 3 " "Info: 3: + IC(0.497 ns) + CELL(0.319 ns) = 3.305 ns; Loc. = LC_X8_Y6_N3; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 3.900 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X8_Y6_N6 1 " "Info: 4: + IC(0.470 ns) + CELL(0.125 ns) = 3.900 ns; Loc. = LC_X8_Y6_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.319 ns) 5.371 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X8_Y4_N0 1 " "Info: 5: + IC(1.152 ns) + CELL(0.319 ns) = 5.371 ns; Loc. = LC_X8_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.319 ns) 6.175 ns F1_readADC_multimodes:inst2\|Mux15~2 6 COMB LC_X8_Y4_N2 3 " "Info: 6: + IC(0.485 ns) + CELL(0.319 ns) = 6.175 ns; Loc. = LC_X8_Y4_N2; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 6.758 ns F1_readADC_multimodes:inst2\|Mux15~3 7 COMB LC_X8_Y4_N7 1 " "Info: 7: + IC(0.458 ns) + CELL(0.125 ns) = 6.758 ns; Loc. = LC_X8_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.319 ns) 7.563 ns F1_readADC_multimodes:inst2\|Mux15 8 COMB LC_X8_Y4_N4 1 " "Info: 8: + IC(0.486 ns) + CELL(0.319 ns) = 7.563 ns; Loc. = LC_X8_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.125 ns) 8.022 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X8_Y4_N5 1 " "Info: 9: + IC(0.334 ns) + CELL(0.125 ns) = 8.022 ns; Loc. = LC_X8_Y4_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 8.814 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X8_Y4_N9 13 " "Info: 10: + IC(0.473 ns) + CELL(0.319 ns) = 8.814 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.574 ns) 10.972 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 11 REG LC_X12_Y2_N1 2 " "Info: 11: + IC(1.584 ns) + CELL(0.574 ns) = 10.972 ns; Loc. = LC_X12_Y2_N1; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.158 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.714 ns ( 33.85 % ) " "Info: Total cell delay = 3.714 ns ( 33.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.258 ns ( 66.15 % ) " "Info: Total interconnect delay = 7.258 ns ( 66.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.972 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.972 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.319ns 0.497ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.200 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.318ns 1.137ns 0.430ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.972 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.972 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.319ns 0.497ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.670ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.200 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.318ns 1.137ns 0.430ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.972 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.972 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.319ns 0.497ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register F20_EmulateADC:inst1\|BUSY_on register F20_EmulateADC:inst1\|Busy_count\[5\] 81.62 MHz 12.252 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 81.62 MHz between source register \"F20_EmulateADC:inst1\|BUSY_on\" and destination register \"F20_EmulateADC:inst1\|Busy_count\[5\]\" (period= 12.252 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.672 ns + Longest register register " "Info: + Longest register to register delay is 1.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|BUSY_on 1 REG LC_X12_Y3_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y3_N9; Fanout = 10; REG Node = 'F20_EmulateADC:inst1\|BUSY_on'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|BUSY_on } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(1.100 ns) 1.672 ns F20_EmulateADC:inst1\|Busy_count\[5\] 2 REG LC_X12_Y3_N6 2 " "Info: 2: + IC(0.572 ns) + CELL(1.100 ns) = 1.672 ns; Loc. = LC_X12_Y3_N6; Fanout = 2; REG Node = 'F20_EmulateADC:inst1\|Busy_count\[5\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { F20_EmulateADC:inst1|BUSY_on F20_EmulateADC:inst1|Busy_count[5] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.100 ns ( 65.79 % ) " "Info: Total cell delay = 1.100 ns ( 65.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.572 ns ( 34.21 % ) " "Info: Total interconnect delay = 0.572 ns ( 34.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { F20_EmulateADC:inst1|BUSY_on F20_EmulateADC:inst1|Busy_count[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.672 ns" { F20_EmulateADC:inst1|BUSY_on {} F20_EmulateADC:inst1|Busy_count[5] {} } { 0.000ns 0.572ns } { 0.000ns 1.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.137 ns - Smallest " "Info: - Smallest clock skew is -10.137 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 2.302 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns F20_EmulateADC:inst1\|Busy_count\[5\] 2 REG LC_X12_Y3_N6 2 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X12_Y3_N6; Fanout = 2; REG Node = 'F20_EmulateADC:inst1\|Busy_count\[5\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { MCLK F20_EmulateADC:inst1|Busy_count[5] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { MCLK F20_EmulateADC:inst1|Busy_count[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { MCLK {} MCLK~combout {} F20_EmulateADC:inst1|Busy_count[5] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 12.439 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 12.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.809 ns) 2.537 ns F1_readADC_multimodes:inst2\|MCLK_divider\[5\] 2 REG LC_X10_Y6_N8 8 " "Info: 2: + IC(1.001 ns) + CELL(0.809 ns) = 2.537 ns; Loc. = LC_X10_Y6_N8; Fanout = 8; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_divider\[5\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[5] } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.462 ns) 4.141 ns F1_readADC_multimodes:inst2\|Mux8~4 3 COMB LC_X11_Y6_N8 1 " "Info: 3: + IC(1.142 ns) + CELL(0.462 ns) = 4.141 ns; Loc. = LC_X11_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { F1_readADC_multimodes:inst2|MCLK_divider[5] F1_readADC_multimodes:inst2|Mux8~4 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.125 ns) 5.271 ns F1_readADC_multimodes:inst2\|Mux8~5 4 COMB LC_X12_Y6_N4 1 " "Info: 4: + IC(1.005 ns) + CELL(0.125 ns) = 5.271 ns; Loc. = LC_X12_Y6_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { F1_readADC_multimodes:inst2|Mux8~4 F1_readADC_multimodes:inst2|Mux8~5 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.319 ns) 6.075 ns F1_readADC_multimodes:inst2\|Mux8 5 COMB LC_X12_Y6_N8 1 " "Info: 5: + IC(0.485 ns) + CELL(0.319 ns) = 6.075 ns; Loc. = LC_X12_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.319 ns) 7.900 ns F1_readADC_multimodes:inst2\|nFS 6 COMB LC_X5_Y6_N8 11 " "Info: 6: + IC(1.506 ns) + CELL(0.319 ns) = 7.900 ns; Loc. = LC_X5_Y6_N8; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.809 ns) 10.538 ns F1_readADC_multimodes:inst2\|CNVA 7 REG LC_X12_Y5_N8 12 " "Info: 7: + IC(1.829 ns) + CELL(0.809 ns) = 10.538 ns; Loc. = LC_X12_Y5_N8; Fanout = 12; REG Node = 'F1_readADC_multimodes:inst2\|CNVA'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|CNVA } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.574 ns) 12.439 ns F20_EmulateADC:inst1\|BUSY_on 8 REG LC_X12_Y3_N9 10 " "Info: 8: + IC(1.327 ns) + CELL(0.574 ns) = 12.439 ns; Loc. = LC_X12_Y3_N9; Fanout = 10; REG Node = 'F20_EmulateADC:inst1\|BUSY_on'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { F1_readADC_multimodes:inst2|CNVA F20_EmulateADC:inst1|BUSY_on } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.144 ns ( 33.31 % ) " "Info: Total cell delay = 4.144 ns ( 33.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.295 ns ( 66.69 % ) " "Info: Total interconnect delay = 8.295 ns ( 66.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.439 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[5] F1_readADC_multimodes:inst2|Mux8~4 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|CNVA F20_EmulateADC:inst1|BUSY_on } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.439 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[5] {} F1_readADC_multimodes:inst2|Mux8~4 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|CNVA {} F20_EmulateADC:inst1|BUSY_on {} } { 0.000ns 0.000ns 1.001ns 1.142ns 1.005ns 0.485ns 1.506ns 1.829ns 1.327ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.125ns 0.319ns 0.319ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { MCLK F20_EmulateADC:inst1|Busy_count[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { MCLK {} MCLK~combout {} F20_EmulateADC:inst1|Busy_count[5] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.439 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[5] F1_readADC_multimodes:inst2|Mux8~4 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|CNVA F20_EmulateADC:inst1|BUSY_on } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.439 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[5] {} F1_readADC_multimodes:inst2|Mux8~4 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|CNVA {} F20_EmulateADC:inst1|BUSY_on {} } { 0.000ns 0.000ns 1.001ns 1.142ns 1.005ns 0.485ns 1.506ns 1.829ns 1.327ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.125ns 0.319ns 0.319ns 0.809ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 72 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 78 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { F20_EmulateADC:inst1|BUSY_on F20_EmulateADC:inst1|Busy_count[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.672 ns" { F20_EmulateADC:inst1|BUSY_on {} F20_EmulateADC:inst1|Busy_count[5] {} } { 0.000ns 0.572ns } { 0.000ns 1.100ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { MCLK F20_EmulateADC:inst1|Busy_count[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { MCLK {} MCLK~combout {} F20_EmulateADC:inst1|Busy_count[5] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.439 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[5] F1_readADC_multimodes:inst2|Mux8~4 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|CNVA F20_EmulateADC:inst1|BUSY_on } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.439 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[5] {} F1_readADC_multimodes:inst2|Mux8~4 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|CNVA {} F20_EmulateADC:inst1|BUSY_on {} } { 0.000ns 0.000ns 1.001ns 1.142ns 1.005ns 0.485ns 1.506ns 1.829ns 1.327ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.125ns 0.319ns 0.319ns 0.809ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[1\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 62.03 MHz 16.122 ns Internal " "Info: Clock \"AVG\[1\]\" has Internal fmax of 62.03 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 16.122 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.845 ns + Longest register register " "Info: + Longest register to register delay is 1.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X12_Y2_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y2_N1; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.175 ns) 1.845 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X8_Y4_N6 2 " "Info: 2: + IC(1.670 ns) + CELL(0.175 ns) = 1.845 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 9.49 % ) " "Info: Total cell delay = 0.175 ns ( 9.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.670 ns ( 90.51 % ) " "Info: Total interconnect delay = 1.670 ns ( 90.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.670ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.773 ns - Smallest " "Info: - Smallest clock skew is -5.773 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 5.566 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[1\]\" to destination register is 5.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_138 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_138; Fanout = 17; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.319 ns) 2.854 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N2 12 " "Info: 2: + IC(1.827 ns) + CELL(0.319 ns) = 2.854 ns; Loc. = LC_X8_Y6_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.571 ns) 4.562 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N9 13 " "Info: 3: + IC(1.137 ns) + CELL(0.571 ns) = 4.562 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.574 ns) 5.566 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X8_Y4_N6 2 " "Info: 4: + IC(0.430 ns) + CELL(0.574 ns) = 5.566 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.172 ns ( 39.02 % ) " "Info: Total cell delay = 2.172 ns ( 39.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.394 ns ( 60.98 % ) " "Info: Total interconnect delay = 3.394 ns ( 60.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.566 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.566 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.827ns 1.137ns 0.430ns } { 0.000ns 0.708ns 0.319ns 0.571ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 11.339 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[1\]\" to source register is 11.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_138 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_138; Fanout = 17; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.319 ns) 2.856 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X8_Y6_N0 2 " "Info: 2: + IC(1.829 ns) + CELL(0.319 ns) = 2.856 ns; Loc. = LC_X8_Y6_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.319 ns) 3.672 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X8_Y6_N3 3 " "Info: 3: + IC(0.497 ns) + CELL(0.319 ns) = 3.672 ns; Loc. = LC_X8_Y6_N3; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 4.267 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X8_Y6_N6 1 " "Info: 4: + IC(0.470 ns) + CELL(0.125 ns) = 4.267 ns; Loc. = LC_X8_Y6_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.319 ns) 5.738 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X8_Y4_N0 1 " "Info: 5: + IC(1.152 ns) + CELL(0.319 ns) = 5.738 ns; Loc. = LC_X8_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.319 ns) 6.542 ns F1_readADC_multimodes:inst2\|Mux15~2 6 COMB LC_X8_Y4_N2 3 " "Info: 6: + IC(0.485 ns) + CELL(0.319 ns) = 6.542 ns; Loc. = LC_X8_Y4_N2; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 7.125 ns F1_readADC_multimodes:inst2\|Mux15~3 7 COMB LC_X8_Y4_N7 1 " "Info: 7: + IC(0.458 ns) + CELL(0.125 ns) = 7.125 ns; Loc. = LC_X8_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.319 ns) 7.930 ns F1_readADC_multimodes:inst2\|Mux15 8 COMB LC_X8_Y4_N4 1 " "Info: 8: + IC(0.486 ns) + CELL(0.319 ns) = 7.930 ns; Loc. = LC_X8_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.125 ns) 8.389 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X8_Y4_N5 1 " "Info: 9: + IC(0.334 ns) + CELL(0.125 ns) = 8.389 ns; Loc. = LC_X8_Y4_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 9.181 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X8_Y4_N9 13 " "Info: 10: + IC(0.473 ns) + CELL(0.319 ns) = 9.181 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.574 ns) 11.339 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 11 REG LC_X12_Y2_N1 2 " "Info: 11: + IC(1.584 ns) + CELL(0.574 ns) = 11.339 ns; Loc. = LC_X12_Y2_N1; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.158 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.571 ns ( 31.49 % ) " "Info: Total cell delay = 3.571 ns ( 31.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.768 ns ( 68.51 % ) " "Info: Total interconnect delay = 7.768 ns ( 68.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.339 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.339 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.829ns 0.497ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.566 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.566 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.827ns 1.137ns 0.430ns } { 0.000ns 0.708ns 0.319ns 0.571ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.339 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.339 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.829ns 0.497ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.670ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.566 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.566 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.827ns 1.137ns 0.430ns } { 0.000ns 0.708ns 0.319ns 0.571ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.339 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.339 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.829ns 0.497ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[1\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 62.03 MHz 16.12 ns Internal " "Info: Clock \"SR\[1\]\" has Internal fmax of 62.03 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 16.12 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.845 ns + Longest register register " "Info: + Longest register to register delay is 1.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X12_Y2_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y2_N1; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.175 ns) 1.845 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X8_Y4_N6 2 " "Info: 2: + IC(1.670 ns) + CELL(0.175 ns) = 1.845 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 9.49 % ) " "Info: Total cell delay = 0.175 ns ( 9.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.670 ns ( 90.51 % ) " "Info: Total interconnect delay = 1.670 ns ( 90.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.670ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.772 ns - Smallest " "Info: - Smallest clock skew is -5.772 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 5.374 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[1\]\" to destination register is 5.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_103 13 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_103; Fanout = 13; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.571 ns) 2.662 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N2 12 " "Info: 2: + IC(1.383 ns) + CELL(0.571 ns) = 2.662 ns; Loc. = LC_X8_Y6_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.571 ns) 4.370 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N9 13 " "Info: 3: + IC(1.137 ns) + CELL(0.571 ns) = 4.370 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.574 ns) 5.374 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X8_Y4_N6 2 " "Info: 4: + IC(0.430 ns) + CELL(0.574 ns) = 5.374 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.424 ns ( 45.11 % ) " "Info: Total cell delay = 2.424 ns ( 45.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.950 ns ( 54.89 % ) " "Info: Total interconnect delay = 2.950 ns ( 54.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.374 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.383ns 1.137ns 0.430ns } { 0.000ns 0.708ns 0.571ns 0.571ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 11.146 ns - Longest register " "Info: - Longest clock path from clock \"SR\[1\]\" to source register is 11.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_103 13 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_103; Fanout = 13; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.571 ns) 2.663 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X8_Y6_N0 2 " "Info: 2: + IC(1.384 ns) + CELL(0.571 ns) = 2.663 ns; Loc. = LC_X8_Y6_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.319 ns) 3.479 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X8_Y6_N3 3 " "Info: 3: + IC(0.497 ns) + CELL(0.319 ns) = 3.479 ns; Loc. = LC_X8_Y6_N3; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 4.074 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X8_Y6_N6 1 " "Info: 4: + IC(0.470 ns) + CELL(0.125 ns) = 4.074 ns; Loc. = LC_X8_Y6_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.319 ns) 5.545 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X8_Y4_N0 1 " "Info: 5: + IC(1.152 ns) + CELL(0.319 ns) = 5.545 ns; Loc. = LC_X8_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.319 ns) 6.349 ns F1_readADC_multimodes:inst2\|Mux15~2 6 COMB LC_X8_Y4_N2 3 " "Info: 6: + IC(0.485 ns) + CELL(0.319 ns) = 6.349 ns; Loc. = LC_X8_Y4_N2; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 6.932 ns F1_readADC_multimodes:inst2\|Mux15~3 7 COMB LC_X8_Y4_N7 1 " "Info: 7: + IC(0.458 ns) + CELL(0.125 ns) = 6.932 ns; Loc. = LC_X8_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.319 ns) 7.737 ns F1_readADC_multimodes:inst2\|Mux15 8 COMB LC_X8_Y4_N4 1 " "Info: 8: + IC(0.486 ns) + CELL(0.319 ns) = 7.737 ns; Loc. = LC_X8_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.125 ns) 8.196 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X8_Y4_N5 1 " "Info: 9: + IC(0.334 ns) + CELL(0.125 ns) = 8.196 ns; Loc. = LC_X8_Y4_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 8.988 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X8_Y4_N9 13 " "Info: 10: + IC(0.473 ns) + CELL(0.319 ns) = 8.988 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.574 ns) 11.146 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 11 REG LC_X12_Y2_N1 2 " "Info: 11: + IC(1.584 ns) + CELL(0.574 ns) = 11.146 ns; Loc. = LC_X12_Y2_N1; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.158 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.823 ns ( 34.30 % ) " "Info: Total cell delay = 3.823 ns ( 34.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.323 ns ( 65.70 % ) " "Info: Total interconnect delay = 7.323 ns ( 65.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.146 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.146 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.384ns 0.497ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.374 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.383ns 1.137ns 0.430ns } { 0.000ns 0.708ns 0.571ns 0.571ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.146 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.146 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.384ns 0.497ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.670ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.374 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.383ns 1.137ns 0.430ns } { 0.000ns 0.708ns 0.571ns 0.571ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.146 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.146 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.384ns 0.497ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[2\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 56.91 MHz 17.572 ns Internal " "Info: Clock \"AVG\[2\]\" has Internal fmax of 56.91 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 17.572 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.845 ns + Longest register register " "Info: + Longest register to register delay is 1.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X12_Y2_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y2_N1; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.175 ns) 1.845 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X8_Y4_N6 2 " "Info: 2: + IC(1.670 ns) + CELL(0.175 ns) = 1.845 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 9.49 % ) " "Info: Total cell delay = 0.175 ns ( 9.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.670 ns ( 90.51 % ) " "Info: Total interconnect delay = 1.670 ns ( 90.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.670ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.498 ns - Smallest " "Info: - Smallest clock skew is -6.498 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 3.925 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[2\]\" to destination register is 3.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_49 34 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_49; Fanout = 34; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.751 ns) + CELL(0.462 ns) 2.921 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X8_Y4_N9 13 " "Info: 2: + IC(1.751 ns) + CELL(0.462 ns) = 2.921 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.213 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.574 ns) 3.925 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 3 REG LC_X8_Y4_N6 2 " "Info: 3: + IC(0.430 ns) + CELL(0.574 ns) = 3.925 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.744 ns ( 44.43 % ) " "Info: Total cell delay = 1.744 ns ( 44.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.181 ns ( 55.57 % ) " "Info: Total interconnect delay = 2.181 ns ( 55.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.925 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.925 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.751ns 0.430ns } { 0.000ns 0.708ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 10.423 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[2\]\" to source register is 10.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_49 34 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_49; Fanout = 34; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(0.125 ns) 2.890 ns F1_readADC_multimodes:inst2\|Equal0~0 2 COMB LC_X9_Y4_N8 9 " "Info: 2: + IC(2.057 ns) + CELL(0.125 ns) = 2.890 ns; Loc. = LC_X9_Y4_N8; Fanout = 9; COMB Node = 'F1_readADC_multimodes:inst2\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.462 ns) 4.560 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~0 3 COMB LC_X8_Y6_N4 1 " "Info: 3: + IC(1.208 ns) + CELL(0.462 ns) = 4.560 ns; Loc. = LC_X8_Y6_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~0 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 5.352 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~0 4 COMB LC_X8_Y6_N8 2 " "Info: 4: + IC(0.473 ns) + CELL(0.319 ns) = 5.352 ns; Loc. = LC_X8_Y6_N8; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~0 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[3]~0 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.462 ns) 7.014 ns F1_readADC_multimodes:inst2\|Mux15 5 COMB LC_X8_Y4_N4 1 " "Info: 5: + IC(1.200 ns) + CELL(0.462 ns) = 7.014 ns; Loc. = LC_X8_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[3]~0 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.125 ns) 7.473 ns F1_readADC_multimodes:inst2\|ReadCLK~0 6 COMB LC_X8_Y4_N5 1 " "Info: 6: + IC(0.334 ns) + CELL(0.125 ns) = 7.473 ns; Loc. = LC_X8_Y4_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 8.265 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 7 COMB LC_X8_Y4_N9 13 " "Info: 7: + IC(0.473 ns) + CELL(0.319 ns) = 8.265 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.574 ns) 10.423 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 8 REG LC_X12_Y2_N1 2 " "Info: 8: + IC(1.584 ns) + CELL(0.574 ns) = 10.423 ns; Loc. = LC_X12_Y2_N1; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.158 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.094 ns ( 29.68 % ) " "Info: Total cell delay = 3.094 ns ( 29.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.329 ns ( 70.32 % ) " "Info: Total interconnect delay = 7.329 ns ( 70.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.423 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~0 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[3]~0 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.423 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~0 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[3]~0 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.057ns 1.208ns 0.473ns 1.200ns 0.334ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.319ns 0.462ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.925 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.925 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.751ns 0.430ns } { 0.000ns 0.708ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.423 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~0 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[3]~0 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.423 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~0 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[3]~0 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.057ns 1.208ns 0.473ns 1.200ns 0.334ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.319ns 0.462ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.670ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.925 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.925 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.751ns 0.430ns } { 0.000ns 0.708ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.423 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~0 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[3]~0 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.423 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~0 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[3]~0 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.057ns 1.208ns 0.473ns 1.200ns 0.334ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.319ns 0.462ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AQMODE register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 145.26 MHz 6.884 ns Internal " "Info: Clock \"AQMODE\" has Internal fmax of 145.26 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 6.884 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.845 ns + Longest register register " "Info: + Longest register to register delay is 1.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X12_Y2_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y2_N1; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.175 ns) 1.845 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X8_Y4_N6 2 " "Info: 2: + IC(1.670 ns) + CELL(0.175 ns) = 1.845 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 9.49 % ) " "Info: Total cell delay = 0.175 ns ( 9.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.670 ns ( 90.51 % ) " "Info: Total interconnect delay = 1.670 ns ( 90.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.670ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.154 ns - Smallest " "Info: - Smallest clock skew is -1.154 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE destination 4.702 ns + Shortest register " "Info: + Shortest clock path from clock \"AQMODE\" to destination register is 4.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 CLK PIN_43 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_43; Fanout = 15; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.462 ns) 2.906 ns F1_readADC_multimodes:inst2\|ReadCLK~0 2 COMB LC_X8_Y4_N5 1 " "Info: 2: + IC(1.736 ns) + CELL(0.462 ns) = 2.906 ns; Loc. = LC_X8_Y4_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 3.698 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N9 13 " "Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.698 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.574 ns) 4.702 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X8_Y4_N6 2 " "Info: 4: + IC(0.430 ns) + CELL(0.574 ns) = 4.702 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.063 ns ( 43.87 % ) " "Info: Total cell delay = 2.063 ns ( 43.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.639 ns ( 56.13 % ) " "Info: Total interconnect delay = 2.639 ns ( 56.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.702 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.736ns 0.473ns 0.430ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE source 5.856 ns - Longest register " "Info: - Longest clock path from clock \"AQMODE\" to source register is 5.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 CLK PIN_43 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_43; Fanout = 15; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.462 ns) 2.906 ns F1_readADC_multimodes:inst2\|ReadCLK~0 2 COMB LC_X8_Y4_N5 1 " "Info: 2: + IC(1.736 ns) + CELL(0.462 ns) = 2.906 ns; Loc. = LC_X8_Y4_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 3.698 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N9 13 " "Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.698 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.574 ns) 5.856 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 4 REG LC_X12_Y2_N1 2 " "Info: 4: + IC(1.584 ns) + CELL(0.574 ns) = 5.856 ns; Loc. = LC_X12_Y2_N1; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.158 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.063 ns ( 35.23 % ) " "Info: Total cell delay = 2.063 ns ( 35.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.793 ns ( 64.77 % ) " "Info: Total interconnect delay = 3.793 ns ( 64.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.856 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.856 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.736ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.702 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.736ns 0.473ns 0.430ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.856 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.856 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.736ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.845 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.670ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.702 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.736ns 0.473ns 0.430ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.856 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.856 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.736ns 0.473ns 1.584ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[2\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SR\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[18\] F20_EmulateADC:inst1\|SRDATA\[19\] SR\[2\] 5.214 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[18\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[19\]\" for clock \"SR\[2\]\" (Hold time is 5.214 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.239 ns + Largest " "Info: + Largest clock skew is 6.239 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 13.025 ns + Longest register " "Info: + Longest clock path from clock \"SR\[2\]\" to destination register is 13.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_104 16 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_104; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.571 ns) 2.563 ns F1_readADC_multimodes:inst2\|Add3~2 2 COMB LC_X8_Y6_N3 3 " "Info: 2: + IC(1.284 ns) + CELL(0.571 ns) = 2.563 ns; Loc. = LC_X8_Y6_N3; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 3.158 ns F1_readADC_multimodes:inst2\|Add2~1 3 COMB LC_X8_Y6_N6 1 " "Info: 3: + IC(0.470 ns) + CELL(0.125 ns) = 3.158 ns; Loc. = LC_X8_Y6_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.319 ns) 4.629 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 4 COMB LC_X8_Y4_N0 1 " "Info: 4: + IC(1.152 ns) + CELL(0.319 ns) = 4.629 ns; Loc. = LC_X8_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.319 ns) 5.433 ns F1_readADC_multimodes:inst2\|Mux15~2 5 COMB LC_X8_Y4_N2 3 " "Info: 5: + IC(0.485 ns) + CELL(0.319 ns) = 5.433 ns; Loc. = LC_X8_Y4_N2; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 6.016 ns F1_readADC_multimodes:inst2\|Mux15~3 6 COMB LC_X8_Y4_N7 1 " "Info: 6: + IC(0.458 ns) + CELL(0.125 ns) = 6.016 ns; Loc. = LC_X8_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.319 ns) 6.821 ns F1_readADC_multimodes:inst2\|Mux15 7 COMB LC_X8_Y4_N4 1 " "Info: 7: + IC(0.486 ns) + CELL(0.319 ns) = 6.821 ns; Loc. = LC_X8_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.125 ns) 7.280 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X8_Y4_N5 1 " "Info: 8: + IC(0.334 ns) + CELL(0.125 ns) = 7.280 ns; Loc. = LC_X8_Y4_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 8.072 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X8_Y4_N9 13 " "Info: 9: + IC(0.473 ns) + CELL(0.319 ns) = 8.072 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.809 ns) 9.311 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 10 REG LC_X8_Y4_N8 2 " "Info: 10: + IC(0.430 ns) + CELL(0.809 ns) = 9.311 ns; Loc. = LC_X8_Y4_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 9.683 ns F1_readADC_multimodes:inst2\|SCKL 11 COMB LC_X8_Y4_N8 42 " "Info: 11: + IC(0.000 ns) + CELL(0.372 ns) = 9.683 ns; Loc. = LC_X8_Y4_N8; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.768 ns) + CELL(0.574 ns) 13.025 ns F20_EmulateADC:inst1\|SRDATA\[19\] 12 REG LC_X9_Y7_N7 1 " "Info: 12: + IC(2.768 ns) + CELL(0.574 ns) = 13.025 ns; Loc. = LC_X9_Y7_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[19\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.685 ns ( 35.97 % ) " "Info: Total cell delay = 4.685 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.340 ns ( 64.03 % ) " "Info: Total interconnect delay = 8.340 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.025 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.025 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.000ns 1.284ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 0.430ns 0.000ns 2.768ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 6.786 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[2\]\" to source register is 6.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_104 16 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_104; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.691 ns) + CELL(0.125 ns) 2.524 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X8_Y4_N9 13 " "Info: 2: + IC(1.691 ns) + CELL(0.125 ns) = 2.524 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.462 ns) 3.444 ns F1_readADC_multimodes:inst2\|SCKL 3 COMB LC_X8_Y4_N8 42 " "Info: 3: + IC(0.458 ns) + CELL(0.462 ns) = 3.444 ns; Loc. = LC_X8_Y4_N8; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.768 ns) + CELL(0.574 ns) 6.786 ns F20_EmulateADC:inst1\|SRDATA\[18\] 4 REG LC_X9_Y7_N9 1 " "Info: 4: + IC(2.768 ns) + CELL(0.574 ns) = 6.786 ns; Loc. = LC_X9_Y7_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.869 ns ( 27.54 % ) " "Info: Total cell delay = 1.869 ns ( 27.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.917 ns ( 72.46 % ) " "Info: Total interconnect delay = 4.917 ns ( 72.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.786 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.786 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.691ns 0.458ns 2.768ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.025 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.025 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.000ns 1.284ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 0.430ns 0.000ns 2.768ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.786 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.786 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.691ns 0.458ns 2.768ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.928 ns - Shortest register register " "Info: - Shortest register to register delay is 0.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[18\] 1 REG LC_X9_Y7_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.369 ns) 0.928 ns F20_EmulateADC:inst1\|SRDATA\[19\] 2 REG LC_X9_Y7_N7 1 " "Info: 2: + IC(0.559 ns) + CELL(0.369 ns) = 0.928 ns; Loc. = LC_X9_Y7_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[19\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.76 % ) " "Info: Total cell delay = 0.369 ns ( 39.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.559 ns ( 60.24 % ) " "Info: Total interconnect delay = 0.559 ns ( 60.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.559ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.025 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.025 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.000ns 1.284ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 0.430ns 0.000ns 2.768ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.786 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.786 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.691ns 0.458ns 2.768ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.559ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[0\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"AVG\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[18\] F20_EmulateADC:inst1\|SRDATA\[19\] AVG\[0\] 5.028 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[18\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[19\]\" for clock \"AVG\[0\]\" (Hold time is 5.028 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.053 ns + Largest " "Info: + Largest clock skew is 6.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 14.323 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[0\]\" to destination register is 14.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_124 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_124; Fanout = 15; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.808 ns) + CELL(0.125 ns) 2.641 ns F1_readADC_multimodes:inst2\|Add0~4 2 COMB LC_X10_Y6_N2 9 " "Info: 2: + IC(1.808 ns) + CELL(0.125 ns) = 2.641 ns; Loc. = LC_X10_Y6_N2; Fanout = 9; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~4 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.125 ns) 3.554 ns F1_readADC_multimodes:inst2\|Mux8~3 3 COMB LC_X11_Y6_N9 1 " "Info: 3: + IC(0.788 ns) + CELL(0.125 ns) = 3.554 ns; Loc. = LC_X11_Y6_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux8~3 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.571 ns) 4.813 ns F1_readADC_multimodes:inst2\|Mux8~5 4 COMB LC_X12_Y6_N4 1 " "Info: 4: + IC(0.688 ns) + CELL(0.571 ns) = 4.813 ns; Loc. = LC_X12_Y6_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { F1_readADC_multimodes:inst2|Mux8~3 F1_readADC_multimodes:inst2|Mux8~5 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.319 ns) 5.617 ns F1_readADC_multimodes:inst2\|Mux8 5 COMB LC_X12_Y6_N8 1 " "Info: 5: + IC(0.485 ns) + CELL(0.319 ns) = 5.617 ns; Loc. = LC_X12_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.319 ns) 7.442 ns F1_readADC_multimodes:inst2\|nFS 6 COMB LC_X5_Y6_N8 11 " "Info: 6: + IC(1.506 ns) + CELL(0.319 ns) = 7.442 ns; Loc. = LC_X5_Y6_N8; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.809 ns) 9.704 ns F1_readADC_multimodes:inst2\|AVGen_SCK 7 REG LC_X7_Y5_N7 2 " "Info: 7: + IC(1.453 ns) + CELL(0.809 ns) = 9.704 ns; Loc. = LC_X7_Y5_N7; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.125 ns) 10.981 ns F1_readADC_multimodes:inst2\|SCKL 8 COMB LC_X8_Y4_N8 42 " "Info: 8: + IC(1.152 ns) + CELL(0.125 ns) = 10.981 ns; Loc. = LC_X8_Y4_N8; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.768 ns) + CELL(0.574 ns) 14.323 ns F20_EmulateADC:inst1\|SRDATA\[19\] 9 REG LC_X9_Y7_N7 1 " "Info: 9: + IC(2.768 ns) + CELL(0.574 ns) = 14.323 ns; Loc. = LC_X9_Y7_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[19\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.675 ns ( 25.66 % ) " "Info: Total cell delay = 3.675 ns ( 25.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.648 ns ( 74.34 % ) " "Info: Total interconnect delay = 10.648 ns ( 74.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.323 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux8~3 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.323 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~4 {} F1_readADC_multimodes:inst2|Mux8~3 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.000ns 1.808ns 0.788ns 0.688ns 0.485ns 1.506ns 1.453ns 1.152ns 2.768ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.571ns 0.319ns 0.319ns 0.809ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 8.270 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[0\]\" to source register is 8.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_124 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_124; Fanout = 15; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.125 ns) 2.300 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N2 12 " "Info: 2: + IC(1.467 ns) + CELL(0.125 ns) = 2.300 ns; Loc. = LC_X8_Y6_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.571 ns) 4.008 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N9 13 " "Info: 3: + IC(1.137 ns) + CELL(0.571 ns) = 4.008 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.462 ns) 4.928 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X8_Y4_N8 42 " "Info: 4: + IC(0.458 ns) + CELL(0.462 ns) = 4.928 ns; Loc. = LC_X8_Y4_N8; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.768 ns) + CELL(0.574 ns) 8.270 ns F20_EmulateADC:inst1\|SRDATA\[18\] 5 REG LC_X9_Y7_N9 1 " "Info: 5: + IC(2.768 ns) + CELL(0.574 ns) = 8.270 ns; Loc. = LC_X9_Y7_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.440 ns ( 29.50 % ) " "Info: Total cell delay = 2.440 ns ( 29.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.830 ns ( 70.50 % ) " "Info: Total interconnect delay = 5.830 ns ( 70.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.270 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.270 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.467ns 1.137ns 0.458ns 2.768ns } { 0.000ns 0.708ns 0.125ns 0.571ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.323 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux8~3 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.323 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~4 {} F1_readADC_multimodes:inst2|Mux8~3 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.000ns 1.808ns 0.788ns 0.688ns 0.485ns 1.506ns 1.453ns 1.152ns 2.768ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.571ns 0.319ns 0.319ns 0.809ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.270 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.270 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.467ns 1.137ns 0.458ns 2.768ns } { 0.000ns 0.708ns 0.125ns 0.571ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.928 ns - Shortest register register " "Info: - Shortest register to register delay is 0.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[18\] 1 REG LC_X9_Y7_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.369 ns) 0.928 ns F20_EmulateADC:inst1\|SRDATA\[19\] 2 REG LC_X9_Y7_N7 1 " "Info: 2: + IC(0.559 ns) + CELL(0.369 ns) = 0.928 ns; Loc. = LC_X9_Y7_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[19\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.76 % ) " "Info: Total cell delay = 0.369 ns ( 39.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.559 ns ( 60.24 % ) " "Info: Total interconnect delay = 0.559 ns ( 60.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.559ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.323 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux8~3 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.323 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~4 {} F1_readADC_multimodes:inst2|Mux8~3 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.000ns 1.808ns 0.788ns 0.688ns 0.485ns 1.506ns 1.453ns 1.152ns 2.768ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.571ns 0.319ns 0.319ns 0.809ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.270 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.270 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.467ns 1.137ns 0.458ns 2.768ns } { 0.000ns 0.708ns 0.125ns 0.571ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.559ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[0\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SR\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[18\] F20_EmulateADC:inst1\|SRDATA\[19\] SR\[0\] 4.507 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[18\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[19\]\" for clock \"SR\[0\]\" (Hold time is 4.507 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.532 ns + Largest " "Info: + Largest clock skew is 5.532 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 13.990 ns + Longest register " "Info: + Longest clock path from clock \"SR\[0\]\" to destination register is 13.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_105 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_105; Fanout = 15; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.319 ns) 2.308 ns F1_readADC_multimodes:inst2\|Add0~4 2 COMB LC_X10_Y6_N2 9 " "Info: 2: + IC(1.281 ns) + CELL(0.319 ns) = 2.308 ns; Loc. = LC_X10_Y6_N2; Fanout = 9; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~4 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.125 ns) 3.221 ns F1_readADC_multimodes:inst2\|Mux8~3 3 COMB LC_X11_Y6_N9 1 " "Info: 3: + IC(0.788 ns) + CELL(0.125 ns) = 3.221 ns; Loc. = LC_X11_Y6_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux8~3 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.571 ns) 4.480 ns F1_readADC_multimodes:inst2\|Mux8~5 4 COMB LC_X12_Y6_N4 1 " "Info: 4: + IC(0.688 ns) + CELL(0.571 ns) = 4.480 ns; Loc. = LC_X12_Y6_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { F1_readADC_multimodes:inst2|Mux8~3 F1_readADC_multimodes:inst2|Mux8~5 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.319 ns) 5.284 ns F1_readADC_multimodes:inst2\|Mux8 5 COMB LC_X12_Y6_N8 1 " "Info: 5: + IC(0.485 ns) + CELL(0.319 ns) = 5.284 ns; Loc. = LC_X12_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.319 ns) 7.109 ns F1_readADC_multimodes:inst2\|nFS 6 COMB LC_X5_Y6_N8 11 " "Info: 6: + IC(1.506 ns) + CELL(0.319 ns) = 7.109 ns; Loc. = LC_X5_Y6_N8; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.809 ns) 9.371 ns F1_readADC_multimodes:inst2\|AVGen_SCK 7 REG LC_X7_Y5_N7 2 " "Info: 7: + IC(1.453 ns) + CELL(0.809 ns) = 9.371 ns; Loc. = LC_X7_Y5_N7; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.125 ns) 10.648 ns F1_readADC_multimodes:inst2\|SCKL 8 COMB LC_X8_Y4_N8 42 " "Info: 8: + IC(1.152 ns) + CELL(0.125 ns) = 10.648 ns; Loc. = LC_X8_Y4_N8; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.768 ns) + CELL(0.574 ns) 13.990 ns F20_EmulateADC:inst1\|SRDATA\[19\] 9 REG LC_X9_Y7_N7 1 " "Info: 9: + IC(2.768 ns) + CELL(0.574 ns) = 13.990 ns; Loc. = LC_X9_Y7_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[19\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.869 ns ( 27.66 % ) " "Info: Total cell delay = 3.869 ns ( 27.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.121 ns ( 72.34 % ) " "Info: Total interconnect delay = 10.121 ns ( 72.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.990 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux8~3 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.990 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~4 {} F1_readADC_multimodes:inst2|Mux8~3 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.000ns 1.281ns 0.788ns 0.688ns 0.485ns 1.506ns 1.453ns 1.152ns 2.768ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.571ns 0.319ns 0.319ns 0.809ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 8.458 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[0\]\" to source register is 8.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_105 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_105; Fanout = 15; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.462 ns) 2.488 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N2 12 " "Info: 2: + IC(1.318 ns) + CELL(0.462 ns) = 2.488 ns; Loc. = LC_X8_Y6_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.571 ns) 4.196 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N9 13 " "Info: 3: + IC(1.137 ns) + CELL(0.571 ns) = 4.196 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.462 ns) 5.116 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X8_Y4_N8 42 " "Info: 4: + IC(0.458 ns) + CELL(0.462 ns) = 5.116 ns; Loc. = LC_X8_Y4_N8; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.768 ns) + CELL(0.574 ns) 8.458 ns F20_EmulateADC:inst1\|SRDATA\[18\] 5 REG LC_X9_Y7_N9 1 " "Info: 5: + IC(2.768 ns) + CELL(0.574 ns) = 8.458 ns; Loc. = LC_X9_Y7_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.777 ns ( 32.83 % ) " "Info: Total cell delay = 2.777 ns ( 32.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.681 ns ( 67.17 % ) " "Info: Total interconnect delay = 5.681 ns ( 67.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.458 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.458 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.318ns 1.137ns 0.458ns 2.768ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.990 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux8~3 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.990 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~4 {} F1_readADC_multimodes:inst2|Mux8~3 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.000ns 1.281ns 0.788ns 0.688ns 0.485ns 1.506ns 1.453ns 1.152ns 2.768ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.571ns 0.319ns 0.319ns 0.809ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.458 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.458 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.318ns 1.137ns 0.458ns 2.768ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.928 ns - Shortest register register " "Info: - Shortest register to register delay is 0.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[18\] 1 REG LC_X9_Y7_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.369 ns) 0.928 ns F20_EmulateADC:inst1\|SRDATA\[19\] 2 REG LC_X9_Y7_N7 1 " "Info: 2: + IC(0.559 ns) + CELL(0.369 ns) = 0.928 ns; Loc. = LC_X9_Y7_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[19\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.76 % ) " "Info: Total cell delay = 0.369 ns ( 39.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.559 ns ( 60.24 % ) " "Info: Total interconnect delay = 0.559 ns ( 60.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.559ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.990 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux8~3 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.990 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~4 {} F1_readADC_multimodes:inst2|Mux8~3 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.000ns 1.281ns 0.788ns 0.688ns 0.485ns 1.506ns 1.453ns 1.152ns 2.768ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.571ns 0.319ns 0.319ns 0.809ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.458 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.458 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.318ns 1.137ns 0.458ns 2.768ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.559ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "MCLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"MCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F1_readADC_multimodes:inst2\|sBUSYR F1_readADC_multimodes:inst2\|CNVen_SHFT MCLK 5.931 ns " "Info: Found hold time violation between source  pin or register \"F1_readADC_multimodes:inst2\|sBUSYR\" and destination pin or register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" for clock \"MCLK\" (Hold time is 5.931 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.082 ns + Largest " "Info: + Largest clock skew is 8.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 10.384 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 10.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.809 ns) 2.537 ns F1_readADC_multimodes:inst2\|MCLK_divider\[4\] 2 REG LC_X10_Y6_N7 6 " "Info: 2: + IC(1.001 ns) + CELL(0.809 ns) = 2.537 ns; Loc. = LC_X10_Y6_N7; Fanout = 6; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_divider\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[4] } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.462 ns) 3.578 ns F1_readADC_multimodes:inst2\|Mux16~1 3 COMB LC_X10_Y6_N1 1 " "Info: 3: + IC(0.579 ns) + CELL(0.462 ns) = 3.578 ns; Loc. = LC_X10_Y6_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux16~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { F1_readADC_multimodes:inst2|MCLK_divider[4] F1_readADC_multimodes:inst2|Mux16~1 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.571 ns) 4.865 ns F1_readADC_multimodes:inst2\|Mux16~2 4 COMB LC_X9_Y6_N8 1 " "Info: 4: + IC(0.716 ns) + CELL(0.571 ns) = 4.865 ns; Loc. = LC_X9_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux16~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { F1_readADC_multimodes:inst2|Mux16~1 F1_readADC_multimodes:inst2|Mux16~2 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.571 ns) 5.887 ns F1_readADC_multimodes:inst2\|Mux16 5 COMB LC_X9_Y6_N1 1 " "Info: 5: + IC(0.451 ns) + CELL(0.571 ns) = 5.887 ns; Loc. = LC_X9_Y6_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux16'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { F1_readADC_multimodes:inst2|Mux16~2 F1_readADC_multimodes:inst2|Mux16 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.319 ns) 7.434 ns F1_readADC_multimodes:inst2\|ReadCLK~0 6 COMB LC_X8_Y4_N5 1 " "Info: 6: + IC(1.228 ns) + CELL(0.319 ns) = 7.434 ns; Loc. = LC_X8_Y4_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { F1_readADC_multimodes:inst2|Mux16 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 8.226 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 7 COMB LC_X8_Y4_N9 13 " "Info: 7: + IC(0.473 ns) + CELL(0.319 ns) = 8.226 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.574 ns) 10.384 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 8 REG LC_X12_Y2_N1 2 " "Info: 8: + IC(1.584 ns) + CELL(0.574 ns) = 10.384 ns; Loc. = LC_X12_Y2_N1; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.158 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.352 ns ( 41.91 % ) " "Info: Total cell delay = 4.352 ns ( 41.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.032 ns ( 58.09 % ) " "Info: Total interconnect delay = 6.032 ns ( 58.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.384 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[4] F1_readADC_multimodes:inst2|Mux16~1 F1_readADC_multimodes:inst2|Mux16~2 F1_readADC_multimodes:inst2|Mux16 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.384 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[4] {} F1_readADC_multimodes:inst2|Mux16~1 {} F1_readADC_multimodes:inst2|Mux16~2 {} F1_readADC_multimodes:inst2|Mux16 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.001ns 0.579ns 0.716ns 0.451ns 1.228ns 0.473ns 1.584ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.571ns 0.571ns 0.319ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 2.302 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to source register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns F1_readADC_multimodes:inst2\|sBUSYR 2 REG LC_X12_Y3_N0 8 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X12_Y3_N0; Fanout = 8; REG Node = 'F1_readADC_multimodes:inst2\|sBUSYR'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.384 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[4] F1_readADC_multimodes:inst2|Mux16~1 F1_readADC_multimodes:inst2|Mux16~2 F1_readADC_multimodes:inst2|Mux16 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.384 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[4] {} F1_readADC_multimodes:inst2|Mux16~1 {} F1_readADC_multimodes:inst2|Mux16~2 {} F1_readADC_multimodes:inst2|Mux16 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.001ns 0.579ns 0.716ns 0.451ns 1.228ns 0.473ns 1.584ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.571ns 0.571ns 0.319ns 0.319ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.054 ns - Shortest register register " "Info: - Shortest register to register delay is 2.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|sBUSYR 1 REG LC_X12_Y3_N0 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y3_N0; Fanout = 8; REG Node = 'F1_readADC_multimodes:inst2\|sBUSYR'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.777 ns) 2.054 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 2 REG LC_X12_Y2_N1 2 " "Info: 2: + IC(1.277 ns) + CELL(0.777 ns) = 2.054 ns; Loc. = LC_X12_Y2_N1; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { F1_readADC_multimodes:inst2|sBUSYR F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.777 ns ( 37.83 % ) " "Info: Total cell delay = 0.777 ns ( 37.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.277 ns ( 62.17 % ) " "Info: Total interconnect delay = 1.277 ns ( 62.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { F1_readADC_multimodes:inst2|sBUSYR F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.054 ns" { F1_readADC_multimodes:inst2|sBUSYR {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 1.277ns } { 0.000ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 370 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.384 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[4] F1_readADC_multimodes:inst2|Mux16~1 F1_readADC_multimodes:inst2|Mux16~2 F1_readADC_multimodes:inst2|Mux16 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.384 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[4] {} F1_readADC_multimodes:inst2|Mux16~1 {} F1_readADC_multimodes:inst2|Mux16~2 {} F1_readADC_multimodes:inst2|Mux16 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.001ns 0.579ns 0.716ns 0.451ns 1.228ns 0.473ns 1.584ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.571ns 0.571ns 0.319ns 0.319ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { F1_readADC_multimodes:inst2|sBUSYR F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.054 ns" { F1_readADC_multimodes:inst2|sBUSYR {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 1.277ns } { 0.000ns 0.777ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[1\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"AVG\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[18\] F20_EmulateADC:inst1\|SRDATA\[19\] AVG\[1\] 4.356 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[18\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[19\]\" for clock \"AVG\[1\]\" (Hold time is 4.356 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.381 ns + Largest " "Info: + Largest clock skew is 5.381 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 14.205 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[1\]\" to destination register is 14.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_138 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_138; Fanout = 17; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.151 ns) + CELL(0.319 ns) 3.178 ns F1_readADC_multimodes:inst2\|Add0~3 2 COMB LC_X9_Y6_N7 5 " "Info: 2: + IC(2.151 ns) + CELL(0.319 ns) = 3.178 ns; Loc. = LC_X9_Y6_N7; Fanout = 5; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~3 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.319 ns) 4.695 ns F1_readADC_multimodes:inst2\|Mux8~5 3 COMB LC_X12_Y6_N4 1 " "Info: 3: + IC(1.198 ns) + CELL(0.319 ns) = 4.695 ns; Loc. = LC_X12_Y6_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { F1_readADC_multimodes:inst2|Add0~3 F1_readADC_multimodes:inst2|Mux8~5 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.319 ns) 5.499 ns F1_readADC_multimodes:inst2\|Mux8 4 COMB LC_X12_Y6_N8 1 " "Info: 4: + IC(0.485 ns) + CELL(0.319 ns) = 5.499 ns; Loc. = LC_X12_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.319 ns) 7.324 ns F1_readADC_multimodes:inst2\|nFS 5 COMB LC_X5_Y6_N8 11 " "Info: 5: + IC(1.506 ns) + CELL(0.319 ns) = 7.324 ns; Loc. = LC_X5_Y6_N8; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.809 ns) 9.586 ns F1_readADC_multimodes:inst2\|AVGen_SCK 6 REG LC_X7_Y5_N7 2 " "Info: 6: + IC(1.453 ns) + CELL(0.809 ns) = 9.586 ns; Loc. = LC_X7_Y5_N7; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.125 ns) 10.863 ns F1_readADC_multimodes:inst2\|SCKL 7 COMB LC_X8_Y4_N8 42 " "Info: 7: + IC(1.152 ns) + CELL(0.125 ns) = 10.863 ns; Loc. = LC_X8_Y4_N8; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.768 ns) + CELL(0.574 ns) 14.205 ns F20_EmulateADC:inst1\|SRDATA\[19\] 8 REG LC_X9_Y7_N7 1 " "Info: 8: + IC(2.768 ns) + CELL(0.574 ns) = 14.205 ns; Loc. = LC_X9_Y7_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[19\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.492 ns ( 24.58 % ) " "Info: Total cell delay = 3.492 ns ( 24.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.713 ns ( 75.42 % ) " "Info: Total interconnect delay = 10.713 ns ( 75.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.205 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~3 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.205 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~3 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.000ns 2.151ns 1.198ns 0.485ns 1.506ns 1.453ns 1.152ns 2.768ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.319ns 0.319ns 0.809ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 8.824 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[1\]\" to source register is 8.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_138 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_138; Fanout = 17; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.319 ns) 2.854 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N2 12 " "Info: 2: + IC(1.827 ns) + CELL(0.319 ns) = 2.854 ns; Loc. = LC_X8_Y6_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.571 ns) 4.562 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N9 13 " "Info: 3: + IC(1.137 ns) + CELL(0.571 ns) = 4.562 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.462 ns) 5.482 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X8_Y4_N8 42 " "Info: 4: + IC(0.458 ns) + CELL(0.462 ns) = 5.482 ns; Loc. = LC_X8_Y4_N8; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.768 ns) + CELL(0.574 ns) 8.824 ns F20_EmulateADC:inst1\|SRDATA\[18\] 5 REG LC_X9_Y7_N9 1 " "Info: 5: + IC(2.768 ns) + CELL(0.574 ns) = 8.824 ns; Loc. = LC_X9_Y7_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.634 ns ( 29.85 % ) " "Info: Total cell delay = 2.634 ns ( 29.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.190 ns ( 70.15 % ) " "Info: Total interconnect delay = 6.190 ns ( 70.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.824 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.824 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.827ns 1.137ns 0.458ns 2.768ns } { 0.000ns 0.708ns 0.319ns 0.571ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.205 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~3 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.205 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~3 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.000ns 2.151ns 1.198ns 0.485ns 1.506ns 1.453ns 1.152ns 2.768ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.319ns 0.319ns 0.809ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.824 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.824 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.827ns 1.137ns 0.458ns 2.768ns } { 0.000ns 0.708ns 0.319ns 0.571ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.928 ns - Shortest register register " "Info: - Shortest register to register delay is 0.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[18\] 1 REG LC_X9_Y7_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.369 ns) 0.928 ns F20_EmulateADC:inst1\|SRDATA\[19\] 2 REG LC_X9_Y7_N7 1 " "Info: 2: + IC(0.559 ns) + CELL(0.369 ns) = 0.928 ns; Loc. = LC_X9_Y7_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[19\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.76 % ) " "Info: Total cell delay = 0.369 ns ( 39.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.559 ns ( 60.24 % ) " "Info: Total interconnect delay = 0.559 ns ( 60.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.559ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.205 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~3 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.205 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~3 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.000ns 2.151ns 1.198ns 0.485ns 1.506ns 1.453ns 1.152ns 2.768ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.319ns 0.319ns 0.809ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.824 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.824 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.827ns 1.137ns 0.458ns 2.768ns } { 0.000ns 0.708ns 0.319ns 0.571ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.559ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[1\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SR\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[18\] F20_EmulateADC:inst1\|SRDATA\[19\] SR\[1\] 4.284 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[18\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[19\]\" for clock \"SR\[1\]\" (Hold time is 4.284 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.309 ns + Largest " "Info: + Largest clock skew is 5.309 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 13.941 ns + Longest register " "Info: + Longest clock path from clock \"SR\[1\]\" to destination register is 13.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_103 13 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_103; Fanout = 13; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.571 ns) 2.663 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X8_Y6_N0 2 " "Info: 2: + IC(1.384 ns) + CELL(0.571 ns) = 2.663 ns; Loc. = LC_X8_Y6_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.319 ns) 3.479 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X8_Y6_N3 3 " "Info: 3: + IC(0.497 ns) + CELL(0.319 ns) = 3.479 ns; Loc. = LC_X8_Y6_N3; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 4.074 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X8_Y6_N6 1 " "Info: 4: + IC(0.470 ns) + CELL(0.125 ns) = 4.074 ns; Loc. = LC_X8_Y6_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.319 ns) 5.545 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X8_Y4_N0 1 " "Info: 5: + IC(1.152 ns) + CELL(0.319 ns) = 5.545 ns; Loc. = LC_X8_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.319 ns) 6.349 ns F1_readADC_multimodes:inst2\|Mux15~2 6 COMB LC_X8_Y4_N2 3 " "Info: 6: + IC(0.485 ns) + CELL(0.319 ns) = 6.349 ns; Loc. = LC_X8_Y4_N2; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 6.932 ns F1_readADC_multimodes:inst2\|Mux15~3 7 COMB LC_X8_Y4_N7 1 " "Info: 7: + IC(0.458 ns) + CELL(0.125 ns) = 6.932 ns; Loc. = LC_X8_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.319 ns) 7.737 ns F1_readADC_multimodes:inst2\|Mux15 8 COMB LC_X8_Y4_N4 1 " "Info: 8: + IC(0.486 ns) + CELL(0.319 ns) = 7.737 ns; Loc. = LC_X8_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.125 ns) 8.196 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X8_Y4_N5 1 " "Info: 9: + IC(0.334 ns) + CELL(0.125 ns) = 8.196 ns; Loc. = LC_X8_Y4_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 8.988 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X8_Y4_N9 13 " "Info: 10: + IC(0.473 ns) + CELL(0.319 ns) = 8.988 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.809 ns) 10.227 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 11 REG LC_X8_Y4_N8 2 " "Info: 11: + IC(0.430 ns) + CELL(0.809 ns) = 10.227 ns; Loc. = LC_X8_Y4_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 10.599 ns F1_readADC_multimodes:inst2\|SCKL 12 COMB LC_X8_Y4_N8 42 " "Info: 12: + IC(0.000 ns) + CELL(0.372 ns) = 10.599 ns; Loc. = LC_X8_Y4_N8; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.768 ns) + CELL(0.574 ns) 13.941 ns F20_EmulateADC:inst1\|SRDATA\[19\] 13 REG LC_X9_Y7_N7 1 " "Info: 13: + IC(2.768 ns) + CELL(0.574 ns) = 13.941 ns; Loc. = LC_X9_Y7_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[19\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.004 ns ( 35.89 % ) " "Info: Total cell delay = 5.004 ns ( 35.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.937 ns ( 64.11 % ) " "Info: Total interconnect delay = 8.937 ns ( 64.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.941 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.941 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.000ns 1.384ns 0.497ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 0.430ns 0.000ns 2.768ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 8.632 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[1\]\" to source register is 8.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_103 13 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_103; Fanout = 13; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.571 ns) 2.662 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N2 12 " "Info: 2: + IC(1.383 ns) + CELL(0.571 ns) = 2.662 ns; Loc. = LC_X8_Y6_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.571 ns) 4.370 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N9 13 " "Info: 3: + IC(1.137 ns) + CELL(0.571 ns) = 4.370 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.462 ns) 5.290 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X8_Y4_N8 42 " "Info: 4: + IC(0.458 ns) + CELL(0.462 ns) = 5.290 ns; Loc. = LC_X8_Y4_N8; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.768 ns) + CELL(0.574 ns) 8.632 ns F20_EmulateADC:inst1\|SRDATA\[18\] 5 REG LC_X9_Y7_N9 1 " "Info: 5: + IC(2.768 ns) + CELL(0.574 ns) = 8.632 ns; Loc. = LC_X9_Y7_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.886 ns ( 33.43 % ) " "Info: Total cell delay = 2.886 ns ( 33.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.746 ns ( 66.57 % ) " "Info: Total interconnect delay = 5.746 ns ( 66.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.632 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.632 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.383ns 1.137ns 0.458ns 2.768ns } { 0.000ns 0.708ns 0.571ns 0.571ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.941 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.941 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.000ns 1.384ns 0.497ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 0.430ns 0.000ns 2.768ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.632 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.632 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.383ns 1.137ns 0.458ns 2.768ns } { 0.000ns 0.708ns 0.571ns 0.571ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.928 ns - Shortest register register " "Info: - Shortest register to register delay is 0.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[18\] 1 REG LC_X9_Y7_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.369 ns) 0.928 ns F20_EmulateADC:inst1\|SRDATA\[19\] 2 REG LC_X9_Y7_N7 1 " "Info: 2: + IC(0.559 ns) + CELL(0.369 ns) = 0.928 ns; Loc. = LC_X9_Y7_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[19\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.76 % ) " "Info: Total cell delay = 0.369 ns ( 39.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.559 ns ( 60.24 % ) " "Info: Total interconnect delay = 0.559 ns ( 60.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.559ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.941 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.941 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.000ns 1.384ns 0.497ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 0.430ns 0.000ns 2.768ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.632 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.632 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.383ns 1.137ns 0.458ns 2.768ns } { 0.000ns 0.708ns 0.571ns 0.571ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.559ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[2\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"AVG\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[18\] F20_EmulateADC:inst1\|SRDATA\[19\] AVG\[2\] 5.027 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[18\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[19\]\" for clock \"AVG\[2\]\" (Hold time is 5.027 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.052 ns + Largest " "Info: + Largest clock skew is 6.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 13.235 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[2\]\" to destination register is 13.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_49 34 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_49; Fanout = 34; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.319 ns) 2.898 ns F1_readADC_multimodes:inst2\|Add0~2 2 COMB LC_X9_Y6_N0 3 " "Info: 2: + IC(1.871 ns) + CELL(0.319 ns) = 2.898 ns; Loc. = LC_X9_Y6_N0; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { AVG[2] F1_readADC_multimodes:inst2|Add0~2 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.462 ns) 4.529 ns F1_readADC_multimodes:inst2\|Mux8 3 COMB LC_X12_Y6_N8 1 " "Info: 3: + IC(1.169 ns) + CELL(0.462 ns) = 4.529 ns; Loc. = LC_X12_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.319 ns) 6.354 ns F1_readADC_multimodes:inst2\|nFS 4 COMB LC_X5_Y6_N8 11 " "Info: 4: + IC(1.506 ns) + CELL(0.319 ns) = 6.354 ns; Loc. = LC_X5_Y6_N8; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.809 ns) 8.616 ns F1_readADC_multimodes:inst2\|AVGen_SCK 5 REG LC_X7_Y5_N7 2 " "Info: 5: + IC(1.453 ns) + CELL(0.809 ns) = 8.616 ns; Loc. = LC_X7_Y5_N7; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.125 ns) 9.893 ns F1_readADC_multimodes:inst2\|SCKL 6 COMB LC_X8_Y4_N8 42 " "Info: 6: + IC(1.152 ns) + CELL(0.125 ns) = 9.893 ns; Loc. = LC_X8_Y4_N8; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.768 ns) + CELL(0.574 ns) 13.235 ns F20_EmulateADC:inst1\|SRDATA\[19\] 7 REG LC_X9_Y7_N7 1 " "Info: 7: + IC(2.768 ns) + CELL(0.574 ns) = 13.235 ns; Loc. = LC_X9_Y7_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[19\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.316 ns ( 25.05 % ) " "Info: Total cell delay = 3.316 ns ( 25.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.919 ns ( 74.95 % ) " "Info: Total interconnect delay = 9.919 ns ( 74.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.235 ns" { AVG[2] F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.235 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Add0~2 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.000ns 1.871ns 1.169ns 1.506ns 1.453ns 1.152ns 2.768ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.319ns 0.809ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 7.183 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[2\]\" to source register is 7.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_49 34 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_49; Fanout = 34; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.751 ns) + CELL(0.462 ns) 2.921 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X8_Y4_N9 13 " "Info: 2: + IC(1.751 ns) + CELL(0.462 ns) = 2.921 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.213 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.462 ns) 3.841 ns F1_readADC_multimodes:inst2\|SCKL 3 COMB LC_X8_Y4_N8 42 " "Info: 3: + IC(0.458 ns) + CELL(0.462 ns) = 3.841 ns; Loc. = LC_X8_Y4_N8; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.768 ns) + CELL(0.574 ns) 7.183 ns F20_EmulateADC:inst1\|SRDATA\[18\] 4 REG LC_X9_Y7_N9 1 " "Info: 4: + IC(2.768 ns) + CELL(0.574 ns) = 7.183 ns; Loc. = LC_X9_Y7_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.206 ns ( 30.71 % ) " "Info: Total cell delay = 2.206 ns ( 30.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.977 ns ( 69.29 % ) " "Info: Total interconnect delay = 4.977 ns ( 69.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.183 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.183 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.751ns 0.458ns 2.768ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.235 ns" { AVG[2] F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.235 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Add0~2 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.000ns 1.871ns 1.169ns 1.506ns 1.453ns 1.152ns 2.768ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.319ns 0.809ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.183 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.183 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.751ns 0.458ns 2.768ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.928 ns - Shortest register register " "Info: - Shortest register to register delay is 0.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[18\] 1 REG LC_X9_Y7_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.369 ns) 0.928 ns F20_EmulateADC:inst1\|SRDATA\[19\] 2 REG LC_X9_Y7_N7 1 " "Info: 2: + IC(0.559 ns) + CELL(0.369 ns) = 0.928 ns; Loc. = LC_X9_Y7_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[19\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.76 % ) " "Info: Total cell delay = 0.369 ns ( 39.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.559 ns ( 60.24 % ) " "Info: Total interconnect delay = 0.559 ns ( 60.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.559ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.235 ns" { AVG[2] F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.235 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Add0~2 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.000ns 1.871ns 1.169ns 1.506ns 1.453ns 1.152ns 2.768ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.319ns 0.809ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.183 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.183 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.751ns 0.458ns 2.768ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] F20_EmulateADC:inst1|SRDATA[19] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.928 ns" { F20_EmulateADC:inst1|SRDATA[18] {} F20_EmulateADC:inst1|SRDATA[19] {} } { 0.000ns 0.559ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "F1_readADC_multimodes:inst2\|AVGen_READ AVG\[2\] SR\[2\] 9.464 ns register " "Info: tsu for register \"F1_readADC_multimodes:inst2\|AVGen_READ\" (data pin = \"AVG\[2\]\", clock pin = \"SR\[2\]\") is 9.464 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.748 ns + Longest pin register " "Info: + Longest pin to register delay is 13.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_49 34 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_49; Fanout = 34; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.611 ns) 2.827 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT 2 COMB LC_X4_Y5_N0 1 " "Info: 2: + IC(1.508 ns) + CELL(0.611 ns) = 2.827 ns; Loc. = LC_X4_Y5_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { AVG[2] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 3.336 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20 3 COMB LC_X4_Y5_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.509 ns) = 3.336 ns; Loc. = LC_X4_Y5_N1; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.467 ns) 4.261 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17 4 COMB LC_X4_Y5_N5 2 " "Info: 4: + IC(0.458 ns) + CELL(0.467 ns) = 4.261 ns; Loc. = LC_X4_Y5_N5; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.338 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12 5 COMB LC_X4_Y5_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 4.338 ns; Loc. = LC_X4_Y5_N6; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.415 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7 6 COMB LC_X4_Y5_N7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 4.415 ns; Loc. = LC_X4_Y5_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 4.924 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0 7 COMB LC_X4_Y5_N8 4 " "Info: 7: + IC(0.000 ns) + CELL(0.509 ns) = 4.924 ns; Loc. = LC_X4_Y5_N8; Fanout = 4; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.319 ns) 5.987 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[11\]~2 8 COMB LC_X5_Y5_N8 4 " "Info: 8: + IC(0.744 ns) + CELL(0.319 ns) = 5.987 ns; Loc. = LC_X5_Y5_N8; Fanout = 4; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[11\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.611 ns) 7.043 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~12 9 COMB LC_X5_Y5_N2 2 " "Info: 9: + IC(0.445 ns) + CELL(0.611 ns) = 7.043 ns; Loc. = LC_X5_Y5_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 7.120 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7 10 COMB LC_X5_Y5_N3 1 " "Info: 10: + IC(0.000 ns) + CELL(0.077 ns) = 7.120 ns; Loc. = LC_X5_Y5_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 7.629 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0 11 COMB LC_X5_Y5_N4 1 " "Info: 11: + IC(0.000 ns) + CELL(0.509 ns) = 7.629 ns; Loc. = LC_X5_Y5_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.125 ns) 8.088 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\] 12 COMB LC_X5_Y5_N5 5 " "Info: 12: + IC(0.334 ns) + CELL(0.125 ns) = 8.088 ns; Loc. = LC_X5_Y5_N5; Fanout = 5; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 54 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.125 ns) 8.943 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[15\]~6 13 COMB LC_X6_Y5_N9 2 " "Info: 13: + IC(0.730 ns) + CELL(0.125 ns) = 8.943 ns; Loc. = LC_X6_Y5_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[15\]~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.467 ns) 9.853 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~22 14 COMB LC_X6_Y5_N2 1 " "Info: 14: + IC(0.443 ns) + CELL(0.467 ns) = 9.853 ns; Loc. = LC_X6_Y5_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~22'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 9.930 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~17 15 COMB LC_X6_Y5_N3 1 " "Info: 15: + IC(0.000 ns) + CELL(0.077 ns) = 9.930 ns; Loc. = LC_X6_Y5_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.163 ns) 10.093 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12 16 COMB LC_X6_Y5_N4 1 " "Info: 16: + IC(0.000 ns) + CELL(0.163 ns) = 10.093 ns; Loc. = LC_X6_Y5_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.609 ns) 10.702 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0 17 COMB LC_X6_Y5_N6 1 " "Info: 17: + IC(0.000 ns) + CELL(0.609 ns) = 10.702 ns; Loc. = LC_X6_Y5_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.319 ns) 11.493 ns F1_readADC_multimodes:inst2\|LessThan6~0 18 COMB LC_X6_Y5_N8 1 " "Info: 18: + IC(0.472 ns) + CELL(0.319 ns) = 11.493 ns; Loc. = LC_X6_Y5_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.791 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|LessThan6~0 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 471 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.125 ns) 12.072 ns F1_readADC_multimodes:inst2\|LessThan6~1 19 COMB LC_X6_Y5_N7 1 " "Info: 19: + IC(0.454 ns) + CELL(0.125 ns) = 12.072 ns; Loc. = LC_X6_Y5_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { F1_readADC_multimodes:inst2|LessThan6~0 F1_readADC_multimodes:inst2|LessThan6~1 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 471 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.125 ns) 12.921 ns F1_readADC_multimodes:inst2\|AVG_cycles~0 20 COMB LC_X7_Y5_N8 1 " "Info: 20: + IC(0.724 ns) + CELL(0.125 ns) = 12.921 ns; Loc. = LC_X7_Y5_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|AVG_cycles~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { F1_readADC_multimodes:inst2|LessThan6~1 F1_readADC_multimodes:inst2|AVG_cycles~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.369 ns) 13.748 ns F1_readADC_multimodes:inst2\|AVGen_READ 21 REG LC_X7_Y5_N0 7 " "Info: 21: + IC(0.458 ns) + CELL(0.369 ns) = 13.748 ns; Loc. = LC_X7_Y5_N0; Fanout = 7; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { F1_readADC_multimodes:inst2|AVG_cycles~0 F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.978 ns ( 50.76 % ) " "Info: Total cell delay = 6.978 ns ( 50.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.770 ns ( 49.24 % ) " "Info: Total interconnect delay = 6.770 ns ( 49.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.748 ns" { AVG[2] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|LessThan6~0 F1_readADC_multimodes:inst2|LessThan6~1 F1_readADC_multimodes:inst2|AVG_cycles~0 F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.748 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|LessThan6~0 {} F1_readADC_multimodes:inst2|LessThan6~1 {} F1_readADC_multimodes:inst2|AVG_cycles~0 {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 1.508ns 0.000ns 0.458ns 0.000ns 0.000ns 0.000ns 0.744ns 0.445ns 0.000ns 0.000ns 0.334ns 0.730ns 0.443ns 0.000ns 0.000ns 0.000ns 0.472ns 0.454ns 0.724ns 0.458ns } { 0.000ns 0.708ns 0.611ns 0.509ns 0.467ns 0.077ns 0.077ns 0.509ns 0.319ns 0.611ns 0.077ns 0.509ns 0.125ns 0.125ns 0.467ns 0.077ns 0.163ns 0.609ns 0.319ns 0.125ns 0.125ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 447 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 4.492 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[2\]\" to destination register is 4.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_104 16 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_104; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.632 ns) + CELL(0.125 ns) 2.465 ns F1_readADC_multimodes:inst2\|nFS 2 COMB LC_X5_Y6_N8 11 " "Info: 2: + IC(1.632 ns) + CELL(0.125 ns) = 2.465 ns; Loc. = LC_X5_Y6_N8; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { SR[2] F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.574 ns) 4.492 ns F1_readADC_multimodes:inst2\|AVGen_READ 3 REG LC_X7_Y5_N0 7 " "Info: 3: + IC(1.453 ns) + CELL(0.574 ns) = 4.492 ns; Loc. = LC_X7_Y5_N0; Fanout = 7; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.027 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 31.32 % ) " "Info: Total cell delay = 1.407 ns ( 31.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.085 ns ( 68.68 % ) " "Info: Total interconnect delay = 3.085 ns ( 68.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.492 ns" { SR[2] F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.492 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 1.632ns 1.453ns } { 0.000ns 0.708ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.748 ns" { AVG[2] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|LessThan6~0 F1_readADC_multimodes:inst2|LessThan6~1 F1_readADC_multimodes:inst2|AVG_cycles~0 F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.748 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|LessThan6~0 {} F1_readADC_multimodes:inst2|LessThan6~1 {} F1_readADC_multimodes:inst2|AVG_cycles~0 {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 1.508ns 0.000ns 0.458ns 0.000ns 0.000ns 0.000ns 0.744ns 0.445ns 0.000ns 0.000ns 0.334ns 0.730ns 0.443ns 0.000ns 0.000ns 0.000ns 0.472ns 0.454ns 0.724ns 0.458ns } { 0.000ns 0.708ns 0.611ns 0.509ns 0.467ns 0.077ns 0.077ns 0.509ns 0.319ns 0.611ns 0.077ns 0.509ns 0.125ns 0.125ns 0.467ns 0.077ns 0.163ns 0.609ns 0.319ns 0.125ns 0.125ns 0.369ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.492 ns" { SR[2] F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.492 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 1.632ns 1.453ns } { 0.000ns 0.708ns 0.125ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "MCLK Test_TCLK23\[0\] F1_readADC_multimodes:inst2\|TCLK23\[0\] 17.731 ns register " "Info: tco from clock \"MCLK\" to destination pin \"Test_TCLK23\[0\]\" through register \"F1_readADC_multimodes:inst2\|TCLK23\[0\]\" is 17.731 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 14.781 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to source register is 14.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.809 ns) 2.537 ns F1_readADC_multimodes:inst2\|MCLK_divider\[5\] 2 REG LC_X10_Y6_N8 8 " "Info: 2: + IC(1.001 ns) + CELL(0.809 ns) = 2.537 ns; Loc. = LC_X10_Y6_N8; Fanout = 8; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_divider\[5\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[5] } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.462 ns) 4.141 ns F1_readADC_multimodes:inst2\|Mux8~4 3 COMB LC_X11_Y6_N8 1 " "Info: 3: + IC(1.142 ns) + CELL(0.462 ns) = 4.141 ns; Loc. = LC_X11_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { F1_readADC_multimodes:inst2|MCLK_divider[5] F1_readADC_multimodes:inst2|Mux8~4 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.125 ns) 5.271 ns F1_readADC_multimodes:inst2\|Mux8~5 4 COMB LC_X12_Y6_N4 1 " "Info: 4: + IC(1.005 ns) + CELL(0.125 ns) = 5.271 ns; Loc. = LC_X12_Y6_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { F1_readADC_multimodes:inst2|Mux8~4 F1_readADC_multimodes:inst2|Mux8~5 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.319 ns) 6.075 ns F1_readADC_multimodes:inst2\|Mux8 5 COMB LC_X12_Y6_N8 1 " "Info: 5: + IC(0.485 ns) + CELL(0.319 ns) = 6.075 ns; Loc. = LC_X12_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.319 ns) 7.900 ns F1_readADC_multimodes:inst2\|nFS 6 COMB LC_X5_Y6_N8 11 " "Info: 6: + IC(1.506 ns) + CELL(0.319 ns) = 7.900 ns; Loc. = LC_X5_Y6_N8; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.809 ns) 10.162 ns F1_readADC_multimodes:inst2\|AVGen_SCK 7 REG LC_X7_Y5_N7 2 " "Info: 7: + IC(1.453 ns) + CELL(0.809 ns) = 10.162 ns; Loc. = LC_X7_Y5_N7; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.125 ns) 11.439 ns F1_readADC_multimodes:inst2\|SCKL 8 COMB LC_X8_Y4_N8 42 " "Info: 8: + IC(1.152 ns) + CELL(0.125 ns) = 11.439 ns; Loc. = LC_X8_Y4_N8; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.768 ns) + CELL(0.574 ns) 14.781 ns F1_readADC_multimodes:inst2\|TCLK23\[0\] 9 REG LC_X2_Y7_N3 23 " "Info: 9: + IC(2.768 ns) + CELL(0.574 ns) = 14.781 ns; Loc. = LC_X2_Y7_N3; Fanout = 23; REG Node = 'F1_readADC_multimodes:inst2\|TCLK23\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { F1_readADC_multimodes:inst2|SCKL F1_readADC_multimodes:inst2|TCLK23[0] } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.269 ns ( 28.88 % ) " "Info: Total cell delay = 4.269 ns ( 28.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.512 ns ( 71.12 % ) " "Info: Total interconnect delay = 10.512 ns ( 71.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.781 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[5] F1_readADC_multimodes:inst2|Mux8~4 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F1_readADC_multimodes:inst2|TCLK23[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.781 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[5] {} F1_readADC_multimodes:inst2|Mux8~4 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F1_readADC_multimodes:inst2|TCLK23[0] {} } { 0.000ns 0.000ns 1.001ns 1.142ns 1.005ns 0.485ns 1.506ns 1.453ns 1.152ns 2.768ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.125ns 0.319ns 0.319ns 0.809ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 487 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.715 ns + Longest register pin " "Info: + Longest register to pin delay is 2.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|TCLK23\[0\] 1 REG LC_X2_Y7_N3 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y7_N3; Fanout = 23; REG Node = 'F1_readADC_multimodes:inst2\|TCLK23\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|TCLK23[0] } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(1.454 ns) 2.715 ns Test_TCLK23\[0\] 2 PIN PIN_144 0 " "Info: 2: + IC(1.261 ns) + CELL(1.454 ns) = 2.715 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'Test_TCLK23\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { F1_readADC_multimodes:inst2|TCLK23[0] Test_TCLK23[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 448 1448 1635 464 "Test_TCLK23\[4..0\]" "" } { 440 1120 1220 456 "Test_TCLK23\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 53.55 % ) " "Info: Total cell delay = 1.454 ns ( 53.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.261 ns ( 46.45 % ) " "Info: Total interconnect delay = 1.261 ns ( 46.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { F1_readADC_multimodes:inst2|TCLK23[0] Test_TCLK23[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { F1_readADC_multimodes:inst2|TCLK23[0] {} Test_TCLK23[0] {} } { 0.000ns 1.261ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.781 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[5] F1_readADC_multimodes:inst2|Mux8~4 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F1_readADC_multimodes:inst2|TCLK23[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.781 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[5] {} F1_readADC_multimodes:inst2|Mux8~4 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F1_readADC_multimodes:inst2|TCLK23[0] {} } { 0.000ns 0.000ns 1.001ns 1.142ns 1.005ns 0.485ns 1.506ns 1.453ns 1.152ns 2.768ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.125ns 0.319ns 0.319ns 0.809ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { F1_readADC_multimodes:inst2|TCLK23[0] Test_TCLK23[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { F1_readADC_multimodes:inst2|TCLK23[0] {} Test_TCLK23[0] {} } { 0.000ns 1.261ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "AVG\[1\] Test_ADC_SHIFT 12.736 ns Longest " "Info: Longest tpd from source pin \"AVG\[1\]\" to destination pin \"Test_ADC_SHIFT\" is 12.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_138 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_138; Fanout = 17; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.319 ns) 2.856 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X8_Y6_N0 2 " "Info: 2: + IC(1.829 ns) + CELL(0.319 ns) = 2.856 ns; Loc. = LC_X8_Y6_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.319 ns) 3.672 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X8_Y6_N3 3 " "Info: 3: + IC(0.497 ns) + CELL(0.319 ns) = 3.672 ns; Loc. = LC_X8_Y6_N3; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 4.267 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X8_Y6_N6 1 " "Info: 4: + IC(0.470 ns) + CELL(0.125 ns) = 4.267 ns; Loc. = LC_X8_Y6_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.319 ns) 5.738 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X8_Y4_N0 1 " "Info: 5: + IC(1.152 ns) + CELL(0.319 ns) = 5.738 ns; Loc. = LC_X8_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.319 ns) 6.542 ns F1_readADC_multimodes:inst2\|Mux15~2 6 COMB LC_X8_Y4_N2 3 " "Info: 6: + IC(0.485 ns) + CELL(0.319 ns) = 6.542 ns; Loc. = LC_X8_Y4_N2; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 7.125 ns F1_readADC_multimodes:inst2\|Mux15~3 7 COMB LC_X8_Y4_N7 1 " "Info: 7: + IC(0.458 ns) + CELL(0.125 ns) = 7.125 ns; Loc. = LC_X8_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.319 ns) 7.930 ns F1_readADC_multimodes:inst2\|Mux15 8 COMB LC_X8_Y4_N4 1 " "Info: 8: + IC(0.486 ns) + CELL(0.319 ns) = 7.930 ns; Loc. = LC_X8_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.125 ns) 8.389 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X8_Y4_N5 1 " "Info: 9: + IC(0.334 ns) + CELL(0.125 ns) = 8.389 ns; Loc. = LC_X8_Y4_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 9.181 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X8_Y4_N9 13 " "Info: 10: + IC(0.473 ns) + CELL(0.319 ns) = 9.181 ns; Loc. = LC_X8_Y4_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.571 ns) 10.879 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 11 COMB LC_X8_Y4_N6 25 " "Info: 11: + IC(1.127 ns) + CELL(0.571 ns) = 10.879 ns; Loc. = LC_X8_Y4_N6; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(1.454 ns) 12.736 ns Test_ADC_SHIFT 12 PIN PIN_62 0 " "Info: 12: + IC(0.403 ns) + CELL(1.454 ns) = 12.736 ns; Loc. = PIN_62; Fanout = 0; PIN Node = 'Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT Test_ADC_SHIFT } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 336 1448 1631 352 "Test_ADC_SHIFT" "" } { 328 1120 1228 344 "Test_ADC_SHIFT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.022 ns ( 39.43 % ) " "Info: Total cell delay = 5.022 ns ( 39.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.714 ns ( 60.57 % ) " "Info: Total interconnect delay = 7.714 ns ( 60.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.736 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT Test_ADC_SHIFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.736 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} Test_ADC_SHIFT {} } { 0.000ns 0.000ns 1.829ns 0.497ns 0.470ns 1.152ns 0.485ns 0.458ns 0.486ns 0.334ns 0.473ns 1.127ns 0.403ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.319ns 0.319ns 0.125ns 0.319ns 0.125ns 0.319ns 0.571ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "F1_readADC_multimodes:inst2\|AVGen_SCK AQMODE MCLK 6.826 ns register " "Info: th for register \"F1_readADC_multimodes:inst2\|AVGen_SCK\" (data pin = \"AQMODE\", clock pin = \"MCLK\") is 6.826 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 9.927 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 9.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.809 ns) 2.537 ns F1_readADC_multimodes:inst2\|MCLK_divider\[5\] 2 REG LC_X10_Y6_N8 8 " "Info: 2: + IC(1.001 ns) + CELL(0.809 ns) = 2.537 ns; Loc. = LC_X10_Y6_N8; Fanout = 8; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_divider\[5\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[5] } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.462 ns) 4.141 ns F1_readADC_multimodes:inst2\|Mux8~4 3 COMB LC_X11_Y6_N8 1 " "Info: 3: + IC(1.142 ns) + CELL(0.462 ns) = 4.141 ns; Loc. = LC_X11_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { F1_readADC_multimodes:inst2|MCLK_divider[5] F1_readADC_multimodes:inst2|Mux8~4 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.125 ns) 5.271 ns F1_readADC_multimodes:inst2\|Mux8~5 4 COMB LC_X12_Y6_N4 1 " "Info: 4: + IC(1.005 ns) + CELL(0.125 ns) = 5.271 ns; Loc. = LC_X12_Y6_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { F1_readADC_multimodes:inst2|Mux8~4 F1_readADC_multimodes:inst2|Mux8~5 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.319 ns) 6.075 ns F1_readADC_multimodes:inst2\|Mux8 5 COMB LC_X12_Y6_N8 1 " "Info: 5: + IC(0.485 ns) + CELL(0.319 ns) = 6.075 ns; Loc. = LC_X12_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.319 ns) 7.900 ns F1_readADC_multimodes:inst2\|nFS 6 COMB LC_X5_Y6_N8 11 " "Info: 6: + IC(1.506 ns) + CELL(0.319 ns) = 7.900 ns; Loc. = LC_X5_Y6_N8; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.574 ns) 9.927 ns F1_readADC_multimodes:inst2\|AVGen_SCK 7 REG LC_X7_Y5_N7 2 " "Info: 7: + IC(1.453 ns) + CELL(0.574 ns) = 9.927 ns; Loc. = LC_X7_Y5_N7; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.027 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.335 ns ( 33.60 % ) " "Info: Total cell delay = 3.335 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.592 ns ( 66.40 % ) " "Info: Total interconnect delay = 6.592 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.927 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[5] F1_readADC_multimodes:inst2|Mux8~4 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.927 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[5] {} F1_readADC_multimodes:inst2|Mux8~4 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} } { 0.000ns 0.000ns 1.001ns 1.142ns 1.005ns 0.485ns 1.506ns 1.453ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.125ns 0.319ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 447 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.239 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 CLK PIN_43 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_43; Fanout = 15; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.792 ns) + CELL(0.739 ns) 3.239 ns F1_readADC_multimodes:inst2\|AVGen_SCK 2 REG LC_X7_Y5_N7 2 " "Info: 2: + IC(1.792 ns) + CELL(0.739 ns) = 3.239 ns; Loc. = LC_X7_Y5_N7; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.531 ns" { AQMODE F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.447 ns ( 44.67 % ) " "Info: Total cell delay = 1.447 ns ( 44.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.792 ns ( 55.33 % ) " "Info: Total interconnect delay = 1.792 ns ( 55.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.239 ns" { AQMODE F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.239 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|AVGen_SCK {} } { 0.000ns 0.000ns 1.792ns } { 0.000ns 0.708ns 0.739ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.927 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[5] F1_readADC_multimodes:inst2|Mux8~4 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.927 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[5] {} F1_readADC_multimodes:inst2|Mux8~4 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} } { 0.000ns 0.000ns 1.001ns 1.142ns 1.005ns 0.485ns 1.506ns 1.453ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.125ns 0.319ns 0.319ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.239 ns" { AQMODE F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.239 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|AVGen_SCK {} } { 0.000ns 0.000ns 1.792ns } { 0.000ns 0.708ns 0.739ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 09:00:25 2024 " "Info: Processing ended: Wed Jan 24 09:00:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
