INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/CSRRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRRegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2458] undeclared symbol SRL, assumed default net type wire [D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/ControllerDecoder.v:84]
INFO: [VRFC 10-2458] undeclared symbol SRA, assumed default net type wire [D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/ControllerDecoder.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/csrALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csrALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/MemWbSegReg/csrAddrwb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csrAddrwb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/csrAex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csrAddrex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/csrAid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csrAddrid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/csrDex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csrDex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/csrDid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csrDid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/MemWbSegReg/csrDwb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csrDwb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/CA2021_labs/lab4/lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/csrex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csrex
