

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Thu Jan 18 21:39:33 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  9138185|  9138185|  9138185|  9138185|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop               |  9138184|  9138184|    830744|          -|          -|    11|    no    |
        | + Col_Loop              |   830742|   830742|     75522|          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |    75520|    75520|      1180|          -|          -|    64|    no    |
        |   +++ W_Row_Loop        |     1176|     1176|       392|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |      390|      390|       130|          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |      128|      128|         4|          -|          -|    32|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 11 6 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 
12 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_2.cpp:8]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 14 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [cnn/conv_2.cpp:8]   --->   Operation 15 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.87ns)   --->   "%add_ln8 = add i7 %phi_mul, 11" [cnn/conv_2.cpp:8]   --->   Operation 16 'add' 'add_ln8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp eq i4 %r_0, -5" [cnn/conv_2.cpp:8]   --->   Operation 17 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn/conv_2.cpp:8]   --->   Operation 19 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %8, label %Row_Loop_begin" [cnn/conv_2.cpp:8]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str11) nounwind" [cnn/conv_2.cpp:9]   --->   Operation 21 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str11)" [cnn/conv_2.cpp:9]   --->   Operation 22 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %2" [cnn/conv_2.cpp:11]   --->   Operation 23 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_2.cpp:41]   --->   Operation 24 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 25 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln11 = icmp eq i4 %c_0, -5" [cnn/conv_2.cpp:11]   --->   Operation 26 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 27 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [cnn/conv_2.cpp:11]   --->   Operation 28 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [cnn/conv_2.cpp:11]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str112) nounwind" [cnn/conv_2.cpp:12]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str112)" [cnn/conv_2.cpp:12]   --->   Operation 31 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %c_0 to i7" [cnn/conv_2.cpp:35]   --->   Operation 32 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.87ns)   --->   "%add_ln35 = add i7 %phi_mul, %zext_ln35" [cnn/conv_2.cpp:35]   --->   Operation 33 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_7 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %add_ln35, i6 0)" [cnn/conv_2.cpp:14]   --->   Operation 34 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i13 %tmp_7 to i14" [cnn/conv_2.cpp:14]   --->   Operation 35 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %3" [cnn/conv_2.cpp:14]   --->   Operation 36 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str11, i32 %tmp_s)" [cnn/conv_2.cpp:40]   --->   Operation 37 'specregionend' 'empty_38' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [cnn/conv_2.cpp:8]   --->   Operation 38 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%f_0 = phi i7 [ 0, %Col_Loop_begin ], [ %f, %Filter2_Loop_end ]"   --->   Operation 39 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.48ns)   --->   "%icmp_ln14 = icmp eq i7 %f_0, -64" [cnn/conv_2.cpp:14]   --->   Operation 40 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 41 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.87ns)   --->   "%f = add i7 %f_0, 1" [cnn/conv_2.cpp:14]   --->   Operation 42 'add' 'f' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter2_Loop_begin" [cnn/conv_2.cpp:14]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str213) nounwind" [cnn/conv_2.cpp:15]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str213)" [cnn/conv_2.cpp:15]   --->   Operation 45 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %f_0 to i64" [cnn/conv_2.cpp:26]   --->   Operation 46 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i7 %f_0 to i16" [cnn/conv_2.cpp:35]   --->   Operation 47 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i7 %f_0 to i14" [cnn/conv_2.cpp:35]   --->   Operation 48 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.67ns)   --->   "%add_ln35_5 = add i14 %zext_ln14, %zext_ln35_10" [cnn/conv_2.cpp:35]   --->   Operation 49 'add' 'add_ln35_5' <Predicate = (!icmp_ln14)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i14 %add_ln35_5 to i64" [cnn/conv_2.cpp:35]   --->   Operation 50 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [7744 x float]* %conv_out, i64 0, i64 %zext_ln35_11" [cnn/conv_2.cpp:35]   --->   Operation 51 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.76ns)   --->   "br label %4" [cnn/conv_2.cpp:18]   --->   Operation 52 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str112, i32 %tmp_1)" [cnn/conv_2.cpp:39]   --->   Operation 53 'specregionend' 'empty_37' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %2" [cnn/conv_2.cpp:11]   --->   Operation 54 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.22>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 55 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [cnn/conv_2.cpp:26]   --->   Operation 56 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i4" [cnn/conv_2.cpp:18]   --->   Operation 57 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [cnn/conv_2.cpp:18]   --->   Operation 58 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 59 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn/conv_2.cpp:18]   --->   Operation 60 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter2_Loop_end, label %W_Row_Loop_begin" [cnn/conv_2.cpp:18]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str314) nounwind" [cnn/conv_2.cpp:19]   --->   Operation 62 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str314)" [cnn/conv_2.cpp:19]   --->   Operation 63 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i2 %wr_0 to i5" [cnn/conv_2.cpp:26]   --->   Operation 64 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [cnn/conv_2.cpp:26]   --->   Operation 65 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %tmp_8 to i5" [cnn/conv_2.cpp:26]   --->   Operation 66 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_2, %zext_ln26_1" [cnn/conv_2.cpp:26]   --->   Operation 67 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [cnn/conv_2.cpp:26]   --->   Operation 68 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %zext_ln18, %r_0" [cnn/conv_2.cpp:26]   --->   Operation 69 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %add_ln26 to i8" [cnn/conv_2.cpp:26]   --->   Operation 70 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (3.49ns)   --->   "%mul_ln26 = mul i8 %zext_ln26_3, 13" [cnn/conv_2.cpp:26]   --->   Operation 71 'mul' 'mul_ln26' <Predicate = (!icmp_ln18)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.76ns)   --->   "br label %5" [cnn/conv_2.cpp:21]   --->   Operation 72 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%conv_2_bias_addr = getelementptr inbounds [64 x float]* @conv_2_bias, i64 0, i64 %zext_ln26" [cnn/conv_2.cpp:31]   --->   Operation 73 'getelementptr' 'conv_2_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (3.25ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [cnn/conv_2.cpp:31]   --->   Operation 74 'load' 'conv_2_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ %w_sum_0, %W_Row_Loop_begin ], [ %w_sum_2, %W_Col_Loop_end ]" [cnn/conv_2.cpp:26]   --->   Operation 75 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %W_Col_Loop_end ]"   --->   Operation 76 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i4" [cnn/conv_2.cpp:21]   --->   Operation 77 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [cnn/conv_2.cpp:21]   --->   Operation 78 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 79 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [cnn/conv_2.cpp:21]   --->   Operation 80 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin" [cnn/conv_2.cpp:21]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str415) nounwind" [cnn/conv_2.cpp:22]   --->   Operation 82 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str415)" [cnn/conv_2.cpp:22]   --->   Operation 83 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i2 %wc_0 to i6" [cnn/conv_2.cpp:26]   --->   Operation 84 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i6 %sext_ln26, %zext_ln26_4" [cnn/conv_2.cpp:26]   --->   Operation 85 'add' 'add_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i6 %add_ln26_2 to i5" [cnn/conv_2.cpp:26]   --->   Operation 86 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln26, i5 0)" [cnn/conv_2.cpp:26]   --->   Operation 87 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %zext_ln21, %c_0" [cnn/conv_2.cpp:26]   --->   Operation 88 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i4 %add_ln26_1 to i8" [cnn/conv_2.cpp:26]   --->   Operation 89 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.91ns)   --->   "%add_ln26_3 = add i8 %mul_ln26, %zext_ln26_6" [cnn/conv_2.cpp:26]   --->   Operation 90 'add' 'add_ln26_3' <Predicate = (!icmp_ln21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_10 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln26_3, i5 0)" [cnn/conv_2.cpp:24]   --->   Operation 91 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i13 %tmp_10 to i14" [cnn/conv_2.cpp:24]   --->   Operation 92 'zext' 'zext_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.76ns)   --->   "br label %6" [cnn/conv_2.cpp:24]   --->   Operation 93 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str314, i32 %tmp_3)" [cnn/conv_2.cpp:29]   --->   Operation 94 'specregionend' 'empty_35' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "br label %4" [cnn/conv_2.cpp:18]   --->   Operation 95 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.06>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%w_sum_2 = phi float [ %w_sum_1, %W_Col_Loop_begin ], [ %w_sum_3, %7 ]"   --->   Operation 96 'phi' 'w_sum_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%ch_0 = phi i6 [ 0, %W_Col_Loop_begin ], [ %ch, %7 ]"   --->   Operation 97 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.42ns)   --->   "%icmp_ln24 = icmp eq i6 %ch_0, -32" [cnn/conv_2.cpp:24]   --->   Operation 98 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 99 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.82ns)   --->   "%ch = add i6 %ch_0, 1" [cnn/conv_2.cpp:24]   --->   Operation 100 'add' 'ch' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %7" [cnn/conv_2.cpp:24]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i6 %ch_0 to i10" [cnn/conv_2.cpp:26]   --->   Operation 102 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i6 %ch_0 to i14" [cnn/conv_2.cpp:26]   --->   Operation 103 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.73ns)   --->   "%add_ln26_4 = add i10 %zext_ln26_5, %tmp_9" [cnn/conv_2.cpp:26]   --->   Operation 104 'add' 'add_ln26_4' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_29_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %add_ln26_4, i6 0)" [cnn/conv_2.cpp:26]   --->   Operation 105 'bitconcatenate' 'tmp_29_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (2.07ns)   --->   "%add_ln26_5 = add i16 %zext_ln35_9, %tmp_29_cast" [cnn/conv_2.cpp:26]   --->   Operation 106 'add' 'add_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i16 %add_ln26_5 to i64" [cnn/conv_2.cpp:26]   --->   Operation 107 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%conv_2_weights_addr = getelementptr [18432 x float]* @conv_2_weights, i64 0, i64 %zext_ln26_8" [cnn/conv_2.cpp:26]   --->   Operation 108 'getelementptr' 'conv_2_weights_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.67ns)   --->   "%add_ln26_6 = add i14 %zext_ln26_7, %zext_ln24" [cnn/conv_2.cpp:26]   --->   Operation 109 'add' 'add_ln26_6' <Predicate = (!icmp_ln24)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i14 %add_ln26_6 to i64" [cnn/conv_2.cpp:26]   --->   Operation 110 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* @max_pool_1_out, i64 0, i64 %zext_ln26_9" [cnn/conv_2.cpp:26]   --->   Operation 111 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 112 [2/2] (3.25ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [cnn/conv_2.cpp:26]   --->   Operation 112 'load' 'conv_2_weights_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 113 [2/2] (3.25ns)   --->   "%max_pool_1_out_load = load float* %max_pool_1_out_addr, align 4" [cnn/conv_2.cpp:26]   --->   Operation 113 'load' 'max_pool_1_out_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7744> <RAM>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str415, i32 %tmp_4)" [cnn/conv_2.cpp:28]   --->   Operation 114 'specregionend' 'empty_34' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "br label %5" [cnn/conv_2.cpp:21]   --->   Operation 115 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 15.6>
ST_8 : Operation 116 [1/2] (3.25ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [cnn/conv_2.cpp:26]   --->   Operation 116 'load' 'conv_2_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 117 [1/2] (3.25ns)   --->   "%max_pool_1_out_load = load float* %max_pool_1_out_addr, align 4" [cnn/conv_2.cpp:26]   --->   Operation 117 'load' 'max_pool_1_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7744> <RAM>
ST_8 : Operation 118 [2/2] (12.3ns)   --->   "%tmp_5 = fmul float %conv_2_weights_load, %max_pool_1_out_load" [cnn/conv_2.cpp:26]   --->   Operation 118 'fmul' 'tmp_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 34.9>
ST_9 : Operation 119 [1/2] (12.3ns)   --->   "%tmp_5 = fmul float %conv_2_weights_load, %max_pool_1_out_load" [cnn/conv_2.cpp:26]   --->   Operation 119 'fmul' 'tmp_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_5" [cnn/conv_2.cpp:26]   --->   Operation 120 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 22.5>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str516) nounwind" [cnn/conv_2.cpp:25]   --->   Operation 121 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_5" [cnn/conv_2.cpp:26]   --->   Operation 122 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "br label %6" [cnn/conv_2.cpp:24]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 25.8>
ST_11 : Operation 124 [1/2] (3.25ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [cnn/conv_2.cpp:31]   --->   Operation 124 'load' 'conv_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_11 : Operation 125 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_2_bias_load" [cnn/conv_2.cpp:31]   --->   Operation 125 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 6> <Delay = 33.5>
ST_12 : Operation 126 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_2_bias_load" [cnn/conv_2.cpp:31]   --->   Operation 126 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [cnn/conv_2.cpp:34]   --->   Operation 127 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [cnn/conv_2.cpp:34]   --->   Operation 128 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [cnn/conv_2.cpp:34]   --->   Operation 129 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [cnn/conv_2.cpp:34]   --->   Operation 130 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [cnn/conv_2.cpp:34]   --->   Operation 131 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [cnn/conv_2.cpp:34]   --->   Operation 132 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (6.78ns)   --->   "%tmp_6 = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_2.cpp:34]   --->   Operation 133 'fcmp' 'tmp_6' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_6" [cnn/conv_2.cpp:34]   --->   Operation 134 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_4 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [cnn/conv_2.cpp:34]   --->   Operation 135 'select' 'w_sum_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (3.25ns)   --->   "store float %w_sum_4, float* %conv_out_addr, align 4" [cnn/conv_2.cpp:35]   --->   Operation 136 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7744> <RAM>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str213, i32 %tmp_2)" [cnn/conv_2.cpp:38]   --->   Operation 137 'specregionend' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "br label %3" [cnn/conv_2.cpp:14]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8              (br               ) [ 0111111111111]
r_0                 (phi              ) [ 0010111111111]
phi_mul             (phi              ) [ 0011111111111]
add_ln8             (add              ) [ 0111111111111]
icmp_ln8            (icmp             ) [ 0011111111111]
empty               (speclooptripcount) [ 0000000000000]
r                   (add              ) [ 0111111111111]
br_ln8              (br               ) [ 0000000000000]
specloopname_ln9    (specloopname     ) [ 0000000000000]
tmp_s               (specregionbegin  ) [ 0001111111111]
br_ln11             (br               ) [ 0011111111111]
ret_ln41            (ret              ) [ 0000000000000]
c_0                 (phi              ) [ 0001011111100]
icmp_ln11           (icmp             ) [ 0011111111111]
empty_29            (speclooptripcount) [ 0000000000000]
c                   (add              ) [ 0011111111111]
br_ln11             (br               ) [ 0000000000000]
specloopname_ln12   (specloopname     ) [ 0000000000000]
tmp_1               (specregionbegin  ) [ 0000111111111]
zext_ln35           (zext             ) [ 0000000000000]
add_ln35            (add              ) [ 0000000000000]
tmp_7               (bitconcatenate   ) [ 0000000000000]
zext_ln14           (zext             ) [ 0000111111111]
br_ln14             (br               ) [ 0011111111111]
empty_38            (specregionend    ) [ 0000000000000]
br_ln8              (br               ) [ 0111111111111]
f_0                 (phi              ) [ 0000100000000]
icmp_ln14           (icmp             ) [ 0011111111111]
empty_30            (speclooptripcount) [ 0000000000000]
f                   (add              ) [ 0011111111111]
br_ln14             (br               ) [ 0000000000000]
specloopname_ln15   (specloopname     ) [ 0000000000000]
tmp_2               (specregionbegin  ) [ 0000011111111]
zext_ln26           (zext             ) [ 0000011111100]
zext_ln35_9         (zext             ) [ 0000011111100]
zext_ln35_10        (zext             ) [ 0000000000000]
add_ln35_5          (add              ) [ 0000000000000]
zext_ln35_11        (zext             ) [ 0000000000000]
conv_out_addr       (getelementptr    ) [ 0000011111111]
br_ln18             (br               ) [ 0011111111111]
empty_37            (specregionend    ) [ 0000000000000]
br_ln11             (br               ) [ 0011111111111]
wr_0                (phi              ) [ 0000010000000]
w_sum_0             (phi              ) [ 0000011111111]
zext_ln18           (zext             ) [ 0000000000000]
icmp_ln18           (icmp             ) [ 0011111111111]
empty_31            (speclooptripcount) [ 0000000000000]
wr                  (add              ) [ 0011111111111]
br_ln18             (br               ) [ 0000000000000]
specloopname_ln19   (specloopname     ) [ 0000000000000]
tmp_3               (specregionbegin  ) [ 0000001111100]
zext_ln26_1         (zext             ) [ 0000000000000]
tmp_8               (bitconcatenate   ) [ 0000000000000]
zext_ln26_2         (zext             ) [ 0000000000000]
sub_ln26            (sub              ) [ 0000000000000]
sext_ln26           (sext             ) [ 0000001111100]
add_ln26            (add              ) [ 0000000000000]
zext_ln26_3         (zext             ) [ 0000000000000]
mul_ln26            (mul              ) [ 0000001111100]
br_ln21             (br               ) [ 0011111111111]
conv_2_bias_addr    (getelementptr    ) [ 0000000000010]
w_sum_1             (phi              ) [ 0011111111111]
wc_0                (phi              ) [ 0000001000000]
zext_ln21           (zext             ) [ 0000000000000]
icmp_ln21           (icmp             ) [ 0011111111111]
empty_32            (speclooptripcount) [ 0000000000000]
wc                  (add              ) [ 0011111111111]
br_ln21             (br               ) [ 0000000000000]
specloopname_ln22   (specloopname     ) [ 0000000000000]
tmp_4               (specregionbegin  ) [ 0000000111100]
zext_ln26_4         (zext             ) [ 0000000000000]
add_ln26_2          (add              ) [ 0000000000000]
trunc_ln26          (trunc            ) [ 0000000000000]
tmp_9               (bitconcatenate   ) [ 0000000111100]
add_ln26_1          (add              ) [ 0000000000000]
zext_ln26_6         (zext             ) [ 0000000000000]
add_ln26_3          (add              ) [ 0000000000000]
tmp_10              (bitconcatenate   ) [ 0000000000000]
zext_ln24           (zext             ) [ 0000000111100]
br_ln24             (br               ) [ 0011111111111]
empty_35            (specregionend    ) [ 0000000000000]
br_ln18             (br               ) [ 0011111111111]
w_sum_2             (phi              ) [ 0011111111111]
ch_0                (phi              ) [ 0000000100000]
icmp_ln24           (icmp             ) [ 0011111111111]
empty_33            (speclooptripcount) [ 0000000000000]
ch                  (add              ) [ 0011111111111]
br_ln24             (br               ) [ 0000000000000]
zext_ln26_5         (zext             ) [ 0000000000000]
zext_ln26_7         (zext             ) [ 0000000000000]
add_ln26_4          (add              ) [ 0000000000000]
tmp_29_cast         (bitconcatenate   ) [ 0000000000000]
add_ln26_5          (add              ) [ 0000000000000]
zext_ln26_8         (zext             ) [ 0000000000000]
conv_2_weights_addr (getelementptr    ) [ 0000000010000]
add_ln26_6          (add              ) [ 0000000000000]
zext_ln26_9         (zext             ) [ 0000000000000]
max_pool_1_out_addr (getelementptr    ) [ 0000000010000]
empty_34            (specregionend    ) [ 0000000000000]
br_ln21             (br               ) [ 0011111111111]
conv_2_weights_load (load             ) [ 0000000001000]
max_pool_1_out_load (load             ) [ 0000000001000]
tmp_5               (fmul             ) [ 0000000000100]
specloopname_ln25   (specloopname     ) [ 0000000000000]
w_sum_3             (fadd             ) [ 0011111111111]
br_ln24             (br               ) [ 0011111111111]
conv_2_bias_load    (load             ) [ 0000000000001]
w_sum               (fadd             ) [ 0000000000000]
bitcast_ln34        (bitcast          ) [ 0000000000000]
tmp                 (partselect       ) [ 0000000000000]
trunc_ln34          (trunc            ) [ 0000000000000]
icmp_ln34           (icmp             ) [ 0000000000000]
icmp_ln34_1         (icmp             ) [ 0000000000000]
or_ln34             (or               ) [ 0000000000000]
tmp_6               (fcmp             ) [ 0000000000000]
and_ln34            (and              ) [ 0000000000000]
w_sum_4             (select           ) [ 0000000000000]
store_ln35          (store            ) [ 0000000000000]
empty_36            (specregionend    ) [ 0000000000000]
br_ln14             (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_2_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_2_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str415"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str516"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="conv_out_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="14" slack="0"/>
<pin id="94" dir="1" index="3" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="conv_2_bias_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="7" slack="1"/>
<pin id="101" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_bias_addr/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_bias_load/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="conv_2_weights_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="16" slack="0"/>
<pin id="114" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_weights_addr/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="max_pool_1_out_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="14" slack="0"/>
<pin id="121" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="15" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_weights_load/7 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="13" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_1_out_load/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln35_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="13" slack="3"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/12 "/>
</bind>
</comp>

<comp id="141" class="1005" name="r_0_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="1"/>
<pin id="143" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="r_0_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="phi_mul_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="1"/>
<pin id="155" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="phi_mul_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="7" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="c_0_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="1"/>
<pin id="167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="c_0_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="4" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="f_0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="1"/>
<pin id="179" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="f_0_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="7" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="188" class="1005" name="wr_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="1"/>
<pin id="190" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="wr_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="2" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="199" class="1005" name="w_sum_0_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="w_sum_0_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="32" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/5 "/>
</bind>
</comp>

<comp id="211" class="1005" name="w_sum_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="w_sum_1_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="32" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="223" class="1005" name="wc_0_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="1"/>
<pin id="225" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="wc_0_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="2" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="234" class="1005" name="w_sum_2_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="w_sum_2_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="32" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2/7 "/>
</bind>
</comp>

<comp id="246" class="1005" name="ch_0_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="1"/>
<pin id="248" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="ch_0_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/7 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/9 w_sum/11 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_6_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln8_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="0" index="1" bw="5" slack="0"/>
<pin id="280" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln8_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="r_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln11_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="4" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="c_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln35_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln35_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="1"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_7_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="13" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln14_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="13" slack="0"/>
<pin id="327" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln14_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="7" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="f_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln26_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln35_9_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_9/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln35_10_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_10/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln35_5_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="13" slack="1"/>
<pin id="355" dir="0" index="1" bw="7" slack="0"/>
<pin id="356" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_5/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln35_11_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="14" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_11/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln18_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln18_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="wr_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln26_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="0"/>
<pin id="381" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_8_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="2" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln26_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sub_ln26_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="0" index="1" bw="2" slack="0"/>
<pin id="398" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln26_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln26_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="3"/>
<pin id="408" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln26_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="mul_ln26_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="0" index="1" bw="5" slack="0"/>
<pin id="418" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln21_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln21_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="wc_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln26_4_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln26_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="1"/>
<pin id="443" dir="0" index="1" bw="2" slack="0"/>
<pin id="444" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="trunc_ln26_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_9_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="0" index="1" bw="5" slack="0"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln26_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="0" index="1" bw="4" slack="3"/>
<pin id="461" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln26_6_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="0"/>
<pin id="466" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln26_3_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="1"/>
<pin id="470" dir="0" index="1" bw="4" slack="0"/>
<pin id="471" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_10_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="13" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="0"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln24_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="13" slack="0"/>
<pin id="483" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln24_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="0"/>
<pin id="487" dir="0" index="1" bw="6" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="ch_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln26_5_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="6" slack="0"/>
<pin id="499" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln26_7_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="6" slack="0"/>
<pin id="503" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln26_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="0"/>
<pin id="507" dir="0" index="1" bw="10" slack="1"/>
<pin id="508" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_29_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="0" index="1" bw="10" slack="0"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29_cast/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln26_5_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="3"/>
<pin id="520" dir="0" index="1" bw="16" slack="0"/>
<pin id="521" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln26_8_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="0"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln26_6_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="6" slack="0"/>
<pin id="530" dir="0" index="1" bw="13" slack="1"/>
<pin id="531" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln26_9_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="14" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="bitcast_ln34_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/12 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="0" index="2" bw="6" slack="0"/>
<pin id="546" dir="0" index="3" bw="6" slack="0"/>
<pin id="547" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="552" class="1004" name="trunc_ln34_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/12 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln34_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/12 "/>
</bind>
</comp>

<comp id="562" class="1004" name="icmp_ln34_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="23" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/12 "/>
</bind>
</comp>

<comp id="568" class="1004" name="or_ln34_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/12 "/>
</bind>
</comp>

<comp id="574" class="1004" name="and_ln34_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/12 "/>
</bind>
</comp>

<comp id="580" class="1004" name="w_sum_4_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="0" index="2" bw="32" slack="0"/>
<pin id="584" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_4/12 "/>
</bind>
</comp>

<comp id="589" class="1005" name="add_ln8_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="0"/>
<pin id="591" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="597" class="1005" name="r_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="605" class="1005" name="c_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="0"/>
<pin id="607" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="610" class="1005" name="zext_ln14_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="14" slack="1"/>
<pin id="612" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="618" class="1005" name="f_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="0"/>
<pin id="620" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="623" class="1005" name="zext_ln26_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="1"/>
<pin id="625" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="628" class="1005" name="zext_ln35_9_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="3"/>
<pin id="630" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln35_9 "/>
</bind>
</comp>

<comp id="633" class="1005" name="conv_out_addr_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="13" slack="3"/>
<pin id="635" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="641" class="1005" name="wr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="2" slack="0"/>
<pin id="643" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="646" class="1005" name="sext_ln26_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="6" slack="1"/>
<pin id="648" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="651" class="1005" name="mul_ln26_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="1"/>
<pin id="653" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26 "/>
</bind>
</comp>

<comp id="656" class="1005" name="conv_2_bias_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="6" slack="1"/>
<pin id="658" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_addr "/>
</bind>
</comp>

<comp id="664" class="1005" name="wc_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="2" slack="0"/>
<pin id="666" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="669" class="1005" name="tmp_9_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="10" slack="1"/>
<pin id="671" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="674" class="1005" name="zext_ln24_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="14" slack="1"/>
<pin id="676" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="682" class="1005" name="ch_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="0"/>
<pin id="684" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="687" class="1005" name="conv_2_weights_addr_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="15" slack="1"/>
<pin id="689" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_addr "/>
</bind>
</comp>

<comp id="692" class="1005" name="max_pool_1_out_addr_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="13" slack="1"/>
<pin id="694" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_addr "/>
</bind>
</comp>

<comp id="697" class="1005" name="conv_2_weights_load_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_load "/>
</bind>
</comp>

<comp id="702" class="1005" name="max_pool_1_out_load_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_load "/>
</bind>
</comp>

<comp id="707" class="1005" name="tmp_5_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="712" class="1005" name="w_sum_3_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="717" class="1005" name="conv_2_bias_load_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="110" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="117" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="221"><net_src comp="199" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="244"><net_src comp="211" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="238" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="234" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="199" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="104" pin="3"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="264" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="124" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="130" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="257" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="48" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="157" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="12" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="145" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="14" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="145" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="20" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="169" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="14" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="169" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="20" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="169" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="153" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="307" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="311" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="181" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="36" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="181" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="181" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="181" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="181" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="353" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="366"><net_src comp="192" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="192" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="50" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="192" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="54" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="192" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="58" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="192" pin="4"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="46" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="383" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="379" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="363" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="141" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="60" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="227" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="227" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="50" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="227" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="54" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="227" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="441" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="64" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="66" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="462"><net_src comp="421" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="165" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="68" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="468" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="66" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="484"><net_src comp="473" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="250" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="70" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="250" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="74" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="250" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="250" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="497" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="76" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="505" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="32" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="522"><net_src comp="510" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="518" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="532"><net_src comp="501" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="528" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="541"><net_src comp="257" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="80" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="82" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="84" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="555"><net_src comp="538" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="542" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="86" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="552" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="88" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="556" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="271" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="257" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="48" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="588"><net_src comp="580" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="592"><net_src comp="277" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="600"><net_src comp="289" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="608"><net_src comp="301" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="613"><net_src comp="325" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="621"><net_src comp="335" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="626"><net_src comp="341" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="631"><net_src comp="345" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="636"><net_src comp="90" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="644"><net_src comp="373" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="649"><net_src comp="401" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="654"><net_src comp="415" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="659"><net_src comp="97" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="667"><net_src comp="431" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="672"><net_src comp="450" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="677"><net_src comp="481" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="685"><net_src comp="491" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="690"><net_src comp="110" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="695"><net_src comp="117" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="700"><net_src comp="124" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="705"><net_src comp="130" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="710"><net_src comp="264" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="715"><net_src comp="257" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="720"><net_src comp="104" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="257" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {12 }
 - Input state : 
	Port: conv_2 : conv_2_weights | {7 8 }
	Port: conv_2 : max_pool_1_out | {7 8 }
	Port: conv_2 : conv_2_bias | {5 11 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln35 : 1
		add_ln35 : 2
		tmp_7 : 3
		zext_ln14 : 4
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln26 : 1
		zext_ln35_9 : 1
		zext_ln35_10 : 1
		add_ln35_5 : 2
		zext_ln35_11 : 3
		conv_out_addr : 4
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		zext_ln26_1 : 1
		tmp_8 : 1
		zext_ln26_2 : 2
		sub_ln26 : 3
		sext_ln26 : 4
		add_ln26 : 2
		zext_ln26_3 : 3
		mul_ln26 : 4
		conv_2_bias_load : 1
	State 6
		zext_ln21 : 1
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln26_4 : 1
		add_ln26_2 : 2
		trunc_ln26 : 3
		tmp_9 : 4
		add_ln26_1 : 2
		zext_ln26_6 : 3
		add_ln26_3 : 4
		tmp_10 : 5
		zext_ln24 : 6
	State 7
		icmp_ln24 : 1
		ch : 1
		br_ln24 : 2
		zext_ln26_5 : 1
		zext_ln26_7 : 1
		add_ln26_4 : 2
		tmp_29_cast : 3
		add_ln26_5 : 4
		zext_ln26_8 : 5
		conv_2_weights_addr : 6
		add_ln26_6 : 2
		zext_ln26_9 : 3
		max_pool_1_out_addr : 4
		conv_2_weights_load : 7
		max_pool_1_out_load : 5
	State 8
		tmp_5 : 1
	State 9
		w_sum_3 : 1
	State 10
	State 11
		w_sum : 1
	State 12
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_1 : 3
		or_ln34 : 4
		tmp_6 : 1
		and_ln34 : 4
		w_sum_4 : 4
		store_ln35 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_257     |    2    |   177   |   385   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_264     |    3    |   128   |   320   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |     tmp_6_fu_271    |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |    add_ln8_fu_277   |    0    |    0    |    15   |
|          |       r_fu_289      |    0    |    0    |    13   |
|          |       c_fu_301      |    0    |    0    |    13   |
|          |   add_ln35_fu_311   |    0    |    0    |    15   |
|          |       f_fu_335      |    0    |    0    |    15   |
|          |  add_ln35_5_fu_353  |    0    |    0    |    17   |
|          |      wr_fu_373      |    0    |    0    |    10   |
|    add   |   add_ln26_fu_405   |    0    |    0    |    13   |
|          |      wc_fu_431      |    0    |    0    |    10   |
|          |  add_ln26_2_fu_441  |    0    |    0    |    15   |
|          |  add_ln26_1_fu_458  |    0    |    0    |    13   |
|          |  add_ln26_3_fu_468  |    0    |    0    |    15   |
|          |      ch_fu_491      |    0    |    0    |    15   |
|          |  add_ln26_4_fu_505  |    0    |    0    |    14   |
|          |  add_ln26_5_fu_518  |    0    |    0    |    23   |
|          |  add_ln26_6_fu_528  |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln8_fu_283   |    0    |    0    |    9    |
|          |   icmp_ln11_fu_295  |    0    |    0    |    9    |
|          |   icmp_ln14_fu_329  |    0    |    0    |    11   |
|   icmp   |   icmp_ln18_fu_367  |    0    |    0    |    8    |
|          |   icmp_ln21_fu_425  |    0    |    0    |    8    |
|          |   icmp_ln24_fu_485  |    0    |    0    |    11   |
|          |   icmp_ln34_fu_556  |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_562 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|  select  |    w_sum_4_fu_580   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln26_fu_415   |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln26_fu_395   |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln34_fu_568   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln34_fu_574   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln35_fu_307  |    0    |    0    |    0    |
|          |   zext_ln14_fu_325  |    0    |    0    |    0    |
|          |   zext_ln26_fu_341  |    0    |    0    |    0    |
|          |  zext_ln35_9_fu_345 |    0    |    0    |    0    |
|          | zext_ln35_10_fu_349 |    0    |    0    |    0    |
|          | zext_ln35_11_fu_358 |    0    |    0    |    0    |
|          |   zext_ln18_fu_363  |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_379 |    0    |    0    |    0    |
|   zext   |  zext_ln26_2_fu_391 |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_411 |    0    |    0    |    0    |
|          |   zext_ln21_fu_421  |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_437 |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_464 |    0    |    0    |    0    |
|          |   zext_ln24_fu_481  |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_497 |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_501 |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_523 |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_533 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_7_fu_317    |    0    |    0    |    0    |
|          |     tmp_8_fu_383    |    0    |    0    |    0    |
|bitconcatenate|     tmp_9_fu_450    |    0    |    0    |    0    |
|          |    tmp_10_fu_473    |    0    |    0    |    0    |
|          |  tmp_29_cast_fu_510 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln26_fu_401  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln26_fu_446  |    0    |    0    |    0    |
|          |  trunc_ln34_fu_552  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_542     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   371   |   1328  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln8_reg_589      |    7   |
|        c_0_reg_165        |    4   |
|         c_reg_605         |    4   |
|        ch_0_reg_246       |    6   |
|         ch_reg_682        |    6   |
|  conv_2_bias_addr_reg_656 |    6   |
|  conv_2_bias_load_reg_717 |   32   |
|conv_2_weights_addr_reg_687|   15   |
|conv_2_weights_load_reg_697|   32   |
|   conv_out_addr_reg_633   |   13   |
|        f_0_reg_177        |    7   |
|         f_reg_618         |    7   |
|max_pool_1_out_addr_reg_692|   13   |
|max_pool_1_out_load_reg_702|   32   |
|      mul_ln26_reg_651     |    8   |
|      phi_mul_reg_153      |    7   |
|        r_0_reg_141        |    4   |
|         r_reg_597         |    4   |
|     sext_ln26_reg_646     |    6   |
|       tmp_5_reg_707       |   32   |
|       tmp_9_reg_669       |   10   |
|      w_sum_0_reg_199      |   32   |
|      w_sum_1_reg_211      |   32   |
|      w_sum_2_reg_234      |   32   |
|      w_sum_3_reg_712      |   32   |
|        wc_0_reg_223       |    2   |
|         wc_reg_664        |    2   |
|        wr_0_reg_188       |    2   |
|         wr_reg_641        |    2   |
|     zext_ln14_reg_610     |   14   |
|     zext_ln24_reg_674     |   14   |
|     zext_ln26_reg_623     |   64   |
|    zext_ln35_9_reg_628    |   16   |
+---------------------------+--------+
|           Total           |   499  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_124 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_130 |  p0  |   2  |  13  |   26   ||    9    |
|    r_0_reg_141    |  p0  |   2  |   4  |    8   ||    9    |
|  phi_mul_reg_153  |  p0  |   2  |   7  |   14   ||    9    |
|    c_0_reg_165    |  p0  |   2  |   4  |    8   ||    9    |
|  w_sum_0_reg_199  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_257    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_257    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_264    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_264    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   482  || 19.5505 ||   111   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   371  |  1328  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   111  |
|  Register |    -   |    -   |   499  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   19   |   870  |  1439  |
+-----------+--------+--------+--------+--------+
