-makelib ies/xil_defaultlib \
  "../../../../inner_product_fifo.srcs/sources_1/ip/ram2/ram2_sim_netlist.vhdl" \
-endlib

