library verilog;
use verilog.vl_types.all;
entity uvm_component_class_sv_unit is
end uvm_component_class_sv_unit;
