{"vcs1":{"timestamp_begin":1731598275.131123606, "rt":1.94, "ut":0.29, "st":0.28}}
{"vcselab":{"timestamp_begin":1731598277.151005628, "rt":1.56, "ut":0.29, "st":0.17}}
{"link":{"timestamp_begin":1731598278.789914786, "rt":0.34, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731598274.468238819}
{"VCS_COMP_START_TIME": 1731598274.468238819}
{"VCS_COMP_END_TIME": 1731598281.343396094}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333544}}
{"stitch_vcselab": {"peak_mem": 231560}}
