-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity StreamingDataflowPartition_0_IODMA_0_Mem2Stream_Batch is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_in_V_AWVALID : OUT STD_LOGIC;
    m_axi_in_V_AWREADY : IN STD_LOGIC;
    m_axi_in_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_in_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_in_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_WVALID : OUT STD_LOGIC;
    m_axi_in_V_WREADY : IN STD_LOGIC;
    m_axi_in_V_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_in_V_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_WLAST : OUT STD_LOGIC;
    m_axi_in_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_ARVALID : OUT STD_LOGIC;
    m_axi_in_V_ARREADY : IN STD_LOGIC;
    m_axi_in_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_in_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_in_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_RVALID : IN STD_LOGIC;
    m_axi_in_V_RREADY : OUT STD_LOGIC;
    m_axi_in_V_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_in_V_RLAST : IN STD_LOGIC;
    m_axi_in_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_BVALID : IN STD_LOGIC;
    m_axi_in_V_BREADY : OUT STD_LOGIC;
    m_axi_in_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_V_offset : IN STD_LOGIC_VECTOR (63 downto 0);
    out_V_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V_TVALID : OUT STD_LOGIC;
    out_V_V_TREADY : IN STD_LOGIC;
    numReps : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of StreamingDataflowPartition_0_IODMA_0_Mem2Stream_Batch is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal in_V_offset1_reg_176 : STD_LOGIC_VECTOR (62 downto 0);
    signal icmp_ln168_fu_114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_reg_185 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln166_fu_100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln170_fu_132_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln170_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Mem2Stream_fu_62_ap_start : STD_LOGIC;
    signal grp_Mem2Stream_fu_62_ap_done : STD_LOGIC;
    signal grp_Mem2Stream_fu_62_ap_idle : STD_LOGIC;
    signal grp_Mem2Stream_fu_62_ap_ready : STD_LOGIC;
    signal grp_Mem2Stream_fu_62_m_axi_in_V_AWVALID : STD_LOGIC;
    signal grp_Mem2Stream_fu_62_m_axi_in_V_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_WVALID : STD_LOGIC;
    signal grp_Mem2Stream_fu_62_m_axi_in_V_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_WLAST : STD_LOGIC;
    signal grp_Mem2Stream_fu_62_m_axi_in_V_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_ARVALID : STD_LOGIC;
    signal grp_Mem2Stream_fu_62_m_axi_in_V_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem2Stream_fu_62_m_axi_in_V_RREADY : STD_LOGIC;
    signal grp_Mem2Stream_fu_62_m_axi_in_V_BREADY : STD_LOGIC;
    signal grp_Mem2Stream_fu_62_out_V_V_TDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Mem2Stream_fu_62_out_V_V_TVALID : STD_LOGIC;
    signal grp_Mem2Stream_fu_62_out_V_V_TREADY : STD_LOGIC;
    signal grp_Mem2Stream_16u_80u_s_fu_72_ap_start : STD_LOGIC;
    signal grp_Mem2Stream_16u_80u_s_fu_72_ap_done : STD_LOGIC;
    signal grp_Mem2Stream_16u_80u_s_fu_72_ap_idle : STD_LOGIC;
    signal grp_Mem2Stream_16u_80u_s_fu_72_ap_ready : STD_LOGIC;
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWVALID : STD_LOGIC;
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_WVALID : STD_LOGIC;
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_WLAST : STD_LOGIC;
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARVALID : STD_LOGIC;
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_RREADY : STD_LOGIC;
    signal grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_BREADY : STD_LOGIC;
    signal grp_Mem2Stream_16u_80u_s_fu_72_out_V_V_TDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Mem2Stream_16u_80u_s_fu_72_out_V_V_TVALID : STD_LOGIC;
    signal grp_Mem2Stream_16u_80u_s_fu_72_out_V_V_TREADY : STD_LOGIC;
    signal grp_Mem2Stream_fu_62_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_Mem2Stream_16u_80u_s_fu_72_ap_start_reg : STD_LOGIC := '0';
    signal rep_2_fu_46 : STD_LOGIC_VECTOR (31 downto 0);
    signal rep_3_fu_140_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal rep_fu_151_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal repsLeft_fu_105_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln167_fu_110_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln170_fu_120_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln170_1_fu_126_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal regslice_both_out_V_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal out_V_V_TDATA_int : STD_LOGIC_VECTOR (15 downto 0);
    signal out_V_V_TVALID_int : STD_LOGIC;
    signal out_V_V_TREADY_int : STD_LOGIC;
    signal regslice_both_out_V_V_U_vld_out : STD_LOGIC;

    component StreamingDataflowPartition_0_IODMA_0_Mem2Stream IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_in_V_AWVALID : OUT STD_LOGIC;
        m_axi_in_V_AWREADY : IN STD_LOGIC;
        m_axi_in_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_WVALID : OUT STD_LOGIC;
        m_axi_in_V_WREADY : IN STD_LOGIC;
        m_axi_in_V_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_in_V_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_WLAST : OUT STD_LOGIC;
        m_axi_in_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_ARVALID : OUT STD_LOGIC;
        m_axi_in_V_ARREADY : IN STD_LOGIC;
        m_axi_in_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RVALID : IN STD_LOGIC;
        m_axi_in_V_RREADY : OUT STD_LOGIC;
        m_axi_in_V_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_in_V_RLAST : IN STD_LOGIC;
        m_axi_in_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_BVALID : IN STD_LOGIC;
        m_axi_in_V_BREADY : OUT STD_LOGIC;
        m_axi_in_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_V_offset : IN STD_LOGIC_VECTOR (62 downto 0);
        in_V_offset1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_TVALID : OUT STD_LOGIC;
        out_V_V_TREADY : IN STD_LOGIC );
    end component;


    component StreamingDataflowPartition_0_IODMA_0_Mem2Stream_16u_80u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_in_V_AWVALID : OUT STD_LOGIC;
        m_axi_in_V_AWREADY : IN STD_LOGIC;
        m_axi_in_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_WVALID : OUT STD_LOGIC;
        m_axi_in_V_WREADY : IN STD_LOGIC;
        m_axi_in_V_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_in_V_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_WLAST : OUT STD_LOGIC;
        m_axi_in_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_ARVALID : OUT STD_LOGIC;
        m_axi_in_V_ARREADY : IN STD_LOGIC;
        m_axi_in_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RVALID : IN STD_LOGIC;
        m_axi_in_V_RREADY : OUT STD_LOGIC;
        m_axi_in_V_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_in_V_RLAST : IN STD_LOGIC;
        m_axi_in_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_BVALID : IN STD_LOGIC;
        m_axi_in_V_BREADY : OUT STD_LOGIC;
        m_axi_in_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_V_offset : IN STD_LOGIC_VECTOR (62 downto 0);
        in_V_offset1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_TVALID : OUT STD_LOGIC;
        out_V_V_TREADY : IN STD_LOGIC );
    end component;


    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_Mem2Stream_fu_62 : component StreamingDataflowPartition_0_IODMA_0_Mem2Stream
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Mem2Stream_fu_62_ap_start,
        ap_done => grp_Mem2Stream_fu_62_ap_done,
        ap_idle => grp_Mem2Stream_fu_62_ap_idle,
        ap_ready => grp_Mem2Stream_fu_62_ap_ready,
        m_axi_in_V_AWVALID => grp_Mem2Stream_fu_62_m_axi_in_V_AWVALID,
        m_axi_in_V_AWREADY => ap_const_logic_0,
        m_axi_in_V_AWADDR => grp_Mem2Stream_fu_62_m_axi_in_V_AWADDR,
        m_axi_in_V_AWID => grp_Mem2Stream_fu_62_m_axi_in_V_AWID,
        m_axi_in_V_AWLEN => grp_Mem2Stream_fu_62_m_axi_in_V_AWLEN,
        m_axi_in_V_AWSIZE => grp_Mem2Stream_fu_62_m_axi_in_V_AWSIZE,
        m_axi_in_V_AWBURST => grp_Mem2Stream_fu_62_m_axi_in_V_AWBURST,
        m_axi_in_V_AWLOCK => grp_Mem2Stream_fu_62_m_axi_in_V_AWLOCK,
        m_axi_in_V_AWCACHE => grp_Mem2Stream_fu_62_m_axi_in_V_AWCACHE,
        m_axi_in_V_AWPROT => grp_Mem2Stream_fu_62_m_axi_in_V_AWPROT,
        m_axi_in_V_AWQOS => grp_Mem2Stream_fu_62_m_axi_in_V_AWQOS,
        m_axi_in_V_AWREGION => grp_Mem2Stream_fu_62_m_axi_in_V_AWREGION,
        m_axi_in_V_AWUSER => grp_Mem2Stream_fu_62_m_axi_in_V_AWUSER,
        m_axi_in_V_WVALID => grp_Mem2Stream_fu_62_m_axi_in_V_WVALID,
        m_axi_in_V_WREADY => ap_const_logic_0,
        m_axi_in_V_WDATA => grp_Mem2Stream_fu_62_m_axi_in_V_WDATA,
        m_axi_in_V_WSTRB => grp_Mem2Stream_fu_62_m_axi_in_V_WSTRB,
        m_axi_in_V_WLAST => grp_Mem2Stream_fu_62_m_axi_in_V_WLAST,
        m_axi_in_V_WID => grp_Mem2Stream_fu_62_m_axi_in_V_WID,
        m_axi_in_V_WUSER => grp_Mem2Stream_fu_62_m_axi_in_V_WUSER,
        m_axi_in_V_ARVALID => grp_Mem2Stream_fu_62_m_axi_in_V_ARVALID,
        m_axi_in_V_ARREADY => m_axi_in_V_ARREADY,
        m_axi_in_V_ARADDR => grp_Mem2Stream_fu_62_m_axi_in_V_ARADDR,
        m_axi_in_V_ARID => grp_Mem2Stream_fu_62_m_axi_in_V_ARID,
        m_axi_in_V_ARLEN => grp_Mem2Stream_fu_62_m_axi_in_V_ARLEN,
        m_axi_in_V_ARSIZE => grp_Mem2Stream_fu_62_m_axi_in_V_ARSIZE,
        m_axi_in_V_ARBURST => grp_Mem2Stream_fu_62_m_axi_in_V_ARBURST,
        m_axi_in_V_ARLOCK => grp_Mem2Stream_fu_62_m_axi_in_V_ARLOCK,
        m_axi_in_V_ARCACHE => grp_Mem2Stream_fu_62_m_axi_in_V_ARCACHE,
        m_axi_in_V_ARPROT => grp_Mem2Stream_fu_62_m_axi_in_V_ARPROT,
        m_axi_in_V_ARQOS => grp_Mem2Stream_fu_62_m_axi_in_V_ARQOS,
        m_axi_in_V_ARREGION => grp_Mem2Stream_fu_62_m_axi_in_V_ARREGION,
        m_axi_in_V_ARUSER => grp_Mem2Stream_fu_62_m_axi_in_V_ARUSER,
        m_axi_in_V_RVALID => m_axi_in_V_RVALID,
        m_axi_in_V_RREADY => grp_Mem2Stream_fu_62_m_axi_in_V_RREADY,
        m_axi_in_V_RDATA => m_axi_in_V_RDATA,
        m_axi_in_V_RLAST => m_axi_in_V_RLAST,
        m_axi_in_V_RID => m_axi_in_V_RID,
        m_axi_in_V_RUSER => m_axi_in_V_RUSER,
        m_axi_in_V_RRESP => m_axi_in_V_RRESP,
        m_axi_in_V_BVALID => ap_const_logic_0,
        m_axi_in_V_BREADY => grp_Mem2Stream_fu_62_m_axi_in_V_BREADY,
        m_axi_in_V_BRESP => ap_const_lv2_0,
        m_axi_in_V_BID => ap_const_lv1_0,
        m_axi_in_V_BUSER => ap_const_lv1_0,
        in_V_offset => in_V_offset1_reg_176,
        in_V_offset1 => add_ln170_reg_189,
        out_V_V_TDATA => grp_Mem2Stream_fu_62_out_V_V_TDATA,
        out_V_V_TVALID => grp_Mem2Stream_fu_62_out_V_V_TVALID,
        out_V_V_TREADY => grp_Mem2Stream_fu_62_out_V_V_TREADY);

    grp_Mem2Stream_16u_80u_s_fu_72 : component StreamingDataflowPartition_0_IODMA_0_Mem2Stream_16u_80u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Mem2Stream_16u_80u_s_fu_72_ap_start,
        ap_done => grp_Mem2Stream_16u_80u_s_fu_72_ap_done,
        ap_idle => grp_Mem2Stream_16u_80u_s_fu_72_ap_idle,
        ap_ready => grp_Mem2Stream_16u_80u_s_fu_72_ap_ready,
        m_axi_in_V_AWVALID => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWVALID,
        m_axi_in_V_AWREADY => ap_const_logic_0,
        m_axi_in_V_AWADDR => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWADDR,
        m_axi_in_V_AWID => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWID,
        m_axi_in_V_AWLEN => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWLEN,
        m_axi_in_V_AWSIZE => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWSIZE,
        m_axi_in_V_AWBURST => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWBURST,
        m_axi_in_V_AWLOCK => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWLOCK,
        m_axi_in_V_AWCACHE => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWCACHE,
        m_axi_in_V_AWPROT => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWPROT,
        m_axi_in_V_AWQOS => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWQOS,
        m_axi_in_V_AWREGION => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWREGION,
        m_axi_in_V_AWUSER => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_AWUSER,
        m_axi_in_V_WVALID => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_WVALID,
        m_axi_in_V_WREADY => ap_const_logic_0,
        m_axi_in_V_WDATA => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_WDATA,
        m_axi_in_V_WSTRB => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_WSTRB,
        m_axi_in_V_WLAST => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_WLAST,
        m_axi_in_V_WID => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_WID,
        m_axi_in_V_WUSER => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_WUSER,
        m_axi_in_V_ARVALID => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARVALID,
        m_axi_in_V_ARREADY => m_axi_in_V_ARREADY,
        m_axi_in_V_ARADDR => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARADDR,
        m_axi_in_V_ARID => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARID,
        m_axi_in_V_ARLEN => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARLEN,
        m_axi_in_V_ARSIZE => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARSIZE,
        m_axi_in_V_ARBURST => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARBURST,
        m_axi_in_V_ARLOCK => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARLOCK,
        m_axi_in_V_ARCACHE => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARCACHE,
        m_axi_in_V_ARPROT => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARPROT,
        m_axi_in_V_ARQOS => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARQOS,
        m_axi_in_V_ARREGION => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARREGION,
        m_axi_in_V_ARUSER => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARUSER,
        m_axi_in_V_RVALID => m_axi_in_V_RVALID,
        m_axi_in_V_RREADY => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_RREADY,
        m_axi_in_V_RDATA => m_axi_in_V_RDATA,
        m_axi_in_V_RLAST => m_axi_in_V_RLAST,
        m_axi_in_V_RID => m_axi_in_V_RID,
        m_axi_in_V_RUSER => m_axi_in_V_RUSER,
        m_axi_in_V_RRESP => m_axi_in_V_RRESP,
        m_axi_in_V_BVALID => ap_const_logic_0,
        m_axi_in_V_BREADY => grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_BREADY,
        m_axi_in_V_BRESP => ap_const_lv2_0,
        m_axi_in_V_BID => ap_const_lv1_0,
        m_axi_in_V_BUSER => ap_const_lv1_0,
        in_V_offset => in_V_offset1_reg_176,
        in_V_offset1 => add_ln170_reg_189,
        out_V_V_TDATA => grp_Mem2Stream_16u_80u_s_fu_72_out_V_V_TDATA,
        out_V_V_TVALID => grp_Mem2Stream_16u_80u_s_fu_72_out_V_V_TVALID,
        out_V_V_TREADY => grp_Mem2Stream_16u_80u_s_fu_72_out_V_V_TREADY);

    regslice_both_out_V_V_U : component regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => out_V_V_TDATA_int,
        vld_in => out_V_V_TVALID_int,
        ack_in => out_V_V_TREADY_int,
        data_out => out_V_V_TDATA,
        vld_out => regslice_both_out_V_V_U_vld_out,
        ack_out => out_V_V_TREADY,
        apdone_blk => regslice_both_out_V_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((regslice_both_out_V_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_Mem2Stream_16u_80u_s_fu_72_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Mem2Stream_16u_80u_s_fu_72_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln168_fu_114_p2 = ap_const_lv1_0) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_Mem2Stream_16u_80u_s_fu_72_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Mem2Stream_16u_80u_s_fu_72_ap_ready = ap_const_logic_1)) then 
                    grp_Mem2Stream_16u_80u_s_fu_72_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Mem2Stream_fu_62_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Mem2Stream_fu_62_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln168_fu_114_p2 = ap_const_lv1_1) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_Mem2Stream_fu_62_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Mem2Stream_fu_62_ap_ready = ap_const_logic_1)) then 
                    grp_Mem2Stream_fu_62_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    rep_2_fu_46_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln168_fu_114_p2 = ap_const_lv1_1) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                rep_2_fu_46 <= rep_fu_151_p2;
            elsif (((icmp_ln168_fu_114_p2 = ap_const_lv1_0) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                rep_2_fu_46 <= rep_3_fu_140_p2;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                rep_2_fu_46 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    add_ln170_reg_189(31 downto 3) <= add_ln170_fu_132_p2(31 downto 3);
                icmp_ln168_reg_185 <= icmp_ln168_fu_114_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                in_V_offset1_reg_176 <= in_V_offset(63 downto 1);
            end if;
        end if;
    end process;
    add_ln170_reg_189(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln166_fu_100_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, regslice_both_out_V_V_U_apdone_blk, ap_block_state3_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((regslice_both_out_V_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln170_fu_132_p2 <= std_logic_vector(unsigned(shl_ln170_fu_120_p2) + unsigned(shl_ln170_1_fu_126_p2));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(icmp_ln168_reg_185, grp_Mem2Stream_fu_62_ap_done, grp_Mem2Stream_16u_80u_s_fu_72_ap_done)
    begin
                ap_block_state3_on_subcall_done <= (((icmp_ln168_reg_185 = ap_const_lv1_0) and (grp_Mem2Stream_16u_80u_s_fu_72_ap_done = ap_const_logic_0)) or ((icmp_ln168_reg_185 = ap_const_lv1_1) and (grp_Mem2Stream_fu_62_ap_done = ap_const_logic_0)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state4, regslice_both_out_V_V_U_apdone_blk)
    begin
        if (((regslice_both_out_V_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4, regslice_both_out_V_V_U_apdone_blk)
    begin
        if (((regslice_both_out_V_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_Mem2Stream_16u_80u_s_fu_72_ap_start <= grp_Mem2Stream_16u_80u_s_fu_72_ap_start_reg;
    grp_Mem2Stream_16u_80u_s_fu_72_out_V_V_TREADY <= (out_V_V_TREADY_int and ap_CS_fsm_state3);
    grp_Mem2Stream_fu_62_ap_start <= grp_Mem2Stream_fu_62_ap_start_reg;
    grp_Mem2Stream_fu_62_out_V_V_TREADY <= (out_V_V_TREADY_int and ap_CS_fsm_state3);
    icmp_ln166_fu_100_p2 <= "1" when (rep_2_fu_46 = numReps) else "0";
    icmp_ln168_fu_114_p2 <= "1" when (trunc_ln167_fu_110_p1 = ap_const_lv4_0) else "0";

    m_axi_in_V_ARADDR_assign_proc : process(icmp_ln168_fu_114_p2, icmp_ln168_reg_185, ap_CS_fsm_state2, icmp_ln166_fu_100_p2, grp_Mem2Stream_fu_62_m_axi_in_V_ARADDR, grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARADDR, ap_CS_fsm_state3)
    begin
        if ((((icmp_ln168_reg_185 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_0) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARADDR <= grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARADDR;
        elsif ((((icmp_ln168_reg_185 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_1) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARADDR <= grp_Mem2Stream_fu_62_m_axi_in_V_ARADDR;
        else 
            m_axi_in_V_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_in_V_ARBURST_assign_proc : process(icmp_ln168_fu_114_p2, icmp_ln168_reg_185, ap_CS_fsm_state2, icmp_ln166_fu_100_p2, grp_Mem2Stream_fu_62_m_axi_in_V_ARBURST, grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARBURST, ap_CS_fsm_state3)
    begin
        if ((((icmp_ln168_reg_185 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_0) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARBURST <= grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARBURST;
        elsif ((((icmp_ln168_reg_185 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_1) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARBURST <= grp_Mem2Stream_fu_62_m_axi_in_V_ARBURST;
        else 
            m_axi_in_V_ARBURST <= "XX";
        end if; 
    end process;


    m_axi_in_V_ARCACHE_assign_proc : process(icmp_ln168_fu_114_p2, icmp_ln168_reg_185, ap_CS_fsm_state2, icmp_ln166_fu_100_p2, grp_Mem2Stream_fu_62_m_axi_in_V_ARCACHE, grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARCACHE, ap_CS_fsm_state3)
    begin
        if ((((icmp_ln168_reg_185 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_0) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARCACHE <= grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARCACHE;
        elsif ((((icmp_ln168_reg_185 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_1) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARCACHE <= grp_Mem2Stream_fu_62_m_axi_in_V_ARCACHE;
        else 
            m_axi_in_V_ARCACHE <= "XXXX";
        end if; 
    end process;


    m_axi_in_V_ARID_assign_proc : process(icmp_ln168_fu_114_p2, icmp_ln168_reg_185, ap_CS_fsm_state2, icmp_ln166_fu_100_p2, grp_Mem2Stream_fu_62_m_axi_in_V_ARID, grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARID, ap_CS_fsm_state3)
    begin
        if ((((icmp_ln168_reg_185 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_0) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARID <= grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARID;
        elsif ((((icmp_ln168_reg_185 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_1) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARID <= grp_Mem2Stream_fu_62_m_axi_in_V_ARID;
        else 
            m_axi_in_V_ARID <= "X";
        end if; 
    end process;


    m_axi_in_V_ARLEN_assign_proc : process(icmp_ln168_fu_114_p2, icmp_ln168_reg_185, ap_CS_fsm_state2, icmp_ln166_fu_100_p2, grp_Mem2Stream_fu_62_m_axi_in_V_ARLEN, grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARLEN, ap_CS_fsm_state3)
    begin
        if ((((icmp_ln168_reg_185 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_0) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARLEN <= grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARLEN;
        elsif ((((icmp_ln168_reg_185 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_1) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARLEN <= grp_Mem2Stream_fu_62_m_axi_in_V_ARLEN;
        else 
            m_axi_in_V_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_in_V_ARLOCK_assign_proc : process(icmp_ln168_fu_114_p2, icmp_ln168_reg_185, ap_CS_fsm_state2, icmp_ln166_fu_100_p2, grp_Mem2Stream_fu_62_m_axi_in_V_ARLOCK, grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARLOCK, ap_CS_fsm_state3)
    begin
        if ((((icmp_ln168_reg_185 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_0) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARLOCK <= grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARLOCK;
        elsif ((((icmp_ln168_reg_185 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_1) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARLOCK <= grp_Mem2Stream_fu_62_m_axi_in_V_ARLOCK;
        else 
            m_axi_in_V_ARLOCK <= "XX";
        end if; 
    end process;


    m_axi_in_V_ARPROT_assign_proc : process(icmp_ln168_fu_114_p2, icmp_ln168_reg_185, ap_CS_fsm_state2, icmp_ln166_fu_100_p2, grp_Mem2Stream_fu_62_m_axi_in_V_ARPROT, grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARPROT, ap_CS_fsm_state3)
    begin
        if ((((icmp_ln168_reg_185 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_0) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARPROT <= grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARPROT;
        elsif ((((icmp_ln168_reg_185 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_1) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARPROT <= grp_Mem2Stream_fu_62_m_axi_in_V_ARPROT;
        else 
            m_axi_in_V_ARPROT <= "XXX";
        end if; 
    end process;


    m_axi_in_V_ARQOS_assign_proc : process(icmp_ln168_fu_114_p2, icmp_ln168_reg_185, ap_CS_fsm_state2, icmp_ln166_fu_100_p2, grp_Mem2Stream_fu_62_m_axi_in_V_ARQOS, grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARQOS, ap_CS_fsm_state3)
    begin
        if ((((icmp_ln168_reg_185 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_0) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARQOS <= grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARQOS;
        elsif ((((icmp_ln168_reg_185 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_1) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARQOS <= grp_Mem2Stream_fu_62_m_axi_in_V_ARQOS;
        else 
            m_axi_in_V_ARQOS <= "XXXX";
        end if; 
    end process;


    m_axi_in_V_ARREGION_assign_proc : process(icmp_ln168_fu_114_p2, icmp_ln168_reg_185, ap_CS_fsm_state2, icmp_ln166_fu_100_p2, grp_Mem2Stream_fu_62_m_axi_in_V_ARREGION, grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARREGION, ap_CS_fsm_state3)
    begin
        if ((((icmp_ln168_reg_185 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_0) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARREGION <= grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARREGION;
        elsif ((((icmp_ln168_reg_185 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_1) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARREGION <= grp_Mem2Stream_fu_62_m_axi_in_V_ARREGION;
        else 
            m_axi_in_V_ARREGION <= "XXXX";
        end if; 
    end process;


    m_axi_in_V_ARSIZE_assign_proc : process(icmp_ln168_fu_114_p2, icmp_ln168_reg_185, ap_CS_fsm_state2, icmp_ln166_fu_100_p2, grp_Mem2Stream_fu_62_m_axi_in_V_ARSIZE, grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARSIZE, ap_CS_fsm_state3)
    begin
        if ((((icmp_ln168_reg_185 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_0) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARSIZE <= grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARSIZE;
        elsif ((((icmp_ln168_reg_185 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_1) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARSIZE <= grp_Mem2Stream_fu_62_m_axi_in_V_ARSIZE;
        else 
            m_axi_in_V_ARSIZE <= "XXX";
        end if; 
    end process;


    m_axi_in_V_ARUSER_assign_proc : process(icmp_ln168_fu_114_p2, icmp_ln168_reg_185, ap_CS_fsm_state2, icmp_ln166_fu_100_p2, grp_Mem2Stream_fu_62_m_axi_in_V_ARUSER, grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARUSER, ap_CS_fsm_state3)
    begin
        if ((((icmp_ln168_reg_185 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_0) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARUSER <= grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARUSER;
        elsif ((((icmp_ln168_reg_185 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_1) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARUSER <= grp_Mem2Stream_fu_62_m_axi_in_V_ARUSER;
        else 
            m_axi_in_V_ARUSER <= "X";
        end if; 
    end process;


    m_axi_in_V_ARVALID_assign_proc : process(icmp_ln168_fu_114_p2, icmp_ln168_reg_185, ap_CS_fsm_state2, icmp_ln166_fu_100_p2, grp_Mem2Stream_fu_62_m_axi_in_V_ARVALID, grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARVALID, ap_CS_fsm_state3)
    begin
        if ((((icmp_ln168_reg_185 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_0) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARVALID <= grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_ARVALID;
        elsif ((((icmp_ln168_reg_185 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_1) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_ARVALID <= grp_Mem2Stream_fu_62_m_axi_in_V_ARVALID;
        else 
            m_axi_in_V_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_in_V_AWADDR <= ap_const_lv64_0;
    m_axi_in_V_AWBURST <= ap_const_lv2_0;
    m_axi_in_V_AWCACHE <= ap_const_lv4_0;
    m_axi_in_V_AWID <= ap_const_lv1_0;
    m_axi_in_V_AWLEN <= ap_const_lv32_0;
    m_axi_in_V_AWLOCK <= ap_const_lv2_0;
    m_axi_in_V_AWPROT <= ap_const_lv3_0;
    m_axi_in_V_AWQOS <= ap_const_lv4_0;
    m_axi_in_V_AWREGION <= ap_const_lv4_0;
    m_axi_in_V_AWSIZE <= ap_const_lv3_0;
    m_axi_in_V_AWUSER <= ap_const_lv1_0;
    m_axi_in_V_AWVALID <= ap_const_logic_0;
    m_axi_in_V_BREADY <= ap_const_logic_0;

    m_axi_in_V_RREADY_assign_proc : process(icmp_ln168_fu_114_p2, icmp_ln168_reg_185, ap_CS_fsm_state2, icmp_ln166_fu_100_p2, grp_Mem2Stream_fu_62_m_axi_in_V_RREADY, grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_RREADY, ap_CS_fsm_state3)
    begin
        if ((((icmp_ln168_reg_185 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_0) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_RREADY <= grp_Mem2Stream_16u_80u_s_fu_72_m_axi_in_V_RREADY;
        elsif ((((icmp_ln168_reg_185 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln168_fu_114_p2 = ap_const_lv1_1) and (icmp_ln166_fu_100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_in_V_RREADY <= grp_Mem2Stream_fu_62_m_axi_in_V_RREADY;
        else 
            m_axi_in_V_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_in_V_WDATA <= ap_const_lv16_0;
    m_axi_in_V_WID <= ap_const_lv1_0;
    m_axi_in_V_WLAST <= ap_const_logic_0;
    m_axi_in_V_WSTRB <= ap_const_lv2_0;
    m_axi_in_V_WUSER <= ap_const_lv1_0;
    m_axi_in_V_WVALID <= ap_const_logic_0;

    out_V_V_TDATA_int_assign_proc : process(icmp_ln168_reg_185, grp_Mem2Stream_fu_62_out_V_V_TDATA, grp_Mem2Stream_fu_62_out_V_V_TVALID, grp_Mem2Stream_16u_80u_s_fu_72_out_V_V_TDATA, grp_Mem2Stream_16u_80u_s_fu_72_out_V_V_TVALID, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
            if (((icmp_ln168_reg_185 = ap_const_lv1_0) and (grp_Mem2Stream_16u_80u_s_fu_72_out_V_V_TVALID = ap_const_logic_1))) then 
                out_V_V_TDATA_int <= grp_Mem2Stream_16u_80u_s_fu_72_out_V_V_TDATA;
            elsif (((icmp_ln168_reg_185 = ap_const_lv1_1) and (grp_Mem2Stream_fu_62_out_V_V_TVALID = ap_const_logic_1))) then 
                out_V_V_TDATA_int <= grp_Mem2Stream_fu_62_out_V_V_TDATA;
            else 
                out_V_V_TDATA_int <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            out_V_V_TDATA_int <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    out_V_V_TVALID <= regslice_both_out_V_V_U_vld_out;

    out_V_V_TVALID_int_assign_proc : process(icmp_ln168_reg_185, grp_Mem2Stream_fu_62_out_V_V_TVALID, grp_Mem2Stream_16u_80u_s_fu_72_out_V_V_TVALID, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
            if ((icmp_ln168_reg_185 = ap_const_lv1_0)) then 
                out_V_V_TVALID_int <= grp_Mem2Stream_16u_80u_s_fu_72_out_V_V_TVALID;
            elsif ((icmp_ln168_reg_185 = ap_const_lv1_1)) then 
                out_V_V_TVALID_int <= grp_Mem2Stream_fu_62_out_V_V_TVALID;
            else 
                out_V_V_TVALID_int <= ap_const_logic_0;
            end if;
        else 
            out_V_V_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;

    rep_3_fu_140_p2 <= std_logic_vector(unsigned(rep_2_fu_46) + unsigned(ap_const_lv32_1));
    rep_fu_151_p2 <= std_logic_vector(unsigned(rep_2_fu_46) + unsigned(ap_const_lv32_10));
    repsLeft_fu_105_p2 <= std_logic_vector(unsigned(numReps) - unsigned(rep_2_fu_46));
    shl_ln170_1_fu_126_p2 <= std_logic_vector(shift_left(unsigned(rep_2_fu_46),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    shl_ln170_fu_120_p2 <= std_logic_vector(shift_left(unsigned(rep_2_fu_46),to_integer(unsigned('0' & ap_const_lv32_5(31-1 downto 0)))));
    trunc_ln167_fu_110_p1 <= repsLeft_fu_105_p2(4 - 1 downto 0);
end behav;
