
*** Running vivado
    with args -log vivado_activity_thread_ap_fexp_7_full_dsp.rds -m64 -mode batch -messageDb vivado.pb -source vivado_activity_thread_ap_fexp_7_full_dsp.tcl


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source vivado_activity_thread_ap_fexp_7_full_dsp.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_ip /mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/ip'.
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.data/wt [current_project]
# set_property parent.project_dir /mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl [current_project]
# synth_design -top vivado_activity_thread_ap_fexp_7_full_dsp -part xc7z020clg484-1 -mode out_of_context
Command: synth_design -top vivado_activity_thread_ap_fexp_7_full_dsp -part xc7z020clg484-1 -mode out_of_context

Starting synthesis...

INFO: [IP_Flow 19-2162] IP 'vivado_activity_thread_ap_fexp_7_full_dsp' is locked. Locked reason: Property 'IS_LOCKED' is set to true by the system or user
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 783.219 ; gain = 160.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_fexp_7_full_dsp' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/synth/vivado_activity_thread_ap_fexp_7_full_dsp.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/synth/vivado_activity_thread_ap_fexp_7_full_dsp.vhd:191]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized0' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized0' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (1#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'flt_exp' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:183]
INFO: [Synth 8-3919] null assignment ignored [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:8875]
INFO: [Synth 8-3919] null assignment ignored [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:8875]
INFO: [Synth 8-638] synthesizing module 'flt_exp_specialcase' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_specialcase.vhd:208]
INFO: [Synth 8-638] synthesizing module 'special_detect' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'delay' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (1#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay' (2#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (2#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (3#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:307]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (3#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (3#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (3#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (3#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (4#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (5#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (5#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (5#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (5#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (5#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_specialcase' (6#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_specialcase.vhd:208]
INFO: [Synth 8-638] synthesizing module 'flt_to_fix_conv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_to_fix_conv/flt_to_fix_conv.vhd:234]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (6#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (6#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (6#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (6#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized0 does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (6#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (7#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (7#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (7#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (7#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'delay_s' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:234]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (7#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (7#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay_s' (8#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:234]
INFO: [Synth 8-638] synthesizing module 'delay_s__parameterized0' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:234]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (8#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (8#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay_s__parameterized0' (8#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:234]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (8#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (8#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'zero_det_sel' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/zero_det_sel.vhd:220]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (8#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (8#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized1 does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (8#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (8#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (8#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (8#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (8#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (8#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'MUX0' to cell 'MUXF7' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/zero_det_sel.vhd:444]
INFO: [Synth 8-113] binding component instance 'MUX1' to cell 'MUXF7' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/zero_det_sel.vhd:451]
INFO: [Synth 8-113] binding component instance 'MUX2' to cell 'MUXF8' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/zero_det_sel.vhd:458]
INFO: [Synth 8-256] done synthesizing module 'zero_det_sel' (9#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/zero_det_sel.vhd:220]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/shift_msb_first.vhd:188]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (9#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (9#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (10#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/shift_msb_first.vhd:188]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (10#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (10#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (10#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (10#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (10#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (10#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (10#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (10#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (10#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (10#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_to_fix_conv' (11#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_to_fix_conv/flt_to_fix_conv.vhd:234]
INFO: [Synth 8-638] synthesizing module 'flt_exp_ccm' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd:141]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (11#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (11#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (11#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (11#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (11#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (11#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (11#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (11#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (11#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (11#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (11#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (11#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (11#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (12#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub' (13#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-3919] null assignment ignored [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd:295]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized0' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (13#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized0' (13#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_ccm' (14#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd:141]
INFO: [Synth 8-638] synthesizing module 'flt_exp_ccm__parameterized0' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd:141]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized1' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized1' (14#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-3919] null assignment ignored [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd:295]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized2' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized2' (14#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_ccm__parameterized0' (14#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd:141]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (14#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (14#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3919] null assignment ignored [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:470]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized3' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (14#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized3' (14#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'flt_exp_e2A' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_e2A.vhd:132]
INFO: [Synth 8-3919] null assignment ignored [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_e2A.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_e2A' (15#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_e2A.vhd:132]
INFO: [Synth 8-638] synthesizing module 'flt_exp_e2zmzm1' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_e2zmzm1.vhd:138]
INFO: [Synth 8-3919] null assignment ignored [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_e2zmzm1.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_e2zmzm1' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_e2zmzm1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-63] RTL assertion: "******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************" [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:410]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized35' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized35' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized36' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized36' (16#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/flt_round_bit.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (17#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/flt_round_bit.vhd:219]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized37' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' (17#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized37' (17#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (17#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (18#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized4' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-4472] Detected and applied attribute use_dsp48 = no [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:212]
INFO: [Synth 8-113] binding component instance 'cymux0' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:244]
INFO: [Synth 8-113] binding component instance 'prop_lut' to cell 'LUT4' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:260]
INFO: [Synth 8-113] binding component instance 'gen_lut' to cell 'LUT4' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:269]
INFO: [Synth 8-113] binding component instance 'cymux' to cell 'MUXCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:280]
INFO: [Synth 8-113] binding component instance 'cyxor' to cell 'XORCY' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:287]
INFO: [Synth 8-113] binding component instance 'prop_lut' to cell 'LUT4' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:260]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'delay__parameterized38' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' (18#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized38' (18#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized4' (18#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized39' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized39' (18#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized3 does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (18#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (18#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:171]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im' (19#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:171]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized0' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized40' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized40' (19#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized4 does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (19#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized0' (19#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_exp_recomb' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_recomb.vhd:141]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized41' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' (19#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized41' (19#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized42' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized42' (19#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_recomb' (20#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_recomb.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'flt_exp' (21#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:183]
INFO: [Synth 8-63] RTL assertion: "****** INFORMATION ONLY ******C_A_WIDTH =               32C_A_FRACTION_WIDTH =      24C_RESULT_WIDTH =          32C_RESULT_FRACTION_WIDTH = 24Latency of core =         7Maximum latency of core = 29AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 7" [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:1690]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized43' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' (21#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized43' (21#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:760]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:762]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized0' (22#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized0' (23#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_ap_fexp_7_full_dsp' (24#1) [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/synth/vivado_activity_thread_ap_fexp_7_full_dsp.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 862.031 ; gain = 239.203
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[3] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[2] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[1] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[0] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[3] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[2] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[1] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[0] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[5] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[4] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[3] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[2] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[1] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[0] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[1] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[0] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[4] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[3] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[2] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[1] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[0] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin i_calculate_Xf:b[33] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:475]
INFO: [Synth 8-3295] tying undriven pin i_res_exp:b[8] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:816]
INFO: [Synth 8-3295] tying undriven pin i_Xi_gt_bias_sub1:A[8] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:914]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[16] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[15] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[14] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[13] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[12] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[11] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[10] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[9] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[8] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[7] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[6] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[15] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[14] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[13] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[12] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[11] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[10] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[9] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[8] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[7] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[6] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[5] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[4] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[3] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[2] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[1] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[0] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :D_IN[16] to constant 0 [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:582]
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_ooc.xdc] for cell 'U0'
Parsing XDC File [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fexp_7_full_dsp_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fexp_7_full_dsp_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  FDE => FDRE: 2 instances


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true. (constraint file  /mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fexp_7_full_dsp_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1076.930 ; gain = 454.102
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1076.930 ; gain = 454.102
---------------------------------------------------------------------------------

Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized0 does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized1 does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:278]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized3 does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:166]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized4 does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:760]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:762]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 1142.953 ; gain = 520.125
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 1161.984 ; gain = 539.156
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 1183.008 ; gain = 560.180
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 1207.008 ; gain = 584.180
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 1228.039 ; gain = 605.211
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1228.039 ; gain = 605.211
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 1228.039 ; gain = 605.211
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 1228.039 ; gain = 605.211
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 1228.039 ; gain = 605.211
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1_1 |     3|
|2     |DSP48E1_2 |     2|
|3     |DSP48E1_3 |     1|
|4     |DSP48E1_4 |     1|
|5     |LUT1      |    37|
|6     |LUT2      |    32|
|7     |LUT3      |    29|
|8     |LUT4      |    91|
|9     |LUT5      |    89|
|10    |LUT6      |   542|
|11    |MUXCY     |    66|
|12    |MUXF7     |   193|
|13    |MUXF8     |     2|
|14    |SRL16E    |    14|
|15    |XORCY     |    44|
|16    |FDE       |     2|
|17    |FDRE      |   304|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 1228.039 ; gain = 605.211
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 1228.039 ; gain = 605.211
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FDE => FDRE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
474 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1561.523 ; gain = 829.305
# rename_ref -prefix_all vivado_activity_thread_ap_fexp_7_full_dsp
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
# write_checkpoint -noxdef vivado_activity_thread_ap_fexp_7_full_dsp.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file vivado_activity_thread_ap_fexp_7_full_dsp_utilization_synth.rpt -pb vivado_activity_thread_ap_fexp_7_full_dsp_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:01 . Memory (MB): peak = 1565.578 ; gain = 3.055
# if { [catch {
#   file copy -force /mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fexp_7_full_dsp_synth_1/vivado_activity_thread_ap_fexp_7_full_dsp.dcp /mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp.dcp
#   write_verilog -force -mode synth_stub /mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_stub.v
#   write_verilog -force -mode funcsim /mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_funcsim.v
#   write_vhdl -force -mode funcsim /mnt/cas_nfs/gi11/workspace/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_funcsim.vhdl
# } _RESULT ] } { 
#   puts "Critical Warning: Unable to successfully create or copy supporting IP files."
# }
INFO: [Common 17-206] Exiting Vivado at Fri Mar 28 11:28:51 2014...
