

================================================================
== Vivado HLS Report for 'apply_2'
================================================================
* Date:           Sun Apr 28 15:56:22 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |                            |                 |  Latency  |  Interval | Pipeline|
        |          Instance          |      Module     | min | max | min | max |   Type  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |grp_compute_pro_3_fu_488    |compute_pro_3    |    ?|    ?|    ?|    ?|   none  |
        |grp_output_result_3_fu_551  |output_result_3  |    ?|    ?|    ?|    ?|   none  |
        |grp_load_data348161_fu_582  |load_data348161  |    ?|    ?|    ?|    ?|   none  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outputs_offset2_read = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %outputs_offset2)"   --->   Operation 7 'read' 'outputs_offset2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%outputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %outputs_offset)"   --->   Operation 8 'read' 'outputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%betas_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %betas_offset)"   --->   Operation 9 'read' 'betas_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %weights_offset)"   --->   Operation 10 'read' 'weights_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%inputs_offset1_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %inputs_offset1)"   --->   Operation 11 'read' 'inputs_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)"   --->   Operation 12 'read' 'inputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%outputs_offset_c5 = alloca i31, align 4"   --->   Operation 13 'alloca' 'outputs_offset_c5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%outputs_offset_c = alloca i17, align 4" [mobile_net_hls_v1/conv.hpp:628]   --->   Operation 14 'alloca' 'outputs_offset_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_buffer_V = alloca half, align 2" [mobile_net_hls_v1/conv.hpp:586]   --->   Operation 15 'alloca' 'input_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weight_buffer_0 = alloca half, align 2"   --->   Operation 16 'alloca' 'weight_buffer_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weight_buffer_1 = alloca half, align 2"   --->   Operation 17 'alloca' 'weight_buffer_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weight_buffer_2 = alloca half, align 2"   --->   Operation 18 'alloca' 'weight_buffer_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weight_buffer_3 = alloca half, align 2"   --->   Operation 19 'alloca' 'weight_buffer_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weight_buffer_4 = alloca half, align 2"   --->   Operation 20 'alloca' 'weight_buffer_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weight_buffer_5 = alloca half, align 2"   --->   Operation 21 'alloca' 'weight_buffer_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weight_buffer_6 = alloca half, align 2"   --->   Operation 22 'alloca' 'weight_buffer_6' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weight_buffer_7 = alloca half, align 2"   --->   Operation 23 'alloca' 'weight_buffer_7' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_buffer_8 = alloca half, align 2"   --->   Operation 24 'alloca' 'weight_buffer_8' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weight_buffer_9 = alloca half, align 2"   --->   Operation 25 'alloca' 'weight_buffer_9' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weight_buffer_10 = alloca half, align 2"   --->   Operation 26 'alloca' 'weight_buffer_10' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weight_buffer_11 = alloca half, align 2"   --->   Operation 27 'alloca' 'weight_buffer_11' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%weight_buffer_12 = alloca half, align 2"   --->   Operation 28 'alloca' 'weight_buffer_12' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weight_buffer_13 = alloca half, align 2"   --->   Operation 29 'alloca' 'weight_buffer_13' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weight_buffer_14 = alloca half, align 2"   --->   Operation 30 'alloca' 'weight_buffer_14' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%weight_buffer_15 = alloca half, align 2"   --->   Operation 31 'alloca' 'weight_buffer_15' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%beta_buffer_0 = alloca half, align 2"   --->   Operation 32 'alloca' 'beta_buffer_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%beta_buffer_1 = alloca half, align 2"   --->   Operation 33 'alloca' 'beta_buffer_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%beta_buffer_2 = alloca half, align 2"   --->   Operation 34 'alloca' 'beta_buffer_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%beta_buffer_3 = alloca half, align 2"   --->   Operation 35 'alloca' 'beta_buffer_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%beta_buffer_4 = alloca half, align 2"   --->   Operation 36 'alloca' 'beta_buffer_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%beta_buffer_5 = alloca half, align 2"   --->   Operation 37 'alloca' 'beta_buffer_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%beta_buffer_6 = alloca half, align 2"   --->   Operation 38 'alloca' 'beta_buffer_6' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%beta_buffer_7 = alloca half, align 2"   --->   Operation 39 'alloca' 'beta_buffer_7' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%beta_buffer_8 = alloca half, align 2"   --->   Operation 40 'alloca' 'beta_buffer_8' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%beta_buffer_9 = alloca half, align 2"   --->   Operation 41 'alloca' 'beta_buffer_9' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%beta_buffer_10 = alloca half, align 2"   --->   Operation 42 'alloca' 'beta_buffer_10' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%beta_buffer_11 = alloca half, align 2"   --->   Operation 43 'alloca' 'beta_buffer_11' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%beta_buffer_12 = alloca half, align 2"   --->   Operation 44 'alloca' 'beta_buffer_12' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%beta_buffer_13 = alloca half, align 2"   --->   Operation 45 'alloca' 'beta_buffer_13' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%beta_buffer_14 = alloca half, align 2"   --->   Operation 46 'alloca' 'beta_buffer_14' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%beta_buffer_15 = alloca half, align 2"   --->   Operation 47 'alloca' 'beta_buffer_15' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%output_buffer_0 = alloca half, align 2"   --->   Operation 48 'alloca' 'output_buffer_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%output_buffer_1 = alloca half, align 2"   --->   Operation 49 'alloca' 'output_buffer_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%output_buffer_2 = alloca half, align 2"   --->   Operation 50 'alloca' 'output_buffer_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%output_buffer_3 = alloca half, align 2"   --->   Operation 51 'alloca' 'output_buffer_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%output_buffer_4 = alloca half, align 2"   --->   Operation 52 'alloca' 'output_buffer_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%output_buffer_5 = alloca half, align 2"   --->   Operation 53 'alloca' 'output_buffer_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%output_buffer_6 = alloca half, align 2"   --->   Operation 54 'alloca' 'output_buffer_6' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%output_buffer_7 = alloca half, align 2"   --->   Operation 55 'alloca' 'output_buffer_7' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%output_buffer_8 = alloca half, align 2"   --->   Operation 56 'alloca' 'output_buffer_8' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%output_buffer_9 = alloca half, align 2"   --->   Operation 57 'alloca' 'output_buffer_9' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%output_buffer_10 = alloca half, align 2"   --->   Operation 58 'alloca' 'output_buffer_10' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%output_buffer_11 = alloca half, align 2"   --->   Operation 59 'alloca' 'output_buffer_11' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%output_buffer_12 = alloca half, align 2"   --->   Operation 60 'alloca' 'output_buffer_12' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%output_buffer_13 = alloca half, align 2"   --->   Operation 61 'alloca' 'output_buffer_13' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%output_buffer_14 = alloca half, align 2"   --->   Operation 62 'alloca' 'output_buffer_14' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%output_buffer_15 = alloca half, align 2"   --->   Operation 63 'alloca' 'output_buffer_15' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data_buffer_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:598]   --->   Operation 64 'alloca' 'data_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%result_buffer_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:600]   --->   Operation 65 'alloca' 'result_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data_c_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:603]   --->   Operation 66 'alloca' 'data_c_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data_r_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:605]   --->   Operation 67 'alloca' 'data_r_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%data_m_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:607]   --->   Operation 68 'alloca' 'data_m_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%data_n_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:609]   --->   Operation 69 'alloca' 'data_n_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%result_c_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:612]   --->   Operation 70 'alloca' 'result_c_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%result_r_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:614]   --->   Operation 71 'alloca' 'result_r_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%result_m_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:616]   --->   Operation 72 'alloca' 'result_m_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%result_n_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:618]   --->   Operation 73 'alloca' 'result_n_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 74 [2/2] (1.83ns)   --->   "call void @load_data348161(half* %inputs, i31 %inputs_offset_read, i18 %inputs_offset1_read, half* %weights, i31 %weights_offset_read, half* %betas, i31 %betas_offset_read, half* %input_buffer_V, half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, half* %beta_buffer_0, half* %beta_buffer_1, half* %beta_buffer_2, half* %beta_buffer_3, half* %beta_buffer_4, half* %beta_buffer_5, half* %beta_buffer_6, half* %beta_buffer_7, half* %beta_buffer_8, half* %beta_buffer_9, half* %beta_buffer_10, half* %beta_buffer_11, half* %beta_buffer_12, half* %beta_buffer_13, half* %beta_buffer_14, half* %beta_buffer_15, i1* %data_buffer_V, i32* %data_c_V, i32* %data_r_V, i32* %data_m_V, i32* %data_n_V, i17 %outputs_offset2_read, i17* %outputs_offset_c, i31 %outputs_offset_read, i31* %outputs_offset_c5)" [mobile_net_hls_v1/conv.hpp:628]   --->   Operation 74 'call' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 75 [1/2] (0.00ns)   --->   "call void @load_data348161(half* %inputs, i31 %inputs_offset_read, i18 %inputs_offset1_read, half* %weights, i31 %weights_offset_read, half* %betas, i31 %betas_offset_read, half* %input_buffer_V, half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, half* %beta_buffer_0, half* %beta_buffer_1, half* %beta_buffer_2, half* %beta_buffer_3, half* %beta_buffer_4, half* %beta_buffer_5, half* %beta_buffer_6, half* %beta_buffer_7, half* %beta_buffer_8, half* %beta_buffer_9, half* %beta_buffer_10, half* %beta_buffer_11, half* %beta_buffer_12, half* %beta_buffer_13, half* %beta_buffer_14, half* %beta_buffer_15, i1* %data_buffer_V, i32* %data_c_V, i32* %data_r_V, i32* %data_m_V, i32* %data_n_V, i17 %outputs_offset2_read, i17* %outputs_offset_c, i31 %outputs_offset_read, i31* %outputs_offset_c5)" [mobile_net_hls_v1/conv.hpp:628]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (0.00ns)   --->   "call fastcc void @compute_pro.3(half* %input_buffer_V, half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, half* %beta_buffer_0, half* %beta_buffer_1, half* %beta_buffer_2, half* %beta_buffer_3, half* %beta_buffer_4, half* %beta_buffer_5, half* %beta_buffer_6, half* %beta_buffer_7, half* %beta_buffer_8, half* %beta_buffer_9, half* %beta_buffer_10, half* %beta_buffer_11, half* %beta_buffer_12, half* %beta_buffer_13, half* %beta_buffer_14, half* %beta_buffer_15, half* %output_buffer_0, half* %output_buffer_1, half* %output_buffer_2, half* %output_buffer_3, half* %output_buffer_4, half* %output_buffer_5, half* %output_buffer_6, half* %output_buffer_7, half* %output_buffer_8, half* %output_buffer_9, half* %output_buffer_10, half* %output_buffer_11, half* %output_buffer_12, half* %output_buffer_13, half* %output_buffer_14, half* %output_buffer_15, i1* %data_buffer_V, i1* %result_buffer_V, i32* %data_c_V, i32* %data_r_V, i32* %data_m_V, i32* %data_n_V, i32* %result_c_V, i32* %result_r_V, i32* %result_m_V, i32* %result_n_V)" [mobile_net_hls_v1/conv.hpp:625]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 77 [1/2] (0.00ns)   --->   "call fastcc void @compute_pro.3(half* %input_buffer_V, half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, half* %beta_buffer_0, half* %beta_buffer_1, half* %beta_buffer_2, half* %beta_buffer_3, half* %beta_buffer_4, half* %beta_buffer_5, half* %beta_buffer_6, half* %beta_buffer_7, half* %beta_buffer_8, half* %beta_buffer_9, half* %beta_buffer_10, half* %beta_buffer_11, half* %beta_buffer_12, half* %beta_buffer_13, half* %beta_buffer_14, half* %beta_buffer_15, half* %output_buffer_0, half* %output_buffer_1, half* %output_buffer_2, half* %output_buffer_3, half* %output_buffer_4, half* %output_buffer_5, half* %output_buffer_6, half* %output_buffer_7, half* %output_buffer_8, half* %output_buffer_9, half* %output_buffer_10, half* %output_buffer_11, half* %output_buffer_12, half* %output_buffer_13, half* %output_buffer_14, half* %output_buffer_15, i1* %data_buffer_V, i1* %result_buffer_V, i32* %data_c_V, i32* %data_r_V, i32* %data_m_V, i32* %data_n_V, i32* %result_c_V, i32* %result_r_V, i32* %result_m_V, i32* %result_n_V)" [mobile_net_hls_v1/conv.hpp:625]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (0.00ns)   --->   "call void @output_result.3(half* %outputs, i31* nocapture %outputs_offset_c5, i17* %outputs_offset_c, half* %output_buffer_0, half* %output_buffer_1, half* %output_buffer_2, half* %output_buffer_3, half* %output_buffer_4, half* %output_buffer_5, half* %output_buffer_6, half* %output_buffer_7, half* %output_buffer_8, half* %output_buffer_9, half* %output_buffer_10, half* %output_buffer_11, half* %output_buffer_12, half* %output_buffer_13, half* %output_buffer_14, half* %output_buffer_15, i1* %result_buffer_V, i32* %result_c_V, i32* %result_r_V, i32* %result_m_V, i32* %result_n_V, i1* %cntl_V)" [mobile_net_hls_v1/conv.hpp:628]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:621]   --->   Operation 80 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str54, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str53, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str28, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str13, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @input_buffer_OC_V_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1296, i32 1296, half* %input_buffer_V, half* %input_buffer_V)"   --->   Operation 85 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mobile_net_hls_v1/conv.hpp:587]   --->   Operation 87 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%empty_751 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_0_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_0, half* %weight_buffer_0)"   --->   Operation 88 'specchannel' 'empty_751' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%empty_752 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_1_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_1, half* %weight_buffer_1)"   --->   Operation 90 'specchannel' 'empty_752' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%empty_753 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_2_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_2, half* %weight_buffer_2)"   --->   Operation 92 'specchannel' 'empty_753' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%empty_754 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_3_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_3, half* %weight_buffer_3)"   --->   Operation 94 'specchannel' 'empty_754' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%empty_755 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_4_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_4, half* %weight_buffer_4)"   --->   Operation 96 'specchannel' 'empty_755' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%empty_756 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_5_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_5, half* %weight_buffer_5)"   --->   Operation 98 'specchannel' 'empty_756' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%empty_757 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_6_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_6, half* %weight_buffer_6)"   --->   Operation 100 'specchannel' 'empty_757' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%empty_758 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_7_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_7, half* %weight_buffer_7)"   --->   Operation 102 'specchannel' 'empty_758' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%empty_759 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_8_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_8, half* %weight_buffer_8)"   --->   Operation 104 'specchannel' 'empty_759' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%empty_760 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_9_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_9, half* %weight_buffer_9)"   --->   Operation 106 'specchannel' 'empty_760' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%empty_761 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @weight_buffer_OC_10_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_10, half* %weight_buffer_10)"   --->   Operation 108 'specchannel' 'empty_761' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%empty_762 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @weight_buffer_OC_11_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_11, half* %weight_buffer_11)"   --->   Operation 110 'specchannel' 'empty_762' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%empty_763 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @weight_buffer_OC_12_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_12, half* %weight_buffer_12)"   --->   Operation 112 'specchannel' 'empty_763' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%empty_764 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @weight_buffer_OC_13_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_13, half* %weight_buffer_13)"   --->   Operation 114 'specchannel' 'empty_764' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%empty_765 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @weight_buffer_OC_14_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_14, half* %weight_buffer_14)"   --->   Operation 116 'specchannel' 'empty_765' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%empty_766 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @weight_buffer_OC_15_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_15, half* %weight_buffer_15)"   --->   Operation 118 'specchannel' 'empty_766' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mobile_net_hls_v1/conv.hpp:590]   --->   Operation 120 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%empty_767 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_0_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_0, half* %beta_buffer_0)"   --->   Operation 121 'specchannel' 'empty_767' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%empty_768 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_1_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_1, half* %beta_buffer_1)"   --->   Operation 123 'specchannel' 'empty_768' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%empty_769 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_2_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_2, half* %beta_buffer_2)"   --->   Operation 125 'specchannel' 'empty_769' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%empty_770 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_3_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_3, half* %beta_buffer_3)"   --->   Operation 127 'specchannel' 'empty_770' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%empty_771 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_4_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_4, half* %beta_buffer_4)"   --->   Operation 129 'specchannel' 'empty_771' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%empty_772 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_5_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_5, half* %beta_buffer_5)"   --->   Operation 131 'specchannel' 'empty_772' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%empty_773 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_6_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_6, half* %beta_buffer_6)"   --->   Operation 133 'specchannel' 'empty_773' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%empty_774 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_7_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_7, half* %beta_buffer_7)"   --->   Operation 135 'specchannel' 'empty_774' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%empty_775 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_8_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_8, half* %beta_buffer_8)"   --->   Operation 137 'specchannel' 'empty_775' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%empty_776 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_9_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_9, half* %beta_buffer_9)"   --->   Operation 139 'specchannel' 'empty_776' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%empty_777 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @beta_buffer_OC_10_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_10, half* %beta_buffer_10)"   --->   Operation 141 'specchannel' 'empty_777' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%empty_778 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @beta_buffer_OC_11_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_11, half* %beta_buffer_11)"   --->   Operation 143 'specchannel' 'empty_778' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%empty_779 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @beta_buffer_OC_12_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_12, half* %beta_buffer_12)"   --->   Operation 145 'specchannel' 'empty_779' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%empty_780 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @beta_buffer_OC_13_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_13, half* %beta_buffer_13)"   --->   Operation 147 'specchannel' 'empty_780' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%empty_781 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @beta_buffer_OC_14_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_14, half* %beta_buffer_14)"   --->   Operation 149 'specchannel' 'empty_781' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%empty_782 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @beta_buffer_OC_15_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_15, half* %beta_buffer_15)"   --->   Operation 151 'specchannel' 'empty_782' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%empty_783 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_0_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_0, half* %output_buffer_0)"   --->   Operation 153 'specchannel' 'empty_783' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%empty_784 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_1_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_1, half* %output_buffer_1)"   --->   Operation 155 'specchannel' 'empty_784' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 156 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%empty_785 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_2_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_2, half* %output_buffer_2)"   --->   Operation 157 'specchannel' 'empty_785' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 158 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%empty_786 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_3_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_3, half* %output_buffer_3)"   --->   Operation 159 'specchannel' 'empty_786' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 160 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%empty_787 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_4_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_4, half* %output_buffer_4)"   --->   Operation 161 'specchannel' 'empty_787' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 162 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%empty_788 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_5_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_5, half* %output_buffer_5)"   --->   Operation 163 'specchannel' 'empty_788' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%empty_789 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_6_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_6, half* %output_buffer_6)"   --->   Operation 165 'specchannel' 'empty_789' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%empty_790 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_7_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_7, half* %output_buffer_7)"   --->   Operation 167 'specchannel' 'empty_790' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%empty_791 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_8_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_8, half* %output_buffer_8)"   --->   Operation 169 'specchannel' 'empty_791' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%empty_792 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_9_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_9, half* %output_buffer_9)"   --->   Operation 171 'specchannel' 'empty_792' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%empty_793 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @output_buffer_OC_10_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_10, half* %output_buffer_10)"   --->   Operation 173 'specchannel' 'empty_793' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 174 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%empty_794 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @output_buffer_OC_11_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_11, half* %output_buffer_11)"   --->   Operation 175 'specchannel' 'empty_794' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 176 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%empty_795 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @output_buffer_OC_12_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_12, half* %output_buffer_12)"   --->   Operation 177 'specchannel' 'empty_795' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 178 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%empty_796 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @output_buffer_OC_13_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_13, half* %output_buffer_13)"   --->   Operation 179 'specchannel' 'empty_796' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 180 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%empty_797 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @output_buffer_OC_14_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_14, half* %output_buffer_14)"   --->   Operation 181 'specchannel' 'empty_797' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 182 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%empty_798 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @output_buffer_OC_15_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_15, half* %output_buffer_15)"   --->   Operation 183 'specchannel' 'empty_798' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 184 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %output_buffer_0, half* %output_buffer_1, half* %output_buffer_2, half* %output_buffer_3, half* %output_buffer_4, half* %output_buffer_5, half* %output_buffer_6, half* %output_buffer_7, half* %output_buffer_8, half* %output_buffer_9, half* %output_buffer_10, half* %output_buffer_11, half* %output_buffer_12, half* %output_buffer_13, half* %output_buffer_14, half* %output_buffer_15, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mobile_net_hls_v1/conv.hpp:595]   --->   Operation 185 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%empty_799 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @data_buffer_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* %data_buffer_V, i1* %data_buffer_V)"   --->   Operation 186 'specchannel' 'empty_799' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 187 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%empty_800 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @result_buffer_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* %result_buffer_V, i1* %result_buffer_V)"   --->   Operation 188 'specchannel' 'empty_800' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 189 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%empty_801 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @data_c_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %data_c_V, i32* %data_c_V)"   --->   Operation 190 'specchannel' 'empty_801' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 191 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%empty_802 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @data_r_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %data_r_V, i32* %data_r_V)"   --->   Operation 192 'specchannel' 'empty_802' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 193 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%empty_803 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @data_m_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %data_m_V, i32* %data_m_V)"   --->   Operation 194 'specchannel' 'empty_803' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 195 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%empty_804 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @data_n_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %data_n_V, i32* %data_n_V)"   --->   Operation 196 'specchannel' 'empty_804' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 197 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%empty_805 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @result_c_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %result_c_V, i32* %result_c_V)"   --->   Operation 198 'specchannel' 'empty_805' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 199 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%empty_806 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @result_r_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %result_r_V, i32* %result_r_V)"   --->   Operation 200 'specchannel' 'empty_806' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 201 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%empty_807 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @result_m_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %result_m_V, i32* %result_m_V)"   --->   Operation 202 'specchannel' 'empty_807' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 203 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%empty_808 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @result_n_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %result_n_V, i32* %result_n_V)"   --->   Operation 204 'specchannel' 'empty_808' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 205 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%empty_809 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @outputs_OC_offset_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i17* %outputs_offset_c, i17* %outputs_offset_c)" [mobile_net_hls_v1/conv.hpp:628]   --->   Operation 206 'specchannel' 'empty_809' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mobile_net_hls_v1/conv.hpp:628]   --->   Operation 207 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%empty_810 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @outputs_OC_offset_c5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i31* %outputs_offset_c5, i31* %outputs_offset_c5)"   --->   Operation 208 'specchannel' 'empty_810' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i31* %outputs_offset_c5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 209 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/2] (0.00ns)   --->   "call void @output_result.3(half* %outputs, i31* nocapture %outputs_offset_c5, i17* %outputs_offset_c, half* %output_buffer_0, half* %output_buffer_1, half* %output_buffer_2, half* %output_buffer_3, half* %output_buffer_4, half* %output_buffer_5, half* %output_buffer_6, half* %output_buffer_7, half* %output_buffer_8, half* %output_buffer_9, half* %output_buffer_10, half* %output_buffer_11, half* %output_buffer_12, half* %output_buffer_13, half* %output_buffer_14, half* %output_buffer_15, i1* %result_buffer_V, i32* %result_c_V, i32* %result_r_V, i32* %result_m_V, i32* %result_n_V, i1* %cntl_V)" [mobile_net_hls_v1/conv.hpp:628]   --->   Operation 210 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "ret void" [mobile_net_hls_v1/conv.hpp:630]   --->   Operation 211 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ betas_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ outputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs_offset2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cntl_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outputs_offset2_read (read                ) [ 0010000]
outputs_offset_read  (read                ) [ 0010000]
betas_offset_read    (read                ) [ 0010000]
weights_offset_read  (read                ) [ 0010000]
inputs_offset1_read  (read                ) [ 0010000]
inputs_offset_read   (read                ) [ 0010000]
outputs_offset_c5    (alloca              ) [ 0111111]
outputs_offset_c     (alloca              ) [ 0111111]
input_buffer_V       (alloca              ) [ 0111111]
weight_buffer_0      (alloca              ) [ 0111111]
weight_buffer_1      (alloca              ) [ 0111111]
weight_buffer_2      (alloca              ) [ 0111111]
weight_buffer_3      (alloca              ) [ 0111111]
weight_buffer_4      (alloca              ) [ 0111111]
weight_buffer_5      (alloca              ) [ 0111111]
weight_buffer_6      (alloca              ) [ 0111111]
weight_buffer_7      (alloca              ) [ 0111111]
weight_buffer_8      (alloca              ) [ 0111111]
weight_buffer_9      (alloca              ) [ 0111111]
weight_buffer_10     (alloca              ) [ 0111111]
weight_buffer_11     (alloca              ) [ 0111111]
weight_buffer_12     (alloca              ) [ 0111111]
weight_buffer_13     (alloca              ) [ 0111111]
weight_buffer_14     (alloca              ) [ 0111111]
weight_buffer_15     (alloca              ) [ 0111111]
beta_buffer_0        (alloca              ) [ 0111111]
beta_buffer_1        (alloca              ) [ 0111111]
beta_buffer_2        (alloca              ) [ 0111111]
beta_buffer_3        (alloca              ) [ 0111111]
beta_buffer_4        (alloca              ) [ 0111111]
beta_buffer_5        (alloca              ) [ 0111111]
beta_buffer_6        (alloca              ) [ 0111111]
beta_buffer_7        (alloca              ) [ 0111111]
beta_buffer_8        (alloca              ) [ 0111111]
beta_buffer_9        (alloca              ) [ 0111111]
beta_buffer_10       (alloca              ) [ 0111111]
beta_buffer_11       (alloca              ) [ 0111111]
beta_buffer_12       (alloca              ) [ 0111111]
beta_buffer_13       (alloca              ) [ 0111111]
beta_buffer_14       (alloca              ) [ 0111111]
beta_buffer_15       (alloca              ) [ 0111111]
output_buffer_0      (alloca              ) [ 0011111]
output_buffer_1      (alloca              ) [ 0011111]
output_buffer_2      (alloca              ) [ 0011111]
output_buffer_3      (alloca              ) [ 0011111]
output_buffer_4      (alloca              ) [ 0011111]
output_buffer_5      (alloca              ) [ 0011111]
output_buffer_6      (alloca              ) [ 0011111]
output_buffer_7      (alloca              ) [ 0011111]
output_buffer_8      (alloca              ) [ 0011111]
output_buffer_9      (alloca              ) [ 0011111]
output_buffer_10     (alloca              ) [ 0011111]
output_buffer_11     (alloca              ) [ 0011111]
output_buffer_12     (alloca              ) [ 0011111]
output_buffer_13     (alloca              ) [ 0011111]
output_buffer_14     (alloca              ) [ 0011111]
output_buffer_15     (alloca              ) [ 0011111]
data_buffer_V        (alloca              ) [ 0111111]
result_buffer_V      (alloca              ) [ 0011111]
data_c_V             (alloca              ) [ 0111111]
data_r_V             (alloca              ) [ 0111111]
data_m_V             (alloca              ) [ 0111111]
data_n_V             (alloca              ) [ 0111111]
result_c_V           (alloca              ) [ 0011111]
result_r_V           (alloca              ) [ 0011111]
result_m_V           (alloca              ) [ 0011111]
result_n_V           (alloca              ) [ 0011111]
StgValue_75          (call                ) [ 0000000]
StgValue_77          (call                ) [ 0000000]
StgValue_79          (specinterface       ) [ 0000000]
StgValue_80          (specdataflowpipeline) [ 0000000]
StgValue_81          (specinterface       ) [ 0000000]
StgValue_82          (specinterface       ) [ 0000000]
StgValue_83          (specinterface       ) [ 0000000]
StgValue_84          (specinterface       ) [ 0000000]
empty                (specchannel         ) [ 0000000]
StgValue_86          (specinterface       ) [ 0000000]
StgValue_87          (specmemcore         ) [ 0000000]
empty_751            (specchannel         ) [ 0000000]
StgValue_89          (specinterface       ) [ 0000000]
empty_752            (specchannel         ) [ 0000000]
StgValue_91          (specinterface       ) [ 0000000]
empty_753            (specchannel         ) [ 0000000]
StgValue_93          (specinterface       ) [ 0000000]
empty_754            (specchannel         ) [ 0000000]
StgValue_95          (specinterface       ) [ 0000000]
empty_755            (specchannel         ) [ 0000000]
StgValue_97          (specinterface       ) [ 0000000]
empty_756            (specchannel         ) [ 0000000]
StgValue_99          (specinterface       ) [ 0000000]
empty_757            (specchannel         ) [ 0000000]
StgValue_101         (specinterface       ) [ 0000000]
empty_758            (specchannel         ) [ 0000000]
StgValue_103         (specinterface       ) [ 0000000]
empty_759            (specchannel         ) [ 0000000]
StgValue_105         (specinterface       ) [ 0000000]
empty_760            (specchannel         ) [ 0000000]
StgValue_107         (specinterface       ) [ 0000000]
empty_761            (specchannel         ) [ 0000000]
StgValue_109         (specinterface       ) [ 0000000]
empty_762            (specchannel         ) [ 0000000]
StgValue_111         (specinterface       ) [ 0000000]
empty_763            (specchannel         ) [ 0000000]
StgValue_113         (specinterface       ) [ 0000000]
empty_764            (specchannel         ) [ 0000000]
StgValue_115         (specinterface       ) [ 0000000]
empty_765            (specchannel         ) [ 0000000]
StgValue_117         (specinterface       ) [ 0000000]
empty_766            (specchannel         ) [ 0000000]
StgValue_119         (specinterface       ) [ 0000000]
StgValue_120         (specmemcore         ) [ 0000000]
empty_767            (specchannel         ) [ 0000000]
StgValue_122         (specinterface       ) [ 0000000]
empty_768            (specchannel         ) [ 0000000]
StgValue_124         (specinterface       ) [ 0000000]
empty_769            (specchannel         ) [ 0000000]
StgValue_126         (specinterface       ) [ 0000000]
empty_770            (specchannel         ) [ 0000000]
StgValue_128         (specinterface       ) [ 0000000]
empty_771            (specchannel         ) [ 0000000]
StgValue_130         (specinterface       ) [ 0000000]
empty_772            (specchannel         ) [ 0000000]
StgValue_132         (specinterface       ) [ 0000000]
empty_773            (specchannel         ) [ 0000000]
StgValue_134         (specinterface       ) [ 0000000]
empty_774            (specchannel         ) [ 0000000]
StgValue_136         (specinterface       ) [ 0000000]
empty_775            (specchannel         ) [ 0000000]
StgValue_138         (specinterface       ) [ 0000000]
empty_776            (specchannel         ) [ 0000000]
StgValue_140         (specinterface       ) [ 0000000]
empty_777            (specchannel         ) [ 0000000]
StgValue_142         (specinterface       ) [ 0000000]
empty_778            (specchannel         ) [ 0000000]
StgValue_144         (specinterface       ) [ 0000000]
empty_779            (specchannel         ) [ 0000000]
StgValue_146         (specinterface       ) [ 0000000]
empty_780            (specchannel         ) [ 0000000]
StgValue_148         (specinterface       ) [ 0000000]
empty_781            (specchannel         ) [ 0000000]
StgValue_150         (specinterface       ) [ 0000000]
empty_782            (specchannel         ) [ 0000000]
StgValue_152         (specinterface       ) [ 0000000]
empty_783            (specchannel         ) [ 0000000]
StgValue_154         (specinterface       ) [ 0000000]
empty_784            (specchannel         ) [ 0000000]
StgValue_156         (specinterface       ) [ 0000000]
empty_785            (specchannel         ) [ 0000000]
StgValue_158         (specinterface       ) [ 0000000]
empty_786            (specchannel         ) [ 0000000]
StgValue_160         (specinterface       ) [ 0000000]
empty_787            (specchannel         ) [ 0000000]
StgValue_162         (specinterface       ) [ 0000000]
empty_788            (specchannel         ) [ 0000000]
StgValue_164         (specinterface       ) [ 0000000]
empty_789            (specchannel         ) [ 0000000]
StgValue_166         (specinterface       ) [ 0000000]
empty_790            (specchannel         ) [ 0000000]
StgValue_168         (specinterface       ) [ 0000000]
empty_791            (specchannel         ) [ 0000000]
StgValue_170         (specinterface       ) [ 0000000]
empty_792            (specchannel         ) [ 0000000]
StgValue_172         (specinterface       ) [ 0000000]
empty_793            (specchannel         ) [ 0000000]
StgValue_174         (specinterface       ) [ 0000000]
empty_794            (specchannel         ) [ 0000000]
StgValue_176         (specinterface       ) [ 0000000]
empty_795            (specchannel         ) [ 0000000]
StgValue_178         (specinterface       ) [ 0000000]
empty_796            (specchannel         ) [ 0000000]
StgValue_180         (specinterface       ) [ 0000000]
empty_797            (specchannel         ) [ 0000000]
StgValue_182         (specinterface       ) [ 0000000]
empty_798            (specchannel         ) [ 0000000]
StgValue_184         (specinterface       ) [ 0000000]
StgValue_185         (specmemcore         ) [ 0000000]
empty_799            (specchannel         ) [ 0000000]
StgValue_187         (specinterface       ) [ 0000000]
empty_800            (specchannel         ) [ 0000000]
StgValue_189         (specinterface       ) [ 0000000]
empty_801            (specchannel         ) [ 0000000]
StgValue_191         (specinterface       ) [ 0000000]
empty_802            (specchannel         ) [ 0000000]
StgValue_193         (specinterface       ) [ 0000000]
empty_803            (specchannel         ) [ 0000000]
StgValue_195         (specinterface       ) [ 0000000]
empty_804            (specchannel         ) [ 0000000]
StgValue_197         (specinterface       ) [ 0000000]
empty_805            (specchannel         ) [ 0000000]
StgValue_199         (specinterface       ) [ 0000000]
empty_806            (specchannel         ) [ 0000000]
StgValue_201         (specinterface       ) [ 0000000]
empty_807            (specchannel         ) [ 0000000]
StgValue_203         (specinterface       ) [ 0000000]
empty_808            (specchannel         ) [ 0000000]
StgValue_205         (specinterface       ) [ 0000000]
empty_809            (specchannel         ) [ 0000000]
StgValue_207         (specinterface       ) [ 0000000]
empty_810            (specchannel         ) [ 0000000]
StgValue_209         (specinterface       ) [ 0000000]
StgValue_210         (call                ) [ 0000000]
StgValue_211         (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="betas">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="betas_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outputs">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outputs_offset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outputs_offset2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cntl_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cntl_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_data348161"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pro.3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_result.3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_OC_V_st"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_OC_0_s"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_OC_1_s"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_OC_2_s"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_OC_3_s"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_OC_4_s"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_OC_5_s"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_OC_6_s"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_OC_7_s"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_OC_8_s"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_OC_9_s"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_OC_10_s"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_OC_11_s"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_OC_12_s"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_OC_13_s"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_OC_14_s"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_OC_15_s"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_OC_0_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_OC_4_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_OC_5_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_OC_6_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_OC_7_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_OC_8_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_OC_9_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_OC_10_st"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_OC_11_st"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_OC_12_st"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_OC_13_st"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_OC_14_st"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_OC_15_st"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_OC_0_s"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_OC_1_s"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_OC_2_s"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_OC_3_s"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_OC_4_s"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_OC_5_s"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_OC_6_s"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_OC_7_s"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_OC_8_s"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_OC_9_s"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_OC_10_s"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_OC_11_s"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_OC_12_s"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_OC_13_s"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_OC_14_s"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_OC_15_s"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buffer_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_buffer_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_c_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_r_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_m_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_n_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_c_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_r_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_m_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_n_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_OC_offset_c_s"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_OC_offset_c5"/></StgValue>
</bind>
</comp>

<comp id="208" class="1004" name="outputs_offset_c5_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outputs_offset_c5/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="outputs_offset_c_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outputs_offset_c/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="input_buffer_V_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_buffer_V/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="weight_buffer_0_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_0/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="weight_buffer_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="weight_buffer_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_2/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="weight_buffer_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_3/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="weight_buffer_4_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_4/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="weight_buffer_5_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_5/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="weight_buffer_6_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_6/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="weight_buffer_7_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_7/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="weight_buffer_8_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_8/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="weight_buffer_9_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_9/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="weight_buffer_10_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_10/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="weight_buffer_11_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_11/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="weight_buffer_12_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_12/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="weight_buffer_13_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_13/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="weight_buffer_14_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_14/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="weight_buffer_15_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_15/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="beta_buffer_0_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_buffer_0/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="beta_buffer_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_buffer_1/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="beta_buffer_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_buffer_2/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="beta_buffer_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_buffer_3/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="beta_buffer_4_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_buffer_4/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="beta_buffer_5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_buffer_5/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="beta_buffer_6_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_buffer_6/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="beta_buffer_7_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_buffer_7/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="beta_buffer_8_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_buffer_8/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="beta_buffer_9_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_buffer_9/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="beta_buffer_10_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_buffer_10/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="beta_buffer_11_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_buffer_11/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="beta_buffer_12_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_buffer_12/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="beta_buffer_13_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_buffer_13/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="beta_buffer_14_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_buffer_14/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="beta_buffer_15_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_buffer_15/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="output_buffer_0_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_0/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="output_buffer_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="output_buffer_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_2/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="output_buffer_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_3/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="output_buffer_4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_4/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="output_buffer_5_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_5/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="output_buffer_6_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_6/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="output_buffer_7_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_7/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="output_buffer_8_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_8/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="output_buffer_9_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_9/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="output_buffer_10_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_10/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="output_buffer_11_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_11/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="output_buffer_12_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_12/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="output_buffer_13_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_13/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="output_buffer_14_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_14/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="output_buffer_15_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_15/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="data_buffer_V_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_buffer_V/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="result_buffer_V_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_buffer_V/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="data_c_V_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_c_V/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="data_r_V_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_r_V/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="data_m_V_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_m_V/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="data_n_V_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_n_V/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="result_c_V_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_c_V/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="result_r_V_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_r_V/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="result_m_V_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_m_V/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="result_n_V_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_n_V/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="outputs_offset2_read_read_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="17" slack="0"/>
<pin id="454" dir="0" index="1" bw="17" slack="0"/>
<pin id="455" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset2_read/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="outputs_offset_read_read_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="31" slack="0"/>
<pin id="460" dir="0" index="1" bw="31" slack="0"/>
<pin id="461" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_read/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="betas_offset_read_read_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="31" slack="0"/>
<pin id="466" dir="0" index="1" bw="31" slack="0"/>
<pin id="467" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas_offset_read/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="weights_offset_read_read_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="31" slack="0"/>
<pin id="472" dir="0" index="1" bw="31" slack="0"/>
<pin id="473" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_offset_read/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="inputs_offset1_read_read_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="18" slack="0"/>
<pin id="478" dir="0" index="1" bw="18" slack="0"/>
<pin id="479" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset1_read/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="inputs_offset_read_read_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="31" slack="0"/>
<pin id="484" dir="0" index="1" bw="31" slack="0"/>
<pin id="485" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset_read/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_compute_pro_3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="0" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="2"/>
<pin id="491" dir="0" index="2" bw="16" slack="2"/>
<pin id="492" dir="0" index="3" bw="16" slack="2"/>
<pin id="493" dir="0" index="4" bw="16" slack="2"/>
<pin id="494" dir="0" index="5" bw="16" slack="2"/>
<pin id="495" dir="0" index="6" bw="16" slack="2"/>
<pin id="496" dir="0" index="7" bw="16" slack="2"/>
<pin id="497" dir="0" index="8" bw="16" slack="2"/>
<pin id="498" dir="0" index="9" bw="16" slack="2"/>
<pin id="499" dir="0" index="10" bw="16" slack="2"/>
<pin id="500" dir="0" index="11" bw="16" slack="2"/>
<pin id="501" dir="0" index="12" bw="16" slack="2"/>
<pin id="502" dir="0" index="13" bw="16" slack="2"/>
<pin id="503" dir="0" index="14" bw="16" slack="2"/>
<pin id="504" dir="0" index="15" bw="16" slack="2"/>
<pin id="505" dir="0" index="16" bw="16" slack="2"/>
<pin id="506" dir="0" index="17" bw="16" slack="2"/>
<pin id="507" dir="0" index="18" bw="16" slack="2"/>
<pin id="508" dir="0" index="19" bw="16" slack="2"/>
<pin id="509" dir="0" index="20" bw="16" slack="2"/>
<pin id="510" dir="0" index="21" bw="16" slack="2"/>
<pin id="511" dir="0" index="22" bw="16" slack="2"/>
<pin id="512" dir="0" index="23" bw="16" slack="2"/>
<pin id="513" dir="0" index="24" bw="16" slack="2"/>
<pin id="514" dir="0" index="25" bw="16" slack="2"/>
<pin id="515" dir="0" index="26" bw="16" slack="2"/>
<pin id="516" dir="0" index="27" bw="16" slack="2"/>
<pin id="517" dir="0" index="28" bw="16" slack="2"/>
<pin id="518" dir="0" index="29" bw="16" slack="2"/>
<pin id="519" dir="0" index="30" bw="16" slack="2"/>
<pin id="520" dir="0" index="31" bw="16" slack="2"/>
<pin id="521" dir="0" index="32" bw="16" slack="2"/>
<pin id="522" dir="0" index="33" bw="16" slack="2"/>
<pin id="523" dir="0" index="34" bw="16" slack="2"/>
<pin id="524" dir="0" index="35" bw="16" slack="2"/>
<pin id="525" dir="0" index="36" bw="16" slack="2"/>
<pin id="526" dir="0" index="37" bw="16" slack="2"/>
<pin id="527" dir="0" index="38" bw="16" slack="2"/>
<pin id="528" dir="0" index="39" bw="16" slack="2"/>
<pin id="529" dir="0" index="40" bw="16" slack="2"/>
<pin id="530" dir="0" index="41" bw="16" slack="2"/>
<pin id="531" dir="0" index="42" bw="16" slack="2"/>
<pin id="532" dir="0" index="43" bw="16" slack="2"/>
<pin id="533" dir="0" index="44" bw="16" slack="2"/>
<pin id="534" dir="0" index="45" bw="16" slack="2"/>
<pin id="535" dir="0" index="46" bw="16" slack="2"/>
<pin id="536" dir="0" index="47" bw="16" slack="2"/>
<pin id="537" dir="0" index="48" bw="16" slack="2"/>
<pin id="538" dir="0" index="49" bw="16" slack="2"/>
<pin id="539" dir="0" index="50" bw="1" slack="2"/>
<pin id="540" dir="0" index="51" bw="1" slack="2"/>
<pin id="541" dir="0" index="52" bw="32" slack="2"/>
<pin id="542" dir="0" index="53" bw="32" slack="2"/>
<pin id="543" dir="0" index="54" bw="32" slack="2"/>
<pin id="544" dir="0" index="55" bw="32" slack="2"/>
<pin id="545" dir="0" index="56" bw="32" slack="2"/>
<pin id="546" dir="0" index="57" bw="32" slack="2"/>
<pin id="547" dir="0" index="58" bw="32" slack="2"/>
<pin id="548" dir="0" index="59" bw="32" slack="2"/>
<pin id="549" dir="1" index="60" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_76/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="grp_output_result_3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="0" slack="0"/>
<pin id="553" dir="0" index="1" bw="16" slack="0"/>
<pin id="554" dir="0" index="2" bw="31" slack="4"/>
<pin id="555" dir="0" index="3" bw="17" slack="4"/>
<pin id="556" dir="0" index="4" bw="16" slack="4"/>
<pin id="557" dir="0" index="5" bw="16" slack="4"/>
<pin id="558" dir="0" index="6" bw="16" slack="4"/>
<pin id="559" dir="0" index="7" bw="16" slack="4"/>
<pin id="560" dir="0" index="8" bw="16" slack="4"/>
<pin id="561" dir="0" index="9" bw="16" slack="4"/>
<pin id="562" dir="0" index="10" bw="16" slack="4"/>
<pin id="563" dir="0" index="11" bw="16" slack="4"/>
<pin id="564" dir="0" index="12" bw="16" slack="4"/>
<pin id="565" dir="0" index="13" bw="16" slack="4"/>
<pin id="566" dir="0" index="14" bw="16" slack="4"/>
<pin id="567" dir="0" index="15" bw="16" slack="4"/>
<pin id="568" dir="0" index="16" bw="16" slack="4"/>
<pin id="569" dir="0" index="17" bw="16" slack="4"/>
<pin id="570" dir="0" index="18" bw="16" slack="4"/>
<pin id="571" dir="0" index="19" bw="16" slack="4"/>
<pin id="572" dir="0" index="20" bw="1" slack="4"/>
<pin id="573" dir="0" index="21" bw="32" slack="4"/>
<pin id="574" dir="0" index="22" bw="32" slack="4"/>
<pin id="575" dir="0" index="23" bw="32" slack="4"/>
<pin id="576" dir="0" index="24" bw="32" slack="4"/>
<pin id="577" dir="0" index="25" bw="1" slack="0"/>
<pin id="578" dir="1" index="26" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_78/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_load_data348161_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="0" slack="0"/>
<pin id="584" dir="0" index="1" bw="16" slack="0"/>
<pin id="585" dir="0" index="2" bw="31" slack="0"/>
<pin id="586" dir="0" index="3" bw="18" slack="0"/>
<pin id="587" dir="0" index="4" bw="16" slack="0"/>
<pin id="588" dir="0" index="5" bw="31" slack="0"/>
<pin id="589" dir="0" index="6" bw="16" slack="0"/>
<pin id="590" dir="0" index="7" bw="31" slack="0"/>
<pin id="591" dir="0" index="8" bw="16" slack="0"/>
<pin id="592" dir="0" index="9" bw="16" slack="0"/>
<pin id="593" dir="0" index="10" bw="16" slack="0"/>
<pin id="594" dir="0" index="11" bw="16" slack="0"/>
<pin id="595" dir="0" index="12" bw="16" slack="0"/>
<pin id="596" dir="0" index="13" bw="16" slack="0"/>
<pin id="597" dir="0" index="14" bw="16" slack="0"/>
<pin id="598" dir="0" index="15" bw="16" slack="0"/>
<pin id="599" dir="0" index="16" bw="16" slack="0"/>
<pin id="600" dir="0" index="17" bw="16" slack="0"/>
<pin id="601" dir="0" index="18" bw="16" slack="0"/>
<pin id="602" dir="0" index="19" bw="16" slack="0"/>
<pin id="603" dir="0" index="20" bw="16" slack="0"/>
<pin id="604" dir="0" index="21" bw="16" slack="0"/>
<pin id="605" dir="0" index="22" bw="16" slack="0"/>
<pin id="606" dir="0" index="23" bw="16" slack="0"/>
<pin id="607" dir="0" index="24" bw="16" slack="0"/>
<pin id="608" dir="0" index="25" bw="16" slack="0"/>
<pin id="609" dir="0" index="26" bw="16" slack="0"/>
<pin id="610" dir="0" index="27" bw="16" slack="0"/>
<pin id="611" dir="0" index="28" bw="16" slack="0"/>
<pin id="612" dir="0" index="29" bw="16" slack="0"/>
<pin id="613" dir="0" index="30" bw="16" slack="0"/>
<pin id="614" dir="0" index="31" bw="16" slack="0"/>
<pin id="615" dir="0" index="32" bw="16" slack="0"/>
<pin id="616" dir="0" index="33" bw="16" slack="0"/>
<pin id="617" dir="0" index="34" bw="16" slack="0"/>
<pin id="618" dir="0" index="35" bw="16" slack="0"/>
<pin id="619" dir="0" index="36" bw="16" slack="0"/>
<pin id="620" dir="0" index="37" bw="16" slack="0"/>
<pin id="621" dir="0" index="38" bw="16" slack="0"/>
<pin id="622" dir="0" index="39" bw="16" slack="0"/>
<pin id="623" dir="0" index="40" bw="16" slack="0"/>
<pin id="624" dir="0" index="41" bw="1" slack="0"/>
<pin id="625" dir="0" index="42" bw="32" slack="0"/>
<pin id="626" dir="0" index="43" bw="32" slack="0"/>
<pin id="627" dir="0" index="44" bw="32" slack="0"/>
<pin id="628" dir="0" index="45" bw="32" slack="0"/>
<pin id="629" dir="0" index="46" bw="17" slack="0"/>
<pin id="630" dir="0" index="47" bw="17" slack="0"/>
<pin id="631" dir="0" index="48" bw="31" slack="0"/>
<pin id="632" dir="0" index="49" bw="31" slack="0"/>
<pin id="633" dir="1" index="50" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_74/1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="outputs_offset2_read_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="17" slack="1"/>
<pin id="646" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="outputs_offset2_read "/>
</bind>
</comp>

<comp id="649" class="1005" name="outputs_offset_read_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="31" slack="1"/>
<pin id="651" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="outputs_offset_read "/>
</bind>
</comp>

<comp id="654" class="1005" name="betas_offset_read_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="31" slack="1"/>
<pin id="656" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="betas_offset_read "/>
</bind>
</comp>

<comp id="659" class="1005" name="weights_offset_read_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="31" slack="1"/>
<pin id="661" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="weights_offset_read "/>
</bind>
</comp>

<comp id="664" class="1005" name="inputs_offset1_read_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="18" slack="1"/>
<pin id="666" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="inputs_offset1_read "/>
</bind>
</comp>

<comp id="669" class="1005" name="inputs_offset_read_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="31" slack="1"/>
<pin id="671" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="inputs_offset_read "/>
</bind>
</comp>

<comp id="674" class="1005" name="outputs_offset_c5_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="31" slack="0"/>
<pin id="676" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="outputs_offset_c5 "/>
</bind>
</comp>

<comp id="680" class="1005" name="outputs_offset_c_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="17" slack="0"/>
<pin id="682" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="outputs_offset_c "/>
</bind>
</comp>

<comp id="686" class="1005" name="input_buffer_V_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="0"/>
<pin id="688" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="input_buffer_V "/>
</bind>
</comp>

<comp id="692" class="1005" name="weight_buffer_0_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="0"/>
<pin id="694" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_0 "/>
</bind>
</comp>

<comp id="698" class="1005" name="weight_buffer_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="0"/>
<pin id="700" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_1 "/>
</bind>
</comp>

<comp id="704" class="1005" name="weight_buffer_2_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="0"/>
<pin id="706" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_2 "/>
</bind>
</comp>

<comp id="710" class="1005" name="weight_buffer_3_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="0"/>
<pin id="712" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_3 "/>
</bind>
</comp>

<comp id="716" class="1005" name="weight_buffer_4_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="16" slack="0"/>
<pin id="718" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_4 "/>
</bind>
</comp>

<comp id="722" class="1005" name="weight_buffer_5_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="0"/>
<pin id="724" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_5 "/>
</bind>
</comp>

<comp id="728" class="1005" name="weight_buffer_6_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="16" slack="0"/>
<pin id="730" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_6 "/>
</bind>
</comp>

<comp id="734" class="1005" name="weight_buffer_7_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="0"/>
<pin id="736" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_7 "/>
</bind>
</comp>

<comp id="740" class="1005" name="weight_buffer_8_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="0"/>
<pin id="742" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_8 "/>
</bind>
</comp>

<comp id="746" class="1005" name="weight_buffer_9_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="0"/>
<pin id="748" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_9 "/>
</bind>
</comp>

<comp id="752" class="1005" name="weight_buffer_10_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="0"/>
<pin id="754" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_10 "/>
</bind>
</comp>

<comp id="758" class="1005" name="weight_buffer_11_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="16" slack="0"/>
<pin id="760" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_11 "/>
</bind>
</comp>

<comp id="764" class="1005" name="weight_buffer_12_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="0"/>
<pin id="766" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_12 "/>
</bind>
</comp>

<comp id="770" class="1005" name="weight_buffer_13_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="0"/>
<pin id="772" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_13 "/>
</bind>
</comp>

<comp id="776" class="1005" name="weight_buffer_14_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="0"/>
<pin id="778" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_14 "/>
</bind>
</comp>

<comp id="782" class="1005" name="weight_buffer_15_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="0"/>
<pin id="784" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_15 "/>
</bind>
</comp>

<comp id="788" class="1005" name="beta_buffer_0_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="0"/>
<pin id="790" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="beta_buffer_0 "/>
</bind>
</comp>

<comp id="794" class="1005" name="beta_buffer_1_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="0"/>
<pin id="796" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="beta_buffer_1 "/>
</bind>
</comp>

<comp id="800" class="1005" name="beta_buffer_2_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="0"/>
<pin id="802" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="beta_buffer_2 "/>
</bind>
</comp>

<comp id="806" class="1005" name="beta_buffer_3_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="16" slack="0"/>
<pin id="808" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="beta_buffer_3 "/>
</bind>
</comp>

<comp id="812" class="1005" name="beta_buffer_4_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="0"/>
<pin id="814" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="beta_buffer_4 "/>
</bind>
</comp>

<comp id="818" class="1005" name="beta_buffer_5_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="16" slack="0"/>
<pin id="820" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="beta_buffer_5 "/>
</bind>
</comp>

<comp id="824" class="1005" name="beta_buffer_6_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="0"/>
<pin id="826" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="beta_buffer_6 "/>
</bind>
</comp>

<comp id="830" class="1005" name="beta_buffer_7_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="0"/>
<pin id="832" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="beta_buffer_7 "/>
</bind>
</comp>

<comp id="836" class="1005" name="beta_buffer_8_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="0"/>
<pin id="838" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="beta_buffer_8 "/>
</bind>
</comp>

<comp id="842" class="1005" name="beta_buffer_9_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="16" slack="0"/>
<pin id="844" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="beta_buffer_9 "/>
</bind>
</comp>

<comp id="848" class="1005" name="beta_buffer_10_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="16" slack="0"/>
<pin id="850" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="beta_buffer_10 "/>
</bind>
</comp>

<comp id="854" class="1005" name="beta_buffer_11_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="16" slack="0"/>
<pin id="856" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="beta_buffer_11 "/>
</bind>
</comp>

<comp id="860" class="1005" name="beta_buffer_12_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="0"/>
<pin id="862" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="beta_buffer_12 "/>
</bind>
</comp>

<comp id="866" class="1005" name="beta_buffer_13_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="0"/>
<pin id="868" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="beta_buffer_13 "/>
</bind>
</comp>

<comp id="872" class="1005" name="beta_buffer_14_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="0"/>
<pin id="874" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="beta_buffer_14 "/>
</bind>
</comp>

<comp id="878" class="1005" name="beta_buffer_15_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="16" slack="0"/>
<pin id="880" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="beta_buffer_15 "/>
</bind>
</comp>

<comp id="884" class="1005" name="output_buffer_0_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="2"/>
<pin id="886" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_0 "/>
</bind>
</comp>

<comp id="890" class="1005" name="output_buffer_1_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="2"/>
<pin id="892" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_1 "/>
</bind>
</comp>

<comp id="896" class="1005" name="output_buffer_2_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="2"/>
<pin id="898" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_2 "/>
</bind>
</comp>

<comp id="902" class="1005" name="output_buffer_3_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="2"/>
<pin id="904" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_3 "/>
</bind>
</comp>

<comp id="908" class="1005" name="output_buffer_4_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="16" slack="2"/>
<pin id="910" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_4 "/>
</bind>
</comp>

<comp id="914" class="1005" name="output_buffer_5_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="16" slack="2"/>
<pin id="916" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_5 "/>
</bind>
</comp>

<comp id="920" class="1005" name="output_buffer_6_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="16" slack="2"/>
<pin id="922" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_6 "/>
</bind>
</comp>

<comp id="926" class="1005" name="output_buffer_7_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="2"/>
<pin id="928" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_7 "/>
</bind>
</comp>

<comp id="932" class="1005" name="output_buffer_8_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="2"/>
<pin id="934" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_8 "/>
</bind>
</comp>

<comp id="938" class="1005" name="output_buffer_9_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="16" slack="2"/>
<pin id="940" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_9 "/>
</bind>
</comp>

<comp id="944" class="1005" name="output_buffer_10_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="16" slack="2"/>
<pin id="946" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_10 "/>
</bind>
</comp>

<comp id="950" class="1005" name="output_buffer_11_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="16" slack="2"/>
<pin id="952" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_11 "/>
</bind>
</comp>

<comp id="956" class="1005" name="output_buffer_12_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="16" slack="2"/>
<pin id="958" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_12 "/>
</bind>
</comp>

<comp id="962" class="1005" name="output_buffer_13_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="16" slack="2"/>
<pin id="964" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_13 "/>
</bind>
</comp>

<comp id="968" class="1005" name="output_buffer_14_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="16" slack="2"/>
<pin id="970" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_14 "/>
</bind>
</comp>

<comp id="974" class="1005" name="output_buffer_15_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="16" slack="2"/>
<pin id="976" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_15 "/>
</bind>
</comp>

<comp id="980" class="1005" name="data_buffer_V_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="0"/>
<pin id="982" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="data_buffer_V "/>
</bind>
</comp>

<comp id="986" class="1005" name="result_buffer_V_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="2"/>
<pin id="988" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="result_buffer_V "/>
</bind>
</comp>

<comp id="992" class="1005" name="data_c_V_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="0"/>
<pin id="994" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_c_V "/>
</bind>
</comp>

<comp id="998" class="1005" name="data_r_V_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="0"/>
<pin id="1000" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_r_V "/>
</bind>
</comp>

<comp id="1004" class="1005" name="data_m_V_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="0"/>
<pin id="1006" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_m_V "/>
</bind>
</comp>

<comp id="1010" class="1005" name="data_n_V_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="0"/>
<pin id="1012" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_n_V "/>
</bind>
</comp>

<comp id="1016" class="1005" name="result_c_V_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="2"/>
<pin id="1018" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="result_c_V "/>
</bind>
</comp>

<comp id="1022" class="1005" name="result_r_V_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="2"/>
<pin id="1024" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="result_r_V "/>
</bind>
</comp>

<comp id="1028" class="1005" name="result_m_V_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="2"/>
<pin id="1030" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="result_m_V "/>
</bind>
</comp>

<comp id="1034" class="1005" name="result_n_V_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="2"/>
<pin id="1036" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="result_n_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="211"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="28" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="28" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="28" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="28" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="28" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="28" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="28" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="28" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="28" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="28" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="28" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="28" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="28" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="28" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="28" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="28" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="28" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="28" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="28" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="28" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="28" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="28" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="28" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="28" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="28" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="28" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="28" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="28" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="28" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="28" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="28" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="28" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="28" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="28" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="28" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="28" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="22" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="18" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="24" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="16" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="24" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="12" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="24" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="8" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="26" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="4" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="24" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="2" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="550"><net_src comp="32" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="579"><net_src comp="34" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="580"><net_src comp="14" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="581"><net_src comp="20" pin="0"/><net_sink comp="551" pin=25"/></net>

<net id="634"><net_src comp="30" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="635"><net_src comp="0" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="636"><net_src comp="482" pin="2"/><net_sink comp="582" pin=2"/></net>

<net id="637"><net_src comp="476" pin="2"/><net_sink comp="582" pin=3"/></net>

<net id="638"><net_src comp="6" pin="0"/><net_sink comp="582" pin=4"/></net>

<net id="639"><net_src comp="470" pin="2"/><net_sink comp="582" pin=5"/></net>

<net id="640"><net_src comp="10" pin="0"/><net_sink comp="582" pin=6"/></net>

<net id="641"><net_src comp="464" pin="2"/><net_sink comp="582" pin=7"/></net>

<net id="642"><net_src comp="452" pin="2"/><net_sink comp="582" pin=46"/></net>

<net id="643"><net_src comp="458" pin="2"/><net_sink comp="582" pin=48"/></net>

<net id="647"><net_src comp="452" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="582" pin=46"/></net>

<net id="652"><net_src comp="458" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="582" pin=48"/></net>

<net id="657"><net_src comp="464" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="582" pin=7"/></net>

<net id="662"><net_src comp="470" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="582" pin=5"/></net>

<net id="667"><net_src comp="476" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="582" pin=3"/></net>

<net id="672"><net_src comp="482" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="677"><net_src comp="208" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="582" pin=49"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="683"><net_src comp="212" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="582" pin=47"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="551" pin=3"/></net>

<net id="689"><net_src comp="216" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="582" pin=8"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="695"><net_src comp="220" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="582" pin=9"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="701"><net_src comp="224" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="582" pin=10"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="488" pin=3"/></net>

<net id="707"><net_src comp="228" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="582" pin=11"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="488" pin=4"/></net>

<net id="713"><net_src comp="232" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="582" pin=12"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="488" pin=5"/></net>

<net id="719"><net_src comp="236" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="582" pin=13"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="488" pin=6"/></net>

<net id="725"><net_src comp="240" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="582" pin=14"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="488" pin=7"/></net>

<net id="731"><net_src comp="244" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="582" pin=15"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="488" pin=8"/></net>

<net id="737"><net_src comp="248" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="582" pin=16"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="488" pin=9"/></net>

<net id="743"><net_src comp="252" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="582" pin=17"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="488" pin=10"/></net>

<net id="749"><net_src comp="256" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="582" pin=18"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="488" pin=11"/></net>

<net id="755"><net_src comp="260" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="582" pin=19"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="488" pin=12"/></net>

<net id="761"><net_src comp="264" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="582" pin=20"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="488" pin=13"/></net>

<net id="767"><net_src comp="268" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="582" pin=21"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="488" pin=14"/></net>

<net id="773"><net_src comp="272" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="582" pin=22"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="488" pin=15"/></net>

<net id="779"><net_src comp="276" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="582" pin=23"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="488" pin=16"/></net>

<net id="785"><net_src comp="280" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="582" pin=24"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="488" pin=17"/></net>

<net id="791"><net_src comp="284" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="582" pin=25"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="488" pin=18"/></net>

<net id="797"><net_src comp="288" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="582" pin=26"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="488" pin=19"/></net>

<net id="803"><net_src comp="292" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="582" pin=27"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="488" pin=20"/></net>

<net id="809"><net_src comp="296" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="582" pin=28"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="488" pin=21"/></net>

<net id="815"><net_src comp="300" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="582" pin=29"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="488" pin=22"/></net>

<net id="821"><net_src comp="304" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="582" pin=30"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="488" pin=23"/></net>

<net id="827"><net_src comp="308" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="582" pin=31"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="488" pin=24"/></net>

<net id="833"><net_src comp="312" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="582" pin=32"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="488" pin=25"/></net>

<net id="839"><net_src comp="316" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="582" pin=33"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="488" pin=26"/></net>

<net id="845"><net_src comp="320" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="582" pin=34"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="488" pin=27"/></net>

<net id="851"><net_src comp="324" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="582" pin=35"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="488" pin=28"/></net>

<net id="857"><net_src comp="328" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="582" pin=36"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="488" pin=29"/></net>

<net id="863"><net_src comp="332" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="582" pin=37"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="488" pin=30"/></net>

<net id="869"><net_src comp="336" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="582" pin=38"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="488" pin=31"/></net>

<net id="875"><net_src comp="340" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="582" pin=39"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="488" pin=32"/></net>

<net id="881"><net_src comp="344" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="582" pin=40"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="488" pin=33"/></net>

<net id="887"><net_src comp="348" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="488" pin=34"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="551" pin=4"/></net>

<net id="893"><net_src comp="352" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="488" pin=35"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="551" pin=5"/></net>

<net id="899"><net_src comp="356" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="488" pin=36"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="551" pin=6"/></net>

<net id="905"><net_src comp="360" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="488" pin=37"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="551" pin=7"/></net>

<net id="911"><net_src comp="364" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="488" pin=38"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="551" pin=8"/></net>

<net id="917"><net_src comp="368" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="488" pin=39"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="551" pin=9"/></net>

<net id="923"><net_src comp="372" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="488" pin=40"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="551" pin=10"/></net>

<net id="929"><net_src comp="376" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="488" pin=41"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="551" pin=11"/></net>

<net id="935"><net_src comp="380" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="488" pin=42"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="551" pin=12"/></net>

<net id="941"><net_src comp="384" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="488" pin=43"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="551" pin=13"/></net>

<net id="947"><net_src comp="388" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="488" pin=44"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="551" pin=14"/></net>

<net id="953"><net_src comp="392" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="488" pin=45"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="551" pin=15"/></net>

<net id="959"><net_src comp="396" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="488" pin=46"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="551" pin=16"/></net>

<net id="965"><net_src comp="400" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="488" pin=47"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="551" pin=17"/></net>

<net id="971"><net_src comp="404" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="488" pin=48"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="551" pin=18"/></net>

<net id="977"><net_src comp="408" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="488" pin=49"/></net>

<net id="979"><net_src comp="974" pin="1"/><net_sink comp="551" pin=19"/></net>

<net id="983"><net_src comp="412" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="582" pin=41"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="488" pin=50"/></net>

<net id="989"><net_src comp="416" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="488" pin=51"/></net>

<net id="991"><net_src comp="986" pin="1"/><net_sink comp="551" pin=20"/></net>

<net id="995"><net_src comp="420" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="582" pin=42"/></net>

<net id="997"><net_src comp="992" pin="1"/><net_sink comp="488" pin=52"/></net>

<net id="1001"><net_src comp="424" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="582" pin=43"/></net>

<net id="1003"><net_src comp="998" pin="1"/><net_sink comp="488" pin=53"/></net>

<net id="1007"><net_src comp="428" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="582" pin=44"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="488" pin=54"/></net>

<net id="1013"><net_src comp="432" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="582" pin=45"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="488" pin=55"/></net>

<net id="1019"><net_src comp="436" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="488" pin=56"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="551" pin=21"/></net>

<net id="1025"><net_src comp="440" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="488" pin=57"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="551" pin=22"/></net>

<net id="1031"><net_src comp="444" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="488" pin=58"/></net>

<net id="1033"><net_src comp="1028" pin="1"/><net_sink comp="551" pin=23"/></net>

<net id="1037"><net_src comp="448" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="488" pin=59"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="551" pin=24"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputs | {5 6 }
	Port: cntl_V | {5 6 }
 - Input state : 
	Port: apply.2 : inputs | {1 2 }
	Port: apply.2 : inputs_offset | {1 }
	Port: apply.2 : inputs_offset1 | {1 }
	Port: apply.2 : weights | {1 2 }
	Port: apply.2 : weights_offset | {1 }
	Port: apply.2 : betas | {1 2 }
	Port: apply.2 : betas_offset | {1 }
	Port: apply.2 : outputs_offset | {1 }
	Port: apply.2 : outputs_offset2 | {1 }
  - Chain level:
	State 1
		StgValue_74 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |     grp_compute_pro_3_fu_488     |    16   |    64   |  41.984 |   6537  |   5370  |
|   call   |    grp_output_result_3_fu_551    |    0    |    0    |  0.656  |   782   |   605   |
|          |    grp_load_data348161_fu_582    |    0    |    0    |  3.936  |   715   |   575   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          | outputs_offset2_read_read_fu_452 |    0    |    0    |    0    |    0    |    0    |
|          |  outputs_offset_read_read_fu_458 |    0    |    0    |    0    |    0    |    0    |
|   read   |   betas_offset_read_read_fu_464  |    0    |    0    |    0    |    0    |    0    |
|          |  weights_offset_read_read_fu_470 |    0    |    0    |    0    |    0    |    0    |
|          |  inputs_offset1_read_read_fu_476 |    0    |    0    |    0    |    0    |    0    |
|          |  inputs_offset_read_read_fu_482  |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                  |    16   |    64   |  46.576 |   8034  |   6550  |
|----------|----------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    beta_buffer_0_reg_788   |   16   |
|   beta_buffer_10_reg_848   |   16   |
|   beta_buffer_11_reg_854   |   16   |
|   beta_buffer_12_reg_860   |   16   |
|   beta_buffer_13_reg_866   |   16   |
|   beta_buffer_14_reg_872   |   16   |
|   beta_buffer_15_reg_878   |   16   |
|    beta_buffer_1_reg_794   |   16   |
|    beta_buffer_2_reg_800   |   16   |
|    beta_buffer_3_reg_806   |   16   |
|    beta_buffer_4_reg_812   |   16   |
|    beta_buffer_5_reg_818   |   16   |
|    beta_buffer_6_reg_824   |   16   |
|    beta_buffer_7_reg_830   |   16   |
|    beta_buffer_8_reg_836   |   16   |
|    beta_buffer_9_reg_842   |   16   |
|  betas_offset_read_reg_654 |   31   |
|    data_buffer_V_reg_980   |    1   |
|      data_c_V_reg_992      |   32   |
|      data_m_V_reg_1004     |   32   |
|      data_n_V_reg_1010     |   32   |
|      data_r_V_reg_998      |   32   |
|   input_buffer_V_reg_686   |   16   |
| inputs_offset1_read_reg_664|   18   |
| inputs_offset_read_reg_669 |   31   |
|   output_buffer_0_reg_884  |   16   |
|  output_buffer_10_reg_944  |   16   |
|  output_buffer_11_reg_950  |   16   |
|  output_buffer_12_reg_956  |   16   |
|  output_buffer_13_reg_962  |   16   |
|  output_buffer_14_reg_968  |   16   |
|  output_buffer_15_reg_974  |   16   |
|   output_buffer_1_reg_890  |   16   |
|   output_buffer_2_reg_896  |   16   |
|   output_buffer_3_reg_902  |   16   |
|   output_buffer_4_reg_908  |   16   |
|   output_buffer_5_reg_914  |   16   |
|   output_buffer_6_reg_920  |   16   |
|   output_buffer_7_reg_926  |   16   |
|   output_buffer_8_reg_932  |   16   |
|   output_buffer_9_reg_938  |   16   |
|outputs_offset2_read_reg_644|   17   |
|  outputs_offset_c5_reg_674 |   31   |
|  outputs_offset_c_reg_680  |   17   |
| outputs_offset_read_reg_649|   31   |
|   result_buffer_V_reg_986  |    1   |
|     result_c_V_reg_1016    |   32   |
|     result_m_V_reg_1028    |   32   |
|     result_n_V_reg_1034    |   32   |
|     result_r_V_reg_1022    |   32   |
|   weight_buffer_0_reg_692  |   16   |
|  weight_buffer_10_reg_752  |   16   |
|  weight_buffer_11_reg_758  |   16   |
|  weight_buffer_12_reg_764  |   16   |
|  weight_buffer_13_reg_770  |   16   |
|  weight_buffer_14_reg_776  |   16   |
|  weight_buffer_15_reg_782  |   16   |
|   weight_buffer_1_reg_698  |   16   |
|   weight_buffer_2_reg_704  |   16   |
|   weight_buffer_3_reg_710  |   16   |
|   weight_buffer_4_reg_716  |   16   |
|   weight_buffer_5_reg_722  |   16   |
|   weight_buffer_6_reg_728  |   16   |
|   weight_buffer_7_reg_734  |   16   |
|   weight_buffer_8_reg_740  |   16   |
|   weight_buffer_9_reg_746  |   16   |
| weights_offset_read_reg_659|   31   |
+----------------------------+--------+
|            Total           |  1249  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
| grp_load_data348161_fu_582 |  p2  |   2  |  31  |   62   ||    9    |
| grp_load_data348161_fu_582 |  p3  |   2  |  18  |   36   ||    9    |
| grp_load_data348161_fu_582 |  p5  |   2  |  31  |   62   ||    9    |
| grp_load_data348161_fu_582 |  p7  |   2  |  31  |   62   ||    9    |
| grp_load_data348161_fu_582 |  p46 |   2  |  17  |   34   ||    9    |
| grp_load_data348161_fu_582 |  p48 |   2  |  31  |   62   ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   318  ||  3.936  ||    54   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   16   |   64   |   46   |  8034  |  6550  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    3   |    -   |   54   |
|  Register |    -   |    -   |    -   |  1249  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |   64   |   50   |  9283  |  6604  |
+-----------+--------+--------+--------+--------+--------+
