// ===========================================================
// HLS sources generated by ActiveCore framework
// Date: 2020-10-25
// Copyright Alexander Antonov <antonov.alex.alex@gmail.com>
// ===========================================================

#include "riscv_4stage.hpp"
#include <ap_int.h>
#include <hls_stream.h>

	ap_uint<32> genpsticky_glbl_pc;
	ap_uint<32> genpsticky_glbl_regfile [32];
	ap_uint<1> genpsticky_glbl_jump_req_cmd;
	ap_uint<32> genpsticky_glbl_jump_vector_cmd;
	ap_uint<8> genpsticky_glbl_CSR_MCAUSE;
	ap_uint<1> genpsticky_glbl_MIRQEN;
	ap_uint<32> genpsticky_glbl_MRETADDR;
	ap_uint<1> genmcopipe_instr_mem_wr_done;
	ap_uint<1> genmcopipe_instr_mem_rd_done;
	ap_uint<1> genmcopipe_instr_mem_full_flag;
	ap_uint<1> genmcopipe_instr_mem_empty_flag;
	ap_uint<1> genmcopipe_instr_mem_wr_ptr;
	ap_uint<1> genmcopipe_instr_mem_rd_ptr;
	ap_uint<1> genmcopipe_data_mem_wr_done;
	ap_uint<1> genmcopipe_data_mem_rd_done;
	ap_uint<1> genmcopipe_data_mem_full_flag;
	ap_uint<1> genmcopipe_data_mem_empty_flag;
	ap_uint<1> genmcopipe_data_mem_wr_ptr;
	ap_uint<1> genmcopipe_data_mem_rd_ptr;
	ap_uint<1> genpstage_IFETCH_genpctrl_active_glbl;
	ap_uint<1> genpstage_IFETCH_genpctrl_stalled_glbl;
	ap_uint<1> genpstage_IFETCH_genpctrl_killed_glbl;
	ap_uint<1> genpstage_IDECODE_genpctrl_active_glbl;
	ap_uint<1> genpstage_IDECODE_genpctrl_stalled_glbl;
	ap_uint<1> genpstage_IDECODE_genpctrl_killed_glbl;
	ap_uint<1> genpstage_EXEC_genpctrl_active_glbl;
	ap_uint<1> genpstage_EXEC_genpctrl_stalled_glbl;
	ap_uint<1> genpstage_EXEC_genpctrl_killed_glbl;
	ap_uint<1> genpstage_MEMWB_genpctrl_active_glbl;
	ap_uint<1> genpstage_MEMWB_genpctrl_stalled_glbl;
	ap_uint<1> genpstage_MEMWB_genpctrl_killed_glbl;
	ap_uint<1> genpstage_IFETCH_instr_req_done;
	ap_uint<1> genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id;
	ap_uint<1> genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
	ap_uint<1> genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid;
	ap_uint<1> genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done;
	ap_uint<32> genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata;
	ap_uint<32> genpstage_IDECODE_rs1_rdata;
	ap_uint<32> genpstage_IDECODE_rs2_rdata;
	ap_uint<1> genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_if_id;
	ap_uint<1> genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
	ap_uint<1> genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_tid;
	ap_uint<1> genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done;
	ap_uint<32> genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata;
	ap_uint<32> genpstage_IDECODE_curinstr_addr_genglbl;
	ap_uint<32> genpstage_IDECODE_nextinstr_addr_genglbl;
	ap_uint<8> genpstage_EXEC_irq_mcause;
	ap_uint<1> genpstage_EXEC_irq_recv;
	ap_uint<32> genpstage_EXEC_rs2_rdata;
	ap_uint<1> genpstage_EXEC_rd_req_genglbl;
	ap_uint<5> genpstage_EXEC_rd_addr_genglbl;
	ap_uint<32> genpstage_EXEC_curinstr_addr_genglbl;
	ap_uint<1> genpstage_EXEC_mret_req_genglbl;
	ap_uint<33> genpstage_EXEC_alu_op1_wide_genglbl;
	ap_uint<1> genpstage_EXEC_alu_req_genglbl;
	ap_uint<4> genpstage_EXEC_alu_opcode_genglbl;
	ap_uint<33> genpstage_EXEC_alu_op2_wide_genglbl;
	ap_uint<32> genpstage_EXEC_alu_op1_genglbl;
	ap_uint<32> genpstage_EXEC_alu_op2_genglbl;
	ap_uint<1> genpstage_EXEC_alu_unsigned_genglbl;
	ap_uint<3> genpstage_EXEC_rd_source_genglbl;
	ap_uint<32> genpstage_EXEC_immediate_genglbl;
	ap_uint<32> genpstage_EXEC_nextinstr_addr_genglbl;
	ap_uint<32> genpstage_EXEC_csr_rdata_genglbl;
	ap_uint<1> genpstage_EXEC_jump_src_genglbl;
	ap_uint<1> genpstage_EXEC_jump_req_cond_genglbl;
	ap_uint<3> genpstage_EXEC_funct3_genglbl;
	ap_uint<1> genpstage_EXEC_jump_req_genglbl;
	ap_uint<1> genpstage_EXEC_mem_req_genglbl;
	ap_uint<1> genpstage_EXEC_mem_cmd_genglbl;
	ap_uint<1> genpstage_MEMWB_data_req_done;
	ap_uint<1> genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id;
	ap_uint<1> genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
	ap_uint<1> genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid;
	ap_uint<1> genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done;
	ap_uint<32> genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata;
	ap_uint<32> genpstage_MEMWB_rs2_rdata;
	ap_uint<1> genpstage_MEMWB_rd_req_genglbl;
	ap_uint<5> genpstage_MEMWB_rd_addr_genglbl;
	ap_uint<1> genpstage_MEMWB_rd_rdy_genglbl;
	ap_uint<32> genpstage_MEMWB_rd_wdata_genglbl;
	ap_uint<1> genpstage_MEMWB_jump_src_genglbl;
	ap_uint<32> genpstage_MEMWB_immediate_genglbl;
	ap_uint<32> genpstage_MEMWB_alu_result_genglbl;
	ap_uint<1> genpstage_MEMWB_jump_req_cond_genglbl;
	ap_uint<3> genpstage_MEMWB_funct3_genglbl;
	ap_uint<1> genpstage_MEMWB_alu_ZF_genglbl;
	ap_uint<32> genpstage_MEMWB_curinstraddr_imm_genglbl;
	ap_uint<1> genpstage_MEMWB_alu_CF_genglbl;
	ap_uint<1> genpstage_MEMWB_jump_req_genglbl;
	ap_uint<1> genpstage_MEMWB_mem_req_genglbl;
	ap_uint<1> genpstage_MEMWB_mem_cmd_genglbl;
	ap_uint<3> genpstage_MEMWB_rd_source_genglbl;

void riscv_4stage(ap_uint<1> geninit, hls::stream<ap_uint<8> >& irq_fifo, hls::stream<ap_uint<32> >& genmcopipe_instr_mem_resp, hls::stream<ap_uint<32> >& genmcopipe_data_mem_resp, hls::stream<genpmodule_riscv_4stage_genmcopipe_instr_mem_genstruct_fifo_wdata>& genmcopipe_instr_mem_req, hls::stream<genpmodule_riscv_4stage_genmcopipe_data_mem_genstruct_fifo_wdata>& genmcopipe_data_mem_req) {

	ap_uint<32> genpsticky_glbl_pc_buf;
	ap_uint<32> genpsticky_glbl_regfile_buf [32];
	ap_uint<1> genpsticky_glbl_jump_req_cmd_buf;
	ap_uint<32> genpsticky_glbl_jump_vector_cmd_buf;
	ap_uint<8> genpsticky_glbl_CSR_MCAUSE_buf;
	ap_uint<1> genpsticky_glbl_MIRQEN_buf;
	ap_uint<32> genpsticky_glbl_MRETADDR_buf;
	ap_uint<1> genmcopipe_instr_mem_wr_ptr_next;
	ap_uint<1> genmcopipe_instr_mem_rd_ptr_next;
	ap_uint<1> genmcopipe_data_mem_wr_ptr_next;
	ap_uint<1> genmcopipe_data_mem_rd_ptr_next;
	ap_uint<1> genpstage_IFETCH_genpctrl_new;
	ap_uint<1> genpstage_IFETCH_genpctrl_working;
	ap_uint<1> genpstage_IFETCH_genpctrl_succ;
	ap_uint<1> genpstage_IFETCH_genpctrl_occupied;
	ap_uint<1> genpstage_IFETCH_genpctrl_finish;
	ap_uint<1> genpstage_IFETCH_genpctrl_flushreq;
	ap_uint<1> genpstage_IFETCH_genpctrl_nevictable;
	ap_uint<1> genpstage_IFETCH_genpctrl_rdy;
	ap_uint<1> gen202_pipex_syncreq;
	ap_uint<1> gen203_pipex_syncbuf;
	ap_uint<1> gen204_pipex_syncreq;
	ap_uint<32> gen205_pipex_syncbuf;
	ap_uint<1> genpstage_IDECODE_genpctrl_new;
	ap_uint<1> genpstage_IDECODE_genpctrl_working;
	ap_uint<1> genpstage_IDECODE_genpctrl_succ;
	ap_uint<1> genpstage_IDECODE_genpctrl_occupied;
	ap_uint<1> genpstage_IDECODE_genpctrl_finish;
	ap_uint<1> genpstage_IDECODE_genpctrl_flushreq;
	ap_uint<1> genpstage_IDECODE_genpctrl_nevictable;
	ap_uint<1> genpstage_IDECODE_genpctrl_rdy;
	ap_uint<1> genpstage_EXEC_genpctrl_new;
	ap_uint<1> genpstage_EXEC_genpctrl_working;
	ap_uint<1> genpstage_EXEC_genpctrl_succ;
	ap_uint<1> genpstage_EXEC_genpctrl_occupied;
	ap_uint<1> genpstage_EXEC_genpctrl_finish;
	ap_uint<1> genpstage_EXEC_genpctrl_flushreq;
	ap_uint<1> genpstage_EXEC_genpctrl_nevictable;
	ap_uint<1> genpstage_EXEC_genpctrl_rdy;
	ap_uint<1> genpstage_MEMWB_genpctrl_new;
	ap_uint<1> genpstage_MEMWB_genpctrl_working;
	ap_uint<1> genpstage_MEMWB_genpctrl_succ;
	ap_uint<1> genpstage_MEMWB_genpctrl_occupied;
	ap_uint<1> genpstage_MEMWB_genpctrl_finish;
	ap_uint<1> genpstage_MEMWB_genpctrl_flushreq;
	ap_uint<1> genpstage_MEMWB_genpctrl_nevictable;
	ap_uint<1> genpstage_MEMWB_genpctrl_rdy;
	ap_uint<1> gen206_pipex_syncreq;
	ap_uint<1> gen207_pipex_syncbuf;
	ap_uint<1> gen208_pipex_syncreq;
	ap_uint<32> gen209_pipex_syncbuf;
	ap_uint<1> gen210_pipex_syncreq;
	ap_uint<32> gen211_pipex_syncbuf [32];
	ap_uint<1> gen212_pipex_var;
	ap_uint<33> gen213_pipex_var;
	ap_uint<1> gen214_pipex_var;
	ap_uint<1> gen215_pipex_var;
	ap_uint<1> gen216_pipex_var;
	ap_uint<1> gen217_pipex_var;
	ap_uint<1> gen218_pipex_var;
	ap_uint<1> gen219_pipex_var;
	ap_uint<1> gen220_pipex_var;
	ap_uint<1> gen221_pipex_var;
	ap_uint<7> gen222_pipex_var;
	ap_uint<20> gen223_pipex_var;
	ap_uint<25> gen224_pipex_var;
	ap_uint<12> gen225_pipex_var;
	ap_uint<15> gen226_pipex_var;
	ap_uint<32> gen227_pipex_var;
	ap_uint<25> gen228_pipex_var;
	ap_uint<28> gen229_pipex_var;
	ap_uint<24> gen230_pipex_var;
	ap_uint<32> gen231_pipex_var;
	ap_uint<20> gen232_pipex_var;
	ap_uint<32> gen233_pipex_var;
	ap_uint<1> gen234_pipex_var;
	ap_uint<32> gen235_pipex_var;
	ap_uint<32> gen236_pipex_var;
	ap_uint<12> gen237_pipex_var;
	ap_uint<12> gen238_pipex_var;
	ap_uint<1> gen239_pipex_var;
	ap_uint<32> gen240_pipex_var;
	ap_uint<1> gen241_pipex_var;
	ap_uint<1> gen242_pipex_var;
	ap_uint<31> gen243_pipex_var;
	ap_uint<12> gen244_pipex_var;
	ap_uint<13> gen245_pipex_var;
	ap_uint<1> gen246_pipex_var;
	ap_uint<32> gen247_pipex_var;
	ap_uint<32> gen248_pipex_var;
	ap_uint<32> gen249_pipex_var;
	ap_uint<1> gen250_pipex_var;
	ap_uint<20> gen251_pipex_var;
	ap_uint<1> gen252_pipex_var;
	ap_uint<31> gen253_pipex_var;
	ap_uint<21> gen254_pipex_var;
	ap_uint<1> gen255_pipex_var;
	ap_uint<32> gen256_pipex_var;
	ap_uint<1> gen257_pipex_var;
	ap_uint<1> gen258_pipex_var;
	ap_uint<1> gen259_pipex_var;
	ap_uint<1> gen260_pipex_var;
	ap_uint<25> gen261_pipex_var;
	ap_uint<32> gen262_pipex_var;
	ap_uint<1> gen263_pipex_var;
	ap_uint<1> gen264_pipex_var;
	ap_uint<1> gen265_pipex_var;
	ap_uint<25> gen266_pipex_var;
	ap_uint<32> gen267_pipex_var;
	ap_uint<1> gen268_pipex_var;
	ap_uint<1> gen269_pipex_var;
	ap_uint<1> gen270_pipex_var;
	ap_uint<1> gen271_pipex_var;
	ap_uint<1> gen272_pipex_var;
	ap_uint<1> gen273_pipex_var;
	ap_uint<1> gen274_pipex_var;
	ap_uint<1> gen275_pipex_var;
	ap_uint<1> gen276_pipex_var;
	ap_uint<32> gen277_pipex_var;
	ap_uint<32> gen278_pipex_var;
	ap_uint<32> gen279_pipex_var;
	ap_uint<1> gen280_pipex_var;
	ap_uint<1> gen281_pipex_var;
	ap_uint<1> gen282_pipex_var;
	ap_uint<1> gen283_pipex_var;
	ap_uint<1> gen284_pipex_var;
	ap_uint<32> gen285_pipex_var [32];
	ap_uint<32> gen286_pipex_var;
	ap_uint<32> gen287_pipex_var [32];
	ap_uint<32> gen288_pipex_var;
	ap_uint<1> gen289_pipex_var;
	ap_uint<1> gen290_pipex_var;
	ap_uint<1> gen291_pipex_var;
	ap_uint<1> gen292_pipex_var;
	ap_uint<1> gen293_pipex_var;
	ap_uint<1> gen294_pipex_var;
	ap_uint<1> gen295_pipex_var;
	ap_uint<1> gen296_pipex_var;
	ap_uint<1> gen297_pipex_var;
	ap_uint<1> gen298_pipex_var;
	ap_uint<5> gen299_pipex_var;
	ap_uint<1> gen300_pipex_var;
	ap_uint<1> gen301_pipex_var;
	ap_uint<1> gen302_pipex_var;
	ap_uint<1> gen303_pipex_var;
	ap_uint<32> gen304_pipex_var;
	ap_uint<1> gen305_pipex_var;
	ap_uint<1> gen306_pipex_var;
	ap_uint<5> gen307_pipex_var;
	ap_uint<1> gen308_pipex_var;
	ap_uint<1> gen309_pipex_var;
	ap_uint<1> gen310_pipex_var;
	ap_uint<1> gen311_pipex_var;
	ap_uint<32> gen312_pipex_var;
	ap_uint<1> gen313_pipex_var;
	ap_uint<1> gen314_pipex_var;
	ap_uint<1> gen315_pipex_var;
	ap_uint<1> gen316_pipex_var;
	ap_uint<1> gen317_pipex_var;
	ap_uint<1> gen318_pipex_var;
	ap_uint<5> gen319_pipex_var;
	ap_uint<1> gen320_pipex_var;
	ap_uint<1> gen321_pipex_var;
	ap_uint<1> gen322_pipex_var;
	ap_uint<1> gen323_pipex_var;
	ap_uint<32> gen324_pipex_var;
	ap_uint<1> gen325_pipex_var;
	ap_uint<1> gen326_pipex_var;
	ap_uint<5> gen327_pipex_var;
	ap_uint<1> gen328_pipex_var;
	ap_uint<1> gen329_pipex_var;
	ap_uint<1> gen330_pipex_var;
	ap_uint<1> gen331_pipex_var;
	ap_uint<32> gen332_pipex_var;
	ap_uint<1> gen333_pipex_var;
	ap_uint<1> gen334_pipex_var;
	ap_uint<33> gen335_pipex_var;
	ap_uint<33> gen336_pipex_var;
	ap_uint<1> gen337_pipex_var;
	ap_uint<1> gen338_pipex_var;
	ap_uint<33> gen339_pipex_var;
	ap_uint<1> gen340_pipex_var;
	ap_uint<33> gen341_pipex_var;
	ap_uint<1> gen342_pipex_var;
	ap_uint<1> gen343_pipex_var;
	ap_uint<1> gen344_pipex_var;
	ap_uint<1> gen345_pipex_var;
	ap_uint<1> gen346_pipex_var;
	ap_uint<1> gen347_pipex_var;
	ap_uint<1> gen348_pipex_var;
	ap_uint<34> gen349_pipex_var;
	ap_uint<34> gen350_pipex_var;
	ap_uint<33> gen351_pipex_var;
	ap_uint<33> gen352_pipex_var;
	ap_uint<33> gen353_pipex_var;
	ap_uint<32> gen354_pipex_var;
	ap_uint<64> gen355_pipex_var;
	ap_uint<5> gen356_pipex_var;
	ap_uint<64> gen357_pipex_var;
	ap_uint<32> gen358_pipex_var;
	ap_uint<1> gen359_pipex_var;
	ap_uint<64> gen360_pipex_var;
	ap_uint<5> gen361_pipex_var;
	ap_uint<64> gen362_pipex_var;
	ap_uint<33> gen363_pipex_var;
	ap_uint<33> gen364_pipex_var;
	ap_uint<33> gen365_pipex_var;
	ap_uint<32> gen366_pipex_var;
	ap_uint<1> gen367_pipex_var;
	ap_uint<1> gen368_pipex_var;
	ap_uint<1> gen369_pipex_var;
	ap_uint<1> gen370_pipex_var;
	ap_uint<1> gen371_pipex_var;
	ap_uint<1> gen372_pipex_var;
	ap_uint<1> gen373_pipex_var;
	ap_uint<1> gen374_pipex_var;
	ap_uint<1> gen375_pipex_var;
	ap_uint<1> gen376_pipex_var;
	ap_uint<1> gen377_pipex_var;
	ap_uint<1> gen378_pipex_var;
	ap_uint<1> gen379_pipex_var;
	ap_uint<1> gen380_pipex_var;
	ap_uint<1> gen381_pipex_var;
	ap_uint<1> gen382_pipex_var;
	ap_uint<1> gen383_pipex_var;
	ap_uint<1> gen384_pipex_var;
	ap_uint<1> gen385_pipex_var;
	ap_uint<1> gen386_pipex_var;
	ap_uint<33> gen387_pipex_var;
	ap_uint<1> gen388_pipex_var;
	ap_uint<1> gen389_pipex_var;
	ap_uint<1> gen390_pipex_var;
	ap_uint<1> gen391_pipex_var;
	ap_uint<1> gen392_pipex_var;
	ap_uint<1> gen393_pipex_var;
	ap_uint<1> gen394_pipex_var;
	ap_uint<1> gen395_pipex_var;
	ap_uint<1> gen396_pipex_var;
	ap_uint<1> gen397_pipex_var;
	ap_uint<1> gen398_pipex_var;
	ap_uint<1> gen399_pipex_var;
	ap_uint<1> gen400_pipex_var;
	ap_uint<1> gen401_pipex_var;
	ap_uint<1> gen402_pipex_var;
	ap_uint<1> gen403_pipex_var;
	ap_uint<1> gen404_pipex_var;
	ap_uint<1> gen405_pipex_var;
	ap_uint<1> gen406_pipex_var;
	ap_uint<1> gen407_pipex_var;
	ap_uint<1> gen408_pipex_var;
	ap_uint<1> gen409_pipex_var;
	ap_uint<1> gen410_pipex_var;
	ap_uint<1> gen411_pipex_var;
	ap_uint<1> gen412_pipex_var;
	ap_uint<1> gen413_pipex_var;
	ap_uint<32> genpstage_IFETCH_curinstr_addr;
	ap_uint<32> genpstage_IFETCH_nextinstr_addr;
	riscv_4stage_busreq_mem_struct genpstage_IFETCH_instr_busreq;
	ap_uint<32> genpstage_IDECODE_instr_code;
	ap_uint<7> genpstage_IDECODE_opcode;
	ap_uint<1> genpstage_IDECODE_alu_unsigned;
	ap_uint<5> genpstage_IDECODE_rs1_addr;
	ap_uint<5> genpstage_IDECODE_rs2_addr;
	ap_uint<5> genpstage_IDECODE_rd_addr;
	ap_uint<3> genpstage_IDECODE_funct3;
	ap_uint<7> genpstage_IDECODE_funct7;
	ap_uint<5> genpstage_IDECODE_shamt;
	ap_uint<4> genpstage_IDECODE_pred;
	ap_uint<4> genpstage_IDECODE_succ;
	ap_uint<12> genpstage_IDECODE_csrnum;
	ap_uint<5> genpstage_IDECODE_zimm;
	ap_uint<32> genpstage_IDECODE_immediate_I;
	ap_uint<32> genpstage_IDECODE_immediate_S;
	ap_uint<32> genpstage_IDECODE_immediate_B;
	ap_uint<32> genpstage_IDECODE_immediate_U;
	ap_uint<32> genpstage_IDECODE_immediate_J;
	ap_uint<2> genpstage_IDECODE_op1_source;
	ap_uint<1> genpstage_IDECODE_rd_req;
	ap_uint<3> genpstage_IDECODE_rd_source;
	ap_uint<32> genpstage_IDECODE_immediate;
	ap_uint<2> genpstage_IDECODE_op2_source;
	ap_uint<1> genpstage_IDECODE_alu_req;
	ap_uint<4> genpstage_IDECODE_alu_opcode;
	ap_uint<1> genpstage_IDECODE_jump_req;
	ap_uint<1> genpstage_IDECODE_jump_src;
	ap_uint<1> genpstage_IDECODE_rs1_req;
	ap_uint<1> genpstage_IDECODE_rs2_req;
	ap_uint<1> genpstage_IDECODE_jump_req_cond;
	ap_uint<1> genpstage_IDECODE_mem_req;
	ap_uint<1> genpstage_IDECODE_mem_cmd;
	ap_uint<1> genpstage_IDECODE_fencereq;
	ap_uint<1> genpstage_IDECODE_ebreakreq;
	ap_uint<1> genpstage_IDECODE_ecallreq;
	ap_uint<1> genpstage_IDECODE_csrreq;
	ap_uint<4> genpstage_IDECODE_mem_be;
	ap_uint<1> genpstage_IDECODE_mret_req;
	ap_uint<32> genpstage_IDECODE_csr_rdata;
	ap_uint<32> genpstage_IDECODE_alu_op1;
	ap_uint<32> genpstage_IDECODE_alu_op2;
	ap_uint<33> genpstage_IDECODE_alu_op1_wide;
	ap_uint<33> genpstage_IDECODE_alu_op2_wide;
	ap_uint<32> genpstage_IDECODE_curinstr_addr;
	ap_uint<32> genpstage_IDECODE_nextinstr_addr;
	ap_uint<1> genpstage_EXEC_jump_req;
	ap_uint<1> genpstage_EXEC_jump_req_cond;
	ap_uint<1> genpstage_EXEC_jump_src;
	ap_uint<1> genpstage_EXEC_rs1_req;
	ap_uint<1> genpstage_EXEC_rs2_req;
	ap_uint<1> genpstage_EXEC_rd_req;
	ap_uint<32> genpstage_EXEC_immediate;
	ap_uint<1> genpstage_EXEC_fencereq;
	ap_uint<1> genpstage_EXEC_ecallreq;
	ap_uint<1> genpstage_EXEC_ebreakreq;
	ap_uint<1> genpstage_EXEC_csrreq;
	ap_uint<1> genpstage_EXEC_alu_req;
	ap_uint<1> genpstage_EXEC_mem_req;
	ap_uint<33> genpstage_EXEC_alu_result_wide;
	ap_uint<32> genpstage_EXEC_alu_result;
	ap_uint<1> genpstage_EXEC_alu_CF;
	ap_uint<1> genpstage_EXEC_alu_SF;
	ap_uint<1> genpstage_EXEC_alu_ZF;
	ap_uint<1> genpstage_EXEC_alu_OF;
	ap_uint<1> genpstage_EXEC_alu_overflow;
	ap_uint<32> genpstage_EXEC_rd_wdata;
	ap_uint<1> genpstage_EXEC_rd_rdy;
	ap_uint<32> genpstage_EXEC_curinstraddr_imm;
	ap_uint<5> genpstage_EXEC_rd_addr;
	ap_uint<32> genpstage_EXEC_curinstr_addr;
	ap_uint<1> genpstage_EXEC_mret_req;
	ap_uint<33> genpstage_EXEC_alu_op1_wide;
	ap_uint<4> genpstage_EXEC_alu_opcode;
	ap_uint<33> genpstage_EXEC_alu_op2_wide;
	ap_uint<32> genpstage_EXEC_alu_op1;
	ap_uint<32> genpstage_EXEC_alu_op2;
	ap_uint<1> genpstage_EXEC_alu_unsigned;
	ap_uint<3> genpstage_EXEC_rd_source;
	ap_uint<32> genpstage_EXEC_nextinstr_addr;
	ap_uint<32> genpstage_EXEC_csr_rdata;
	ap_uint<3> genpstage_EXEC_funct3;
	ap_uint<1> genpstage_EXEC_mem_cmd;
	ap_uint<32> genpstage_MEMWB_jump_vector;
	ap_uint<1> genpstage_MEMWB_jump_req;
	ap_uint<32> genpstage_MEMWB_mem_addr;
	ap_uint<32> genpstage_MEMWB_mem_wdata;
	riscv_4stage_busreq_mem_struct genpstage_MEMWB_data_busreq;
	ap_uint<32> genpstage_MEMWB_mem_rdata;
	ap_uint<1> genpstage_MEMWB_rd_rdy;
	ap_uint<32> genpstage_MEMWB_rd_wdata;
	ap_uint<1> genpstage_MEMWB_rd_req;
	ap_uint<5> genpstage_MEMWB_rd_addr;
	ap_uint<1> genpstage_MEMWB_jump_src;
	ap_uint<32> genpstage_MEMWB_immediate;
	ap_uint<32> genpstage_MEMWB_alu_result;
	ap_uint<1> genpstage_MEMWB_jump_req_cond;
	ap_uint<3> genpstage_MEMWB_funct3;
	ap_uint<1> genpstage_MEMWB_alu_ZF;
	ap_uint<32> genpstage_MEMWB_curinstraddr_imm;
	ap_uint<1> genpstage_MEMWB_alu_CF;
	ap_uint<1> genpstage_MEMWB_mem_req;
	ap_uint<1> genpstage_MEMWB_mem_cmd;
	ap_uint<3> genpstage_MEMWB_rd_source;
	ap_uint<32> gen414_pipex_mcopipe_rdata;
	ap_uint<1> gen415_pipex_genpstage_MEMWB_mcopipe_rdreq_inprogress;
	genpmodule_riscv_4stage_genmcopipe_data_mem_genstruct_fifo_wdata gen416_pipex_req_struct;
	ap_uint<1> gen417_pipex_genpstage_EXEC_mcopipe_rdreq_inprogress;
	ap_uint<32> gen418_pipex_mcopipe_rdata;
	ap_uint<1> gen419_pipex_genpstage_IDECODE_mcopipe_rdreq_inprogress;
	ap_uint<32> gen420_pipex_mcopipe_rdata;
	ap_uint<1> gen421_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress;
	genpmodule_riscv_4stage_genmcopipe_instr_mem_genstruct_fifo_wdata gen422_pipex_req_struct;
	ap_uint<32> gen357_cyclix_var;
	ap_uint<32> gen358_cyclix_var;
	ap_uint<32> gen359_cyclix_var;
	ap_uint<32> gen360_cyclix_var;
	ap_uint<32> gen361_cyclix_var;
	ap_uint<32> gen362_cyclix_var;
	ap_uint<32> gen363_cyclix_var;
	ap_uint<32> gen364_cyclix_var;
	ap_uint<32> gen365_cyclix_var;
	ap_uint<32> gen366_cyclix_var;
	ap_uint<32> gen367_cyclix_var;
	ap_uint<32> gen368_cyclix_var;
	ap_uint<32> gen369_cyclix_var;
	ap_uint<32> gen370_cyclix_var;
	ap_uint<32> gen371_cyclix_var;
	ap_uint<32> gen372_cyclix_var;
	ap_uint<32> gen373_cyclix_var;
	ap_uint<32> gen374_cyclix_var;
	ap_uint<32> gen375_cyclix_var;
	ap_uint<32> gen376_cyclix_var;
	ap_uint<32> gen377_cyclix_var;
	ap_uint<32> gen378_cyclix_var;
	ap_uint<32> gen379_cyclix_var;
	ap_uint<32> gen380_cyclix_var;
	ap_uint<32> gen381_cyclix_var;
	ap_uint<32> gen382_cyclix_var;
	ap_uint<32> gen383_cyclix_var;
	ap_uint<32> gen384_cyclix_var;
	ap_uint<32> gen385_cyclix_var;
	ap_uint<32> gen386_cyclix_var;
	ap_uint<32> gen387_cyclix_var;
	ap_uint<1> gen388_cyclix_var;
	ap_uint<1> gen389_cyclix_var;
	ap_uint<1> gen390_cyclix_var;
	ap_uint<1> gen391_cyclix_var;
	ap_uint<1> gen392_cyclix_var;
	ap_uint<1> gen393_cyclix_var;
	ap_uint<1> gen394_cyclix_var;
	ap_uint<1> gen395_cyclix_var;
	ap_uint<1> gen396_cyclix_var;
	ap_uint<1> gen397_cyclix_var;
	ap_uint<1> gen398_cyclix_var;
	ap_uint<1> gen399_cyclix_var;
	ap_uint<1> gen400_cyclix_var;
	ap_uint<1> gen401_cyclix_var;
	ap_uint<1> gen402_cyclix_var;
	ap_uint<32> gen403_cyclix_var;
	ap_uint<32> gen404_cyclix_var;
	ap_uint<32> gen405_cyclix_var;
	ap_uint<32> gen406_cyclix_var;
	ap_uint<32> gen407_cyclix_var;
	ap_uint<32> gen408_cyclix_var;
	ap_uint<32> gen409_cyclix_var;
	ap_uint<32> gen410_cyclix_var;
	ap_uint<32> gen411_cyclix_var;
	ap_uint<32> gen412_cyclix_var;
	ap_uint<32> gen413_cyclix_var;
	ap_uint<32> gen414_cyclix_var;
	ap_uint<32> gen415_cyclix_var;
	ap_uint<32> gen416_cyclix_var;
	ap_uint<32> gen417_cyclix_var;
	ap_uint<32> gen418_cyclix_var;
	ap_uint<32> gen419_cyclix_var;
	ap_uint<32> gen420_cyclix_var;
	ap_uint<32> gen421_cyclix_var;
	ap_uint<32> gen422_cyclix_var;
	ap_uint<32> gen423_cyclix_var;
	ap_uint<32> gen424_cyclix_var;
	ap_uint<32> gen425_cyclix_var;
	ap_uint<32> gen426_cyclix_var;
	ap_uint<32> gen427_cyclix_var;
	ap_uint<32> gen428_cyclix_var;
	ap_uint<32> gen429_cyclix_var;
	ap_uint<32> gen430_cyclix_var;
	ap_uint<32> gen431_cyclix_var;
	ap_uint<32> gen432_cyclix_var;
	ap_uint<32> gen433_cyclix_var;
	ap_uint<1> gen434_cyclix_var;
	ap_uint<1> gen435_cyclix_var;
	ap_uint<1> gen436_cyclix_var;
	ap_uint<1> gen437_cyclix_var;
	ap_uint<1> gen438_cyclix_var;
	ap_uint<1> gen439_cyclix_var;
	ap_uint<1> gen440_cyclix_var;
	ap_uint<1> gen441_cyclix_var;
	ap_uint<1> gen442_cyclix_var;
	ap_uint<1> gen443_cyclix_var;
	ap_uint<1> gen444_cyclix_var;
	ap_uint<1> gen445_cyclix_var;
	ap_uint<1> gen446_cyclix_var;
	ap_uint<1> gen447_cyclix_var;
	ap_uint<1> gen448_cyclix_var;
	ap_uint<1> gen449_cyclix_var;
	ap_uint<1> gen450_cyclix_var;
	ap_uint<1> gen451_cyclix_var;
	ap_uint<1> gen452_cyclix_var;
	ap_uint<1> gen453_cyclix_var;
	ap_uint<1> gen454_cyclix_var;
	ap_uint<1> gen455_cyclix_var;
	ap_uint<1> gen456_cyclix_var;
	ap_uint<1> gen457_cyclix_var;
	ap_uint<1> gen458_cyclix_var;
	ap_uint<1> gen459_cyclix_var;
	ap_uint<1> gen460_cyclix_var;
	ap_uint<1> gen461_cyclix_var;
	ap_uint<1> gen462_cyclix_var;
	ap_uint<1> gen463_cyclix_var;
	ap_uint<1> gen464_cyclix_var;
	ap_uint<32> gen465_cyclix_var;
	ap_uint<32> gen466_cyclix_var;
	ap_uint<32> gen467_cyclix_var;
	ap_uint<32> gen468_cyclix_var;
	ap_uint<32> gen469_cyclix_var;
	ap_uint<32> gen470_cyclix_var;
	ap_uint<32> gen471_cyclix_var;
	ap_uint<32> gen472_cyclix_var;
	ap_uint<32> gen473_cyclix_var;
	ap_uint<32> gen474_cyclix_var;
	ap_uint<32> gen475_cyclix_var;
	ap_uint<32> gen476_cyclix_var;
	ap_uint<32> gen477_cyclix_var;
	ap_uint<32> gen478_cyclix_var;
	ap_uint<32> gen479_cyclix_var;
	ap_uint<32> gen480_cyclix_var;
	ap_uint<32> gen481_cyclix_var;
	ap_uint<32> gen482_cyclix_var;
	ap_uint<32> gen483_cyclix_var;
	ap_uint<32> gen484_cyclix_var;
	ap_uint<32> gen485_cyclix_var;
	ap_uint<32> gen486_cyclix_var;
	ap_uint<32> gen487_cyclix_var;
	ap_uint<32> gen488_cyclix_var;
	ap_uint<32> gen489_cyclix_var;
	ap_uint<32> gen490_cyclix_var;
	ap_uint<32> gen491_cyclix_var;
	ap_uint<32> gen492_cyclix_var;
	ap_uint<32> gen493_cyclix_var;
	ap_uint<32> gen494_cyclix_var;
	ap_uint<32> gen495_cyclix_var;
	ap_uint<1> gen496_cyclix_var;
	ap_uint<1> gen497_cyclix_var;
	ap_uint<1> gen498_cyclix_var;
	ap_uint<1> gen499_cyclix_var;
	ap_uint<1> gen500_cyclix_var;
	ap_uint<1> gen501_cyclix_var;
	ap_uint<1> gen502_cyclix_var;
	ap_uint<1> gen503_cyclix_var;
	ap_uint<1> gen504_cyclix_var;
	ap_uint<1> gen505_cyclix_var;
	ap_uint<1> gen506_cyclix_var;
	ap_uint<1> gen507_cyclix_var;
	ap_uint<1> gen508_cyclix_var;
	ap_uint<1> gen509_cyclix_var;
	ap_uint<1> gen510_cyclix_var;
	ap_uint<1> gen511_cyclix_var;
	ap_uint<1> gen512_cyclix_var;
	ap_uint<1> gen513_cyclix_var;
	ap_uint<1> gen514_cyclix_var;
	ap_uint<1> gen515_cyclix_var;
	ap_uint<1> gen516_cyclix_var;
	ap_uint<1> gen517_cyclix_var;
	ap_uint<1> gen518_cyclix_var;
	ap_uint<1> gen519_cyclix_var;
	ap_uint<1> gen520_cyclix_var;
	ap_uint<1> gen521_cyclix_var;
	ap_uint<1> gen522_cyclix_var;
	ap_uint<1> gen523_cyclix_var;
	ap_uint<1> gen524_cyclix_var;
	ap_uint<1> gen525_cyclix_var;
	ap_uint<1> gen526_cyclix_var;
	ap_uint<1> gen527_cyclix_var;
	ap_uint<1> gen528_cyclix_var;
	ap_uint<1> gen529_cyclix_var;
	ap_uint<1> gen530_cyclix_var;
	ap_uint<1> gen531_cyclix_var;
	ap_uint<1> gen532_cyclix_var;
	ap_uint<1> gen533_cyclix_var;
	ap_uint<1> gen534_cyclix_var;
	ap_uint<1> gen535_cyclix_var;
	ap_uint<1> gen536_cyclix_var;
	ap_uint<1> gen537_cyclix_var;
	ap_uint<1> gen538_cyclix_var;
	ap_uint<1> gen539_cyclix_var;
	ap_uint<1> gen540_cyclix_var;
	ap_uint<1> gen541_cyclix_var;
	ap_uint<1> gen542_cyclix_var;
	ap_uint<1> gen543_cyclix_var;
	ap_uint<1> gen544_cyclix_var;
	ap_uint<1> gen545_cyclix_var;
	ap_uint<1> gen546_cyclix_var;
	ap_uint<1> gen547_cyclix_var;
	ap_uint<1> gen548_cyclix_var;
	ap_uint<1> gen549_cyclix_var;
	ap_uint<1> gen550_cyclix_var;
	ap_uint<1> gen551_cyclix_var;
	ap_uint<1> gen552_cyclix_var;
	ap_uint<1> gen553_cyclix_var;
	ap_uint<1> gen554_cyclix_var;
	ap_uint<1> gen555_cyclix_var;
	ap_uint<1> gen556_cyclix_var;
	ap_uint<1> gen557_cyclix_var;
	ap_uint<1> gen558_cyclix_var;
	ap_uint<1> gen559_cyclix_var;
	ap_uint<1> gen560_cyclix_var;
	ap_uint<1> gen561_cyclix_var;
	ap_uint<1> gen562_cyclix_var;
	ap_uint<1> gen563_cyclix_var;
	ap_uint<1> gen564_cyclix_var;
	ap_uint<32> gen565_cyclix_var;
	ap_uint<32> gen566_cyclix_var;
	ap_uint<32> gen567_cyclix_var;
	ap_uint<32> gen568_cyclix_var;
	ap_uint<32> gen569_cyclix_var;
	ap_uint<32> gen570_cyclix_var;
	ap_uint<32> gen571_cyclix_var;
	ap_uint<32> gen572_cyclix_var;
	ap_uint<32> gen573_cyclix_var;
	ap_uint<32> gen574_cyclix_var;
	ap_uint<32> gen575_cyclix_var;
	ap_uint<32> gen576_cyclix_var;
	ap_uint<32> gen577_cyclix_var;
	ap_uint<32> gen578_cyclix_var;
	ap_uint<32> gen579_cyclix_var;
	ap_uint<32> gen580_cyclix_var;
	ap_uint<32> gen581_cyclix_var;
	ap_uint<32> gen582_cyclix_var;
	ap_uint<32> gen583_cyclix_var;
	ap_uint<32> gen584_cyclix_var;
	ap_uint<32> gen585_cyclix_var;
	ap_uint<32> gen586_cyclix_var;
	ap_uint<32> gen587_cyclix_var;
	ap_uint<32> gen588_cyclix_var;
	ap_uint<32> gen589_cyclix_var;
	ap_uint<32> gen590_cyclix_var;
	ap_uint<32> gen591_cyclix_var;
	ap_uint<32> gen592_cyclix_var;
	ap_uint<32> gen593_cyclix_var;
	ap_uint<32> gen594_cyclix_var;
	ap_uint<32> gen595_cyclix_var;
	ap_uint<32> gen596_cyclix_var;
	ap_uint<32> gen597_cyclix_var;
	ap_uint<32> gen598_cyclix_var;
	ap_uint<32> gen599_cyclix_var;
	ap_uint<32> gen600_cyclix_var;
	ap_uint<32> gen601_cyclix_var;
	ap_uint<32> gen602_cyclix_var;
	ap_uint<32> gen603_cyclix_var;
	ap_uint<32> gen604_cyclix_var;
	ap_uint<32> gen605_cyclix_var;
	ap_uint<32> gen606_cyclix_var;
	ap_uint<32> gen607_cyclix_var;
	ap_uint<32> gen608_cyclix_var;
	ap_uint<32> gen609_cyclix_var;
	ap_uint<32> gen610_cyclix_var;
	ap_uint<32> gen611_cyclix_var;
	ap_uint<32> gen612_cyclix_var;
	ap_uint<32> gen613_cyclix_var;
	ap_uint<32> gen614_cyclix_var;
	ap_uint<32> gen615_cyclix_var;
	ap_uint<32> gen616_cyclix_var;
	ap_uint<32> gen617_cyclix_var;
	ap_uint<32> gen618_cyclix_var;
	ap_uint<32> gen619_cyclix_var;
	ap_uint<32> gen620_cyclix_var;
	ap_uint<32> gen621_cyclix_var;
	ap_uint<32> gen622_cyclix_var;
	ap_uint<32> gen623_cyclix_var;
	ap_uint<32> gen624_cyclix_var;
	ap_uint<32> gen625_cyclix_var;
	ap_uint<32> gen626_cyclix_var;
	ap_uint<1> gen627_cyclix_var;
	ap_uint<1> gen628_cyclix_var;
	ap_uint<1> gen629_cyclix_var;
	ap_uint<1> gen630_cyclix_var;
	ap_uint<1> gen631_cyclix_var;
	ap_uint<1> gen632_cyclix_var;
	ap_uint<1> gen633_cyclix_var;
	ap_uint<1> gen634_cyclix_var;
	ap_uint<1> gen635_cyclix_var;
	ap_uint<1> gen636_cyclix_var;
	ap_uint<1> gen637_cyclix_var;
	ap_uint<1> gen638_cyclix_var;
	ap_uint<1> gen639_cyclix_var;
	ap_uint<1> gen640_cyclix_var;
	ap_uint<1> gen641_cyclix_var;
	ap_uint<1> gen642_cyclix_var;
	ap_uint<1> gen643_cyclix_var;
	ap_uint<1> gen644_cyclix_var;
	ap_uint<1> gen645_cyclix_var;
	ap_uint<1> gen646_cyclix_var;
	ap_uint<1> gen647_cyclix_var;
	ap_uint<1> gen648_cyclix_var;
	ap_uint<1> gen649_cyclix_var;
	ap_uint<1> gen650_cyclix_var;
	ap_uint<1> gen651_cyclix_var;
	ap_uint<1> gen652_cyclix_var;
	ap_uint<1> gen653_cyclix_var;
	ap_uint<1> gen654_cyclix_var;
	ap_uint<1> gen655_cyclix_var;
	ap_uint<1> gen656_cyclix_var;
	ap_uint<1> gen657_cyclix_var;
	ap_uint<1> gen658_cyclix_var;
	ap_uint<1> gen659_cyclix_var;
	ap_uint<1> gen660_cyclix_var;
	ap_uint<1> gen661_cyclix_var;
	ap_uint<1> gen662_cyclix_var;
	ap_uint<1> gen663_cyclix_var;
	ap_uint<1> gen664_cyclix_var;
	ap_uint<1> gen665_cyclix_var;
	ap_uint<1> gen666_cyclix_var;
	ap_uint<1> gen667_cyclix_var;
	ap_uint<1> gen668_cyclix_var;
	ap_uint<1> gen669_cyclix_var;
	ap_uint<1> gen670_cyclix_var;
	ap_uint<1> gen671_cyclix_var;
	ap_uint<1> gen672_cyclix_var;
	ap_uint<1> gen673_cyclix_var;
	ap_uint<1> gen674_cyclix_var;
	ap_uint<1> gen675_cyclix_var;
	ap_uint<1> gen676_cyclix_var;
	ap_uint<1> gen677_cyclix_var;
	ap_uint<1> gen678_cyclix_var;
	ap_uint<1> gen679_cyclix_var;
	ap_uint<1> gen680_cyclix_var;
	ap_uint<1> gen681_cyclix_var;
	ap_uint<1> gen682_cyclix_var;
	ap_uint<1> gen683_cyclix_var;
	ap_uint<1> gen684_cyclix_var;
	ap_uint<1> gen685_cyclix_var;
	ap_uint<1> gen686_cyclix_var;
	ap_uint<1> gen687_cyclix_var;
	ap_uint<1> gen688_cyclix_var;
	ap_uint<1> gen689_cyclix_var;
	ap_uint<1> gen690_cyclix_var;
	ap_uint<1> gen691_cyclix_var;
	ap_uint<1> gen692_cyclix_var;
	ap_uint<1> gen693_cyclix_var;
	ap_uint<1> gen694_cyclix_var;
	ap_uint<1> gen695_cyclix_var;
	ap_uint<1> gen696_cyclix_var;
	ap_uint<1> gen697_cyclix_var;
	ap_uint<1> gen698_cyclix_var;
	ap_uint<1> gen699_cyclix_var;
	ap_uint<1> gen700_cyclix_var;
	ap_uint<1> gen701_cyclix_var;
	ap_uint<1> gen702_cyclix_var;
	ap_uint<1> gen703_cyclix_var;
	ap_uint<1> gen704_cyclix_var;
	ap_uint<1> gen705_cyclix_var;
	ap_uint<1> gen706_cyclix_var;
	ap_uint<1> gen707_cyclix_var;
	ap_uint<1> gen708_cyclix_var;
	ap_uint<1> gen709_cyclix_var;
	ap_uint<1> gen710_cyclix_var;
	ap_uint<1> gen711_cyclix_var;
	ap_uint<1> gen712_cyclix_var;
	ap_uint<1> gen713_cyclix_var;

	if (geninit) {
		genpsticky_glbl_pc = 512;
		genpsticky_glbl_regfile[1] = 0;
		genpsticky_glbl_regfile[2] = 0;
		genpsticky_glbl_regfile[3] = 0;
		genpsticky_glbl_regfile[4] = 0;
		genpsticky_glbl_regfile[5] = 0;
		genpsticky_glbl_regfile[6] = 0;
		genpsticky_glbl_regfile[7] = 0;
		genpsticky_glbl_regfile[8] = 0;
		genpsticky_glbl_regfile[9] = 0;
		genpsticky_glbl_regfile[10] = 0;
		genpsticky_glbl_regfile[11] = 0;
		genpsticky_glbl_regfile[12] = 0;
		genpsticky_glbl_regfile[13] = 0;
		genpsticky_glbl_regfile[14] = 0;
		genpsticky_glbl_regfile[15] = 0;
		genpsticky_glbl_regfile[16] = 0;
		genpsticky_glbl_regfile[17] = 0;
		genpsticky_glbl_regfile[18] = 0;
		genpsticky_glbl_regfile[19] = 0;
		genpsticky_glbl_regfile[20] = 0;
		genpsticky_glbl_regfile[21] = 0;
		genpsticky_glbl_regfile[22] = 0;
		genpsticky_glbl_regfile[23] = 0;
		genpsticky_glbl_regfile[24] = 0;
		genpsticky_glbl_regfile[25] = 0;
		genpsticky_glbl_regfile[26] = 0;
		genpsticky_glbl_regfile[27] = 0;
		genpsticky_glbl_regfile[28] = 0;
		genpsticky_glbl_regfile[29] = 0;
		genpsticky_glbl_regfile[30] = 0;
		genpsticky_glbl_regfile[31] = 0;
		genpsticky_glbl_jump_req_cmd = 0;
		genpsticky_glbl_jump_vector_cmd = 0;
		genpsticky_glbl_CSR_MCAUSE = 0;
		genpsticky_glbl_MIRQEN = 1;
		genpsticky_glbl_MRETADDR = 0;
		genmcopipe_instr_mem_wr_done = 0;
		genmcopipe_instr_mem_rd_done = 0;
		genmcopipe_instr_mem_full_flag = 0;
		genmcopipe_instr_mem_empty_flag = 1;
		genmcopipe_instr_mem_wr_ptr = 0;
		genmcopipe_instr_mem_rd_ptr = 0;
		genmcopipe_data_mem_wr_done = 0;
		genmcopipe_data_mem_rd_done = 0;
		genmcopipe_data_mem_full_flag = 0;
		genmcopipe_data_mem_empty_flag = 1;
		genmcopipe_data_mem_wr_ptr = 0;
		genmcopipe_data_mem_rd_ptr = 0;
		genpstage_IFETCH_genpctrl_active_glbl = 0;
		genpstage_IFETCH_genpctrl_stalled_glbl = 0;
		genpstage_IFETCH_genpctrl_killed_glbl = 0;
		genpstage_IDECODE_genpctrl_active_glbl = 0;
		genpstage_IDECODE_genpctrl_stalled_glbl = 0;
		genpstage_IDECODE_genpctrl_killed_glbl = 0;
		genpstage_EXEC_genpctrl_active_glbl = 0;
		genpstage_EXEC_genpctrl_stalled_glbl = 0;
		genpstage_EXEC_genpctrl_killed_glbl = 0;
		genpstage_MEMWB_genpctrl_active_glbl = 0;
		genpstage_MEMWB_genpctrl_stalled_glbl = 0;
		genpstage_MEMWB_genpctrl_killed_glbl = 0;
		genpstage_IFETCH_instr_req_done = 0;
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = 0;
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 0;
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = 0;
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = 0;
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = 0;
		genpstage_IDECODE_rs1_rdata = 0;
		genpstage_IDECODE_rs2_rdata = 0;
		genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_if_id = 0;
		genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 0;
		genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_tid = 0;
		genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done = 0;
		genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata = 0;
		genpstage_IDECODE_curinstr_addr_genglbl = 0;
		genpstage_IDECODE_nextinstr_addr_genglbl = 0;
		genpstage_EXEC_irq_mcause = 0;
		genpstage_EXEC_irq_recv = 0;
		genpstage_EXEC_rs2_rdata = 0;
		genpstage_EXEC_rd_req_genglbl = 0;
		genpstage_EXEC_rd_addr_genglbl = 0;
		genpstage_EXEC_curinstr_addr_genglbl = 0;
		genpstage_EXEC_mret_req_genglbl = 0;
		genpstage_EXEC_alu_op1_wide_genglbl = 0;
		genpstage_EXEC_alu_req_genglbl = 0;
		genpstage_EXEC_alu_opcode_genglbl = 0;
		genpstage_EXEC_alu_op2_wide_genglbl = 0;
		genpstage_EXEC_alu_op1_genglbl = 0;
		genpstage_EXEC_alu_op2_genglbl = 0;
		genpstage_EXEC_alu_unsigned_genglbl = 0;
		genpstage_EXEC_rd_source_genglbl = 1;
		genpstage_EXEC_immediate_genglbl = 0;
		genpstage_EXEC_nextinstr_addr_genglbl = 0;
		genpstage_EXEC_csr_rdata_genglbl = 0;
		genpstage_EXEC_jump_src_genglbl = 0;
		genpstage_EXEC_jump_req_cond_genglbl = 0;
		genpstage_EXEC_funct3_genglbl = 0;
		genpstage_EXEC_jump_req_genglbl = 0;
		genpstage_EXEC_mem_req_genglbl = 0;
		genpstage_EXEC_mem_cmd_genglbl = 0;
		genpstage_MEMWB_data_req_done = 0;
		genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id = 0;
		genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending = 0;
		genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid = 0;
		genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done = 0;
		genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata = 0;
		genpstage_MEMWB_rs2_rdata = 0;
		genpstage_MEMWB_rd_req_genglbl = 0;
		genpstage_MEMWB_rd_addr_genglbl = 0;
		genpstage_MEMWB_rd_rdy_genglbl = 0;
		genpstage_MEMWB_rd_wdata_genglbl = 0;
		genpstage_MEMWB_jump_src_genglbl = 0;
		genpstage_MEMWB_immediate_genglbl = 0;
		genpstage_MEMWB_alu_result_genglbl = 0;
		genpstage_MEMWB_jump_req_cond_genglbl = 0;
		genpstage_MEMWB_funct3_genglbl = 0;
		genpstage_MEMWB_alu_ZF_genglbl = 0;
		genpstage_MEMWB_curinstraddr_imm_genglbl = 0;
		genpstage_MEMWB_alu_CF_genglbl = 0;
		genpstage_MEMWB_jump_req_genglbl = 0;
		genpstage_MEMWB_mem_req_genglbl = 0;
		genpstage_MEMWB_mem_cmd_genglbl = 0;
		genpstage_MEMWB_rd_source_genglbl = 1;

	} else {
		genmcopipe_instr_mem_wr_done = ap_uint<32>(0);
		genmcopipe_instr_mem_rd_done = ap_uint<32>(0);
		genmcopipe_instr_mem_wr_ptr_next = (genmcopipe_instr_mem_wr_ptr + ap_uint<32>(1));
		genmcopipe_instr_mem_rd_ptr_next = (genmcopipe_instr_mem_rd_ptr + ap_uint<32>(1));
		genmcopipe_data_mem_wr_done = ap_uint<32>(0);
		genmcopipe_data_mem_rd_done = ap_uint<32>(0);
		genmcopipe_data_mem_wr_ptr_next = (genmcopipe_data_mem_wr_ptr + ap_uint<32>(1));
		genmcopipe_data_mem_rd_ptr_next = (genmcopipe_data_mem_rd_ptr + ap_uint<32>(1));
		genpsticky_glbl_pc_buf = genpsticky_glbl_pc;
		gen357_cyclix_var = genpsticky_glbl_regfile[1];
		genpsticky_glbl_regfile_buf[1] = gen357_cyclix_var;
		gen358_cyclix_var = genpsticky_glbl_regfile[2];
		genpsticky_glbl_regfile_buf[2] = gen358_cyclix_var;
		gen359_cyclix_var = genpsticky_glbl_regfile[3];
		genpsticky_glbl_regfile_buf[3] = gen359_cyclix_var;
		gen360_cyclix_var = genpsticky_glbl_regfile[4];
		genpsticky_glbl_regfile_buf[4] = gen360_cyclix_var;
		gen361_cyclix_var = genpsticky_glbl_regfile[5];
		genpsticky_glbl_regfile_buf[5] = gen361_cyclix_var;
		gen362_cyclix_var = genpsticky_glbl_regfile[6];
		genpsticky_glbl_regfile_buf[6] = gen362_cyclix_var;
		gen363_cyclix_var = genpsticky_glbl_regfile[7];
		genpsticky_glbl_regfile_buf[7] = gen363_cyclix_var;
		gen364_cyclix_var = genpsticky_glbl_regfile[8];
		genpsticky_glbl_regfile_buf[8] = gen364_cyclix_var;
		gen365_cyclix_var = genpsticky_glbl_regfile[9];
		genpsticky_glbl_regfile_buf[9] = gen365_cyclix_var;
		gen366_cyclix_var = genpsticky_glbl_regfile[10];
		genpsticky_glbl_regfile_buf[10] = gen366_cyclix_var;
		gen367_cyclix_var = genpsticky_glbl_regfile[11];
		genpsticky_glbl_regfile_buf[11] = gen367_cyclix_var;
		gen368_cyclix_var = genpsticky_glbl_regfile[12];
		genpsticky_glbl_regfile_buf[12] = gen368_cyclix_var;
		gen369_cyclix_var = genpsticky_glbl_regfile[13];
		genpsticky_glbl_regfile_buf[13] = gen369_cyclix_var;
		gen370_cyclix_var = genpsticky_glbl_regfile[14];
		genpsticky_glbl_regfile_buf[14] = gen370_cyclix_var;
		gen371_cyclix_var = genpsticky_glbl_regfile[15];
		genpsticky_glbl_regfile_buf[15] = gen371_cyclix_var;
		gen372_cyclix_var = genpsticky_glbl_regfile[16];
		genpsticky_glbl_regfile_buf[16] = gen372_cyclix_var;
		gen373_cyclix_var = genpsticky_glbl_regfile[17];
		genpsticky_glbl_regfile_buf[17] = gen373_cyclix_var;
		gen374_cyclix_var = genpsticky_glbl_regfile[18];
		genpsticky_glbl_regfile_buf[18] = gen374_cyclix_var;
		gen375_cyclix_var = genpsticky_glbl_regfile[19];
		genpsticky_glbl_regfile_buf[19] = gen375_cyclix_var;
		gen376_cyclix_var = genpsticky_glbl_regfile[20];
		genpsticky_glbl_regfile_buf[20] = gen376_cyclix_var;
		gen377_cyclix_var = genpsticky_glbl_regfile[21];
		genpsticky_glbl_regfile_buf[21] = gen377_cyclix_var;
		gen378_cyclix_var = genpsticky_glbl_regfile[22];
		genpsticky_glbl_regfile_buf[22] = gen378_cyclix_var;
		gen379_cyclix_var = genpsticky_glbl_regfile[23];
		genpsticky_glbl_regfile_buf[23] = gen379_cyclix_var;
		gen380_cyclix_var = genpsticky_glbl_regfile[24];
		genpsticky_glbl_regfile_buf[24] = gen380_cyclix_var;
		gen381_cyclix_var = genpsticky_glbl_regfile[25];
		genpsticky_glbl_regfile_buf[25] = gen381_cyclix_var;
		gen382_cyclix_var = genpsticky_glbl_regfile[26];
		genpsticky_glbl_regfile_buf[26] = gen382_cyclix_var;
		gen383_cyclix_var = genpsticky_glbl_regfile[27];
		genpsticky_glbl_regfile_buf[27] = gen383_cyclix_var;
		gen384_cyclix_var = genpsticky_glbl_regfile[28];
		genpsticky_glbl_regfile_buf[28] = gen384_cyclix_var;
		gen385_cyclix_var = genpsticky_glbl_regfile[29];
		genpsticky_glbl_regfile_buf[29] = gen385_cyclix_var;
		gen386_cyclix_var = genpsticky_glbl_regfile[30];
		genpsticky_glbl_regfile_buf[30] = gen386_cyclix_var;
		gen387_cyclix_var = genpsticky_glbl_regfile[31];
		genpsticky_glbl_regfile_buf[31] = gen387_cyclix_var;
		genpsticky_glbl_jump_req_cmd_buf = genpsticky_glbl_jump_req_cmd;
		genpsticky_glbl_jump_vector_cmd_buf = genpsticky_glbl_jump_vector_cmd;
		genpsticky_glbl_CSR_MCAUSE_buf = genpsticky_glbl_CSR_MCAUSE;
		genpsticky_glbl_MIRQEN_buf = genpsticky_glbl_MIRQEN;
		genpsticky_glbl_MRETADDR_buf = genpsticky_glbl_MRETADDR;
		genpstage_MEMWB_genpctrl_succ = ap_uint<32>(0);
		genpstage_MEMWB_genpctrl_working = ap_uint<32>(0);
		gen388_cyclix_var = genpstage_MEMWB_genpctrl_stalled_glbl;
		if (gen388_cyclix_var) {
			genpstage_MEMWB_genpctrl_new = ap_uint<32>(0);
			genpstage_MEMWB_genpctrl_stalled_glbl = ap_uint<32>(0);
			gen389_cyclix_var = !genpstage_MEMWB_genpctrl_killed_glbl;
			genpstage_MEMWB_genpctrl_active_glbl = gen389_cyclix_var;
		}
		gen390_cyclix_var = ap_uint<1>(0);
		gen390_cyclix_var = (gen390_cyclix_var || gen388_cyclix_var);
		gen390_cyclix_var = !gen390_cyclix_var;
		if (gen390_cyclix_var) {
			genpstage_MEMWB_genpctrl_new = (genpstage_MEMWB_genpctrl_active_glbl || genpstage_MEMWB_genpctrl_killed_glbl);
		}
		genpstage_MEMWB_genpctrl_finish = ap_uint<32>(0);
		genpstage_MEMWB_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_MEMWB_genpctrl_nevictable = ap_uint<32>(0);
		genpstage_MEMWB_genpctrl_occupied = (genpstage_MEMWB_genpctrl_active_glbl | genpstage_MEMWB_genpctrl_killed_glbl);
		genpstage_MEMWB_rd_req = genpstage_MEMWB_rd_req_genglbl;
		genpstage_MEMWB_rd_addr = genpstage_MEMWB_rd_addr_genglbl;
		genpstage_MEMWB_rd_rdy = genpstage_MEMWB_rd_rdy_genglbl;
		genpstage_MEMWB_rd_wdata = genpstage_MEMWB_rd_wdata_genglbl;
		genpstage_MEMWB_jump_src = genpstage_MEMWB_jump_src_genglbl;
		genpstage_MEMWB_immediate = genpstage_MEMWB_immediate_genglbl;
		genpstage_MEMWB_alu_result = genpstage_MEMWB_alu_result_genglbl;
		genpstage_MEMWB_jump_req_cond = genpstage_MEMWB_jump_req_cond_genglbl;
		genpstage_MEMWB_funct3 = genpstage_MEMWB_funct3_genglbl;
		genpstage_MEMWB_alu_ZF = genpstage_MEMWB_alu_ZF_genglbl;
		genpstage_MEMWB_curinstraddr_imm = genpstage_MEMWB_curinstraddr_imm_genglbl;
		genpstage_MEMWB_alu_CF = genpstage_MEMWB_alu_CF_genglbl;
		genpstage_MEMWB_jump_req = genpstage_MEMWB_jump_req_genglbl;
		genpstage_MEMWB_mem_req = genpstage_MEMWB_mem_req_genglbl;
		genpstage_MEMWB_mem_cmd = genpstage_MEMWB_mem_cmd_genglbl;
		genpstage_MEMWB_rd_source = genpstage_MEMWB_rd_source_genglbl;
		gen391_cyclix_var = genpstage_MEMWB_genpctrl_occupied;
		if (gen391_cyclix_var) {
			gen392_cyclix_var = genpstage_MEMWB_genpctrl_new;
			if (gen392_cyclix_var) {
				genpstage_MEMWB_data_req_done = ap_uint<32>(0);
				genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id = ap_uint<32>(0);
				genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending = ap_uint<32>(0);
				genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid = ap_uint<32>(0);
				genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done = ap_uint<32>(0);
				genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata = ap_uint<32>(0);
			}
			gen393_cyclix_var = genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
			if (gen393_cyclix_var) {
				gen394_cyclix_var = (genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id == ap_uint<1>(0));
				gen395_cyclix_var = gen394_cyclix_var;
				if (gen395_cyclix_var) {
					gen396_cyclix_var = (genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid == genmcopipe_data_mem_rd_ptr);
					gen397_cyclix_var = gen396_cyclix_var;
					if (gen397_cyclix_var) {
						gen398_cyclix_var = genmcopipe_data_mem_resp.read_nb(gen414_pipex_mcopipe_rdata);
						gen399_cyclix_var = gen398_cyclix_var;
						if (gen399_cyclix_var) {
							genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending = ap_uint<32>(0);
							genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done = ap_uint<32>(1);
							genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata = gen414_pipex_mcopipe_rdata;
							genmcopipe_data_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			gen415_pipex_genpstage_MEMWB_mcopipe_rdreq_inprogress = ap_uint<32>(0);
			gen415_pipex_genpstage_MEMWB_mcopipe_rdreq_inprogress = (gen415_pipex_genpstage_MEMWB_mcopipe_rdreq_inprogress || genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending);
			gen400_cyclix_var = genpstage_MEMWB_genpctrl_flushreq;
			if (gen400_cyclix_var) {
				gen401_cyclix_var = genpstage_MEMWB_genpctrl_active_glbl;
				if (gen401_cyclix_var) {
					genpstage_MEMWB_genpctrl_active_glbl = ap_uint<32>(0);
					genpstage_MEMWB_genpctrl_killed_glbl = ap_uint<32>(1);
				}
			}
		}
		gen402_cyclix_var = ap_uint<1>(0);
		gen402_cyclix_var = (gen402_cyclix_var || gen391_cyclix_var);
		gen402_cyclix_var = !gen402_cyclix_var;
		if (gen402_cyclix_var) {
			genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done = ap_uint<32>(0);
			genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending = ap_uint<32>(0);
		}
		gen207_pipex_syncbuf = genpsticky_glbl_jump_req_cmd;
		gen209_pipex_syncbuf = genpsticky_glbl_jump_vector_cmd;
		gen403_cyclix_var = genpsticky_glbl_regfile[1];
		gen211_pipex_syncbuf[1] = gen403_cyclix_var;
		gen404_cyclix_var = genpsticky_glbl_regfile[2];
		gen211_pipex_syncbuf[2] = gen404_cyclix_var;
		gen405_cyclix_var = genpsticky_glbl_regfile[3];
		gen211_pipex_syncbuf[3] = gen405_cyclix_var;
		gen406_cyclix_var = genpsticky_glbl_regfile[4];
		gen211_pipex_syncbuf[4] = gen406_cyclix_var;
		gen407_cyclix_var = genpsticky_glbl_regfile[5];
		gen211_pipex_syncbuf[5] = gen407_cyclix_var;
		gen408_cyclix_var = genpsticky_glbl_regfile[6];
		gen211_pipex_syncbuf[6] = gen408_cyclix_var;
		gen409_cyclix_var = genpsticky_glbl_regfile[7];
		gen211_pipex_syncbuf[7] = gen409_cyclix_var;
		gen410_cyclix_var = genpsticky_glbl_regfile[8];
		gen211_pipex_syncbuf[8] = gen410_cyclix_var;
		gen411_cyclix_var = genpsticky_glbl_regfile[9];
		gen211_pipex_syncbuf[9] = gen411_cyclix_var;
		gen412_cyclix_var = genpsticky_glbl_regfile[10];
		gen211_pipex_syncbuf[10] = gen412_cyclix_var;
		gen413_cyclix_var = genpsticky_glbl_regfile[11];
		gen211_pipex_syncbuf[11] = gen413_cyclix_var;
		gen414_cyclix_var = genpsticky_glbl_regfile[12];
		gen211_pipex_syncbuf[12] = gen414_cyclix_var;
		gen415_cyclix_var = genpsticky_glbl_regfile[13];
		gen211_pipex_syncbuf[13] = gen415_cyclix_var;
		gen416_cyclix_var = genpsticky_glbl_regfile[14];
		gen211_pipex_syncbuf[14] = gen416_cyclix_var;
		gen417_cyclix_var = genpsticky_glbl_regfile[15];
		gen211_pipex_syncbuf[15] = gen417_cyclix_var;
		gen418_cyclix_var = genpsticky_glbl_regfile[16];
		gen211_pipex_syncbuf[16] = gen418_cyclix_var;
		gen419_cyclix_var = genpsticky_glbl_regfile[17];
		gen211_pipex_syncbuf[17] = gen419_cyclix_var;
		gen420_cyclix_var = genpsticky_glbl_regfile[18];
		gen211_pipex_syncbuf[18] = gen420_cyclix_var;
		gen421_cyclix_var = genpsticky_glbl_regfile[19];
		gen211_pipex_syncbuf[19] = gen421_cyclix_var;
		gen422_cyclix_var = genpsticky_glbl_regfile[20];
		gen211_pipex_syncbuf[20] = gen422_cyclix_var;
		gen423_cyclix_var = genpsticky_glbl_regfile[21];
		gen211_pipex_syncbuf[21] = gen423_cyclix_var;
		gen424_cyclix_var = genpsticky_glbl_regfile[22];
		gen211_pipex_syncbuf[22] = gen424_cyclix_var;
		gen425_cyclix_var = genpsticky_glbl_regfile[23];
		gen211_pipex_syncbuf[23] = gen425_cyclix_var;
		gen426_cyclix_var = genpsticky_glbl_regfile[24];
		gen211_pipex_syncbuf[24] = gen426_cyclix_var;
		gen427_cyclix_var = genpsticky_glbl_regfile[25];
		gen211_pipex_syncbuf[25] = gen427_cyclix_var;
		gen428_cyclix_var = genpsticky_glbl_regfile[26];
		gen211_pipex_syncbuf[26] = gen428_cyclix_var;
		gen429_cyclix_var = genpsticky_glbl_regfile[27];
		gen211_pipex_syncbuf[27] = gen429_cyclix_var;
		gen430_cyclix_var = genpsticky_glbl_regfile[28];
		gen211_pipex_syncbuf[28] = gen430_cyclix_var;
		gen431_cyclix_var = genpsticky_glbl_regfile[29];
		gen211_pipex_syncbuf[29] = gen431_cyclix_var;
		gen432_cyclix_var = genpsticky_glbl_regfile[30];
		gen211_pipex_syncbuf[30] = gen432_cyclix_var;
		gen433_cyclix_var = genpsticky_glbl_regfile[31];
		gen211_pipex_syncbuf[31] = gen433_cyclix_var;
		switch (genpstage_MEMWB_jump_src) {
			case 0:
				genpstage_MEMWB_jump_vector = genpstage_MEMWB_immediate;
				break;
			case 1:
				genpstage_MEMWB_jump_vector = genpstage_MEMWB_alu_result;
				break;
		}
		gen388_pipex_var = genpstage_MEMWB_jump_req_cond;
		gen434_cyclix_var = gen388_pipex_var;
		if (gen434_cyclix_var) {
			switch (genpstage_MEMWB_funct3) {
				case 0:
					gen389_pipex_var = genpstage_MEMWB_alu_ZF;
					gen435_cyclix_var = gen389_pipex_var;
					if (gen435_cyclix_var) {
						genpstage_MEMWB_jump_req = ap_uint<32>(1);
						genpstage_MEMWB_jump_vector = genpstage_MEMWB_curinstraddr_imm;
					}
					break;
				case 1:
					gen390_pipex_var = ~genpstage_MEMWB_alu_ZF;
					gen391_pipex_var = gen390_pipex_var;
					gen436_cyclix_var = gen391_pipex_var;
					if (gen436_cyclix_var) {
						genpstage_MEMWB_jump_req = ap_uint<32>(1);
						genpstage_MEMWB_jump_vector = genpstage_MEMWB_curinstraddr_imm;
					}
					break;
				case 4:
					gen392_pipex_var = genpstage_MEMWB_alu_CF;
					gen437_cyclix_var = gen392_pipex_var;
					if (gen437_cyclix_var) {
						genpstage_MEMWB_jump_req = ap_uint<32>(1);
						genpstage_MEMWB_jump_vector = genpstage_MEMWB_curinstraddr_imm;
					}
					break;
				case 5:
					gen393_pipex_var = ~genpstage_MEMWB_alu_CF;
					gen394_pipex_var = gen393_pipex_var;
					gen438_cyclix_var = gen394_pipex_var;
					if (gen438_cyclix_var) {
						genpstage_MEMWB_jump_req = ap_uint<32>(1);
						genpstage_MEMWB_jump_vector = genpstage_MEMWB_curinstraddr_imm;
					}
					break;
				case 6:
					gen395_pipex_var = genpstage_MEMWB_alu_CF;
					gen439_cyclix_var = gen395_pipex_var;
					if (gen439_cyclix_var) {
						genpstage_MEMWB_jump_req = ap_uint<32>(1);
						genpstage_MEMWB_jump_vector = genpstage_MEMWB_curinstraddr_imm;
					}
					break;
				case 7:
					gen396_pipex_var = ~genpstage_MEMWB_alu_CF;
					gen397_pipex_var = gen396_pipex_var;
					gen440_cyclix_var = gen397_pipex_var;
					if (gen440_cyclix_var) {
						genpstage_MEMWB_jump_req = ap_uint<32>(1);
						genpstage_MEMWB_jump_vector = genpstage_MEMWB_curinstraddr_imm;
					}
					break;
			}
		}
		genpstage_MEMWB_mem_addr = genpstage_MEMWB_alu_result;
		genpstage_MEMWB_mem_wdata = genpstage_MEMWB_rs2_rdata;
		gen206_pipex_syncreq = ap_uint<32>(1);
		gen207_pipex_syncbuf = genpstage_MEMWB_jump_req;
		gen208_pipex_syncreq = ap_uint<32>(1);
		gen209_pipex_syncbuf = genpstage_MEMWB_jump_vector;
		gen398_pipex_var = genpstage_MEMWB_jump_req;
		gen441_cyclix_var = gen398_pipex_var;
		if (gen441_cyclix_var) {
			genpstage_MEMWB_genpctrl_flushreq = (genpstage_MEMWB_genpctrl_flushreq | genpstage_MEMWB_genpctrl_active_glbl);
		}
		gen399_pipex_var = genpstage_MEMWB_mem_req;
		gen442_cyclix_var = gen399_pipex_var;
		if (gen442_cyclix_var) {
			gen400_pipex_var = ~genpstage_MEMWB_data_req_done;
			gen401_pipex_var = gen400_pipex_var;
			gen443_cyclix_var = gen401_pipex_var;
			if (gen443_cyclix_var) {
				genpstage_MEMWB_data_busreq.addr = genpstage_MEMWB_mem_addr;
				genpstage_MEMWB_data_busreq.be = ap_uint<32>(15);
				genpstage_MEMWB_data_busreq.wdata = genpstage_MEMWB_mem_wdata;
				gen444_cyclix_var = genpstage_MEMWB_genpctrl_active_glbl;
				if (gen444_cyclix_var) {
					gen445_cyclix_var = ~genmcopipe_data_mem_full_flag;
					gen446_cyclix_var = gen445_cyclix_var;
					if (gen446_cyclix_var) {
						gen416_pipex_req_struct.we = genpstage_MEMWB_mem_cmd;
						gen416_pipex_req_struct.wdata = genpstage_MEMWB_data_busreq;
						gen447_cyclix_var = genmcopipe_data_mem_req.write_nb(gen416_pipex_req_struct);
						gen448_cyclix_var = gen447_cyclix_var;
						if (gen448_cyclix_var) {
							gen402_pipex_var = ap_uint<32>(1);
							gen449_cyclix_var = !genpstage_MEMWB_mem_cmd;
							genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending = gen449_cyclix_var;
							genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid = genmcopipe_data_mem_wr_ptr;
							genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id = ap_uint<1>(0);
							gen450_cyclix_var = genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
							if (gen450_cyclix_var) {
								genmcopipe_data_mem_wr_done = ap_uint<32>(1);
							}
						}
					}
				}
				genpstage_MEMWB_data_req_done = gen402_pipex_var;
			}
			gen403_pipex_var = ~genpstage_MEMWB_data_req_done;
			gen404_pipex_var = gen403_pipex_var;
			gen451_cyclix_var = gen404_pipex_var;
			if (gen451_cyclix_var) {
				genpstage_MEMWB_genpctrl_stalled_glbl = (genpstage_MEMWB_genpctrl_stalled_glbl | genpstage_MEMWB_genpctrl_active_glbl);
				genpstage_MEMWB_genpctrl_active_glbl = ap_uint<32>(0);
			}
		}
		gen405_pipex_var = genpstage_MEMWB_mem_req;
		gen452_cyclix_var = gen405_pipex_var;
		if (gen452_cyclix_var) {
			gen406_pipex_var = ~genpstage_MEMWB_mem_cmd;
			gen407_pipex_var = gen406_pipex_var;
			gen453_cyclix_var = gen407_pipex_var;
			if (gen453_cyclix_var) {
				gen454_cyclix_var = genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done;
				if (gen454_cyclix_var) {
					genpstage_MEMWB_mem_rdata = genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata;
				}
				gen408_pipex_var = genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done;
				gen409_pipex_var = gen408_pipex_var;
				gen455_cyclix_var = gen409_pipex_var;
				if (gen455_cyclix_var) {
					genpstage_MEMWB_rd_rdy = ap_uint<32>(1);
				}
				gen410_pipex_var = ap_uint<1>(0);
				gen410_pipex_var = (gen410_pipex_var || gen409_pipex_var);
				gen410_pipex_var = !gen410_pipex_var;
				gen456_cyclix_var = gen410_pipex_var;
				if (gen456_cyclix_var) {
					genpstage_MEMWB_genpctrl_stalled_glbl = (genpstage_MEMWB_genpctrl_stalled_glbl | genpstage_MEMWB_genpctrl_active_glbl);
					genpstage_MEMWB_genpctrl_active_glbl = ap_uint<32>(0);
				}
			}
		}
		gen411_pipex_var = (genpstage_MEMWB_rd_source == ap_uint<32>(5));
		gen412_pipex_var = gen411_pipex_var;
		gen457_cyclix_var = gen412_pipex_var;
		if (gen457_cyclix_var) {
			genpstage_MEMWB_rd_wdata = genpstage_MEMWB_mem_rdata;
		}
		gen413_pipex_var = genpstage_MEMWB_rd_req;
		gen458_cyclix_var = gen413_pipex_var;
		if (gen458_cyclix_var) {
			gen210_pipex_syncreq = ap_uint<32>(1);
			gen211_pipex_syncbuf[genpstage_MEMWB_rd_addr] = genpstage_MEMWB_rd_wdata;
		}
		genpstage_MEMWB_genpctrl_nevictable = (genpstage_MEMWB_genpctrl_nevictable || genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending);
		gen459_cyclix_var = genpstage_MEMWB_genpctrl_stalled_glbl;
		if (gen459_cyclix_var) {
			genpstage_MEMWB_genpctrl_finish = ap_uint<32>(0);
			genpstage_MEMWB_genpctrl_succ = ap_uint<32>(0);
		}
		gen460_cyclix_var = ap_uint<1>(0);
		gen460_cyclix_var = (gen460_cyclix_var || gen459_cyclix_var);
		gen460_cyclix_var = !gen460_cyclix_var;
		if (gen460_cyclix_var) {
			genpstage_MEMWB_genpctrl_finish = genpstage_MEMWB_genpctrl_occupied;
			genpstage_MEMWB_genpctrl_succ = genpstage_MEMWB_genpctrl_active_glbl;
		}
		gen461_cyclix_var = genpstage_MEMWB_genpctrl_succ;
		if (gen461_cyclix_var) {
			gen462_cyclix_var = gen206_pipex_syncreq;
			if (gen462_cyclix_var) {
				genpsticky_glbl_jump_req_cmd = gen207_pipex_syncbuf;
			}
			gen463_cyclix_var = gen208_pipex_syncreq;
			if (gen463_cyclix_var) {
				genpsticky_glbl_jump_vector_cmd = gen209_pipex_syncbuf;
			}
			gen464_cyclix_var = gen210_pipex_syncreq;
			if (gen464_cyclix_var) {
				gen465_cyclix_var = gen211_pipex_syncbuf[1];
				genpsticky_glbl_regfile[1] = gen465_cyclix_var;
				gen466_cyclix_var = gen211_pipex_syncbuf[2];
				genpsticky_glbl_regfile[2] = gen466_cyclix_var;
				gen467_cyclix_var = gen211_pipex_syncbuf[3];
				genpsticky_glbl_regfile[3] = gen467_cyclix_var;
				gen468_cyclix_var = gen211_pipex_syncbuf[4];
				genpsticky_glbl_regfile[4] = gen468_cyclix_var;
				gen469_cyclix_var = gen211_pipex_syncbuf[5];
				genpsticky_glbl_regfile[5] = gen469_cyclix_var;
				gen470_cyclix_var = gen211_pipex_syncbuf[6];
				genpsticky_glbl_regfile[6] = gen470_cyclix_var;
				gen471_cyclix_var = gen211_pipex_syncbuf[7];
				genpsticky_glbl_regfile[7] = gen471_cyclix_var;
				gen472_cyclix_var = gen211_pipex_syncbuf[8];
				genpsticky_glbl_regfile[8] = gen472_cyclix_var;
				gen473_cyclix_var = gen211_pipex_syncbuf[9];
				genpsticky_glbl_regfile[9] = gen473_cyclix_var;
				gen474_cyclix_var = gen211_pipex_syncbuf[10];
				genpsticky_glbl_regfile[10] = gen474_cyclix_var;
				gen475_cyclix_var = gen211_pipex_syncbuf[11];
				genpsticky_glbl_regfile[11] = gen475_cyclix_var;
				gen476_cyclix_var = gen211_pipex_syncbuf[12];
				genpsticky_glbl_regfile[12] = gen476_cyclix_var;
				gen477_cyclix_var = gen211_pipex_syncbuf[13];
				genpsticky_glbl_regfile[13] = gen477_cyclix_var;
				gen478_cyclix_var = gen211_pipex_syncbuf[14];
				genpsticky_glbl_regfile[14] = gen478_cyclix_var;
				gen479_cyclix_var = gen211_pipex_syncbuf[15];
				genpsticky_glbl_regfile[15] = gen479_cyclix_var;
				gen480_cyclix_var = gen211_pipex_syncbuf[16];
				genpsticky_glbl_regfile[16] = gen480_cyclix_var;
				gen481_cyclix_var = gen211_pipex_syncbuf[17];
				genpsticky_glbl_regfile[17] = gen481_cyclix_var;
				gen482_cyclix_var = gen211_pipex_syncbuf[18];
				genpsticky_glbl_regfile[18] = gen482_cyclix_var;
				gen483_cyclix_var = gen211_pipex_syncbuf[19];
				genpsticky_glbl_regfile[19] = gen483_cyclix_var;
				gen484_cyclix_var = gen211_pipex_syncbuf[20];
				genpsticky_glbl_regfile[20] = gen484_cyclix_var;
				gen485_cyclix_var = gen211_pipex_syncbuf[21];
				genpsticky_glbl_regfile[21] = gen485_cyclix_var;
				gen486_cyclix_var = gen211_pipex_syncbuf[22];
				genpsticky_glbl_regfile[22] = gen486_cyclix_var;
				gen487_cyclix_var = gen211_pipex_syncbuf[23];
				genpsticky_glbl_regfile[23] = gen487_cyclix_var;
				gen488_cyclix_var = gen211_pipex_syncbuf[24];
				genpsticky_glbl_regfile[24] = gen488_cyclix_var;
				gen489_cyclix_var = gen211_pipex_syncbuf[25];
				genpsticky_glbl_regfile[25] = gen489_cyclix_var;
				gen490_cyclix_var = gen211_pipex_syncbuf[26];
				genpsticky_glbl_regfile[26] = gen490_cyclix_var;
				gen491_cyclix_var = gen211_pipex_syncbuf[27];
				genpsticky_glbl_regfile[27] = gen491_cyclix_var;
				gen492_cyclix_var = gen211_pipex_syncbuf[28];
				genpsticky_glbl_regfile[28] = gen492_cyclix_var;
				gen493_cyclix_var = gen211_pipex_syncbuf[29];
				genpsticky_glbl_regfile[29] = gen493_cyclix_var;
				gen494_cyclix_var = gen211_pipex_syncbuf[30];
				genpsticky_glbl_regfile[30] = gen494_cyclix_var;
				gen495_cyclix_var = gen211_pipex_syncbuf[31];
				genpsticky_glbl_regfile[31] = gen495_cyclix_var;
			}
		}
		gen496_cyclix_var = genpstage_MEMWB_genpctrl_finish;
		if (gen496_cyclix_var) {
			genpstage_MEMWB_genpctrl_active_glbl = ap_uint<32>(0);
			genpstage_MEMWB_genpctrl_killed_glbl = ap_uint<32>(0);
			genpstage_MEMWB_genpctrl_stalled_glbl = ap_uint<32>(0);
		}
		gen497_cyclix_var = ~genpstage_MEMWB_genpctrl_stalled_glbl;
		genpstage_MEMWB_genpctrl_rdy = gen497_cyclix_var;
		genpstage_MEMWB_genpctrl_working = (genpstage_MEMWB_genpctrl_succ | genpstage_MEMWB_genpctrl_stalled_glbl);
		genpstage_EXEC_genpctrl_succ = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_working = ap_uint<32>(0);
		gen498_cyclix_var = genpstage_EXEC_genpctrl_stalled_glbl;
		if (gen498_cyclix_var) {
			genpstage_EXEC_genpctrl_new = ap_uint<32>(0);
			genpstage_EXEC_genpctrl_stalled_glbl = ap_uint<32>(0);
			gen499_cyclix_var = !genpstage_EXEC_genpctrl_killed_glbl;
			genpstage_EXEC_genpctrl_active_glbl = gen499_cyclix_var;
		}
		gen500_cyclix_var = ap_uint<1>(0);
		gen500_cyclix_var = (gen500_cyclix_var || gen498_cyclix_var);
		gen500_cyclix_var = !gen500_cyclix_var;
		if (gen500_cyclix_var) {
			genpstage_EXEC_genpctrl_new = (genpstage_EXEC_genpctrl_active_glbl || genpstage_EXEC_genpctrl_killed_glbl);
		}
		genpstage_EXEC_genpctrl_finish = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_nevictable = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_occupied = (genpstage_EXEC_genpctrl_active_glbl | genpstage_EXEC_genpctrl_killed_glbl);
		genpstage_EXEC_rd_req = genpstage_EXEC_rd_req_genglbl;
		genpstage_EXEC_rd_addr = genpstage_EXEC_rd_addr_genglbl;
		genpstage_EXEC_curinstr_addr = genpstage_EXEC_curinstr_addr_genglbl;
		genpstage_EXEC_mret_req = genpstage_EXEC_mret_req_genglbl;
		genpstage_EXEC_alu_op1_wide = genpstage_EXEC_alu_op1_wide_genglbl;
		genpstage_EXEC_alu_req = genpstage_EXEC_alu_req_genglbl;
		genpstage_EXEC_alu_opcode = genpstage_EXEC_alu_opcode_genglbl;
		genpstage_EXEC_alu_op2_wide = genpstage_EXEC_alu_op2_wide_genglbl;
		genpstage_EXEC_alu_op1 = genpstage_EXEC_alu_op1_genglbl;
		genpstage_EXEC_alu_op2 = genpstage_EXEC_alu_op2_genglbl;
		genpstage_EXEC_alu_unsigned = genpstage_EXEC_alu_unsigned_genglbl;
		genpstage_EXEC_rd_source = genpstage_EXEC_rd_source_genglbl;
		genpstage_EXEC_immediate = genpstage_EXEC_immediate_genglbl;
		genpstage_EXEC_nextinstr_addr = genpstage_EXEC_nextinstr_addr_genglbl;
		genpstage_EXEC_csr_rdata = genpstage_EXEC_csr_rdata_genglbl;
		genpstage_EXEC_jump_src = genpstage_EXEC_jump_src_genglbl;
		genpstage_EXEC_jump_req_cond = genpstage_EXEC_jump_req_cond_genglbl;
		genpstage_EXEC_funct3 = genpstage_EXEC_funct3_genglbl;
		genpstage_EXEC_jump_req = genpstage_EXEC_jump_req_genglbl;
		genpstage_EXEC_mem_req = genpstage_EXEC_mem_req_genglbl;
		genpstage_EXEC_mem_cmd = genpstage_EXEC_mem_cmd_genglbl;
		genpstage_EXEC_genpctrl_flushreq = (genpstage_EXEC_genpctrl_flushreq | genpstage_MEMWB_genpctrl_flushreq);
		gen501_cyclix_var = genpstage_EXEC_genpctrl_occupied;
		if (gen501_cyclix_var) {
			gen502_cyclix_var = genpstage_EXEC_genpctrl_new;
			if (gen502_cyclix_var) {
				genpstage_EXEC_irq_mcause = ap_uint<32>(0);
				genpstage_EXEC_irq_recv = ap_uint<32>(0);
			}
			gen417_pipex_genpstage_EXEC_mcopipe_rdreq_inprogress = ap_uint<32>(0);
			gen503_cyclix_var = genpstage_EXEC_genpctrl_flushreq;
			if (gen503_cyclix_var) {
				gen504_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
				if (gen504_cyclix_var) {
					genpstage_EXEC_genpctrl_active_glbl = ap_uint<32>(0);
					genpstage_EXEC_genpctrl_killed_glbl = ap_uint<32>(1);
				}
			}
		}
		gen505_cyclix_var = ap_uint<1>(0);
		gen505_cyclix_var = (gen505_cyclix_var || gen501_cyclix_var);
		gen505_cyclix_var = !gen505_cyclix_var;
		if (gen505_cyclix_var) {
		}
		gen342_pipex_var = genpsticky_glbl_MIRQEN;
		gen506_cyclix_var = gen342_pipex_var;
		if (gen506_cyclix_var) {
			gen343_pipex_var = ~genpstage_EXEC_irq_recv;
			gen344_pipex_var = gen343_pipex_var;
			gen507_cyclix_var = gen344_pipex_var;
			if (gen507_cyclix_var) {
				gen508_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
				if (gen508_cyclix_var) {
					gen509_cyclix_var = irq_fifo.read_nb(genpstage_EXEC_irq_mcause);
					gen345_pipex_var = gen509_cyclix_var;
				}
				genpstage_EXEC_irq_recv = gen345_pipex_var;
			}
			gen346_pipex_var = genpstage_EXEC_irq_recv;
			gen510_cyclix_var = gen346_pipex_var;
			if (gen510_cyclix_var) {
				genpstage_EXEC_jump_req = ap_uint<32>(1);
				genpstage_EXEC_jump_req_cond = ap_uint<32>(0);
				genpstage_EXEC_jump_src = ap_uint<32>(0);
				genpstage_EXEC_rs1_req = ap_uint<32>(0);
				genpstage_EXEC_rs2_req = ap_uint<32>(0);
				genpstage_EXEC_rd_req = ap_uint<32>(0);
				genpstage_EXEC_immediate = ap_uint<32>(128);
				genpstage_EXEC_fencereq = ap_uint<32>(0);
				genpstage_EXEC_ecallreq = ap_uint<32>(0);
				genpstage_EXEC_ebreakreq = ap_uint<32>(0);
				genpstage_EXEC_csrreq = ap_uint<32>(0);
				genpstage_EXEC_alu_req = ap_uint<32>(0);
				genpstage_EXEC_mem_req = ap_uint<32>(0);
				gen511_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
				gen512_cyclix_var = gen511_cyclix_var;
				if (gen512_cyclix_var) {
					gen513_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
					if (gen513_cyclix_var) {
						genpsticky_glbl_MIRQEN = ap_uint<32>(0);
					}
				}
				gen514_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
				gen515_cyclix_var = gen514_cyclix_var;
				if (gen515_cyclix_var) {
					gen516_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
					if (gen516_cyclix_var) {
						genpsticky_glbl_CSR_MCAUSE = genpstage_EXEC_irq_mcause;
					}
				}
				gen517_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
				gen518_cyclix_var = gen517_cyclix_var;
				if (gen518_cyclix_var) {
					gen519_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
					if (gen519_cyclix_var) {
						genpsticky_glbl_MRETADDR = genpstage_EXEC_curinstr_addr;
					}
				}
			}
		}
		gen347_pipex_var = genpstage_EXEC_mret_req;
		gen520_cyclix_var = gen347_pipex_var;
		if (gen520_cyclix_var) {
			gen521_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
			gen522_cyclix_var = gen521_cyclix_var;
			if (gen522_cyclix_var) {
				gen523_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
				if (gen523_cyclix_var) {
					genpsticky_glbl_MIRQEN = ap_uint<32>(1);
				}
			}
		}
		genpstage_EXEC_alu_result_wide = genpstage_EXEC_alu_op1_wide;
		gen348_pipex_var = genpstage_EXEC_alu_req;
		gen524_cyclix_var = gen348_pipex_var;
		if (gen524_cyclix_var) {
			switch (genpstage_EXEC_alu_opcode) {
				case 0:
					gen349_pipex_var = (genpstage_EXEC_alu_op1_wide + genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen349_pipex_var;
					break;
				case 1:
					gen350_pipex_var = (genpstage_EXEC_alu_op1_wide - genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen350_pipex_var;
					break;
				case 2:
					gen351_pipex_var = (genpstage_EXEC_alu_op1_wide & genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen351_pipex_var;
					break;
				case 3:
					gen352_pipex_var = (genpstage_EXEC_alu_op1_wide | genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen352_pipex_var;
					break;
				case 4:
					gen353_pipex_var = (genpstage_EXEC_alu_op1_wide << genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen353_pipex_var;
					break;
				case 5:
					gen354_pipex_var = genpstage_EXEC_alu_op1_wide.range(31, 0);
					gen355_pipex_var = ap_uint<32>(0).concat((ap_uint<32>)gen354_pipex_var);
					gen356_pipex_var = genpstage_EXEC_alu_op2_wide.range(4, 0);
					gen357_pipex_var = (gen355_pipex_var >> gen356_pipex_var);
					genpstage_EXEC_alu_result_wide = gen357_pipex_var;
					break;
				case 6:
					gen358_pipex_var = genpstage_EXEC_alu_op1_wide.range(31, 0);
					gen359_pipex_var = gen358_pipex_var[31];
					gen360_pipex_var = gen359_pipex_var.concat((ap_uint<63>)gen359_pipex_var.concat((ap_uint<62>)gen359_pipex_var.concat((ap_uint<61>)gen359_pipex_var.concat((ap_uint<60>)gen359_pipex_var.concat((ap_uint<59>)gen359_pipex_var.concat((ap_uint<58>)gen359_pipex_var.concat((ap_uint<57>)gen359_pipex_var.concat((ap_uint<56>)gen359_pipex_var.concat((ap_uint<55>)gen359_pipex_var.concat((ap_uint<54>)gen359_pipex_var.concat((ap_uint<53>)gen359_pipex_var.concat((ap_uint<52>)gen359_pipex_var.concat((ap_uint<51>)gen359_pipex_var.concat((ap_uint<50>)gen359_pipex_var.concat((ap_uint<49>)gen359_pipex_var.concat((ap_uint<48>)gen359_pipex_var.concat((ap_uint<47>)gen359_pipex_var.concat((ap_uint<46>)gen359_pipex_var.concat((ap_uint<45>)gen359_pipex_var.concat((ap_uint<44>)gen359_pipex_var.concat((ap_uint<43>)gen359_pipex_var.concat((ap_uint<42>)gen359_pipex_var.concat((ap_uint<41>)gen359_pipex_var.concat((ap_uint<40>)gen359_pipex_var.concat((ap_uint<39>)gen359_pipex_var.concat((ap_uint<38>)gen359_pipex_var.concat((ap_uint<37>)gen359_pipex_var.concat((ap_uint<36>)gen359_pipex_var.concat((ap_uint<35>)gen359_pipex_var.concat((ap_uint<34>)gen359_pipex_var.concat((ap_uint<33>)gen359_pipex_var.concat((ap_uint<32>)gen358_pipex_var))))))))))))))))))))))))))))))));
					gen361_pipex_var = genpstage_EXEC_alu_op2_wide.range(4, 0);
					gen362_pipex_var = (gen360_pipex_var >> gen361_pipex_var);
					genpstage_EXEC_alu_result_wide = gen362_pipex_var;
					break;
				case 7:
					gen363_pipex_var = (genpstage_EXEC_alu_op1_wide ^ genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen363_pipex_var;
					break;
				case 8:
					gen364_pipex_var = ~genpstage_EXEC_alu_op2_wide;
					gen365_pipex_var = (genpstage_EXEC_alu_op1_wide & gen364_pipex_var);
					genpstage_EXEC_alu_result_wide = gen365_pipex_var;
					break;
			}
			gen366_pipex_var = genpstage_EXEC_alu_result_wide.range(31, 0);
			genpstage_EXEC_alu_result = gen366_pipex_var;
			gen367_pipex_var = genpstage_EXEC_alu_result_wide[32];
			genpstage_EXEC_alu_CF = gen367_pipex_var;
			gen368_pipex_var = genpstage_EXEC_alu_result_wide[31];
			genpstage_EXEC_alu_SF = gen368_pipex_var;
			gen369_pipex_var = |genpstage_EXEC_alu_result;
			gen370_pipex_var = ~gen369_pipex_var;
			genpstage_EXEC_alu_ZF = gen370_pipex_var;
			gen371_pipex_var = genpstage_EXEC_alu_op1[31];
			gen372_pipex_var = ~gen371_pipex_var;
			gen373_pipex_var = genpstage_EXEC_alu_op2[31];
			gen374_pipex_var = ~gen373_pipex_var;
			gen375_pipex_var = genpstage_EXEC_alu_result[31];
			gen376_pipex_var = (gen374_pipex_var & gen375_pipex_var);
			gen377_pipex_var = (gen372_pipex_var & gen376_pipex_var);
			gen378_pipex_var = genpstage_EXEC_alu_op1[31];
			gen379_pipex_var = genpstage_EXEC_alu_op2[31];
			gen380_pipex_var = genpstage_EXEC_alu_result[31];
			gen381_pipex_var = ~gen380_pipex_var;
			gen382_pipex_var = (gen379_pipex_var & gen381_pipex_var);
			gen383_pipex_var = (gen378_pipex_var & gen382_pipex_var);
			gen384_pipex_var = (gen377_pipex_var | gen383_pipex_var);
			genpstage_EXEC_alu_OF = gen384_pipex_var;
			gen385_pipex_var = genpstage_EXEC_alu_unsigned;
			gen525_cyclix_var = gen385_pipex_var;
			if (gen525_cyclix_var) {
				genpstage_EXEC_alu_overflow = genpstage_EXEC_alu_CF;
			}
			gen386_pipex_var = ap_uint<1>(0);
			gen386_pipex_var = (gen386_pipex_var || gen385_pipex_var);
			gen386_pipex_var = !gen386_pipex_var;
			gen526_cyclix_var = gen386_pipex_var;
			if (gen526_cyclix_var) {
				genpstage_EXEC_alu_overflow = genpstage_EXEC_alu_OF;
			}
		}
		switch (genpstage_EXEC_rd_source) {
			case 0:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_immediate;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 1:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_alu_result;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 2:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_alu_CF;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 3:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_alu_OF;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 4:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_nextinstr_addr;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 6:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_csr_rdata;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
		}
		gen387_pipex_var = (genpstage_EXEC_curinstr_addr + genpstage_EXEC_immediate);
		genpstage_EXEC_curinstraddr_imm = gen387_pipex_var;
		gen527_cyclix_var = ~genpstage_MEMWB_genpctrl_rdy;
		gen528_cyclix_var = gen527_cyclix_var;
		if (gen528_cyclix_var) {
			genpstage_EXEC_genpctrl_stalled_glbl = (genpstage_EXEC_genpctrl_stalled_glbl | genpstage_EXEC_genpctrl_active_glbl);
			genpstage_EXEC_genpctrl_active_glbl = ap_uint<32>(0);
			gen529_cyclix_var = genpstage_EXEC_genpctrl_nevictable;
			if (gen529_cyclix_var) {
				genpstage_EXEC_genpctrl_occupied = (genpstage_EXEC_genpctrl_active_glbl | genpstage_EXEC_genpctrl_killed_glbl);
				gen530_cyclix_var = genpstage_EXEC_genpctrl_occupied;
				if (gen530_cyclix_var) {
					genpstage_EXEC_genpctrl_stalled_glbl = (genpstage_EXEC_genpctrl_stalled_glbl | ap_uint<32>(1));
				}
			}
		}
		gen531_cyclix_var = genpstage_EXEC_genpctrl_stalled_glbl;
		if (gen531_cyclix_var) {
			genpstage_EXEC_genpctrl_finish = ap_uint<32>(0);
			genpstage_EXEC_genpctrl_succ = ap_uint<32>(0);
		}
		gen532_cyclix_var = ap_uint<1>(0);
		gen532_cyclix_var = (gen532_cyclix_var || gen531_cyclix_var);
		gen532_cyclix_var = !gen532_cyclix_var;
		if (gen532_cyclix_var) {
			genpstage_EXEC_genpctrl_finish = genpstage_EXEC_genpctrl_occupied;
			genpstage_EXEC_genpctrl_succ = genpstage_EXEC_genpctrl_active_glbl;
		}
		gen533_cyclix_var = genpstage_EXEC_genpctrl_finish;
		if (gen533_cyclix_var) {
			gen534_cyclix_var = genpstage_MEMWB_genpctrl_rdy;
			if (gen534_cyclix_var) {
				genpstage_MEMWB_jump_req_genglbl = genpstage_EXEC_jump_req;
				genpstage_MEMWB_rd_rdy_genglbl = genpstage_EXEC_rd_rdy;
				genpstage_MEMWB_rd_wdata_genglbl = genpstage_EXEC_rd_wdata;
				genpstage_MEMWB_rd_req_genglbl = genpstage_EXEC_rd_req;
				genpstage_MEMWB_rd_addr_genglbl = genpstage_EXEC_rd_addr;
				genpstage_MEMWB_jump_src_genglbl = genpstage_EXEC_jump_src;
				genpstage_MEMWB_immediate_genglbl = genpstage_EXEC_immediate;
				genpstage_MEMWB_alu_result_genglbl = genpstage_EXEC_alu_result;
				genpstage_MEMWB_jump_req_cond_genglbl = genpstage_EXEC_jump_req_cond;
				genpstage_MEMWB_funct3_genglbl = genpstage_EXEC_funct3;
				genpstage_MEMWB_alu_ZF_genglbl = genpstage_EXEC_alu_ZF;
				genpstage_MEMWB_curinstraddr_imm_genglbl = genpstage_EXEC_curinstraddr_imm;
				genpstage_MEMWB_alu_CF_genglbl = genpstage_EXEC_alu_CF;
				genpstage_MEMWB_rs2_rdata = genpstage_EXEC_rs2_rdata;
				genpstage_MEMWB_mem_req_genglbl = genpstage_EXEC_mem_req;
				genpstage_MEMWB_mem_cmd_genglbl = genpstage_EXEC_mem_cmd;
				genpstage_MEMWB_rd_source_genglbl = genpstage_EXEC_rd_source;
				genpstage_MEMWB_genpctrl_active_glbl = genpstage_EXEC_genpctrl_active_glbl;
				genpstage_MEMWB_genpctrl_killed_glbl = genpstage_EXEC_genpctrl_killed_glbl;
				genpstage_MEMWB_genpctrl_stalled_glbl = ap_uint<32>(0);
			}
			genpstage_EXEC_genpctrl_active_glbl = ap_uint<32>(0);
			genpstage_EXEC_genpctrl_killed_glbl = ap_uint<32>(0);
			genpstage_EXEC_genpctrl_stalled_glbl = ap_uint<32>(0);
		}
		gen535_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
		genpstage_EXEC_genpctrl_rdy = gen535_cyclix_var;
		genpstage_EXEC_genpctrl_working = (genpstage_EXEC_genpctrl_succ | genpstage_EXEC_genpctrl_stalled_glbl);
		genpstage_IDECODE_genpctrl_succ = ap_uint<32>(0);
		genpstage_IDECODE_genpctrl_working = ap_uint<32>(0);
		gen536_cyclix_var = genpstage_IDECODE_genpctrl_stalled_glbl;
		if (gen536_cyclix_var) {
			genpstage_IDECODE_genpctrl_new = ap_uint<32>(0);
			genpstage_IDECODE_genpctrl_stalled_glbl = ap_uint<32>(0);
			gen537_cyclix_var = !genpstage_IDECODE_genpctrl_killed_glbl;
			genpstage_IDECODE_genpctrl_active_glbl = gen537_cyclix_var;
		}
		gen538_cyclix_var = ap_uint<1>(0);
		gen538_cyclix_var = (gen538_cyclix_var || gen536_cyclix_var);
		gen538_cyclix_var = !gen538_cyclix_var;
		if (gen538_cyclix_var) {
			genpstage_IDECODE_genpctrl_new = (genpstage_IDECODE_genpctrl_active_glbl || genpstage_IDECODE_genpctrl_killed_glbl);
		}
		genpstage_IDECODE_genpctrl_finish = ap_uint<32>(0);
		genpstage_IDECODE_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_IDECODE_genpctrl_nevictable = ap_uint<32>(0);
		genpstage_IDECODE_genpctrl_occupied = (genpstage_IDECODE_genpctrl_active_glbl | genpstage_IDECODE_genpctrl_killed_glbl);
		genpstage_IDECODE_curinstr_addr = genpstage_IDECODE_curinstr_addr_genglbl;
		genpstage_IDECODE_nextinstr_addr = genpstage_IDECODE_nextinstr_addr_genglbl;
		genpstage_IDECODE_genpctrl_flushreq = (genpstage_IDECODE_genpctrl_flushreq | genpstage_EXEC_genpctrl_flushreq);
		gen539_cyclix_var = genpstage_IDECODE_genpctrl_occupied;
		if (gen539_cyclix_var) {
			gen540_cyclix_var = genpstage_IDECODE_genpctrl_new;
			if (gen540_cyclix_var) {
				genpstage_IDECODE_rs1_rdata = ap_uint<32>(0);
				genpstage_IDECODE_rs2_rdata = ap_uint<32>(0);
			}
			gen541_cyclix_var = genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
			if (gen541_cyclix_var) {
				gen542_cyclix_var = (genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_if_id == ap_uint<1>(0));
				gen543_cyclix_var = gen542_cyclix_var;
				if (gen543_cyclix_var) {
					gen544_cyclix_var = (genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_tid == genmcopipe_instr_mem_rd_ptr);
					gen545_cyclix_var = gen544_cyclix_var;
					if (gen545_cyclix_var) {
						gen546_cyclix_var = genmcopipe_instr_mem_resp.read_nb(gen418_pipex_mcopipe_rdata);
						gen547_cyclix_var = gen546_cyclix_var;
						if (gen547_cyclix_var) {
							genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending = ap_uint<32>(0);
							genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done = ap_uint<32>(1);
							genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata = gen418_pipex_mcopipe_rdata;
							genmcopipe_instr_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			gen419_pipex_genpstage_IDECODE_mcopipe_rdreq_inprogress = ap_uint<32>(0);
			gen419_pipex_genpstage_IDECODE_mcopipe_rdreq_inprogress = (gen419_pipex_genpstage_IDECODE_mcopipe_rdreq_inprogress || genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
			gen548_cyclix_var = genpstage_IDECODE_genpctrl_flushreq;
			if (gen548_cyclix_var) {
				gen549_cyclix_var = genpstage_IDECODE_genpctrl_active_glbl;
				if (gen549_cyclix_var) {
					genpstage_IDECODE_genpctrl_active_glbl = ap_uint<32>(0);
					genpstage_IDECODE_genpctrl_killed_glbl = ap_uint<32>(1);
				}
			}
		}
		gen550_cyclix_var = ap_uint<1>(0);
		gen550_cyclix_var = (gen550_cyclix_var || gen539_cyclix_var);
		gen550_cyclix_var = !gen550_cyclix_var;
		if (gen550_cyclix_var) {
			genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done = ap_uint<32>(0);
			genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending = ap_uint<32>(0);
		}
		gen551_cyclix_var = genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done;
		if (gen551_cyclix_var) {
			genpstage_IDECODE_instr_code = genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata;
		}
		gen219_pipex_var = genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done;
		gen220_pipex_var = ~gen219_pipex_var;
		gen221_pipex_var = gen220_pipex_var;
		gen552_cyclix_var = gen221_pipex_var;
		if (gen552_cyclix_var) {
			genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
			genpstage_IDECODE_genpctrl_active_glbl = ap_uint<32>(0);
		}
		gen222_pipex_var = genpstage_IDECODE_instr_code.range(6, 0);
		genpstage_IDECODE_opcode = gen222_pipex_var;
		genpstage_IDECODE_alu_unsigned = ap_uint<32>(0);
		gen223_pipex_var = genpstage_IDECODE_instr_code.range(19, 15);
		genpstage_IDECODE_rs1_addr = gen223_pipex_var;
		gen224_pipex_var = genpstage_IDECODE_instr_code.range(24, 20);
		genpstage_IDECODE_rs2_addr = gen224_pipex_var;
		gen225_pipex_var = genpstage_IDECODE_instr_code.range(11, 7);
		genpstage_IDECODE_rd_addr = gen225_pipex_var;
		gen226_pipex_var = genpstage_IDECODE_instr_code.range(14, 12);
		genpstage_IDECODE_funct3 = gen226_pipex_var;
		gen227_pipex_var = genpstage_IDECODE_instr_code.range(31, 25);
		genpstage_IDECODE_funct7 = gen227_pipex_var;
		gen228_pipex_var = genpstage_IDECODE_instr_code.range(24, 20);
		genpstage_IDECODE_shamt = gen228_pipex_var;
		gen229_pipex_var = genpstage_IDECODE_instr_code.range(27, 24);
		genpstage_IDECODE_pred = gen229_pipex_var;
		gen230_pipex_var = genpstage_IDECODE_instr_code.range(23, 20);
		genpstage_IDECODE_succ = gen230_pipex_var;
		gen231_pipex_var = genpstage_IDECODE_instr_code.range(31, 20);
		genpstage_IDECODE_csrnum = gen231_pipex_var;
		gen232_pipex_var = genpstage_IDECODE_instr_code.range(19, 15);
		genpstage_IDECODE_zimm = gen232_pipex_var;
		gen233_pipex_var = genpstage_IDECODE_instr_code.range(31, 20);
		gen234_pipex_var = gen233_pipex_var[31];
		gen235_pipex_var = gen234_pipex_var.concat((ap_uint<31>)gen234_pipex_var.concat((ap_uint<30>)gen234_pipex_var.concat((ap_uint<29>)gen234_pipex_var.concat((ap_uint<28>)gen234_pipex_var.concat((ap_uint<27>)gen234_pipex_var.concat((ap_uint<26>)gen234_pipex_var.concat((ap_uint<25>)gen234_pipex_var.concat((ap_uint<24>)gen234_pipex_var.concat((ap_uint<23>)gen234_pipex_var.concat((ap_uint<22>)gen234_pipex_var.concat((ap_uint<21>)gen234_pipex_var.concat((ap_uint<20>)gen234_pipex_var.concat((ap_uint<19>)gen234_pipex_var.concat((ap_uint<18>)gen234_pipex_var.concat((ap_uint<17>)gen234_pipex_var.concat((ap_uint<16>)gen234_pipex_var.concat((ap_uint<15>)gen234_pipex_var.concat((ap_uint<14>)gen234_pipex_var.concat((ap_uint<13>)gen234_pipex_var.concat((ap_uint<12>)gen233_pipex_var))))))))))))))))))));
		genpstage_IDECODE_immediate_I = gen235_pipex_var;
		gen236_pipex_var = genpstage_IDECODE_instr_code.range(31, 25);
		gen237_pipex_var = genpstage_IDECODE_instr_code.range(11, 7);
		gen238_pipex_var = gen236_pipex_var.concat((ap_uint<5>)gen237_pipex_var);
		gen239_pipex_var = gen238_pipex_var[11];
		gen240_pipex_var = gen239_pipex_var.concat((ap_uint<31>)gen239_pipex_var.concat((ap_uint<30>)gen239_pipex_var.concat((ap_uint<29>)gen239_pipex_var.concat((ap_uint<28>)gen239_pipex_var.concat((ap_uint<27>)gen239_pipex_var.concat((ap_uint<26>)gen239_pipex_var.concat((ap_uint<25>)gen239_pipex_var.concat((ap_uint<24>)gen239_pipex_var.concat((ap_uint<23>)gen239_pipex_var.concat((ap_uint<22>)gen239_pipex_var.concat((ap_uint<21>)gen239_pipex_var.concat((ap_uint<20>)gen239_pipex_var.concat((ap_uint<19>)gen239_pipex_var.concat((ap_uint<18>)gen239_pipex_var.concat((ap_uint<17>)gen239_pipex_var.concat((ap_uint<16>)gen239_pipex_var.concat((ap_uint<15>)gen239_pipex_var.concat((ap_uint<14>)gen239_pipex_var.concat((ap_uint<13>)gen239_pipex_var.concat((ap_uint<12>)gen238_pipex_var))))))))))))))))))));
		genpstage_IDECODE_immediate_S = gen240_pipex_var;
		gen241_pipex_var = genpstage_IDECODE_instr_code[31];
		gen242_pipex_var = genpstage_IDECODE_instr_code[7];
		gen243_pipex_var = genpstage_IDECODE_instr_code.range(30, 25);
		gen244_pipex_var = genpstage_IDECODE_instr_code.range(11, 8);
		gen245_pipex_var = gen241_pipex_var.concat((ap_uint<12>)gen242_pipex_var.concat((ap_uint<11>)gen243_pipex_var.concat((ap_uint<5>)gen244_pipex_var.concat((ap_uint<1>)ap_uint<1>(0)))));
		gen246_pipex_var = gen245_pipex_var[12];
		gen247_pipex_var = gen246_pipex_var.concat((ap_uint<31>)gen246_pipex_var.concat((ap_uint<30>)gen246_pipex_var.concat((ap_uint<29>)gen246_pipex_var.concat((ap_uint<28>)gen246_pipex_var.concat((ap_uint<27>)gen246_pipex_var.concat((ap_uint<26>)gen246_pipex_var.concat((ap_uint<25>)gen246_pipex_var.concat((ap_uint<24>)gen246_pipex_var.concat((ap_uint<23>)gen246_pipex_var.concat((ap_uint<22>)gen246_pipex_var.concat((ap_uint<21>)gen246_pipex_var.concat((ap_uint<20>)gen246_pipex_var.concat((ap_uint<19>)gen246_pipex_var.concat((ap_uint<18>)gen246_pipex_var.concat((ap_uint<17>)gen246_pipex_var.concat((ap_uint<16>)gen246_pipex_var.concat((ap_uint<15>)gen246_pipex_var.concat((ap_uint<14>)gen246_pipex_var.concat((ap_uint<13>)gen245_pipex_var)))))))))))))))))));
		genpstage_IDECODE_immediate_B = gen247_pipex_var;
		gen248_pipex_var = genpstage_IDECODE_instr_code.range(31, 12);
		gen249_pipex_var = gen248_pipex_var.concat((ap_uint<12>)ap_uint<12>(0));
		genpstage_IDECODE_immediate_U = gen249_pipex_var;
		gen250_pipex_var = genpstage_IDECODE_instr_code[31];
		gen251_pipex_var = genpstage_IDECODE_instr_code.range(19, 12);
		gen252_pipex_var = genpstage_IDECODE_instr_code[20];
		gen253_pipex_var = genpstage_IDECODE_instr_code.range(30, 21);
		gen254_pipex_var = gen250_pipex_var.concat((ap_uint<20>)gen251_pipex_var.concat((ap_uint<12>)gen252_pipex_var.concat((ap_uint<11>)gen253_pipex_var.concat((ap_uint<1>)ap_uint<1>(0)))));
		gen255_pipex_var = gen254_pipex_var[20];
		gen256_pipex_var = gen255_pipex_var.concat((ap_uint<31>)gen255_pipex_var.concat((ap_uint<30>)gen255_pipex_var.concat((ap_uint<29>)gen255_pipex_var.concat((ap_uint<28>)gen255_pipex_var.concat((ap_uint<27>)gen255_pipex_var.concat((ap_uint<26>)gen255_pipex_var.concat((ap_uint<25>)gen255_pipex_var.concat((ap_uint<24>)gen255_pipex_var.concat((ap_uint<23>)gen255_pipex_var.concat((ap_uint<22>)gen255_pipex_var.concat((ap_uint<21>)gen254_pipex_var)))))))))));
		genpstage_IDECODE_immediate_J = gen256_pipex_var;
		switch (genpstage_IDECODE_opcode) {
			case 55:
				genpstage_IDECODE_op1_source = ap_uint<32>(1);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_rd_source = ap_uint<32>(0);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_U;
				break;
			case 23:
				genpstage_IDECODE_op1_source = ap_uint<32>(2);
				genpstage_IDECODE_op2_source = ap_uint<32>(1);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				genpstage_IDECODE_alu_opcode = ap_uint<32>(0);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_rd_source = ap_uint<32>(1);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_U;
				break;
			case 111:
				genpstage_IDECODE_op1_source = ap_uint<32>(2);
				genpstage_IDECODE_op2_source = ap_uint<32>(1);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				genpstage_IDECODE_alu_opcode = ap_uint<32>(0);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_rd_source = ap_uint<32>(4);
				genpstage_IDECODE_jump_req = ap_uint<32>(1);
				genpstage_IDECODE_jump_src = ap_uint<32>(1);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_J;
				break;
			case 103:
				genpstage_IDECODE_rs1_req = ap_uint<32>(1);
				genpstage_IDECODE_op1_source = ap_uint<32>(0);
				genpstage_IDECODE_op2_source = ap_uint<32>(1);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				genpstage_IDECODE_alu_opcode = ap_uint<32>(0);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_rd_source = ap_uint<32>(4);
				genpstage_IDECODE_jump_req = ap_uint<32>(1);
				genpstage_IDECODE_jump_src = ap_uint<32>(1);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_I;
				break;
			case 99:
				genpstage_IDECODE_rs1_req = ap_uint<32>(1);
				genpstage_IDECODE_rs2_req = ap_uint<32>(1);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				genpstage_IDECODE_alu_opcode = ap_uint<32>(1);
				genpstage_IDECODE_jump_req_cond = ap_uint<32>(1);
				genpstage_IDECODE_jump_src = ap_uint<32>(1);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_B;
				gen257_pipex_var = (genpstage_IDECODE_funct3 == ap_uint<32>(6));
				gen258_pipex_var = (genpstage_IDECODE_funct3 == ap_uint<32>(7));
				gen259_pipex_var = (gen257_pipex_var | gen258_pipex_var);
				gen260_pipex_var = gen259_pipex_var;
				gen553_cyclix_var = gen260_pipex_var;
				if (gen553_cyclix_var) {
					genpstage_IDECODE_alu_unsigned = ap_uint<32>(1);
				}
				break;
			case 3:
				genpstage_IDECODE_rs1_req = ap_uint<32>(1);
				genpstage_IDECODE_op1_source = ap_uint<32>(0);
				genpstage_IDECODE_op2_source = ap_uint<32>(1);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_rd_source = ap_uint<32>(5);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				genpstage_IDECODE_mem_req = ap_uint<32>(1);
				genpstage_IDECODE_mem_cmd = ap_uint<32>(0);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_I;
				break;
			case 35:
				genpstage_IDECODE_rs1_req = ap_uint<32>(1);
				genpstage_IDECODE_rs2_req = ap_uint<32>(1);
				genpstage_IDECODE_op1_source = ap_uint<32>(0);
				genpstage_IDECODE_op2_source = ap_uint<32>(1);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				genpstage_IDECODE_mem_req = ap_uint<32>(1);
				genpstage_IDECODE_mem_cmd = ap_uint<32>(1);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_S;
				break;
			case 19:
				genpstage_IDECODE_rs1_req = ap_uint<32>(1);
				genpstage_IDECODE_op1_source = ap_uint<32>(0);
				genpstage_IDECODE_op2_source = ap_uint<32>(1);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_I;
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				switch (genpstage_IDECODE_funct3) {
					case 0:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(0);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 1:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(4);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						gen261_pipex_var = genpstage_IDECODE_instr_code.range(24, 20);
						gen262_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)gen261_pipex_var);
						genpstage_IDECODE_immediate = gen262_pipex_var;
						break;
					case 2:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(2);
						break;
					case 3:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(1);
						genpstage_IDECODE_alu_unsigned = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(2);
						break;
					case 4:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(7);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 5:
						gen263_pipex_var = genpstage_IDECODE_instr_code[30];
						gen264_pipex_var = gen263_pipex_var;
						gen554_cyclix_var = gen264_pipex_var;
						if (gen554_cyclix_var) {
							genpstage_IDECODE_alu_opcode = ap_uint<32>(6);
						}
						gen265_pipex_var = ap_uint<1>(0);
						gen265_pipex_var = (gen265_pipex_var || gen264_pipex_var);
						gen265_pipex_var = !gen265_pipex_var;
						gen555_cyclix_var = gen265_pipex_var;
						if (gen555_cyclix_var) {
							genpstage_IDECODE_alu_opcode = ap_uint<32>(5);
						}
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						gen266_pipex_var = genpstage_IDECODE_instr_code.range(24, 20);
						gen267_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)gen266_pipex_var);
						genpstage_IDECODE_immediate = gen267_pipex_var;
						break;
					case 6:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(3);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 7:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(2);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
				}
				break;
			case 51:
				genpstage_IDECODE_rs1_req = ap_uint<32>(1);
				genpstage_IDECODE_rs2_req = ap_uint<32>(1);
				genpstage_IDECODE_op1_source = ap_uint<32>(0);
				genpstage_IDECODE_op2_source = ap_uint<32>(0);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_rd_source = ap_uint<32>(1);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				switch (genpstage_IDECODE_funct3) {
					case 0:
						gen268_pipex_var = genpstage_IDECODE_instr_code[30];
						gen269_pipex_var = gen268_pipex_var;
						gen556_cyclix_var = gen269_pipex_var;
						if (gen556_cyclix_var) {
							genpstage_IDECODE_alu_opcode = ap_uint<32>(1);
						}
						gen270_pipex_var = ap_uint<1>(0);
						gen270_pipex_var = (gen270_pipex_var || gen269_pipex_var);
						gen270_pipex_var = !gen270_pipex_var;
						gen557_cyclix_var = gen270_pipex_var;
						if (gen557_cyclix_var) {
							genpstage_IDECODE_alu_opcode = ap_uint<32>(0);
						}
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 1:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(4);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 2:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(2);
						break;
					case 3:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(1);
						genpstage_IDECODE_alu_unsigned = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(2);
						break;
					case 4:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(7);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 5:
						gen271_pipex_var = genpstage_IDECODE_instr_code[30];
						gen272_pipex_var = gen271_pipex_var;
						gen558_cyclix_var = gen272_pipex_var;
						if (gen558_cyclix_var) {
							genpstage_IDECODE_alu_opcode = ap_uint<32>(6);
						}
						gen273_pipex_var = ap_uint<1>(0);
						gen273_pipex_var = (gen273_pipex_var || gen272_pipex_var);
						gen273_pipex_var = !gen273_pipex_var;
						gen559_cyclix_var = gen273_pipex_var;
						if (gen559_cyclix_var) {
							genpstage_IDECODE_alu_opcode = ap_uint<32>(5);
						}
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 6:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(3);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 7:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(2);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
				}
				break;
			case 15:
				genpstage_IDECODE_fencereq = ap_uint<32>(1);
				break;
			case 115:
				switch (genpstage_IDECODE_funct3) {
					case 0:
						gen274_pipex_var = genpstage_IDECODE_instr_code[20];
						gen275_pipex_var = gen274_pipex_var;
						gen560_cyclix_var = gen275_pipex_var;
						if (gen560_cyclix_var) {
							genpstage_IDECODE_ebreakreq = ap_uint<32>(1);
						}
						gen276_pipex_var = ap_uint<1>(0);
						gen276_pipex_var = (gen276_pipex_var || gen275_pipex_var);
						gen276_pipex_var = !gen276_pipex_var;
						gen561_cyclix_var = gen276_pipex_var;
						if (gen561_cyclix_var) {
							genpstage_IDECODE_ecallreq = ap_uint<32>(1);
						}
						break;
					case 1:
						genpstage_IDECODE_csrreq = ap_uint<32>(1);
						genpstage_IDECODE_rs1_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(6);
						genpstage_IDECODE_op1_source = ap_uint<32>(0);
						genpstage_IDECODE_op2_source = ap_uint<32>(2);
						break;
					case 2:
						genpstage_IDECODE_csrreq = ap_uint<32>(1);
						genpstage_IDECODE_rs1_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(6);
						genpstage_IDECODE_alu_req = ap_uint<32>(1);
						genpstage_IDECODE_alu_opcode = ap_uint<32>(3);
						genpstage_IDECODE_op1_source = ap_uint<32>(0);
						genpstage_IDECODE_op2_source = ap_uint<32>(2);
						break;
					case 3:
						genpstage_IDECODE_csrreq = ap_uint<32>(1);
						genpstage_IDECODE_rs1_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(6);
						genpstage_IDECODE_alu_req = ap_uint<32>(1);
						genpstage_IDECODE_alu_opcode = ap_uint<32>(8);
						genpstage_IDECODE_op1_source = ap_uint<32>(0);
						genpstage_IDECODE_op2_source = ap_uint<32>(2);
						break;
					case 5:
						genpstage_IDECODE_csrreq = ap_uint<32>(1);
						genpstage_IDECODE_rd_req = ap_uint<32>(1);
						genpstage_IDECODE_op1_source = ap_uint<32>(1);
						genpstage_IDECODE_op2_source = ap_uint<32>(2);
						gen277_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_zimm);
						genpstage_IDECODE_immediate = gen277_pipex_var;
						break;
					case 6:
						genpstage_IDECODE_csrreq = ap_uint<32>(1);
						genpstage_IDECODE_rd_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(6);
						genpstage_IDECODE_alu_req = ap_uint<32>(1);
						genpstage_IDECODE_alu_opcode = ap_uint<32>(8);
						genpstage_IDECODE_op1_source = ap_uint<32>(1);
						genpstage_IDECODE_op2_source = ap_uint<32>(2);
						gen278_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_zimm);
						genpstage_IDECODE_immediate = gen278_pipex_var;
						break;
					case 7:
						genpstage_IDECODE_csrreq = ap_uint<32>(1);
						genpstage_IDECODE_rd_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(6);
						genpstage_IDECODE_alu_req = ap_uint<32>(1);
						genpstage_IDECODE_alu_opcode = ap_uint<32>(8);
						genpstage_IDECODE_op1_source = ap_uint<32>(1);
						genpstage_IDECODE_op2_source = ap_uint<32>(2);
						gen279_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_zimm);
						genpstage_IDECODE_immediate = gen279_pipex_var;
						break;
				}
				break;
		}
		gen280_pipex_var = genpstage_IDECODE_mem_req;
		gen562_cyclix_var = gen280_pipex_var;
		if (gen562_cyclix_var) {
			switch (genpstage_IDECODE_funct3) {
				case 0:
					genpstage_IDECODE_mem_be = ap_uint<32>(1);
					break;
				case 1:
					genpstage_IDECODE_mem_be = ap_uint<32>(3);
					break;
				case 2:
					genpstage_IDECODE_mem_be = ap_uint<32>(15);
					break;
				case 4:
					genpstage_IDECODE_mem_be = ap_uint<32>(1);
					break;
				case 5:
					genpstage_IDECODE_mem_be = ap_uint<32>(3);
					break;
			}
		}
		gen281_pipex_var = (genpstage_IDECODE_instr_code == ap_uint<32>(807403635));
		gen282_pipex_var = gen281_pipex_var;
		gen563_cyclix_var = gen282_pipex_var;
		if (gen563_cyclix_var) {
			genpstage_IDECODE_mret_req = ap_uint<32>(1);
			genpstage_IDECODE_jump_req = ap_uint<32>(1);
			genpstage_IDECODE_jump_req_cond = ap_uint<32>(0);
			genpstage_IDECODE_jump_src = ap_uint<32>(0);
			genpstage_IDECODE_immediate = genpsticky_glbl_MRETADDR;
		}
		gen283_pipex_var = (genpstage_IDECODE_rd_addr == ap_uint<32>(0));
		gen284_pipex_var = gen283_pipex_var;
		gen564_cyclix_var = gen284_pipex_var;
		if (gen564_cyclix_var) {
			genpstage_IDECODE_rd_req = ap_uint<32>(0);
		}
		gen565_cyclix_var = genpsticky_glbl_regfile_buf[1];
		gen285_pipex_var[1] = gen565_cyclix_var;
		gen566_cyclix_var = genpsticky_glbl_regfile_buf[2];
		gen285_pipex_var[2] = gen566_cyclix_var;
		gen567_cyclix_var = genpsticky_glbl_regfile_buf[3];
		gen285_pipex_var[3] = gen567_cyclix_var;
		gen568_cyclix_var = genpsticky_glbl_regfile_buf[4];
		gen285_pipex_var[4] = gen568_cyclix_var;
		gen569_cyclix_var = genpsticky_glbl_regfile_buf[5];
		gen285_pipex_var[5] = gen569_cyclix_var;
		gen570_cyclix_var = genpsticky_glbl_regfile_buf[6];
		gen285_pipex_var[6] = gen570_cyclix_var;
		gen571_cyclix_var = genpsticky_glbl_regfile_buf[7];
		gen285_pipex_var[7] = gen571_cyclix_var;
		gen572_cyclix_var = genpsticky_glbl_regfile_buf[8];
		gen285_pipex_var[8] = gen572_cyclix_var;
		gen573_cyclix_var = genpsticky_glbl_regfile_buf[9];
		gen285_pipex_var[9] = gen573_cyclix_var;
		gen574_cyclix_var = genpsticky_glbl_regfile_buf[10];
		gen285_pipex_var[10] = gen574_cyclix_var;
		gen575_cyclix_var = genpsticky_glbl_regfile_buf[11];
		gen285_pipex_var[11] = gen575_cyclix_var;
		gen576_cyclix_var = genpsticky_glbl_regfile_buf[12];
		gen285_pipex_var[12] = gen576_cyclix_var;
		gen577_cyclix_var = genpsticky_glbl_regfile_buf[13];
		gen285_pipex_var[13] = gen577_cyclix_var;
		gen578_cyclix_var = genpsticky_glbl_regfile_buf[14];
		gen285_pipex_var[14] = gen578_cyclix_var;
		gen579_cyclix_var = genpsticky_glbl_regfile_buf[15];
		gen285_pipex_var[15] = gen579_cyclix_var;
		gen580_cyclix_var = genpsticky_glbl_regfile_buf[16];
		gen285_pipex_var[16] = gen580_cyclix_var;
		gen581_cyclix_var = genpsticky_glbl_regfile_buf[17];
		gen285_pipex_var[17] = gen581_cyclix_var;
		gen582_cyclix_var = genpsticky_glbl_regfile_buf[18];
		gen285_pipex_var[18] = gen582_cyclix_var;
		gen583_cyclix_var = genpsticky_glbl_regfile_buf[19];
		gen285_pipex_var[19] = gen583_cyclix_var;
		gen584_cyclix_var = genpsticky_glbl_regfile_buf[20];
		gen285_pipex_var[20] = gen584_cyclix_var;
		gen585_cyclix_var = genpsticky_glbl_regfile_buf[21];
		gen285_pipex_var[21] = gen585_cyclix_var;
		gen586_cyclix_var = genpsticky_glbl_regfile_buf[22];
		gen285_pipex_var[22] = gen586_cyclix_var;
		gen587_cyclix_var = genpsticky_glbl_regfile_buf[23];
		gen285_pipex_var[23] = gen587_cyclix_var;
		gen588_cyclix_var = genpsticky_glbl_regfile_buf[24];
		gen285_pipex_var[24] = gen588_cyclix_var;
		gen589_cyclix_var = genpsticky_glbl_regfile_buf[25];
		gen285_pipex_var[25] = gen589_cyclix_var;
		gen590_cyclix_var = genpsticky_glbl_regfile_buf[26];
		gen285_pipex_var[26] = gen590_cyclix_var;
		gen591_cyclix_var = genpsticky_glbl_regfile_buf[27];
		gen285_pipex_var[27] = gen591_cyclix_var;
		gen592_cyclix_var = genpsticky_glbl_regfile_buf[28];
		gen285_pipex_var[28] = gen592_cyclix_var;
		gen593_cyclix_var = genpsticky_glbl_regfile_buf[29];
		gen285_pipex_var[29] = gen593_cyclix_var;
		gen594_cyclix_var = genpsticky_glbl_regfile_buf[30];
		gen285_pipex_var[30] = gen594_cyclix_var;
		gen595_cyclix_var = genpsticky_glbl_regfile_buf[31];
		gen285_pipex_var[31] = gen595_cyclix_var;
		gen286_pipex_var = gen285_pipex_var[genpstage_IDECODE_rs1_addr];
		genpstage_IDECODE_rs1_rdata = gen286_pipex_var;
		gen596_cyclix_var = genpsticky_glbl_regfile_buf[1];
		gen287_pipex_var[1] = gen596_cyclix_var;
		gen597_cyclix_var = genpsticky_glbl_regfile_buf[2];
		gen287_pipex_var[2] = gen597_cyclix_var;
		gen598_cyclix_var = genpsticky_glbl_regfile_buf[3];
		gen287_pipex_var[3] = gen598_cyclix_var;
		gen599_cyclix_var = genpsticky_glbl_regfile_buf[4];
		gen287_pipex_var[4] = gen599_cyclix_var;
		gen600_cyclix_var = genpsticky_glbl_regfile_buf[5];
		gen287_pipex_var[5] = gen600_cyclix_var;
		gen601_cyclix_var = genpsticky_glbl_regfile_buf[6];
		gen287_pipex_var[6] = gen601_cyclix_var;
		gen602_cyclix_var = genpsticky_glbl_regfile_buf[7];
		gen287_pipex_var[7] = gen602_cyclix_var;
		gen603_cyclix_var = genpsticky_glbl_regfile_buf[8];
		gen287_pipex_var[8] = gen603_cyclix_var;
		gen604_cyclix_var = genpsticky_glbl_regfile_buf[9];
		gen287_pipex_var[9] = gen604_cyclix_var;
		gen605_cyclix_var = genpsticky_glbl_regfile_buf[10];
		gen287_pipex_var[10] = gen605_cyclix_var;
		gen606_cyclix_var = genpsticky_glbl_regfile_buf[11];
		gen287_pipex_var[11] = gen606_cyclix_var;
		gen607_cyclix_var = genpsticky_glbl_regfile_buf[12];
		gen287_pipex_var[12] = gen607_cyclix_var;
		gen608_cyclix_var = genpsticky_glbl_regfile_buf[13];
		gen287_pipex_var[13] = gen608_cyclix_var;
		gen609_cyclix_var = genpsticky_glbl_regfile_buf[14];
		gen287_pipex_var[14] = gen609_cyclix_var;
		gen610_cyclix_var = genpsticky_glbl_regfile_buf[15];
		gen287_pipex_var[15] = gen610_cyclix_var;
		gen611_cyclix_var = genpsticky_glbl_regfile_buf[16];
		gen287_pipex_var[16] = gen611_cyclix_var;
		gen612_cyclix_var = genpsticky_glbl_regfile_buf[17];
		gen287_pipex_var[17] = gen612_cyclix_var;
		gen613_cyclix_var = genpsticky_glbl_regfile_buf[18];
		gen287_pipex_var[18] = gen613_cyclix_var;
		gen614_cyclix_var = genpsticky_glbl_regfile_buf[19];
		gen287_pipex_var[19] = gen614_cyclix_var;
		gen615_cyclix_var = genpsticky_glbl_regfile_buf[20];
		gen287_pipex_var[20] = gen615_cyclix_var;
		gen616_cyclix_var = genpsticky_glbl_regfile_buf[21];
		gen287_pipex_var[21] = gen616_cyclix_var;
		gen617_cyclix_var = genpsticky_glbl_regfile_buf[22];
		gen287_pipex_var[22] = gen617_cyclix_var;
		gen618_cyclix_var = genpsticky_glbl_regfile_buf[23];
		gen287_pipex_var[23] = gen618_cyclix_var;
		gen619_cyclix_var = genpsticky_glbl_regfile_buf[24];
		gen287_pipex_var[24] = gen619_cyclix_var;
		gen620_cyclix_var = genpsticky_glbl_regfile_buf[25];
		gen287_pipex_var[25] = gen620_cyclix_var;
		gen621_cyclix_var = genpsticky_glbl_regfile_buf[26];
		gen287_pipex_var[26] = gen621_cyclix_var;
		gen622_cyclix_var = genpsticky_glbl_regfile_buf[27];
		gen287_pipex_var[27] = gen622_cyclix_var;
		gen623_cyclix_var = genpsticky_glbl_regfile_buf[28];
		gen287_pipex_var[28] = gen623_cyclix_var;
		gen624_cyclix_var = genpsticky_glbl_regfile_buf[29];
		gen287_pipex_var[29] = gen624_cyclix_var;
		gen625_cyclix_var = genpsticky_glbl_regfile_buf[30];
		gen287_pipex_var[30] = gen625_cyclix_var;
		gen626_cyclix_var = genpsticky_glbl_regfile_buf[31];
		gen287_pipex_var[31] = gen626_cyclix_var;
		gen288_pipex_var = gen287_pipex_var[genpstage_IDECODE_rs2_addr];
		genpstage_IDECODE_rs2_rdata = gen288_pipex_var;
		gen289_pipex_var = (genpstage_IDECODE_rs1_addr == ap_uint<32>(0));
		gen290_pipex_var = gen289_pipex_var;
		gen627_cyclix_var = gen290_pipex_var;
		if (gen627_cyclix_var) {
			genpstage_IDECODE_rs1_rdata = ap_uint<32>(0);
		}
		gen291_pipex_var = (genpstage_IDECODE_rs2_addr == ap_uint<32>(0));
		gen292_pipex_var = gen291_pipex_var;
		gen628_cyclix_var = gen292_pipex_var;
		if (gen628_cyclix_var) {
			genpstage_IDECODE_rs2_rdata = ap_uint<32>(0);
		}
		gen293_pipex_var = genpstage_IDECODE_csrreq;
		gen629_cyclix_var = gen293_pipex_var;
		if (gen629_cyclix_var) {
			genpstage_IDECODE_csr_rdata = genpsticky_glbl_CSR_MCAUSE;
		}
		gen294_pipex_var = genpstage_MEMWB_genpctrl_working;
		gen295_pipex_var = genpstage_MEMWB_rd_req;
		gen296_pipex_var = (gen294_pipex_var & gen295_pipex_var);
		gen297_pipex_var = gen296_pipex_var;
		gen630_cyclix_var = gen297_pipex_var;
		if (gen630_cyclix_var) {
			gen298_pipex_var = genpstage_IDECODE_rs1_req;
			gen631_cyclix_var = gen298_pipex_var;
			if (gen631_cyclix_var) {
				gen299_pipex_var = genpstage_MEMWB_rd_addr;
				gen300_pipex_var = (gen299_pipex_var == genpstage_IDECODE_rs1_addr);
				gen301_pipex_var = gen300_pipex_var;
				gen632_cyclix_var = gen301_pipex_var;
				if (gen632_cyclix_var) {
					gen302_pipex_var = genpstage_MEMWB_rd_rdy;
					gen303_pipex_var = gen302_pipex_var;
					gen633_cyclix_var = gen303_pipex_var;
					if (gen633_cyclix_var) {
						gen304_pipex_var = genpstage_MEMWB_rd_wdata;
						genpstage_IDECODE_rs1_rdata = gen304_pipex_var;
					}
					gen305_pipex_var = ap_uint<1>(0);
					gen305_pipex_var = (gen305_pipex_var || gen303_pipex_var);
					gen305_pipex_var = !gen305_pipex_var;
					gen634_cyclix_var = gen305_pipex_var;
					if (gen634_cyclix_var) {
						genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
						genpstage_IDECODE_genpctrl_active_glbl = ap_uint<32>(0);
					}
				}
			}
			gen306_pipex_var = genpstage_IDECODE_rs2_req;
			gen635_cyclix_var = gen306_pipex_var;
			if (gen635_cyclix_var) {
				gen307_pipex_var = genpstage_MEMWB_rd_addr;
				gen308_pipex_var = (gen307_pipex_var == genpstage_IDECODE_rs2_addr);
				gen309_pipex_var = gen308_pipex_var;
				gen636_cyclix_var = gen309_pipex_var;
				if (gen636_cyclix_var) {
					gen310_pipex_var = genpstage_MEMWB_rd_rdy;
					gen311_pipex_var = gen310_pipex_var;
					gen637_cyclix_var = gen311_pipex_var;
					if (gen637_cyclix_var) {
						gen312_pipex_var = genpstage_MEMWB_rd_wdata;
						genpstage_IDECODE_rs2_rdata = gen312_pipex_var;
					}
					gen313_pipex_var = ap_uint<1>(0);
					gen313_pipex_var = (gen313_pipex_var || gen311_pipex_var);
					gen313_pipex_var = !gen313_pipex_var;
					gen638_cyclix_var = gen313_pipex_var;
					if (gen638_cyclix_var) {
						genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
						genpstage_IDECODE_genpctrl_active_glbl = ap_uint<32>(0);
					}
				}
			}
		}
		gen314_pipex_var = genpstage_EXEC_genpctrl_working;
		gen315_pipex_var = genpstage_EXEC_rd_req;
		gen316_pipex_var = (gen314_pipex_var & gen315_pipex_var);
		gen317_pipex_var = gen316_pipex_var;
		gen639_cyclix_var = gen317_pipex_var;
		if (gen639_cyclix_var) {
			gen318_pipex_var = genpstage_IDECODE_rs1_req;
			gen640_cyclix_var = gen318_pipex_var;
			if (gen640_cyclix_var) {
				gen319_pipex_var = genpstage_EXEC_rd_addr;
				gen320_pipex_var = (gen319_pipex_var == genpstage_IDECODE_rs1_addr);
				gen321_pipex_var = gen320_pipex_var;
				gen641_cyclix_var = gen321_pipex_var;
				if (gen641_cyclix_var) {
					gen322_pipex_var = genpstage_EXEC_rd_rdy;
					gen323_pipex_var = gen322_pipex_var;
					gen642_cyclix_var = gen323_pipex_var;
					if (gen642_cyclix_var) {
						gen324_pipex_var = genpstage_EXEC_rd_wdata;
						genpstage_IDECODE_rs1_rdata = gen324_pipex_var;
					}
					gen325_pipex_var = ap_uint<1>(0);
					gen325_pipex_var = (gen325_pipex_var || gen323_pipex_var);
					gen325_pipex_var = !gen325_pipex_var;
					gen643_cyclix_var = gen325_pipex_var;
					if (gen643_cyclix_var) {
						genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
						genpstage_IDECODE_genpctrl_active_glbl = ap_uint<32>(0);
					}
				}
			}
			gen326_pipex_var = genpstage_IDECODE_rs2_req;
			gen644_cyclix_var = gen326_pipex_var;
			if (gen644_cyclix_var) {
				gen327_pipex_var = genpstage_EXEC_rd_addr;
				gen328_pipex_var = (gen327_pipex_var == genpstage_IDECODE_rs2_addr);
				gen329_pipex_var = gen328_pipex_var;
				gen645_cyclix_var = gen329_pipex_var;
				if (gen645_cyclix_var) {
					gen330_pipex_var = genpstage_EXEC_rd_rdy;
					gen331_pipex_var = gen330_pipex_var;
					gen646_cyclix_var = gen331_pipex_var;
					if (gen646_cyclix_var) {
						gen332_pipex_var = genpstage_EXEC_rd_wdata;
						genpstage_IDECODE_rs2_rdata = gen332_pipex_var;
					}
					gen333_pipex_var = ap_uint<1>(0);
					gen333_pipex_var = (gen333_pipex_var || gen331_pipex_var);
					gen333_pipex_var = !gen333_pipex_var;
					gen647_cyclix_var = gen333_pipex_var;
					if (gen647_cyclix_var) {
						genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
						genpstage_IDECODE_genpctrl_active_glbl = ap_uint<32>(0);
					}
				}
			}
		}
		genpstage_IDECODE_alu_op1 = genpstage_IDECODE_rs1_rdata;
		switch (genpstage_IDECODE_op1_source) {
			case 1:
				genpstage_IDECODE_alu_op1 = genpstage_IDECODE_immediate;
				break;
			case 2:
				genpstage_IDECODE_alu_op1 = genpstage_IDECODE_curinstr_addr;
				break;
		}
		genpstage_IDECODE_alu_op2 = genpstage_IDECODE_rs2_rdata;
		switch (genpstage_IDECODE_op2_source) {
			case 1:
				genpstage_IDECODE_alu_op2 = genpstage_IDECODE_immediate;
				break;
			case 2:
				genpstage_IDECODE_alu_op2 = genpstage_IDECODE_csr_rdata;
				break;
		}
		gen334_pipex_var = genpstage_IDECODE_alu_unsigned;
		gen648_cyclix_var = gen334_pipex_var;
		if (gen648_cyclix_var) {
			gen335_pipex_var = ap_uint<1>(0).concat((ap_uint<32>)genpstage_IDECODE_alu_op1);
			genpstage_IDECODE_alu_op1_wide = gen335_pipex_var;
			gen336_pipex_var = ap_uint<1>(0).concat((ap_uint<32>)genpstage_IDECODE_alu_op2);
			genpstage_IDECODE_alu_op2_wide = gen336_pipex_var;
		}
		gen337_pipex_var = ap_uint<1>(0);
		gen337_pipex_var = (gen337_pipex_var || gen334_pipex_var);
		gen337_pipex_var = !gen337_pipex_var;
		gen649_cyclix_var = gen337_pipex_var;
		if (gen649_cyclix_var) {
			gen338_pipex_var = genpstage_IDECODE_alu_op1[31];
			gen339_pipex_var = gen338_pipex_var.concat((ap_uint<32>)genpstage_IDECODE_alu_op1);
			genpstage_IDECODE_alu_op1_wide = gen339_pipex_var;
			gen340_pipex_var = genpstage_IDECODE_alu_op2[31];
			gen341_pipex_var = gen340_pipex_var.concat((ap_uint<32>)genpstage_IDECODE_alu_op2);
			genpstage_IDECODE_alu_op2_wide = gen341_pipex_var;
		}
		genpstage_IDECODE_genpctrl_nevictable = (genpstage_IDECODE_genpctrl_nevictable || genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
		gen650_cyclix_var = ~genpstage_EXEC_genpctrl_rdy;
		gen651_cyclix_var = gen650_cyclix_var;
		if (gen651_cyclix_var) {
			genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
			genpstage_IDECODE_genpctrl_active_glbl = ap_uint<32>(0);
			gen652_cyclix_var = genpstage_IDECODE_genpctrl_nevictable;
			if (gen652_cyclix_var) {
				genpstage_IDECODE_genpctrl_occupied = (genpstage_IDECODE_genpctrl_active_glbl | genpstage_IDECODE_genpctrl_killed_glbl);
				gen653_cyclix_var = genpstage_IDECODE_genpctrl_occupied;
				if (gen653_cyclix_var) {
					genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | ap_uint<32>(1));
				}
			}
		}
		gen654_cyclix_var = genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
		if (gen654_cyclix_var) {
			genpstage_IDECODE_genpctrl_occupied = (genpstage_IDECODE_genpctrl_active_glbl | genpstage_IDECODE_genpctrl_killed_glbl);
			gen655_cyclix_var = genpstage_IDECODE_genpctrl_occupied;
			if (gen655_cyclix_var) {
				genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | ap_uint<32>(1));
			}
		}
		gen656_cyclix_var = genpstage_IDECODE_genpctrl_stalled_glbl;
		if (gen656_cyclix_var) {
			genpstage_IDECODE_genpctrl_finish = ap_uint<32>(0);
			genpstage_IDECODE_genpctrl_succ = ap_uint<32>(0);
		}
		gen657_cyclix_var = ap_uint<1>(0);
		gen657_cyclix_var = (gen657_cyclix_var || gen656_cyclix_var);
		gen657_cyclix_var = !gen657_cyclix_var;
		if (gen657_cyclix_var) {
			genpstage_IDECODE_genpctrl_finish = genpstage_IDECODE_genpctrl_occupied;
			genpstage_IDECODE_genpctrl_succ = genpstage_IDECODE_genpctrl_active_glbl;
		}
		gen658_cyclix_var = genpstage_IDECODE_genpctrl_finish;
		if (gen658_cyclix_var) {
			gen659_cyclix_var = genpstage_EXEC_genpctrl_rdy;
			if (gen659_cyclix_var) {
				genpstage_EXEC_jump_req_genglbl = genpstage_IDECODE_jump_req;
				genpstage_EXEC_jump_req_cond_genglbl = genpstage_IDECODE_jump_req_cond;
				genpstage_EXEC_jump_src_genglbl = genpstage_IDECODE_jump_src;
				genpstage_EXEC_rd_req_genglbl = genpstage_IDECODE_rd_req;
				genpstage_EXEC_immediate_genglbl = genpstage_IDECODE_immediate;
				genpstage_EXEC_alu_req_genglbl = genpstage_IDECODE_alu_req;
				genpstage_EXEC_mem_req_genglbl = genpstage_IDECODE_mem_req;
				genpstage_EXEC_rd_addr_genglbl = genpstage_IDECODE_rd_addr;
				genpstage_EXEC_curinstr_addr_genglbl = genpstage_IDECODE_curinstr_addr;
				genpstage_EXEC_mret_req_genglbl = genpstage_IDECODE_mret_req;
				genpstage_EXEC_alu_op1_wide_genglbl = genpstage_IDECODE_alu_op1_wide;
				genpstage_EXEC_alu_opcode_genglbl = genpstage_IDECODE_alu_opcode;
				genpstage_EXEC_alu_op2_wide_genglbl = genpstage_IDECODE_alu_op2_wide;
				genpstage_EXEC_alu_op1_genglbl = genpstage_IDECODE_alu_op1;
				genpstage_EXEC_alu_op2_genglbl = genpstage_IDECODE_alu_op2;
				genpstage_EXEC_alu_unsigned_genglbl = genpstage_IDECODE_alu_unsigned;
				genpstage_EXEC_rd_source_genglbl = genpstage_IDECODE_rd_source;
				genpstage_EXEC_nextinstr_addr_genglbl = genpstage_IDECODE_nextinstr_addr;
				genpstage_EXEC_csr_rdata_genglbl = genpstage_IDECODE_csr_rdata;
				genpstage_EXEC_funct3_genglbl = genpstage_IDECODE_funct3;
				genpstage_EXEC_mem_cmd_genglbl = genpstage_IDECODE_mem_cmd;
				genpstage_EXEC_rs2_rdata = genpstage_IDECODE_rs2_rdata;
				genpstage_EXEC_genpctrl_active_glbl = genpstage_IDECODE_genpctrl_active_glbl;
				genpstage_EXEC_genpctrl_killed_glbl = genpstage_IDECODE_genpctrl_killed_glbl;
				genpstage_EXEC_genpctrl_stalled_glbl = ap_uint<32>(0);
			}
			genpstage_IDECODE_genpctrl_active_glbl = ap_uint<32>(0);
			genpstage_IDECODE_genpctrl_killed_glbl = ap_uint<32>(0);
			genpstage_IDECODE_genpctrl_stalled_glbl = ap_uint<32>(0);
		}
		gen660_cyclix_var = ~genpstage_IDECODE_genpctrl_stalled_glbl;
		genpstage_IDECODE_genpctrl_rdy = gen660_cyclix_var;
		genpstage_IDECODE_genpctrl_working = (genpstage_IDECODE_genpctrl_succ | genpstage_IDECODE_genpctrl_stalled_glbl);
		genpstage_IFETCH_genpctrl_succ = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_working = ap_uint<32>(0);
		gen661_cyclix_var = genpstage_IFETCH_genpctrl_stalled_glbl;
		if (gen661_cyclix_var) {
			genpstage_IFETCH_genpctrl_new = ap_uint<32>(0);
			genpstage_IFETCH_genpctrl_stalled_glbl = ap_uint<32>(0);
			gen662_cyclix_var = !genpstage_IFETCH_genpctrl_killed_glbl;
			genpstage_IFETCH_genpctrl_active_glbl = gen662_cyclix_var;
		}
		gen663_cyclix_var = ap_uint<1>(0);
		gen663_cyclix_var = (gen663_cyclix_var || gen661_cyclix_var);
		gen663_cyclix_var = !gen663_cyclix_var;
		if (gen663_cyclix_var) {
			genpstage_IFETCH_genpctrl_active_glbl = ap_uint<32>(1);
			genpstage_IFETCH_genpctrl_killed_glbl = ap_uint<32>(0);
			genpstage_IFETCH_genpctrl_new = (genpstage_IFETCH_genpctrl_active_glbl || genpstage_IFETCH_genpctrl_killed_glbl);
		}
		genpstage_IFETCH_genpctrl_finish = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_nevictable = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_occupied = (genpstage_IFETCH_genpctrl_active_glbl | genpstage_IFETCH_genpctrl_killed_glbl);
		genpstage_IFETCH_genpctrl_flushreq = (genpstage_IFETCH_genpctrl_flushreq | genpstage_IDECODE_genpctrl_flushreq);
		gen664_cyclix_var = genpstage_IFETCH_genpctrl_occupied;
		if (gen664_cyclix_var) {
			gen665_cyclix_var = genpstage_IFETCH_genpctrl_new;
			if (gen665_cyclix_var) {
				genpstage_IFETCH_instr_req_done = ap_uint<32>(0);
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = ap_uint<32>(0);
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = ap_uint<32>(0);
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = ap_uint<32>(0);
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = ap_uint<32>(0);
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = ap_uint<32>(0);
			}
			gen666_cyclix_var = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
			if (gen666_cyclix_var) {
				gen667_cyclix_var = (genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id == ap_uint<1>(0));
				gen668_cyclix_var = gen667_cyclix_var;
				if (gen668_cyclix_var) {
					gen669_cyclix_var = (genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid == genmcopipe_instr_mem_rd_ptr);
					gen670_cyclix_var = gen669_cyclix_var;
					if (gen670_cyclix_var) {
						gen671_cyclix_var = genmcopipe_instr_mem_resp.read_nb(gen420_pipex_mcopipe_rdata);
						gen672_cyclix_var = gen671_cyclix_var;
						if (gen672_cyclix_var) {
							genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = ap_uint<32>(0);
							genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = ap_uint<32>(1);
							genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = gen420_pipex_mcopipe_rdata;
							genmcopipe_instr_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			gen421_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress = ap_uint<32>(0);
			gen421_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress = (gen421_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress || genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
			gen673_cyclix_var = genpstage_IFETCH_genpctrl_flushreq;
			if (gen673_cyclix_var) {
				gen674_cyclix_var = gen421_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress;
				if (gen674_cyclix_var) {
					gen675_cyclix_var = genpstage_IFETCH_genpctrl_active_glbl;
					if (gen675_cyclix_var) {
						genpstage_IFETCH_genpctrl_active_glbl = ap_uint<32>(0);
						genpstage_IFETCH_genpctrl_killed_glbl = ap_uint<32>(1);
					}
				}
				gen676_cyclix_var = ap_uint<1>(0);
				gen676_cyclix_var = (gen676_cyclix_var || gen674_cyclix_var);
				gen676_cyclix_var = !gen676_cyclix_var;
				if (gen676_cyclix_var) {
					genpstage_IFETCH_instr_req_done = ap_uint<32>(0);
					genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = ap_uint<32>(0);
					genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = ap_uint<32>(0);
					genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = ap_uint<32>(0);
					genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = ap_uint<32>(0);
					genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = ap_uint<32>(0);
				}
			}
		}
		gen677_cyclix_var = ap_uint<1>(0);
		gen677_cyclix_var = (gen677_cyclix_var || gen664_cyclix_var);
		gen677_cyclix_var = !gen677_cyclix_var;
		if (gen677_cyclix_var) {
			genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = ap_uint<32>(0);
			genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = ap_uint<32>(0);
		}
		gen203_pipex_syncbuf = genpsticky_glbl_jump_req_cmd;
		gen205_pipex_syncbuf = genpsticky_glbl_pc;
		genpstage_IFETCH_curinstr_addr = genpsticky_glbl_pc;
		gen212_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen678_cyclix_var = gen212_pipex_var;
		if (gen678_cyclix_var) {
			genpstage_IFETCH_curinstr_addr = genpsticky_glbl_jump_vector_cmd;
		}
		gen202_pipex_syncreq = ap_uint<32>(1);
		gen203_pipex_syncbuf = ap_uint<32>(0);
		gen213_pipex_var = (genpstage_IFETCH_curinstr_addr + ap_uint<32>(4));
		genpstage_IFETCH_nextinstr_addr = gen213_pipex_var;
		gen204_pipex_syncreq = ap_uint<32>(1);
		gen205_pipex_syncbuf = genpstage_IFETCH_nextinstr_addr;
		genpstage_IFETCH_instr_busreq.addr = genpstage_IFETCH_curinstr_addr;
		genpstage_IFETCH_instr_busreq.be = ap_uint<32>(15);
		genpstage_IFETCH_instr_busreq.wdata = ap_uint<32>(0);
		gen214_pipex_var = ~genpstage_IFETCH_instr_req_done;
		gen215_pipex_var = gen214_pipex_var;
		gen679_cyclix_var = gen215_pipex_var;
		if (gen679_cyclix_var) {
			gen680_cyclix_var = genpstage_IFETCH_genpctrl_active_glbl;
			if (gen680_cyclix_var) {
				gen681_cyclix_var = ~genmcopipe_instr_mem_full_flag;
				gen682_cyclix_var = gen681_cyclix_var;
				if (gen682_cyclix_var) {
					gen422_pipex_req_struct.we = ap_uint<1>(0);
					gen422_pipex_req_struct.wdata = genpstage_IFETCH_instr_busreq;
					gen683_cyclix_var = genmcopipe_instr_mem_req.write_nb(gen422_pipex_req_struct);
					gen684_cyclix_var = gen683_cyclix_var;
					if (gen684_cyclix_var) {
						gen216_pipex_var = ap_uint<32>(1);
						gen685_cyclix_var = !ap_uint<1>(0);
						genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = gen685_cyclix_var;
						genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = genmcopipe_instr_mem_wr_ptr;
						genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = ap_uint<1>(0);
						gen686_cyclix_var = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
						if (gen686_cyclix_var) {
							genmcopipe_instr_mem_wr_done = ap_uint<32>(1);
						}
					}
				}
			}
			genpstage_IFETCH_instr_req_done = gen216_pipex_var;
		}
		gen217_pipex_var = ~genpstage_IFETCH_instr_req_done;
		gen218_pipex_var = gen217_pipex_var;
		gen687_cyclix_var = gen218_pipex_var;
		if (gen687_cyclix_var) {
			genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | genpstage_IFETCH_genpctrl_active_glbl);
			genpstage_IFETCH_genpctrl_active_glbl = ap_uint<32>(0);
		}
		genpstage_IFETCH_genpctrl_nevictable = (genpstage_IFETCH_genpctrl_nevictable || genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
		gen688_cyclix_var = ~genpstage_IDECODE_genpctrl_rdy;
		gen689_cyclix_var = gen688_cyclix_var;
		if (gen689_cyclix_var) {
			genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | genpstage_IFETCH_genpctrl_active_glbl);
			genpstage_IFETCH_genpctrl_active_glbl = ap_uint<32>(0);
			gen690_cyclix_var = genpstage_IFETCH_genpctrl_nevictable;
			if (gen690_cyclix_var) {
				genpstage_IFETCH_genpctrl_occupied = (genpstage_IFETCH_genpctrl_active_glbl | genpstage_IFETCH_genpctrl_killed_glbl);
				gen691_cyclix_var = genpstage_IFETCH_genpctrl_occupied;
				if (gen691_cyclix_var) {
					genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | ap_uint<32>(1));
				}
			}
		}
		gen692_cyclix_var = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
		if (gen692_cyclix_var) {
			genpstage_IFETCH_genpctrl_occupied = (genpstage_IFETCH_genpctrl_active_glbl | genpstage_IFETCH_genpctrl_killed_glbl);
			gen693_cyclix_var = genpstage_IFETCH_genpctrl_occupied;
			if (gen693_cyclix_var) {
				genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | ap_uint<32>(1));
			}
		}
		gen694_cyclix_var = genpstage_IFETCH_genpctrl_stalled_glbl;
		if (gen694_cyclix_var) {
			genpstage_IFETCH_genpctrl_finish = ap_uint<32>(0);
			genpstage_IFETCH_genpctrl_succ = ap_uint<32>(0);
		}
		gen695_cyclix_var = ap_uint<1>(0);
		gen695_cyclix_var = (gen695_cyclix_var || gen694_cyclix_var);
		gen695_cyclix_var = !gen695_cyclix_var;
		if (gen695_cyclix_var) {
			genpstage_IFETCH_genpctrl_finish = genpstage_IFETCH_genpctrl_occupied;
			genpstage_IFETCH_genpctrl_succ = genpstage_IFETCH_genpctrl_active_glbl;
		}
		gen696_cyclix_var = genpstage_IFETCH_genpctrl_succ;
		if (gen696_cyclix_var) {
			gen697_cyclix_var = gen202_pipex_syncreq;
			if (gen697_cyclix_var) {
				genpsticky_glbl_jump_req_cmd = gen203_pipex_syncbuf;
			}
			gen698_cyclix_var = gen204_pipex_syncreq;
			if (gen698_cyclix_var) {
				genpsticky_glbl_pc = gen205_pipex_syncbuf;
			}
		}
		gen699_cyclix_var = genpstage_IFETCH_genpctrl_finish;
		if (gen699_cyclix_var) {
			gen700_cyclix_var = genpstage_IDECODE_genpctrl_rdy;
			if (gen700_cyclix_var) {
				genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_if_id = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id;
				genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
				genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_tid = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid;
				genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done;
				genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata;
				genpstage_IDECODE_curinstr_addr_genglbl = genpstage_IFETCH_curinstr_addr;
				genpstage_IDECODE_nextinstr_addr_genglbl = genpstage_IFETCH_nextinstr_addr;
				genpstage_IDECODE_genpctrl_active_glbl = genpstage_IFETCH_genpctrl_active_glbl;
				genpstage_IDECODE_genpctrl_killed_glbl = genpstage_IFETCH_genpctrl_killed_glbl;
				genpstage_IDECODE_genpctrl_stalled_glbl = ap_uint<32>(0);
			}
			genpstage_IFETCH_genpctrl_active_glbl = ap_uint<32>(0);
			genpstage_IFETCH_genpctrl_killed_glbl = ap_uint<32>(0);
			genpstage_IFETCH_genpctrl_stalled_glbl = ap_uint<32>(0);
		}
		gen701_cyclix_var = ~genpstage_IFETCH_genpctrl_stalled_glbl;
		genpstage_IFETCH_genpctrl_rdy = gen701_cyclix_var;
		genpstage_IFETCH_genpctrl_working = (genpstage_IFETCH_genpctrl_succ | genpstage_IFETCH_genpctrl_stalled_glbl);
		gen702_cyclix_var = genmcopipe_instr_mem_rd_done;
		if (gen702_cyclix_var) {
			genmcopipe_instr_mem_rd_ptr = genmcopipe_instr_mem_rd_ptr_next;
			genmcopipe_instr_mem_full_flag = ap_uint<32>(0);
			gen703_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
			gen704_cyclix_var = gen703_cyclix_var;
			if (gen704_cyclix_var) {
				genmcopipe_instr_mem_empty_flag = ap_uint<32>(1);
			}
		}
		gen705_cyclix_var = genmcopipe_instr_mem_wr_done;
		if (gen705_cyclix_var) {
			genmcopipe_instr_mem_wr_ptr = genmcopipe_instr_mem_wr_ptr_next;
			genmcopipe_instr_mem_empty_flag = ap_uint<32>(0);
			gen706_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
			gen707_cyclix_var = gen706_cyclix_var;
			if (gen707_cyclix_var) {
				genmcopipe_instr_mem_full_flag = ap_uint<32>(1);
			}
		}
		gen708_cyclix_var = genmcopipe_data_mem_rd_done;
		if (gen708_cyclix_var) {
			genmcopipe_data_mem_rd_ptr = genmcopipe_data_mem_rd_ptr_next;
			genmcopipe_data_mem_full_flag = ap_uint<32>(0);
			gen709_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
			gen710_cyclix_var = gen709_cyclix_var;
			if (gen710_cyclix_var) {
				genmcopipe_data_mem_empty_flag = ap_uint<32>(1);
			}
		}
		gen711_cyclix_var = genmcopipe_data_mem_wr_done;
		if (gen711_cyclix_var) {
			genmcopipe_data_mem_wr_ptr = genmcopipe_data_mem_wr_ptr_next;
			genmcopipe_data_mem_empty_flag = ap_uint<32>(0);
			gen712_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
			gen713_cyclix_var = gen712_cyclix_var;
			if (gen713_cyclix_var) {
				genmcopipe_data_mem_full_flag = ap_uint<32>(1);
			}
		}
	}
}
