# 
# Synthesis run script generated by Vivado
# 

debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7a200tfbg676-2

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/stargrif/Viviado/lab_workspace/APVMIS/Lab1/Lab1.cache/wt [current_project]
set_property parent.project_path /home/stargrif/Viviado/lab_workspace/APVMIS/Lab1/Lab1.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language VHDL [current_project]
set_property board_part xilinx.com:ac701:part0:1.2 [current_project]
read_vhdl -library xil_defaultlib {
  /home/stargrif/Viviado/lab_workspace/APVMIS/Lab1/Lab1.srcs/sources_1/new/SN74_P.vhd
  /home/stargrif/Viviado/lab_workspace/APVMIS/Lab1/Lab1.srcs/sources_1/new/SN74.vhd
  /home/stargrif/Viviado/lab_workspace/APVMIS/Lab1/Lab1.srcs/sources_1/new/TestBench.vhd
}
synth_design -top TestBench -part xc7a200tfbg676-2
write_checkpoint -noxdef TestBench.dcp
catch { report_utilization -file TestBench_utilization_synth.rpt -pb TestBench_utilization_synth.pb }
