{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1600002869186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600002869186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 13 21:14:28 2020 " "Processing started: Sun Sep 13 21:14:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600002869186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1600002869186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seg_led_dynamic -c seg_led_dynamic " "Command: quartus_map --read_settings_files=on --write_settings_files=off seg_led_dynamic -c seg_led_dynamic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1600002869186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1600002869723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_learning/6_seg_led_dynamic/rtl/top_seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_learning/6_seg_led_dynamic/rtl/top_seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg_led " "Found entity 1: top_seg_led" {  } { { "../rtl/top_seg_led.v" "" { Text "F:/Code/FPGA_learning/6_seg_led_dynamic/rtl/top_seg_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600002869805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600002869805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_learning/6_seg_led_dynamic/rtl/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_learning/6_seg_led_dynamic/rtl/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led " "Found entity 1: seg_led" {  } { { "../rtl/seg_led.v" "" { Text "F:/Code/FPGA_learning/6_seg_led_dynamic/rtl/seg_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600002869809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600002869809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_learning/6_seg_led_dynamic/rtl/count.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_learning/6_seg_led_dynamic/rtl/count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "../rtl/count.v" "" { Text "F:/Code/FPGA_learning/6_seg_led_dynamic/rtl/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600002869812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600002869812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_seg_led " "Elaborating entity \"top_seg_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1600002869859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led seg_led:u_seg_led " "Elaborating entity \"seg_led\" for hierarchy \"seg_led:u_seg_led\"" {  } { { "../rtl/top_seg_led.v" "u_seg_led" { Text "F:/Code/FPGA_learning/6_seg_led_dynamic/rtl/top_seg_led.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600002869871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(32) " "Verilog HDL assignment warning at seg_led.v(32): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "F:/Code/FPGA_learning/6_seg_led_dynamic/rtl/seg_led.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600002869908 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(33) " "Verilog HDL assignment warning at seg_led.v(33): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "F:/Code/FPGA_learning/6_seg_led_dynamic/rtl/seg_led.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600002869908 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(34) " "Verilog HDL assignment warning at seg_led.v(34): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "F:/Code/FPGA_learning/6_seg_led_dynamic/rtl/seg_led.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600002869909 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(35) " "Verilog HDL assignment warning at seg_led.v(35): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "F:/Code/FPGA_learning/6_seg_led_dynamic/rtl/seg_led.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600002869909 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(36) " "Verilog HDL assignment warning at seg_led.v(36): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "F:/Code/FPGA_learning/6_seg_led_dynamic/rtl/seg_led.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600002869909 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(37) " "Verilog HDL assignment warning at seg_led.v(37): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "F:/Code/FPGA_learning/6_seg_led_dynamic/rtl/seg_led.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600002869909 "|top_seg_led|seg_led:u_seg_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:u_count " "Elaborating entity \"count\" for hierarchy \"count:u_count\"" {  } { { "../rtl/top_seg_led.v" "u_count" { Text "F:/Code/FPGA_learning/6_seg_led_dynamic/rtl/top_seg_led.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600002869910 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sel u_seg_led " "Port \"sel\" does not exist in macrofunction \"u_seg_led\"" {  } { { "../rtl/top_seg_led.v" "u_seg_led" { Text "F:/Code/FPGA_learning/6_seg_led_dynamic/rtl/top_seg_led.v" 22 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600002869928 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1600002869932 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600002870024 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 13 21:14:30 2020 " "Processing ended: Sun Sep 13 21:14:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600002870024 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600002870024 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600002870024 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600002870024 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600002870605 ""}
