sch2hdl -intstyle ise -family kintex7 -verilog Adder1b_drc.vf -w D:/susica/work8/MyAdder/Adder1b.sch 
sch2sym -intstyle ise -family kintex7 -refsym Adder1b D:/susica/work8/MyAdder/Adder1b.sch D:/susica/work8/MyAdder/Adder1b.sym 
xst -intstyle ise -ifn "D:/susica/work8/MyAdder/Adder1b.xst" -ofn "D:/susica/work8/MyAdder/Adder1b.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc7k160t-fbg676-1 Adder1b.ngc Adder1b.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o Adder1b_map.ncd Adder1b.ngd Adder1b.pcf 
par -w -intstyle ise -ol high -mt off Adder1b_map.ncd Adder1b.ncd Adder1b.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml Adder1b.twx Adder1b.ncd -o Adder1b.twr Adder1b.pcf 
