name: alveo_u280
manufacturer: Xilinx
fpga: xcu280-fsvh2892-2L-e #xcvu37p-fsvh2892-2-e
family: ultrascaleplus
backend_target: vivado
mmbus_architecture: AXI4-Lite
mmbus_base_address: 0x10000000
# How to address each 32-bit (i.e. 4 indicates byte-addressable)
mmbus_address_alignment: 4
sources: []
constraints: []
pcie:
  loc: PCIE4C_X1Y0
  use_tandem: False #True
onehundredgbe:
  refclk_freq_str: "156.25"
  cmac_loc:
    # Alveo U280 QSFP0 - GTY Quad 134 - X0Y40-X0Y43 - CMAC X0Y6
    - CMACE4_X0Y6
    # Alveo U280 QSFP1 - GTY Quad 135 - X0Y44-X0Y47 - CMAC X0Y7
    - CMACE4_X0Y7
provides:
  - qsfp0
  - qsfp1
pins:
  qsfp_mgt_ref_clk_p:
    loc:
      # Select Alveo U280 QSFP0 GTY Quad 134 - X0Y40-X0Y43 ref clock: MGT_SI570_CLOCK0   -> MGT Ref Clock 0 156.25MHz Default (Not User re-programmable)
      - T42
      # Select Alveo U280 QSFP1 GTY Quad 135 - X0Y44-X0Y47 ref clock: MGT_SI570_CLOCK1   -> MGT Ref Clock 0 156.25MHz Default (Not User re-programmable)
      - P42
  qsfp_mgt_ref_clk_n:
    loc:
      - T43
      - P43
  qsfp_mgt_rx_p:
    loc:
    # Alveo U280 QSFP0 - GTY Quad 134 - X0Y40-X0Y43 - CMAC X0Y6
      - L53
      - K51
      - J53
      - H51
    # Alveo U280 QSFP1 - GTY Quad 135 - X0Y44-X0Y47 - CMAC X0Y7
      - G53
      - F51
      - E53
      - D51
  qsfp_mgt_rx_n:
    loc:
    # Alveo U280 QSFP0 - GTY Quad 134 - X0Y40-X0Y43 - CMAC X0Y6
      - L54
      - K52
      - J54
      - H52
    # Alveo U280 QSFP1 - GTY Quad 135 - X0Y44-X0Y47 - CMAC X0Y7
      - G54
      - F52
      - E54
      - D52
  qsfp_mgt_tx_p:
    loc:
    # Alveo U280 QSFP0 - GTY Quad 134 - X0Y40-X0Y43 - CMAC X0Y6
      - L48
      - L44
      - K46
      - J48
    # Alveo U280 QSFP1 - GTY Quad 135 - X0Y44-X0Y47 - CMAC X0Y7
      - G48
      - E48
      - C48
      - A49
  qsfp_mgt_tx_n:
    loc:
    # Alveo U280 QSFP0 - GTY Quad 134 - X0Y40-X0Y43 - CMAC X0Y6
      - L49
      - L45
      - K47
      - J49
    # Alveo U280 QSFP1 - GTY Quad 135 - X0Y44-X0Y47 - CMAC X0Y7
      - G49
      - E49
      - C49
      - A50
  # Selecting Alveo U280 SYS_CLK3 (100MHz) which is in SLR2 and close to the QSP0 & QSFP1 CMACs
  sys_clk_p:
    loc: G31
    iostd: LVDS
  sys_clk_n:
    loc: F31
    iostd: LVDS
  # supplied by Xilinx - Alveo U280 catastophic trip on HMB must be driven low to ensure board does not switch off
  hbm_cattrip:
    loc: D32
    iostd: LVCMOS18
  # not using the PCIe at the moment, AXI Master is connected to JTAG-AXIL bridge master
  # Todo PCI Express lanes
  # PCI Express lanes
  pcie_rst_n:
    loc: BF41
    iostd: LVCMOS18
  pcie_refclk_p:
    loc: AR15
  pcie_gty_rx_p:
    loc:
      - AL2
      - AM4
      - AN6
      - AN2
      - AP4
      - AR2
      - AT4
      - AU2
      - AV4
      - AW6
      - AW2
      - AY4
      - BA6
      - BA2
      - BB4
      - BC2
  pcie_gty_tx_p:
    loc:
      - AL11
      - AM9
      - AN11
      - AP9
      - AR11
      - AR7
      - AT9
      - AU11
      - AU7
      - AV9
      - AW11
      - AY9
      - BA11
      - BB9
      - BC11
      - BC7
