Loading plugins phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Rowel\Desktop\v05-2\RowelFut\RowelFut.cydsn\RowelFut.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Rowel\Desktop\v05-2\RowelFut\RowelFut.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.140ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.031ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RowelFut.v
Program  :   I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rowel\Desktop\v05-2\RowelFut\RowelFut.cydsn\RowelFut.cyprj -dcpsoc3 RowelFut.v -verilog
======================================================================

======================================================================
Compiling:  RowelFut.v
Program  :   I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rowel\Desktop\v05-2\RowelFut\RowelFut.cydsn\RowelFut.cyprj -dcpsoc3 RowelFut.v -verilog
======================================================================

======================================================================
Compiling:  RowelFut.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rowel\Desktop\v05-2\RowelFut\RowelFut.cydsn\RowelFut.cyprj -dcpsoc3 -verilog RowelFut.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Apr 10 15:45:51 2018


======================================================================
Compiling:  RowelFut.v
Program  :   vpp
Options  :    -yv2 -q10 RowelFut.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Apr 10 15:45:51 2018

Flattening file 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RowelFut.ctl'.
I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  RowelFut.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rowel\Desktop\v05-2\RowelFut\RowelFut.cydsn\RowelFut.cyprj -dcpsoc3 -verilog RowelFut.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Apr 10 15:45:51 2018

Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Rowel\Desktop\v05-2\RowelFut\RowelFut.cydsn\codegentemp\RowelFut.ctl'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Rowel\Desktop\v05-2\RowelFut\RowelFut.cydsn\codegentemp\RowelFut.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  RowelFut.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rowel\Desktop\v05-2\RowelFut\RowelFut.cydsn\RowelFut.cyprj -dcpsoc3 -verilog RowelFut.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Apr 10 15:45:52 2018

Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Rowel\Desktop\v05-2\RowelFut\RowelFut.cydsn\codegentemp\RowelFut.ctl'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Rowel\Desktop\v05-2\RowelFut\RowelFut.cydsn\codegentemp\RowelFut.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\BasicCounter_1:MODULE_1:b_31\
	\BasicCounter_1:MODULE_1:b_30\
	\BasicCounter_1:MODULE_1:b_29\
	\BasicCounter_1:MODULE_1:b_28\
	\BasicCounter_1:MODULE_1:b_27\
	\BasicCounter_1:MODULE_1:b_26\
	\BasicCounter_1:MODULE_1:b_25\
	\BasicCounter_1:MODULE_1:b_24\
	\BasicCounter_1:MODULE_1:b_23\
	\BasicCounter_1:MODULE_1:b_22\
	\BasicCounter_1:MODULE_1:b_21\
	\BasicCounter_1:MODULE_1:b_20\
	\BasicCounter_1:MODULE_1:b_19\
	\BasicCounter_1:MODULE_1:b_18\
	\BasicCounter_1:MODULE_1:b_17\
	\BasicCounter_1:MODULE_1:b_16\
	\BasicCounter_1:MODULE_1:b_15\
	\BasicCounter_1:MODULE_1:b_14\
	\BasicCounter_1:MODULE_1:b_13\
	\BasicCounter_1:MODULE_1:b_12\
	\BasicCounter_1:MODULE_1:b_11\
	\BasicCounter_1:MODULE_1:b_10\
	\BasicCounter_1:MODULE_1:b_9\
	\BasicCounter_1:MODULE_1:b_8\
	\BasicCounter_1:MODULE_1:b_7\
	\BasicCounter_1:MODULE_1:b_6\
	\BasicCounter_1:MODULE_1:b_5\
	\BasicCounter_1:MODULE_1:b_4\
	\BasicCounter_1:MODULE_1:b_3\
	\BasicCounter_1:MODULE_1:b_2\
	\BasicCounter_1:MODULE_1:b_1\
	\BasicCounter_1:MODULE_1:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:a_31\
	\BasicCounter_1:MODULE_1:g2:a0:a_30\
	\BasicCounter_1:MODULE_1:g2:a0:a_29\
	\BasicCounter_1:MODULE_1:g2:a0:a_28\
	\BasicCounter_1:MODULE_1:g2:a0:a_27\
	\BasicCounter_1:MODULE_1:g2:a0:a_26\
	\BasicCounter_1:MODULE_1:g2:a0:a_25\
	\BasicCounter_1:MODULE_1:g2:a0:a_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_31\
	\BasicCounter_1:MODULE_1:g2:a0:b_30\
	\BasicCounter_1:MODULE_1:g2:a0:b_29\
	\BasicCounter_1:MODULE_1:g2:a0:b_28\
	\BasicCounter_1:MODULE_1:g2:a0:b_27\
	\BasicCounter_1:MODULE_1:g2:a0:b_26\
	\BasicCounter_1:MODULE_1:g2:a0:b_25\
	\BasicCounter_1:MODULE_1:g2:a0:b_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_23\
	\BasicCounter_1:MODULE_1:g2:a0:b_22\
	\BasicCounter_1:MODULE_1:g2:a0:b_21\
	\BasicCounter_1:MODULE_1:g2:a0:b_20\
	\BasicCounter_1:MODULE_1:g2:a0:b_19\
	\BasicCounter_1:MODULE_1:g2:a0:b_18\
	\BasicCounter_1:MODULE_1:g2:a0:b_17\
	\BasicCounter_1:MODULE_1:g2:a0:b_16\
	\BasicCounter_1:MODULE_1:g2:a0:b_15\
	\BasicCounter_1:MODULE_1:g2:a0:b_14\
	\BasicCounter_1:MODULE_1:g2:a0:b_13\
	\BasicCounter_1:MODULE_1:g2:a0:b_12\
	\BasicCounter_1:MODULE_1:g2:a0:b_11\
	\BasicCounter_1:MODULE_1:g2:a0:b_10\
	\BasicCounter_1:MODULE_1:g2:a0:b_9\
	\BasicCounter_1:MODULE_1:g2:a0:b_8\
	\BasicCounter_1:MODULE_1:g2:a0:b_7\
	\BasicCounter_1:MODULE_1:g2:a0:b_6\
	\BasicCounter_1:MODULE_1:g2:a0:b_5\
	\BasicCounter_1:MODULE_1:g2:a0:b_4\
	\BasicCounter_1:MODULE_1:g2:a0:b_3\
	\BasicCounter_1:MODULE_1:g2:a0:b_2\
	\BasicCounter_1:MODULE_1:g2:a0:b_1\
	\BasicCounter_1:MODULE_1:g2:a0:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:s_31\
	\BasicCounter_1:MODULE_1:g2:a0:s_30\
	\BasicCounter_1:MODULE_1:g2:a0:s_29\
	\BasicCounter_1:MODULE_1:g2:a0:s_28\
	\BasicCounter_1:MODULE_1:g2:a0:s_27\
	\BasicCounter_1:MODULE_1:g2:a0:s_26\
	\BasicCounter_1:MODULE_1:g2:a0:s_25\
	\BasicCounter_1:MODULE_1:g2:a0:s_24\
	\BasicCounter_1:MODULE_1:g2:a0:s_23\
	\BasicCounter_1:MODULE_1:g2:a0:s_22\
	\BasicCounter_1:MODULE_1:g2:a0:s_21\
	\BasicCounter_1:MODULE_1:g2:a0:s_20\
	\BasicCounter_1:MODULE_1:g2:a0:s_19\
	\BasicCounter_1:MODULE_1:g2:a0:s_18\
	\BasicCounter_1:MODULE_1:g2:a0:s_17\
	\BasicCounter_1:MODULE_1:g2:a0:s_16\
	\BasicCounter_1:MODULE_1:g2:a0:s_15\
	\BasicCounter_1:MODULE_1:g2:a0:s_14\
	\BasicCounter_1:MODULE_1:g2:a0:s_13\
	\BasicCounter_1:MODULE_1:g2:a0:s_12\
	\BasicCounter_1:MODULE_1:g2:a0:s_11\
	\BasicCounter_1:MODULE_1:g2:a0:s_10\
	\BasicCounter_1:MODULE_1:g2:a0:s_9\
	\BasicCounter_1:MODULE_1:g2:a0:s_8\
	\BasicCounter_1:MODULE_1:g2:a0:s_7\
	\BasicCounter_1:MODULE_1:g2:a0:s_6\
	\BasicCounter_1:MODULE_1:g2:a0:s_5\
	\BasicCounter_1:MODULE_1:g2:a0:s_4\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM1:PWMUDB:km_run\
	\PWM1:PWMUDB:ctrl_cmpmode2_2\
	\PWM1:PWMUDB:ctrl_cmpmode2_1\
	\PWM1:PWMUDB:ctrl_cmpmode2_0\
	\PWM1:PWMUDB:ctrl_cmpmode1_2\
	\PWM1:PWMUDB:ctrl_cmpmode1_1\
	\PWM1:PWMUDB:ctrl_cmpmode1_0\
	\PWM1:PWMUDB:capt_rising\
	\PWM1:PWMUDB:capt_falling\
	\PWM1:PWMUDB:trig_rise\
	\PWM1:PWMUDB:trig_fall\
	\PWM1:PWMUDB:sc_kill\
	\PWM1:PWMUDB:min_kill\
	\PWM1:PWMUDB:km_tc\
	\PWM1:PWMUDB:db_tc\
	\PWM1:PWMUDB:dith_sel\
	\PWM1:PWMUDB:compare2\
	\PWM1:Net_101\
	Net_1018
	Net_1019
	\PWM1:PWMUDB:cmp2\
	\PWM1:PWMUDB:MODULE_2:b_31\
	\PWM1:PWMUDB:MODULE_2:b_30\
	\PWM1:PWMUDB:MODULE_2:b_29\
	\PWM1:PWMUDB:MODULE_2:b_28\
	\PWM1:PWMUDB:MODULE_2:b_27\
	\PWM1:PWMUDB:MODULE_2:b_26\
	\PWM1:PWMUDB:MODULE_2:b_25\
	\PWM1:PWMUDB:MODULE_2:b_24\
	\PWM1:PWMUDB:MODULE_2:b_23\
	\PWM1:PWMUDB:MODULE_2:b_22\
	\PWM1:PWMUDB:MODULE_2:b_21\
	\PWM1:PWMUDB:MODULE_2:b_20\
	\PWM1:PWMUDB:MODULE_2:b_19\
	\PWM1:PWMUDB:MODULE_2:b_18\
	\PWM1:PWMUDB:MODULE_2:b_17\
	\PWM1:PWMUDB:MODULE_2:b_16\
	\PWM1:PWMUDB:MODULE_2:b_15\
	\PWM1:PWMUDB:MODULE_2:b_14\
	\PWM1:PWMUDB:MODULE_2:b_13\
	\PWM1:PWMUDB:MODULE_2:b_12\
	\PWM1:PWMUDB:MODULE_2:b_11\
	\PWM1:PWMUDB:MODULE_2:b_10\
	\PWM1:PWMUDB:MODULE_2:b_9\
	\PWM1:PWMUDB:MODULE_2:b_8\
	\PWM1:PWMUDB:MODULE_2:b_7\
	\PWM1:PWMUDB:MODULE_2:b_6\
	\PWM1:PWMUDB:MODULE_2:b_5\
	\PWM1:PWMUDB:MODULE_2:b_4\
	\PWM1:PWMUDB:MODULE_2:b_3\
	\PWM1:PWMUDB:MODULE_2:b_2\
	\PWM1:PWMUDB:MODULE_2:b_1\
	\PWM1:PWMUDB:MODULE_2:b_0\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1020
	Net_1017
	\PWM1:Net_113\
	\PWM1:Net_107\
	\PWM1:Net_114\
	\PWM2:PWMUDB:km_run\
	\PWM2:PWMUDB:ctrl_cmpmode2_2\
	\PWM2:PWMUDB:ctrl_cmpmode2_1\
	\PWM2:PWMUDB:ctrl_cmpmode2_0\
	\PWM2:PWMUDB:ctrl_cmpmode1_2\
	\PWM2:PWMUDB:ctrl_cmpmode1_1\
	\PWM2:PWMUDB:ctrl_cmpmode1_0\
	\PWM2:PWMUDB:capt_rising\
	\PWM2:PWMUDB:capt_falling\
	\PWM2:PWMUDB:trig_rise\
	\PWM2:PWMUDB:trig_fall\
	\PWM2:PWMUDB:sc_kill\
	\PWM2:PWMUDB:min_kill\
	\PWM2:PWMUDB:km_tc\
	\PWM2:PWMUDB:db_tc\
	\PWM2:PWMUDB:dith_sel\
	\PWM2:PWMUDB:compare2\
	\PWM2:Net_101\
	Net_497
	Net_498
	\PWM2:PWMUDB:cmp2\
	\PWM2:PWMUDB:MODULE_3:b_31\
	\PWM2:PWMUDB:MODULE_3:b_30\
	\PWM2:PWMUDB:MODULE_3:b_29\
	\PWM2:PWMUDB:MODULE_3:b_28\
	\PWM2:PWMUDB:MODULE_3:b_27\
	\PWM2:PWMUDB:MODULE_3:b_26\
	\PWM2:PWMUDB:MODULE_3:b_25\
	\PWM2:PWMUDB:MODULE_3:b_24\
	\PWM2:PWMUDB:MODULE_3:b_23\
	\PWM2:PWMUDB:MODULE_3:b_22\
	\PWM2:PWMUDB:MODULE_3:b_21\
	\PWM2:PWMUDB:MODULE_3:b_20\
	\PWM2:PWMUDB:MODULE_3:b_19\
	\PWM2:PWMUDB:MODULE_3:b_18\
	\PWM2:PWMUDB:MODULE_3:b_17\
	\PWM2:PWMUDB:MODULE_3:b_16\
	\PWM2:PWMUDB:MODULE_3:b_15\
	\PWM2:PWMUDB:MODULE_3:b_14\
	\PWM2:PWMUDB:MODULE_3:b_13\
	\PWM2:PWMUDB:MODULE_3:b_12\
	\PWM2:PWMUDB:MODULE_3:b_11\
	\PWM2:PWMUDB:MODULE_3:b_10\
	\PWM2:PWMUDB:MODULE_3:b_9\
	\PWM2:PWMUDB:MODULE_3:b_8\
	\PWM2:PWMUDB:MODULE_3:b_7\
	\PWM2:PWMUDB:MODULE_3:b_6\
	\PWM2:PWMUDB:MODULE_3:b_5\
	\PWM2:PWMUDB:MODULE_3:b_4\
	\PWM2:PWMUDB:MODULE_3:b_3\
	\PWM2:PWMUDB:MODULE_3:b_2\
	\PWM2:PWMUDB:MODULE_3:b_1\
	\PWM2:PWMUDB:MODULE_3:b_0\
	\PWM2:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM2:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM2:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM2:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM2:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM2:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM2:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM2:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_499
	Net_496
	\PWM2:Net_113\
	\PWM2:Net_107\
	\PWM2:Net_114\

    Synthesized names
	\BasicCounter_1:add_vi_vv_MODGEN_1_31\
	\BasicCounter_1:add_vi_vv_MODGEN_1_30\
	\BasicCounter_1:add_vi_vv_MODGEN_1_29\
	\BasicCounter_1:add_vi_vv_MODGEN_1_28\
	\BasicCounter_1:add_vi_vv_MODGEN_1_27\
	\BasicCounter_1:add_vi_vv_MODGEN_1_26\
	\BasicCounter_1:add_vi_vv_MODGEN_1_25\
	\BasicCounter_1:add_vi_vv_MODGEN_1_24\
	\BasicCounter_1:add_vi_vv_MODGEN_1_23\
	\BasicCounter_1:add_vi_vv_MODGEN_1_22\
	\BasicCounter_1:add_vi_vv_MODGEN_1_21\
	\BasicCounter_1:add_vi_vv_MODGEN_1_20\
	\BasicCounter_1:add_vi_vv_MODGEN_1_19\
	\BasicCounter_1:add_vi_vv_MODGEN_1_18\
	\BasicCounter_1:add_vi_vv_MODGEN_1_17\
	\BasicCounter_1:add_vi_vv_MODGEN_1_16\
	\BasicCounter_1:add_vi_vv_MODGEN_1_15\
	\BasicCounter_1:add_vi_vv_MODGEN_1_14\
	\BasicCounter_1:add_vi_vv_MODGEN_1_13\
	\BasicCounter_1:add_vi_vv_MODGEN_1_12\
	\BasicCounter_1:add_vi_vv_MODGEN_1_11\
	\BasicCounter_1:add_vi_vv_MODGEN_1_10\
	\BasicCounter_1:add_vi_vv_MODGEN_1_9\
	\BasicCounter_1:add_vi_vv_MODGEN_1_8\
	\BasicCounter_1:add_vi_vv_MODGEN_1_7\
	\BasicCounter_1:add_vi_vv_MODGEN_1_6\
	\BasicCounter_1:add_vi_vv_MODGEN_1_5\
	\BasicCounter_1:add_vi_vv_MODGEN_1_4\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 377 User equations/components.
Deleted 88 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED_net_0
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_7\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_6\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_5\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_4\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_net_0
Aliasing tmpOE__TECLADO_OUT_net_3 to tmpOE__LED_net_0
Aliasing tmpOE__TECLADO_OUT_net_2 to tmpOE__LED_net_0
Aliasing tmpOE__TECLADO_OUT_net_1 to tmpOE__LED_net_0
Aliasing tmpOE__TECLADO_OUT_net_0 to tmpOE__LED_net_0
Aliasing \Filas_1:tmp__Filas_1_ins_1\ to \BasicCounter_1:MODIN1_3\
Aliasing \Filas_1:tmp__Filas_1_ins_0\ to \BasicCounter_1:MODIN1_2\
Aliasing tmpOE__Led_1_net_3 to tmpOE__LED_net_0
Aliasing tmpOE__Led_1_net_2 to tmpOE__LED_net_0
Aliasing tmpOE__Led_1_net_1 to tmpOE__LED_net_0
Aliasing tmpOE__Led_1_net_0 to tmpOE__LED_net_0
Aliasing \teclado:status_4\ to zero
Aliasing \teclado:status_5\ to zero
Aliasing \teclado:status_6\ to zero
Aliasing \teclado:status_7\ to zero
Aliasing tmpOE__TECLADO_IN_net_3 to tmpOE__LED_net_0
Aliasing tmpOE__TECLADO_IN_net_2 to tmpOE__LED_net_0
Aliasing tmpOE__TECLADO_IN_net_1 to tmpOE__LED_net_0
Aliasing tmpOE__TECLADO_IN_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__detectorFaseM1_net_2 to tmpOE__LED_net_0
Aliasing tmpOE__detectorFaseM1_net_1 to tmpOE__LED_net_0
Aliasing tmpOE__detectorFaseM1_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__sentidodegiroM1_net_1 to tmpOE__LED_net_0
Aliasing tmpOE__sentidodegiroM1_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Motor2_net_1 to tmpOE__LED_net_0
Aliasing tmpOE__Motor2_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Motor1_net_1 to tmpOE__LED_net_0
Aliasing tmpOE__Motor1_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__M1_net_1 to tmpOE__LED_net_0
Aliasing tmpOE__M1_net_0 to tmpOE__LED_net_0
Aliasing Net_215 to zero
Aliasing \PWM1:PWMUDB:hwCapture\ to zero
Aliasing \PWM1:PWMUDB:trig_out\ to tmpOE__LED_net_0
Aliasing \PWM1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:min_kill_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:final_kill\ to tmpOE__LED_net_0
Aliasing \PWM1:PWMUDB:dith_count_1\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM1:PWMUDB:dith_count_0\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM1:PWMUDB:cs_addr_0\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_net_0
Aliasing Net_419 to zero
Aliasing \PWM2:PWMUDB:hwCapture\ to zero
Aliasing \PWM2:PWMUDB:trig_out\ to tmpOE__LED_net_0
Aliasing \PWM2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:min_kill_reg\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:final_kill\ to tmpOE__LED_net_0
Aliasing \PWM2:PWMUDB:dith_count_1\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM2:PWMUDB:dith_count_0\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM2:PWMUDB:cs_addr_0\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_net_0
Aliasing tmpOE__M2_net_1 to tmpOE__LED_net_0
Aliasing tmpOE__M2_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__detectorFaseM2_net_2 to tmpOE__LED_net_0
Aliasing tmpOE__detectorFaseM2_net_1 to tmpOE__LED_net_0
Aliasing tmpOE__detectorFaseM2_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__sentidodegiroM2_net_1 to tmpOE__LED_net_0
Aliasing tmpOE__sentidodegiroM2_net_0 to tmpOE__LED_net_0
Aliasing \PWM1:PWMUDB:min_kill_reg\\D\ to tmpOE__LED_net_0
Aliasing \PWM1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED_net_0
Aliasing \PWM2:PWMUDB:min_kill_reg\\D\ to tmpOE__LED_net_0
Aliasing \PWM2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED_net_0
Removing Lhs of wire one[6] = tmpOE__LED_net_0[1]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_3\[10] = \BasicCounter_1:MODULE_1:g2:a0:s_3\[173]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_2\[12] = \BasicCounter_1:MODULE_1:g2:a0:s_2\[174]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_1\[14] = \BasicCounter_1:MODULE_1:g2:a0:s_1\[175]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_0\[16] = \BasicCounter_1:MODULE_1:g2:a0:s_0\[176]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_23\[57] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_22\[58] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_21\[59] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_20\[60] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_19\[61] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_18\[62] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_17\[63] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_16\[64] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_15\[65] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_14\[66] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_13\[67] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_12\[68] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_11\[69] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_10\[70] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_9\[71] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_8\[72] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_7\[73] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_6\[74] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_5\[75] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_4\[76] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_3\[77] = \BasicCounter_1:MODIN1_3\[78]
Removing Lhs of wire \BasicCounter_1:MODIN1_3\[78] = MICABLE_3[9]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_2\[79] = \BasicCounter_1:MODIN1_2\[80]
Removing Lhs of wire \BasicCounter_1:MODIN1_2\[80] = MICABLE_2[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_1\[81] = \BasicCounter_1:MODIN1_1\[82]
Removing Lhs of wire \BasicCounter_1:MODIN1_1\[82] = MICABLE_1[13]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_0\[83] = \BasicCounter_1:MODIN1_0\[84]
Removing Lhs of wire \BasicCounter_1:MODIN1_0\[84] = MICABLE_0[15]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[214] = tmpOE__LED_net_0[1]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[215] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__TECLADO_OUT_net_3[217] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__TECLADO_OUT_net_2[218] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__TECLADO_OUT_net_1[219] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__TECLADO_OUT_net_0[220] = tmpOE__LED_net_0[1]
Removing Rhs of wire Net_19[221] = \Filas_1:tmp__Filas_1_reg_3\[237]
Removing Rhs of wire Net_648[222] = \Filas_1:tmp__Filas_1_reg_2\[238]
Removing Rhs of wire Net_647[223] = \Filas_1:tmp__Filas_1_reg_1\[239]
Removing Rhs of wire Net_646[224] = \Filas_1:tmp__Filas_1_reg_0\[240]
Removing Lhs of wire \Filas_1:tmp__Filas_1_ins_1\[235] = MICABLE_3[9]
Removing Lhs of wire \Filas_1:tmp__Filas_1_ins_0\[236] = MICABLE_2[11]
Removing Lhs of wire \LEDs:tmp__LEDs_ins_4\[241] = Net_173[242]
Removing Lhs of wire \LEDs:tmp__LEDs_ins_3\[243] = Net_176[244]
Removing Rhs of wire Net_176[244] = \Filas:tmp__Filas_reg_1\[299]
Removing Lhs of wire \LEDs:tmp__LEDs_ins_2\[245] = Net_505[246]
Removing Rhs of wire Net_505[246] = \Filas:tmp__Filas_reg_0\[300]
Removing Lhs of wire \LEDs:tmp__LEDs_ins_1\[247] = Net_153[248]
Removing Rhs of wire Net_153[248] = \Columnas:tmp__Columnas_reg_1\[305]
Removing Lhs of wire \LEDs:tmp__LEDs_ins_0\[249] = Net_154[250]
Removing Rhs of wire Net_154[250] = \Columnas:tmp__Columnas_reg_0\[306]
Removing Rhs of wire Net_158[255] = \LEDs:tmp__LEDs_reg_3\[251]
Removing Rhs of wire Net_157[256] = \LEDs:tmp__LEDs_reg_2\[252]
Removing Rhs of wire Net_156[257] = \LEDs:tmp__LEDs_reg_1\[253]
Removing Rhs of wire Net_155[258] = \LEDs:tmp__LEDs_reg_0\[254]
Removing Lhs of wire tmpOE__Led_1_net_3[262] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Led_1_net_2[263] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Led_1_net_1[264] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Led_1_net_0[265] = tmpOE__LED_net_0[1]
Removing Lhs of wire \teclado:status_0\[281] = Net_155[258]
Removing Lhs of wire \teclado:status_1\[282] = Net_156[257]
Removing Lhs of wire \teclado:status_2\[283] = Net_157[256]
Removing Lhs of wire \teclado:status_3\[284] = Net_158[255]
Removing Lhs of wire \teclado:status_4\[285] = zero[2]
Removing Lhs of wire \teclado:status_5\[286] = zero[2]
Removing Lhs of wire \teclado:status_6\[287] = zero[2]
Removing Lhs of wire \teclado:status_7\[288] = zero[2]
Removing Lhs of wire \Filas:tmp__Filas_ins_3\[295] = Net_19[221]
Removing Lhs of wire \Filas:tmp__Filas_ins_2\[296] = Net_648[222]
Removing Lhs of wire \Filas:tmp__Filas_ins_1\[297] = Net_647[223]
Removing Lhs of wire \Filas:tmp__Filas_ins_0\[298] = Net_646[224]
Removing Lhs of wire \Columnas:tmp__Columnas_ins_3\[301] = Net_652[291]
Removing Lhs of wire \Columnas:tmp__Columnas_ins_2\[302] = Net_651[292]
Removing Lhs of wire \Columnas:tmp__Columnas_ins_1\[303] = Net_653[293]
Removing Lhs of wire \Columnas:tmp__Columnas_ins_0\[304] = Net_650[294]
Removing Lhs of wire tmpOE__TECLADO_IN_net_3[308] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__TECLADO_IN_net_2[309] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__TECLADO_IN_net_1[310] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__TECLADO_IN_net_0[311] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__detectorFaseM1_net_2[318] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__detectorFaseM1_net_1[319] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__detectorFaseM1_net_0[320] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__sentidodegiroM1_net_1[331] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__sentidodegiroM1_net_0[332] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Motor2_net_1[341] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Motor2_net_0[342] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Motor1_net_1[350] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Motor1_net_0[351] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__M1_net_1[365] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__M1_net_0[366] = tmpOE__LED_net_0[1]
Removing Rhs of wire Net_122[367] = \PWM1:Net_96\[526]
Removing Rhs of wire Net_122[367] = \PWM1:PWMUDB:pwm_i_reg\[518]
Removing Lhs of wire Net_215[375] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:ctrl_enable\[391] = \PWM1:PWMUDB:control_7\[383]
Removing Lhs of wire \PWM1:PWMUDB:hwCapture\[401] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:hwEnable\[402] = \PWM1:PWMUDB:control_7\[383]
Removing Lhs of wire \PWM1:PWMUDB:trig_out\[406] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\R\[408] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\S\[409] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:final_enable\[410] = \PWM1:PWMUDB:runmode_enable\[407]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\R\[414] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\S\[415] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\R\[416] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\S\[417] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:final_kill\[420] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:add_vi_vv_MODGEN_2_1\[424] = \PWM1:PWMUDB:MODULE_2:g2:a0:s_1\[690]
Removing Lhs of wire \PWM1:PWMUDB:add_vi_vv_MODGEN_2_0\[426] = \PWM1:PWMUDB:MODULE_2:g2:a0:s_0\[691]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_1\\R\[427] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_1\\S\[428] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_0\\R\[429] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_0\\S\[430] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_2\[432] = \PWM1:PWMUDB:tc_i\[412]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_1\[433] = \PWM1:PWMUDB:runmode_enable\[407]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_0\[434] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:compare1\[516] = \PWM1:PWMUDB:cmp1_less\[486]
Removing Lhs of wire \PWM1:PWMUDB:pwm1_i\[521] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:pwm2_i\[523] = zero[2]
Removing Rhs of wire \PWM1:PWMUDB:pwm_temp\[529] = \PWM1:PWMUDB:cmp1\[530]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_23\[572] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_22\[573] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_21\[574] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_20\[575] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_19\[576] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_18\[577] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_17\[578] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_16\[579] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_15\[580] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_14\[581] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_13\[582] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_12\[583] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_11\[584] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_10\[585] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_9\[586] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_8\[587] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_7\[588] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_6\[589] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_5\[590] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_4\[591] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_3\[592] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_2\[593] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_1\[594] = \PWM1:PWMUDB:MODIN2_1\[595]
Removing Lhs of wire \PWM1:PWMUDB:MODIN2_1\[595] = \PWM1:PWMUDB:dith_count_1\[423]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_0\[596] = \PWM1:PWMUDB:MODIN2_0\[597]
Removing Lhs of wire \PWM1:PWMUDB:MODIN2_0\[597] = \PWM1:PWMUDB:dith_count_0\[425]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[729] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[730] = tmpOE__LED_net_0[1]
Removing Lhs of wire Net_419[737] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:ctrl_enable\[753] = \PWM2:PWMUDB:control_7\[745]
Removing Lhs of wire \PWM2:PWMUDB:hwCapture\[763] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:hwEnable\[764] = \PWM2:PWMUDB:control_7\[745]
Removing Lhs of wire \PWM2:PWMUDB:trig_out\[768] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\R\[770] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\S\[771] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:final_enable\[772] = \PWM2:PWMUDB:runmode_enable\[769]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\R\[776] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\S\[777] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\R\[778] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\S\[779] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:final_kill\[782] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM2:PWMUDB:add_vi_vv_MODGEN_3_1\[786] = \PWM2:PWMUDB:MODULE_3:g2:a0:s_1\[1052]
Removing Lhs of wire \PWM2:PWMUDB:add_vi_vv_MODGEN_3_0\[788] = \PWM2:PWMUDB:MODULE_3:g2:a0:s_0\[1053]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_1\\R\[789] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_1\\S\[790] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_0\\R\[791] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_0\\S\[792] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_2\[794] = \PWM2:PWMUDB:tc_i\[774]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_1\[795] = \PWM2:PWMUDB:runmode_enable\[769]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_0\[796] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:pwm1_i\[883] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:pwm2_i\[885] = zero[2]
Removing Rhs of wire \PWM2:Net_96\[888] = \PWM2:PWMUDB:pwm_i_reg\[880]
Removing Rhs of wire \PWM2:PWMUDB:pwm_temp\[891] = \PWM2:PWMUDB:cmp1\[892]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_23\[934] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_22\[935] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_21\[936] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_20\[937] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_19\[938] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_18\[939] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_17\[940] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_16\[941] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_15\[942] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_14\[943] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_13\[944] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_12\[945] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_11\[946] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_10\[947] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_9\[948] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_8\[949] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_7\[950] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_6\[951] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_5\[952] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_4\[953] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_3\[954] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_2\[955] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_1\[956] = \PWM2:PWMUDB:MODIN3_1\[957]
Removing Lhs of wire \PWM2:PWMUDB:MODIN3_1\[957] = \PWM2:PWMUDB:dith_count_1\[785]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_0\[958] = \PWM2:PWMUDB:MODIN3_0\[959]
Removing Lhs of wire \PWM2:PWMUDB:MODIN3_0\[959] = \PWM2:PWMUDB:dith_count_0\[787]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1091] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1092] = tmpOE__LED_net_0[1]
Removing Rhs of wire Net_430[1093] = \PWM2:Net_96\[888]
Removing Lhs of wire tmpOE__M2_net_1[1101] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__M2_net_0[1102] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__detectorFaseM2_net_2[1117] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__detectorFaseM2_net_1[1118] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__detectorFaseM2_net_0[1119] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__sentidodegiroM2_net_1[1130] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__sentidodegiroM2_net_0[1131] = tmpOE__LED_net_0[1]
Removing Lhs of wire MICABLE_3D[1138] = \BasicCounter_1:MODULE_1:g2:a0:s_3\[173]
Removing Lhs of wire MICABLE_2D[1139] = \BasicCounter_1:MODULE_1:g2:a0:s_2\[174]
Removing Lhs of wire MICABLE_1D[1140] = \BasicCounter_1:MODULE_1:g2:a0:s_1\[175]
Removing Lhs of wire MICABLE_0D[1141] = \BasicCounter_1:MODULE_1:g2:a0:s_0\[176]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\D\[1146] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:prevCapture\\D\[1147] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:trig_last\\D\[1148] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\D\[1151] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:pwm_i_reg\\D\[1154] = \PWM1:PWMUDB:pwm_i\[519]
Removing Lhs of wire \PWM1:PWMUDB:pwm1_i_reg\\D\[1155] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:pwm2_i_reg\\D\[1156] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\D\[1158] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM2:PWMUDB:prevCapture\\D\[1159] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:trig_last\\D\[1160] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\D\[1163] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM2:PWMUDB:pwm_i_reg\\D\[1166] = \PWM2:PWMUDB:pwm_i\[881]
Removing Lhs of wire \PWM2:PWMUDB:pwm1_i_reg\\D\[1167] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:pwm2_i_reg\\D\[1168] = zero[2]

------------------------------------------------------
Aliased 0 equations, 229 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED_net_0' (cost = 0):
tmpOE__LED_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MICABLE_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_19' (cost = 8):
Net_19 <= ((not MICABLE_3 and not MICABLE_2));

Note:  Expanding virtual equation for 'Net_648' (cost = 42):
Net_648 <= ((not MICABLE_3 and MICABLE_2));

Note:  Expanding virtual equation for 'Net_647' (cost = 7):
Net_647 <= ((not MICABLE_2 and MICABLE_3));

Note:  Expanding virtual equation for 'Net_646' (cost = 6):
Net_646 <= ((MICABLE_3 and MICABLE_2));

Note:  Virtual signal Net_173 with ( cost: 240 or cost_inv: -1)  > 90 or with size: 4 > 102 has been made a (soft) node.
Net_173 <= (Net_650
	OR Net_653
	OR Net_651
	OR Net_652);

Note:  Expanding virtual equation for 'Net_176' (cost = 0):
Net_176 <= (MICABLE_3);

Note:  Expanding virtual equation for 'Net_505' (cost = 0):
Net_505 <= (MICABLE_2);

Note:  Virtual signal Net_153 with ( cost: 120 or cost_inv: 6)  > 90 or with size: 2 > 102 has been made a (soft) node.
Net_153 <= ((not Net_652 and not Net_651 and not Net_650 and Net_653)
	OR (not Net_652 and not Net_651 and not Net_653 and Net_650));

Note:  Virtual signal Net_154 with ( cost: 184 or cost_inv: 6)  > 90 or with size: 2 > 102 has been made a (soft) node.
Net_154 <= ((not Net_652 and not Net_653 and not Net_650 and Net_651)
	OR (not Net_652 and not Net_651 and not Net_653 and Net_650));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:pwm_temp\' (cost = 0):
\PWM1:PWMUDB:pwm_temp\ <= (\PWM1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM1:PWMUDB:dith_count_1\ and \PWM1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM2:PWMUDB:compare1\' (cost = 2):
\PWM2:PWMUDB:compare1\ <= (\PWM2:PWMUDB:cmp1_less\
	OR \PWM2:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:pwm_temp\' (cost = 2):
\PWM2:PWMUDB:pwm_temp\ <= (\PWM2:PWMUDB:cmp1_less\
	OR \PWM2:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM2:PWMUDB:dith_count_1\ and \PWM2:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((MICABLE_1 and MICABLE_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM1:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM1:PWMUDB:dith_count_0\ and \PWM1:PWMUDB:dith_count_1\)
	OR (not \PWM1:PWMUDB:dith_count_1\ and \PWM1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM2:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM2:PWMUDB:dith_count_0\ and \PWM2:PWMUDB:dith_count_1\)
	OR (not \PWM2:PWMUDB:dith_count_1\ and \PWM2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((MICABLE_2 and MICABLE_1 and MICABLE_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((MICABLE_3 and MICABLE_2 and MICABLE_1 and MICABLE_0));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 78 signals.
	Turned 3 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM1:PWMUDB:final_capture\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM2:PWMUDB:final_capture\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[185] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[195] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[205] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:final_capture\[436] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[700] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[710] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[720] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:final_capture\[798] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1062] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1072] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1082] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\D\[1149] = \PWM1:PWMUDB:control_7\[383]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\D\[1161] = \PWM2:PWMUDB:control_7\[745]

------------------------------------------------------
Aliased 0 equations, 13 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rowel\Desktop\v05-2\RowelFut\RowelFut.cydsn\RowelFut.cyprj -dcpsoc3 RowelFut.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.921ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Tuesday, 10 April 2018 15:45:52
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rowel\Desktop\v05-2\RowelFut\RowelFut.cydsn\RowelFut.cyprj -d CY8C5888LTI-LP097 RowelFut.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_4'. Fanout=1, Signal=Net_420
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_274
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_218
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=8, Signal=Net_66
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \PWM2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: Motor1(0), Motor1(1), Motor2(0), Motor2(1)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TECLADO_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TECLADO_OUT(0)__PA ,
            pin_input => Net_646 ,
            pad => TECLADO_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TECLADO_OUT(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TECLADO_OUT(1)__PA ,
            pin_input => Net_647 ,
            pad => TECLADO_OUT(1)_PAD );
        Properties:
        {
        }

    Pin : Name = TECLADO_OUT(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TECLADO_OUT(2)__PA ,
            pin_input => Net_648 ,
            pad => TECLADO_OUT(2)_PAD );
        Properties:
        {
        }

    Pin : Name = TECLADO_OUT(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TECLADO_OUT(3)__PA ,
            pin_input => Net_19 ,
            pad => TECLADO_OUT(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Led_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Led_1(0)__PA ,
            pin_input => Net_155 ,
            pad => Led_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Led_1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Led_1(1)__PA ,
            pin_input => Net_156 ,
            pad => Led_1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Led_1(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Led_1(2)__PA ,
            pin_input => Net_157 ,
            pad => Led_1(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Led_1(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Led_1(3)__PA ,
            pin_input => Net_158 ,
            pad => Led_1(3)_PAD );
        Properties:
        {
        }

    Pin : Name = TECLADO_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TECLADO_IN(0)__PA ,
            fb => Net_650 ,
            pad => TECLADO_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TECLADO_IN(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TECLADO_IN(1)__PA ,
            fb => Net_653 ,
            pad => TECLADO_IN(1)_PAD );
        Properties:
        {
        }

    Pin : Name = TECLADO_IN(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TECLADO_IN(2)__PA ,
            fb => Net_651 ,
            pad => TECLADO_IN(2)_PAD );
        Properties:
        {
        }

    Pin : Name = TECLADO_IN(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TECLADO_IN(3)__PA ,
            fb => Net_652 ,
            pad => TECLADO_IN(3)_PAD );
        Properties:
        {
        }

    Pin : Name = detectorFaseM1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => detectorFaseM1(0)__PA ,
            pad => detectorFaseM1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = detectorFaseM1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => detectorFaseM1(1)__PA ,
            pad => detectorFaseM1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = detectorFaseM1(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => detectorFaseM1(2)__PA ,
            pad => detectorFaseM1(2)_PAD );
        Properties:
        {
        }

    Pin : Name = sentidodegiroM1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sentidodegiroM1(0)__PA ,
            pad => sentidodegiroM1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sentidodegiroM1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sentidodegiroM1(1)__PA ,
            pad => sentidodegiroM1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor2(0)__PA ,
            pad => Motor2(0)_PAD );

    Pin : Name = Motor2(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor2(1)__PA ,
            pad => Motor2(1)_PAD );

    Pin : Name = Motor1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor1(0)__PA ,
            pad => Motor1(0)_PAD );

    Pin : Name = Motor1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor1(1)__PA ,
            pad => Motor1(1)_PAD );

    Pin : Name = M1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1(0)__PA ,
            pin_input => Net_122 ,
            annotation => Net_938 ,
            pad => M1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1(1)__PA ,
            pad => M1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = M2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2(0)__PA ,
            pin_input => Net_430 ,
            annotation => Net_434 ,
            pad => M2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2(1)__PA ,
            pad => M2(1)_PAD );
        Properties:
        {
        }

    Pin : Name = detectorFaseM2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => detectorFaseM2(0)__PA ,
            pad => detectorFaseM2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = detectorFaseM2(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => detectorFaseM2(1)__PA ,
            pad => detectorFaseM2(1)_PAD );
        Properties:
        {
        }

    Pin : Name = detectorFaseM2(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => detectorFaseM2(2)__PA ,
            pad => detectorFaseM2(2)_PAD );
        Properties:
        {
        }

    Pin : Name = sentidodegiroM2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sentidodegiroM2(0)__PA ,
            pad => sentidodegiroM2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sentidodegiroM2(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sentidodegiroM2(1)__PA ,
            pad => sentidodegiroM2(1)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_19, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MICABLE_3 * !MICABLE_2
        );
        Output = Net_19 (fanout=1)

    MacroCell: Name=Net_648, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MICABLE_3 * MICABLE_2
        );
        Output = Net_648 (fanout=1)

    MacroCell: Name=Net_647, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MICABLE_3 * !MICABLE_2
        );
        Output = Net_647 (fanout=1)

    MacroCell: Name=Net_646, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MICABLE_3 * MICABLE_2
        );
        Output = Net_646 (fanout=1)

    MacroCell: Name=Net_173, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_652 * !Net_651 * !Net_653 * !Net_650
        );
        Output = Net_173 (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_153, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_652 * !Net_651 * !Net_653 * Net_650
            + !Net_652 * !Net_651 * Net_653 * !Net_650
        );
        Output = Net_153 (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_154, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_652 * !Net_651 * !Net_653 * Net_650
            + !Net_652 * Net_651 * !Net_653 * !Net_650
        );
        Output = Net_154 (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=MICABLE_3, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_66) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MICABLE_2 * MICABLE_1 * MICABLE_0
        );
        Output = MICABLE_3 (fanout=8)

    MacroCell: Name=MICABLE_2, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_66) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MICABLE_1 * MICABLE_0
        );
        Output = MICABLE_2 (fanout=9)

    MacroCell: Name=MICABLE_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_66) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MICABLE_0
        );
        Output = MICABLE_1 (fanout=2)

    MacroCell: Name=MICABLE_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_66) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = MICABLE_0 (fanout=3)

    MacroCell: Name=Net_158, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_66) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              MICABLE_3 * !MICABLE_2 * Net_173 * Net_154
            + MICABLE_3 * MICABLE_2 * Net_173 * !Net_154
            + MICABLE_3 * Net_173 * Net_153
            + Net_173 * Net_153 * Net_154
        );
        Output = Net_158 (fanout=2)

    MacroCell: Name=Net_157, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_66) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !MICABLE_3 * MICABLE_2 * Net_173 * !Net_153
            + MICABLE_3 * Net_173 * !Net_153 * !Net_154
            + MICABLE_3 * Net_173 * Net_153 * Net_154
            + MICABLE_2 * Net_173 * !Net_154
        );
        Output = Net_157 (fanout=2)

    MacroCell: Name=Net_156, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_66) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !MICABLE_3 * !MICABLE_2 * Net_173 * Net_154
            + !MICABLE_3 * Net_173 * Net_153
            + MICABLE_3 * Net_173 * !Net_153 * !Net_154
            + MICABLE_2 * Net_173 * Net_153 * !Net_154
        );
        Output = Net_156 (fanout=2)

    MacroCell: Name=Net_155, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_66) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !MICABLE_3 * MICABLE_2 * Net_173 * Net_154
            + MICABLE_3 * MICABLE_2 * Net_173 * Net_153
            + !MICABLE_2 * Net_173 * !Net_154
        );
        Output = Net_155 (fanout=2)

    MacroCell: Name=\PWM1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_274) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:control_7\
        );
        Output = \PWM1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_122, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_274) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = Net_122 (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_420) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:control_7\
        );
        Output = \PWM2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_430, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_420) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp1_eq\
            + \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = Net_430 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_274 ,
            cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_274 ,
            cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM1:PWMUDB:tc_i\ ,
            chain_in => \PWM1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM2:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_420 ,
            cs_addr_2 => \PWM2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM2:PWMUDB:runmode_enable\ ,
            chain_out => \PWM2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM2:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM2:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_420 ,
            cs_addr_2 => \PWM2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM2:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM2:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM2:PWMUDB:tc_i\ ,
            chain_in => \PWM2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM2:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\teclado:sts:sts_reg\
        PORT MAP (
            clock => Net_218 ,
            status_3 => Net_158 ,
            status_2 => Net_157 ,
            status_1 => Net_156 ,
            status_0 => Net_155 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00001111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_274 ,
            control_7 => \PWM1:PWMUDB:control_7\ ,
            control_6 => \PWM1:PWMUDB:control_6\ ,
            control_5 => \PWM1:PWMUDB:control_5\ ,
            control_4 => \PWM1:PWMUDB:control_4\ ,
            control_3 => \PWM1:PWMUDB:control_3\ ,
            control_2 => \PWM1:PWMUDB:control_2\ ,
            control_1 => \PWM1:PWMUDB:control_1\ ,
            control_0 => \PWM1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_420 ,
            control_7 => \PWM2:PWMUDB:control_7\ ,
            control_6 => \PWM2:PWMUDB:control_6\ ,
            control_5 => \PWM2:PWMUDB:control_5\ ,
            control_4 => \PWM2:PWMUDB:control_4\ ,
            control_3 => \PWM2:PWMUDB:control_3\ ,
            control_2 => \PWM2:PWMUDB:control_2\ ,
            control_1 => \PWM2:PWMUDB:control_1\ ,
            control_0 => \PWM2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =up
        PORT MAP (
            interrupt => Net_540 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =faseM1
        PORT MAP (
            interrupt => Net_216 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =faseM2
        PORT MAP (
            interrupt => Net_509 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   34 :   14 :   48 : 70.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   19 :  173 :  192 :  9.90 %
  Unique P-terms              :   30 :  354 :  384 :  7.81 %
  Total P-terms               :   32 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    1 :   23 :   24 :  4.17 %
    Status Registers          :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.109ms
Tech Mapping phase: Elapsed time ==> 0s.172ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Led_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Led_1(1) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Led_1(2) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Led_1(3) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : M1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : M1(1) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : M2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : M2(1) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : TECLADO_IN(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : TECLADO_IN(1) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : TECLADO_IN(2) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : TECLADO_IN(3) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : TECLADO_OUT(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : TECLADO_OUT(1) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : TECLADO_OUT(2) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : TECLADO_OUT(3) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : detectorFaseM1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : detectorFaseM1(1) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : detectorFaseM1(2) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : detectorFaseM2(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : detectorFaseM2(1) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : detectorFaseM2(2) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : sentidodegiroM1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : sentidodegiroM1(1) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : sentidodegiroM2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : sentidodegiroM2(1) (fixed)
Analog Placement phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   10 :   38 :   48 :  20.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.20
                   Pterms :            3.10
               Macrocells :            1.90
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       3.38 :       2.38
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\PWM2:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_420 ,
        cs_addr_2 => \PWM2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM2:PWMUDB:runmode_enable\ ,
        chain_out => \PWM2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM2:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_274) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:control_7\
        );
        Output = \PWM1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_122, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_274) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = Net_122 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_274 ,
        cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM1:PWMUDB:tc_i\ ,
        chain_in => \PWM1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM1:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_274 ,
        control_7 => \PWM1:PWMUDB:control_7\ ,
        control_6 => \PWM1:PWMUDB:control_6\ ,
        control_5 => \PWM1:PWMUDB:control_5\ ,
        control_4 => \PWM1:PWMUDB:control_4\ ,
        control_3 => \PWM1:PWMUDB:control_3\ ,
        control_2 => \PWM1:PWMUDB:control_2\ ,
        control_1 => \PWM1:PWMUDB:control_1\ ,
        control_0 => \PWM1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_420) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:control_7\
        );
        Output = \PWM2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_430, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_420) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp1_eq\
            + \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = Net_430 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM2:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_420 ,
        cs_addr_2 => \PWM2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM2:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM2:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM2:PWMUDB:tc_i\ ,
        chain_in => \PWM2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM2:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_420 ,
        control_7 => \PWM2:PWMUDB:control_7\ ,
        control_6 => \PWM2:PWMUDB:control_6\ ,
        control_5 => \PWM2:PWMUDB:control_5\ ,
        control_4 => \PWM2:PWMUDB:control_4\ ,
        control_3 => \PWM2:PWMUDB:control_3\ ,
        control_2 => \PWM2:PWMUDB:control_2\ ,
        control_1 => \PWM2:PWMUDB:control_1\ ,
        control_0 => \PWM2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
datapathcell: Name =\PWM1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_274 ,
        cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM1:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=MICABLE_2, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_66) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MICABLE_1 * MICABLE_0
        );
        Output = MICABLE_2 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_155, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_66) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !MICABLE_3 * MICABLE_2 * Net_173 * Net_154
            + MICABLE_3 * MICABLE_2 * Net_173 * Net_153
            + !MICABLE_2 * Net_173 * !Net_154
        );
        Output = Net_155 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MICABLE_3, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_66) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MICABLE_2 * MICABLE_1 * MICABLE_0
        );
        Output = MICABLE_3 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MICABLE_0, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_66) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = MICABLE_0 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_156, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_66) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !MICABLE_3 * !MICABLE_2 * Net_173 * Net_154
            + !MICABLE_3 * Net_173 * Net_153
            + MICABLE_3 * Net_173 * !Net_153 * !Net_154
            + MICABLE_2 * Net_173 * Net_153 * !Net_154
        );
        Output = Net_156 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MICABLE_1, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_66) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MICABLE_0
        );
        Output = MICABLE_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\teclado:sts:sts_reg\
    PORT MAP (
        clock => Net_218 ,
        status_3 => Net_158 ,
        status_2 => Net_157 ,
        status_1 => Net_156 ,
        status_0 => Net_155 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_157, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_66) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !MICABLE_3 * MICABLE_2 * Net_173 * !Net_153
            + MICABLE_3 * Net_173 * !Net_153 * !Net_154
            + MICABLE_3 * Net_173 * Net_153 * Net_154
            + MICABLE_2 * Net_173 * !Net_154
        );
        Output = Net_157 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_158, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_66) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              MICABLE_3 * !MICABLE_2 * Net_173 * Net_154
            + MICABLE_3 * MICABLE_2 * Net_173 * !Net_154
            + MICABLE_3 * Net_173 * Net_153
            + Net_173 * Net_153 * Net_154
        );
        Output = Net_158 (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_153, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_652 * !Net_651 * !Net_653 * Net_650
            + !Net_652 * !Net_651 * Net_653 * !Net_650
        );
        Output = Net_153 (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Net_154, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_652 * !Net_651 * !Net_653 * Net_650
            + !Net_652 * Net_651 * !Net_653 * !Net_650
        );
        Output = Net_154 (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=Net_173, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_652 * !Net_651 * !Net_653 * !Net_650
        );
        Output = Net_173 (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=Net_648, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MICABLE_3 * MICABLE_2
        );
        Output = Net_648 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_19, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MICABLE_3 * !MICABLE_2
        );
        Output = Net_19 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_647, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MICABLE_3 * !MICABLE_2
        );
        Output = Net_647 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_646, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MICABLE_3 * MICABLE_2
        );
        Output = Net_646 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =up
        PORT MAP (
            interrupt => Net_540 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =faseM1
        PORT MAP (
            interrupt => Net_216 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =faseM2
        PORT MAP (
            interrupt => Net_509 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 generates interrupt for logical port:
    logicalport: Name =TECLADO_IN
        PORT MAP (
            in_clock_en => tmpOE__LED_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__LED_net_0 ,
            out_reset => zero ,
            interrupt => Net_540 );
        Properties:
        {
            drive_mode = "011011011011"
            ibuf_enabled = "1111"
            id = "66d7808b-9a72-4549-9409-e0e0ade6916d"
            init_dr_st = "0000"
            input_buffer_sel = "00000000"
            input_clk_en = 0
            input_sync = "0000"
            input_sync_mode = "0000"
            intr_mode = "10101010"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ",,,"
            layout_mode = "CONTIGUOUS"
            oe_conn = "0000"
            oe_reset = 0
            oe_sync = "0000"
            output_clk_en = 0
            output_clock_mode = "0000"
            output_conn = "0000"
            output_mode = "0000"
            output_reset = 0
            output_sync = "0000"
            ovt_hyst_trim = "0000"
            ovt_needed = "0000"
            ovt_slew_control = "00000000"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ",,,"
            pin_mode = "IIII"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1111"
            sio_ibuf = "00000000"
            sio_info = "00000000"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0000"
            spanning = 0
            sw_only = 0
            use_annotation = "0000"
            vtrip = "00000000"
            width = 4
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = TECLADO_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TECLADO_OUT(0)__PA ,
        pin_input => Net_646 ,
        pad => TECLADO_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TECLADO_OUT(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TECLADO_OUT(1)__PA ,
        pin_input => Net_647 ,
        pad => TECLADO_OUT(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = TECLADO_OUT(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TECLADO_OUT(2)__PA ,
        pin_input => Net_648 ,
        pad => TECLADO_OUT(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TECLADO_OUT(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TECLADO_OUT(3)__PA ,
        pin_input => Net_19 ,
        pad => TECLADO_OUT(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = TECLADO_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TECLADO_IN(0)__PA ,
        fb => Net_650 ,
        pad => TECLADO_IN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TECLADO_IN(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TECLADO_IN(1)__PA ,
        fb => Net_653 ,
        pad => TECLADO_IN(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = TECLADO_IN(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TECLADO_IN(2)__PA ,
        fb => Net_651 ,
        pad => TECLADO_IN(2)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TECLADO_IN(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TECLADO_IN(3)__PA ,
        fb => Net_652 ,
        pad => TECLADO_IN(3)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = M2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2(0)__PA ,
        pin_input => Net_430 ,
        annotation => Net_434 ,
        pad => M2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = M2(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2(1)__PA ,
        pad => M2(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = M1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1(0)__PA ,
        pin_input => Net_122 ,
        annotation => Net_938 ,
        pad => M1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = M1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1(1)__PA ,
        pad => M1(1)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Led_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Led_1(0)__PA ,
        pin_input => Net_155 ,
        pad => Led_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Led_1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Led_1(1)__PA ,
        pin_input => Net_156 ,
        pad => Led_1(1)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Led_1(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Led_1(2)__PA ,
        pin_input => Net_157 ,
        pad => Led_1(2)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Led_1(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Led_1(3)__PA ,
        pin_input => Net_158 ,
        pad => Led_1(3)_PAD );
    Properties:
    {
    }

Port 3 generates interrupt for logical port:
    logicalport: Name =detectorFaseM1
        PORT MAP (
            in_clock_en => tmpOE__LED_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__LED_net_0 ,
            out_reset => zero ,
            interrupt => Net_216 );
        Properties:
        {
            drive_mode = "011011011"
            ibuf_enabled = "111"
            id = "096d1ec8-c5ee-43f3-b880-620609ed21f9"
            init_dr_st = "000"
            input_buffer_sel = "000000"
            input_clk_en = 0
            input_sync = "000"
            input_sync_mode = "000"
            intr_mode = "010101"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ",,"
            layout_mode = "CONTIGUOUS"
            oe_conn = "000"
            oe_reset = 0
            oe_sync = "000"
            output_clk_en = 0
            output_clock_mode = "000"
            output_conn = "000"
            output_mode = "000"
            output_reset = 0
            output_sync = "000"
            ovt_hyst_trim = "000"
            ovt_needed = "000"
            ovt_slew_control = "000000"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ",,"
            pin_mode = "III"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "111"
            sio_ibuf = "00000000"
            sio_info = "000000"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "000"
            spanning = 0
            sw_only = 0
            use_annotation = "000"
            vtrip = "000000"
            width = 3
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = detectorFaseM1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => detectorFaseM1(0)__PA ,
        pad => detectorFaseM1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = detectorFaseM1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => detectorFaseM1(1)__PA ,
        pad => detectorFaseM1(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = detectorFaseM1(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => detectorFaseM1(2)__PA ,
        pad => detectorFaseM1(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Motor1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor1(0)__PA ,
        pad => Motor1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Motor1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor1(1)__PA ,
        pad => Motor1(1)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Motor2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor2(0)__PA ,
        pad => Motor2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Motor2(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor2(1)__PA ,
        pad => Motor2(1)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = sentidodegiroM1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sentidodegiroM1(0)__PA ,
        pad => sentidodegiroM1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = sentidodegiroM1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sentidodegiroM1(1)__PA ,
        pad => sentidodegiroM1(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = sentidodegiroM2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sentidodegiroM2(0)__PA ,
        pad => sentidodegiroM2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = sentidodegiroM2(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sentidodegiroM2(1)__PA ,
        pad => sentidodegiroM2(1)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =detectorFaseM2
        PORT MAP (
            in_clock_en => tmpOE__LED_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__LED_net_0 ,
            out_reset => zero ,
            interrupt => Net_509 );
        Properties:
        {
            drive_mode = "011011011"
            ibuf_enabled = "111"
            id = "156ccbd8-4ef4-4cdf-80fd-f4420d63f572"
            init_dr_st = "000"
            input_buffer_sel = "000000"
            input_clk_en = 0
            input_sync = "000"
            input_sync_mode = "000"
            intr_mode = "010101"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ",,"
            layout_mode = "CONTIGUOUS"
            oe_conn = "000"
            oe_reset = 0
            oe_sync = "000"
            output_clk_en = 0
            output_clock_mode = "000"
            output_conn = "000"
            output_mode = "000"
            output_reset = 0
            output_sync = "000"
            ovt_hyst_trim = "000"
            ovt_needed = "000"
            ovt_slew_control = "000000"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ",,"
            pin_mode = "III"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "111"
            sio_ibuf = "00000000"
            sio_info = "000000"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "000"
            spanning = 0
            sw_only = 0
            use_annotation = "000"
            vtrip = "000000"
            width = 3
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = detectorFaseM2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => detectorFaseM2(0)__PA ,
        pad => detectorFaseM2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = detectorFaseM2(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => detectorFaseM2(1)__PA ,
        pad => detectorFaseM2(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = detectorFaseM2(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => detectorFaseM2(2)__PA ,
        pad => detectorFaseM2(2)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_420 ,
            dclk_0 => Net_420_local ,
            dclk_glb_1 => Net_274 ,
            dclk_1 => Net_274_local ,
            dclk_glb_2 => Net_218 ,
            dclk_2 => Net_218_local ,
            dclk_glb_3 => Net_66 ,
            dclk_3 => Net_66_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+------------
   0 |   0 |     * |      NONE |         CMOS_OUT |     TECLADO_OUT(0) | In(Net_646)
     |   1 |     * |      NONE |         CMOS_OUT |     TECLADO_OUT(1) | In(Net_647)
     |   2 |     * |      NONE |         CMOS_OUT |     TECLADO_OUT(2) | In(Net_648)
     |   3 |     * |      NONE |         CMOS_OUT |     TECLADO_OUT(3) | In(Net_19)
     |   4 |     * |   FALLING |    RES_PULL_DOWN |      TECLADO_IN(0) | FB(Net_650)
     |   5 |     * |   FALLING |    RES_PULL_DOWN |      TECLADO_IN(1) | FB(Net_653)
     |   6 |     * |   FALLING |    RES_PULL_DOWN |      TECLADO_IN(2) | FB(Net_651)
     |   7 |     * |   FALLING |    RES_PULL_DOWN |      TECLADO_IN(3) | FB(Net_652)
-----+-----+-------+-----------+------------------+--------------------+------------
   1 |   4 |     * |      NONE | RES_PULL_UP_DOWN |              M2(0) | In(Net_430)
     |   5 |     * |      NONE | RES_PULL_UP_DOWN |              M2(1) | 
     |   6 |     * |      NONE | RES_PULL_UP_DOWN |              M1(0) | In(Net_122)
     |   7 |     * |      NONE | RES_PULL_UP_DOWN |              M1(1) | 
-----+-----+-------+-----------+------------------+--------------------+------------
   2 |   1 |     * |      NONE |         CMOS_OUT |             LED(0) | 
     |   3 |     * |      NONE |      RES_PULL_UP |           Led_1(0) | In(Net_155)
     |   4 |     * |      NONE |      RES_PULL_UP |           Led_1(1) | In(Net_156)
     |   5 |     * |      NONE |      RES_PULL_UP |           Led_1(2) | In(Net_157)
     |   6 |     * |      NONE |      RES_PULL_UP |           Led_1(3) | In(Net_158)
-----+-----+-------+-----------+------------------+--------------------+------------
   3 |   0 |     * |    RISING |    RES_PULL_DOWN |  detectorFaseM1(0) | 
     |   1 |     * |    RISING |    RES_PULL_DOWN |  detectorFaseM1(1) | 
     |   2 |     * |    RISING |    RES_PULL_DOWN |  detectorFaseM1(2) | 
     |   3 |       |      NONE | RES_PULL_UP_DOWN |          Motor1(0) | 
     |   4 |       |      NONE | RES_PULL_UP_DOWN |          Motor1(1) | 
     |   5 |       |      NONE | RES_PULL_UP_DOWN |          Motor2(0) | 
     |   6 |       |      NONE | RES_PULL_UP_DOWN |          Motor2(1) | 
-----+-----+-------+-----------+------------------+--------------------+------------
  12 |   0 |     * |      NONE |      RES_PULL_UP | sentidodegiroM1(0) | 
     |   1 |     * |      NONE |      RES_PULL_UP | sentidodegiroM1(1) | 
     |   2 |     * |      NONE |      RES_PULL_UP | sentidodegiroM2(0) | 
     |   3 |     * |      NONE |      RES_PULL_UP | sentidodegiroM2(1) | 
-----+-----+-------+-----------+------------------+--------------------+------------
  15 |   0 |     * |    RISING |    RES_PULL_DOWN |  detectorFaseM2(0) | 
     |   1 |     * |    RISING |    RES_PULL_DOWN |  detectorFaseM2(1) | 
     |   2 |     * |    RISING |    RES_PULL_DOWN |  detectorFaseM2(2) | 
------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.046ms
Digital Placement phase: Elapsed time ==> 0s.890ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "I:\Programas\x86\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "RowelFut_r.vh2" --pcf-path "RowelFut.pco" --des-name "RowelFut" --dsf-path "RowelFut.dsf" --sdc-path "RowelFut.sdc" --lib-path "RowelFut_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.124ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RowelFut_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.047ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.047ms
API generation phase: Elapsed time ==> 0s.781ms
Dependency generation phase: Elapsed time ==> 0s.000ms
Cleanup phase: Elapsed time ==> 0s.000ms
