Info: Generated by version: 22.4 build 94
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\sys.qsys --synthesis=VERILOG --output-directory=C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\sys --family="Arria 10" --part=10AX115S3F45E2SGE3
Progress: Loading NiosV_Read_Write_Example_C/sys.qsys
Progress: Reading input file
Progress: Parameterizing module clock_in
Progress: Parameterizing module cpu
Progress: Parameterizing module data_instruction_ram
Progress: Parameterizing module jtag_uart
Progress: Parameterizing module pio_8bit
Progress: Parameterizing module ram_32bit
Progress: Parameterizing module reset_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sys: "Transforming system: sys"
Info: sys: "Naming system components in system: sys"
Info: sys: "Processing generation queue"
Info: sys: "Generating: sys"
Info: sys: "Generating: sys_clock_in"
Info: sys: "Generating: cpu"
Info: sys: "Generating: data_instruction_ram"
Info: sys: "Generating: jtag_uart"
Info: sys: "Generating: pio_8bit"
Info: sys: "Generating: ram_32bit"
Info: sys: "Generating: sys_reset_in"
Info: sys: "Generating: sys_altera_mm_interconnect_1920_mnbxshq"
Info: sys: "Generating: sys_altera_irq_mapper_2000_jmwos4i"
Info: sys: "Generating: altera_reset_controller"
Info: sys: "Generating: sys_altera_merlin_axi_translator_1921_uetfduq"
Info: sys: "Generating: sys_altera_merlin_slave_translator_191_x56fcki"
Info: sys: "Generating: sys_altera_merlin_axi_master_ni_1941_dfsyzvi"
Info: sys: "Generating: sys_altera_merlin_slave_agent_191_ncfkfri"
Info: sys: "Generating: sys_altera_avalon_sc_fifo_1931_fzgstwy"
Info: sys: "Generating: sys_altera_merlin_router_1921_kc7hi3q"
Info: sys: "Generating: sys_altera_merlin_router_1921_de7zf3y"
Info: sys: "Generating: sys_altera_merlin_router_1921_lkye3cy"
Info: sys: "Generating: sys_altera_merlin_router_1921_6rd532q"
Info: sys: "Generating: sys_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: sys: "Generating: sys_altera_merlin_burst_adapter_1923_oaocjua"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: sys: "Generating: sys_altera_merlin_demultiplexer_1921_zi4ncjq"
Info: sys: "Generating: sys_altera_merlin_demultiplexer_1921_uhj3cxy"
Info: sys: "Generating: sys_altera_merlin_multiplexer_1921_jngkzvq"
Info: sys: "Generating: sys_altera_merlin_multiplexer_1921_wu2ge4i"
Info: sys: "Generating: sys_altera_merlin_demultiplexer_1921_t67wuei"
Info: sys: "Generating: sys_altera_merlin_demultiplexer_1921_4uzatya"
Info: sys: "Generating: sys_altera_merlin_multiplexer_1921_ue6isla"
Info: sys: "Generating: sys_altera_merlin_multiplexer_1921_kzbeajq"
Info: sys: "Generating: sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_2ipcapi"
Info: sys: "Generating: sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_agj5fpq"
Info: sys: "Generating: sys_altera_avalon_st_pipeline_stage_1920_zterisq"
Info: sys: Done "sys" with 33 modules, 44 files
Info: Finished: Create HDL design files for synthesis
