// Seed: 4088183186
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input uwire id_2,
    output wire id_3,
    output wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri0 id_7
    , id_9, id_10
);
  assign id_0 = id_5;
  logic id_11;
  ;
  assign id_0 = id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    output uwire id_3,
    input tri0 id_4
);
  logic id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
  wire [1 : -1] id_7;
endmodule
