|dnn
clk => clk.IN5
rst => rst.IN5
x_data[0] => x_data[0].IN1
x_data[1] => x_data[1].IN1
x_data[2] => x_data[2].IN1
x_data[3] => x_data[3].IN1
x_data[4] => x_data[4].IN1
x_data[5] => x_data[5].IN1
x_data[6] => x_data[6].IN1
x_data[7] => x_data[7].IN1
x_data[8] => x_data[8].IN1
x_data[9] => x_data[9].IN1
x_data[10] => x_data[10].IN1
x_data[11] => x_data[11].IN1
x_data[12] => x_data[12].IN1
x_data[13] => x_data[13].IN1
x_data[14] => x_data[14].IN1
x_data[15] => x_data[15].IN1
x_valid => x_valid.IN1
class_id[0] << maxfinder:u_maxfinder.o_data
class_id[1] << maxfinder:u_maxfinder.o_data
class_id[2] << maxfinder:u_maxfinder.o_data
class_id[3] << maxfinder:u_maxfinder.o_data
class_valid << maxfinder:u_maxfinder.o_data_valid


|dnn|Layer1:u_layer1
clk => clk.IN30
rst => rst.IN30
x_valid => x_valid.IN30
x_in[0] => x_in[0].IN30
x_in[1] => x_in[1].IN30
x_in[2] => x_in[2].IN30
x_in[3] => x_in[3].IN30
x_in[4] => x_in[4].IN30
x_in[5] => x_in[5].IN30
x_in[6] => x_in[6].IN30
x_in[7] => x_in[7].IN30
x_in[8] => x_in[8].IN30
x_in[9] => x_in[9].IN30
x_in[10] => x_in[10].IN30
x_in[11] => x_in[11].IN30
x_in[12] => x_in[12].IN30
x_in[13] => x_in[13].IN30
x_in[14] => x_in[14].IN30
x_in[15] => x_in[15].IN30
o_valid[0] <= neuron:gen_neurons[0].u_neuron.outvalid
o_valid[1] <= neuron:gen_neurons[1].u_neuron.outvalid
o_valid[2] <= neuron:gen_neurons[2].u_neuron.outvalid
o_valid[3] <= neuron:gen_neurons[3].u_neuron.outvalid
o_valid[4] <= neuron:gen_neurons[4].u_neuron.outvalid
o_valid[5] <= neuron:gen_neurons[5].u_neuron.outvalid
o_valid[6] <= neuron:gen_neurons[6].u_neuron.outvalid
o_valid[7] <= neuron:gen_neurons[7].u_neuron.outvalid
o_valid[8] <= neuron:gen_neurons[8].u_neuron.outvalid
o_valid[9] <= neuron:gen_neurons[9].u_neuron.outvalid
o_valid[10] <= neuron:gen_neurons[10].u_neuron.outvalid
o_valid[11] <= neuron:gen_neurons[11].u_neuron.outvalid
o_valid[12] <= neuron:gen_neurons[12].u_neuron.outvalid
o_valid[13] <= neuron:gen_neurons[13].u_neuron.outvalid
o_valid[14] <= neuron:gen_neurons[14].u_neuron.outvalid
o_valid[15] <= neuron:gen_neurons[15].u_neuron.outvalid
o_valid[16] <= neuron:gen_neurons[16].u_neuron.outvalid
o_valid[17] <= neuron:gen_neurons[17].u_neuron.outvalid
o_valid[18] <= neuron:gen_neurons[18].u_neuron.outvalid
o_valid[19] <= neuron:gen_neurons[19].u_neuron.outvalid
o_valid[20] <= neuron:gen_neurons[20].u_neuron.outvalid
o_valid[21] <= neuron:gen_neurons[21].u_neuron.outvalid
o_valid[22] <= neuron:gen_neurons[22].u_neuron.outvalid
o_valid[23] <= neuron:gen_neurons[23].u_neuron.outvalid
o_valid[24] <= neuron:gen_neurons[24].u_neuron.outvalid
o_valid[25] <= neuron:gen_neurons[25].u_neuron.outvalid
o_valid[26] <= neuron:gen_neurons[26].u_neuron.outvalid
o_valid[27] <= neuron:gen_neurons[27].u_neuron.outvalid
o_valid[28] <= neuron:gen_neurons[28].u_neuron.outvalid
o_valid[29] <= neuron:gen_neurons[29].u_neuron.outvalid
x_out_flat[0] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[1] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[2] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[3] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[4] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[5] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[6] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[7] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[8] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[9] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[10] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[11] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[12] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[13] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[14] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[15] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[16] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[17] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[18] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[19] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[20] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[21] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[22] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[23] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[24] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[25] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[26] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[27] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[28] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[29] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[30] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[31] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[32] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[33] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[34] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[35] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[36] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[37] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[38] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[39] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[40] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[41] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[42] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[43] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[44] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[45] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[46] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[47] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[48] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[49] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[50] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[51] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[52] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[53] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[54] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[55] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[56] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[57] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[58] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[59] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[60] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[61] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[62] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[63] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[64] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[65] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[66] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[67] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[68] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[69] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[70] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[71] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[72] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[73] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[74] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[75] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[76] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[77] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[78] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[79] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[80] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[81] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[82] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[83] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[84] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[85] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[86] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[87] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[88] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[89] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[90] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[91] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[92] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[93] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[94] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[95] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[96] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[97] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[98] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[99] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[100] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[101] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[102] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[103] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[104] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[105] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[106] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[107] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[108] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[109] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[110] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[111] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[112] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[113] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[114] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[115] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[116] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[117] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[118] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[119] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[120] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[121] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[122] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[123] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[124] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[125] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[126] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[127] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[128] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[129] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[130] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[131] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[132] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[133] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[134] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[135] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[136] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[137] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[138] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[139] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[140] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[141] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[142] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[143] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[144] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[145] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[146] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[147] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[148] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[149] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[150] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[151] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[152] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[153] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[154] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[155] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[156] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[157] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[158] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[159] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[160] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[161] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[162] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[163] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[164] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[165] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[166] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[167] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[168] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[169] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[170] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[171] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[172] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[173] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[174] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[175] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[176] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[177] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[178] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[179] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[180] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[181] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[182] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[183] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[184] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[185] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[186] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[187] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[188] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[189] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[190] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[191] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[192] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[193] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[194] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[195] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[196] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[197] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[198] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[199] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[200] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[201] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[202] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[203] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[204] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[205] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[206] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[207] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[208] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[209] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[210] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[211] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[212] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[213] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[214] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[215] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[216] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[217] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[218] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[219] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[220] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[221] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[222] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[223] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[224] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[225] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[226] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[227] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[228] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[229] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[230] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[231] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[232] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[233] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[234] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[235] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[236] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[237] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[238] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[239] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[240] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[241] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[242] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[243] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[244] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[245] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[246] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[247] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[248] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[249] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[250] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[251] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[252] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[253] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[254] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[255] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[256] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[257] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[258] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[259] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[260] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[261] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[262] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[263] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[264] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[265] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[266] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[267] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[268] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[269] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[270] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[271] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[272] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[273] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[274] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[275] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[276] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[277] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[278] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[279] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[280] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[281] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[282] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[283] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[284] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[285] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[286] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[287] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[288] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[289] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[290] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[291] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[292] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[293] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[294] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[295] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[296] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[297] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[298] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[299] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[300] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[301] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[302] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[303] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[304] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[305] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[306] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[307] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[308] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[309] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[310] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[311] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[312] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[313] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[314] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[315] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[316] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[317] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[318] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[319] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[320] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[321] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[322] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[323] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[324] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[325] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[326] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[327] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[328] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[329] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[330] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[331] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[332] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[333] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[334] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[335] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[336] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[337] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[338] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[339] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[340] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[341] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[342] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[343] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[344] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[345] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[346] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[347] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[348] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[349] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[350] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[351] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[352] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[353] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[354] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[355] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[356] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[357] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[358] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[359] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[360] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[361] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[362] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[363] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[364] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[365] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[366] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[367] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[368] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[369] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[370] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[371] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[372] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[373] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[374] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[375] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[376] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[377] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[378] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[379] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[380] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[381] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[382] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[383] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[384] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[385] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[386] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[387] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[388] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[389] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[390] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[391] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[392] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[393] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[394] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[395] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[396] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[397] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[398] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[399] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[400] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[401] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[402] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[403] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[404] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[405] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[406] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[407] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[408] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[409] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[410] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[411] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[412] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[413] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[414] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[415] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[416] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[417] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[418] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[419] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[420] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[421] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[422] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[423] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[424] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[425] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[426] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[427] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[428] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[429] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[430] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[431] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[432] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[433] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[434] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[435] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[436] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[437] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[438] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[439] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[440] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[441] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[442] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[443] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[444] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[445] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[446] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[447] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[448] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[449] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[450] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[451] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[452] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[453] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[454] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[455] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[456] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[457] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[458] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[459] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[460] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[461] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[462] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[463] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[464] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[465] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[466] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[467] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[468] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[469] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[470] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[471] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[472] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[473] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[474] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[475] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[476] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[477] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[478] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[479] <= neuron:gen_neurons[29].u_neuron.output_data


|dnn|Layer1:u_layer1|neuron:gen_neurons[0].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[0].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[1].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[1].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[2].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[2].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[3].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[3].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[4].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[4].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[5].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[5].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[6].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[6].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[7].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[7].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[8].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[8].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[9].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[9].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[10].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[10].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[10].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[11].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[11].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[11].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[12].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[12].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[12].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[13].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[13].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[13].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[14].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[14].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[14].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[15].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[15].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[15].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[16].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[16].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[16].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[17].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[17].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[17].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[18].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[18].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[18].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[19].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[19].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[19].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[20].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[20].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[20].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[21].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[21].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[21].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[22].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[22].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[22].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[23].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[23].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[23].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[24].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[24].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[24].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[25].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[25].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[25].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[26].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[26].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[26].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[27].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[27].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[27].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[28].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[28].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[28].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer1:u_layer1|neuron:gen_neurons[29].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[29].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer1:u_layer1|neuron:gen_neurons[29].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2
clk => clk.IN30
rst => rst.IN30
x_valid => x_valid.IN30
x_in[0] => x_in[0].IN30
x_in[1] => x_in[1].IN30
x_in[2] => x_in[2].IN30
x_in[3] => x_in[3].IN30
x_in[4] => x_in[4].IN30
x_in[5] => x_in[5].IN30
x_in[6] => x_in[6].IN30
x_in[7] => x_in[7].IN30
x_in[8] => x_in[8].IN30
x_in[9] => x_in[9].IN30
x_in[10] => x_in[10].IN30
x_in[11] => x_in[11].IN30
x_in[12] => x_in[12].IN30
x_in[13] => x_in[13].IN30
x_in[14] => x_in[14].IN30
x_in[15] => x_in[15].IN30
o_valid[0] <= neuron:gen_neurons[0].u_neuron.outvalid
o_valid[1] <= neuron:gen_neurons[1].u_neuron.outvalid
o_valid[2] <= neuron:gen_neurons[2].u_neuron.outvalid
o_valid[3] <= neuron:gen_neurons[3].u_neuron.outvalid
o_valid[4] <= neuron:gen_neurons[4].u_neuron.outvalid
o_valid[5] <= neuron:gen_neurons[5].u_neuron.outvalid
o_valid[6] <= neuron:gen_neurons[6].u_neuron.outvalid
o_valid[7] <= neuron:gen_neurons[7].u_neuron.outvalid
o_valid[8] <= neuron:gen_neurons[8].u_neuron.outvalid
o_valid[9] <= neuron:gen_neurons[9].u_neuron.outvalid
o_valid[10] <= neuron:gen_neurons[10].u_neuron.outvalid
o_valid[11] <= neuron:gen_neurons[11].u_neuron.outvalid
o_valid[12] <= neuron:gen_neurons[12].u_neuron.outvalid
o_valid[13] <= neuron:gen_neurons[13].u_neuron.outvalid
o_valid[14] <= neuron:gen_neurons[14].u_neuron.outvalid
o_valid[15] <= neuron:gen_neurons[15].u_neuron.outvalid
o_valid[16] <= neuron:gen_neurons[16].u_neuron.outvalid
o_valid[17] <= neuron:gen_neurons[17].u_neuron.outvalid
o_valid[18] <= neuron:gen_neurons[18].u_neuron.outvalid
o_valid[19] <= neuron:gen_neurons[19].u_neuron.outvalid
o_valid[20] <= neuron:gen_neurons[20].u_neuron.outvalid
o_valid[21] <= neuron:gen_neurons[21].u_neuron.outvalid
o_valid[22] <= neuron:gen_neurons[22].u_neuron.outvalid
o_valid[23] <= neuron:gen_neurons[23].u_neuron.outvalid
o_valid[24] <= neuron:gen_neurons[24].u_neuron.outvalid
o_valid[25] <= neuron:gen_neurons[25].u_neuron.outvalid
o_valid[26] <= neuron:gen_neurons[26].u_neuron.outvalid
o_valid[27] <= neuron:gen_neurons[27].u_neuron.outvalid
o_valid[28] <= neuron:gen_neurons[28].u_neuron.outvalid
o_valid[29] <= neuron:gen_neurons[29].u_neuron.outvalid
x_out_flat[0] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[1] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[2] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[3] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[4] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[5] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[6] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[7] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[8] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[9] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[10] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[11] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[12] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[13] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[14] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[15] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[16] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[17] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[18] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[19] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[20] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[21] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[22] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[23] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[24] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[25] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[26] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[27] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[28] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[29] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[30] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[31] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[32] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[33] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[34] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[35] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[36] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[37] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[38] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[39] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[40] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[41] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[42] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[43] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[44] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[45] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[46] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[47] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[48] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[49] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[50] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[51] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[52] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[53] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[54] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[55] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[56] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[57] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[58] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[59] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[60] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[61] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[62] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[63] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[64] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[65] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[66] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[67] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[68] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[69] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[70] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[71] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[72] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[73] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[74] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[75] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[76] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[77] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[78] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[79] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[80] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[81] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[82] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[83] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[84] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[85] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[86] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[87] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[88] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[89] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[90] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[91] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[92] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[93] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[94] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[95] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[96] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[97] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[98] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[99] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[100] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[101] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[102] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[103] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[104] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[105] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[106] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[107] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[108] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[109] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[110] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[111] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[112] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[113] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[114] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[115] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[116] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[117] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[118] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[119] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[120] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[121] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[122] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[123] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[124] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[125] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[126] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[127] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[128] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[129] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[130] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[131] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[132] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[133] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[134] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[135] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[136] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[137] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[138] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[139] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[140] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[141] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[142] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[143] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[144] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[145] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[146] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[147] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[148] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[149] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[150] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[151] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[152] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[153] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[154] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[155] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[156] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[157] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[158] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[159] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[160] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[161] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[162] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[163] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[164] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[165] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[166] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[167] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[168] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[169] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[170] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[171] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[172] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[173] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[174] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[175] <= neuron:gen_neurons[10].u_neuron.output_data
x_out_flat[176] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[177] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[178] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[179] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[180] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[181] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[182] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[183] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[184] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[185] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[186] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[187] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[188] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[189] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[190] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[191] <= neuron:gen_neurons[11].u_neuron.output_data
x_out_flat[192] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[193] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[194] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[195] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[196] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[197] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[198] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[199] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[200] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[201] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[202] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[203] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[204] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[205] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[206] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[207] <= neuron:gen_neurons[12].u_neuron.output_data
x_out_flat[208] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[209] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[210] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[211] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[212] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[213] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[214] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[215] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[216] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[217] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[218] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[219] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[220] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[221] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[222] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[223] <= neuron:gen_neurons[13].u_neuron.output_data
x_out_flat[224] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[225] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[226] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[227] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[228] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[229] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[230] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[231] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[232] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[233] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[234] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[235] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[236] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[237] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[238] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[239] <= neuron:gen_neurons[14].u_neuron.output_data
x_out_flat[240] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[241] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[242] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[243] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[244] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[245] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[246] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[247] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[248] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[249] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[250] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[251] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[252] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[253] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[254] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[255] <= neuron:gen_neurons[15].u_neuron.output_data
x_out_flat[256] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[257] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[258] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[259] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[260] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[261] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[262] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[263] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[264] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[265] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[266] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[267] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[268] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[269] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[270] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[271] <= neuron:gen_neurons[16].u_neuron.output_data
x_out_flat[272] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[273] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[274] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[275] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[276] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[277] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[278] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[279] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[280] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[281] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[282] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[283] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[284] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[285] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[286] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[287] <= neuron:gen_neurons[17].u_neuron.output_data
x_out_flat[288] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[289] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[290] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[291] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[292] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[293] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[294] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[295] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[296] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[297] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[298] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[299] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[300] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[301] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[302] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[303] <= neuron:gen_neurons[18].u_neuron.output_data
x_out_flat[304] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[305] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[306] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[307] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[308] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[309] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[310] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[311] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[312] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[313] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[314] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[315] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[316] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[317] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[318] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[319] <= neuron:gen_neurons[19].u_neuron.output_data
x_out_flat[320] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[321] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[322] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[323] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[324] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[325] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[326] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[327] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[328] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[329] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[330] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[331] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[332] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[333] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[334] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[335] <= neuron:gen_neurons[20].u_neuron.output_data
x_out_flat[336] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[337] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[338] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[339] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[340] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[341] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[342] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[343] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[344] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[345] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[346] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[347] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[348] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[349] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[350] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[351] <= neuron:gen_neurons[21].u_neuron.output_data
x_out_flat[352] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[353] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[354] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[355] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[356] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[357] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[358] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[359] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[360] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[361] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[362] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[363] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[364] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[365] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[366] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[367] <= neuron:gen_neurons[22].u_neuron.output_data
x_out_flat[368] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[369] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[370] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[371] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[372] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[373] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[374] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[375] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[376] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[377] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[378] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[379] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[380] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[381] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[382] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[383] <= neuron:gen_neurons[23].u_neuron.output_data
x_out_flat[384] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[385] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[386] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[387] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[388] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[389] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[390] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[391] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[392] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[393] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[394] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[395] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[396] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[397] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[398] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[399] <= neuron:gen_neurons[24].u_neuron.output_data
x_out_flat[400] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[401] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[402] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[403] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[404] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[405] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[406] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[407] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[408] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[409] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[410] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[411] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[412] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[413] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[414] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[415] <= neuron:gen_neurons[25].u_neuron.output_data
x_out_flat[416] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[417] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[418] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[419] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[420] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[421] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[422] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[423] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[424] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[425] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[426] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[427] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[428] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[429] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[430] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[431] <= neuron:gen_neurons[26].u_neuron.output_data
x_out_flat[432] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[433] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[434] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[435] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[436] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[437] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[438] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[439] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[440] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[441] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[442] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[443] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[444] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[445] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[446] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[447] <= neuron:gen_neurons[27].u_neuron.output_data
x_out_flat[448] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[449] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[450] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[451] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[452] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[453] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[454] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[455] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[456] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[457] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[458] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[459] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[460] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[461] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[462] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[463] <= neuron:gen_neurons[28].u_neuron.output_data
x_out_flat[464] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[465] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[466] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[467] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[468] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[469] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[470] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[471] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[472] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[473] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[474] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[475] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[476] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[477] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[478] <= neuron:gen_neurons[29].u_neuron.output_data
x_out_flat[479] <= neuron:gen_neurons[29].u_neuron.output_data


|dnn|Layer2:u_layer2|neuron:gen_neurons[0].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[0].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[1].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[1].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[2].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[2].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[3].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[3].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[4].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[4].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[5].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[5].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[6].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[6].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[7].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[7].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[8].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[8].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[9].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[9].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[10].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[10].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[10].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[11].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[11].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[11].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[12].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[12].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[12].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[13].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[13].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[13].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[14].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[14].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[14].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[15].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[15].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[15].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[16].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[16].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[16].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[17].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[17].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[17].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[18].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[18].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[18].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[19].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[19].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[19].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[20].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[20].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[20].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[21].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[21].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[21].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[22].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[22].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[22].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[23].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[23].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[23].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[24].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[24].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[24].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[25].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[25].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[25].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[26].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[26].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[26].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[27].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[27].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[27].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[28].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[28].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[28].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer2:u_layer2|neuron:gen_neurons[29].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[29].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer2:u_layer2|neuron:gen_neurons[29].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer3:u_layer3
clk => clk.IN10
rst => rst.IN10
x_valid => x_valid.IN10
x_in[0] => x_in[0].IN10
x_in[1] => x_in[1].IN10
x_in[2] => x_in[2].IN10
x_in[3] => x_in[3].IN10
x_in[4] => x_in[4].IN10
x_in[5] => x_in[5].IN10
x_in[6] => x_in[6].IN10
x_in[7] => x_in[7].IN10
x_in[8] => x_in[8].IN10
x_in[9] => x_in[9].IN10
x_in[10] => x_in[10].IN10
x_in[11] => x_in[11].IN10
x_in[12] => x_in[12].IN10
x_in[13] => x_in[13].IN10
x_in[14] => x_in[14].IN10
x_in[15] => x_in[15].IN10
o_valid[0] <= neuron:gen_neurons[0].u_neuron.outvalid
o_valid[1] <= neuron:gen_neurons[1].u_neuron.outvalid
o_valid[2] <= neuron:gen_neurons[2].u_neuron.outvalid
o_valid[3] <= neuron:gen_neurons[3].u_neuron.outvalid
o_valid[4] <= neuron:gen_neurons[4].u_neuron.outvalid
o_valid[5] <= neuron:gen_neurons[5].u_neuron.outvalid
o_valid[6] <= neuron:gen_neurons[6].u_neuron.outvalid
o_valid[7] <= neuron:gen_neurons[7].u_neuron.outvalid
o_valid[8] <= neuron:gen_neurons[8].u_neuron.outvalid
o_valid[9] <= neuron:gen_neurons[9].u_neuron.outvalid
x_out_flat[0] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[1] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[2] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[3] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[4] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[5] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[6] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[7] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[8] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[9] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[10] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[11] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[12] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[13] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[14] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[15] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[16] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[17] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[18] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[19] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[20] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[21] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[22] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[23] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[24] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[25] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[26] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[27] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[28] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[29] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[30] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[31] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[32] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[33] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[34] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[35] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[36] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[37] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[38] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[39] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[40] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[41] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[42] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[43] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[44] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[45] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[46] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[47] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[48] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[49] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[50] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[51] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[52] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[53] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[54] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[55] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[56] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[57] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[58] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[59] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[60] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[61] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[62] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[63] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[64] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[65] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[66] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[67] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[68] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[69] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[70] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[71] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[72] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[73] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[74] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[75] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[76] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[77] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[78] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[79] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[80] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[81] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[82] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[83] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[84] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[85] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[86] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[87] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[88] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[89] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[90] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[91] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[92] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[93] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[94] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[95] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[96] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[97] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[98] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[99] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[100] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[101] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[102] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[103] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[104] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[105] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[106] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[107] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[108] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[109] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[110] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[111] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[112] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[113] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[114] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[115] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[116] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[117] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[118] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[119] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[120] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[121] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[122] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[123] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[124] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[125] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[126] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[127] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[128] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[129] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[130] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[131] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[132] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[133] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[134] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[135] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[136] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[137] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[138] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[139] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[140] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[141] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[142] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[143] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[144] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[145] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[146] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[147] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[148] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[149] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[150] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[151] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[152] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[153] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[154] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[155] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[156] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[157] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[158] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[159] <= neuron:gen_neurons[9].u_neuron.output_data


|dnn|Layer3:u_layer3|neuron:gen_neurons[0].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[0].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer3:u_layer3|neuron:gen_neurons[1].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[1].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer3:u_layer3|neuron:gen_neurons[2].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[2].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer3:u_layer3|neuron:gen_neurons[3].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[3].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer3:u_layer3|neuron:gen_neurons[4].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[4].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer3:u_layer3|neuron:gen_neurons[5].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[5].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer3:u_layer3|neuron:gen_neurons[6].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[6].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer3:u_layer3|neuron:gen_neurons[7].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[7].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer3:u_layer3|neuron:gen_neurons[8].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[8].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer3:u_layer3|neuron:gen_neurons[9].u_neuron
clk => clk.IN2
rst => always1.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer3:u_layer3|neuron:gen_neurons[9].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer4:u_layer4
clk => clk.IN10
rst => rst.IN10
x_valid => x_valid.IN10
x_in[0] => x_in[0].IN10
x_in[1] => x_in[1].IN10
x_in[2] => x_in[2].IN10
x_in[3] => x_in[3].IN10
x_in[4] => x_in[4].IN10
x_in[5] => x_in[5].IN10
x_in[6] => x_in[6].IN10
x_in[7] => x_in[7].IN10
x_in[8] => x_in[8].IN10
x_in[9] => x_in[9].IN10
x_in[10] => x_in[10].IN10
x_in[11] => x_in[11].IN10
x_in[12] => x_in[12].IN10
x_in[13] => x_in[13].IN10
x_in[14] => x_in[14].IN10
x_in[15] => x_in[15].IN10
o_valid[0] <= neuron:gen_neurons[0].u_neuron.outvalid
o_valid[1] <= neuron:gen_neurons[1].u_neuron.outvalid
o_valid[2] <= neuron:gen_neurons[2].u_neuron.outvalid
o_valid[3] <= neuron:gen_neurons[3].u_neuron.outvalid
o_valid[4] <= neuron:gen_neurons[4].u_neuron.outvalid
o_valid[5] <= neuron:gen_neurons[5].u_neuron.outvalid
o_valid[6] <= neuron:gen_neurons[6].u_neuron.outvalid
o_valid[7] <= neuron:gen_neurons[7].u_neuron.outvalid
o_valid[8] <= neuron:gen_neurons[8].u_neuron.outvalid
o_valid[9] <= neuron:gen_neurons[9].u_neuron.outvalid
x_out_flat[0] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[1] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[2] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[3] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[4] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[5] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[6] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[7] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[8] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[9] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[10] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[11] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[12] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[13] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[14] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[15] <= neuron:gen_neurons[0].u_neuron.output_data
x_out_flat[16] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[17] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[18] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[19] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[20] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[21] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[22] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[23] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[24] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[25] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[26] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[27] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[28] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[29] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[30] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[31] <= neuron:gen_neurons[1].u_neuron.output_data
x_out_flat[32] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[33] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[34] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[35] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[36] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[37] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[38] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[39] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[40] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[41] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[42] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[43] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[44] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[45] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[46] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[47] <= neuron:gen_neurons[2].u_neuron.output_data
x_out_flat[48] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[49] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[50] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[51] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[52] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[53] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[54] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[55] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[56] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[57] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[58] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[59] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[60] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[61] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[62] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[63] <= neuron:gen_neurons[3].u_neuron.output_data
x_out_flat[64] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[65] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[66] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[67] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[68] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[69] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[70] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[71] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[72] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[73] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[74] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[75] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[76] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[77] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[78] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[79] <= neuron:gen_neurons[4].u_neuron.output_data
x_out_flat[80] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[81] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[82] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[83] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[84] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[85] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[86] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[87] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[88] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[89] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[90] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[91] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[92] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[93] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[94] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[95] <= neuron:gen_neurons[5].u_neuron.output_data
x_out_flat[96] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[97] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[98] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[99] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[100] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[101] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[102] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[103] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[104] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[105] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[106] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[107] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[108] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[109] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[110] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[111] <= neuron:gen_neurons[6].u_neuron.output_data
x_out_flat[112] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[113] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[114] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[115] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[116] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[117] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[118] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[119] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[120] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[121] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[122] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[123] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[124] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[125] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[126] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[127] <= neuron:gen_neurons[7].u_neuron.output_data
x_out_flat[128] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[129] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[130] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[131] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[132] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[133] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[134] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[135] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[136] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[137] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[138] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[139] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[140] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[141] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[142] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[143] <= neuron:gen_neurons[8].u_neuron.output_data
x_out_flat[144] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[145] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[146] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[147] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[148] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[149] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[150] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[151] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[152] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[153] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[154] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[155] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[156] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[157] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[158] <= neuron:gen_neurons[9].u_neuron.output_data
x_out_flat[159] <= neuron:gen_neurons[9].u_neuron.output_data


|dnn|Layer4:u_layer4|neuron:gen_neurons[0].u_neuron
clk => clk.IN2
rst => always5.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[0].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer4:u_layer4|neuron:gen_neurons[1].u_neuron
clk => clk.IN2
rst => always5.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[1].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer4:u_layer4|neuron:gen_neurons[2].u_neuron
clk => clk.IN2
rst => always5.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[2].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer4:u_layer4|neuron:gen_neurons[3].u_neuron
clk => clk.IN2
rst => always5.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[3].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer4:u_layer4|neuron:gen_neurons[4].u_neuron
clk => clk.IN2
rst => always5.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[4].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer4:u_layer4|neuron:gen_neurons[5].u_neuron
clk => clk.IN2
rst => always5.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[5].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer4:u_layer4|neuron:gen_neurons[6].u_neuron
clk => clk.IN2
rst => always5.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[6].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer4:u_layer4|neuron:gen_neurons[7].u_neuron
clk => clk.IN2
rst => always5.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[7].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer4:u_layer4|neuron:gen_neurons[8].u_neuron
clk => clk.IN2
rst => always5.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[8].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|Layer4:u_layer4|neuron:gen_neurons[9].u_neuron
clk => clk.IN2
rst => always5.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputvalid => ren.IN1
output_data[0] <= sig_rom:u_sig_rom.output_data
output_data[1] <= sig_rom:u_sig_rom.output_data
output_data[2] <= sig_rom:u_sig_rom.output_data
output_data[3] <= sig_rom:u_sig_rom.output_data
output_data[4] <= sig_rom:u_sig_rom.output_data
output_data[5] <= sig_rom:u_sig_rom.output_data
output_data[6] <= sig_rom:u_sig_rom.output_data
output_data[7] <= sig_rom:u_sig_rom.output_data
output_data[8] <= sig_rom:u_sig_rom.output_data
output_data[9] <= sig_rom:u_sig_rom.output_data
output_data[10] <= sig_rom:u_sig_rom.output_data
output_data[11] <= sig_rom:u_sig_rom.output_data
output_data[12] <= sig_rom:u_sig_rom.output_data
output_data[13] <= sig_rom:u_sig_rom.output_data
output_data[14] <= sig_rom:u_sig_rom.output_data
output_data[15] <= sig_rom:u_sig_rom.output_data
outvalid <= outvalid_i.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dnn|Layer4:u_layer4|neuron:gen_neurons[9].u_neuron|sig_rom:u_sig_rom
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
output_data[0] <= mem.DATAOUT
output_data[1] <= mem.DATAOUT1
output_data[2] <= mem.DATAOUT2
output_data[3] <= mem.DATAOUT3
output_data[4] <= mem.DATAOUT4
output_data[5] <= mem.DATAOUT5
output_data[6] <= mem.DATAOUT6
output_data[7] <= mem.DATAOUT7
output_data[8] <= mem.DATAOUT8
output_data[9] <= mem.DATAOUT9
output_data[10] <= mem.DATAOUT10
output_data[11] <= mem.DATAOUT11
output_data[12] <= mem.DATAOUT12
output_data[13] <= mem.DATAOUT13
output_data[14] <= mem.DATAOUT14
output_data[15] <= mem.DATAOUT15


|dnn|maxfinder:u_maxfinder
clk => in_data_buffer[0].CLK
clk => in_data_buffer[1].CLK
clk => in_data_buffer[2].CLK
clk => in_data_buffer[3].CLK
clk => in_data_buffer[4].CLK
clk => in_data_buffer[5].CLK
clk => in_data_buffer[6].CLK
clk => in_data_buffer[7].CLK
clk => in_data_buffer[8].CLK
clk => in_data_buffer[9].CLK
clk => in_data_buffer[10].CLK
clk => in_data_buffer[11].CLK
clk => in_data_buffer[12].CLK
clk => in_data_buffer[13].CLK
clk => in_data_buffer[14].CLK
clk => in_data_buffer[15].CLK
clk => in_data_buffer[16].CLK
clk => in_data_buffer[17].CLK
clk => in_data_buffer[18].CLK
clk => in_data_buffer[19].CLK
clk => in_data_buffer[20].CLK
clk => in_data_buffer[21].CLK
clk => in_data_buffer[22].CLK
clk => in_data_buffer[23].CLK
clk => in_data_buffer[24].CLK
clk => in_data_buffer[25].CLK
clk => in_data_buffer[26].CLK
clk => in_data_buffer[27].CLK
clk => in_data_buffer[28].CLK
clk => in_data_buffer[29].CLK
clk => in_data_buffer[30].CLK
clk => in_data_buffer[31].CLK
clk => in_data_buffer[32].CLK
clk => in_data_buffer[33].CLK
clk => in_data_buffer[34].CLK
clk => in_data_buffer[35].CLK
clk => in_data_buffer[36].CLK
clk => in_data_buffer[37].CLK
clk => in_data_buffer[38].CLK
clk => in_data_buffer[39].CLK
clk => in_data_buffer[40].CLK
clk => in_data_buffer[41].CLK
clk => in_data_buffer[42].CLK
clk => in_data_buffer[43].CLK
clk => in_data_buffer[44].CLK
clk => in_data_buffer[45].CLK
clk => in_data_buffer[46].CLK
clk => in_data_buffer[47].CLK
clk => in_data_buffer[48].CLK
clk => in_data_buffer[49].CLK
clk => in_data_buffer[50].CLK
clk => in_data_buffer[51].CLK
clk => in_data_buffer[52].CLK
clk => in_data_buffer[53].CLK
clk => in_data_buffer[54].CLK
clk => in_data_buffer[55].CLK
clk => in_data_buffer[56].CLK
clk => in_data_buffer[57].CLK
clk => in_data_buffer[58].CLK
clk => in_data_buffer[59].CLK
clk => in_data_buffer[60].CLK
clk => in_data_buffer[61].CLK
clk => in_data_buffer[62].CLK
clk => in_data_buffer[63].CLK
clk => in_data_buffer[64].CLK
clk => in_data_buffer[65].CLK
clk => in_data_buffer[66].CLK
clk => in_data_buffer[67].CLK
clk => in_data_buffer[68].CLK
clk => in_data_buffer[69].CLK
clk => in_data_buffer[70].CLK
clk => in_data_buffer[71].CLK
clk => in_data_buffer[72].CLK
clk => in_data_buffer[73].CLK
clk => in_data_buffer[74].CLK
clk => in_data_buffer[75].CLK
clk => in_data_buffer[76].CLK
clk => in_data_buffer[77].CLK
clk => in_data_buffer[78].CLK
clk => in_data_buffer[79].CLK
clk => in_data_buffer[80].CLK
clk => in_data_buffer[81].CLK
clk => in_data_buffer[82].CLK
clk => in_data_buffer[83].CLK
clk => in_data_buffer[84].CLK
clk => in_data_buffer[85].CLK
clk => in_data_buffer[86].CLK
clk => in_data_buffer[87].CLK
clk => in_data_buffer[88].CLK
clk => in_data_buffer[89].CLK
clk => in_data_buffer[90].CLK
clk => in_data_buffer[91].CLK
clk => in_data_buffer[92].CLK
clk => in_data_buffer[93].CLK
clk => in_data_buffer[94].CLK
clk => in_data_buffer[95].CLK
clk => in_data_buffer[96].CLK
clk => in_data_buffer[97].CLK
clk => in_data_buffer[98].CLK
clk => in_data_buffer[99].CLK
clk => in_data_buffer[100].CLK
clk => in_data_buffer[101].CLK
clk => in_data_buffer[102].CLK
clk => in_data_buffer[103].CLK
clk => in_data_buffer[104].CLK
clk => in_data_buffer[105].CLK
clk => in_data_buffer[106].CLK
clk => in_data_buffer[107].CLK
clk => in_data_buffer[108].CLK
clk => in_data_buffer[109].CLK
clk => in_data_buffer[110].CLK
clk => in_data_buffer[111].CLK
clk => in_data_buffer[112].CLK
clk => in_data_buffer[113].CLK
clk => in_data_buffer[114].CLK
clk => in_data_buffer[115].CLK
clk => in_data_buffer[116].CLK
clk => in_data_buffer[117].CLK
clk => in_data_buffer[118].CLK
clk => in_data_buffer[119].CLK
clk => in_data_buffer[120].CLK
clk => in_data_buffer[121].CLK
clk => in_data_buffer[122].CLK
clk => in_data_buffer[123].CLK
clk => in_data_buffer[124].CLK
clk => in_data_buffer[125].CLK
clk => in_data_buffer[126].CLK
clk => in_data_buffer[127].CLK
clk => in_data_buffer[128].CLK
clk => in_data_buffer[129].CLK
clk => in_data_buffer[130].CLK
clk => in_data_buffer[131].CLK
clk => in_data_buffer[132].CLK
clk => in_data_buffer[133].CLK
clk => in_data_buffer[134].CLK
clk => in_data_buffer[135].CLK
clk => in_data_buffer[136].CLK
clk => in_data_buffer[137].CLK
clk => in_data_buffer[138].CLK
clk => in_data_buffer[139].CLK
clk => in_data_buffer[140].CLK
clk => in_data_buffer[141].CLK
clk => in_data_buffer[142].CLK
clk => in_data_buffer[143].CLK
clk => in_data_buffer[144].CLK
clk => in_data_buffer[145].CLK
clk => in_data_buffer[146].CLK
clk => in_data_buffer[147].CLK
clk => in_data_buffer[148].CLK
clk => in_data_buffer[149].CLK
clk => in_data_buffer[150].CLK
clk => in_data_buffer[151].CLK
clk => in_data_buffer[152].CLK
clk => in_data_buffer[153].CLK
clk => in_data_buffer[154].CLK
clk => in_data_buffer[155].CLK
clk => in_data_buffer[156].CLK
clk => in_data_buffer[157].CLK
clk => in_data_buffer[158].CLK
clk => in_data_buffer[159].CLK
clk => max_value[0].CLK
clk => max_value[1].CLK
clk => max_value[2].CLK
clk => max_value[3].CLK
clk => max_value[4].CLK
clk => max_value[5].CLK
clk => max_value[6].CLK
clk => max_value[7].CLK
clk => max_value[8].CLK
clk => max_value[9].CLK
clk => max_value[10].CLK
clk => max_value[11].CLK
clk => max_value[12].CLK
clk => max_value[13].CLK
clk => max_value[14].CLK
clk => max_value[15].CLK
clk => o_data_valid_r.CLK
clk => o_data_r[0].CLK
clk => o_data_r[1].CLK
clk => o_data_r[2].CLK
clk => o_data_r[3].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => o_data_r.OUTPUTSELECT
rst => o_data_r.OUTPUTSELECT
rst => o_data_r.OUTPUTSELECT
rst => o_data_r.OUTPUTSELECT
rst => o_data_valid_r.OUTPUTSELECT
rst => max_value.OUTPUTSELECT
rst => max_value.OUTPUTSELECT
rst => max_value.OUTPUTSELECT
rst => max_value.OUTPUTSELECT
rst => max_value.OUTPUTSELECT
rst => max_value.OUTPUTSELECT
rst => max_value.OUTPUTSELECT
rst => max_value.OUTPUTSELECT
rst => max_value.OUTPUTSELECT
rst => max_value.OUTPUTSELECT
rst => max_value.OUTPUTSELECT
rst => max_value.OUTPUTSELECT
rst => max_value.OUTPUTSELECT
rst => max_value.OUTPUTSELECT
rst => max_value.OUTPUTSELECT
rst => max_value.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
rst => in_data_buffer.OUTPUTSELECT
i_data[0] => in_data_buffer.DATAB
i_data[0] => max_value.DATAB
i_data[1] => in_data_buffer.DATAB
i_data[1] => max_value.DATAB
i_data[2] => in_data_buffer.DATAB
i_data[2] => max_value.DATAB
i_data[3] => in_data_buffer.DATAB
i_data[3] => max_value.DATAB
i_data[4] => in_data_buffer.DATAB
i_data[4] => max_value.DATAB
i_data[5] => in_data_buffer.DATAB
i_data[5] => max_value.DATAB
i_data[6] => in_data_buffer.DATAB
i_data[6] => max_value.DATAB
i_data[7] => in_data_buffer.DATAB
i_data[7] => max_value.DATAB
i_data[8] => in_data_buffer.DATAB
i_data[8] => max_value.DATAB
i_data[9] => in_data_buffer.DATAB
i_data[9] => max_value.DATAB
i_data[10] => in_data_buffer.DATAB
i_data[10] => max_value.DATAB
i_data[11] => in_data_buffer.DATAB
i_data[11] => max_value.DATAB
i_data[12] => in_data_buffer.DATAB
i_data[12] => max_value.DATAB
i_data[13] => in_data_buffer.DATAB
i_data[13] => max_value.DATAB
i_data[14] => in_data_buffer.DATAB
i_data[14] => max_value.DATAB
i_data[15] => in_data_buffer.DATAB
i_data[15] => max_value.DATAB
i_data[16] => in_data_buffer.DATAB
i_data[17] => in_data_buffer.DATAB
i_data[18] => in_data_buffer.DATAB
i_data[19] => in_data_buffer.DATAB
i_data[20] => in_data_buffer.DATAB
i_data[21] => in_data_buffer.DATAB
i_data[22] => in_data_buffer.DATAB
i_data[23] => in_data_buffer.DATAB
i_data[24] => in_data_buffer.DATAB
i_data[25] => in_data_buffer.DATAB
i_data[26] => in_data_buffer.DATAB
i_data[27] => in_data_buffer.DATAB
i_data[28] => in_data_buffer.DATAB
i_data[29] => in_data_buffer.DATAB
i_data[30] => in_data_buffer.DATAB
i_data[31] => in_data_buffer.DATAB
i_data[32] => in_data_buffer.DATAB
i_data[33] => in_data_buffer.DATAB
i_data[34] => in_data_buffer.DATAB
i_data[35] => in_data_buffer.DATAB
i_data[36] => in_data_buffer.DATAB
i_data[37] => in_data_buffer.DATAB
i_data[38] => in_data_buffer.DATAB
i_data[39] => in_data_buffer.DATAB
i_data[40] => in_data_buffer.DATAB
i_data[41] => in_data_buffer.DATAB
i_data[42] => in_data_buffer.DATAB
i_data[43] => in_data_buffer.DATAB
i_data[44] => in_data_buffer.DATAB
i_data[45] => in_data_buffer.DATAB
i_data[46] => in_data_buffer.DATAB
i_data[47] => in_data_buffer.DATAB
i_data[48] => in_data_buffer.DATAB
i_data[49] => in_data_buffer.DATAB
i_data[50] => in_data_buffer.DATAB
i_data[51] => in_data_buffer.DATAB
i_data[52] => in_data_buffer.DATAB
i_data[53] => in_data_buffer.DATAB
i_data[54] => in_data_buffer.DATAB
i_data[55] => in_data_buffer.DATAB
i_data[56] => in_data_buffer.DATAB
i_data[57] => in_data_buffer.DATAB
i_data[58] => in_data_buffer.DATAB
i_data[59] => in_data_buffer.DATAB
i_data[60] => in_data_buffer.DATAB
i_data[61] => in_data_buffer.DATAB
i_data[62] => in_data_buffer.DATAB
i_data[63] => in_data_buffer.DATAB
i_data[64] => in_data_buffer.DATAB
i_data[65] => in_data_buffer.DATAB
i_data[66] => in_data_buffer.DATAB
i_data[67] => in_data_buffer.DATAB
i_data[68] => in_data_buffer.DATAB
i_data[69] => in_data_buffer.DATAB
i_data[70] => in_data_buffer.DATAB
i_data[71] => in_data_buffer.DATAB
i_data[72] => in_data_buffer.DATAB
i_data[73] => in_data_buffer.DATAB
i_data[74] => in_data_buffer.DATAB
i_data[75] => in_data_buffer.DATAB
i_data[76] => in_data_buffer.DATAB
i_data[77] => in_data_buffer.DATAB
i_data[78] => in_data_buffer.DATAB
i_data[79] => in_data_buffer.DATAB
i_data[80] => in_data_buffer.DATAB
i_data[81] => in_data_buffer.DATAB
i_data[82] => in_data_buffer.DATAB
i_data[83] => in_data_buffer.DATAB
i_data[84] => in_data_buffer.DATAB
i_data[85] => in_data_buffer.DATAB
i_data[86] => in_data_buffer.DATAB
i_data[87] => in_data_buffer.DATAB
i_data[88] => in_data_buffer.DATAB
i_data[89] => in_data_buffer.DATAB
i_data[90] => in_data_buffer.DATAB
i_data[91] => in_data_buffer.DATAB
i_data[92] => in_data_buffer.DATAB
i_data[93] => in_data_buffer.DATAB
i_data[94] => in_data_buffer.DATAB
i_data[95] => in_data_buffer.DATAB
i_data[96] => in_data_buffer.DATAB
i_data[97] => in_data_buffer.DATAB
i_data[98] => in_data_buffer.DATAB
i_data[99] => in_data_buffer.DATAB
i_data[100] => in_data_buffer.DATAB
i_data[101] => in_data_buffer.DATAB
i_data[102] => in_data_buffer.DATAB
i_data[103] => in_data_buffer.DATAB
i_data[104] => in_data_buffer.DATAB
i_data[105] => in_data_buffer.DATAB
i_data[106] => in_data_buffer.DATAB
i_data[107] => in_data_buffer.DATAB
i_data[108] => in_data_buffer.DATAB
i_data[109] => in_data_buffer.DATAB
i_data[110] => in_data_buffer.DATAB
i_data[111] => in_data_buffer.DATAB
i_data[112] => in_data_buffer.DATAB
i_data[113] => in_data_buffer.DATAB
i_data[114] => in_data_buffer.DATAB
i_data[115] => in_data_buffer.DATAB
i_data[116] => in_data_buffer.DATAB
i_data[117] => in_data_buffer.DATAB
i_data[118] => in_data_buffer.DATAB
i_data[119] => in_data_buffer.DATAB
i_data[120] => in_data_buffer.DATAB
i_data[121] => in_data_buffer.DATAB
i_data[122] => in_data_buffer.DATAB
i_data[123] => in_data_buffer.DATAB
i_data[124] => in_data_buffer.DATAB
i_data[125] => in_data_buffer.DATAB
i_data[126] => in_data_buffer.DATAB
i_data[127] => in_data_buffer.DATAB
i_data[128] => in_data_buffer.DATAB
i_data[129] => in_data_buffer.DATAB
i_data[130] => in_data_buffer.DATAB
i_data[131] => in_data_buffer.DATAB
i_data[132] => in_data_buffer.DATAB
i_data[133] => in_data_buffer.DATAB
i_data[134] => in_data_buffer.DATAB
i_data[135] => in_data_buffer.DATAB
i_data[136] => in_data_buffer.DATAB
i_data[137] => in_data_buffer.DATAB
i_data[138] => in_data_buffer.DATAB
i_data[139] => in_data_buffer.DATAB
i_data[140] => in_data_buffer.DATAB
i_data[141] => in_data_buffer.DATAB
i_data[142] => in_data_buffer.DATAB
i_data[143] => in_data_buffer.DATAB
i_data[144] => in_data_buffer.DATAB
i_data[145] => in_data_buffer.DATAB
i_data[146] => in_data_buffer.DATAB
i_data[147] => in_data_buffer.DATAB
i_data[148] => in_data_buffer.DATAB
i_data[149] => in_data_buffer.DATAB
i_data[150] => in_data_buffer.DATAB
i_data[151] => in_data_buffer.DATAB
i_data[152] => in_data_buffer.DATAB
i_data[153] => in_data_buffer.DATAB
i_data[154] => in_data_buffer.DATAB
i_data[155] => in_data_buffer.DATAB
i_data[156] => in_data_buffer.DATAB
i_data[157] => in_data_buffer.DATAB
i_data[158] => in_data_buffer.DATAB
i_data[159] => in_data_buffer.DATAB
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => in_data_buffer.OUTPUTSELECT
i_valid => max_value.OUTPUTSELECT
i_valid => max_value.OUTPUTSELECT
i_valid => max_value.OUTPUTSELECT
i_valid => max_value.OUTPUTSELECT
i_valid => max_value.OUTPUTSELECT
i_valid => max_value.OUTPUTSELECT
i_valid => max_value.OUTPUTSELECT
i_valid => max_value.OUTPUTSELECT
i_valid => max_value.OUTPUTSELECT
i_valid => max_value.OUTPUTSELECT
i_valid => max_value.OUTPUTSELECT
i_valid => max_value.OUTPUTSELECT
i_valid => max_value.OUTPUTSELECT
i_valid => max_value.OUTPUTSELECT
i_valid => max_value.OUTPUTSELECT
i_valid => max_value.OUTPUTSELECT
i_valid => o_data_r.OUTPUTSELECT
i_valid => o_data_r.OUTPUTSELECT
i_valid => o_data_r.OUTPUTSELECT
i_valid => o_data_r.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => o_data_valid_r.OUTPUTSELECT
o_data[0] <= o_data_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data_r[3].DB_MAX_OUTPUT_PORT_TYPE
o_data_valid <= o_data_valid_r.DB_MAX_OUTPUT_PORT_TYPE


