{
  "X4": {
    "component_box": [
      576.0,
      150.0,
      628.0,
      182.0
    ],
    "connections": {
      "input": [],
      "output": [],
      "inout": [
        {
          "name": "Enables",
          "count": 1
        },
        {
          "name": "Main Current Cells",
          "count": 1
        }
      ]
    }
  },
  "Main Current Cells": {
    "component_box": [
      525.0,
      54.0,
      726.0,
      182.0
    ],
    "connections": {
      "input": [
        {
          "name": "From LUT",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "To DAC Output",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "Differential output termination resistor network": {
    "component_box": [
      439.0,
      255.0,
      553.0,
      390.0
    ],
    "connections": {
      "input": [
        {
          "name": "VB1 VB2+ Cell Bank X16",
          "count": 1
        }
      ],
      "output": [],
      "inout": [
        {
          "name": "LR滤波器",
          "count": 1
        }
      ]
    }
  },
  "VB1 VB2+ Cell Bank X16": {
    "component_box": [
      309.0,
      246.0,
      413.0,
      313.0
    ],
    "connections": {
      "input": [
        {
          "name": "Synchronizer",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "Differential output termination resistor network",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "LR滤波器": {
    "component_box": [
      463.0,
      409.0,
      552.0,
      476.0
    ],
    "connections": {
      "input": [],
      "output": [],
      "inout": [
        {
          "name": "Differential output termination resistor network",
          "count": 1
        },
        {
          "name": "",
          "count": 1
        }
      ]
    }
  },
  "X8": {
    "component_box": [
      567.0,
      164.0,
      609.0,
      191.0
    ],
    "connections": {
      "input": [
        {
          "name": "From LUT",
          "count": 1
        }
      ],
      "output": [],
      "inout": [
        {
          "name": "Enables",
          "count": 1
        }
      ]
    }
  },
  "Cell X": {
    "component_box": [
      592.0,
      33.0,
      685.0,
      86.0
    ],
    "connections": {
      "input": [
        {
          "name": "VB1 VB2+ Cell Bank X256",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "To DAC Output",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "Main Current Cells Architecture": {
    "component_box": [
      644.0,
      297.0,
      778.0,
      491.0
    ],
    "connections": {
      "input": [],
      "output": [],
      "inout": [
        {
          "name": "VB2",
          "count": 1
        },
        {
          "name": "Din",
          "count": 1
        },
        {
          "name": "VB1-",
          "count": 1
        },
        {
          "name": "To DAC Output",
          "count": 1
        }
      ]
    }
  },
  "LUT x256": {
    "component_box": [
      117.0,
      53.0,
      206.0,
      183.0
    ],
    "connections": {
      "input": [
        {
          "name": "Previous Pipeline Stage",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "LUT x256\nLUT x16\nLUT x1\nSynchronizer",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "LUT x1": {
    "component_box": [
      118.0,
      379.0,
      205.0,
      510.0
    ],
    "connections": {
      "input": [
        {
          "name": "From Previous Pipeline Stage",
          "count": 1
        },
        {
          "name": "Clock",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "Synchronizer",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "Enables": {
    "component_box": [
      589.0,
      133.0,
      654.0,
      175.0
    ],
    "connections": {
      "input": [
        {
          "name": "Spare Cells",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "Main Current Cells",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "LUT x16": {
    "component_box": [
      118.0,
      214.0,
      206.0,
      346.0
    ],
    "connections": {
      "input": [
        {
          "name": "From Previous Pipeline Stage",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "Synchronizer",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "VB1 VB2+ Cell Bank X256": {
    "component_box": [
      309.0,
      86.0,
      413.0,
      151.0
    ],
    "connections": {
      "input": [
        {
          "name": "Synchronizer",
          "count": 1
        },
        {
          "name": "VB1_256",
          "count": 1
        },
        {
          "name": "VB2",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "Cell X",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "VB1/VB2+ Cell Bank X1": {
    "component_box": [
      309.0,
      411.0,
      413.0,
      477.0
    ],
    "connections": {
      "input": [
        {
          "name": "Synchronizer",
          "count": 1
        }
      ],
      "output": [],
      "inout": [
        {
          "name": "VB1",
          "count": 1
        },
        {
          "name": "VB2",
          "count": 1
        }
      ]
    }
  },
  "LUT x256\nLUT x16\nLUT x1\nSynchronizer": {
    "component_box": [
      230.0,
      51.0,
      285.0,
      508.0
    ],
    "connections": {
      "input": [
        {
          "name": "From Previous Pipeline Stage (4 to LUT x256)",
          "count": 1
        },
        {
          "name": "From Previous Pipeline Stage (12 to LUT x16)",
          "count": 1
        },
        {
          "name": "From Previous Pipeline Stage (4 to LUT x1)",
          "count": 1
        },
        {
          "name": "Clock",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "VB1 VB2+ Cell Bank X256",
          "count": 1
        },
        {
          "name": "VB1 VB2+ Cell Bank X16",
          "count": 1
        },
        {
          "name": "VB1/VB2+ Cell Bank X1",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "Transmission Gate": {
    "component_box": [
      672.0,
      376.0,
      745.0,
      417.0
    ],
    "connections": {
      "input": [],
      "output": [],
      "inout": [
        {
          "name": "VB2",
          "count": 1
        },
        {
          "name": "Din-",
          "count": 1
        },
        {
          "name": "VB1-",
          "count": 1
        },
        {
          "name": "Main Current Cells Architecture",
          "count": 1
        }
      ]
    }
  }
}