# TCL File Generated by Component Editor 11.0
# Thu Dec 22 19:31:33 EST 2011
# DO NOT MODIFY


# +-----------------------------------
# | request TCL package from ACDS 11.0
# | 
package require -exact sopc 11.0
# | 
# +-----------------------------------

# +-----------------------------------
# | module lu_qsys_wrapper
# | 
set_module_property DESCRIPTION qqq
set_module_property NAME lu_qsys_wrapper
set_module_property VERSION 2.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP Accelerators
set_module_property AUTHOR qqqqq!
set_module_property DISPLAY_NAME "LU Factorization Unit"
set_module_property TOP_LEVEL_HDL_FILE lu_new_dummy.sv
set_module_property TOP_LEVEL_HDL_MODULE lu_qsys_wrapper
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL FALSE
set_module_property FIX_110_VIP_PATH false
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file lu_new.qip {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
add_parameter BURSTLEN INTEGER 1
set_parameter_property BURSTLEN DEFAULT_VALUE 1
set_parameter_property BURSTLEN DISPLAY_NAME BURSTLEN
set_parameter_property BURSTLEN TYPE INTEGER
set_parameter_property BURSTLEN UNITS None
set_parameter_property BURSTLEN ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BURSTLEN AFFECTS_GENERATION false
set_parameter_property BURSTLEN HDL_PARAMETER true
add_parameter ADDRESS_WIDTH INTEGER 30
set_parameter_property ADDRESS_WIDTH DEFAULT_VALUE 30
set_parameter_property ADDRESS_WIDTH DISPLAY_NAME ADDRESS_WIDTH
set_parameter_property ADDRESS_WIDTH TYPE INTEGER
set_parameter_property ADDRESS_WIDTH UNITS None
set_parameter_property ADDRESS_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ADDRESS_WIDTH AFFECTS_GENERATION false
set_parameter_property ADDRESS_WIDTH HDL_PARAMETER true
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point ddr
# | 
add_interface ddr avalon start
set_interface_property ddr addressUnits SYMBOLS
set_interface_property ddr associatedClock ddr_clk
set_interface_property ddr associatedReset reset
set_interface_property ddr bitsPerSymbol 8
set_interface_property ddr burstOnBurstBoundariesOnly false
set_interface_property ddr burstcountUnits WORDS
set_interface_property ddr doStreamReads false
set_interface_property ddr doStreamWrites false
set_interface_property ddr holdTime 0
set_interface_property ddr linewrapBursts false
set_interface_property ddr maximumPendingReadTransactions 0
set_interface_property ddr readLatency 0
set_interface_property ddr readWaitTime 1
set_interface_property ddr setupTime 0
set_interface_property ddr timingUnits Cycles
set_interface_property ddr writeWaitTime 0

set_interface_property ddr ENABLED true

add_interface_port ddr ddr_byteenable byteenable Output 32
add_interface_port ddr ddr_read read Output 1
add_interface_port ddr ddr_size burstcount Output BURSTLEN
add_interface_port ddr ddr_writedata writedata Output 256
add_interface_port ddr ddr_write write Output 1
add_interface_port ddr ddr_rdata readdata Input 256
add_interface_port ddr ddr_rdatavalid readdatavalid Input 1
add_interface_port ddr ddr_waitrequest waitrequest Input 1
add_interface_port ddr ddr_address address Output ADDRESS_WIDTH
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point s
# | 
add_interface s avalon end
set_interface_property s addressUnits WORDS
set_interface_property s associatedClock ddr_clk
set_interface_property s associatedReset reset
set_interface_property s bitsPerSymbol 8
set_interface_property s burstOnBurstBoundariesOnly false
set_interface_property s burstcountUnits WORDS
set_interface_property s explicitAddressSpan 0
set_interface_property s holdTime 0
set_interface_property s linewrapBursts false
set_interface_property s maximumPendingReadTransactions 0
set_interface_property s readLatency 0
set_interface_property s readWaitTime 1
set_interface_property s setupTime 0
set_interface_property s timingUnits Cycles
set_interface_property s writeWaitTime 0

set_interface_property s ENABLED true

add_interface_port s s_address address Input 2
add_interface_port s s_writedata writedata Input 32
add_interface_port s s_readdata readdata Output 32
add_interface_port s s_read read Input 1
add_interface_port s s_write write Input 1
add_interface_port s s_waitrequest waitrequest Output 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point ddr_clk
# | 
add_interface ddr_clk clock end
set_interface_property ddr_clk clockRate 200000000
set_interface_property ddr_clk ENABLED true
add_interface_port ddr_clk ddr_clk clk Input 1
# | 
# +-----------------------------------

add_interface comp_clk clock end
set_interface_property comp_clk clockRate 300000000
set_interface_property comp_clk ENABLED true
add_interface_port comp_clk comp_clk clk Input 1

# +-----------------------------------
# | connection point reset
# | 
add_interface reset reset end
set_interface_property reset synchronousEdges NONE
set_interface_property reset ENABLED true
add_interface_port reset reset reset Input 1
# | 
# +-----------------------------------
