{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764722078611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764722078611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  2 18:34:38 2025 " "Processing started: Tue Dec  2 18:34:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764722078611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764722078611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tank_game -c tank_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off tank_game -c tank_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764722078612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764722078969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764722078969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank-behavioral " "Found design unit 1: tank-behavioral" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085481 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank " "Found entity 1: tank" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764722085481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_components.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tank_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_components " "Found design unit 1: tank_components" {  } { { "tank_components.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085482 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tank_components-body " "Found design unit 2: tank_components-body" {  } { { "tank_components.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_components.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764722085482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_game-structural " "Found design unit 1: tank_game-structural" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085483 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank_game " "Found entity 1: tank_game" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764722085483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arch " "Found design unit 1: counter-arch" {  } { { "counter.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085485 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764722085485 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bullet.vhd " "Can't analyze file -- file bullet.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1764722085487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tank_game " "Elaborating entity \"tank_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764722085564 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_scan_code tank_game.vhd(100) " "Verilog HDL or VHDL warning at tank_game.vhd(100): object \"ps2_scan_code\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764722085565 "|tank_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_scan_ready tank_game.vhd(101) " "Verilog HDL or VHDL warning at tank_game.vhd(101): object \"ps2_scan_ready\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764722085566 "|tank_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_hist3 tank_game.vhd(102) " "Verilog HDL or VHDL warning at tank_game.vhd(102): object \"ps2_hist3\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764722085566 "|tank_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_hist2 tank_game.vhd(103) " "Verilog HDL or VHDL warning at tank_game.vhd(103): object \"ps2_hist2\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764722085566 "|tank_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_hist1 tank_game.vhd(104) " "Verilog HDL or VHDL warning at tank_game.vhd(104): object \"ps2_hist1\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764722085566 "|tank_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_hist0 tank_game.vhd(105) " "Verilog HDL or VHDL warning at tank_game.vhd(105): object \"ps2_hist0\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764722085566 "|tank_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_hex0 tank_game.vhd(110) " "Verilog HDL or VHDL warning at tank_game.vhd(110): object \"ps2_hex0\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764722085566 "|tank_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:game_cnt " "Elaborating entity \"counter\" for hierarchy \"counter:game_cnt\"" {  } { { "tank_game.vhd" "game_cnt" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764722085580 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse counter.vhd(35) " "VHDL Process Statement warning at counter.vhd(35): signal \"pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/counter.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764722085580 "|tank_game|counter:game_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:tank1 " "Elaborating entity \"tank\" for hierarchy \"tank:tank1\"" {  } { { "tank_game.vhd" "tank1" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764722085581 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y_t tank.vhd(26) " "VHDL Signal Declaration warning at tank.vhd(26): used explicit default value for signal \"y_t\" because signal was never assigned a value" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1764722085582 "|tank_game|tank:tank1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "speed tank.vhd(97) " "VHDL Process Statement warning at tank.vhd(97): signal \"speed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764722085582 "|tank_game|tank:tank1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:tank2 " "Elaborating entity \"tank\" for hierarchy \"tank:tank2\"" {  } { { "tank_game.vhd" "tank2" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764722085582 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y_t tank.vhd(26) " "VHDL Signal Declaration warning at tank.vhd(26): used explicit default value for signal \"y_t\" because signal was never assigned a value" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1764722085583 "|tank_game|tank:tank2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "speed tank.vhd(97) " "VHDL Process Statement warning at tank.vhd(97): signal \"speed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764722085583 "|tank_game|tank:tank2"}
{ "Warning" "WSGN_SEARCH_FILE" "vga_top_level.vhd 2 1 " "Using design file vga_top_level.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_top_level-structural " "Found design unit 1: vga_top_level-structural" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_top_level.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085590 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_top_level " "Found entity 1: vga_top_level" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085590 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764722085590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_top_level vga_top_level:vga_top " "Elaborating entity \"vga_top_level\" for hierarchy \"vga_top_level:vga_top\"" {  } { { "tank_game.vhd" "vga_top" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764722085591 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pixelgenerator.vhd 2 1 " "Using design file pixelgenerator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "pixelgenerator.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/pixelgenerator.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085598 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "pixelgenerator.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/pixelgenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085598 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764722085598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator vga_top_level:vga_top\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"vga_top_level:vga_top\|pixelGenerator:videoGen\"" {  } { { "vga_top_level.vhd" "videoGen" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_top_level.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764722085599 ""}
{ "Warning" "WSGN_SEARCH_FILE" "colorrom.vhd 2 1 " "Using design file colorrom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colorrom-SYN " "Found design unit 1: colorrom-SYN" {  } { { "colorrom.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/colorrom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085606 ""} { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "colorrom.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/colorrom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085606 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764722085606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorROM vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors " "Elaborating entity \"colorROM\" for hierarchy \"vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\"" {  } { { "pixelgenerator.vhd" "colors" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/pixelgenerator.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764722085608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "colorrom.vhd" "altsyncram_component" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/colorrom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764722085637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "colorrom.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/colorrom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764722085638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764722085638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764722085638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file colorROM.mif " "Parameter \"init_file\" = \"colorROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764722085638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764722085638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764722085638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764722085638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764722085638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764722085638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764722085638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764722085638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764722085638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764722085638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764722085638 ""}  } { { "colorrom.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/colorrom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764722085638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e481 " "Found entity 1: altsyncram_e481" {  } { { "db/altsyncram_e481.tdf" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/db/altsyncram_e481.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764722085670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e481 vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_e481:auto_generated " "Elaborating entity \"altsyncram_e481\" for hierarchy \"vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_e481:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764722085670 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_sync.vhd 2 1 " "Using design file vga_sync.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-behavioral " "Found design unit 1: vga_sync-behavioral" {  } { { "vga_sync.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085682 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085682 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764722085682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_top_level:vga_top\|vga_sync:videoSync " "Elaborating entity \"vga_sync\" for hierarchy \"vga_top_level:vga_top\|vga_sync:videoSync\"" {  } { { "vga_top_level.vhd" "videoSync" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_top_level.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764722085683 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ps2.vhd 2 1 " "Using design file ps2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "ps2.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085693 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085693 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764722085693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:kb_ps2 " "Elaborating entity \"ps2\" for hierarchy \"ps2:kb_ps2\"" {  } { { "tank_game.vhd" "kb_ps2" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764722085694 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keyboard.vhd 2 1 " "Using design file keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "keyboard.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085701 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085701 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764722085701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2:kb_ps2\|keyboard:u1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2:kb_ps2\|keyboard:u1\"" {  } { { "ps2.vhd" "u1" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764722085702 ""}
{ "Warning" "WSGN_SEARCH_FILE" "oneshot.vhd 2 1 " "Using design file oneshot.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "oneshot.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085711 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "oneshot.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085711 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764722085711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot ps2:kb_ps2\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"ps2:kb_ps2\|oneshot:pulser\"" {  } { { "ps2.vhd" "pulser" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764722085711 ""}
{ "Warning" "WSGN_SEARCH_FILE" "leddcd.vhd 2 1 " "Using design file leddcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "leddcd.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085719 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "leddcd.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764722085719 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764722085719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd ps2:kb_ps2\|leddcd:u_led0 " "Elaborating entity \"leddcd\" for hierarchy \"ps2:kb_ps2\|leddcd:u_led0\"" {  } { { "ps2.vhd" "u_led0" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764722085720 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1764722086330 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1764722086330 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764722086462 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764722087019 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764722087019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "392 " "Implemented 392 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764722087064 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764722087064 ""} { "Info" "ICUT_CUT_TM_LCELLS" "332 " "Implemented 332 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764722087064 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764722087064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764722087064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764722087079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  2 18:34:47 2025 " "Processing ended: Tue Dec  2 18:34:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764722087079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764722087079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764722087079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764722087079 ""}
