------------------------------------------------------------------------------
-- CORE_ADDRESS_FILE.FLAT generated by: addrfile2all.pl
-- QCSR 4.3.6 $Id: CORE_ADDRESS_FILE.FLAT.rca 1.10 Fri Jul 20 23:05:12 2012 sbiderma Experimental sbiderma $
------------------------------------------------------------------------------
-- **** W A R N I N G ****  THIS FILE IS AUTO GENERATED!! PLEASE DO NOT EDIT!!
------------------------------------------------------------------------------
-- QUALCOMM Proprietary
-- Copyright QUALCOMM Incorporated.  All rights reserved.
--
-- All data and information contained in or disclosed by this document are
-- confidential and proprietary information of QUALCOMM Incorporated, and
-- all rights therein are expressly reserved. By accepting this material,
-- the recipient agrees that this material and the information contained
-- therein are held in confidence and in trust and will not be used,
-- copied, reproduced in whole or in part, nor its contents revealed in
-- any manner to others without the express written permission of QUALCOMM
-- Incorporated.
--
-- This technology was exported from the United States in accordance with
-- the Export Administration Regulations. Diversion contrary to U.S. law
-- prohibited.
------------------------------------------------------------------------------
-- RCS File        : -USE CVS LOG-
-- Revision        : -USE CVS LOG-
-- Last Check In   : -USE CVS LOG-
------------------------------------------------------------------------------
-- Description     : Top Address File, Flattened
------------------------------------------------------------------------------

REVID_BASE BASE 0x00000100  revidaddr 31:0
revid MODULE OFFSET=REVID_BASE+0x00000000 MAX=REVID_BASE+0x000000FF APRE=REVID_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.REVID_BASE.REVID
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	RFU BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	VARIANT BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	METAL BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ALL_LAYER BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x51
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	OP4 BIT[7:6]
	OP3 BIT[5:4]
	OP2 BIT[3:2]
	OP1 BIT[1:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
TEST1 ADDRESS 0x00E0 RW
TEST1 RESET_VALUE 0x00
	FORCE_ON BIT[7]
	DTEST BIT[2:0]
BUS_BASE BASE 0x00000400  busaddr 31:0
bus MODULE OFFSET=BUS_BASE+0x00000000 MAX=BUS_BASE+0x000000FF APRE=BUS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.BUS_BASE.BUS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0B
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x0X
	INTBUS_ARB_GNT BIT[3:0]
TIMEOUT ADDRESS 0x0044 RW
TIMEOUT RESET_VALUE 0x00
	TIMEOUT_MANT BIT[7:4]
	TIMEOUT_EXP BIT[3:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	DTEST_EN BIT[7:4]
	DTEST BIT[3:0]
INT_BASE BASE 0x00000500  intaddr 31:0
int MODULE OFFSET=INT_BASE+0x00000000 MAX=INT_BASE+0x000000FF APRE=INT_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.INT_BASE.INT
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0A
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	CLK_REQ BIT[1]
	SEND_REQ BIT[0]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	LAST_WINNER BIT[7:0]
INT_RESEND_ALL ADDRESS 0x0040 W
INT_RESEND_ALL RESET_VALUE 0x00
	INT_RESEND_ALL BIT[0]
EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x80
	INTR_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
TEST1 ADDRESS 0x00E0 RW
TEST1 RESET_VALUE 0x00
	DTEST_EN BIT[7:4]
	DTEST BIT[3:0]
		OFF VALUE 0x0
		SEND_REQ VALUE 0x1
		LEVEL VALUE 0x2
		TWO_BIT_WIN VALUE 0x3
		NEXT_WIN_MSB VALUE 0x4
		NEXT_WIN_LSB VALUE 0x5
		ACK_REQ VALUE 0x6
		STATE VALUE 0x7
		MSTR_PSLV_ID VALUE 0x8
		SSLV_ID VALUE 0x9
		INT_HI VALUE 0xA
		INT_LO VALUE 0xB
		PERIPH_HI VALUE 0xC
		PERIPH_LO VALUE 0xD
		CLK_REQ VALUE 0xE
SPMI_BASE BASE 0x00000600  spmiaddr 31:0
spmi MODULE OFFSET=SPMI_BASE+0x00000000 MAX=SPMI_BASE+0x000000FF APRE=SPMI_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.SPMI_BASE.SPMI
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0B
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
ERROR_SYNDROME ADDRESS 0x0008 R
ERROR_SYNDROME RESET_VALUE 0x00
	ERROR_SYNDROME BIT[7:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SPMI_INT_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SPMI_INT_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SPMI_INT_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SPMI_INT_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SPMI_INT_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SPMI_INT_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SPMI_INT_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SPMI_INT_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SPMI_INT_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
SPMI_BUF_CFG ADDRESS 0x0040 RW
SPMI_BUF_CFG RESET_VALUE 0x01
	BUFFER_STRENGTH BIT[1:0]
		LOW10PF VALUE 0x0
		MID20PF VALUE 0x1
		HIGH40PF VALUE 0x2
		VERYHIGH50PF VALUE 0x3
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	SPMI_INT_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	DTEST_EN BIT[7:4]
	SPMI_DTEST_BYP BIT[3]
	DTEST_SEL BIT[2:0]
PON_BASE BASE 0x00000800  ponaddr 31:0
pon MODULE OFFSET=PON_BASE+0x00000000 MAX=PON_BASE+0x000000FF APRE=PON_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.PON_BASE.PON
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x01
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
PON_PBL_STATUS ADDRESS 0x0007 R
PON_PBL_STATUS RESET_VALUE 0xXX
	DVDD_RB_OCCURRED BIT[7]
	XVDD_RB_OCCURRED BIT[6]
	REG_WRITE_ERROR BIT[5]
	REG_RESET_ERROR BIT[4]
	REG_SYNC_ERROR BIT[3]
PON_REASON1 ADDRESS 0x0008 R
PON_REASON1 RESET_VALUE 0xXX
	KPDPWR_N BIT[7]
	CBLPWR_N BIT[6]
	PON1 BIT[5]
	USB_CHG BIT[4]
	DC_CHG BIT[3]
	RTC BIT[2]
	SMPL BIT[1]
	HARD_RESET BIT[0]
WARM_RESET_REASON1 ADDRESS 0x000A R
WARM_RESET_REASON1 RESET_VALUE 0xXX
	KPDPWR_N BIT[7]
	RESIN_N BIT[6]
	KPDPWR_AND_RESIN BIT[5]
	GP2 BIT[4]
	GP1 BIT[3]
	PMIC_WD BIT[2]
	PS_HOLD BIT[1]
	SOFT BIT[0]
WARM_RESET_REASON2 ADDRESS 0x000B R
WARM_RESET_REASON2 RESET_VALUE 0xX0
	TFT BIT[4]
POFF_REASON1 ADDRESS 0x000C R
POFF_REASON1 RESET_VALUE 0xXX
	KPDPWR_N BIT[7]
	RESIN_N BIT[6]
	KPDPWR_AND_RESIN BIT[5]
	GP2 BIT[4]
	GP1 BIT[3]
	PMIC_WD BIT[2]
	PS_HOLD BIT[1]
	SOFT BIT[0]
POFF_REASON2 ADDRESS 0x000D R
POFF_REASON2 RESET_VALUE 0xX0
	STAGE3 BIT[7]
	OTST3 BIT[6]
	UVLO BIT[5]
	TFT BIT[4]
SOFT_RESET_REASON1 ADDRESS 0x000E R
SOFT_RESET_REASON1 RESET_VALUE 0xXX
	KPDPWR_N BIT[7]
	RESIN_N BIT[6]
	KPDPWR_AND_RESIN BIT[5]
	GP2 BIT[4]
	GP1 BIT[3]
	PMIC_WD BIT[2]
	PS_HOLD BIT[1]
	SOFT BIT[0]
SOFT_RESET_REASON2 ADDRESS 0x000F R
SOFT_RESET_REASON2 RESET_VALUE 0xX0
	TFT BIT[4]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0xXX
	PMIC_WD_BARK BIT[6]
	K_R_BARK BIT[5]
	RESIN_BARK BIT[4]
	KPDPWR_BARK BIT[3]
	CBLPWR_ON BIT[2]
	RESIN_ON BIT[1]
	KPDPWR_ON BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	PMIC_WD_BARK BIT[6]
	K_R_BARK BIT[5]
	RESIN_BARK BIT[4]
	KPDPWR_BARK BIT[3]
	CBLPWR_ON BIT[2]
	RESIN_ON BIT[1]
	KPDPWR_ON BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	PMIC_WD_BARK BIT[6]
	K_R_BARK BIT[5]
	RESIN_BARK BIT[4]
	KPDPWR_BARK BIT[3]
	CBLPWR_ON BIT[2]
	RESIN_ON BIT[1]
	KPDPWR_ON BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	PMIC_WD_BARK BIT[6]
	K_R_BARK BIT[5]
	RESIN_BARK BIT[4]
	KPDPWR_BARK BIT[3]
	CBLPWR_ON BIT[2]
	RESIN_ON BIT[1]
	KPDPWR_ON BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	PMIC_WD_BARK BIT[6]
	K_R_BARK BIT[5]
	RESIN_BARK BIT[4]
	KPDPWR_BARK BIT[3]
	CBLPWR_ON BIT[2]
	RESIN_ON BIT[1]
	KPDPWR_ON BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	PMIC_WD_BARK BIT[6]
	K_R_BARK BIT[5]
	RESIN_BARK BIT[4]
	KPDPWR_BARK BIT[3]
	CBLPWR_ON BIT[2]
	RESIN_ON BIT[1]
	KPDPWR_ON BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	PMIC_WD_BARK BIT[6]
	K_R_BARK BIT[5]
	RESIN_BARK BIT[4]
	KPDPWR_BARK BIT[3]
	CBLPWR_ON BIT[2]
	RESIN_ON BIT[1]
	KPDPWR_ON BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0xXX
	PMIC_WD_BARK BIT[6]
	K_R_BARK BIT[5]
	RESIN_BARK BIT[4]
	KPDPWR_BARK BIT[3]
	CBLPWR_ON BIT[2]
	RESIN_ON BIT[1]
	KPDPWR_ON BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0xXX
	PMIC_WD_BARK BIT[6]
	K_R_BARK BIT[5]
	RESIN_BARK BIT[4]
	KPDPWR_BARK BIT[3]
	CBLPWR_ON BIT[2]
	RESIN_ON BIT[1]
	KPDPWR_ON BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
KPDPWR_N_RESET_S1_TIMER ADDRESS 0x0040 RW
KPDPWR_N_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
KPDPWR_N_RESET_S2_TIMER ADDRESS 0x0041 RW
KPDPWR_N_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
KPDPWR_N_RESET_S2_CTL ADDRESS 0x0042 RW
KPDPWR_N_RESET_S2_CTL RESET_VALUE 0x04
	S2_RESET_EN BIT[7]
	RESET_TYPE BIT[3:0]
RESIN_N_RESET_S1_TIMER ADDRESS 0x0044 RW
RESIN_N_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
RESIN_N_RESET_S2_TIMER ADDRESS 0x0045 RW
RESIN_N_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
RESIN_N_RESET_S2_CTL ADDRESS 0x0046 RW
RESIN_N_RESET_S2_CTL RESET_VALUE 0x04
	S2_RESET_EN BIT[7]
	RESET_TYPE BIT[3:0]
RESIN_AND_KPDPWR_RESET_S1_TIMER ADDRESS 0x0048 RW
RESIN_AND_KPDPWR_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
RESIN_AND_KPDPWR_RESET_S2_TIMER ADDRESS 0x0049 RW
RESIN_AND_KPDPWR_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
RESIN_AND_KPDPWR_RESET_S2_CTL ADDRESS 0x004A RW
RESIN_AND_KPDPWR_RESET_S2_CTL RESET_VALUE 0x04
	S2_RESET_EN BIT[7]
	RESET_TYPE BIT[3:0]
GP2_RESET_S1_TIMER ADDRESS 0x004C RW
GP2_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
GP2_RESET_S2_TIMER ADDRESS 0x004D RW
GP2_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
GP2_RESET_S2_CTL ADDRESS 0x004E RW
GP2_RESET_S2_CTL RESET_VALUE 0x04
	S2_RESET_EN BIT[7]
	RESET_TYPE BIT[3:0]
GP1_RESET_S1_TIMER ADDRESS 0x0050 RW
GP1_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
GP1_RESET_S2_TIMER ADDRESS 0x0051 RW
GP1_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
GP1_RESET_S2_CTL ADDRESS 0x0052 RW
GP1_RESET_S2_CTL RESET_VALUE 0x04
	S2_RESET_EN BIT[7]
	RESET_TYPE BIT[3:0]
PMIC_WD_RESET_S1_TIMER ADDRESS 0x0054 RW
PMIC_WD_RESET_S1_TIMER RESET_VALUE 0x1F
	S1_TIMER BIT[6:0]
PMIC_WD_RESET_S2_TIMER ADDRESS 0x0055 RW
PMIC_WD_RESET_S2_TIMER RESET_VALUE 0x01
	S2_TIMER BIT[6:0]
PMIC_WD_RESET_S2_CTL ADDRESS 0x0056 RW
PMIC_WD_RESET_S2_CTL RESET_VALUE 0x86
	S2_RESET_EN BIT[7]
	RESET_TYPE BIT[3:0]
PMIC_WD_RESET_PET ADDRESS 0x0057 W
PMIC_WD_RESET_PET RESET_VALUE 0x00
	WATCHDOG_PET BIT[0]
PS_HOLD_RESET_CTL ADDRESS 0x005A RW
PS_HOLD_RESET_CTL RESET_VALUE 0x84
	S2_RESET_EN BIT[7]
	RESET_TYPE BIT[3:0]
SW_RESET_S2_CTL ADDRESS 0x0062 RW
SW_RESET_S2_CTL RESET_VALUE 0x00
	SW_RESET_EN BIT[7]
	RESET_TYPE BIT[3:0]
SW_RESET_GO ADDRESS 0x0063 W
SW_RESET_GO RESET_VALUE 0x00
	SW_RESET_GO BIT[7:0]
OVERTEMP_RESET_CTL ADDRESS 0x0066 RW
OVERTEMP_RESET_CTL RESET_VALUE 0x84
	S2_RESET_EN BIT[7]
	RESET_TYPE BIT[3:0]
TFT_RESET_CTL ADDRESS 0x006A RW
TFT_RESET_CTL RESET_VALUE 0x04
	S2_RESET_EN BIT[7]
	RESET_TYPE BIT[3:0]
PULL_CTL ADDRESS 0x0070 RW
PULL_CTL RESET_VALUE 0x0F
	PON1_PD_EN BIT[3]
	CBLPWR_N_PU_EN BIT[2]
	KPDPWR_N_PU_EN BIT[1]
	RESIN_N_PU_EN BIT[0]
DEBOUNCE_CTL ADDRESS 0x0071 RW
DEBOUNCE_CTL RESET_VALUE 0x00
	DEBOUNCE BIT[2:0]
RESET_S3_SRC ADDRESS 0x0074 RW
RESET_S3_SRC RESET_VALUE 0x00
	RESET_S3_SOURCE BIT[1:0]
RESET_S3_TIMER ADDRESS 0x0075 RW
RESET_S3_TIMER RESET_VALUE 0x06
	S3_TIMER BIT[2:0]
PON_TRIGGER_EN ADDRESS 0x0080 RW
PON_TRIGGER_EN RESET_VALUE 0xFE
	KPDPWR_N BIT[7]
	CBLPWR_N BIT[6]
	PON1 BIT[5]
	USB_CHG BIT[4]
	DC_CHG BIT[3]
	RTC BIT[2]
	SMPL BIT[1]
OPTION_BITS ADDRESS 0x0082 RW
OPTION_BITS RESET_VALUE 0xC0
	PMIC_WD_EN BIT[7]
	CLOCK_50K_EN BIT[6]
	MBG_EN BIT[5]
	VPH_PWR_EN BIT[4]
UVLO ADDRESS 0x0088 RW
UVLO RESET_VALUE 0x05
	UVLO_DLY BIT[2:0]
AVDD_VPH ADDRESS 0x008A RW
AVDD_VPH RESET_VALUE 0x30
	AVDD_HPM_EN BIT[5]
	AVDD_REF_OVR BIT[4]
PERPH_RB_SPARE ADDRESS 0x008C RW
PERPH_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]
DVDD_RB_SPARE ADDRESS 0x008D RW
DVDD_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]
XVDD_RB_SPARE ADDRESS 0x008E RW
XVDD_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]
SOFT_RB_SPARE ADDRESS 0x008F RW
SOFT_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]
PON1_INTERFACE ADDRESS 0x0090 RW
PON1_INTERFACE RESET_VALUE 0x00
	PON_OUT BIT[7]
PBS_INTERFACE ADDRESS 0x0091 RW
PBS_INTERFACE RESET_VALUE 0x00
	ACK_NACK BIT[6]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	PMIC_WD_BARK BIT[6]
	K_R_BARK BIT[5]
	RESIN_BARK BIT[4]
	KPDPWR_BARK BIT[3]
	CBLPWR_ON BIT[2]
	RESIN_ON BIT[1]
	KPDPWR_ON BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	UVLO_TEST_EN BIT[7]
	FORCE_VPH_MAX BIT[6]
	FORCE_AVDD_OK BIT[5]
	FAST_ON BIT[4]
	FORCE_ON BIT[3]
	BYPASS_TRIM_COPY BIT[2]
TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
	ATEST2_AVDD BIT[7]
	ATEST2_DVDD BIT[6]
	ATEST2_AVDD_OK BIT[5]
	ATEST1_VBG BIT[4]
	DTEST_EN BIT[3:0]
TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x0C
	SEL_FSM BIT[7:4]
	PON_WARM_REASON_CLEAR BIT[3]
	USE_MSME_FOR_DVDD BIT[2]
	STAY_ON BIT[1]
TEST4 ADDRESS 0x00E5 R
TEST4 RESET_VALUE 0xX0
	FSM_STATE BIT[7:4]
TEST5 ADDRESS 0x00E6 RW
TEST5 RESET_VALUE 0x00
	MASK_DVDD_RB BIT[6]
	MASK_SHUTDOWN1_RB BIT[5]
	MASK_SHUTDOWN2_RB BIT[4]
	MASK_WARM_RB BIT[3]
	MASK_GLOBAL_SOFT_RB BIT[2]
VMAX_SEL ADDRESS 0x00E7 RW
VMAX_SEL RESET_VALUE 0x00
	VMAX_SEL BIT[7:0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
	TRIM_NUM BIT[7:0]
PON_TRIM ADDRESS 0x00F1 RW
PON_TRIM RESET_VALUE 0x88
	PON_BG_TRIM BIT[7:4]
	AVDD_REG_TRIM BIT[3:0]
PON_CNTL_2_TRIM ADDRESS 0x00F2 RW
PON_CNTL_2_TRIM RESET_VALUE 0xAE
	UVLO_THRESH BIT[7:3]
	UVLO_VOLT_HYST BIT[2:1]
MISC_BASE BASE 0x00000900  miscaddr 31:0
misc MODULE OFFSET=MISC_BASE+0x00000000 MAX=MISC_BASE+0x000000FF APRE=MISC_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.MISC_BASE.MISC
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x14
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
	SUBTYPE BIT[7:0]
XVDD_DVDD_SRC_CTL ADDRESS 0x0042 RW
XVDD_DVDD_SRC_CTL RESET_VALUE 0x01
	XVDD_DVDD_SRC_CTRL BIT[0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
TEST_ACCESS ADDRESS 0x00E0 RW
TEST_ACCESS RESET_VALUE 0x00
	TEST_ACCESS_EN BIT[7]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x00
	NUM_TRIM BIT[7:0]
VREFLPDDR_BASE BASE 0x00000A00  vreflpddraddr 31:0
vreflpddr MODULE OFFSET=VREFLPDDR_BASE+0x00000000 MAX=VREFLPDDR_BASE+0x000000FF APRE=VREFLPDDR_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.VREFLPDDR_BASE.VREFLPDDR
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x14
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	VREF_OK BIT[7]
	VREF_LPDDR_OK BIT[6]
VREF_LPDDR2_EN ADDRESS 0x0044 RW
VREF_LPDDR2_EN RESET_VALUE 0x80
	REF_EN BIT[7]
	FOLLOW_HW_EN2 BIT[1]
	FOLLOW_HW_EN1 BIT[0]
EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	PERPH_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0D
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
	NUM_TRIM BIT[7:0]
TRIM_VAL ADDRESS 0x00F1 RW
TRIM_VAL RESET_VALUE 0x08
	VREF_LPDDR2_TRIM_VALUE BIT[3:0]
BUA_BASE BASE 0x00001C00  buaaddr 31:0
bua MODULE OFFSET=BUA_BASE+0x00000000 MAX=BUA_BASE+0x000000FF APRE=BUA_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.BUA_BASE.BUA
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1E
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xX0
	BUA_OK BIT[7]
	BATT_GONE_DETECTED BIT[6]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	UICC2_ALARM_DETECTED BIT[1]
	UICC1_ALARM_DETECTED BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x0X
	UICC2_ALARM_STS BIT[2]
	UICC1_ALARM_STS BIT[1]
	BATT_ALARM_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	UICC2_ALARM_TYPE BIT[2]
	UICC1_ALARM_TYPE BIT[1]
	BATT_ALARM_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	UICC2_ALARM_HIGH BIT[2]
	UICC1_ALARM_HIGH BIT[1]
	BATT_ALARM_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	UICC2_ALARM_LOW BIT[2]
	UICC1_ALARM_LOW BIT[1]
	BATT_ALARM_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	UICC2_ALARM_LATCHED_CLR BIT[2]
	UICC1_ALARM_LATCHED_CLR BIT[1]
	BATT_ALARM_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	UICC2_ALARM_EN_SET BIT[2]
	UICC1_ALARM_EN_SET BIT[1]
	BATT_ALARM_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	UICC2_ALARM_EN_CLR BIT[2]
	UICC1_ALARM_EN_CLR BIT[1]
	BATT_ALARM_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	UICC2_ALARM_LATCHED_STS BIT[2]
	UICC1_ALARM_LATCHED_STS BIT[1]
	BATT_ALARM_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	UICC2_ALARM_PENDING_STS BIT[2]
	UICC1_ALARM_PENDING_STS BIT[1]
	BATT_ALARMPENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
BUA_CTL1 ADDRESS 0x0040 RW
BUA_CTL1 RESET_VALUE 0x06
	LDO_SHUTDOWN_DELAY BIT[2:0]
EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	BUA_EN BIT[7]
EN_CTL2 ADDRESS 0x0047 RW
EN_CTL2 RESET_VALUE 0x00
	EN_VREF_BATT_THERM BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	UICC2_ALARM_TEST_VAL BIT[2]
	UICC1_ALARM_TEST_VAL BIT[1]
	BATT_ALARM_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	DTEST BIT[2:0]
TEMP_ALARM_BASE BASE 0x00002400  temp_alarmaddr 31:0
temp_alarm MODULE OFFSET=TEMP_ALARM_BASE+0x00000000 MAX=TEMP_ALARM_BASE+0x000000FF APRE=TEMP_ALARM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.TEMP_ALARM_BASE.TEMP_ALARM
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x09
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	TEMP_ALARM_OK BIT[7]
	ST3_SHUTDOWN_STS BIT[3]
	ST2_SHUTDOWN_STS BIT[2]
	TEMP_ALARM_FSM_STATE BIT[1:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	TEMP_ALARM_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	TEMP_ALARM_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	TEMP_ALARM_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	TEMP_ALARM_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	TEMP_ALARM_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	TEMP_ALARM_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	TEMP_ALARM_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	TEMP_ALARM_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	TEMP_ALARM_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
SHUTDOWN_CTL1 ADDRESS 0x0040 RW
SHUTDOWN_CTL1 RESET_VALUE 0x01
	OVRD_ST3_EN BIT[7]
	OVRD_ST2_EN BIT[6]
	TEMP_THRESH_CNTRL BIT[1:0]
SHUTDOWN_CTL2 ADDRESS 0x0042 W
SHUTDOWN_CTL2 RESET_VALUE 0x00
	ST3_SHUTDOWN_CLR BIT[7]
	ST2_SHUTDOWN_CLR BIT[6]
EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x01
	TEMP_ALARM_EN BIT[7]
	FOLLOW_TEMP_ALARM_HW_EN BIT[0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	TEMP_ALARM_STS_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	DTEST_STAT BIT[3]
	ATEST_BUF_VTEMP BIT[2]
	ATEST2 BIT[1:0]
TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
	ATEST_VTEMP BIT[3]
	DTEST_STAT BIT[2]
	ATEST_THRESHOLD BIT[1]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
	TRIM_NUM BIT[7:0]
TRIM_OFFSET ADDRESS 0x00F1 RW
TRIM_OFFSET RESET_VALUE 0x1F
	OFFSET BIT[5:0]
MBG1_BASE BASE 0x00002C00  mbg1addr 31:0
mbg1 MODULE OFFSET=MBG1_BASE+0x00000000 MAX=MBG1_BASE+0x000000FF APRE=MBG1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.MBG1_BASE.MBG1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0E
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	MBG_OK BIT[7]
	NPM_TRUE BIT[1]
MODE_CTRL ADDRESS 0x0044 RW
MODE_CTRL RESET_VALUE 0x91
	FORCE_NPM BIT[7]
	NPM_FOLLOW_SLEEPB BIT[4]
	FORCE_FASTVBG BIT[3]
	FORCE_MBGCC_EN BIT[2]
	FORCE_IPTAT_EN BIT[1]
	FORCE_IREF_EN BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	MBG_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	ATEST1 BIT[6:4]
	ATEST2 BIT[2:0]
TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x02
	DIS_BUFFS BIT[4]
	DISCON_CAPS BIT[3]
	OB_FAST_TRIM_MODE_EN BIT[2]
	MBG_CC_RES_TRIM BIT[1:0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x08
	TRIM_NUM BIT[7:0]
MBG_TRIM1 ADDRESS 0x00F1 RW
MBG_TRIM1 RESET_VALUE 0x40
	VBG0_TRIM BIT[6:0]
MBG_TRIM2 ADDRESS 0x00F2 RW
MBG_TRIM2 RESET_VALUE 0x10
	ISLEEP_TRIM BIT[4:0]
MBG_TRIM3 ADDRESS 0x00F3 RW
MBG_TRIM3 RESET_VALUE 0x20
	IPTAT_TRIM BIT[5:0]
MBG_TRIM4 ADDRESS 0x00F4 RW
MBG_TRIM4 RESET_VALUE 0x20
	MBG_CC_TRIM BIT[5:0]
MBG_TRIM5 ADDRESS 0x00F5 RW
MBG_TRIM5 RESET_VALUE 0x40
	IREF_TRIM BIT[6:0]
MBG_TRIM6 ADDRESS 0x00F6 RW
MBG_TRIM6 RESET_VALUE 0x20
	VBG1P25_TRIM BIT[5:0]
MBG_TRIM7 ADDRESS 0x00F7 RW
MBG_TRIM7 RESET_VALUE 0x08
	VBG0P625_TRIM BIT[3:0]
MBG_TRIM8 ADDRESS 0x00F8 RW
MBG_TRIM8 RESET_VALUE 0x08
	VBG0P3125_TRIM BIT[3:0]
VADC1_USR_BASE BASE 0x00003100  vadc1_usraddr 31:0
vadc1_usr MODULE OFFSET=VADC1_USR_BASE+0x00000000 MAX=VADC1_USR_BASE+0x000000FF APRE=VADC1_USR_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.VADC1_USR_BASE.VADC1_USR
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
	OP_MODE BIT[4:3]
		NORM_MODE VALUE 0x0
		CONV_SEQ_MODE VALUE 0x1
		MEAS_INT_MODE VALUE 0x2
	MEAS_INTERVAL_EN_STS BIT[2]
	REQ_STS BIT[1]
	EOC BIT[0]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	CONV_SEQ_STATE BIT[7:3]
	FIFO_NOT_EMPTY_FLAG BIT[1]
	CONV_SEQ_TIMEOUT_STS BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LOW_THR_INT_RT_STS BIT[4]
	HIGH_THR_INT_RT_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_RT_STS BIT[2]
	FIFO_NOT_EMPTY_INT_RT_STS BIT[1]
	EOC_INT_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LOW_THR_INT_SET_TYPE BIT[4]
	HIGH_THR_INT_SET_TYPE BIT[3]
	CONV_SEQ_TIMEOUT_INT_SET_TYPE BIT[2]
	FIFO_NOT_EMPTY_INT_SET_TYPE BIT[1]
	EOC_SET_INT_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LOW_THR_INT_HIGH BIT[4]
	HIGH_THR_INT_HIGH BIT[3]
	CONV_SEQ_TIMEOUT_INT_HIGH BIT[2]
	FIFO_NOT_EMPTY_INT_HIGH BIT[1]
	EOC_INT_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LOW_THR_INT_HIGH BIT[4]
	HIGH_THR_INT_HIGH BIT[3]
	CONV_SEQ_TIMEOUT_INT_LOW BIT[2]
	FIFO_NOT_EMPTY_INT_LOW BIT[1]
	EOC_INT_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LOW_THR_INT_LATCHED_CLR BIT[4]
	HIGH_THR_INT_LATCHED_CLR BIT[3]
	CONV_SEQ_TIMEOUT_INT_LATCHED_CLR BIT[2]
	FIFO_NOT_EMPTY_INT_LATCHED_CLR BIT[1]
	EOC_INT_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LOW_THR_INT_EN_SET BIT[4]
	HIGH_THR_INT_EN_SET BIT[3]
	CONV_SEQ_TIMEOUT_INT_EN_SET BIT[2]
	FIFO_NOT_EMPTY_INT_EN_SET BIT[1]
	EOC_INT_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LOW_THR_INT_EN_CLR BIT[4]
	HIGH_THR_INT_EN_CLR BIT[3]
	CONV_SEQ_TIMEOUT_INT_EN_CLR BIT[2]
	FIFO_NOT_EMPTY_INT_EN_CLR BIT[1]
	EOC_INT_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LOW_THR_INT_LATCHED_STS BIT[4]
	HIGH_THR_INT_LATCHED_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_LATCHED_STS BIT[2]
	FIFO_NOT_EMPTY_INT_LATCHED_STS BIT[1]
	EOC_INT_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LOW_THR_INT_PENDING_STS BIT[4]
	HIGH_THR_INT_PENDING_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_PENDING_STS BIT[2]
	FIFO_NOT_EMPTY_INT_PENDING_STS BIT[1]
	EOC_INT_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x03
	OP_MODE BIT[4:3]
		NORM_MODE VALUE 0x0
		CONV_SEQ_MODE VALUE 0x1
		MEAS_INT_MODE VALUE 0x2
	VREF_XO_THM_FORCE BIT[2]
	AMUX_TRIM_EN BIT[1]
	ADC_TRIM_EN BIT[0]
EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	ADC_EN BIT[7]
ADC_CH_SEL_CTL ADDRESS 0x0048 RW
ADC_CH_SEL_CTL RESET_VALUE 0x06
	ADC_CH_SEL BIT[7:0]
		MUX1_USBIN VALUE 0x00
		MUX2_DCIN VALUE 0x01
		MUX3_VCHG_SNS VALUE 0x02
		MUX4_SPARE1_X03 VALUE 0x03
		MUX5_SPARE2_X03 VALUE 0x04
		MUX6_VCOIN VALUE 0x05
		MUX7_VBAT_SNS VALUE 0x06
		MUX8_VSYS VALUE 0x07
		MUX9_DIE_TEMP VALUE 0x08
		MUX10_0P625VREF VALUE 0x09
		MUX11_1P25VREF VALUE 0x0A
		MUX12_CHG_TEMP VALUE 0x0B
		MUX13_SPARE1 VALUE 0x0C
		MUX14_SPARE2 VALUE 0x0D
		MUX15_GND_REF VALUE 0x0E
		MUX16_VDD_VADC VALUE 0x0F
		P_MUX1_DIV1_MPP1 VALUE 0x10
		P_MUX2_DIV1_MPP2 VALUE 0x11
		P_MUX3_DIV1_MPP3 VALUE 0x12
		P_MUX4_DIV1_MPP4 VALUE 0x13
		P_MUX5_DIV1_MPP5 VALUE 0x14
		P_MUX6_DIV1_MPP6 VALUE 0x15
		P_MUX7_DIV1_MPP7 VALUE 0x16
		P_MUX8_DIV1_MPP8 VALUE 0x17
		P_MUX9_DIV1_ATEST1 VALUE 0x18
		P_MUX10_DIV1_ATEST2 VALUE 0x19
		P_MUX11_DIV1_ATEST3 VALUE 0x1A
		P_MUX12_DIV1_ATEST4 VALUE 0x1B
		P_MUX13_DIV1_ATEST5 VALUE 0x1C
		P_MUX14_DIV1_ATEST6 VALUE 0x1D
		P_MUX15_DIV1_ATEST7 VALUE 0x1E
		P_MUX16_DIV1_ATEST8 VALUE 0x1F
		P_MUX1_DIV3_MPP1 VALUE 0x20
		P_MUX2_DIV3_MPP2 VALUE 0x21
		P_MUX3_DIV3_MPP3 VALUE 0x22
		P_MUX4_DIV3_MPP4 VALUE 0x23
		P_MUX5_DIV3_MPP5 VALUE 0x24
		P_MUX6_DIV3_MPP6 VALUE 0x25
		P_MUX7_DIV3_MPP7 VALUE 0x26
		P_MUX8_DIV3_MPP8 VALUE 0x27
		P_MUX9_DIV3_ATEST1 VALUE 0x28
		P_MUX10_DIV3_ATEST2 VALUE 0x29
		P_MUX11_DIV3_ATEST3 VALUE 0x2A
		P_MUX12_DIV3_ATEST4 VALUE 0x2B
		P_MUX13_DIV3_ATEST5 VALUE 0x2C
		P_MUX14_DIV3_ATEST6 VALUE 0x2D
		P_MUX15_DIV3_ATEST7 VALUE 0x2E
		P_MUX16_DIV3_ATEST8 VALUE 0x2F
		LR_MUX_1_BAT_THERM VALUE 0x30
		LR_MUX_2_BAT_ID VALUE 0x31
		LR_MUX_3_XO_THERM VALUE 0x32
		LR_MUX_4_AMUX_THM1 VALUE 0x33
		LR_MUX_5_AMUX_THM2 VALUE 0x34
		LR_MUX_6_AMUX_THM3 VALUE 0x35
		LR_MUX_7_HW_ID VALUE 0x36
		LR_MUX_8_AMUX_THM4 VALUE 0x37
		LR_MUX_9_AMUX_THM5 VALUE 0x38
		LR_MUX_10_USB_ID VALUE 0x39
		AMUX_PU1 VALUE 0x3A
		AMUX_PU2 VALUE 0x3B
		LR_MUX_3_BUF_XO_THERM_BUF VALUE 0x3C
		LR_MUX_1_PU1_BAT_THERM VALUE 0x70
		LR_MUX_2_PU1_BAT_ID VALUE 0x71
		LR_MUX_3_PU1_XO_THERM VALUE 0x72
		LR_MUX_4_PU1_AMUX_THM1 VALUE 0x73
		LR_MUX_5_PU1_AMUX_THM2 VALUE 0x74
		LR_MUX_6_PU1_AMUX_THM3 VALUE 0x75
		LR_MUX_7_PU1_HW_ID VALUE 0x76
		LR_MUX_8_PU1_AMUX_THM4 VALUE 0x77
		LR_MUX_9_PU1_AMUX_THM5 VALUE 0x78
		LR_MUX_10_PU1_USB_ID VALUE 0x79
		LR_MUX_3_BUF_PU1_XO_THERM_BUF VALUE 0x7C
		LR_MUX_1_PU2_BAT_THERM VALUE 0xB0
		LR_MUX_2_PU2_BAT_ID VALUE 0xB1
		LR_MUX_3_PU2_XO_THERM VALUE 0xB2
		LR_MUX_4_PU2_AMUX_THM1 VALUE 0xB3
		LR_MUX_5_PU2_AMUX_THM2 VALUE 0xB4
		LR_MUX_6_PU2_AMUX_THM3 VALUE 0xB5
		LR_MUX_7_PU2_HW_ID VALUE 0xB6
		LR_MUX_8_PU2_AMUX_THM4 VALUE 0xB7
		LR_MUX_9_PU2_AMUX_THM5 VALUE 0xB8
		LR_MUX_10_PU2_USB_ID VALUE 0xB9
		LR_MUX_3_BUF_PU2_XO_THERM_BUF VALUE 0xBC
		LR_MUX_1_PU1_AND_2_BAT_THERM VALUE 0xF0
		LR_MUX_2_PU1_AND_2_BAT_ID VALUE 0xF1
		LR_MUX_3_PU1_AND_2_XO_THERM VALUE 0xF2
		LR_MUX_4_PU1_AND_2_AMUX_THM1 VALUE 0xF3
		LR_MUX_5_PU1_AND_2_AMUX_THM2 VALUE 0xF4
		LR_MUX_6_PU1_AND_2_AMUX_THM3 VALUE 0xF5
		LR_MUX_7_PU1_AND_2_HW_ID VALUE 0xF6
		LR_MUX_8_PU1_AND_2_AMUX_THM4 VALUE 0xF7
		LR_MUX_9_PU1_AND_2_AMUX_THM5 VALUE 0xF8
		LR_MUX_10_PU1_AND_2_USB_ID VALUE 0xF9
		LR_MUX_3_BUF_PU1_AND_2_XO_THERM_BUF VALUE 0xFC
		ALL_OFF VALUE 0xFF
ADC_DIG_PARAM ADDRESS 0x0050 RW
ADC_DIG_PARAM RESET_VALUE 0x04
	DEC_RATIO_SEL BIT[3:2]
		DECI_512 VALUE 0x0
		DECI_1K VALUE 0x1
		DECI_2K VALUE 0x2
		DECI_4K VALUE 0x3
	CLK_SEL BIT[1:0]
		CLK_SEL_2P4MHZ VALUE 0x0
		CLK_SEL_4P8MHZ VALUE 0x1
		CLK_SEL_9P6MHZ VALUE 0x2
		CLK_SEL_19P2MHZ VALUE 0x3
HW_SETTLE_DELAY ADDRESS 0x0051 RW
HW_SETTLE_DELAY RESET_VALUE 0x00
	HW_SETTLE_DELAY BIT[3:0]
		HW_SETTLE_DELAY_0US VALUE 0x0
		HW_SETTLE_DELAY_100US VALUE 0x1
		HW_SETTLE_DELAY_200US VALUE 0x2
		HW_SETTLE_DELAY_30US VALUE 0x3
		HW_SETTLE_DELAY_400US VALUE 0x4
		HW_SETTLE_DELAY_500US VALUE 0x5
		HW_SETTLE_DELAY_600US VALUE 0x6
		HW_SETTLE_DELAY_700US VALUE 0x7
		HW_SETTLE_DELAY_800US VALUE 0x8
		HW_SETTLE_DELAY_900US VALUE 0x9
		HW_SETTLE_DELAY_1MS VALUE 0xA
		HW_SETTLE_DELAY_2MS VALUE 0xB
		HW_SETTLE_DELAY_4MS VALUE 0xC
		HW_SETTLE_DELAY_6MS VALUE 0xD
		HW_SETTLE_DELAY_8MS VALUE 0xE
		HW_SETTLE_DELAY_10MS VALUE 0xF
CONV_REQ ADDRESS 0x0052 W
CONV_REQ RESET_VALUE 0x00
	REQ BIT[7]
CONV_SEQ_CTL ADDRESS 0x0054 RW
CONV_SEQ_CTL RESET_VALUE 0x45
	CONV_SEQ_HOLDOFF BIT[7:4]
		SEQ_HOLD_25US VALUE 0x0
		SEQ_HOLD_50US VALUE 0x1
		SEQ_HOLD_75US VALUE 0x2
		SEQ_HOLD_100US VALUE 0x3
		SEQ_HOLD_125US VALUE 0x4
		SEQ_HOLD_150US VALUE 0x5
		SEQ_HOLD_175US VALUE 0x6
		SEQ_HOLD_200US VALUE 0x7
		SEQ_HOLD_225US VALUE 0x8
		SEQ_HOLD_250US VALUE 0x9
		SEQ_HOLD_275US VALUE 0xA
		SEQ_HOLD_300US VALUE 0xB
		SEQ_HOLD_325US VALUE 0xC
		SEQ_HOLD_350US VALUE 0xD
		SEQ_HOLD_375US VALUE 0xE
		SEQ_HOLD_400US VALUE 0xF
	CONV_SEQ_TIMEOUT BIT[3:0]
		SEQ_TIMEOUT_0MS VALUE 0x0
		SEQ_TIMEOUT_1MS VALUE 0x1
		SEQ_TIMEOUT_2MS VALUE 0x2
		SEQ_TIMEOUT_3MS VALUE 0x3
		SEQ_TIMEOUT_4MS VALUE 0x4
		SEQ_TIMEOUT_5MS VALUE 0x5
		SEQ_TIMEOUT_6MS VALUE 0x6
		SEQ_TIMEOUT_7MS VALUE 0x7
		SEQ_TIMEOUT_8MS VALUE 0x8
		SEQ_TIMEOUT_9MS VALUE 0x9
		SEQ_TIMEOUT_10MS VALUE 0xA
		SEQ_TIMEOUT_11MS VALUE 0xB
		SEQ_TIMEOUT_12MS VALUE 0xC
		SEQ_TIMEOUT_13MS VALUE 0xD
		SEQ_TIMEOUT_14MS VALUE 0xE
		SEQ_TIMEOUT_15MS VALUE 0xF
CONV_SEQ_TRIG_CTL ADDRESS 0x0055 RW
CONV_SEQ_TRIG_CTL RESET_VALUE 0x00
	CONV_SEQ_TRIG_COND BIT[7]
	CONV_SEQ_TRIG_SEL BIT[1:0]
MEAS_INTERVAL_CTL ADDRESS 0x0057 RW
MEAS_INTERVAL_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_TIME BIT[3:0]
		MEAS_INTERVAL_0MS VALUE 0x0
		MEAS_INTERVAL_1P0MS VALUE 0x1
		MEAS_INTERVAL_2P0MS VALUE 0x2
		MEAS_INTERVAL_3P9MS VALUE 0x3
		MEAS_INTERVAL_7P8MS VALUE 0x4
		MEAS_INTERVAL_15P6MS VALUE 0x5
		MEAS_INTERVAL_31P3MS VALUE 0x6
		MEAS_INTERVAL_62P5MS VALUE 0x7
		MEAS_INTERVAL_125MS VALUE 0x8
		MEAS_INTERVAL_250MS VALUE 0x9
		MEAS_INTERVAL_500MS VALUE 0xA
		MEAS_INTERVAL_1S VALUE 0xB
		MEAS_INTERVAL_2S VALUE 0xC
		MEAS_INTERVAL_4S VALUE 0xD
		MEAS_INTERVAL_8S VALUE 0xE
		MEAS_INTERVAL_16S VALUE 0xF
MEAS_INTERVAL_OP_CTL ADDRESS 0x0059 RW
MEAS_INTERVAL_OP_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_OP BIT[7]
FAST_AVG_CTL ADDRESS 0x005A RW
FAST_AVG_CTL RESET_VALUE 0x00
	FAST_AVG_SAMPLES BIT[3:0]
FAST_AVG_EN ADDRESS 0x005B RW
FAST_AVG_EN RESET_VALUE 0x00
	FAST_AVG_EN BIT[7]
LOW_THR0 ADDRESS 0x005C RW
LOW_THR0 RESET_VALUE 0x00
	LOW_THR_7_0 BIT[7:0]
LOW_THR1 ADDRESS 0x005D RW
LOW_THR1 RESET_VALUE 0x00
	LOW_THR_15_8 BIT[7:0]
HIGH_THR0 ADDRESS 0x005E RW
HIGH_THR0 RESET_VALUE 0xFF
	HIGH_THR_7_0 BIT[7:0]
HIGH_THR1 ADDRESS 0x005F RW
HIGH_THR1 RESET_VALUE 0xFF
	HIGH_THR_15_8 BIT[7:0]
DATA0 ADDRESS 0x0060 R
DATA0 RESET_VALUE 0xXX
	DATA_7_0 BIT[7:0]
DATA1 ADDRESS 0x0061 R
DATA1 RESET_VALUE 0xXX
	DATA_15_8 BIT[7:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0B
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LOW_THR_INT_TEST_VAL BIT[4]
	HIGH_THR_INT_TEST_VAL BIT[3]
	CONV_SEQ_TIMEOUT_INT_TEST_VAL BIT[2]
	FIFO_NOT_EMPTY_INT_TEST_VAL BIT[1]
	EOC_INT_TEST_VAL BIT[0]
TEST1_ADC_ANA_PARAM ADDRESS 0x00E2 RW
TEST1_ADC_ANA_PARAM RESET_VALUE 0xA0
	HS_MODE_EN BIT[7]
	IOTA1_CTL BIT[6:5]
	IOTA2_CTL BIT[4]
	IBUF_CTL BIT[3]
	XOADC_EN BIT[0]
TEST2_ADC_DIG_PARAM ADDRESS 0x00E3 RW
TEST2_ADC_DIG_PARAM RESET_VALUE 0x80
	DEM_EN BIT[7]
	SEL_SHIFT BIT[1:0]
TEST3_ADC_RSV ADDRESS 0x00E4 RW
TEST3_ADC_RSV RESET_VALUE 0x00
	SINC_FILT_SEL BIT[3]
	RESET_SINC_FILT BIT[0]
TEST4_ADC_ATEST ADDRESS 0x00E5 RW
TEST4_ADC_ATEST RESET_VALUE 0x28
	REF_EN BIT[7]
	VICM_SEL BIT[6:5]
	VOCM_SEL BIT[4:3]
	ATEST_SEL BIT[2:0]
TEST5_AMUX_ATEST ADDRESS 0x00E6 RW
TEST5_AMUX_ATEST RESET_VALUE 0x00
	ATEST2_SEL BIT[2]
	ATEST1_SEL BIT[1]
	CAL_EN BIT[0]
TEST6_DTEST ADDRESS 0x00E7 RW
TEST6_DTEST RESET_VALUE 0x00
	SEL_FSM BIT[5:4]
	DTEST_SEL BIT[3:0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x05
	NUM_TRIM BIT[7:0]
TRIM1_ADC ADDRESS 0x00F1 RW
TRIM1_ADC RESET_VALUE 0x0F
	DAC_REF BIT[4:0]
TRIM1_AMUX ADDRESS 0x00F2 RW
TRIM1_AMUX RESET_VALUE 0x1F
	PRESCALE_167_RATIO BIT[5:0]
TRIM2_AMUX ADDRESS 0x00F3 RW
TRIM2_AMUX RESET_VALUE 0x3F
	PRESCALE_333_RATIO BIT[6:0]
TRIM4_AMUX ADDRESS 0x00F4 RW
TRIM4_AMUX RESET_VALUE 0x1F
	BUF_LOW_OFFSET BIT[5:0]
TRIM5_AMUX ADDRESS 0x00F5 RW
TRIM5_AMUX RESET_VALUE 0x1F
	BUF_HIGH_OFFSET BIT[5:0]
VADC1_MDM_BASE BASE 0x00003200  vadc1_mdmaddr 31:0
vadc1_mdm MODULE OFFSET=VADC1_MDM_BASE+0x00000000 MAX=VADC1_MDM_BASE+0x000000FF APRE=VADC1_MDM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.VADC1_MDM_BASE.VADC1_MDM
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
	OP_MODE BIT[4:3]
		NORM_MODE VALUE 0x0
		CONV_SEQ_MODE VALUE 0x1
		MEAS_INT_MODE VALUE 0x2
	MEAS_INTERVAL_EN_STS BIT[2]
	REQ_STS BIT[1]
	EOC BIT[0]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	CONV_SEQ_STATE BIT[7:3]
	FIFO_NOT_EMPTY_FLAG BIT[1]
	CONV_SEQ_TIMEOUT_STS BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LOW_THR_INT_RT_STS BIT[4]
	HIGH_THR_INT_RT_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_RT_STS BIT[2]
	FIFO_NOT_EMPTY_INT_RT_STS BIT[1]
	EOC_INT_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LOW_THR_INT_SET_TYPE BIT[4]
	HIGH_THR_INT_SET_TYPE BIT[3]
	CONV_SEQ_TIMEOUT_INT_SET_TYPE BIT[2]
	FIFO_NOT_EMPTY_INT_SET_TYPE BIT[1]
	EOC_SET_INT_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LOW_THR_INT_HIGH BIT[4]
	HIGH_THR_INT_HIGH BIT[3]
	CONV_SEQ_TIMEOUT_INT_HIGH BIT[2]
	FIFO_NOT_EMPTY_INT_HIGH BIT[1]
	EOC_INT_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LOW_THR_INT_HIGH BIT[4]
	HIGH_THR_INT_HIGH BIT[3]
	CONV_SEQ_TIMEOUT_INT_LOW BIT[2]
	FIFO_NOT_EMPTY_INT_LOW BIT[1]
	EOC_INT_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LOW_THR_INT_LATCHED_CLR BIT[4]
	HIGH_THR_INT_LATCHED_CLR BIT[3]
	CONV_SEQ_TIMEOUT_INT_LATCHED_CLR BIT[2]
	FIFO_NOT_EMPTY_INT_LATCHED_CLR BIT[1]
	EOC_INT_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LOW_THR_INT_EN_SET BIT[4]
	HIGH_THR_INT_EN_SET BIT[3]
	CONV_SEQ_TIMEOUT_INT_EN_SET BIT[2]
	FIFO_NOT_EMPTY_INT_EN_SET BIT[1]
	EOC_INT_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LOW_THR_INT_EN_CLR BIT[4]
	HIGH_THR_INT_EN_CLR BIT[3]
	CONV_SEQ_TIMEOUT_INT_EN_CLR BIT[2]
	FIFO_NOT_EMPTY_INT_EN_CLR BIT[1]
	EOC_INT_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LOW_THR_INT_LATCHED_STS BIT[4]
	HIGH_THR_INT_LATCHED_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_LATCHED_STS BIT[2]
	FIFO_NOT_EMPTY_INT_LATCHED_STS BIT[1]
	EOC_INT_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LOW_THR_INT_PENDING_STS BIT[4]
	HIGH_THR_INT_PENDING_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_PENDING_STS BIT[2]
	FIFO_NOT_EMPTY_INT_PENDING_STS BIT[1]
	EOC_INT_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x03
	OP_MODE BIT[4:3]
		NORM_MODE VALUE 0x0
		CONV_SEQ_MODE VALUE 0x1
		MEAS_INT_MODE VALUE 0x2
	VREF_XO_THM_FORCE BIT[2]
	AMUX_TRIM_EN BIT[1]
	ADC_TRIM_EN BIT[0]
EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	ADC_EN BIT[7]
ADC_CH_SEL_CTL ADDRESS 0x0048 RW
ADC_CH_SEL_CTL RESET_VALUE 0x06
	ADC_CH_SEL BIT[7:0]
		MUX1_USBIN VALUE 0x00
		MUX2_DCIN VALUE 0x01
		MUX3_VCHG_SNS VALUE 0x02
		MUX4_SPARE1_X03 VALUE 0x03
		MUX5_SPARE2_X03 VALUE 0x04
		MUX6_VCOIN VALUE 0x05
		MUX7_VBAT_SNS VALUE 0x06
		MUX8_VSYS VALUE 0x07
		MUX9_DIE_TEMP VALUE 0x08
		MUX10_0P625VREF VALUE 0x09
		MUX11_1P25VREF VALUE 0x0A
		MUX12_CHG_TEMP VALUE 0x0B
		MUX13_SPARE1 VALUE 0x0C
		MUX14_SPARE2 VALUE 0x0D
		MUX15_GND_REF VALUE 0x0E
		MUX16_VDD_VADC VALUE 0x0F
		P_MUX1_DIV1_MPP1 VALUE 0x10
		P_MUX2_DIV1_MPP2 VALUE 0x11
		P_MUX3_DIV1_MPP3 VALUE 0x12
		P_MUX4_DIV1_MPP4 VALUE 0x13
		P_MUX5_DIV1_MPP5 VALUE 0x14
		P_MUX6_DIV1_MPP6 VALUE 0x15
		P_MUX7_DIV1_MPP7 VALUE 0x16
		P_MUX8_DIV1_MPP8 VALUE 0x17
		P_MUX9_DIV1_ATEST1 VALUE 0x18
		P_MUX10_DIV1_ATEST2 VALUE 0x19
		P_MUX11_DIV1_ATEST3 VALUE 0x1A
		P_MUX12_DIV1_ATEST4 VALUE 0x1B
		P_MUX13_DIV1_ATEST5 VALUE 0x1C
		P_MUX14_DIV1_ATEST6 VALUE 0x1D
		P_MUX15_DIV1_ATEST7 VALUE 0x1E
		P_MUX16_DIV1_ATEST8 VALUE 0x1F
		P_MUX1_DIV3_MPP1 VALUE 0x20
		P_MUX2_DIV3_MPP2 VALUE 0x21
		P_MUX3_DIV3_MPP3 VALUE 0x22
		P_MUX4_DIV3_MPP4 VALUE 0x23
		P_MUX5_DIV3_MPP5 VALUE 0x24
		P_MUX6_DIV3_MPP6 VALUE 0x25
		P_MUX7_DIV3_MPP7 VALUE 0x26
		P_MUX8_DIV3_MPP8 VALUE 0x27
		P_MUX9_DIV3_ATEST1 VALUE 0x28
		P_MUX10_DIV3_ATEST2 VALUE 0x29
		P_MUX11_DIV3_ATEST3 VALUE 0x2A
		P_MUX12_DIV3_ATEST4 VALUE 0x2B
		P_MUX13_DIV3_ATEST5 VALUE 0x2C
		P_MUX14_DIV3_ATEST6 VALUE 0x2D
		P_MUX15_DIV3_ATEST7 VALUE 0x2E
		P_MUX16_DIV3_ATEST8 VALUE 0x2F
		LR_MUX_1_BAT_THERM VALUE 0x30
		LR_MUX_2_BAT_ID VALUE 0x31
		LR_MUX_3_XO_THERM VALUE 0x32
		LR_MUX_4_AMUX_THM1 VALUE 0x33
		LR_MUX_5_AMUX_THM2 VALUE 0x34
		LR_MUX_6_AMUX_THM3 VALUE 0x35
		LR_MUX_7_HW_ID VALUE 0x36
		LR_MUX_8_AMUX_THM4 VALUE 0x37
		LR_MUX_9_AMUX_THM5 VALUE 0x38
		LR_MUX_10_USB_ID VALUE 0x39
		AMUX_PU1 VALUE 0x3A
		AMUX_PU2 VALUE 0x3B
		LR_MUX_3_BUF_XO_THERM_BUF VALUE 0x3C
		LR_MUX_1_PU1_BAT_THERM VALUE 0x70
		LR_MUX_2_PU1_BAT_ID VALUE 0x71
		LR_MUX_3_PU1_XO_THERM VALUE 0x72
		LR_MUX_4_PU1_AMUX_THM1 VALUE 0x73
		LR_MUX_5_PU1_AMUX_THM2 VALUE 0x74
		LR_MUX_6_PU1_AMUX_THM3 VALUE 0x75
		LR_MUX_7_PU1_HW_ID VALUE 0x76
		LR_MUX_8_PU1_AMUX_THM4 VALUE 0x77
		LR_MUX_9_PU1_AMUX_THM5 VALUE 0x78
		LR_MUX_10_PU1_USB_ID VALUE 0x79
		LR_MUX_3_BUF_PU1_XO_THERM_BUF VALUE 0x7C
		LR_MUX_1_PU2_BAT_THERM VALUE 0xB0
		LR_MUX_2_PU2_BAT_ID VALUE 0xB1
		LR_MUX_3_PU2_XO_THERM VALUE 0xB2
		LR_MUX_4_PU2_AMUX_THM1 VALUE 0xB3
		LR_MUX_5_PU2_AMUX_THM2 VALUE 0xB4
		LR_MUX_6_PU2_AMUX_THM3 VALUE 0xB5
		LR_MUX_7_PU2_HW_ID VALUE 0xB6
		LR_MUX_8_PU2_AMUX_THM4 VALUE 0xB7
		LR_MUX_9_PU2_AMUX_THM5 VALUE 0xB8
		LR_MUX_10_PU2_USB_ID VALUE 0xB9
		LR_MUX_3_BUF_PU2_XO_THERM_BUF VALUE 0xBC
		LR_MUX_1_PU1_AND_2_BAT_THERM VALUE 0xF0
		LR_MUX_2_PU1_AND_2_BAT_ID VALUE 0xF1
		LR_MUX_3_PU1_AND_2_XO_THERM VALUE 0xF2
		LR_MUX_4_PU1_AND_2_AMUX_THM1 VALUE 0xF3
		LR_MUX_5_PU1_AND_2_AMUX_THM2 VALUE 0xF4
		LR_MUX_6_PU1_AND_2_AMUX_THM3 VALUE 0xF5
		LR_MUX_7_PU1_AND_2_HW_ID VALUE 0xF6
		LR_MUX_8_PU1_AND_2_AMUX_THM4 VALUE 0xF7
		LR_MUX_9_PU1_AND_2_AMUX_THM5 VALUE 0xF8
		LR_MUX_10_PU1_AND_2_USB_ID VALUE 0xF9
		LR_MUX_3_BUF_PU1_AND_2_XO_THERM_BUF VALUE 0xFC
		ALL_OFF VALUE 0xFF
ADC_DIG_PARAM ADDRESS 0x0050 RW
ADC_DIG_PARAM RESET_VALUE 0x04
	DEC_RATIO_SEL BIT[3:2]
		DECI_512 VALUE 0x0
		DECI_1K VALUE 0x1
		DECI_2K VALUE 0x2
		DECI_4K VALUE 0x3
	CLK_SEL BIT[1:0]
		CLK_SEL_2P4MHZ VALUE 0x0
		CLK_SEL_4P8MHZ VALUE 0x1
		CLK_SEL_9P6MHZ VALUE 0x2
		CLK_SEL_19P2MHZ VALUE 0x3
HW_SETTLE_DELAY ADDRESS 0x0051 RW
HW_SETTLE_DELAY RESET_VALUE 0x00
	HW_SETTLE_DELAY BIT[3:0]
		HW_SETTLE_DELAY_0US VALUE 0x0
		HW_SETTLE_DELAY_100US VALUE 0x1
		HW_SETTLE_DELAY_200US VALUE 0x2
		HW_SETTLE_DELAY_30US VALUE 0x3
		HW_SETTLE_DELAY_400US VALUE 0x4
		HW_SETTLE_DELAY_500US VALUE 0x5
		HW_SETTLE_DELAY_600US VALUE 0x6
		HW_SETTLE_DELAY_700US VALUE 0x7
		HW_SETTLE_DELAY_800US VALUE 0x8
		HW_SETTLE_DELAY_900US VALUE 0x9
		HW_SETTLE_DELAY_1MS VALUE 0xA
		HW_SETTLE_DELAY_2MS VALUE 0xB
		HW_SETTLE_DELAY_4MS VALUE 0xC
		HW_SETTLE_DELAY_6MS VALUE 0xD
		HW_SETTLE_DELAY_8MS VALUE 0xE
		HW_SETTLE_DELAY_10MS VALUE 0xF
CONV_REQ ADDRESS 0x0052 W
CONV_REQ RESET_VALUE 0x00
	REQ BIT[7]
CONV_SEQ_CTL ADDRESS 0x0054 RW
CONV_SEQ_CTL RESET_VALUE 0x45
	CONV_SEQ_HOLDOFF BIT[7:4]
		SEQ_HOLD_25US VALUE 0x0
		SEQ_HOLD_50US VALUE 0x1
		SEQ_HOLD_75US VALUE 0x2
		SEQ_HOLD_100US VALUE 0x3
		SEQ_HOLD_125US VALUE 0x4
		SEQ_HOLD_150US VALUE 0x5
		SEQ_HOLD_175US VALUE 0x6
		SEQ_HOLD_200US VALUE 0x7
		SEQ_HOLD_225US VALUE 0x8
		SEQ_HOLD_250US VALUE 0x9
		SEQ_HOLD_275US VALUE 0xA
		SEQ_HOLD_300US VALUE 0xB
		SEQ_HOLD_325US VALUE 0xC
		SEQ_HOLD_350US VALUE 0xD
		SEQ_HOLD_375US VALUE 0xE
		SEQ_HOLD_400US VALUE 0xF
	CONV_SEQ_TIMEOUT BIT[3:0]
		SEQ_TIMEOUT_0MS VALUE 0x0
		SEQ_TIMEOUT_1MS VALUE 0x1
		SEQ_TIMEOUT_2MS VALUE 0x2
		SEQ_TIMEOUT_3MS VALUE 0x3
		SEQ_TIMEOUT_4MS VALUE 0x4
		SEQ_TIMEOUT_5MS VALUE 0x5
		SEQ_TIMEOUT_6MS VALUE 0x6
		SEQ_TIMEOUT_7MS VALUE 0x7
		SEQ_TIMEOUT_8MS VALUE 0x8
		SEQ_TIMEOUT_9MS VALUE 0x9
		SEQ_TIMEOUT_10MS VALUE 0xA
		SEQ_TIMEOUT_11MS VALUE 0xB
		SEQ_TIMEOUT_12MS VALUE 0xC
		SEQ_TIMEOUT_13MS VALUE 0xD
		SEQ_TIMEOUT_14MS VALUE 0xE
		SEQ_TIMEOUT_15MS VALUE 0xF
CONV_SEQ_TRIG_CTL ADDRESS 0x0055 RW
CONV_SEQ_TRIG_CTL RESET_VALUE 0x00
	CONV_SEQ_TRIG_COND BIT[7]
	CONV_SEQ_TRIG_SEL BIT[1:0]
MEAS_INTERVAL_CTL ADDRESS 0x0057 RW
MEAS_INTERVAL_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_TIME BIT[3:0]
		MEAS_INTERVAL_0MS VALUE 0x0
		MEAS_INTERVAL_1P0MS VALUE 0x1
		MEAS_INTERVAL_2P0MS VALUE 0x2
		MEAS_INTERVAL_3P9MS VALUE 0x3
		MEAS_INTERVAL_7P8MS VALUE 0x4
		MEAS_INTERVAL_15P6MS VALUE 0x5
		MEAS_INTERVAL_31P3MS VALUE 0x6
		MEAS_INTERVAL_62P5MS VALUE 0x7
		MEAS_INTERVAL_125MS VALUE 0x8
		MEAS_INTERVAL_250MS VALUE 0x9
		MEAS_INTERVAL_500MS VALUE 0xA
		MEAS_INTERVAL_1S VALUE 0xB
		MEAS_INTERVAL_2S VALUE 0xC
		MEAS_INTERVAL_4S VALUE 0xD
		MEAS_INTERVAL_8S VALUE 0xE
		MEAS_INTERVAL_16S VALUE 0xF
MEAS_INTERVAL_OP_CTL ADDRESS 0x0059 RW
MEAS_INTERVAL_OP_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_OP BIT[7]
FAST_AVG_CTL ADDRESS 0x005A RW
FAST_AVG_CTL RESET_VALUE 0x00
	FAST_AVG_SAMPLES BIT[3:0]
FAST_AVG_EN ADDRESS 0x005B RW
FAST_AVG_EN RESET_VALUE 0x00
	FAST_AVG_EN BIT[7]
LOW_THR0 ADDRESS 0x005C RW
LOW_THR0 RESET_VALUE 0x00
	LOW_THR_7_0 BIT[7:0]
LOW_THR1 ADDRESS 0x005D RW
LOW_THR1 RESET_VALUE 0x00
	LOW_THR_15_8 BIT[7:0]
HIGH_THR0 ADDRESS 0x005E RW
HIGH_THR0 RESET_VALUE 0xFF
	HIGH_THR_7_0 BIT[7:0]
HIGH_THR1 ADDRESS 0x005F RW
HIGH_THR1 RESET_VALUE 0xFF
	HIGH_THR_15_8 BIT[7:0]
DATA0 ADDRESS 0x0060 R
DATA0 RESET_VALUE 0xXX
	DATA_7_0 BIT[7:0]
DATA1 ADDRESS 0x0061 R
DATA1 RESET_VALUE 0xXX
	DATA_15_8 BIT[7:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0B
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LOW_THR_INT_TEST_VAL BIT[4]
	HIGH_THR_INT_TEST_VAL BIT[3]
	CONV_SEQ_TIMEOUT_INT_TEST_VAL BIT[2]
	FIFO_NOT_EMPTY_INT_TEST_VAL BIT[1]
	EOC_INT_TEST_VAL BIT[0]
TEST1_ADC_ANA_PARAM ADDRESS 0x00E2 RW
TEST1_ADC_ANA_PARAM RESET_VALUE 0xA0
	HS_MODE_EN BIT[7]
	IOTA1_CTL BIT[6:5]
	IOTA2_CTL BIT[4]
	IBUF_CTL BIT[3]
	XOADC_EN BIT[0]
TEST2_ADC_DIG_PARAM ADDRESS 0x00E3 RW
TEST2_ADC_DIG_PARAM RESET_VALUE 0x80
	DEM_EN BIT[7]
	SEL_SHIFT BIT[1:0]
TEST3_ADC_RSV ADDRESS 0x00E4 RW
TEST3_ADC_RSV RESET_VALUE 0x00
	SINC_FILT_SEL BIT[3]
	RESET_SINC_FILT BIT[0]
TEST4_ADC_ATEST ADDRESS 0x00E5 RW
TEST4_ADC_ATEST RESET_VALUE 0x28
	REF_EN BIT[7]
	VICM_SEL BIT[6:5]
	VOCM_SEL BIT[4:3]
	ATEST_SEL BIT[2:0]
TEST5_AMUX_ATEST ADDRESS 0x00E6 RW
TEST5_AMUX_ATEST RESET_VALUE 0x00
	ATEST2_SEL BIT[2]
	ATEST1_SEL BIT[1]
	CAL_EN BIT[0]
TEST6_DTEST ADDRESS 0x00E7 RW
TEST6_DTEST RESET_VALUE 0x00
	SEL_FSM BIT[5:4]
	DTEST_SEL BIT[3:0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x05
	NUM_TRIM BIT[7:0]
TRIM1_ADC ADDRESS 0x00F1 RW
TRIM1_ADC RESET_VALUE 0x0F
	DAC_REF BIT[4:0]
TRIM1_AMUX ADDRESS 0x00F2 RW
TRIM1_AMUX RESET_VALUE 0x1F
	PRESCALE_167_RATIO BIT[5:0]
TRIM2_AMUX ADDRESS 0x00F3 RW
TRIM2_AMUX RESET_VALUE 0x3F
	PRESCALE_333_RATIO BIT[6:0]
TRIM4_AMUX ADDRESS 0x00F4 RW
TRIM4_AMUX RESET_VALUE 0x1F
	BUF_LOW_OFFSET BIT[5:0]
TRIM5_AMUX ADDRESS 0x00F5 RW
TRIM5_AMUX RESET_VALUE 0x1F
	BUF_HIGH_OFFSET BIT[5:0]
XO_BASE BASE 0x00005000  xoaddr 31:0
xo MODULE OFFSET=XO_BASE+0x00000000 MAX=XO_BASE+0x000000FF APRE=XO_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.XO_BASE.XO
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	XO19M2_OK BIT[7]
	SLEEP_B BIT[6]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
	MUX_CTL BIT[1:0]
MODE_CTL1 ADDRESS 0x0044 RW
MODE_CTL1 RESET_VALUE 0x02
	RF_PREBUFF_MODE BIT[1:0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	XO_EN BIT[7]
XO_TIMER1 ADDRESS 0x004C RW
XO_TIMER1 RESET_VALUE 0x6F
	XO_TIMER_LSB BIT[7:0]
XO_TIMER2 ADDRESS 0x004D RW
XO_TIMER2 RESET_VALUE 0x02
	XO_TIMER_MSB BIT[2:0]
XO_STEPPER ADDRESS 0x005A RW
XO_STEPPER RESET_VALUE 0x00
	XO_SS_DELAY_EN BIT[7]
	XO_SS_DELAY BIT[3:0]
XO_ADJ_FINE ADDRESS 0x005C RW
XO_ADJ_FINE RESET_VALUE 0x00
	XO_ADJUST_CAP BIT[5:0]
XO_ADJ_COARSE ADDRESS 0x005B RW
XO_ADJ_COARSE RESET_VALUE 0x00
	XO_FIXED_CAP_EN1 BIT[7]
	XO_FIXED_CAP_EN2 BIT[6]
XO_CTL ADDRESS 0x005E RW
XO_CTL RESET_VALUE 0x22
	ICTL3 BIT[7]
	ICTL2 BIT[6]
	ICTL1 BIT[5]
	SS_RATE BIT[1:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	DTEST1_SEL BIT[7:5]
	XO_AGC_TEST_EN BIT[4]
	ADJ_CODE_TEST BIT[3]
	SS_RESET BIT[2]
	RF_PREBUF_FOLLOW_BB BIT[1]
TEST2 ADDRESS 0x00E4 RW
TEST2 RESET_VALUE 0x00
	RF_OUT_DTEST BIT[6]
	RF_OUT_TEST BIT[5:4]
	BB_OUT_DTEST BIT[2]
	BB_OUT_TEST BIT[1:0]
BB_CLK1_BASE BASE 0x00005100  bb_clk1addr 31:0
bb_clk1 MODULE OFFSET=BB_CLK1_BASE+0x00000000 MAX=BB_CLK1_BASE+0x000000FF APRE=BB_CLK1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.BB_CLK1_BASE.BB_CLK1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	CLK_OK BIT[7]
DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
	OUT_DRV BIT[1:0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	CLK_EN BIT[7]
	PC_POLARITY BIT[1]
	FOLLOW_PC_EN BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PD_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
BB_CLK2_BASE BASE 0x00005200  bb_clk2addr 31:0
bb_clk2 MODULE OFFSET=BB_CLK2_BASE+0x00000000 MAX=BB_CLK2_BASE+0x000000FF APRE=BB_CLK2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.BB_CLK2_BASE.BB_CLK2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	CLK_OK BIT[7]
DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
	OUT_DRV BIT[1:0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	CLK_EN BIT[7]
	PC_POLARITY BIT[1]
	FOLLOW_PC_EN BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PD_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
RF_CLK1_BASE BASE 0x00005400  rf_clk1addr 31:0
rf_clk1 MODULE OFFSET=RF_CLK1_BASE+0x00000000 MAX=RF_CLK1_BASE+0x000000FF APRE=RF_CLK1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.RF_CLK1_BASE.RF_CLK1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	CLK_OK BIT[7]
DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
	OUT_DRV BIT[1:0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	CLK_EN BIT[7]
	PC_POLARITY BIT[1]
	FOLLOW_PC_EN BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x00
	PD_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
RF_CLK2_BASE BASE 0x00005500  rf_clk2addr 31:0
rf_clk2 MODULE OFFSET=RF_CLK2_BASE+0x00000000 MAX=RF_CLK2_BASE+0x000000FF APRE=RF_CLK2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.RF_CLK2_BASE.RF_CLK2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	CLK_OK BIT[7]
DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
	OUT_DRV BIT[1:0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	CLK_EN BIT[7]
	PC_POLARITY BIT[1]
	FOLLOW_PC_EN BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x00
	PD_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
RF_CLK3_BASE BASE 0x00005600  rf_clk3addr 31:0
rf_clk3 MODULE OFFSET=RF_CLK3_BASE+0x00000000 MAX=RF_CLK3_BASE+0x000000FF APRE=RF_CLK3_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.RF_CLK3_BASE.RF_CLK3
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	CLK_OK BIT[7]
DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
	OUT_DRV BIT[1:0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	CLK_EN BIT[7]
	PC_POLARITY BIT[1]
	FOLLOW_PC_EN BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x00
	PD_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
DIFF_CLK1_BASE BASE 0x00005700  diff_clk1addr 31:0
diff_clk1 MODULE OFFSET=DIFF_CLK1_BASE+0x00000000 MAX=DIFF_CLK1_BASE+0x000000FF APRE=DIFF_CLK1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.DIFF_CLK1_BASE.DIFF_CLK1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	CLK_OK BIT[7]
AMP_CTL ADDRESS 0x0042 RW
AMP_CTL RESET_VALUE 0x00
	AMP_CTL BIT[3:0]
DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
	OUT_DRV BIT[1:0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	CLK_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	DIFF_OUT_DTEST2 BIT[7]
	DIFF_OUT_TEST BIT[6:5]
	DIFF_ATEST_EN BIT[4]
CLK_DIST_BASE BASE 0x00005900  clk_distaddr 31:0
clk_dist MODULE OFFSET=CLK_DIST_BASE+0x00000000 MAX=CLK_DIST_BASE+0x000000FF APRE=CLK_DIST_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.CLK_DIST_BASE.CLK_DIST
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	RC19M_OK BIT[7]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	XO19M2_HALT_DET_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	XO19M2_HALT_DET_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	XO19M2_HALT_DET_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	XO19M2_HALT_DET_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	XO19M2_HALT_DET_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	XO19M2_HALT_DET_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	XO19M2_HALT_DET_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	XO19M2_HALT_DET_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	XO19M2_HALT_DET_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
CLK_CTL1 ADDRESS 0x0040 RW
CLK_CTL1 RESET_VALUE 0x15
	SMPS_CLK_SEL BIT[5:4]
	GPCLK_19M2_SEL BIT[3:2]
	XORC19M2_CLK_SEL BIT[1:0]
CLK_CTL2 ADDRESS 0x0041 RW
CLK_CTL2 RESET_VALUE 0x00
	SEL_ALT_SC BIT[0]
CLK_CTL3 ADDRESS 0x0042 RW
CLK_CTL3 RESET_VALUE 0x00
	SEL_ALT_RTC BIT[0]
CLK_CTL4 ADDRESS 0x0043 RW
CLK_CTL4 RESET_VALUE 0x02
	CLK_32K_RC BIT[1]
	XO32K_CLK_SEL BIT[0]
HALT_CTL ADDRESS 0x0045 RW
HALT_CTL RESET_VALUE 0x00
	XO19M2_HALT_DET_EN BIT[7]
	FORCE_XO19M2_OSC_HALT BIT[6]
	HOLD_XO19M2_OSC_HALT BIT[0]
RC_CTL ADDRESS 0x0046 RW
RC_CTL RESET_VALUE 0x01
	FORCE_RC19M2_OSC_ON BIT[7]
	RC19M2_OSC_HW_CTL BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PD_EN BIT[7]
PMIC_SLEEP_CTL ADDRESS 0x004A RW
PMIC_SLEEP_CTL RESET_VALUE 0x01
	FORCE_AWAKE_EN BIT[7]
	FOLLOW_HW_EN BIT[0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	XO19M2_HALT_DET_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	DTEST_SEL BIT[3:0]
TEST2 ADDRESS 0x00E4 RW
TEST2 RESET_VALUE 0x00
	TESTCLK_SEL BIT[7:6]
	CLK_32KHZ_SEL BIT[3]
	CLK_1KHZ_SEL BIT[2]
	SMPS_CLK_SEL BIT[0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
	TRIM_NUM BIT[7:0]
RC19M2_TRIM ADDRESS 0x00F1 RW
RC19M2_TRIM RESET_VALUE 0x0F
	BCK_RCI BIT[3:2]
	BCK_RCC BIT[1:0]
RCLF_TRIM ADDRESS 0x00F2 RW
RCLF_TRIM RESET_VALUE 0x0F
	RCLF_TRIM BIT[4:0]
SLEEP_CLK1_BASE BASE 0x00005A00  sleep_clk1addr 31:0
sleep_clk1 MODULE OFFSET=SLEEP_CLK1_BASE+0x00000000 MAX=SLEEP_CLK1_BASE+0x000000FF APRE=SLEEP_CLK1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.SLEEP_CLK1_BASE.SLEEP_CLK1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0C
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	SLP_CLK_OK BIT[7]
	SLP_CLK_SOURCE BIT[2:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	XO32K_HALT_DET_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	XO32K_HALT_DET_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	XO32K_HALT_DET_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	XO32K_HALT_DET_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	XO32K_HALT_DET_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	XO32K_HALT_DET_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	XO32K_HALT_DET_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	XO32K_HALT_DET_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	XO32K_HALT_DET_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
	OUT_DRV BIT[1:0]
HALT_CTL ADDRESS 0x0045 RW
HALT_CTL RESET_VALUE 0x00
	XO32K_HALT_EN BIT[7]
	FORCE_XO32K_OSC_HALT BIT[6]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	SLP_CLK_PAD_EN BIT[7]
SMPL_CTL1 ADDRESS 0x0048 RW
SMPL_CTL1 RESET_VALUE 0x00
	SMPL_EN BIT[7]
	SMPL_DELAY BIT[1:0]
SLPSRC_CTL1 ADDRESS 0x0049 RW
SLPSRC_CTL1 RESET_VALUE 0x00
	XO32K_EN BIT[7]
	XO32K_OSC_SEL2I BIT[0]
LFRC_CTL ADDRESS 0x0057 RW
LFRC_CTL RESET_VALUE 0x00
	CLKS_XVDD_BLEED BIT[7:5]
CAL_RC1 ADDRESS 0x0058 RW
CAL_RC1 RESET_VALUE 0x00
	CAL_FREQ_RTC_DEFAULT BIT[7:4]
CAL_RC2 ADDRESS 0x0059 RW
CAL_RC2 RESET_VALUE 0x00
	DRIFT_LMT_RTC BIT[3:0]
CAL_RC3 ADDRESS 0x005A RW
CAL_RC3 RESET_VALUE 0x01
	LFRC_DRIFT_DET_EN_BATT BIT[0]
CAL_RC4 ADDRESS 0x005B RW
CAL_RC4 RESET_VALUE 0x00
	CALRC_EN BIT[7]
	COINCELL_GOOD BIT[6]
	LFRC_DRIFT_DET_EN_COIN BIT[4]
	CALRC_DTEST_EN BIT[0]
CAL_RC5 ADDRESS 0x005C RW
CAL_RC5 RESET_VALUE 0x00
	MIN_XO_COUNT_LMT BIT[7:4]
	MAX_XO_COUNT_LMT BIT[3:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
PERPH_RESET_CTL5 ADDRESS 0x00DC RW
PERPH_RESET_CTL5 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL6 ADDRESS 0x00DD RW
PERPH_RESET_CTL6 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	XO32K_HALT_DET_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	SMPL_TRIGGER_SEL BIT[5]
	CXVDD_ATEST_EN BIT[4]
DIV_CLK1_BASE BASE 0x00005B00  div_clk1addr 31:0
div_clk1 MODULE OFFSET=DIV_CLK1_BASE+0x00000000 MAX=DIV_CLK1_BASE+0x000000FF APRE=DIV_CLK1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.DIV_CLK1_BASE.DIV_CLK1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	DIVCLK_OK BIT[7]
DIV_CTL1 ADDRESS 0x0043 RW
DIV_CTL1 RESET_VALUE 0x00
	DIV_FACTOR BIT[2:0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	DIVCLK_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
DIV_CLK2_BASE BASE 0x00005C00  div_clk2addr 31:0
div_clk2 MODULE OFFSET=DIV_CLK2_BASE+0x00000000 MAX=DIV_CLK2_BASE+0x000000FF APRE=DIV_CLK2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.DIV_CLK2_BASE.DIV_CLK2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	DIVCLK_OK BIT[7]
DIV_CTL1 ADDRESS 0x0043 RW
DIV_CTL1 RESET_VALUE 0x00
	DIV_FACTOR BIT[2:0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	DIVCLK_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
DIV_CLK3_BASE BASE 0x00005D00  div_clk3addr 31:0
div_clk3 MODULE OFFSET=DIV_CLK3_BASE+0x00000000 MAX=DIV_CLK3_BASE+0x000000FF APRE=DIV_CLK3_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.DIV_CLK3_BASE.DIV_CLK3
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	DIVCLK_OK BIT[7]
DIV_CTL1 ADDRESS 0x0043 RW
DIV_CTL1 RESET_VALUE 0x00
	DIV_FACTOR BIT[2:0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	DIVCLK_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
RTC_WR_BASE BASE 0x00006000  rtc_wraddr 31:0
rtc_wr MODULE OFFSET=RTC_WR_BASE+0x00000000 MAX=RTC_WR_BASE+0x000000FF APRE=RTC_WR_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.RTC_WR_BASE.RTC_WR
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x07
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	RTC_OK BIT[7]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	RTC_1HZ BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	RTC_1HZ BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	RTC_1HZ BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	RTC_1HZ BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	RTC_1HZ BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	RTC_1HZ BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	RTC_1HZ BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x0X
	RTC_1HZ BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x0X
	RTC_1HZ BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
WDATA0 ADDRESS 0x0040 W
WDATA0 RESET_VALUE 0x00
	RTC_WDATA0 BIT[7:0]
WDATA1 ADDRESS 0x0041 W
WDATA1 RESET_VALUE 0x00
	RTC_WDATA1 BIT[7:0]
WDATA2 ADDRESS 0x0042 W
WDATA2 RESET_VALUE 0x00
	RTC_WDATA2 BIT[7:0]
WDATA3 ADDRESS 0x0043 W
WDATA3 RESET_VALUE 0x00
	RTC_WDATA3 BIT[7:0]
TIME_ADJ ADDRESS 0x0044 RW
TIME_ADJ RESET_VALUE 0x00
	RTC_TIME_ADJ BIT[6:0]
EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	RTC_EN BIT[7]
RDATA0 ADDRESS 0x0048 R
RDATA0 RESET_VALUE 0x00
	RTC_RDATA0 BIT[7:0]
RDATA1 ADDRESS 0x0049 R
RDATA1 RESET_VALUE 0x00
	RTC_RDATA1 BIT[7:0]
RDATA2 ADDRESS 0x004A R
RDATA2 RESET_VALUE 0x00
	RTC_RDATA2 BIT[7:0]
RDATA3 ADDRESS 0x004B R
RDATA3 RESET_VALUE 0x00
	RTC_RDATA3 BIT[7:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	RTC_1HZ_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 W
TEST1 RESET_VALUE 0x00
	DTEST1 BIT[7]
	DIV20CLKSEL BIT[6]
	DIVSEL BIT[5]
	BYPASSDIV2 BIT[4]
	DTEST2 BIT[2:0]
RTC_ALARM_BASE BASE 0x00006100  rtc_alarmaddr 31:0
rtc_alarm MODULE OFFSET=RTC_ALARM_BASE+0x00000000 MAX=RTC_ALARM_BASE+0x000000FF APRE=RTC_ALARM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.RTC_ALARM_BASE.RTC_ALARM
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x07
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	RTC_ALARM_OK BIT[7]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	RTC_ALARM BIT[1]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	RTC_ALARM BIT[1]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	RTC_ALARM BIT[1]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	RTC_ALARM BIT[1]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	RTC_ALARM BIT[1]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	RTC_ALARM BIT[1]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	RTC_ALARM BIT[1]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	RTC_ALARM BIT[1]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	RTC_ALARM BIT[1]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
ALARM_DATA0 ADDRESS 0x0040 RW
ALARM_DATA0 RESET_VALUE 0x00
	RTC_ALARM_DATA0 BIT[7:0]
ALARM_DATA1 ADDRESS 0x0041 RW
ALARM_DATA1 RESET_VALUE 0x00
	RTC_ALARM_DATA1 BIT[7:0]
ALARM_DATA2 ADDRESS 0x0042 RW
ALARM_DATA2 RESET_VALUE 0x00
	RTC_ALARM_DATA2 BIT[7:0]
ALARM_DATA3 ADDRESS 0x0043 RW
ALARM_DATA3 RESET_VALUE 0x00
	RTC_ALARM_DATA3 BIT[7:0]
EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	ALARM_EN BIT[7]
	ABORT_EN BIT[0]
ALARM_CLR ADDRESS 0x0048 W
ALARM_CLR RESET_VALUE 0x00
	ALARM_CLR BIT[0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	RTC_ALARM_TEST_VAL BIT[1]
RTC_TIMER_BASE BASE 0x00006200  rtc_timeraddr 31:0
rtc_timer MODULE OFFSET=RTC_TIMER_BASE+0x00000000 MAX=RTC_TIMER_BASE+0x000000FF APRE=RTC_TIMER_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.RTC_TIMER_BASE.RTC_TIMER
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x07
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	TIMER_OK BIT[7]
	TIMER_EXPIRED BIT[0]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	TIMER_COUNT BIT[7]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	TIMER_EXPIRED BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	TIMER_EXPIRED BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	TIMER_EXPIRED BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	TIMER_EXPIRED BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	TIMER_EXPIRED BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	TIMER_EXPIRED BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	TIMER_EXPIRED BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	TIMER_EXPIRED BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	TIMER_EXPIRED BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
TIMER_DATA1 ADDRESS 0x0040 RW
TIMER_DATA1 RESET_VALUE 0x00
	TIMER_DATA1 BIT[7:0]
TIMER_DATA2 ADDRESS 0x0042 RW
TIMER_DATA2 RESET_VALUE 0x00
	TIMER_DATA2 BIT[7:0]
TIMER_MODE ADDRESS 0x0045 RW
TIMER_MODE RESET_VALUE 0x00
	CONTINUOUS BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	TIMER_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	TIMER_EXPIRED_TEST_VAL BIT[0]
PBS_CORE_BASE BASE 0x00007000  pbs_coreaddr 31:0
pbs_core MODULE OFFSET=PBS_CORE_BASE+0x00000000 MAX=PBS_CORE_BASE+0x000000FF APRE=PBS_CORE_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.PBS_CORE_BASE.PBS_CORE
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
SEQ_STATUS0 ADDRESS 0x0008 R
SEQ_STATUS0 RESET_VALUE 0x00
	LAST_SEQ_COMP_STATUS BIT[5:4]
	LAST_SEQ_COMP BIT[3:0]
SEQ_STATUS3 ADDRESS 0x0009 R
SEQ_STATUS3 RESET_VALUE 0x00
	PBS_MODE_STATUS BIT[0]
SEQ_PC_STATUS0 ADDRESS 0x000A R
SEQ_PC_STATUS0 RESET_VALUE 0xXX
	PC_LSB BIT[7:0]
SEQ_PC_STATUS1 ADDRESS 0x000B R
SEQ_PC_STATUS1 RESET_VALUE 0xXX
	PC_MSB BIT[7:0]
SEQ_IR_STATUS0 ADDRESS 0x000C R
SEQ_IR_STATUS0 RESET_VALUE 0xXX
	IR_BYTE0 BIT[7:0]
SEQ_IR_STATUS1 ADDRESS 0x000D R
SEQ_IR_STATUS1 RESET_VALUE 0xXX
	IR_BYTE1 BIT[7:0]
SEQ_IR_STATUS2 ADDRESS 0x000E R
SEQ_IR_STATUS2 RESET_VALUE 0xXX
	IR_BYTE2 BIT[7:0]
SEQ_IR_STATUS3 ADDRESS 0x000F R
SEQ_IR_STATUS3 RESET_VALUE 0xXX
	IR_BYTE3 BIT[7:0]
MEM_INTF_CFG ADDRESS 0x0040 RW
MEM_INTF_CFG RESET_VALUE 0x00
	RIF_MEM_ACCESS_EN BIT[7]
MEM_INTF_CTL ADDRESS 0x0041 RW
MEM_INTF_CTL RESET_VALUE 0x00
	BURST BIT[7]
	WR_EN BIT[6]
MEM_INTF_ADDR_LSB ADDRESS 0x0042 RW
MEM_INTF_ADDR_LSB RESET_VALUE 0x00
	MEM_INTF_ADDR_LSB BIT[7:0]
MEM_INTF_ADDR_MSB ADDRESS 0x0043 RW
MEM_INTF_ADDR_MSB RESET_VALUE 0x00
	MEM_INTF_ADDR_MSB BIT[7:0]
MEM_INTF_WR_DATA0 ADDRESS 0x0048 RW
MEM_INTF_WR_DATA0 RESET_VALUE 0x00
	MEM_INTF_WR_DATA_0 BIT[7:0]
MEM_INTF_WR_DATA1 ADDRESS 0x0049 RW
MEM_INTF_WR_DATA1 RESET_VALUE 0x00
	MEM_INTF_WR_DATA_1 BIT[7:0]
MEM_INTF_WR_DATA2 ADDRESS 0x004A RW
MEM_INTF_WR_DATA2 RESET_VALUE 0x00
	MEM_INTF_WR_DATA_2 BIT[7:0]
MEM_INTF_WR_DATA3 ADDRESS 0x004B RW
MEM_INTF_WR_DATA3 RESET_VALUE 0x00
	MEM_INTF_WR_DATA_3 BIT[7:0]
MEM_INTF_RD_DATA0 ADDRESS 0x004C R
MEM_INTF_RD_DATA0 RESET_VALUE 0xXX
	MEM_INTF_RD_DATA_0 BIT[7:0]
MEM_INTF_RD_DATA1 ADDRESS 0x004D R
MEM_INTF_RD_DATA1 RESET_VALUE 0xXX
	MEM_INTF_RD_DATA_1 BIT[7:0]
MEM_INTF_RD_DATA2 ADDRESS 0x004E R
MEM_INTF_RD_DATA2 RESET_VALUE 0xXX
	MEM_INTF_RD_DATA_2 BIT[7:0]
MEM_INTF_RD_DATA3 ADDRESS 0x004F R
MEM_INTF_RD_DATA3 RESET_VALUE 0xXX
	MEM_INTF_RD_DATA_3 BIT[7:0]
TRIG0_START_ADDR_LSB ADDRESS 0x0050 RW
TRIG0_START_ADDR_LSB RESET_VALUE 0x00
	SEQ_ADDR_LSB BIT[7:0]
TRIG0_START_ADDR_MSB ADDRESS 0x0051 RW
TRIG0_START_ADDR_MSB RESET_VALUE 0x00
	SEQ_ADDR_MSB BIT[7:0]
TRIG1_START_ADDR_LSB ADDRESS 0x0054 RW
TRIG1_START_ADDR_LSB RESET_VALUE 0x04
	SEQ_ADDR_LSB BIT[7:0]
TRIG1_START_ADDR_MSB ADDRESS 0x0055 RW
TRIG1_START_ADDR_MSB RESET_VALUE 0x00
	SEQ_ADDR_MSB BIT[7:0]
TRIG2_START_ADDR_LSB ADDRESS 0x0058 RW
TRIG2_START_ADDR_LSB RESET_VALUE 0x08
	SEQ_ADDR_LSB BIT[7:0]
TRIG2_START_ADDR_MSB ADDRESS 0x0059 RW
TRIG2_START_ADDR_MSB RESET_VALUE 0x00
	SEQ_ADDR_MSB BIT[7:0]
TRIG3_START_ADDR_LSB ADDRESS 0x005C RW
TRIG3_START_ADDR_LSB RESET_VALUE 0x0C
	SEQ_ADDR_LSB BIT[7:0]
TRIG3_START_ADDR_MSB ADDRESS 0x005D RW
TRIG3_START_ADDR_MSB RESET_VALUE 0x00
	SEQ_ADDR_MSB BIT[7:0]
TRIG4_START_ADDR_LSB ADDRESS 0x0060 RW
TRIG4_START_ADDR_LSB RESET_VALUE 0x10
	SEQ_ADDR_LSB BIT[7:0]
TRIG4_START_ADDR_MSB ADDRESS 0x0061 RW
TRIG4_START_ADDR_MSB RESET_VALUE 0x00
	SEQ_ADDR_MSB BIT[7:0]
TRIG5_START_ADDR_LSB ADDRESS 0x0064 RW
TRIG5_START_ADDR_LSB RESET_VALUE 0x14
	SEQ_ADDR_LSB BIT[7:0]
TRIG5_START_ADDR_MSB ADDRESS 0x0065 RW
TRIG5_START_ADDR_MSB RESET_VALUE 0x00
	SEQ_ADDR_MSB BIT[7:0]
TRIG6_START_ADDR_LSB ADDRESS 0x0068 RW
TRIG6_START_ADDR_LSB RESET_VALUE 0x18
	SEQ_ADDR_LSB BIT[7:0]
TRIG6_START_ADDR_MSB ADDRESS 0x0069 RW
TRIG6_START_ADDR_MSB RESET_VALUE 0x00
	SEQ_ADDR_MSB BIT[7:0]
TRIG7_START_ADDR_LSB ADDRESS 0x006C RW
TRIG7_START_ADDR_LSB RESET_VALUE 0x1C
	SEQ_ADDR_LSB BIT[7:0]
TRIG7_START_ADDR_MSB ADDRESS 0x006D RW
TRIG7_START_ADDR_MSB RESET_VALUE 0x00
	SEQ_ADDR_MSB BIT[7:0]
TRIG8_START_ADDR_LSB ADDRESS 0x0070 RW
TRIG8_START_ADDR_LSB RESET_VALUE 0x20
	SEQ_ADDR_LSB BIT[7:0]
TRIG8_START_ADDR_MSB ADDRESS 0x0071 RW
TRIG8_START_ADDR_MSB RESET_VALUE 0x00
	SEQ_ADDR_MSB BIT[7:0]
TRIG9_START_ADDR_LSB ADDRESS 0x0074 RW
TRIG9_START_ADDR_LSB RESET_VALUE 0x24
	SEQ_ADDR_LSB BIT[7:0]
TRIG9_START_ADDR_MSB ADDRESS 0x0075 RW
TRIG9_START_ADDR_MSB RESET_VALUE 0x00
	SEQ_ADDR_MSB BIT[7:0]
TRIG10_START_ADDR_LSB ADDRESS 0x0078 RW
TRIG10_START_ADDR_LSB RESET_VALUE 0x28
	SEQ_ADDR_LSB BIT[7:0]
TRIG10_START_ADDR_MSB ADDRESS 0x0079 RW
TRIG10_START_ADDR_MSB RESET_VALUE 0x00
	SEQ_ADDR_MSB BIT[7:0]
TRIG11_START_ADDR_LSB ADDRESS 0x007C RW
TRIG11_START_ADDR_LSB RESET_VALUE 0x2C
	SEQ_ADDR_LSB BIT[7:0]
TRIG11_START_ADDR_MSB ADDRESS 0x007D RW
TRIG11_START_ADDR_MSB RESET_VALUE 0x00
	SEQ_ADDR_MSB BIT[7:0]
TRIG12_START_ADDR_LSB ADDRESS 0x0080 RW
TRIG12_START_ADDR_LSB RESET_VALUE 0x30
	SEQ_ADDR_LSB BIT[7:0]
TRIG12_START_ADDR_MSB ADDRESS 0x0081 RW
TRIG12_START_ADDR_MSB RESET_VALUE 0x00
	SEQ_ADDR_MSB BIT[7:0]
TRIG13_START_ADDR_LSB ADDRESS 0x0084 RW
TRIG13_START_ADDR_LSB RESET_VALUE 0x34
	SEQ_ADDR_LSB BIT[7:0]
TRIG13_START_ADDR_MSB ADDRESS 0x0085 RW
TRIG13_START_ADDR_MSB RESET_VALUE 0x00
	SEQ_ADDR_MSB BIT[7:0]
TRIG14_START_ADDR_LSB ADDRESS 0x0088 RW
TRIG14_START_ADDR_LSB RESET_VALUE 0x38
	SEQ_ADDR_LSB BIT[7:0]
TRIG14_START_ADDR_MSB ADDRESS 0x0089 RW
TRIG14_START_ADDR_MSB RESET_VALUE 0x00
	SEQ_ADDR_MSB BIT[7:0]
TRIG15_START_ADDR_LSB ADDRESS 0x008C RW
TRIG15_START_ADDR_LSB RESET_VALUE 0x3C
	SEQ_ADDR_LSB BIT[7:0]
TRIG15_START_ADDR_MSB ADDRESS 0x008D RW
TRIG15_START_ADDR_MSB RESET_VALUE 0x00
	SEQ_ADDR_MSB BIT[7:0]
SEQ_STATUS1 ADDRESS 0x0090 R
SEQ_STATUS1 RESET_VALUE 0x00
	SEQ_IN_SERVICE BIT[7:4]
	LAST_SEQ_NORMAL BIT[3:0]
SEQ_STATUS2 ADDRESS 0x0091 R
SEQ_STATUS2 RESET_VALUE 0x00
	LAST_SEQ_ABORTED BIT[7:4]
	LAST_SEQ_ERROR BIT[3:0]
SEQ_ERR_PC_STATUS0 ADDRESS 0x0092 R
SEQ_ERR_PC_STATUS0 RESET_VALUE 0xXX
	ERR_PC_LSB BIT[7:0]
SEQ_ERR_PC_STATUS1 ADDRESS 0x0093 R
SEQ_ERR_PC_STATUS1 RESET_VALUE 0xXX
	ERR_PC_MSB BIT[7:0]
SEQ_ERR_IR_STATUS0 ADDRESS 0x0094 R
SEQ_ERR_IR_STATUS0 RESET_VALUE 0xXX
	ERR_IR_BYTE0 BIT[7:0]
SEQ_ERR_IR_STATUS1 ADDRESS 0x0095 R
SEQ_ERR_IR_STATUS1 RESET_VALUE 0xXX
	ERR_IR_BYTE1 BIT[7:0]
SEQ_ERR_IR_STATUS2 ADDRESS 0x0096 R
SEQ_ERR_IR_STATUS2 RESET_VALUE 0xXX
	ERR_IR_BYTE2 BIT[7:0]
SEQ_ERR_IR_STATUS3 ADDRESS 0x0097 R
SEQ_ERR_IR_STATUS3 RESET_VALUE 0xXX
	ERR_IR_BYTE3 BIT[7:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
SEQ_DEBUG_CFG ADDRESS 0x00E0 RW
SEQ_DEBUG_CFG RESET_VALUE 0x00
	DEBUG_EN BIT[0]
SEQ_DEBUG_NEXT ADDRESS 0x00E1 W
SEQ_DEBUG_NEXT RESET_VALUE 0x00
	NEXT_CMD BIT[0]
OTP_CFG1 ADDRESS 0x00E2 RW
OTP_CFG1 RESET_VALUE 0x00
	VPP_SEL BIT[3]
	PPROG BIT[2]
	PTM BIT[1:0]
OTP_CFG2 ADDRESS 0x00E3 RW
OTP_CFG2 RESET_VALUE 0x07
	MARGIN_RD_WS BIT[4:0]
TEST1 ADDRESS 0x00E4 RW
TEST1 RESET_VALUE 0x00
	DTEST4_EN BIT[7]
	DTEST3_EN BIT[6]
	DTEST2_EN BIT[5]
	DTEST1_EN BIT[4]
	DTEST_SEL BIT[3:0]
PBS_CLIENT0_BASE BASE 0x00007100  pbs_client0addr 31:0
pbs_client0 MODULE OFFSET=PBS_CLIENT0_BASE+0x00000000 MAX=PBS_CLIENT0_BASE+0x000000FF APRE=PBS_CLIENT0_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.PBS_CLIENT0_BASE.PBS_CLIENT0
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	COMP_STATUS BIT[5:4]
	TRIG_FSM_STATUS BIT[2:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]
TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	TRIGGER_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	SEQ_ENDED_TEST_VAL BIT[1]
	SEQ_ERROR_TEST_VAL BIT[0]
PBS_CLIENT1_BASE BASE 0x00007200  pbs_client1addr 31:0
pbs_client1 MODULE OFFSET=PBS_CLIENT1_BASE+0x00000000 MAX=PBS_CLIENT1_BASE+0x000000FF APRE=PBS_CLIENT1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.PBS_CLIENT1_BASE.PBS_CLIENT1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	COMP_STATUS BIT[5:4]
	TRIG_FSM_STATUS BIT[2:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]
TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	TRIGGER_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	SEQ_ENDED_TEST_VAL BIT[1]
	SEQ_ERROR_TEST_VAL BIT[0]
PBS_CLIENT2_BASE BASE 0x00007300  pbs_client2addr 31:0
pbs_client2 MODULE OFFSET=PBS_CLIENT2_BASE+0x00000000 MAX=PBS_CLIENT2_BASE+0x000000FF APRE=PBS_CLIENT2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.PBS_CLIENT2_BASE.PBS_CLIENT2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	COMP_STATUS BIT[5:4]
	TRIG_FSM_STATUS BIT[2:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]
TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	TRIGGER_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	SEQ_ENDED_TEST_VAL BIT[1]
	SEQ_ERROR_TEST_VAL BIT[0]
PBS_CLIENT3_BASE BASE 0x00007400  pbs_client3addr 31:0
pbs_client3 MODULE OFFSET=PBS_CLIENT3_BASE+0x00000000 MAX=PBS_CLIENT3_BASE+0x000000FF APRE=PBS_CLIENT3_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.PBS_CLIENT3_BASE.PBS_CLIENT3
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	COMP_STATUS BIT[5:4]
	TRIG_FSM_STATUS BIT[2:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]
TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	TRIGGER_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	SEQ_ENDED_TEST_VAL BIT[1]
	SEQ_ERROR_TEST_VAL BIT[0]
PBS_CLIENT4_BASE BASE 0x00007500  pbs_client4addr 31:0
pbs_client4 MODULE OFFSET=PBS_CLIENT4_BASE+0x00000000 MAX=PBS_CLIENT4_BASE+0x000000FF APRE=PBS_CLIENT4_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.PBS_CLIENT4_BASE.PBS_CLIENT4
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	COMP_STATUS BIT[5:4]
	TRIG_FSM_STATUS BIT[2:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]
TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	TRIGGER_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	SEQ_ENDED_TEST_VAL BIT[1]
	SEQ_ERROR_TEST_VAL BIT[0]
PBS_CLIENT5_BASE BASE 0x00007600  pbs_client5addr 31:0
pbs_client5 MODULE OFFSET=PBS_CLIENT5_BASE+0x00000000 MAX=PBS_CLIENT5_BASE+0x000000FF APRE=PBS_CLIENT5_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.PBS_CLIENT5_BASE.PBS_CLIENT5
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	COMP_STATUS BIT[5:4]
	TRIG_FSM_STATUS BIT[2:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]
TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	TRIGGER_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	SEQ_ENDED_TEST_VAL BIT[1]
	SEQ_ERROR_TEST_VAL BIT[0]
PBS_CLIENT6_BASE BASE 0x00007700  pbs_client6addr 31:0
pbs_client6 MODULE OFFSET=PBS_CLIENT6_BASE+0x00000000 MAX=PBS_CLIENT6_BASE+0x000000FF APRE=PBS_CLIENT6_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.PBS_CLIENT6_BASE.PBS_CLIENT6
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	COMP_STATUS BIT[5:4]
	TRIG_FSM_STATUS BIT[2:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]
TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	TRIGGER_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	SEQ_ENDED_TEST_VAL BIT[1]
	SEQ_ERROR_TEST_VAL BIT[0]
PBS_CLIENT7_BASE BASE 0x00007800  pbs_client7addr 31:0
pbs_client7 MODULE OFFSET=PBS_CLIENT7_BASE+0x00000000 MAX=PBS_CLIENT7_BASE+0x000000FF APRE=PBS_CLIENT7_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.PBS_CLIENT7_BASE.PBS_CLIENT7
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	COMP_STATUS BIT[5:4]
	TRIG_FSM_STATUS BIT[2:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]
TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	TRIGGER_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	SEQ_ENDED_TEST_VAL BIT[1]
	SEQ_ERROR_TEST_VAL BIT[0]
PBS_CLIENT8_BASE BASE 0x00007900  pbs_client8addr 31:0
pbs_client8 MODULE OFFSET=PBS_CLIENT8_BASE+0x00000000 MAX=PBS_CLIENT8_BASE+0x000000FF APRE=PBS_CLIENT8_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.PBS_CLIENT8_BASE.PBS_CLIENT8
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	COMP_STATUS BIT[5:4]
	TRIG_FSM_STATUS BIT[2:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]
TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	TRIGGER_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	SEQ_ENDED_TEST_VAL BIT[1]
	SEQ_ERROR_TEST_VAL BIT[0]
PBS_CLIENT9_BASE BASE 0x00007A00  pbs_client9addr 31:0
pbs_client9 MODULE OFFSET=PBS_CLIENT9_BASE+0x00000000 MAX=PBS_CLIENT9_BASE+0x000000FF APRE=PBS_CLIENT9_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.PBS_CLIENT9_BASE.PBS_CLIENT9
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	COMP_STATUS BIT[5:4]
	TRIG_FSM_STATUS BIT[2:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]
TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	TRIGGER_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	SEQ_ENDED_TEST_VAL BIT[1]
	SEQ_ERROR_TEST_VAL BIT[0]
PBS_CLIENT10_BASE BASE 0x00007B00  pbs_client10addr 31:0
pbs_client10 MODULE OFFSET=PBS_CLIENT10_BASE+0x00000000 MAX=PBS_CLIENT10_BASE+0x000000FF APRE=PBS_CLIENT10_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.PBS_CLIENT10_BASE.PBS_CLIENT10
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	COMP_STATUS BIT[5:4]
	TRIG_FSM_STATUS BIT[2:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]
TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	TRIGGER_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	SEQ_ENDED_TEST_VAL BIT[1]
	SEQ_ERROR_TEST_VAL BIT[0]
PBS_CLIENT11_BASE BASE 0x00007C00  pbs_client11addr 31:0
pbs_client11 MODULE OFFSET=PBS_CLIENT11_BASE+0x00000000 MAX=PBS_CLIENT11_BASE+0x000000FF APRE=PBS_CLIENT11_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.PBS_CLIENT11_BASE.PBS_CLIENT11
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	COMP_STATUS BIT[5:4]
	TRIG_FSM_STATUS BIT[2:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]
TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	TRIGGER_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	SEQ_ENDED_TEST_VAL BIT[1]
	SEQ_ERROR_TEST_VAL BIT[0]
PBS_CLIENT12_BASE BASE 0x00007D00  pbs_client12addr 31:0
pbs_client12 MODULE OFFSET=PBS_CLIENT12_BASE+0x00000000 MAX=PBS_CLIENT12_BASE+0x000000FF APRE=PBS_CLIENT12_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.PBS_CLIENT12_BASE.PBS_CLIENT12
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	COMP_STATUS BIT[5:4]
	TRIG_FSM_STATUS BIT[2:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]
TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	TRIGGER_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	SEQ_ENDED_TEST_VAL BIT[1]
	SEQ_ERROR_TEST_VAL BIT[0]
PBS_CLIENT13_BASE BASE 0x00007E00  pbs_client13addr 31:0
pbs_client13 MODULE OFFSET=PBS_CLIENT13_BASE+0x00000000 MAX=PBS_CLIENT13_BASE+0x000000FF APRE=PBS_CLIENT13_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.PBS_CLIENT13_BASE.PBS_CLIENT13
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	COMP_STATUS BIT[5:4]
	TRIG_FSM_STATUS BIT[2:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]
TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	TRIGGER_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	SEQ_ENDED_TEST_VAL BIT[1]
	SEQ_ERROR_TEST_VAL BIT[0]
PBS_CLIENT14_BASE BASE 0x00007F00  pbs_client14addr 31:0
pbs_client14 MODULE OFFSET=PBS_CLIENT14_BASE+0x00000000 MAX=PBS_CLIENT14_BASE+0x000000FF APRE=PBS_CLIENT14_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.PBS_CLIENT14_BASE.PBS_CLIENT14
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	COMP_STATUS BIT[5:4]
	TRIG_FSM_STATUS BIT[2:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]
TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	TRIGGER_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	SEQ_ENDED_TEST_VAL BIT[1]
	SEQ_ERROR_TEST_VAL BIT[0]
PBS_CLIENT15_BASE BASE 0x00008000  pbs_client15addr 31:0
pbs_client15 MODULE OFFSET=PBS_CLIENT15_BASE+0x00000000 MAX=PBS_CLIENT15_BASE+0x000000FF APRE=PBS_CLIENT15_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.PBS_CLIENT15_BASE.PBS_CLIENT15
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	COMP_STATUS BIT[5:4]
	TRIG_FSM_STATUS BIT[2:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]
TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	TRIGGER_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	SEQ_ENDED_TEST_VAL BIT[1]
	SEQ_ERROR_TEST_VAL BIT[0]
MPP1_BASE BASE 0x0000A000  mpp1addr 31:0
mpp1 MODULE OFFSET=MPP1_BASE+0x00000000 MAX=MPP1_BASE+0x000000FF APRE=MPP1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.MPP1_BASE.MPP1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x11
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	MPP_OK BIT[7]
	MPP_VAL BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	MPP_IN_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	MPP_IN_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	MPP_IN_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	MPP_IN_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	MPP_IN_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	MPP_IN_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	MPP_IN_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	MPP_IN_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	MPP_IN_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
	EN_AND_SOURCE_SEL BIT[3:0]
DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x00
	PULLUP_SEL BIT[2:0]
DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
	DTEST3 BIT[2]
	DTEST2 BIT[1]
	DTEST1 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
ANA_OUT_CTL ADDRESS 0x0048 RW
ANA_OUT_CTL RESET_VALUE 0x00
	REF_SEL BIT[2:0]
ANA_IN_CTL ADDRESS 0x004A RW
ANA_IN_CTL RESET_VALUE 0x00
	ROUTE_SEL BIT[2:0]
SINK_CTL ADDRESS 0x004C RW
SINK_CTL RESET_VALUE 0x00
	CURRENT_SEL BIT[2:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
MPP2_BASE BASE 0x0000A100  mpp2addr 31:0
mpp2 MODULE OFFSET=MPP2_BASE+0x00000000 MAX=MPP2_BASE+0x000000FF APRE=MPP2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.MPP2_BASE.MPP2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x11
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	MPP_OK BIT[7]
	MPP_VAL BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	MPP_IN_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	MPP_IN_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	MPP_IN_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	MPP_IN_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	MPP_IN_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	MPP_IN_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	MPP_IN_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	MPP_IN_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	MPP_IN_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
	EN_AND_SOURCE_SEL BIT[3:0]
DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x00
	PULLUP_SEL BIT[2:0]
DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
	DTEST3 BIT[2]
	DTEST2 BIT[1]
	DTEST1 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
ANA_OUT_CTL ADDRESS 0x0048 RW
ANA_OUT_CTL RESET_VALUE 0x00
	REF_SEL BIT[2:0]
ANA_IN_CTL ADDRESS 0x004A RW
ANA_IN_CTL RESET_VALUE 0x00
	ROUTE_SEL BIT[2:0]
SINK_CTL ADDRESS 0x004C RW
SINK_CTL RESET_VALUE 0x00
	CURRENT_SEL BIT[2:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
MPP3_BASE BASE 0x0000A200  mpp3addr 31:0
mpp3 MODULE OFFSET=MPP3_BASE+0x00000000 MAX=MPP3_BASE+0x000000FF APRE=MPP3_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.MPP3_BASE.MPP3
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x11
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	MPP_OK BIT[7]
	MPP_VAL BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	MPP_IN_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	MPP_IN_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	MPP_IN_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	MPP_IN_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	MPP_IN_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	MPP_IN_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	MPP_IN_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	MPP_IN_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	MPP_IN_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
	EN_AND_SOURCE_SEL BIT[3:0]
DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x00
	PULLUP_SEL BIT[2:0]
DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
	DTEST3 BIT[2]
	DTEST2 BIT[1]
	DTEST1 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
ANA_OUT_CTL ADDRESS 0x0048 RW
ANA_OUT_CTL RESET_VALUE 0x00
	REF_SEL BIT[2:0]
ANA_IN_CTL ADDRESS 0x004A RW
ANA_IN_CTL RESET_VALUE 0x00
	ROUTE_SEL BIT[2:0]
SINK_CTL ADDRESS 0x004C RW
SINK_CTL RESET_VALUE 0x00
	CURRENT_SEL BIT[2:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
MPP4_BASE BASE 0x0000A300  mpp4addr 31:0
mpp4 MODULE OFFSET=MPP4_BASE+0x00000000 MAX=MPP4_BASE+0x000000FF APRE=MPP4_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.MPP4_BASE.MPP4
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x11
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	MPP_OK BIT[7]
	MPP_VAL BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	MPP_IN_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	MPP_IN_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	MPP_IN_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	MPP_IN_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	MPP_IN_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	MPP_IN_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	MPP_IN_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	MPP_IN_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	MPP_IN_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
	EN_AND_SOURCE_SEL BIT[3:0]
DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x00
	PULLUP_SEL BIT[2:0]
DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
	DTEST3 BIT[2]
	DTEST2 BIT[1]
	DTEST1 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
ANA_OUT_CTL ADDRESS 0x0048 RW
ANA_OUT_CTL RESET_VALUE 0x00
	REF_SEL BIT[2:0]
ANA_IN_CTL ADDRESS 0x004A RW
ANA_IN_CTL RESET_VALUE 0x00
	ROUTE_SEL BIT[2:0]
SINK_CTL ADDRESS 0x004C RW
SINK_CTL RESET_VALUE 0x00
	CURRENT_SEL BIT[2:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
MPP5_BASE BASE 0x0000A400  mpp5addr 31:0
mpp5 MODULE OFFSET=MPP5_BASE+0x00000000 MAX=MPP5_BASE+0x000000FF APRE=MPP5_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.MPP5_BASE.MPP5
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x11
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	MPP_OK BIT[7]
	MPP_VAL BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	MPP_IN_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	MPP_IN_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	MPP_IN_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	MPP_IN_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	MPP_IN_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	MPP_IN_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	MPP_IN_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	MPP_IN_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	MPP_IN_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
	EN_AND_SOURCE_SEL BIT[3:0]
DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x00
	PULLUP_SEL BIT[2:0]
DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
	DTEST3 BIT[2]
	DTEST2 BIT[1]
	DTEST1 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
ANA_OUT_CTL ADDRESS 0x0048 RW
ANA_OUT_CTL RESET_VALUE 0x00
	REF_SEL BIT[2:0]
ANA_IN_CTL ADDRESS 0x004A RW
ANA_IN_CTL RESET_VALUE 0x00
	ROUTE_SEL BIT[2:0]
SINK_CTL ADDRESS 0x004C RW
SINK_CTL RESET_VALUE 0x00
	CURRENT_SEL BIT[2:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
MPP6_BASE BASE 0x0000A500  mpp6addr 31:0
mpp6 MODULE OFFSET=MPP6_BASE+0x00000000 MAX=MPP6_BASE+0x000000FF APRE=MPP6_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.MPP6_BASE.MPP6
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x11
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	MPP_OK BIT[7]
	MPP_VAL BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	MPP_IN_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	MPP_IN_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	MPP_IN_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	MPP_IN_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	MPP_IN_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	MPP_IN_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	MPP_IN_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	MPP_IN_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	MPP_IN_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
	EN_AND_SOURCE_SEL BIT[3:0]
DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x00
	PULLUP_SEL BIT[2:0]
DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
	DTEST3 BIT[2]
	DTEST2 BIT[1]
	DTEST1 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
ANA_OUT_CTL ADDRESS 0x0048 RW
ANA_OUT_CTL RESET_VALUE 0x00
	REF_SEL BIT[2:0]
ANA_IN_CTL ADDRESS 0x004A RW
ANA_IN_CTL RESET_VALUE 0x00
	ROUTE_SEL BIT[2:0]
SINK_CTL ADDRESS 0x004C RW
SINK_CTL RESET_VALUE 0x00
	CURRENT_SEL BIT[2:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
GPIO1_BASE BASE 0x0000C000  gpio1addr 31:0
gpio1 MODULE OFFSET=GPIO1_BASE+0x00000000 MAX=GPIO1_BASE+0x000000FF APRE=GPIO1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.GPIO1_BASE.GPIO1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
	GPIO_VAL BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
	EN_AND_SOURCE_SEL BIT[3:0]
DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
	DTEST3 BIT[2]
	DTEST2 BIT[1]
	DTEST1 BIT[0]
DIG_OUT_CTL ADDRESS 0x0045 RW
DIG_OUT_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
	OUTPUT_DRV_SEL BIT[1:0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
GPIO2_BASE BASE 0x0000C100  gpio2addr 31:0
gpio2 MODULE OFFSET=GPIO2_BASE+0x00000000 MAX=GPIO2_BASE+0x000000FF APRE=GPIO2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.GPIO2_BASE.GPIO2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
	GPIO_VAL BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
	EN_AND_SOURCE_SEL BIT[3:0]
DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
	DTEST3 BIT[2]
	DTEST2 BIT[1]
	DTEST1 BIT[0]
DIG_OUT_CTL ADDRESS 0x0045 RW
DIG_OUT_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
	OUTPUT_DRV_SEL BIT[1:0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
GPIO3_BASE BASE 0x0000C200  gpio3addr 31:0
gpio3 MODULE OFFSET=GPIO3_BASE+0x00000000 MAX=GPIO3_BASE+0x000000FF APRE=GPIO3_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.GPIO3_BASE.GPIO3
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
	GPIO_VAL BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
	EN_AND_SOURCE_SEL BIT[3:0]
DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
	DTEST3 BIT[2]
	DTEST2 BIT[1]
	DTEST1 BIT[0]
DIG_OUT_CTL ADDRESS 0x0045 RW
DIG_OUT_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
	OUTPUT_DRV_SEL BIT[1:0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
GPIO4_BASE BASE 0x0000C300  gpio4addr 31:0
gpio4 MODULE OFFSET=GPIO4_BASE+0x00000000 MAX=GPIO4_BASE+0x000000FF APRE=GPIO4_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.GPIO4_BASE.GPIO4
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
	GPIO_VAL BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
	EN_AND_SOURCE_SEL BIT[3:0]
DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
	DTEST3 BIT[2]
	DTEST2 BIT[1]
	DTEST1 BIT[0]
DIG_OUT_CTL ADDRESS 0x0045 RW
DIG_OUT_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
	OUTPUT_DRV_SEL BIT[1:0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
GPIO5_BASE BASE 0x0000C400  gpio5addr 31:0
gpio5 MODULE OFFSET=GPIO5_BASE+0x00000000 MAX=GPIO5_BASE+0x000000FF APRE=GPIO5_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.GPIO5_BASE.GPIO5
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
	GPIO_VAL BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
	EN_AND_SOURCE_SEL BIT[3:0]
DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
	DTEST3 BIT[2]
	DTEST2 BIT[1]
	DTEST1 BIT[0]
DIG_OUT_CTL ADDRESS 0x0045 RW
DIG_OUT_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
	OUTPUT_DRV_SEL BIT[1:0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
GPIO6_BASE BASE 0x0000C500  gpio6addr 31:0
gpio6 MODULE OFFSET=GPIO6_BASE+0x00000000 MAX=GPIO6_BASE+0x000000FF APRE=GPIO6_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.GPIO6_BASE.GPIO6
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
	GPIO_VAL BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
	EN_AND_SOURCE_SEL BIT[3:0]
DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
	DTEST3 BIT[2]
	DTEST2 BIT[1]
	DTEST1 BIT[0]
DIG_OUT_CTL ADDRESS 0x0045 RW
DIG_OUT_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
	OUTPUT_DRV_SEL BIT[1:0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
TRIM_BASE BASE 0x0000FE00  trimaddr 31:0
trim MODULE OFFSET=TRIM_BASE+0x00000000 MAX=TRIM_BASE+0x000000FF APRE=TRIM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.TRIM_BASE.TRIM
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0C
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
TRIM_REG_INIT_STATUS ADDRESS 0x0008 R
TRIM_REG_INIT_STATUS RESET_VALUE 0xXX
	TRIM_OTP_NOT_PROG BIT[4]
	SW_TRIM_REG_INIT_EXEC BIT[3]
	SW_TRIM_REG_INIT_ON BIT[2]
	HW_TRIM_REG_INIT_EXEC BIT[1]
	HW_TRIM_REG_INIT_ON BIT[0]
OTP_PROG_STATUS ADDRESS 0x0009 R
OTP_PROG_STATUS RESET_VALUE 0x0X
	TRIM_OTP_ALREADY_PROG BIT[2]
	OTP_PROG_EXEC BIT[1]
	TRIM_OTP_PROG_ON BIT[0]
OTP_NUM_TRIM_REG_LSB ADDRESS 0x000A R
OTP_NUM_TRIM_REG_LSB RESET_VALUE 0xXX
	OTP_HA_LSB_DATA BIT[7:0]
OTP_NUM_TRIM_REG_MSB ADDRESS 0x000B R
OTP_NUM_TRIM_REG_MSB RESET_VALUE 0xXX
	OTP_HA_MSB_DATA BIT[7:0]
SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x01
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
	FOLLOW_GLOBAL_SOFT_RESET BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x00
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
TRIM_OTP_CFG1 ADDRESS 0x00E0 RW
TRIM_OTP_CFG1 RESET_VALUE 0x00
	TRIM_VPP_SEL BIT[3]
	TRIM_PPROG BIT[2]
	TRIM_PTM BIT[1:0]
TRIM_OTP_CFG2 ADDRESS 0x00E1 RW
TRIM_OTP_CFG2 RESET_VALUE 0x07
	TRIM_MARGIN_RD_WS BIT[4:0]
TRIM_OTP_PROG_CTL ADDRESS 0x00E2 W
TRIM_OTP_PROG_CTL RESET_VALUE 0x00
	START_OTP_PROG BIT[0]
TRIM_REG_INIT_CTL ADDRESS 0x00E3 W
TRIM_REG_INIT_CTL RESET_VALUE 0x00
	SW_TRIM_START_COPY BIT[0]
TRIM_OTP_HA_CTL ADDRESS 0x00E4 W
TRIM_OTP_HA_CTL RESET_VALUE 0x00
	START_GET_OTP_HA BIT[0]
TEST1 ADDRESS 0x00E5 RW
TEST1 RESET_VALUE 0x00
	DTEST4_EN BIT[7]
	DTEST3_EN BIT[6]
	DTEST2_EN BIT[5]
	DTEST1_EN BIT[4]
	DTEST_SEL BIT[3:0]
TEST_TRIM_CLK_REQ ADDRESS 0x00E6 RW
TEST_TRIM_CLK_REQ RESET_VALUE 0x00
	TEST_CLK_REQ BIT[0]
BUCK_CMN_BASE BASE 0x00011000  buck_cmnaddr 31:0
buck_cmn MODULE OFFSET=BUCK_CMN_BASE+0x00000000 MAX=BUCK_CMN_BASE+0x000000FF APRE=BUCK_CMN_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.BUCK_CMN_BASE.BUCK_CMN
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
QM_MODE ADDRESS 0x0051 RW
QM_MODE RESET_VALUE 0x00
	QM_EN BIT[7]
CLK_PHASE ADDRESS 0x0054 RW
CLK_PHASE RESET_VALUE 0x05
	CLK_STAGGERING_EN BIT[7]
	CLK_PHASE_CTL BIT[6:4]
	CLK_PHASE_DIV BIT[3:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
BUCK_CMN_TEST ADDRESS 0x00E2 RW
BUCK_CMN_TEST RESET_VALUE 0x08
	BYPASS_IBG_DLY BIT[3]
	DTEST_CTRL BIT[2:0]
S1_CTRL_BASE BASE 0x00011400  s1_ctrladdr 31:0
s1_ctrl MODULE OFFSET=S1_CTRL_BASE+0x00000000 MAX=S1_CTRL_BASE+0x000000FF APRE=S1_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.S1_CTRL_BASE.S1_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS ADDRESS 0x0008 R
STATUS RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS BIT[5]
	UL_VOLTAGE BIT[4]
	LL_VOLTAGE BIT[3]
	PS_TRUE BIT[2]
	NPM_TRUE BIT[1]
	STEPPER_DONE BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
	RANGE BIT[0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x2A
	V_SET BIT[6:0]
PFM_CTL ADDRESS 0x0044 RW
PFM_CTL RESET_VALUE 0x85
	PFM_VOLT_CTL BIT[7]
	PFM_IBOOST BIT[6]
	PFM_TYPE_I BIT[5]
	PFM_COMP_HYST BIT[4]
	PFM_COMP_PLS_FLTR BIT[3]
	PFM_IPLIM_CTRL BIT[2]
	PFM_IPLIM_DLY BIT[1:0]
MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
	PWM BIT[7]
	AUTO_MODE BIT[6]
	FOLLOW_PMIC_AWAKE BIT[4]
	FOLLOW_HWEN3 BIT[3]
	FOLLOW_HWEN2 BIT[2]
	FOLLOW_HWEN1 BIT[1]
	FOLLOW_HWEN0 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
	FOLLOW_HWEN3 BIT[3]
	FOLLOW_HWEN2 BIT[2]
	FOLLOW_HWEN1 BIT[1]
	FOLLOW_HWEN0 BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PD_EN BIT[7]
COMP_CAP_CTL ADDRESS 0x0051 RW
COMP_CAP_CTL RESET_VALUE 0x03
	POLE2_CTRL BIT[2]
	CZ_CTRL BIT[1:0]
GM_CTL ADDRESS 0x0052 RW
GM_CTL RESET_VALUE 0x09
	GM_CTL BIT[3:0]
RZ_CTL ADDRESS 0x0053 RW
RZ_CTL RESET_VALUE 0x05
	RZ_CTL BIT[3:0]
ISNS_CTRL ADDRESS 0x0055 RW
ISNS_CTRL RESET_VALUE 0x00
	SA_COMP_CAP BIT[1]
	ISNS_RES_IOS BIT[0]
SAW_CTL ADDRESS 0x0056 RW
SAW_CTL RESET_VALUE 0x0A
	CURRENT_CTRL BIT[3]
	NSAW_CTRL BIT[2:0]
DMAX_CTL ADDRESS 0x0058 RW
DMAX_CTL RESET_VALUE 0x80
	DMAX_EN BIT[7]
	DMAX_TIME_SEL BIT[0]
PULSE_SKIP_CTL ADDRESS 0x0059 RW
PULSE_SKIP_CTL RESET_VALUE 0x85
	PS_EN BIT[7]
	PS_TIME_HYST BIT[3:2]
	PSKIP_EXIT_SEL BIT[1]
	PS_METHOD BIT[0]
PULSE_SKIP_THRES ADDRESS 0x005A RW
PULSE_SKIP_THRES RESET_VALUE 0x36
	PS_VRST BIT[6:3]
	PS_VSET BIT[2:0]
AUTO_MODE_CTL ADDRESS 0x005B RW
AUTO_MODE_CTL RESET_VALUE 0x0C
	PWM_PFM_SEL BIT[4]
	PFM_PWM_SEL BIT[3:2]
	MODE_SEL_DLY BIT[1:0]
INZERO_COUNT_CTL ADDRESS 0x005C RW
INZERO_COUNT_CTL RESET_VALUE 0xA8
	WINDOW_WIDTH BIT[7:5]
	THRESHOLD BIT[4:0]
PFM_COUNT_CTL ADDRESS 0x005D RW
PFM_COUNT_CTL RESET_VALUE 0xA8
	WINDOW_WIDTH BIT[7:5]
	THRESHOLD BIT[4:0]
PS_VGA_CTL ADDRESS 0x005E RW
PS_VGA_CTL RESET_VALUE 0x03
	VGA_GAIN BIT[3:0]
STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x83
	STEPPER_EN BIT[7]
	STEP BIT[4:3]
	DELAY BIT[2:0]
STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x83
	STEPPER_EN BIT[7]
	STEP BIT[4:3]
	DELAY BIT[2:0]
FT_CTL ADDRESS 0x0062 RW
FT_CTL RESET_VALUE 0x00
	FT_EN BIT[7]
	GM_BOOST BIT[6]
	NL_DEAD_ZONE BIT[5:3]
	NL_CUR_CTL BIT[2:0]
QMODE_SHADOW ADDRESS 0x0063 RW
QMODE_SHADOW RESET_VALUE 0x10
	FOLLOW_QM BIT[5]
	QMODE_PS_METHOD BIT[4]
	QMODE_PS_VRST BIT[3:0]
UL_LL_CTRL ADDRESS 0x0068 RW
UL_LL_CTRL RESET_VALUE 0x00
	UL_INT_EN BIT[1]
	LL_INT_EN BIT[0]
UL_VOLTAGE ADDRESS 0x0069 RW
UL_VOLTAGE RESET_VALUE 0x7F
	V_SET BIT[6:0]
LL_VOLTAGE ADDRESS 0x006B RW
LL_VOLTAGE RESET_VALUE 0x00
	V_SET BIT[6:0]
CTLR_MISC ADDRESS 0x007A RW
CTLR_MISC RESET_VALUE 0x00
	SPARE_7 BIT[7]
	SPARE_6 BIT[6]
	SPARE_5 BIT[5]
	SPARE_4 BIT[4]
	SPARE_3 BIT[3]
	SPARE_2 BIT[2]
	SPARE_1 BIT[1]
	SPARE_0 BIT[0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LIMIT_ERR_INT_TEST_VAL BIT[1]
	VREG_OK_INT_TEST_VAL BIT[0]
CTLR_TEST ADDRESS 0x00E2 RW
CTLR_TEST RESET_VALUE 0x00
	ATEST_SEL BIT[7:5]
	DTEST_SEL BIT[4:2]
	TRIM_CALIB_EN BIT[1]
	OPEN_LOOP_TEST_EN BIT[0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
	TRIM_NUM BIT[7:0]
CTL_TRIM1 ADDRESS 0x00F1 RW
CTL_TRIM1 RESET_VALUE 0x68
	ERR_AMP_TRIM BIT[7:4]
	RES_DIV_TRIM BIT[3:0]
CTL_TRIM2 ADDRESS 0x00F2 RW
CTL_TRIM2 RESET_VALUE 0x77
	PFM_COMP_TRIM BIT[7:4]
	VDIP_COMP_TRIM BIT[3:0]
CTL_TRIM3 ADDRESS 0x00F3 RW
CTL_TRIM3 RESET_VALUE 0x20
	VGA_PS_TRIM BIT[5:0]
CTL_TRIM4 ADDRESS 0x00F4 RW
CTL_TRIM4 RESET_VALUE 0x01
	PULL_DOWN_TRIM BIT[0]
S1_PS_BASE BASE 0x00011500  s1_psaddr 31:0
s1_ps MODULE OFFSET=S1_PS_BASE+0x00000000 MAX=S1_PS_BASE+0x000000FF APRE=S1_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.S1_PS_BASE.S1_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]
PWM_CURRENT_LIM_CTL ADDRESS 0x004A RW
PWM_CURRENT_LIM_CTL RESET_VALUE 0xB4
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_AUTOINT_SEL BIT[5:3]
	CURRENT_LIM_PWM_SEL BIT[2:0]
PFM_CURRENT_LIM_CTL ADDRESS 0x004B RW
PFM_CURRENT_LIM_CTL RESET_VALUE 0x84
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_SEL BIT[2:0]
SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x92
	SOFT_START_ILIM_STEP_EN BIT[7]
	SOFT_START_MODE_SEL BIT[4]
	SOFT_START_ILIM_SEL BIT[2:1]
	SOFT_START_ILIM_STEP_DLY BIT[0]
SWITCH_SIZE_CTL ADDRESS 0x0070 RW
SWITCH_SIZE_CTL RESET_VALUE 0xFF
	P_SWITCH_SIZE BIT[7:6]
	N_SWITCH_SIZE BIT[5:4]
	P_OFF_DRIVER_SIZE BIT[3]
	P_ON_DRIVER_SIZE BIT[2]
	N_ON_DRIVER_SIZE BIT[1]
	N_OFF_DRIVER_SIZE BIT[0]
DEAD_TIME_CTRL1 ADDRESS 0x0071 RW
DEAD_TIME_CTRL1 RESET_VALUE 0x00
	DIG_DEADTIME_CTRL BIT[2:1]
	ANA_DEADTIME_CTRL BIT[0]
DEAD_TIME_CTRL2 ADDRESS 0x0072 RW
DEAD_TIME_CTRL2 RESET_VALUE 0x0A
	EN_PSW_DEAD_TIME BIT[5]
	EN_NSW_DEAD_TIME BIT[4]
	NSW_DEAD_TIME BIT[3:2]
	PSW_DEAD_TIME BIT[1:0]
BLNK_TIME_CTL ADDRESS 0x0073 RW
BLNK_TIME_CTL RESET_VALUE 0x02
	MIN_PON BIT[2:1]
	ISNS_BLNK_TIME BIT[0]
INZERO_CTL ADDRESS 0x0074 RW
INZERO_CTL RESET_VALUE 0x80
	INZERO_EN BIT[7]
	INZERO_OFFSET BIT[3:2]
	INZERO_FORCE BIT[1]
DIG_FSM_CTL ADDRESS 0x0075 RW
DIG_FSM_CTL RESET_VALUE 0x1F
	FSM_SEL BIT[4]
	FSM_CTL4 BIT[3]
	FSM_CTL3 BIT[2]
	FSM_CTL2 BIT[1]
	FSM_CTL1 BIT[0]
PWR_STG_MISC ADDRESS 0x0079 RW
PWR_STG_MISC RESET_VALUE 0x01
	SPARE_7 BIT[7]
	SPARE_6 BIT[6]
	SPARE_5 BIT[5]
	SPARE_4 BIT[4]
	SPARE_3 BIT[3]
	SPARE_2 BIT[2]
	SPARE_1 BIT[1]
	ISNS_RATIO BIT[0]
SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
FORCE_FET_TEST ADDRESS 0x00E3 RW
FORCE_FET_TEST RESET_VALUE 0x00
	KELVIN_SENSING_TEST_EN BIT[2]
	FORCE_PFET_NFET BIT[1:0]
PWR_STG_TEST ADDRESS 0x00E4 RW
PWR_STG_TEST RESET_VALUE 0x00
	ATEST_SEL BIT[7:5]
	DTEST_SEL BIT[4:2]
	TRIM_CALIB_EN BIT[1]
	OPEN_LOOP_TEST_EN BIT[0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
	TRIM_NUM BIT[7:0]
PS_TRIM1 ADDRESS 0x00F1 RW
PS_TRIM1 RESET_VALUE 0x17
	IPLIM_TRIM BIT[5:4]
	INZERO_TRIM BIT[3:0]
PS_TRIM2 ADDRESS 0x00F2 RW
PS_TRIM2 RESET_VALUE 0x6C
	SOFT_START_ILIM_STEP_DLY_TRIM BIT[7]
	SOFT_START_MODE_SEL_TRIM BIT[6]
	SOFT_START_IPLIM_STEP_EN_TRIM BIT[5]
	SOFT_START_IPLIM_TRIM BIT[4:3]
	IPLIM_TRIM_OPT BIT[2:0]
S1_FREQ_BASE BASE 0x00011600  s1_freqaddr 31:0
s1_freq MODULE OFFSET=S1_FREQ_BASE+0x00000000 MAX=S1_FREQ_BASE+0x000000FF APRE=S1_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.S1_FREQ_BASE.S1_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]
CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
	CLK_PREDIV BIT[4]
	CLK_DIV BIT[3:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
S2_CTRL_BASE BASE 0x00011700  s2_ctrladdr 31:0
s2_ctrl MODULE OFFSET=S2_CTRL_BASE+0x00000000 MAX=S2_CTRL_BASE+0x000000FF APRE=S2_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.S2_CTRL_BASE.S2_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS ADDRESS 0x0008 R
STATUS RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS BIT[5]
	UL_VOLTAGE BIT[4]
	LL_VOLTAGE BIT[3]
	PS_TRUE BIT[2]
	NPM_TRUE BIT[1]
	STEPPER_DONE BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
	RANGE BIT[0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x48
	V_SET BIT[6:0]
PFM_CTL ADDRESS 0x0044 RW
PFM_CTL RESET_VALUE 0x85
	PFM_VOLT_CTL BIT[7]
	PFM_IBOOST BIT[6]
	PFM_TYPE_I BIT[5]
	PFM_COMP_HYST BIT[4]
	PFM_COMP_PLS_FLTR BIT[3]
	PFM_IPLIM_CTRL BIT[2]
	PFM_IPLIM_DLY BIT[1:0]
MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
	PWM BIT[7]
	AUTO_MODE BIT[6]
	FOLLOW_PMIC_AWAKE BIT[4]
	FOLLOW_HWEN3 BIT[3]
	FOLLOW_HWEN2 BIT[2]
	FOLLOW_HWEN1 BIT[1]
	FOLLOW_HWEN0 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
	FOLLOW_HWEN3 BIT[3]
	FOLLOW_HWEN2 BIT[2]
	FOLLOW_HWEN1 BIT[1]
	FOLLOW_HWEN0 BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PD_EN BIT[7]
COMP_CAP_CTL ADDRESS 0x0051 RW
COMP_CAP_CTL RESET_VALUE 0x03
	POLE2_CTRL BIT[2]
	CZ_CTRL BIT[1:0]
GM_CTL ADDRESS 0x0052 RW
GM_CTL RESET_VALUE 0x09
	GM_CTL BIT[3:0]
RZ_CTL ADDRESS 0x0053 RW
RZ_CTL RESET_VALUE 0x05
	RZ_CTL BIT[3:0]
ISNS_CTRL ADDRESS 0x0055 RW
ISNS_CTRL RESET_VALUE 0x00
	SA_COMP_CAP BIT[1]
	ISNS_RES_IOS BIT[0]
SAW_CTL ADDRESS 0x0056 RW
SAW_CTL RESET_VALUE 0x0A
	CURRENT_CTRL BIT[3]
	NSAW_CTRL BIT[2:0]
DMAX_CTL ADDRESS 0x0058 RW
DMAX_CTL RESET_VALUE 0x80
	DMAX_EN BIT[7]
	DMAX_TIME_SEL BIT[0]
PULSE_SKIP_CTL ADDRESS 0x0059 RW
PULSE_SKIP_CTL RESET_VALUE 0x85
	PS_EN BIT[7]
	PS_TIME_HYST BIT[3:2]
	PSKIP_EXIT_SEL BIT[1]
	PS_METHOD BIT[0]
PULSE_SKIP_THRES ADDRESS 0x005A RW
PULSE_SKIP_THRES RESET_VALUE 0x36
	PS_VRST BIT[6:3]
	PS_VSET BIT[2:0]
AUTO_MODE_CTL ADDRESS 0x005B RW
AUTO_MODE_CTL RESET_VALUE 0x0C
	PWM_PFM_SEL BIT[4]
	PFM_PWM_SEL BIT[3:2]
	MODE_SEL_DLY BIT[1:0]
INZERO_COUNT_CTL ADDRESS 0x005C RW
INZERO_COUNT_CTL RESET_VALUE 0xA8
	WINDOW_WIDTH BIT[7:5]
	THRESHOLD BIT[4:0]
PFM_COUNT_CTL ADDRESS 0x005D RW
PFM_COUNT_CTL RESET_VALUE 0xA8
	WINDOW_WIDTH BIT[7:5]
	THRESHOLD BIT[4:0]
PS_VGA_CTL ADDRESS 0x005E RW
PS_VGA_CTL RESET_VALUE 0x03
	VGA_GAIN BIT[3:0]
STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x83
	STEPPER_EN BIT[7]
	STEP BIT[4:3]
	DELAY BIT[2:0]
STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x83
	STEPPER_EN BIT[7]
	STEP BIT[4:3]
	DELAY BIT[2:0]
FT_CTL ADDRESS 0x0062 RW
FT_CTL RESET_VALUE 0x00
	FT_EN BIT[7]
	GM_BOOST BIT[6]
	NL_DEAD_ZONE BIT[5:3]
	NL_CUR_CTL BIT[2:0]
QMODE_SHADOW ADDRESS 0x0063 RW
QMODE_SHADOW RESET_VALUE 0x10
	FOLLOW_QM BIT[5]
	QMODE_PS_METHOD BIT[4]
	QMODE_PS_VRST BIT[3:0]
UL_LL_CTRL ADDRESS 0x0068 RW
UL_LL_CTRL RESET_VALUE 0x00
	UL_INT_EN BIT[1]
	LL_INT_EN BIT[0]
UL_VOLTAGE ADDRESS 0x0069 RW
UL_VOLTAGE RESET_VALUE 0x7F
	V_SET BIT[6:0]
LL_VOLTAGE ADDRESS 0x006B RW
LL_VOLTAGE RESET_VALUE 0x00
	V_SET BIT[6:0]
CTLR_MISC ADDRESS 0x007A RW
CTLR_MISC RESET_VALUE 0x00
	SPARE_7 BIT[7]
	SPARE_6 BIT[6]
	SPARE_5 BIT[5]
	SPARE_4 BIT[4]
	SPARE_3 BIT[3]
	SPARE_2 BIT[2]
	SPARE_1 BIT[1]
	SPARE_0 BIT[0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LIMIT_ERR_INT_TEST_VAL BIT[1]
	VREG_OK_INT_TEST_VAL BIT[0]
CTLR_TEST ADDRESS 0x00E2 RW
CTLR_TEST RESET_VALUE 0x00
	ATEST_SEL BIT[7:5]
	DTEST_SEL BIT[4:2]
	TRIM_CALIB_EN BIT[1]
	OPEN_LOOP_TEST_EN BIT[0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
	TRIM_NUM BIT[7:0]
CTL_TRIM1 ADDRESS 0x00F1 RW
CTL_TRIM1 RESET_VALUE 0x68
	ERR_AMP_TRIM BIT[7:4]
	RES_DIV_TRIM BIT[3:0]
CTL_TRIM2 ADDRESS 0x00F2 RW
CTL_TRIM2 RESET_VALUE 0x77
	PFM_COMP_TRIM BIT[7:4]
	VDIP_COMP_TRIM BIT[3:0]
CTL_TRIM3 ADDRESS 0x00F3 RW
CTL_TRIM3 RESET_VALUE 0x20
	VGA_PS_TRIM BIT[5:0]
CTL_TRIM4 ADDRESS 0x00F4 RW
CTL_TRIM4 RESET_VALUE 0x01
	PULL_DOWN_TRIM BIT[0]
S2_PS_BASE BASE 0x00011800  s2_psaddr 31:0
s2_ps MODULE OFFSET=S2_PS_BASE+0x00000000 MAX=S2_PS_BASE+0x000000FF APRE=S2_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.S2_PS_BASE.S2_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]
PWM_CURRENT_LIM_CTL ADDRESS 0x004A RW
PWM_CURRENT_LIM_CTL RESET_VALUE 0xB4
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_AUTOINT_SEL BIT[5:3]
	CURRENT_LIM_PWM_SEL BIT[2:0]
PFM_CURRENT_LIM_CTL ADDRESS 0x004B RW
PFM_CURRENT_LIM_CTL RESET_VALUE 0x84
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_SEL BIT[2:0]
SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x92
	SOFT_START_ILIM_STEP_EN BIT[7]
	SOFT_START_MODE_SEL BIT[4]
	SOFT_START_ILIM_SEL BIT[2:1]
	SOFT_START_ILIM_STEP_DLY BIT[0]
SWITCH_SIZE_CTL ADDRESS 0x0070 RW
SWITCH_SIZE_CTL RESET_VALUE 0xFF
	P_SWITCH_SIZE BIT[7:6]
	N_SWITCH_SIZE BIT[5:4]
	P_OFF_DRIVER_SIZE BIT[3]
	P_ON_DRIVER_SIZE BIT[2]
	N_ON_DRIVER_SIZE BIT[1]
	N_OFF_DRIVER_SIZE BIT[0]
DEAD_TIME_CTRL1 ADDRESS 0x0071 RW
DEAD_TIME_CTRL1 RESET_VALUE 0x00
	DIG_DEADTIME_CTRL BIT[2:1]
	ANA_DEADTIME_CTRL BIT[0]
DEAD_TIME_CTRL2 ADDRESS 0x0072 RW
DEAD_TIME_CTRL2 RESET_VALUE 0x0A
	EN_PSW_DEAD_TIME BIT[5]
	EN_NSW_DEAD_TIME BIT[4]
	NSW_DEAD_TIME BIT[3:2]
	PSW_DEAD_TIME BIT[1:0]
BLNK_TIME_CTL ADDRESS 0x0073 RW
BLNK_TIME_CTL RESET_VALUE 0x02
	MIN_PON BIT[2:1]
	ISNS_BLNK_TIME BIT[0]
INZERO_CTL ADDRESS 0x0074 RW
INZERO_CTL RESET_VALUE 0x80
	INZERO_EN BIT[7]
	INZERO_OFFSET BIT[3:2]
	INZERO_FORCE BIT[1]
DIG_FSM_CTL ADDRESS 0x0075 RW
DIG_FSM_CTL RESET_VALUE 0x1F
	FSM_SEL BIT[4]
	FSM_CTL4 BIT[3]
	FSM_CTL3 BIT[2]
	FSM_CTL2 BIT[1]
	FSM_CTL1 BIT[0]
PWR_STG_MISC ADDRESS 0x0079 RW
PWR_STG_MISC RESET_VALUE 0x01
	SPARE_7 BIT[7]
	SPARE_6 BIT[6]
	SPARE_5 BIT[5]
	SPARE_4 BIT[4]
	SPARE_3 BIT[3]
	SPARE_2 BIT[2]
	SPARE_1 BIT[1]
	ISNS_RATIO BIT[0]
SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
FORCE_FET_TEST ADDRESS 0x00E3 RW
FORCE_FET_TEST RESET_VALUE 0x00
	KELVIN_SENSING_TEST_EN BIT[2]
	FORCE_PFET_NFET BIT[1:0]
PWR_STG_TEST ADDRESS 0x00E4 RW
PWR_STG_TEST RESET_VALUE 0x00
	ATEST_SEL BIT[7:5]
	DTEST_SEL BIT[4:2]
	TRIM_CALIB_EN BIT[1]
	OPEN_LOOP_TEST_EN BIT[0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
	TRIM_NUM BIT[7:0]
PS_TRIM1 ADDRESS 0x00F1 RW
PS_TRIM1 RESET_VALUE 0x17
	IPLIM_TRIM BIT[5:4]
	INZERO_TRIM BIT[3:0]
PS_TRIM2 ADDRESS 0x00F2 RW
PS_TRIM2 RESET_VALUE 0x6C
	SOFT_START_ILIM_STEP_DLY_TRIM BIT[7]
	SOFT_START_MODE_SEL_TRIM BIT[6]
	SOFT_START_IPLIM_STEP_EN_TRIM BIT[5]
	SOFT_START_IPLIM_TRIM BIT[4:3]
	IPLIM_TRIM_OPT BIT[2:0]
S2_FREQ_BASE BASE 0x00011900  s2_freqaddr 31:0
s2_freq MODULE OFFSET=S2_FREQ_BASE+0x00000000 MAX=S2_FREQ_BASE+0x000000FF APRE=S2_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.S2_FREQ_BASE.S2_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]
CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
	CLK_PREDIV BIT[4]
	CLK_DIV BIT[3:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
S3_CTRL_BASE BASE 0x00011A00  s3_ctrladdr 31:0
s3_ctrl MODULE OFFSET=S3_CTRL_BASE+0x00000000 MAX=S3_CTRL_BASE+0x000000FF APRE=S3_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.S3_CTRL_BASE.S3_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS ADDRESS 0x0008 R
STATUS RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS BIT[5]
	UL_VOLTAGE BIT[4]
	LL_VOLTAGE BIT[3]
	PS_TRUE BIT[2]
	NPM_TRUE BIT[1]
	STEPPER_DONE BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
	RANGE BIT[0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x36
	V_SET BIT[6:0]
PFM_CTL ADDRESS 0x0044 RW
PFM_CTL RESET_VALUE 0x85
	PFM_VOLT_CTL BIT[7]
	PFM_IBOOST BIT[6]
	PFM_TYPE_I BIT[5]
	PFM_COMP_HYST BIT[4]
	PFM_COMP_PLS_FLTR BIT[3]
	PFM_IPLIM_CTRL BIT[2]
	PFM_IPLIM_DLY BIT[1:0]
MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
	PWM BIT[7]
	AUTO_MODE BIT[6]
	FOLLOW_PMIC_AWAKE BIT[4]
	FOLLOW_HWEN3 BIT[3]
	FOLLOW_HWEN2 BIT[2]
	FOLLOW_HWEN1 BIT[1]
	FOLLOW_HWEN0 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
	FOLLOW_HWEN3 BIT[3]
	FOLLOW_HWEN2 BIT[2]
	FOLLOW_HWEN1 BIT[1]
	FOLLOW_HWEN0 BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PD_EN BIT[7]
COMP_CAP_CTL ADDRESS 0x0051 RW
COMP_CAP_CTL RESET_VALUE 0x03
	POLE2_CTRL BIT[2]
	CZ_CTRL BIT[1:0]
GM_CTL ADDRESS 0x0052 RW
GM_CTL RESET_VALUE 0x09
	GM_CTL BIT[3:0]
RZ_CTL ADDRESS 0x0053 RW
RZ_CTL RESET_VALUE 0x05
	RZ_CTL BIT[3:0]
ISNS_CTRL ADDRESS 0x0055 RW
ISNS_CTRL RESET_VALUE 0x00
	SA_COMP_CAP BIT[1]
	ISNS_RES_IOS BIT[0]
SAW_CTL ADDRESS 0x0056 RW
SAW_CTL RESET_VALUE 0x0A
	CURRENT_CTRL BIT[3]
	NSAW_CTRL BIT[2:0]
DMAX_CTL ADDRESS 0x0058 RW
DMAX_CTL RESET_VALUE 0x80
	DMAX_EN BIT[7]
	DMAX_TIME_SEL BIT[0]
PULSE_SKIP_CTL ADDRESS 0x0059 RW
PULSE_SKIP_CTL RESET_VALUE 0x85
	PS_EN BIT[7]
	PS_TIME_HYST BIT[3:2]
	PSKIP_EXIT_SEL BIT[1]
	PS_METHOD BIT[0]
PULSE_SKIP_THRES ADDRESS 0x005A RW
PULSE_SKIP_THRES RESET_VALUE 0x36
	PS_VRST BIT[6:3]
	PS_VSET BIT[2:0]
AUTO_MODE_CTL ADDRESS 0x005B RW
AUTO_MODE_CTL RESET_VALUE 0x0C
	PWM_PFM_SEL BIT[4]
	PFM_PWM_SEL BIT[3:2]
	MODE_SEL_DLY BIT[1:0]
INZERO_COUNT_CTL ADDRESS 0x005C RW
INZERO_COUNT_CTL RESET_VALUE 0xA8
	WINDOW_WIDTH BIT[7:5]
	THRESHOLD BIT[4:0]
PFM_COUNT_CTL ADDRESS 0x005D RW
PFM_COUNT_CTL RESET_VALUE 0xA8
	WINDOW_WIDTH BIT[7:5]
	THRESHOLD BIT[4:0]
PS_VGA_CTL ADDRESS 0x005E RW
PS_VGA_CTL RESET_VALUE 0x03
	VGA_GAIN BIT[3:0]
STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x83
	STEPPER_EN BIT[7]
	STEP BIT[4:3]
	DELAY BIT[2:0]
STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x83
	STEPPER_EN BIT[7]
	STEP BIT[4:3]
	DELAY BIT[2:0]
FT_CTL ADDRESS 0x0062 RW
FT_CTL RESET_VALUE 0x00
	FT_EN BIT[7]
	GM_BOOST BIT[6]
	NL_DEAD_ZONE BIT[5:3]
	NL_CUR_CTL BIT[2:0]
QMODE_SHADOW ADDRESS 0x0063 RW
QMODE_SHADOW RESET_VALUE 0x10
	FOLLOW_QM BIT[5]
	QMODE_PS_METHOD BIT[4]
	QMODE_PS_VRST BIT[3:0]
UL_LL_CTRL ADDRESS 0x0068 RW
UL_LL_CTRL RESET_VALUE 0x00
	UL_INT_EN BIT[1]
	LL_INT_EN BIT[0]
UL_VOLTAGE ADDRESS 0x0069 RW
UL_VOLTAGE RESET_VALUE 0x7F
	V_SET BIT[6:0]
LL_VOLTAGE ADDRESS 0x006B RW
LL_VOLTAGE RESET_VALUE 0x00
	V_SET BIT[6:0]
CTLR_MISC ADDRESS 0x007A RW
CTLR_MISC RESET_VALUE 0x00
	SPARE_7 BIT[7]
	SPARE_6 BIT[6]
	SPARE_5 BIT[5]
	SPARE_4 BIT[4]
	SPARE_3 BIT[3]
	SPARE_2 BIT[2]
	SPARE_1 BIT[1]
	SPARE_0 BIT[0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LIMIT_ERR_INT_TEST_VAL BIT[1]
	VREG_OK_INT_TEST_VAL BIT[0]
CTLR_TEST ADDRESS 0x00E2 RW
CTLR_TEST RESET_VALUE 0x00
	ATEST_SEL BIT[7:5]
	DTEST_SEL BIT[4:2]
	TRIM_CALIB_EN BIT[1]
	OPEN_LOOP_TEST_EN BIT[0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
	TRIM_NUM BIT[7:0]
CTL_TRIM1 ADDRESS 0x00F1 RW
CTL_TRIM1 RESET_VALUE 0x68
	ERR_AMP_TRIM BIT[7:4]
	RES_DIV_TRIM BIT[3:0]
CTL_TRIM2 ADDRESS 0x00F2 RW
CTL_TRIM2 RESET_VALUE 0x77
	PFM_COMP_TRIM BIT[7:4]
	VDIP_COMP_TRIM BIT[3:0]
CTL_TRIM3 ADDRESS 0x00F3 RW
CTL_TRIM3 RESET_VALUE 0x20
	VGA_PS_TRIM BIT[5:0]
CTL_TRIM4 ADDRESS 0x00F4 RW
CTL_TRIM4 RESET_VALUE 0x01
	PULL_DOWN_TRIM BIT[0]
S3_PS_BASE BASE 0x00011B00  s3_psaddr 31:0
s3_ps MODULE OFFSET=S3_PS_BASE+0x00000000 MAX=S3_PS_BASE+0x000000FF APRE=S3_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.S3_PS_BASE.S3_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]
PWM_CURRENT_LIM_CTL ADDRESS 0x004A RW
PWM_CURRENT_LIM_CTL RESET_VALUE 0xB4
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_AUTOINT_SEL BIT[5:3]
	CURRENT_LIM_PWM_SEL BIT[2:0]
PFM_CURRENT_LIM_CTL ADDRESS 0x004B RW
PFM_CURRENT_LIM_CTL RESET_VALUE 0x84
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_SEL BIT[2:0]
SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x92
	SOFT_START_ILIM_STEP_EN BIT[7]
	SOFT_START_MODE_SEL BIT[4]
	SOFT_START_ILIM_SEL BIT[2:1]
	SOFT_START_ILIM_STEP_DLY BIT[0]
SWITCH_SIZE_CTL ADDRESS 0x0070 RW
SWITCH_SIZE_CTL RESET_VALUE 0xFF
	P_SWITCH_SIZE BIT[7:6]
	N_SWITCH_SIZE BIT[5:4]
	P_OFF_DRIVER_SIZE BIT[3]
	P_ON_DRIVER_SIZE BIT[2]
	N_ON_DRIVER_SIZE BIT[1]
	N_OFF_DRIVER_SIZE BIT[0]
DEAD_TIME_CTRL1 ADDRESS 0x0071 RW
DEAD_TIME_CTRL1 RESET_VALUE 0x00
	DIG_DEADTIME_CTRL BIT[2:1]
	ANA_DEADTIME_CTRL BIT[0]
DEAD_TIME_CTRL2 ADDRESS 0x0072 RW
DEAD_TIME_CTRL2 RESET_VALUE 0x0A
	EN_PSW_DEAD_TIME BIT[5]
	EN_NSW_DEAD_TIME BIT[4]
	NSW_DEAD_TIME BIT[3:2]
	PSW_DEAD_TIME BIT[1:0]
BLNK_TIME_CTL ADDRESS 0x0073 RW
BLNK_TIME_CTL RESET_VALUE 0x02
	MIN_PON BIT[2:1]
	ISNS_BLNK_TIME BIT[0]
INZERO_CTL ADDRESS 0x0074 RW
INZERO_CTL RESET_VALUE 0x80
	INZERO_EN BIT[7]
	INZERO_OFFSET BIT[3:2]
	INZERO_FORCE BIT[1]
DIG_FSM_CTL ADDRESS 0x0075 RW
DIG_FSM_CTL RESET_VALUE 0x1F
	FSM_SEL BIT[4]
	FSM_CTL4 BIT[3]
	FSM_CTL3 BIT[2]
	FSM_CTL2 BIT[1]
	FSM_CTL1 BIT[0]
PWR_STG_MISC ADDRESS 0x0079 RW
PWR_STG_MISC RESET_VALUE 0x01
	SPARE_7 BIT[7]
	SPARE_6 BIT[6]
	SPARE_5 BIT[5]
	SPARE_4 BIT[4]
	SPARE_3 BIT[3]
	SPARE_2 BIT[2]
	SPARE_1 BIT[1]
	ISNS_RATIO BIT[0]
SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
FORCE_FET_TEST ADDRESS 0x00E3 RW
FORCE_FET_TEST RESET_VALUE 0x00
	KELVIN_SENSING_TEST_EN BIT[2]
	FORCE_PFET_NFET BIT[1:0]
PWR_STG_TEST ADDRESS 0x00E4 RW
PWR_STG_TEST RESET_VALUE 0x00
	ATEST_SEL BIT[7:5]
	DTEST_SEL BIT[4:2]
	TRIM_CALIB_EN BIT[1]
	OPEN_LOOP_TEST_EN BIT[0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
	TRIM_NUM BIT[7:0]
PS_TRIM1 ADDRESS 0x00F1 RW
PS_TRIM1 RESET_VALUE 0x17
	IPLIM_TRIM BIT[5:4]
	INZERO_TRIM BIT[3:0]
PS_TRIM2 ADDRESS 0x00F2 RW
PS_TRIM2 RESET_VALUE 0x6C
	SOFT_START_ILIM_STEP_DLY_TRIM BIT[7]
	SOFT_START_MODE_SEL_TRIM BIT[6]
	SOFT_START_IPLIM_STEP_EN_TRIM BIT[5]
	SOFT_START_IPLIM_TRIM BIT[4:3]
	IPLIM_TRIM_OPT BIT[2:0]
S3_FREQ_BASE BASE 0x00011C00  s3_freqaddr 31:0
s3_freq MODULE OFFSET=S3_FREQ_BASE+0x00000000 MAX=S3_FREQ_BASE+0x000000FF APRE=S3_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.S3_FREQ_BASE.S3_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]
CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
	CLK_PREDIV BIT[4]
	CLK_DIV BIT[3:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
S4_CTRL_BASE BASE 0x00011D00  s4_ctrladdr 31:0
s4_ctrl MODULE OFFSET=S4_CTRL_BASE+0x00000000 MAX=S4_CTRL_BASE+0x000000FF APRE=S4_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.S4_CTRL_BASE.S4_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS ADDRESS 0x0008 R
STATUS RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS BIT[5]
	UL_VOLTAGE BIT[4]
	LL_VOLTAGE BIT[3]
	PS_TRUE BIT[2]
	NPM_TRUE BIT[1]
	STEPPER_DONE BIT[0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x01
	RANGE BIT[0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x15
	V_SET BIT[6:0]
PFM_CTL ADDRESS 0x0044 RW
PFM_CTL RESET_VALUE 0x85
	PFM_VOLT_CTL BIT[7]
	PFM_IBOOST BIT[6]
	PFM_TYPE_I BIT[5]
	PFM_COMP_HYST BIT[4]
	PFM_COMP_PLS_FLTR BIT[3]
	PFM_IPLIM_CTRL BIT[2]
	PFM_IPLIM_DLY BIT[1:0]
MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
	PWM BIT[7]
	AUTO_MODE BIT[6]
	FOLLOW_PMIC_AWAKE BIT[4]
	FOLLOW_HWEN3 BIT[3]
	FOLLOW_HWEN2 BIT[2]
	FOLLOW_HWEN1 BIT[1]
	FOLLOW_HWEN0 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
	FOLLOW_HWEN3 BIT[3]
	FOLLOW_HWEN2 BIT[2]
	FOLLOW_HWEN1 BIT[1]
	FOLLOW_HWEN0 BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PD_EN BIT[7]
COMP_CAP_CTL ADDRESS 0x0051 RW
COMP_CAP_CTL RESET_VALUE 0x03
	POLE2_CTRL BIT[2]
	CZ_CTRL BIT[1:0]
GM_CTL ADDRESS 0x0052 RW
GM_CTL RESET_VALUE 0x09
	GM_CTL BIT[3:0]
RZ_CTL ADDRESS 0x0053 RW
RZ_CTL RESET_VALUE 0x05
	RZ_CTL BIT[3:0]
ISNS_CTRL ADDRESS 0x0055 RW
ISNS_CTRL RESET_VALUE 0x00
	SA_COMP_CAP BIT[1]
	ISNS_RES_IOS BIT[0]
SAW_CTL ADDRESS 0x0056 RW
SAW_CTL RESET_VALUE 0x0A
	CURRENT_CTRL BIT[3]
	NSAW_CTRL BIT[2:0]
DMAX_CTL ADDRESS 0x0058 RW
DMAX_CTL RESET_VALUE 0x80
	DMAX_EN BIT[7]
	DMAX_TIME_SEL BIT[0]
PULSE_SKIP_CTL ADDRESS 0x0059 RW
PULSE_SKIP_CTL RESET_VALUE 0x85
	PS_EN BIT[7]
	PS_TIME_HYST BIT[3:2]
	PSKIP_EXIT_SEL BIT[1]
	PS_METHOD BIT[0]
PULSE_SKIP_THRES ADDRESS 0x005A RW
PULSE_SKIP_THRES RESET_VALUE 0x36
	PS_VRST BIT[6:3]
	PS_VSET BIT[2:0]
AUTO_MODE_CTL ADDRESS 0x005B RW
AUTO_MODE_CTL RESET_VALUE 0x0C
	PWM_PFM_SEL BIT[4]
	PFM_PWM_SEL BIT[3:2]
	MODE_SEL_DLY BIT[1:0]
INZERO_COUNT_CTL ADDRESS 0x005C RW
INZERO_COUNT_CTL RESET_VALUE 0xA8
	WINDOW_WIDTH BIT[7:5]
	THRESHOLD BIT[4:0]
PFM_COUNT_CTL ADDRESS 0x005D RW
PFM_COUNT_CTL RESET_VALUE 0xA8
	WINDOW_WIDTH BIT[7:5]
	THRESHOLD BIT[4:0]
PS_VGA_CTL ADDRESS 0x005E RW
PS_VGA_CTL RESET_VALUE 0x03
	VGA_GAIN BIT[3:0]
STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x83
	STEPPER_EN BIT[7]
	STEP BIT[4:3]
	DELAY BIT[2:0]
STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x83
	STEPPER_EN BIT[7]
	STEP BIT[4:3]
	DELAY BIT[2:0]
FT_CTL ADDRESS 0x0062 RW
FT_CTL RESET_VALUE 0x00
	FT_EN BIT[7]
	GM_BOOST BIT[6]
	NL_DEAD_ZONE BIT[5:3]
	NL_CUR_CTL BIT[2:0]
QMODE_SHADOW ADDRESS 0x0063 RW
QMODE_SHADOW RESET_VALUE 0x10
	FOLLOW_QM BIT[5]
	QMODE_PS_METHOD BIT[4]
	QMODE_PS_VRST BIT[3:0]
UL_LL_CTRL ADDRESS 0x0068 RW
UL_LL_CTRL RESET_VALUE 0x00
	UL_INT_EN BIT[1]
	LL_INT_EN BIT[0]
UL_VOLTAGE ADDRESS 0x0069 RW
UL_VOLTAGE RESET_VALUE 0x7F
	V_SET BIT[6:0]
LL_VOLTAGE ADDRESS 0x006B RW
LL_VOLTAGE RESET_VALUE 0x00
	V_SET BIT[6:0]
CTLR_MISC ADDRESS 0x007A RW
CTLR_MISC RESET_VALUE 0x00
	SPARE_7 BIT[7]
	SPARE_6 BIT[6]
	SPARE_5 BIT[5]
	SPARE_4 BIT[4]
	SPARE_3 BIT[3]
	SPARE_2 BIT[2]
	SPARE_1 BIT[1]
	SPARE_0 BIT[0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LIMIT_ERR_INT_TEST_VAL BIT[1]
	VREG_OK_INT_TEST_VAL BIT[0]
CTLR_TEST ADDRESS 0x00E2 RW
CTLR_TEST RESET_VALUE 0x00
	ATEST_SEL BIT[7:5]
	DTEST_SEL BIT[4:2]
	TRIM_CALIB_EN BIT[1]
	OPEN_LOOP_TEST_EN BIT[0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
	TRIM_NUM BIT[7:0]
CTL_TRIM1 ADDRESS 0x00F1 RW
CTL_TRIM1 RESET_VALUE 0x68
	ERR_AMP_TRIM BIT[7:4]
	RES_DIV_TRIM BIT[3:0]
CTL_TRIM2 ADDRESS 0x00F2 RW
CTL_TRIM2 RESET_VALUE 0x77
	PFM_COMP_TRIM BIT[7:4]
	VDIP_COMP_TRIM BIT[3:0]
CTL_TRIM3 ADDRESS 0x00F3 RW
CTL_TRIM3 RESET_VALUE 0x20
	VGA_PS_TRIM BIT[5:0]
CTL_TRIM4 ADDRESS 0x00F4 RW
CTL_TRIM4 RESET_VALUE 0x01
	PULL_DOWN_TRIM BIT[0]
S4_PS_BASE BASE 0x00011E00  s4_psaddr 31:0
s4_ps MODULE OFFSET=S4_PS_BASE+0x00000000 MAX=S4_PS_BASE+0x000000FF APRE=S4_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.S4_PS_BASE.S4_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]
PWM_CURRENT_LIM_CTL ADDRESS 0x004A RW
PWM_CURRENT_LIM_CTL RESET_VALUE 0xB4
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_AUTOINT_SEL BIT[5:3]
	CURRENT_LIM_PWM_SEL BIT[2:0]
PFM_CURRENT_LIM_CTL ADDRESS 0x004B RW
PFM_CURRENT_LIM_CTL RESET_VALUE 0x84
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_SEL BIT[2:0]
SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x92
	SOFT_START_ILIM_STEP_EN BIT[7]
	SOFT_START_MODE_SEL BIT[4]
	SOFT_START_ILIM_SEL BIT[2:1]
	SOFT_START_ILIM_STEP_DLY BIT[0]
SWITCH_SIZE_CTL ADDRESS 0x0070 RW
SWITCH_SIZE_CTL RESET_VALUE 0xFF
	P_SWITCH_SIZE BIT[7:6]
	N_SWITCH_SIZE BIT[5:4]
	P_OFF_DRIVER_SIZE BIT[3]
	P_ON_DRIVER_SIZE BIT[2]
	N_ON_DRIVER_SIZE BIT[1]
	N_OFF_DRIVER_SIZE BIT[0]
DEAD_TIME_CTRL1 ADDRESS 0x0071 RW
DEAD_TIME_CTRL1 RESET_VALUE 0x00
	DIG_DEADTIME_CTRL BIT[2:1]
	ANA_DEADTIME_CTRL BIT[0]
DEAD_TIME_CTRL2 ADDRESS 0x0072 RW
DEAD_TIME_CTRL2 RESET_VALUE 0x0A
	EN_PSW_DEAD_TIME BIT[5]
	EN_NSW_DEAD_TIME BIT[4]
	NSW_DEAD_TIME BIT[3:2]
	PSW_DEAD_TIME BIT[1:0]
BLNK_TIME_CTL ADDRESS 0x0073 RW
BLNK_TIME_CTL RESET_VALUE 0x02
	MIN_PON BIT[2:1]
	ISNS_BLNK_TIME BIT[0]
INZERO_CTL ADDRESS 0x0074 RW
INZERO_CTL RESET_VALUE 0x80
	INZERO_EN BIT[7]
	INZERO_OFFSET BIT[3:2]
	INZERO_FORCE BIT[1]
DIG_FSM_CTL ADDRESS 0x0075 RW
DIG_FSM_CTL RESET_VALUE 0x1F
	FSM_SEL BIT[4]
	FSM_CTL4 BIT[3]
	FSM_CTL3 BIT[2]
	FSM_CTL2 BIT[1]
	FSM_CTL1 BIT[0]
PWR_STG_MISC ADDRESS 0x0079 RW
PWR_STG_MISC RESET_VALUE 0x01
	SPARE_7 BIT[7]
	SPARE_6 BIT[6]
	SPARE_5 BIT[5]
	SPARE_4 BIT[4]
	SPARE_3 BIT[3]
	SPARE_2 BIT[2]
	SPARE_1 BIT[1]
	ISNS_RATIO BIT[0]
SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
FORCE_FET_TEST ADDRESS 0x00E3 RW
FORCE_FET_TEST RESET_VALUE 0x00
	KELVIN_SENSING_TEST_EN BIT[2]
	FORCE_PFET_NFET BIT[1:0]
PWR_STG_TEST ADDRESS 0x00E4 RW
PWR_STG_TEST RESET_VALUE 0x00
	ATEST_SEL BIT[7:5]
	DTEST_SEL BIT[4:2]
	TRIM_CALIB_EN BIT[1]
	OPEN_LOOP_TEST_EN BIT[0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
	TRIM_NUM BIT[7:0]
PS_TRIM1 ADDRESS 0x00F1 RW
PS_TRIM1 RESET_VALUE 0x17
	IPLIM_TRIM BIT[5:4]
	INZERO_TRIM BIT[3:0]
PS_TRIM2 ADDRESS 0x00F2 RW
PS_TRIM2 RESET_VALUE 0x6C
	SOFT_START_ILIM_STEP_DLY_TRIM BIT[7]
	SOFT_START_MODE_SEL_TRIM BIT[6]
	SOFT_START_IPLIM_STEP_EN_TRIM BIT[5]
	SOFT_START_IPLIM_TRIM BIT[4:3]
	IPLIM_TRIM_OPT BIT[2:0]
S4_FREQ_BASE BASE 0x00011F00  s4_freqaddr 31:0
s4_freq MODULE OFFSET=S4_FREQ_BASE+0x00000000 MAX=S4_FREQ_BASE+0x000000FF APRE=S4_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.S4_FREQ_BASE.S4_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]
CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
	CLK_PREDIV BIT[4]
	CLK_DIV BIT[3:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
LDO1_BASE BASE 0x00014000  ldo1addr 31:0
ldo1 MODULE OFFSET=LDO1_BASE+0x00000000 MAX=LDO1_BASE+0x000000FF APRE=LDO1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.LDO1_BASE.LDO1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]
STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x02
	RANGE BIT[2:0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x26
	VSET BIT[6:0]
MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]
CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]
SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]
CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x30
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]
LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]
UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]
UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LIMIT_ERROR_TEST_VAL BIT[1]
	VREG_OK_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	ATEST2 BIT[7:4]
	ATEST1 BIT[3:0]
TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
	I_TST_EN BIT[7]
	DTEST BIT[3:0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
	TRIM_NUM BIT[7:0]
TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
	TRIM_CTRL BIT[3:0]
LDO2_BASE BASE 0x00014100  ldo2addr 31:0
ldo2 MODULE OFFSET=LDO2_BASE+0x00000000 MAX=LDO2_BASE+0x000000FF APRE=LDO2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.LDO2_BASE.LDO2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]
STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x0C
	VSET BIT[6:0]
MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]
CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]
SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]
CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x30
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]
LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]
UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]
UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LIMIT_ERROR_TEST_VAL BIT[1]
	VREG_OK_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	ATEST2 BIT[7:4]
	ATEST1 BIT[3:0]
TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
	I_TST_EN BIT[7]
	DTEST BIT[3:0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
	TRIM_NUM BIT[7:0]
TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
	TRIM_CTRL BIT[3:0]
LDO3_BASE BASE 0x00014200  ldo3addr 31:0
ldo3 MODULE OFFSET=LDO3_BASE+0x00000000 MAX=LDO3_BASE+0x000000FF APRE=LDO3_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.LDO3_BASE.LDO3
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x29
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]
STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x0C
	VSET BIT[6:0]
MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]
CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]
SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]
CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x30
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]
LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]
UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]
UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LIMIT_ERROR_TEST_VAL BIT[1]
	VREG_OK_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	ATEST2 BIT[7:4]
	ATEST1 BIT[3:0]
TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
	I_TST_EN BIT[7]
	DTEST BIT[3:0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
	TRIM_NUM BIT[7:0]
TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
	TRIM_CTRL BIT[3:0]
LDO4_BASE BASE 0x00014300  ldo4addr 31:0
ldo4 MODULE OFFSET=LDO4_BASE+0x00000000 MAX=LDO4_BASE+0x000000FF APRE=LDO4_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.LDO4_BASE.LDO4
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]
STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x3F
	VSET BIT[6:0]
MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]
CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]
SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]
CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x30
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]
LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]
UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]
UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LIMIT_ERROR_TEST_VAL BIT[1]
	VREG_OK_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	ATEST2 BIT[7:4]
	ATEST1 BIT[3:0]
TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
	I_TST_EN BIT[7]
	DTEST BIT[3:0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
	TRIM_NUM BIT[7:0]
TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
	TRIM_CTRL BIT[3:0]
LDO5_BASE BASE 0x00014400  ldo5addr 31:0
ldo5 MODULE OFFSET=LDO5_BASE+0x00000000 MAX=LDO5_BASE+0x000000FF APRE=LDO5_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.LDO5_BASE.LDO5
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]
STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x0C
	VSET BIT[6:0]
MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]
CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]
SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]
CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x30
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]
LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]
UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]
UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LIMIT_ERROR_TEST_VAL BIT[1]
	VREG_OK_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	ATEST2 BIT[7:4]
	ATEST1 BIT[3:0]
TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
	I_TST_EN BIT[7]
	DTEST BIT[3:0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
	TRIM_NUM BIT[7:0]
TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
	TRIM_CTRL BIT[3:0]
LDO6_BASE BASE 0x00014500  ldo6addr 31:0
ldo6 MODULE OFFSET=LDO6_BASE+0x00000000 MAX=LDO6_BASE+0x000000FF APRE=LDO6_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.LDO6_BASE.LDO6
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]
STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x0C
	VSET BIT[6:0]
MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]
CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]
SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]
CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x30
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]
LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]
UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]
UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LIMIT_ERROR_TEST_VAL BIT[1]
	VREG_OK_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	ATEST2 BIT[7:4]
	ATEST1 BIT[3:0]
TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
	I_TST_EN BIT[7]
	DTEST BIT[3:0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
	TRIM_NUM BIT[7:0]
TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
	TRIM_CTRL BIT[3:0]
LDO7_BASE BASE 0x00014600  ldo7addr 31:0
ldo7 MODULE OFFSET=LDO7_BASE+0x00000000 MAX=LDO7_BASE+0x000000FF APRE=LDO7_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.LDO7_BASE.LDO7
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]
STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x0E
	VSET BIT[6:0]
MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]
CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]
SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]
CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x30
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]
LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]
UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]
UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LIMIT_ERROR_TEST_VAL BIT[1]
	VREG_OK_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	ATEST2 BIT[7:4]
	ATEST1 BIT[3:0]
TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
	I_TST_EN BIT[7]
	DTEST BIT[3:0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
	TRIM_NUM BIT[7:0]
TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
	TRIM_CTRL BIT[3:0]
LDO8_BASE BASE 0x00014700  ldo8addr 31:0
ldo8 MODULE OFFSET=LDO8_BASE+0x00000000 MAX=LDO8_BASE+0x000000FF APRE=LDO8_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.LDO8_BASE.LDO8
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]
STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x16
	VSET BIT[6:0]
MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]
CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]
SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]
CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x30
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]
LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]
UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]
UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LIMIT_ERROR_TEST_VAL BIT[1]
	VREG_OK_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	ATEST2 BIT[7:4]
	ATEST1 BIT[3:0]
TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
	I_TST_EN BIT[7]
	DTEST BIT[3:0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
	TRIM_NUM BIT[7:0]
TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
	TRIM_CTRL BIT[3:0]
LDO9_BASE BASE 0x00014800  ldo9addr 31:0
ldo9 MODULE OFFSET=LDO9_BASE+0x00000000 MAX=LDO9_BASE+0x000000FF APRE=LDO9_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.LDO9_BASE.LDO9
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]
STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x02
	RANGE BIT[2:0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x24
	VSET BIT[6:0]
MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]
CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]
SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]
CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x30
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]
LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]
UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]
UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LIMIT_ERROR_TEST_VAL BIT[1]
	VREG_OK_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	ATEST2 BIT[7:4]
	ATEST1 BIT[3:0]
TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
	I_TST_EN BIT[7]
	DTEST BIT[3:0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
	TRIM_NUM BIT[7:0]
TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
	TRIM_CTRL BIT[3:0]
LDO10_BASE BASE 0x00014900  ldo10addr 31:0
ldo10 MODULE OFFSET=LDO10_BASE+0x00000000 MAX=LDO10_BASE+0x000000FF APRE=LDO10_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.LDO10_BASE.LDO10
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x07
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]
	STEPPER_DONE BIT[0]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]
STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x02
	RANGE BIT[2:0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x0C
	VSET BIT[6:0]
MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]
CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]
SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]
CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x30
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
VS_CTL ADDRESS 0x0061 RW
VS_CTL RESET_VALUE 0x81
	VS_EN BIT[7]
	VS_DELAY BIT[1:0]
LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]
LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]
UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]
UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LIMIT_ERROR_TEST_VAL BIT[1]
	VREG_OK_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	ATEST2 BIT[7:4]
	ATEST1 BIT[3:0]
TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
	I_TST_EN BIT[7]
	DTEST BIT[3:0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
	TRIM_NUM BIT[7:0]
TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
	TRIM_CTRL BIT[3:0]
LDO11_BASE BASE 0x00014A00  ldo11addr 31:0
ldo11 MODULE OFFSET=LDO11_BASE+0x00000000 MAX=LDO11_BASE+0x000000FF APRE=LDO11_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.LDO11_BASE.LDO11
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x2A
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]
STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x0C
	VSET BIT[6:0]
MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]
CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]
SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]
CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x30
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]
LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]
UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]
UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LIMIT_ERROR_TEST_VAL BIT[1]
	VREG_OK_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	ATEST2 BIT[7:4]
	ATEST1 BIT[3:0]
TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
	I_TST_EN BIT[7]
	DTEST BIT[3:0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
	TRIM_NUM BIT[7:0]
TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
	TRIM_CTRL BIT[3:0]
LDO12_BASE BASE 0x00014B00  ldo12addr 31:0
ldo12 MODULE OFFSET=LDO12_BASE+0x00000000 MAX=LDO12_BASE+0x000000FF APRE=LDO12_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.LDO12_BASE.LDO12
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x07
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]
	STEPPER_DONE BIT[0]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]
STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x02
	RANGE BIT[2:0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x10
	VSET BIT[6:0]
MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]
CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]
SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]
CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x30
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
VS_CTL ADDRESS 0x0061 RW
VS_CTL RESET_VALUE 0x81
	VS_EN BIT[7]
	VS_DELAY BIT[1:0]
LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]
LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]
UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]
UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LIMIT_ERROR_TEST_VAL BIT[1]
	VREG_OK_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	ATEST2 BIT[7:4]
	ATEST1 BIT[3:0]
TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
	I_TST_EN BIT[7]
	DTEST BIT[3:0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
	TRIM_NUM BIT[7:0]
TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
	TRIM_CTRL BIT[3:0]
LDO13_BASE BASE 0x00014C00  ldo13addr 31:0
ldo13 MODULE OFFSET=LDO13_BASE+0x00000000 MAX=LDO13_BASE+0x000000FF APRE=LDO13_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.LDO13_BASE.LDO13
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]
STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x3A
	VSET BIT[6:0]
MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]
CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]
SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]
CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x30
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]
LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]
UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]
UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LIMIT_ERROR_TEST_VAL BIT[1]
	VREG_OK_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	ATEST2 BIT[7:4]
	ATEST1 BIT[3:0]
TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
	I_TST_EN BIT[7]
	DTEST BIT[3:0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
	TRIM_NUM BIT[7:0]
TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
	TRIM_CTRL BIT[3:0]
LDO14_BASE BASE 0x00014D00  ldo14addr 31:0
ldo14 MODULE OFFSET=LDO14_BASE+0x00000000 MAX=LDO14_BASE+0x000000FF APRE=LDO14_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.LDO14_BASE.LDO14
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]
STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]
STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]
INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]
INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]
INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]
INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]
INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]
INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]
INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]
INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]
INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]
INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x30
	VSET BIT[6:0]
MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]
PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]
CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]
SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]
CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x30
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]
LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]
UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]
UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]
INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LIMIT_ERROR_TEST_VAL BIT[1]
	VREG_OK_TEST_VAL BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	ATEST2 BIT[7:4]
	ATEST1 BIT[3:0]
TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
	I_TST_EN BIT[7]
	DTEST BIT[3:0]
TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
	TRIM_NUM BIT[7:0]
TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
	TRIM_CTRL BIT[3:0]
LDO_XO_BASE BASE 0x00014E00  ldo_xoaddr 31:0
ldo_xo MODULE OFFSET=LDO_XO_BASE+0x00000000 MAX=LDO_XO_BASE+0x000000FF APRE=LDO_XO_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.LDO_XO_BASE.LDO_XO
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	VREG_OK BIT[7]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
	RANGE BIT[0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x03
	VSET BIT[2:0]
MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x00
	BYPASS_EN BIT[5]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	ATEST1 BIT[0]
LDO_RFCLK_BASE BASE 0x00014F00  ldo_rfclkaddr 31:0
ldo_rfclk MODULE OFFSET=LDO_RFCLK_BASE+0x00000000 MAX=LDO_RFCLK_BASE+0x000000FF APRE=LDO_RFCLK_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.LDO_RFCLK_BASE.LDO_RFCLK
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]
REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]
REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]
REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
	SUBTYPE BIT[7:0]
STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	VREG_OK BIT[7]
VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
	RANGE BIT[0]
VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x03
	VSET BIT[2:0]
MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x00
	BYPASS_EN BIT[5]
EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]
PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]
PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]
PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
	ATEST1 BIT[0]
SPMI_OPTIONS_BASE BASE 0x00020600  spmi_optionsaddr 31:0
spmi_options MODULE OFFSET=SPMI_OPTIONS_BASE+0x00000000 MAX=SPMI_OPTIONS_BASE+0x000000FF APRE=SPMI_OPTIONS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------
-- PM8019.SPMI_OPTIONS_BASE.SPMI_OPTIONS
SPMI_SLAVE_ID0 ADDRESS 0x0044 RW
SPMI_SLAVE_ID0 RESET_VALUE 0x00
	SPMI_SLAVE_ID0 BIT[3:0]
SPMI_SLAVE_ID1 ADDRESS 0x0045 RW
SPMI_SLAVE_ID1 RESET_VALUE 0x01
	SPMI_SLAVE_ID1 BIT[3:0]
SPMI_GROUP_ID0 ADDRESS 0x0046 RW
SPMI_GROUP_ID0 RESET_VALUE 0x0E
	SPMI_GROUP_ID0 BIT[3:0]
SPMI_GROUP_ID1 ADDRESS 0x0047 RW
SPMI_GROUP_ID1 RESET_VALUE 0x0F
	SPMI_GROUP_ID1 BIT[3:0]