

================================================================
== Vitis HLS Report for 'mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2'
================================================================
* Date:           Sat Mar  9 22:18:17 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_mm2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     8203|     8203|  0.164 ms|  0.164 ms|  8203|  8203|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1_VITIS_LOOP_55_2  |     8201|     8201|        42|         32|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 42


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 32, D = 42, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%indvars_iv25 = alloca i32 1"   --->   Operation 45 'alloca' 'indvars_iv25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%indvars_iv29 = alloca i32 1"   --->   Operation 46 'alloca' 'indvars_iv29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 47 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 48 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_cast16"   --->   Operation 49 'read' 'p_cast16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A"   --->   Operation 50 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_cast16_cast = zext i32 %p_cast16_read"   --->   Operation 51 'zext' 'p_cast16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 256, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 54 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv29"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 55 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv25"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_58_3"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%indvars_iv29_load = load i5 %indvars_iv29"   --->   Operation 57 'load' 'indvars_iv29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten"   --->   Operation 58 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty = trunc i5 %indvars_iv29_load"   --->   Operation 60 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 0"   --->   Operation 61 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_cast155 = zext i10 %tmp_5"   --->   Operation 62 'zext' 'p_cast155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.81ns)   --->   "%empty_91 = add i64 %p_cast155, i64 %A_read"   --->   Operation 63 'add' 'empty_91' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_91, i32 2, i32 63"   --->   Operation 64 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 65 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.90ns)   --->   "%exitcond_flatten = icmp_eq  i9 %indvar_flatten_load, i9 256"   --->   Operation 66 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.35ns)   --->   "%indvar_flatten_next = add i9 %indvar_flatten_load, i9 1"   --->   Operation 67 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond_flatten, void %for.inc35, void %VITIS_LOOP_65_4.exitStub"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%indvars_iv25_load = load i5 %indvars_iv25"   --->   Operation 69 'load' 'indvars_iv25_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.87ns)   --->   "%exitcond285412 = icmp_eq  i5 %indvars_iv25_load, i5 16"   --->   Operation 70 'icmp' 'exitcond285412' <Predicate = (!exitcond_flatten)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (1.09ns)   --->   "%indvars_iv_next30_dup393 = add i5 %indvars_iv29_load, i5 1"   --->   Operation 71 'add' 'indvars_iv_next30_dup393' <Predicate = (!exitcond_flatten)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%empty_93 = trunc i5 %indvars_iv_next30_dup393"   --->   Operation 72 'trunc' 'empty_93' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty_93, i6 0"   --->   Operation 73 'bitconcatenate' 'p_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_cast155_mid1 = zext i10 %p_mid1"   --->   Operation 74 'zext' 'p_cast155_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.81ns)   --->   "%p_mid1116 = add i64 %p_cast155_mid1, i64 %A_read"   --->   Operation 75 'add' 'p_mid1116' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_cast_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid1116, i32 2, i32 63"   --->   Operation 76 'partselect' 'p_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.62ns)   --->   "%empty_95 = select i1 %exitcond285412, i62 %p_cast_mid1, i62 %p_cast"   --->   Operation 77 'select' 'empty_95' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 %indvar_flatten_next, i9 %indvar_flatten"   --->   Operation 78 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_0_cast_mid2_v_v_v_v = sext i62 %empty_95"   --->   Operation 79 'sext' 'mul21_u0_32fixp_0_cast_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %mul21_u0_32fixp_0_cast_mid2_v_v_v_v"   --->   Operation 80 'getelementptr' 'gmem_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 81 [7/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 81 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_v = sext i62 %empty_95"   --->   Operation 82 'sext' 'p_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.78ns)   --->   "%empty_96 = add i63 %p_v, i63 1"   --->   Operation 83 'add' 'empty_96' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_1_cast_mid2_v_v_v_v = sext i63 %empty_96"   --->   Operation 84 'sext' 'mul21_u0_32fixp_1_cast_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %mul21_u0_32fixp_1_cast_mid2_v_v_v_v"   --->   Operation 85 'getelementptr' 'gmem_addr_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 86 [6/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 86 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 87 [7/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 87 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 88 [1/1] (1.78ns)   --->   "%empty_97 = add i63 %p_v, i63 2"   --->   Operation 88 'add' 'empty_97' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_2_cast_mid2_v_v_v_v = sext i63 %empty_97"   --->   Operation 89 'sext' 'mul21_u0_32fixp_2_cast_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %mul21_u0_32fixp_2_cast_mid2_v_v_v_v"   --->   Operation 90 'getelementptr' 'gmem_addr_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 91 [5/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 91 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 92 [6/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 92 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 93 [7/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 93 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 94 [1/1] (1.78ns)   --->   "%empty_98 = add i63 %p_v, i63 3"   --->   Operation 94 'add' 'empty_98' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_3_cast_mid2_v_v_v_v = sext i63 %empty_98"   --->   Operation 95 'sext' 'mul21_u0_32fixp_3_cast_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %mul21_u0_32fixp_3_cast_mid2_v_v_v_v"   --->   Operation 96 'getelementptr' 'gmem_addr_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 97 [4/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 97 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 98 [5/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 98 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 99 [6/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 99 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 100 [7/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 100 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 101 [1/1] (1.78ns)   --->   "%empty_99 = add i63 %p_v, i63 4"   --->   Operation 101 'add' 'empty_99' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_4_cast_mid2_v_v_v_v = sext i63 %empty_99"   --->   Operation 102 'sext' 'mul21_u0_32fixp_4_cast_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %mul21_u0_32fixp_4_cast_mid2_v_v_v_v"   --->   Operation 103 'getelementptr' 'gmem_addr_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 104 [3/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 104 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 105 [4/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 105 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 106 [5/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 106 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 107 [6/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 107 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 108 [7/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 108 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 109 [1/1] (1.78ns)   --->   "%empty_100 = add i63 %p_v, i63 5"   --->   Operation 109 'add' 'empty_100' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_5_cast_mid2_v_v_v_v = sext i63 %empty_100"   --->   Operation 110 'sext' 'mul21_u0_32fixp_5_cast_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %mul21_u0_32fixp_5_cast_mid2_v_v_v_v"   --->   Operation 111 'getelementptr' 'gmem_addr_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 112 [2/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 112 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 113 [3/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 113 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 114 [4/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 114 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 115 [5/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 115 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 116 [6/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 116 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 117 [7/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 117 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 118 [1/1] (1.78ns)   --->   "%empty_101 = add i63 %p_v, i63 6"   --->   Operation 118 'add' 'empty_101' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_6_cast_mid2_v_v_v_v = sext i63 %empty_101"   --->   Operation 119 'sext' 'mul21_u0_32fixp_6_cast_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %mul21_u0_32fixp_6_cast_mid2_v_v_v_v"   --->   Operation 120 'getelementptr' 'gmem_addr_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 121 [1/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 121 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 122 [2/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 122 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 123 [3/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 123 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 124 [4/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 124 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 125 [5/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 125 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 126 [6/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 126 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 127 [7/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 127 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 128 [1/1] (1.78ns)   --->   "%empty_102 = add i63 %p_v, i63 7"   --->   Operation 128 'add' 'empty_102' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_7_cast_mid2_v_v_v_v = sext i63 %empty_102"   --->   Operation 129 'sext' 'mul21_u0_32fixp_7_cast_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %mul21_u0_32fixp_7_cast_mid2_v_v_v_v"   --->   Operation 130 'getelementptr' 'gmem_addr_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 131 [1/1] (14.6ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1"   --->   Operation 131 'read' 'gmem_addr_1_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 132 [1/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 132 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 133 [2/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 133 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 134 [3/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 134 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 135 [4/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 135 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 136 [5/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 136 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 137 [6/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 137 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 138 [7/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 138 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 139 [1/1] (1.78ns)   --->   "%empty_103 = add i63 %p_v, i63 8"   --->   Operation 139 'add' 'empty_103' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_8_cast_mid2_v_v_v_v = sext i63 %empty_103"   --->   Operation 140 'sext' 'mul21_u0_32fixp_8_cast_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %mul21_u0_32fixp_8_cast_mid2_v_v_v_v"   --->   Operation 141 'getelementptr' 'gmem_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_0_cast_mid2_v_v_v = sext i32 %gmem_addr_1_read"   --->   Operation 142 'sext' 'mul21_u0_32fixp_0_cast_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (5.48ns)   --->   "%mul21_u0_32fixp_0_cast_mid2_v_v = mul i45 %mul21_u0_32fixp_0_cast_mid2_v_v_v, i45 %p_cast16_cast"   --->   Operation 143 'mul' 'mul21_u0_32fixp_0_cast_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_0_cast_mid2_v = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul21_u0_32fixp_0_cast_mid2_v_v, i32 13, i32 44"   --->   Operation 144 'partselect' 'mul21_u0_32fixp_0_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (14.6ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3"   --->   Operation 145 'read' 'gmem_addr_3_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 146 [1/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 146 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 147 [2/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 147 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 148 [3/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 148 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 149 [4/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 149 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 150 [5/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 150 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 151 [6/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 151 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 152 [7/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 152 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 153 [1/1] (1.78ns)   --->   "%empty_104 = add i63 %p_v, i63 9"   --->   Operation 153 'add' 'empty_104' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_9_cast_mid2_v_v_v_v = sext i63 %empty_104"   --->   Operation 154 'sext' 'mul21_u0_32fixp_9_cast_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %mul21_u0_32fixp_9_cast_mid2_v_v_v_v"   --->   Operation 155 'getelementptr' 'gmem_addr_17' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 622 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 622 'ret' 'ret_ln0' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_1_cast_mid2_v_v_v = sext i32 %gmem_addr_3_read"   --->   Operation 156 'sext' 'mul21_u0_32fixp_1_cast_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (5.48ns)   --->   "%mul21_u0_32fixp_1_cast_mid2_v_v = mul i45 %mul21_u0_32fixp_1_cast_mid2_v_v_v, i45 %p_cast16_cast"   --->   Operation 157 'mul' 'mul21_u0_32fixp_1_cast_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_1_cast_mid2_v = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul21_u0_32fixp_1_cast_mid2_v_v, i32 13, i32 44"   --->   Operation 158 'partselect' 'mul21_u0_32fixp_1_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (14.6ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5"   --->   Operation 159 'read' 'gmem_addr_5_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 160 [1/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 160 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 161 [2/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 161 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 162 [3/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 162 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 163 [4/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 163 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 164 [5/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 164 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 165 [6/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 165 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 166 [7/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 166 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 167 [1/1] (1.78ns)   --->   "%empty_105 = add i63 %p_v, i63 10"   --->   Operation 167 'add' 'empty_105' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_10_cast_mid2_v_v_v_v = sext i63 %empty_105"   --->   Operation 168 'sext' 'mul21_u0_32fixp_10_cast_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i32 %gmem, i64 %mul21_u0_32fixp_10_cast_mid2_v_v_v_v"   --->   Operation 169 'getelementptr' 'gmem_addr_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_2_cast_mid2_v_v_v = sext i32 %gmem_addr_5_read"   --->   Operation 170 'sext' 'mul21_u0_32fixp_2_cast_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (5.48ns)   --->   "%mul21_u0_32fixp_2_cast_mid2_v_v = mul i45 %mul21_u0_32fixp_2_cast_mid2_v_v_v, i45 %p_cast16_cast"   --->   Operation 171 'mul' 'mul21_u0_32fixp_2_cast_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_2_cast_mid2_v = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul21_u0_32fixp_2_cast_mid2_v_v, i32 13, i32 44"   --->   Operation 172 'partselect' 'mul21_u0_32fixp_2_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (14.6ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7"   --->   Operation 173 'read' 'gmem_addr_7_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 174 [1/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 174 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 175 [2/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 175 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 176 [3/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 176 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 177 [4/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 177 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 178 [5/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 178 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 179 [6/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 179 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 180 [7/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1"   --->   Operation 180 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 181 [1/1] (1.78ns)   --->   "%empty_106 = add i63 %p_v, i63 11"   --->   Operation 181 'add' 'empty_106' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_11_cast_mid2_v_v_v_v = sext i63 %empty_106"   --->   Operation 182 'sext' 'mul21_u0_32fixp_11_cast_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%gmem_addr_21 = getelementptr i32 %gmem, i64 %mul21_u0_32fixp_11_cast_mid2_v_v_v_v"   --->   Operation 183 'getelementptr' 'gmem_addr_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_3_cast_mid2_v_v_v = sext i32 %gmem_addr_7_read"   --->   Operation 184 'sext' 'mul21_u0_32fixp_3_cast_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (5.48ns)   --->   "%mul21_u0_32fixp_3_cast_mid2_v_v = mul i45 %mul21_u0_32fixp_3_cast_mid2_v_v_v, i45 %p_cast16_cast"   --->   Operation 185 'mul' 'mul21_u0_32fixp_3_cast_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_3_cast_mid2_v = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul21_u0_32fixp_3_cast_mid2_v_v, i32 13, i32 44"   --->   Operation 186 'partselect' 'mul21_u0_32fixp_3_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (14.6ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9"   --->   Operation 187 'read' 'gmem_addr_9_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 188 [1/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 188 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 189 [2/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 189 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 190 [3/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 190 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 191 [4/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 191 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 192 [5/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 192 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 193 [6/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1"   --->   Operation 193 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 194 [7/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1"   --->   Operation 194 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 195 [1/1] (1.78ns)   --->   "%empty_107 = add i63 %p_v, i63 12"   --->   Operation 195 'add' 'empty_107' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_12_cast_mid2_v_v_v_v = sext i63 %empty_107"   --->   Operation 196 'sext' 'mul21_u0_32fixp_12_cast_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%gmem_addr_23 = getelementptr i32 %gmem, i64 %mul21_u0_32fixp_12_cast_mid2_v_v_v_v"   --->   Operation 197 'getelementptr' 'gmem_addr_23' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_4_cast_mid2_v_v_v = sext i32 %gmem_addr_9_read"   --->   Operation 198 'sext' 'mul21_u0_32fixp_4_cast_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (5.48ns)   --->   "%mul21_u0_32fixp_4_cast_mid2_v_v = mul i45 %mul21_u0_32fixp_4_cast_mid2_v_v_v, i45 %p_cast16_cast"   --->   Operation 199 'mul' 'mul21_u0_32fixp_4_cast_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_4_cast_mid2_v = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul21_u0_32fixp_4_cast_mid2_v_v, i32 13, i32 44"   --->   Operation 200 'partselect' 'mul21_u0_32fixp_4_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (14.6ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11"   --->   Operation 201 'read' 'gmem_addr_11_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 202 [1/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 202 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 203 [2/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 203 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 204 [3/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 204 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 205 [4/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 205 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 206 [5/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1"   --->   Operation 206 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 207 [6/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1"   --->   Operation 207 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 208 [7/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1"   --->   Operation 208 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 209 [1/1] (1.78ns)   --->   "%empty_108 = add i63 %p_v, i63 13"   --->   Operation 209 'add' 'empty_108' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_13_cast_mid2_v_v_v_v = sext i63 %empty_108"   --->   Operation 210 'sext' 'mul21_u0_32fixp_13_cast_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%gmem_addr_25 = getelementptr i32 %gmem, i64 %mul21_u0_32fixp_13_cast_mid2_v_v_v_v"   --->   Operation 211 'getelementptr' 'gmem_addr_25' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_5_cast_mid2_v_v_v = sext i32 %gmem_addr_11_read"   --->   Operation 212 'sext' 'mul21_u0_32fixp_5_cast_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (5.48ns)   --->   "%mul21_u0_32fixp_5_cast_mid2_v_v = mul i45 %mul21_u0_32fixp_5_cast_mid2_v_v_v, i45 %p_cast16_cast"   --->   Operation 213 'mul' 'mul21_u0_32fixp_5_cast_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_5_cast_mid2_v = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul21_u0_32fixp_5_cast_mid2_v_v, i32 13, i32 44"   --->   Operation 214 'partselect' 'mul21_u0_32fixp_5_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (14.6ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13"   --->   Operation 215 'read' 'gmem_addr_13_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 216 [1/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 216 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 217 [2/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 217 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 218 [3/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 218 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 219 [4/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1"   --->   Operation 219 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 220 [5/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1"   --->   Operation 220 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 221 [6/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1"   --->   Operation 221 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 222 [7/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1"   --->   Operation 222 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 223 [1/1] (1.78ns)   --->   "%empty_109 = add i63 %p_v, i63 14"   --->   Operation 223 'add' 'empty_109' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_14_cast_mid2_v_v_v_v = sext i63 %empty_109"   --->   Operation 224 'sext' 'mul21_u0_32fixp_14_cast_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%gmem_addr_27 = getelementptr i32 %gmem, i64 %mul21_u0_32fixp_14_cast_mid2_v_v_v_v"   --->   Operation 225 'getelementptr' 'gmem_addr_27' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (1.78ns)   --->   "%empty_110 = add i63 %p_v, i63 15"   --->   Operation 226 'add' 'empty_110' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_15_cast_mid2_v_v_v_v = sext i63 %empty_110"   --->   Operation 227 'sext' 'mul21_u0_32fixp_15_cast_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%gmem_addr_29 = getelementptr i32 %gmem, i64 %mul21_u0_32fixp_15_cast_mid2_v_v_v_v"   --->   Operation 228 'getelementptr' 'gmem_addr_29' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_6_cast_mid2_v_v_v = sext i32 %gmem_addr_13_read"   --->   Operation 229 'sext' 'mul21_u0_32fixp_6_cast_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (5.48ns)   --->   "%mul21_u0_32fixp_6_cast_mid2_v_v = mul i45 %mul21_u0_32fixp_6_cast_mid2_v_v_v, i45 %p_cast16_cast"   --->   Operation 230 'mul' 'mul21_u0_32fixp_6_cast_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_6_cast_mid2_v = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul21_u0_32fixp_6_cast_mid2_v_v, i32 13, i32 44"   --->   Operation 231 'partselect' 'mul21_u0_32fixp_6_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (14.6ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15"   --->   Operation 232 'read' 'gmem_addr_15_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 233 [1/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 233 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 234 [2/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 234 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 235 [3/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1"   --->   Operation 235 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 236 [4/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1"   --->   Operation 236 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 237 [5/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1"   --->   Operation 237 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 238 [6/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1"   --->   Operation 238 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 239 [7/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1"   --->   Operation 239 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 240 [1/1] (0.62ns)   --->   "%indvars_iv25_mid2 = select i1 %exitcond285412, i5 0, i5 %indvars_iv25_load"   --->   Operation 240 'select' 'indvars_iv25_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_7_cast_mid2_v_v_v = sext i32 %gmem_addr_15_read"   --->   Operation 241 'sext' 'mul21_u0_32fixp_7_cast_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (5.48ns)   --->   "%mul21_u0_32fixp_7_cast_mid2_v_v = mul i45 %mul21_u0_32fixp_7_cast_mid2_v_v_v, i45 %p_cast16_cast"   --->   Operation 242 'mul' 'mul21_u0_32fixp_7_cast_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_7_cast_mid2_v = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul21_u0_32fixp_7_cast_mid2_v_v, i32 13, i32 44"   --->   Operation 243 'partselect' 'mul21_u0_32fixp_7_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 244 'read' 'gmem_addr_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 245 [1/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 245 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 246 [2/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1"   --->   Operation 246 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 247 [3/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1"   --->   Operation 247 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 248 [4/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1"   --->   Operation 248 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 249 [5/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1"   --->   Operation 249 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 250 [6/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1"   --->   Operation 250 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 251 [7/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1"   --->   Operation 251 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "%empty_111 = trunc i5 %indvars_iv25_mid2"   --->   Operation 252 'trunc' 'empty_111' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_111, i2 0"   --->   Operation 253 'bitconcatenate' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_17 : Operation 254 [1/1] (0.00ns)   --->   "%p_cast189 = zext i6 %tmp_8"   --->   Operation 254 'zext' 'p_cast189' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_17 : Operation 255 [1/1] (1.81ns)   --->   "%empty_112 = add i64 %p_cast189, i64 %B_read"   --->   Operation 255 'add' 'empty_112' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_112, i32 2, i32 63"   --->   Operation 256 'partselect' 'p_cast1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%p_cast34_cast = sext i62 %p_cast1"   --->   Operation 257 'sext' 'p_cast34_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %p_cast34_cast"   --->   Operation 258 'getelementptr' 'gmem_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 259 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_8_cast_mid2_v_v_v = sext i32 %gmem_addr_read"   --->   Operation 259 'sext' 'mul21_u0_32fixp_8_cast_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 260 [1/1] (5.48ns)   --->   "%mul21_u0_32fixp_8_cast_mid2_v_v = mul i45 %mul21_u0_32fixp_8_cast_mid2_v_v_v, i45 %p_cast16_cast"   --->   Operation 260 'mul' 'mul21_u0_32fixp_8_cast_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_8_cast_mid2_v = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul21_u0_32fixp_8_cast_mid2_v_v, i32 13, i32 44"   --->   Operation 261 'partselect' 'mul21_u0_32fixp_8_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 262 [1/1] (14.6ns)   --->   "%gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17"   --->   Operation 262 'read' 'gmem_addr_17_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 263 [1/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1"   --->   Operation 263 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 264 [2/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1"   --->   Operation 264 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 265 [3/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1"   --->   Operation 265 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 266 [4/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1"   --->   Operation 266 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 267 [5/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1"   --->   Operation 267 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 268 [6/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1"   --->   Operation 268 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 269 [7/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 269 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%p_cast190_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i4.i2, i1 1, i4 %empty_111, i2 0"   --->   Operation 270 'bitconcatenate' 'p_cast190_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%p_cast190_cast_cast = zext i7 %p_cast190_cast"   --->   Operation 271 'zext' 'p_cast190_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 272 [1/1] (1.81ns)   --->   "%empty_114 = add i64 %p_cast190_cast_cast, i64 %B_read"   --->   Operation 272 'add' 'empty_114' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 273 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_114, i32 2, i32 63"   --->   Operation 273 'partselect' 'p_cast2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 274 [1/1] (0.00ns)   --->   "%p_cast38_cast = sext i62 %p_cast2"   --->   Operation 274 'sext' 'p_cast38_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 275 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %p_cast38_cast"   --->   Operation 275 'getelementptr' 'gmem_addr_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 276 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_9_cast_mid2_v_v_v = sext i32 %gmem_addr_17_read"   --->   Operation 276 'sext' 'mul21_u0_32fixp_9_cast_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 277 [1/1] (5.48ns)   --->   "%mul21_u0_32fixp_9_cast_mid2_v_v = mul i45 %mul21_u0_32fixp_9_cast_mid2_v_v_v, i45 %p_cast16_cast"   --->   Operation 277 'mul' 'mul21_u0_32fixp_9_cast_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 278 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_9_cast_mid2_v = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul21_u0_32fixp_9_cast_mid2_v_v, i32 13, i32 44"   --->   Operation 278 'partselect' 'mul21_u0_32fixp_9_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 279 [1/1] (14.6ns)   --->   "%gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_19"   --->   Operation 279 'read' 'gmem_addr_19_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 280 [1/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1"   --->   Operation 280 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 281 [2/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1"   --->   Operation 281 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 282 [3/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1"   --->   Operation 282 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 283 [4/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1"   --->   Operation 283 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 284 [5/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1"   --->   Operation 284 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 285 [6/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 285 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 286 [7/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 286 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 287 [1/1] (0.00ns)   --->   "%p_cast191_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i4.i2, i2 2, i4 %empty_111, i2 0"   --->   Operation 287 'bitconcatenate' 'p_cast191_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 288 [1/1] (0.00ns)   --->   "%p_cast191_cast_cast = zext i8 %p_cast191_cast"   --->   Operation 288 'zext' 'p_cast191_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 289 [1/1] (1.81ns)   --->   "%empty_116 = add i64 %p_cast191_cast_cast, i64 %B_read"   --->   Operation 289 'add' 'empty_116' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 290 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_116, i32 2, i32 63"   --->   Operation 290 'partselect' 'p_cast3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 291 [1/1] (0.00ns)   --->   "%p_cast42_cast = sext i62 %p_cast3"   --->   Operation 291 'sext' 'p_cast42_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 292 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %p_cast42_cast"   --->   Operation 292 'getelementptr' 'gmem_addr_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 293 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_10_cast_mid2_v_v_v = sext i32 %gmem_addr_19_read"   --->   Operation 293 'sext' 'mul21_u0_32fixp_10_cast_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_20 : Operation 294 [1/1] (5.48ns)   --->   "%mul21_u0_32fixp_10_cast_mid2_v_v = mul i45 %mul21_u0_32fixp_10_cast_mid2_v_v_v, i45 %p_cast16_cast"   --->   Operation 294 'mul' 'mul21_u0_32fixp_10_cast_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_10_cast_mid2_v = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul21_u0_32fixp_10_cast_mid2_v_v, i32 13, i32 44"   --->   Operation 295 'partselect' 'mul21_u0_32fixp_10_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_20 : Operation 296 [1/1] (14.6ns)   --->   "%gmem_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_21"   --->   Operation 296 'read' 'gmem_addr_21_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 297 [1/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1"   --->   Operation 297 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 298 [2/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1"   --->   Operation 298 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 299 [3/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1"   --->   Operation 299 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 300 [4/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1"   --->   Operation 300 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 301 [5/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 301 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 302 [6/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 302 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 303 [7/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 303 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 304 [1/1] (0.00ns)   --->   "%p_cast192_cast = sext i7 %p_cast190_cast"   --->   Operation 304 'sext' 'p_cast192_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_20 : Operation 305 [1/1] (0.00ns)   --->   "%p_cast192_cast_cast = zext i8 %p_cast192_cast"   --->   Operation 305 'zext' 'p_cast192_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_20 : Operation 306 [1/1] (1.81ns)   --->   "%empty_118 = add i64 %p_cast192_cast_cast, i64 %B_read"   --->   Operation 306 'add' 'empty_118' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 307 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_118, i32 2, i32 63"   --->   Operation 307 'partselect' 'p_cast4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_20 : Operation 308 [1/1] (0.00ns)   --->   "%p_cast45_cast = sext i62 %p_cast4"   --->   Operation 308 'sext' 'p_cast45_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_20 : Operation 309 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %p_cast45_cast"   --->   Operation 309 'getelementptr' 'gmem_addr_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 310 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_11_cast_mid2_v_v_v = sext i32 %gmem_addr_21_read"   --->   Operation 310 'sext' 'mul21_u0_32fixp_11_cast_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 311 [1/1] (5.48ns)   --->   "%mul21_u0_32fixp_11_cast_mid2_v_v = mul i45 %mul21_u0_32fixp_11_cast_mid2_v_v_v, i45 %p_cast16_cast"   --->   Operation 311 'mul' 'mul21_u0_32fixp_11_cast_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 312 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_11_cast_mid2_v = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul21_u0_32fixp_11_cast_mid2_v_v, i32 13, i32 44"   --->   Operation 312 'partselect' 'mul21_u0_32fixp_11_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 313 [1/1] (14.6ns)   --->   "%gmem_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_23"   --->   Operation 313 'read' 'gmem_addr_23_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 314 [1/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1"   --->   Operation 314 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 315 [2/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1"   --->   Operation 315 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 316 [3/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1"   --->   Operation 316 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 317 [4/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 317 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 318 [5/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 318 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 319 [6/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 319 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 320 [7/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 320 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%p_cast193_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 4, i4 %empty_111, i2 0"   --->   Operation 321 'bitconcatenate' 'p_cast193_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "%p_cast193_cast_cast = zext i9 %p_cast193_cast"   --->   Operation 322 'zext' 'p_cast193_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (1.81ns)   --->   "%empty_120 = add i64 %p_cast193_cast_cast, i64 %B_read"   --->   Operation 323 'add' 'empty_120' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_120, i32 2, i32 63"   --->   Operation 324 'partselect' 'p_cast5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%p_cast49_cast = sext i62 %p_cast5"   --->   Operation 325 'sext' 'p_cast49_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 326 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %p_cast49_cast"   --->   Operation 326 'getelementptr' 'gmem_addr_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 327 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_12_cast_mid2_v_v_v = sext i32 %gmem_addr_23_read"   --->   Operation 327 'sext' 'mul21_u0_32fixp_12_cast_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_22 : Operation 328 [1/1] (5.48ns)   --->   "%mul21_u0_32fixp_12_cast_mid2_v_v = mul i45 %mul21_u0_32fixp_12_cast_mid2_v_v_v, i45 %p_cast16_cast"   --->   Operation 328 'mul' 'mul21_u0_32fixp_12_cast_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 329 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_12_cast_mid2_v = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul21_u0_32fixp_12_cast_mid2_v_v, i32 13, i32 44"   --->   Operation 329 'partselect' 'mul21_u0_32fixp_12_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_22 : Operation 330 [1/1] (14.6ns)   --->   "%gmem_addr_25_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_25"   --->   Operation 330 'read' 'gmem_addr_25_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 331 [1/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1"   --->   Operation 331 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 332 [2/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1"   --->   Operation 332 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 333 [3/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 333 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 334 [4/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 334 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 335 [5/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 335 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 336 [6/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 336 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 337 [7/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 337 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%p_cast194_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 5, i4 %empty_111, i2 0"   --->   Operation 338 'bitconcatenate' 'p_cast194_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "%p_cast194_cast_cast = zext i9 %p_cast194_cast"   --->   Operation 339 'zext' 'p_cast194_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_22 : Operation 340 [1/1] (1.81ns)   --->   "%empty_122 = add i64 %p_cast194_cast_cast, i64 %B_read"   --->   Operation 340 'add' 'empty_122' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 341 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_122, i32 2, i32 63"   --->   Operation 341 'partselect' 'p_cast6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_22 : Operation 342 [1/1] (0.00ns)   --->   "%p_cast52_cast = sext i62 %p_cast6"   --->   Operation 342 'sext' 'p_cast52_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_22 : Operation 343 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %p_cast52_cast"   --->   Operation 343 'getelementptr' 'gmem_addr_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_13_cast_mid2_v_v_v = sext i32 %gmem_addr_25_read"   --->   Operation 344 'sext' 'mul21_u0_32fixp_13_cast_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 345 [1/1] (5.48ns)   --->   "%mul21_u0_32fixp_13_cast_mid2_v_v = mul i45 %mul21_u0_32fixp_13_cast_mid2_v_v_v, i45 %p_cast16_cast"   --->   Operation 345 'mul' 'mul21_u0_32fixp_13_cast_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 346 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_13_cast_mid2_v = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul21_u0_32fixp_13_cast_mid2_v_v, i32 13, i32 44"   --->   Operation 346 'partselect' 'mul21_u0_32fixp_13_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 347 [1/1] (14.6ns)   --->   "%gmem_addr_27_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_27"   --->   Operation 347 'read' 'gmem_addr_27_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 348 [1/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1"   --->   Operation 348 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 349 [2/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 349 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 350 [3/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 350 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 351 [4/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 351 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 352 [5/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 352 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 353 [6/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 353 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 354 [7/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 354 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 355 [1/1] (0.00ns)   --->   "%p_cast195_cast = sext i8 %p_cast191_cast"   --->   Operation 355 'sext' 'p_cast195_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 356 [1/1] (0.00ns)   --->   "%p_cast195_cast_cast = zext i9 %p_cast195_cast"   --->   Operation 356 'zext' 'p_cast195_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 357 [1/1] (1.81ns)   --->   "%empty_124 = add i64 %p_cast195_cast_cast, i64 %B_read"   --->   Operation 357 'add' 'empty_124' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 358 [1/1] (0.00ns)   --->   "%p_cast7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_124, i32 2, i32 63"   --->   Operation 358 'partselect' 'p_cast7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 359 [1/1] (0.00ns)   --->   "%p_cast55_cast = sext i62 %p_cast7"   --->   Operation 359 'sext' 'p_cast55_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 360 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %p_cast55_cast"   --->   Operation 360 'getelementptr' 'gmem_addr_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 361 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_14_cast_mid2_v_v_v = sext i32 %gmem_addr_27_read"   --->   Operation 361 'sext' 'mul21_u0_32fixp_14_cast_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 362 [1/1] (5.48ns)   --->   "%mul21_u0_32fixp_14_cast_mid2_v_v = mul i45 %mul21_u0_32fixp_14_cast_mid2_v_v_v, i45 %p_cast16_cast"   --->   Operation 362 'mul' 'mul21_u0_32fixp_14_cast_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 363 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_14_cast_mid2_v = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul21_u0_32fixp_14_cast_mid2_v_v, i32 13, i32 44"   --->   Operation 363 'partselect' 'mul21_u0_32fixp_14_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 364 [1/1] (14.6ns)   --->   "%gmem_addr_29_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_29"   --->   Operation 364 'read' 'gmem_addr_29_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 365 [1/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 365 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 366 [2/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 366 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 367 [3/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 367 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 368 [4/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 368 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 369 [5/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 369 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 370 [6/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 370 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 371 [7/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 371 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 372 [1/1] (0.00ns)   --->   "%p_cast196_cast = sext i7 %p_cast190_cast"   --->   Operation 372 'sext' 'p_cast196_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 373 [1/1] (0.00ns)   --->   "%p_cast196_cast_cast = zext i9 %p_cast196_cast"   --->   Operation 373 'zext' 'p_cast196_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 374 [1/1] (1.81ns)   --->   "%empty_126 = add i64 %p_cast196_cast_cast, i64 %B_read"   --->   Operation 374 'add' 'empty_126' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 375 [1/1] (0.00ns)   --->   "%p_cast8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_126, i32 2, i32 63"   --->   Operation 375 'partselect' 'p_cast8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 376 [1/1] (0.00ns)   --->   "%p_cast58_cast = sext i62 %p_cast8"   --->   Operation 376 'sext' 'p_cast58_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 377 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %p_cast58_cast"   --->   Operation 377 'getelementptr' 'gmem_addr_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 378 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_15_cast_mid2_v_v_v = sext i32 %gmem_addr_29_read"   --->   Operation 378 'sext' 'mul21_u0_32fixp_15_cast_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 379 [1/1] (5.48ns)   --->   "%mul21_u0_32fixp_15_cast_mid2_v_v = mul i45 %mul21_u0_32fixp_15_cast_mid2_v_v_v, i45 %p_cast16_cast"   --->   Operation 379 'mul' 'mul21_u0_32fixp_15_cast_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 380 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_15_cast_mid2_v = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul21_u0_32fixp_15_cast_mid2_v_v, i32 13, i32 44"   --->   Operation 380 'partselect' 'mul21_u0_32fixp_15_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 381 [1/1] (14.6ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2"   --->   Operation 381 'read' 'gmem_addr_2_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 382 [1/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 382 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 383 [2/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 383 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 384 [3/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 384 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 385 [4/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 385 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 386 [5/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 386 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 387 [6/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 387 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 388 [7/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 388 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 389 [1/1] (0.00ns)   --->   "%p_cast197_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 8, i4 %empty_111, i2 0"   --->   Operation 389 'bitconcatenate' 'p_cast197_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 390 [1/1] (0.00ns)   --->   "%p_cast197_cast_cast = zext i10 %p_cast197_cast"   --->   Operation 390 'zext' 'p_cast197_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 391 [1/1] (1.81ns)   --->   "%empty_128 = add i64 %p_cast197_cast_cast, i64 %B_read"   --->   Operation 391 'add' 'empty_128' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 392 [1/1] (0.00ns)   --->   "%p_cast9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_128, i32 2, i32 63"   --->   Operation 392 'partselect' 'p_cast9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 393 [1/1] (0.00ns)   --->   "%p_cast61_cast = sext i62 %p_cast9"   --->   Operation 393 'sext' 'p_cast61_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 394 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32 %gmem, i64 %p_cast61_cast"   --->   Operation 394 'getelementptr' 'gmem_addr_18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 395 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_0_cast_mid2 = zext i32 %mul21_u0_32fixp_0_cast_mid2_v"   --->   Operation 395 'zext' 'mul21_u0_32fixp_0_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 396 [1/1] (0.00ns)   --->   "%gmem_load_2_cast = sext i32 %gmem_addr_2_read"   --->   Operation 396 'sext' 'gmem_load_2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 397 [1/1] (5.48ns)   --->   "%empty_113 = mul i48 %mul21_u0_32fixp_0_cast_mid2, i48 %gmem_load_2_cast"   --->   Operation 397 'mul' 'empty_113' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 398 [1/1] (0.00ns)   --->   "%mul26_u0_32fixp = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_113, i32 16, i32 47"   --->   Operation 398 'partselect' 'mul26_u0_32fixp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 399 [1/1] (14.6ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4"   --->   Operation 399 'read' 'gmem_addr_4_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 400 [1/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 400 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 401 [2/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 401 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 402 [3/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 402 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 403 [4/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 403 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 404 [5/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 404 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 405 [6/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 405 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 406 [7/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1"   --->   Operation 406 'readreq' 'gmem_load_18_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 407 [1/1] (0.00ns)   --->   "%p_cast198_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 9, i4 %empty_111, i2 0"   --->   Operation 407 'bitconcatenate' 'p_cast198_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 408 [1/1] (0.00ns)   --->   "%p_cast198_cast_cast = zext i10 %p_cast198_cast"   --->   Operation 408 'zext' 'p_cast198_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 409 [1/1] (1.81ns)   --->   "%empty_130 = add i64 %p_cast198_cast_cast, i64 %B_read"   --->   Operation 409 'add' 'empty_130' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 410 [1/1] (0.00ns)   --->   "%p_cast10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_130, i32 2, i32 63"   --->   Operation 410 'partselect' 'p_cast10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 411 [1/1] (0.00ns)   --->   "%p_cast64_cast = sext i62 %p_cast10"   --->   Operation 411 'sext' 'p_cast64_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 412 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i32 %gmem, i64 %p_cast64_cast"   --->   Operation 412 'getelementptr' 'gmem_addr_20' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 413 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_1_cast_mid2 = zext i32 %mul21_u0_32fixp_1_cast_mid2_v"   --->   Operation 413 'zext' 'mul21_u0_32fixp_1_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 414 [1/1] (0.00ns)   --->   "%gmem_load_4_cast = sext i32 %gmem_addr_4_read"   --->   Operation 414 'sext' 'gmem_load_4_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 415 [1/1] (5.48ns)   --->   "%empty_115 = mul i48 %mul21_u0_32fixp_1_cast_mid2, i48 %gmem_load_4_cast"   --->   Operation 415 'mul' 'empty_115' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 416 [1/1] (0.00ns)   --->   "%mul26_u0_32fixp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_115, i32 16, i32 47"   --->   Operation 416 'partselect' 'mul26_u0_32fixp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 417 [1/1] (14.6ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6"   --->   Operation 417 'read' 'gmem_addr_6_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 418 [1/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 418 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 419 [2/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 419 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 420 [3/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 420 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 421 [4/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 421 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 422 [5/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 422 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 423 [6/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1"   --->   Operation 423 'readreq' 'gmem_load_18_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 424 [7/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1"   --->   Operation 424 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 425 [1/1] (0.00ns)   --->   "%p_cast199_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 10, i4 %empty_111, i2 0"   --->   Operation 425 'bitconcatenate' 'p_cast199_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 426 [1/1] (0.00ns)   --->   "%p_cast199_cast_cast = zext i10 %p_cast199_cast"   --->   Operation 426 'zext' 'p_cast199_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 427 [1/1] (1.81ns)   --->   "%empty_132 = add i64 %p_cast199_cast_cast, i64 %B_read"   --->   Operation 427 'add' 'empty_132' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 428 [1/1] (0.00ns)   --->   "%p_cast11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_132, i32 2, i32 63"   --->   Operation 428 'partselect' 'p_cast11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 429 [1/1] (0.00ns)   --->   "%p_cast67_cast = sext i62 %p_cast11"   --->   Operation 429 'sext' 'p_cast67_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 430 [1/1] (0.00ns)   --->   "%gmem_addr_22 = getelementptr i32 %gmem, i64 %p_cast67_cast"   --->   Operation 430 'getelementptr' 'gmem_addr_22' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 431 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_2_cast_mid2 = zext i32 %mul21_u0_32fixp_2_cast_mid2_v"   --->   Operation 431 'zext' 'mul21_u0_32fixp_2_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 432 [1/1] (0.00ns)   --->   "%gmem_load_6_cast = sext i32 %gmem_addr_6_read"   --->   Operation 432 'sext' 'gmem_load_6_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 433 [1/1] (5.48ns)   --->   "%empty_117 = mul i48 %mul21_u0_32fixp_2_cast_mid2, i48 %gmem_load_6_cast"   --->   Operation 433 'mul' 'empty_117' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 434 [1/1] (0.00ns)   --->   "%mul26_u0_32fixp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_117, i32 16, i32 47"   --->   Operation 434 'partselect' 'mul26_u0_32fixp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 435 [1/1] (14.6ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8"   --->   Operation 435 'read' 'gmem_addr_8_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 436 [1/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 436 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 437 [2/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 437 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 438 [3/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 438 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 439 [4/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 439 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 440 [5/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1"   --->   Operation 440 'readreq' 'gmem_load_18_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 441 [6/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1"   --->   Operation 441 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 442 [7/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1"   --->   Operation 442 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 443 [1/1] (0.00ns)   --->   "%p_cast200_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 11, i4 %empty_111, i2 0"   --->   Operation 443 'bitconcatenate' 'p_cast200_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 444 [1/1] (0.00ns)   --->   "%p_cast200_cast_cast = zext i10 %p_cast200_cast"   --->   Operation 444 'zext' 'p_cast200_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 445 [1/1] (1.81ns)   --->   "%empty_134 = add i64 %p_cast200_cast_cast, i64 %B_read"   --->   Operation 445 'add' 'empty_134' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 446 [1/1] (0.00ns)   --->   "%p_cast12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_134, i32 2, i32 63"   --->   Operation 446 'partselect' 'p_cast12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 447 [1/1] (0.00ns)   --->   "%p_cast70_cast = sext i62 %p_cast12"   --->   Operation 447 'sext' 'p_cast70_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 448 [1/1] (0.00ns)   --->   "%gmem_addr_24 = getelementptr i32 %gmem, i64 %p_cast70_cast"   --->   Operation 448 'getelementptr' 'gmem_addr_24' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 14.6>
ST_29 : Operation 449 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_3_cast_mid2 = zext i32 %mul21_u0_32fixp_3_cast_mid2_v"   --->   Operation 449 'zext' 'mul21_u0_32fixp_3_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 450 [1/1] (0.00ns)   --->   "%gmem_load_8_cast = sext i32 %gmem_addr_8_read"   --->   Operation 450 'sext' 'gmem_load_8_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 451 [1/1] (5.48ns)   --->   "%empty_119 = mul i48 %mul21_u0_32fixp_3_cast_mid2, i48 %gmem_load_8_cast"   --->   Operation 451 'mul' 'empty_119' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 452 [1/1] (0.00ns)   --->   "%mul26_u0_32fixp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_119, i32 16, i32 47"   --->   Operation 452 'partselect' 'mul26_u0_32fixp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 453 [1/1] (14.6ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10"   --->   Operation 453 'read' 'gmem_addr_10_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 454 [1/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 454 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 455 [2/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 455 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 456 [3/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 456 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 457 [4/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1"   --->   Operation 457 'readreq' 'gmem_load_18_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 458 [5/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1"   --->   Operation 458 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 459 [6/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1"   --->   Operation 459 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 460 [7/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1"   --->   Operation 460 'readreq' 'gmem_load_24_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 461 [1/1] (0.00ns)   --->   "%p_cast201_cast = sext i9 %p_cast193_cast"   --->   Operation 461 'sext' 'p_cast201_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 462 [1/1] (0.00ns)   --->   "%p_cast201_cast_cast = zext i10 %p_cast201_cast"   --->   Operation 462 'zext' 'p_cast201_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 463 [1/1] (1.81ns)   --->   "%empty_136 = add i64 %p_cast201_cast_cast, i64 %B_read"   --->   Operation 463 'add' 'empty_136' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 464 [1/1] (0.00ns)   --->   "%p_cast13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_136, i32 2, i32 63"   --->   Operation 464 'partselect' 'p_cast13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 465 [1/1] (0.00ns)   --->   "%p_cast73_cast = sext i62 %p_cast13"   --->   Operation 465 'sext' 'p_cast73_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 466 [1/1] (0.00ns)   --->   "%gmem_addr_26 = getelementptr i32 %gmem, i64 %p_cast73_cast"   --->   Operation 466 'getelementptr' 'gmem_addr_26' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %mul26_u0_32fixp_1, i32 %mul26_u0_32fixp"   --->   Operation 467 'add' 'tmp3' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 468 [1/1] (1.51ns)   --->   "%tmp4 = add i32 %mul26_u0_32fixp_2, i32 %mul26_u0_32fixp_3"   --->   Operation 468 'add' 'tmp4' <Predicate = (!exitcond_flatten)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 469 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%tmp2 = add i32 %tmp4, i32 %tmp3"   --->   Operation 469 'add' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 2.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 14.6>
ST_30 : Operation 470 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_4_cast_mid2 = zext i32 %mul21_u0_32fixp_4_cast_mid2_v"   --->   Operation 470 'zext' 'mul21_u0_32fixp_4_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 471 [1/1] (0.00ns)   --->   "%gmem_load_10_cast = sext i32 %gmem_addr_10_read"   --->   Operation 471 'sext' 'gmem_load_10_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 472 [1/1] (5.48ns)   --->   "%empty_121 = mul i48 %mul21_u0_32fixp_4_cast_mid2, i48 %gmem_load_10_cast"   --->   Operation 472 'mul' 'empty_121' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 473 [1/1] (0.00ns)   --->   "%mul26_u0_32fixp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_121, i32 16, i32 47"   --->   Operation 473 'partselect' 'mul26_u0_32fixp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 474 [1/1] (14.6ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12"   --->   Operation 474 'read' 'gmem_addr_12_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 475 [1/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 475 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 476 [2/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 476 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 477 [3/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1"   --->   Operation 477 'readreq' 'gmem_load_18_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 478 [4/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1"   --->   Operation 478 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 479 [5/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1"   --->   Operation 479 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 480 [6/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1"   --->   Operation 480 'readreq' 'gmem_load_24_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 481 [7/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1"   --->   Operation 481 'readreq' 'gmem_load_26_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 482 [1/1] (0.00ns)   --->   "%p_cast202_cast = sext i9 %p_cast194_cast"   --->   Operation 482 'sext' 'p_cast202_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 483 [1/1] (0.00ns)   --->   "%p_cast202_cast_cast = zext i10 %p_cast202_cast"   --->   Operation 483 'zext' 'p_cast202_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 484 [1/1] (1.81ns)   --->   "%empty_138 = add i64 %p_cast202_cast_cast, i64 %B_read"   --->   Operation 484 'add' 'empty_138' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 485 [1/1] (0.00ns)   --->   "%p_cast14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_138, i32 2, i32 63"   --->   Operation 485 'partselect' 'p_cast14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 486 [1/1] (0.00ns)   --->   "%p_cast76_cast = sext i62 %p_cast14"   --->   Operation 486 'sext' 'p_cast76_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 487 [1/1] (0.00ns)   --->   "%gmem_addr_28 = getelementptr i32 %gmem, i64 %p_cast76_cast"   --->   Operation 487 'getelementptr' 'gmem_addr_28' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 14.6>
ST_31 : Operation 488 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_5_cast_mid2 = zext i32 %mul21_u0_32fixp_5_cast_mid2_v"   --->   Operation 488 'zext' 'mul21_u0_32fixp_5_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 489 [1/1] (0.00ns)   --->   "%gmem_load_12_cast = sext i32 %gmem_addr_12_read"   --->   Operation 489 'sext' 'gmem_load_12_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 490 [1/1] (5.48ns)   --->   "%empty_123 = mul i48 %mul21_u0_32fixp_5_cast_mid2, i48 %gmem_load_12_cast"   --->   Operation 490 'mul' 'empty_123' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 491 [1/1] (0.00ns)   --->   "%mul26_u0_32fixp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_123, i32 16, i32 47"   --->   Operation 491 'partselect' 'mul26_u0_32fixp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 492 [1/1] (14.6ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14"   --->   Operation 492 'read' 'gmem_addr_14_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 493 [1/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 493 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 494 [2/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1"   --->   Operation 494 'readreq' 'gmem_load_18_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 495 [3/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1"   --->   Operation 495 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 496 [4/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1"   --->   Operation 496 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 497 [5/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1"   --->   Operation 497 'readreq' 'gmem_load_24_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 498 [6/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1"   --->   Operation 498 'readreq' 'gmem_load_26_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 499 [7/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1"   --->   Operation 499 'readreq' 'gmem_load_28_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 500 [1/1] (0.00ns)   --->   "%p_cast203_cast = sext i8 %p_cast191_cast"   --->   Operation 500 'sext' 'p_cast203_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 501 [1/1] (0.00ns)   --->   "%p_cast203_cast_cast = zext i10 %p_cast203_cast"   --->   Operation 501 'zext' 'p_cast203_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 502 [1/1] (1.81ns)   --->   "%empty_140 = add i64 %p_cast203_cast_cast, i64 %B_read"   --->   Operation 502 'add' 'empty_140' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 503 [1/1] (0.00ns)   --->   "%p_cast15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_140, i32 2, i32 63"   --->   Operation 503 'partselect' 'p_cast15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 504 [1/1] (0.00ns)   --->   "%p_cast79_cast = sext i62 %p_cast15"   --->   Operation 504 'sext' 'p_cast79_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 505 [1/1] (0.00ns)   --->   "%gmem_addr_30 = getelementptr i32 %gmem, i64 %p_cast79_cast"   --->   Operation 505 'getelementptr' 'gmem_addr_30' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 506 [1/1] (0.00ns)   --->   "%p_cast204_cast = sext i7 %p_cast190_cast"   --->   Operation 506 'sext' 'p_cast204_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 507 [1/1] (0.00ns)   --->   "%p_cast204_cast_cast = zext i10 %p_cast204_cast"   --->   Operation 507 'zext' 'p_cast204_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 508 [1/1] (1.81ns)   --->   "%empty_142 = add i64 %p_cast204_cast_cast, i64 %B_read"   --->   Operation 508 'add' 'empty_142' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 509 [1/1] (0.00ns)   --->   "%p_cast17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_142, i32 2, i32 63"   --->   Operation 509 'partselect' 'p_cast17' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 510 [1/1] (0.00ns)   --->   "%p_cast82_cast = sext i62 %p_cast17"   --->   Operation 510 'sext' 'p_cast82_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 511 [1/1] (0.00ns)   --->   "%gmem_addr_31 = getelementptr i32 %gmem, i64 %p_cast82_cast"   --->   Operation 511 'getelementptr' 'gmem_addr_31' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 14.6>
ST_32 : Operation 512 [1/1] (0.62ns)   --->   "%indvars_iv29_cast15_mid2_v = select i1 %exitcond285412, i5 %indvars_iv_next30_dup393, i5 %indvars_iv29_load"   --->   Operation 512 'select' 'indvars_iv29_cast15_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 513 [1/1] (0.00ns)   --->   "%empty_94 = trunc i5 %indvars_iv29_cast15_mid2_v"   --->   Operation 513 'trunc' 'empty_94' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 514 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_6_cast_mid2 = zext i32 %mul21_u0_32fixp_6_cast_mid2_v"   --->   Operation 514 'zext' 'mul21_u0_32fixp_6_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 515 [1/1] (0.00ns)   --->   "%gmem_load_14_cast = sext i32 %gmem_addr_14_read"   --->   Operation 515 'sext' 'gmem_load_14_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 516 [1/1] (5.48ns)   --->   "%empty_125 = mul i48 %mul21_u0_32fixp_6_cast_mid2, i48 %gmem_load_14_cast"   --->   Operation 516 'mul' 'empty_125' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 517 [1/1] (0.00ns)   --->   "%mul26_u0_32fixp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_125, i32 16, i32 47"   --->   Operation 517 'partselect' 'mul26_u0_32fixp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 518 [1/1] (14.6ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16"   --->   Operation 518 'read' 'gmem_addr_16_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 519 [1/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1"   --->   Operation 519 'readreq' 'gmem_load_18_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 520 [2/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1"   --->   Operation 520 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 521 [3/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1"   --->   Operation 521 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 522 [4/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1"   --->   Operation 522 'readreq' 'gmem_load_24_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 523 [5/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1"   --->   Operation 523 'readreq' 'gmem_load_26_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 524 [6/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1"   --->   Operation 524 'readreq' 'gmem_load_28_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 525 [7/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1"   --->   Operation 525 'readreq' 'gmem_load_30_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 526 [1/1] (1.09ns)   --->   "%indvars_iv_next26 = add i5 %indvars_iv25_mid2, i5 1"   --->   Operation 526 'add' 'indvars_iv_next26' <Predicate = (!exitcond_flatten)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 527 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv29_cast15_mid2_v, i5 %indvars_iv29"   --->   Operation 527 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>
ST_32 : Operation 528 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next26, i5 %indvars_iv25"   --->   Operation 528 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>

State 33 <SV = 32> <Delay = 14.6>
ST_33 : Operation 529 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_7_cast_mid2 = zext i32 %mul21_u0_32fixp_7_cast_mid2_v"   --->   Operation 529 'zext' 'mul21_u0_32fixp_7_cast_mid2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 530 [1/1] (0.00ns)   --->   "%gmem_load_16_cast = sext i32 %gmem_addr_16_read"   --->   Operation 530 'sext' 'gmem_load_16_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 531 [1/1] (5.48ns)   --->   "%empty_127 = mul i48 %mul21_u0_32fixp_7_cast_mid2, i48 %gmem_load_16_cast"   --->   Operation 531 'mul' 'empty_127' <Predicate = true> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 532 [1/1] (0.00ns)   --->   "%mul26_u0_32fixp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_127, i32 16, i32 47"   --->   Operation 532 'partselect' 'mul26_u0_32fixp_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 533 [1/1] (14.6ns)   --->   "%gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_18"   --->   Operation 533 'read' 'gmem_addr_18_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 534 [1/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1"   --->   Operation 534 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 535 [2/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1"   --->   Operation 535 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 536 [3/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1"   --->   Operation 536 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 537 [4/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1"   --->   Operation 537 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 538 [5/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1"   --->   Operation 538 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 539 [6/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1"   --->   Operation 539 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 540 [7/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1"   --->   Operation 540 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 541 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i32 %mul26_u0_32fixp_4, i32 %mul26_u0_32fixp_5"   --->   Operation 541 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 542 [1/1] (1.51ns)   --->   "%tmp7 = add i32 %mul26_u0_32fixp_6, i32 %mul26_u0_32fixp_7"   --->   Operation 542 'add' 'tmp7' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 543 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%tmp5 = add i32 %tmp7, i32 %tmp6"   --->   Operation 543 'add' 'tmp5' <Predicate = true> <Delay = 2.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 14.6>
ST_34 : Operation 544 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_8_cast_mid2 = zext i32 %mul21_u0_32fixp_8_cast_mid2_v"   --->   Operation 544 'zext' 'mul21_u0_32fixp_8_cast_mid2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 545 [1/1] (0.00ns)   --->   "%gmem_load_18_cast = sext i32 %gmem_addr_18_read"   --->   Operation 545 'sext' 'gmem_load_18_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 546 [1/1] (5.48ns)   --->   "%empty_129 = mul i48 %mul21_u0_32fixp_8_cast_mid2, i48 %gmem_load_18_cast"   --->   Operation 546 'mul' 'empty_129' <Predicate = true> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 547 [1/1] (0.00ns)   --->   "%mul26_u0_32fixp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_129, i32 16, i32 47"   --->   Operation 547 'partselect' 'mul26_u0_32fixp_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 548 [1/1] (14.6ns)   --->   "%gmem_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_20"   --->   Operation 548 'read' 'gmem_addr_20_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 549 [1/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1"   --->   Operation 549 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 550 [2/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1"   --->   Operation 550 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 551 [3/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1"   --->   Operation 551 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 552 [4/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1"   --->   Operation 552 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 553 [5/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1"   --->   Operation 553 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 554 [6/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1"   --->   Operation 554 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 14.6>
ST_35 : Operation 555 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_9_cast_mid2 = zext i32 %mul21_u0_32fixp_9_cast_mid2_v"   --->   Operation 555 'zext' 'mul21_u0_32fixp_9_cast_mid2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 556 [1/1] (0.00ns)   --->   "%gmem_load_20_cast = sext i32 %gmem_addr_20_read"   --->   Operation 556 'sext' 'gmem_load_20_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 557 [1/1] (5.48ns)   --->   "%empty_131 = mul i48 %mul21_u0_32fixp_9_cast_mid2, i48 %gmem_load_20_cast"   --->   Operation 557 'mul' 'empty_131' <Predicate = true> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 558 [1/1] (0.00ns)   --->   "%mul26_u0_32fixp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_131, i32 16, i32 47"   --->   Operation 558 'partselect' 'mul26_u0_32fixp_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 559 [1/1] (14.6ns)   --->   "%gmem_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_22"   --->   Operation 559 'read' 'gmem_addr_22_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 560 [1/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1"   --->   Operation 560 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 561 [2/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1"   --->   Operation 561 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 562 [3/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1"   --->   Operation 562 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 563 [4/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1"   --->   Operation 563 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 564 [5/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1"   --->   Operation 564 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 565 [1/1] (1.51ns)   --->   "%tmp10 = add i32 %mul26_u0_32fixp_8, i32 %mul26_u0_32fixp_9"   --->   Operation 565 'add' 'tmp10' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 14.6>
ST_36 : Operation 566 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_10_cast_mid2 = zext i32 %mul21_u0_32fixp_10_cast_mid2_v"   --->   Operation 566 'zext' 'mul21_u0_32fixp_10_cast_mid2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 567 [1/1] (0.00ns)   --->   "%gmem_load_22_cast = sext i32 %gmem_addr_22_read"   --->   Operation 567 'sext' 'gmem_load_22_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 568 [1/1] (5.48ns)   --->   "%empty_133 = mul i48 %mul21_u0_32fixp_10_cast_mid2, i48 %gmem_load_22_cast"   --->   Operation 568 'mul' 'empty_133' <Predicate = true> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 569 [1/1] (0.00ns)   --->   "%mul26_u0_32fixp_s = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_133, i32 16, i32 47"   --->   Operation 569 'partselect' 'mul26_u0_32fixp_s' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 570 [1/1] (14.6ns)   --->   "%gmem_addr_24_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_24"   --->   Operation 570 'read' 'gmem_addr_24_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 571 [1/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1"   --->   Operation 571 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 572 [2/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1"   --->   Operation 572 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 573 [3/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1"   --->   Operation 573 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 574 [4/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1"   --->   Operation 574 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 14.6>
ST_37 : Operation 575 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_11_cast_mid2 = zext i32 %mul21_u0_32fixp_11_cast_mid2_v"   --->   Operation 575 'zext' 'mul21_u0_32fixp_11_cast_mid2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 576 [1/1] (0.00ns)   --->   "%gmem_load_24_cast = sext i32 %gmem_addr_24_read"   --->   Operation 576 'sext' 'gmem_load_24_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 577 [1/1] (5.48ns)   --->   "%empty_135 = mul i48 %mul21_u0_32fixp_11_cast_mid2, i48 %gmem_load_24_cast"   --->   Operation 577 'mul' 'empty_135' <Predicate = true> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 578 [1/1] (0.00ns)   --->   "%mul26_u0_32fixp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_135, i32 16, i32 47"   --->   Operation 578 'partselect' 'mul26_u0_32fixp_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 579 [1/1] (14.6ns)   --->   "%gmem_addr_26_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_26"   --->   Operation 579 'read' 'gmem_addr_26_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 580 [1/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1"   --->   Operation 580 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 581 [2/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1"   --->   Operation 581 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 582 [3/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1"   --->   Operation 582 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 583 [1/1] (1.51ns)   --->   "%tmp11 = add i32 %mul26_u0_32fixp_s, i32 %mul26_u0_32fixp_10"   --->   Operation 583 'add' 'tmp11' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 14.6>
ST_38 : Operation 584 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_12_cast_mid2 = zext i32 %mul21_u0_32fixp_12_cast_mid2_v"   --->   Operation 584 'zext' 'mul21_u0_32fixp_12_cast_mid2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 585 [1/1] (0.00ns)   --->   "%gmem_load_26_cast = sext i32 %gmem_addr_26_read"   --->   Operation 585 'sext' 'gmem_load_26_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 586 [1/1] (5.48ns)   --->   "%empty_137 = mul i48 %mul21_u0_32fixp_12_cast_mid2, i48 %gmem_load_26_cast"   --->   Operation 586 'mul' 'empty_137' <Predicate = true> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 587 [1/1] (0.00ns)   --->   "%mul26_u0_32fixp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_137, i32 16, i32 47"   --->   Operation 587 'partselect' 'mul26_u0_32fixp_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 588 [1/1] (14.6ns)   --->   "%gmem_addr_28_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_28"   --->   Operation 588 'read' 'gmem_addr_28_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 589 [1/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1"   --->   Operation 589 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 590 [2/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1"   --->   Operation 590 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 14.6>
ST_39 : Operation 591 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_13_cast_mid2 = zext i32 %mul21_u0_32fixp_13_cast_mid2_v"   --->   Operation 591 'zext' 'mul21_u0_32fixp_13_cast_mid2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 592 [1/1] (0.00ns)   --->   "%gmem_load_28_cast = sext i32 %gmem_addr_28_read"   --->   Operation 592 'sext' 'gmem_load_28_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 593 [1/1] (5.48ns)   --->   "%empty_139 = mul i48 %mul21_u0_32fixp_13_cast_mid2, i48 %gmem_load_28_cast"   --->   Operation 593 'mul' 'empty_139' <Predicate = true> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 594 [1/1] (0.00ns)   --->   "%mul26_u0_32fixp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_139, i32 16, i32 47"   --->   Operation 594 'partselect' 'mul26_u0_32fixp_12' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 595 [1/1] (14.6ns)   --->   "%gmem_addr_30_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_30"   --->   Operation 595 'read' 'gmem_addr_30_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 596 [1/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1"   --->   Operation 596 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 14.6>
ST_40 : Operation 597 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_14_cast_mid2 = zext i32 %mul21_u0_32fixp_14_cast_mid2_v"   --->   Operation 597 'zext' 'mul21_u0_32fixp_14_cast_mid2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 598 [1/1] (0.00ns)   --->   "%gmem_load_30_cast = sext i32 %gmem_addr_30_read"   --->   Operation 598 'sext' 'gmem_load_30_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 599 [1/1] (5.48ns)   --->   "%empty_141 = mul i48 %mul21_u0_32fixp_14_cast_mid2, i48 %gmem_load_30_cast"   --->   Operation 599 'mul' 'empty_141' <Predicate = true> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 600 [1/1] (0.00ns)   --->   "%mul26_u0_32fixp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_141, i32 16, i32 47"   --->   Operation 600 'partselect' 'mul26_u0_32fixp_13' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 601 [1/1] (14.6ns)   --->   "%gmem_addr_31_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_31"   --->   Operation 601 'read' 'gmem_addr_31_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 13.7>
ST_41 : Operation 602 [1/1] (0.00ns)   --->   "%mul21_u0_32fixp_15_cast_mid2 = zext i32 %mul21_u0_32fixp_15_cast_mid2_v"   --->   Operation 602 'zext' 'mul21_u0_32fixp_15_cast_mid2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 603 [1/1] (0.00ns)   --->   "%gmem_load_32_cast = sext i32 %gmem_addr_31_read"   --->   Operation 603 'sext' 'gmem_load_32_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 604 [1/1] (5.48ns)   --->   "%empty_143 = mul i48 %mul21_u0_32fixp_15_cast_mid2, i48 %gmem_load_32_cast"   --->   Operation 604 'mul' 'empty_143' <Predicate = true> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 605 [1/1] (0.00ns)   --->   "%mul26_u0_32fixp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_143, i32 16, i32 47"   --->   Operation 605 'partselect' 'mul26_u0_32fixp_14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp5, i32 %tmp2"   --->   Operation 606 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i32 %tmp11, i32 %tmp10"   --->   Operation 607 'add' 'tmp9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = add i32 %mul26_u0_32fixp_11, i32 %mul26_u0_32fixp_12"   --->   Operation 608 'add' 'tmp13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 609 [1/1] (1.51ns)   --->   "%tmp14 = add i32 %mul26_u0_32fixp_13, i32 %mul26_u0_32fixp_14"   --->   Operation 609 'add' 'tmp14' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 610 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%tmp12 = add i32 %tmp14, i32 %tmp13"   --->   Operation 610 'add' 'tmp12' <Predicate = true> <Delay = 2.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 611 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%tmp8 = add i32 %tmp12, i32 %tmp9"   --->   Operation 611 'add' 'tmp8' <Predicate = true> <Delay = 2.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 612 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%add31_u0_32fixp_15 = add i32 %tmp8, i32 %tmp1"   --->   Operation 612 'add' 'add31_u0_32fixp_15' <Predicate = true> <Delay = 2.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 2.26>
ST_42 : Operation 613 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_1_VITIS_LOOP_55_2_str"   --->   Operation 613 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 614 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 614 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 615 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 615 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 616 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11"   --->   Operation 616 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_94, i4 %empty_111"   --->   Operation 617 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 618 [1/1] (0.00ns)   --->   "%p_cast188 = zext i8 %tmp_3"   --->   Operation 618 'zext' 'p_cast188' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i32 %tmp, i64 0, i64 %p_cast188"   --->   Operation 619 'getelementptr' 'tmp_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 620 [1/1] (2.26ns)   --->   "%store_ln0 = store i32 %add31_u0_32fixp_15, i8 %tmp_addr"   --->   Operation 620 'store' 'store_ln0' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_42 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_58_3"   --->   Operation 621 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 3.53ns
The critical path consists of the following:
	'alloca' operation ('indvars_iv29') [7]  (0 ns)
	'load' operation ('indvars_iv29_load') on local variable 'indvars_iv29' [19]  (0 ns)
	'add' operation ('indvars_iv_next30_dup393') [37]  (1.1 ns)
	'add' operation ('p_mid1116') [41]  (1.81 ns)
	'select' operation ('empty_95') [45]  (0.621 ns)

 <State 2>: 14.6ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1') [47]  (0 ns)
	bus request operation ('gmem_load_1_req') on port 'gmem' [48]  (14.6 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [48]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [48]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [48]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [48]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [48]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [48]  (14.6 ns)

 <State 9>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read') on port 'gmem' [49]  (14.6 ns)

 <State 10>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read') on port 'gmem' [59]  (14.6 ns)

 <State 11>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read') on port 'gmem' [68]  (14.6 ns)

 <State 12>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read') on port 'gmem' [77]  (14.6 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_9_read') on port 'gmem' [86]  (14.6 ns)

 <State 14>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_11_read') on port 'gmem' [95]  (14.6 ns)

 <State 15>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read') on port 'gmem' [104]  (14.6 ns)

 <State 16>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_15_read') on port 'gmem' [113]  (14.6 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read') on port 'gmem' [122]  (14.6 ns)

 <State 18>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_17_read') on port 'gmem' [131]  (14.6 ns)

 <State 19>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_19_read') on port 'gmem' [140]  (14.6 ns)

 <State 20>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_21_read') on port 'gmem' [149]  (14.6 ns)

 <State 21>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_23_read') on port 'gmem' [158]  (14.6 ns)

 <State 22>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_25_read') on port 'gmem' [167]  (14.6 ns)

 <State 23>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_27_read') on port 'gmem' [176]  (14.6 ns)

 <State 24>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_29_read') on port 'gmem' [185]  (14.6 ns)

 <State 25>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read') on port 'gmem' [203]  (14.6 ns)

 <State 26>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read') on port 'gmem' [214]  (14.6 ns)

 <State 27>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read') on port 'gmem' [225]  (14.6 ns)

 <State 28>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read') on port 'gmem' [236]  (14.6 ns)

 <State 29>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read') on port 'gmem' [247]  (14.6 ns)

 <State 30>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read') on port 'gmem' [258]  (14.6 ns)

 <State 31>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read') on port 'gmem' [269]  (14.6 ns)

 <State 32>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_16_read') on port 'gmem' [280]  (14.6 ns)

 <State 33>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_18_read') on port 'gmem' [291]  (14.6 ns)

 <State 34>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_20_read') on port 'gmem' [302]  (14.6 ns)

 <State 35>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_22_read') on port 'gmem' [313]  (14.6 ns)

 <State 36>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_24_read') on port 'gmem' [324]  (14.6 ns)

 <State 37>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_26_read') on port 'gmem' [335]  (14.6 ns)

 <State 38>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_28_read') on port 'gmem' [346]  (14.6 ns)

 <State 39>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_30_read') on port 'gmem' [357]  (14.6 ns)

 <State 40>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_31_read') on port 'gmem' [368]  (14.6 ns)

 <State 41>: 13.8ns
The critical path consists of the following:
	'mul' operation ('empty_143') [370]  (5.48 ns)
	'add' operation ('tmp14') [383]  (1.51 ns)
	'add' operation ('tmp12') [384]  (2.25 ns)
	'add' operation ('tmp8') [385]  (2.25 ns)
	'add' operation ('add31_u0_32fixp_15') [386]  (2.25 ns)

 <State 42>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('tmp_addr') [195]  (0 ns)
	'store' operation ('store_ln0') of variable 'add31_u0_32fixp_15' on array 'tmp' [387]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
