INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab5-Advanced/Problem_3_4/Problem_3_4.srcs/sources_1/imports/Downloads/Lab5_TeamX_Greatest_Common_Divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab5-Advanced/Problem_3_4/Problem_3_4.srcs/sources_1/new/Lab5_TeamX_Greatest_Common_Divisor_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab5_Team3_Greatest_Common_Divisor_t
