// Seed: 1843281107
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output tri id_2
    , id_24,
    input wire id_3,
    input uwire id_4,
    input wand id_5,
    input wire id_6,
    input wor id_7,
    input tri id_8,
    output supply1 id_9,
    output tri0 id_10,
    input wor id_11,
    output tri1 id_12,
    output uwire id_13,
    output wand id_14
    , id_25,
    output tri1 id_15,
    input tri1 id_16,
    input wor id_17,
    output uwire id_18,
    input wire id_19,
    output tri1 id_20,
    input tri1 id_21,
    output tri1 id_22
);
endmodule
module module_1 (
    input  supply1 id_0,
    input  supply0 id_1,
    output supply0 id_2,
    input  supply1 id_3
);
  genvar id_5;
  wire id_6;
  wire id_7;
  module_0(
      id_3,
      id_1,
      id_2,
      id_0,
      id_3,
      id_0,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2
  );
  wire id_8;
endmodule
