{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 16:43:47 2018 " "Info: Processing started: Sat May 26 16:43:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprogram -c microprogram " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off microprogram -c microprogram" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprogram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file microprogram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 microprogram " "Info: Found entity 1: microprogram" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprogram " "Info: Elaborating entity \"microprogram\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst38 " "Warning: Block or symbol \"VCC\" of instance \"inst38\" overlaps another block or symbol" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1272 2112 2144 1288 "inst38" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst40 " "Warning: Block or symbol \"GND\" of instance \"inst40\" overlaps another block or symbol" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1192 1584 1616 1224 "inst40" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:MAR " "Info: Elaborating entity \"74273\" for hierarchy \"74273:MAR\"" {  } { { "microprogram.bdf" "MAR" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 304 1936 2128 424 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:MAR " "Info: Elaborated megafunction instantiation \"74273:MAR\"" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 304 1936 2128 424 "MAR" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.bdf 1 1 " "Warning: Using design file ALU.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst6 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst6\"" {  } { { "microprogram.bdf" "inst6" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 304 496 976 400 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "3C1 inst14 " "Warning: Block or symbol \"3C1\" of instance \"inst14\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU.bdf" { { -784 840 936 -304 "inst14" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "3C1.bdf 1 1 " "Warning: Using design file 3C1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 3C1 " "Info: Found entity 1: 3C1" {  } { { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3C1 ALU:inst6\|3C1:inst14 " "Info: Elaborating entity \"3C1\" for hierarchy \"ALU:inst6\|3C1:inst14\"" {  } { { "ALU.bdf" "inst14" { Schematic "D:/Monday/Project/microprogram/ALU.bdf" { { -784 840 936 -304 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "8b_add.bdf 1 1 " "Warning: Using design file 8b_add.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8b_add " "Info: Found entity 1: 8b_add" {  } { { "8b_add.bdf" "" { Schematic "D:/Monday/Project/microprogram/8b_add.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8b_add ALU:inst6\|8b_add:inst11 " "Info: Elaborating entity \"8b_add\" for hierarchy \"ALU:inst6\|8b_add:inst11\"" {  } { { "ALU.bdf" "inst11" { Schematic "D:/Monday/Project/microprogram/ALU.bdf" { { -984 640 736 -568 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:inst6\|8b_add:inst11\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU:inst6\|8b_add:inst11\|74181:inst\"" {  } { { "8b_add.bdf" "inst" { Schematic "D:/Monday/Project/microprogram/8b_add.bdf" { { 0 672 792 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst6\|8b_add:inst11\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU:inst6\|8b_add:inst11\|74181:inst\"" {  } { { "8b_add.bdf" "" { Schematic "D:/Monday/Project/microprogram/8b_add.bdf" { { 0 672 792 256 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "MUL.bdf 1 1 " "Warning: Using design file MUL.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Info: Found entity 1: MUL" {  } { { "MUL.bdf" "" { Schematic "D:/Monday/Project/microprogram/MUL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL ALU:inst6\|MUL:inst12 " "Info: Elaborating entity \"MUL\" for hierarchy \"ALU:inst6\|MUL:inst12\"" {  } { { "ALU.bdf" "inst12" { Schematic "D:/Monday/Project/microprogram/ALU.bdf" { { -568 640 736 -376 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74285 ALU:inst6\|MUL:inst12\|74285:inst1 " "Info: Elaborating entity \"74285\" for hierarchy \"ALU:inst6\|MUL:inst12\|74285:inst1\"" {  } { { "MUL.bdf" "inst1" { Schematic "D:/Monday/Project/microprogram/MUL.bdf" { { -216 808 912 -24 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst6\|MUL:inst12\|74285:inst1 " "Info: Elaborated megafunction instantiation \"ALU:inst6\|MUL:inst12\|74285:inst1\"" {  } { { "MUL.bdf" "" { Schematic "D:/Monday/Project/microprogram/MUL.bdf" { { -216 808 912 -24 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74284 ALU:inst6\|MUL:inst12\|74284:inst " "Info: Elaborating entity \"74284\" for hierarchy \"ALU:inst6\|MUL:inst12\|74284:inst\"" {  } { { "MUL.bdf" "inst" { Schematic "D:/Monday/Project/microprogram/MUL.bdf" { { 16 808 912 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst6\|MUL:inst12\|74284:inst " "Info: Elaborated megafunction instantiation \"ALU:inst6\|MUL:inst12\|74284:inst\"" {  } { { "MUL.bdf" "" { Schematic "D:/Monday/Project/microprogram/MUL.bdf" { { 16 808 912 208 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mov.bdf 1 1 " "Warning: Using design file mov.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mov " "Info: Found entity 1: mov" {  } { { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/mov.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mov ALU:inst6\|mov:inst13 " "Info: Elaborating entity \"mov\" for hierarchy \"ALU:inst6\|mov:inst13\"" {  } { { "ALU.bdf" "inst13" { Schematic "D:/Monday/Project/microprogram/ALU.bdf" { { -376 640 736 -88 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK 74164 inst1 " "Warning: Port \"CLK\" of type 74164 and instance \"inst1\" is missing source signal" {  } { { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/mov.bdf" { { 520 600 720 696 "inst1" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74198 ALU:inst6\|mov:inst13\|74198:inst " "Info: Elaborating entity \"74198\" for hierarchy \"ALU:inst6\|mov:inst13\|74198:inst\"" {  } { { "mov.bdf" "inst" { Schematic "D:/Monday/Project/microprogram/mov.bdf" { { 232 600 720 488 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst6\|mov:inst13\|74198:inst " "Info: Elaborated megafunction instantiation \"ALU:inst6\|mov:inst13\|74198:inst\"" {  } { { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/mov.bdf" { { 232 600 720 488 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74164 ALU:inst6\|mov:inst13\|74164:inst1 " "Info: Elaborating entity \"74164\" for hierarchy \"ALU:inst6\|mov:inst13\|74164:inst1\"" {  } { { "mov.bdf" "inst1" { Schematic "D:/Monday/Project/microprogram/mov.bdf" { { 520 600 720 696 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst6\|mov:inst13\|74164:inst1 " "Info: Elaborated megafunction instantiation \"ALU:inst6\|mov:inst13\|74164:inst1\"" {  } { { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/mov.bdf" { { 520 600 720 696 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "2-4.bdf 1 1 " "Warning: Using design file 2-4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2-4 " "Info: Found entity 1: 2-4" {  } { { "2-4.bdf" "" { Schematic "D:/Monday/Project/microprogram/2-4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-4 2-4:inst10 " "Info: Elaborating entity \"2-4\" for hierarchy \"2-4:inst10\"" {  } { { "microprogram.bdf" "inst10" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 896 440 568 992 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Warning: Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "2-4.bdf" "" { Schematic "D:/Monday/Project/microprogram/2-4.bdf" { { 536 432 480 568 "inst7" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "2C1.bdf 1 1 " "Warning: Using design file 2C1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2C1 " "Info: Found entity 1: 2C1" {  } { { "2C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/2C1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2C1 2C1:inst5 " "Info: Elaborating entity \"2C1\" for hierarchy \"2C1:inst5\"" {  } { { "microprogram.bdf" "inst5" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 496 320 672 592 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "not-8.bdf 1 1 " "Warning: Using design file not-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 not-8 " "Info: Found entity 1: not-8" {  } { { "not-8.bdf" "" { Schematic "D:/Monday/Project/microprogram/not-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not-8 not-8:inst23 " "Info: Elaborating entity \"not-8\" for hierarchy \"not-8:inst23\"" {  } { { "microprogram.bdf" "inst23" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 864 1480 1672 960 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:3-8_0 " "Info: Elaborating entity \"74138\" for hierarchy \"74138:3-8_0\"" {  } { { "microprogram.bdf" "3-8_0" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1048 1488 1648 1168 "3-8_0" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:3-8_0 " "Info: Elaborated megafunction instantiation \"74138:3-8_0\"" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1048 1488 1648 1168 "3-8_0" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "upc.bdf 1 1 " "Warning: Using design file upc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 upc " "Info: Found entity 1: upc" {  } { { "upc.bdf" "" { Schematic "D:/Monday/Project/microprogram/upc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upc upc:inst19 " "Info: Elaborating entity \"upc\" for hierarchy \"upc:inst19\"" {  } { { "microprogram.bdf" "inst19" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 632 2080 2176 888 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 upc:inst19\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"upc:inst19\|74161:inst\"" {  } { { "upc.bdf" "inst" { Schematic "D:/Monday/Project/microprogram/upc.bdf" { { 56 264 384 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "upc:inst19\|74161:inst " "Info: Elaborated megafunction instantiation \"upc:inst19\|74161:inst\"" {  } { { "upc.bdf" "" { Schematic "D:/Monday/Project/microprogram/upc.bdf" { { 56 264 384 240 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 upc:inst19\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"upc:inst19\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "upc:inst19\|74161:inst\|f74161:sub upc:inst19\|74161:inst " "Info: Elaborated megafunction instantiation \"upc:inst19\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"upc:inst19\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "upc.bdf" "" { Schematic "D:/Monday/Project/microprogram/upc.bdf" { { 56 264 384 240 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 upc:inst19\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"upc:inst19\|74161:inst1\"" {  } { { "upc.bdf" "inst1" { Schematic "D:/Monday/Project/microprogram/upc.bdf" { { 272 264 384 456 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "upc:inst19\|74161:inst1 " "Info: Elaborated megafunction instantiation \"upc:inst19\|74161:inst1\"" {  } { { "upc.bdf" "" { Schematic "D:/Monday/Project/microprogram/upc.bdf" { { 272 264 384 456 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "adr/adr.bdf 1 1 " "Warning: Using design file adr/adr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adr " "Info: Found entity 1: adr" {  } { { "adr.bdf" "" { Schematic "D:/Monday/Project/microprogram/adr/adr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adr adr:inst2 " "Info: Elaborating entity \"adr\" for hierarchy \"adr:inst2\"" {  } { { "microprogram.bdf" "inst2" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 656 1928 2024 1008 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "tri-8.bdf 1 1 " "Warning: Using design file tri-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tri-8 " "Info: Found entity 1: tri-8" {  } { { "tri-8.bdf" "" { Schematic "D:/Monday/Project/microprogram/tri-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri-8 tri-8:inst21 " "Info: Elaborating entity \"tri-8\" for hierarchy \"tri-8:inst21\"" {  } { { "microprogram.bdf" "inst21" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 120 2160 2256 312 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lxmc.bdf 1 1 " "Warning: Using design file lxmc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lxmc " "Info: Found entity 1: lxmc" {  } { { "lxmc.bdf" "" { Schematic "D:/Monday/Project/microprogram/lxmc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lxmc lxmc:inst4 " "Info: Elaborating entity \"lxmc\" for hierarchy \"lxmc:inst4\"" {  } { { "microprogram.bdf" "inst4" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1440 1344 1440 1568 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst2 " "Warning: Block or symbol \"VCC\" of instance \"inst2\" overlaps another block or symbol" {  } { { "lxmc.bdf" "" { Schematic "D:/Monday/Project/microprogram/lxmc.bdf" { { 344 168 184 376 "inst2" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "48 " "Info: Ignored 48 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "9 " "Info: Ignored 9 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "39 " "Info: Ignored 39 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LXMC " "Warning (15610): No output dependent on input pin \"LXMC\"" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1464 1136 1304 1480 "LXMC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "K1 " "Warning (15610): No output dependent on input pin \"K1\"" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1496 1136 1304 1512 "K1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UIR3 " "Warning (15610): No output dependent on input pin \"UIR3\"" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1512 1136 1304 1528 "UIR3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "283 " "Info: Implemented 283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Info: Implemented 27 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "212 " "Info: Implemented 212 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 16:43:49 2018 " "Info: Processing ended: Sat May 26 16:43:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 16:43:50 2018 " "Info: Processing started: Sat May 26 16:43:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off microprogram -c microprogram " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off microprogram -c microprogram" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "microprogram EP2C8Q208C7 " "Info: Selected device EP2C8Q208C7 for design \"microprogram\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C7 " "Info: Device EP2C5Q208C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "P (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node P (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst29 " "Info: Destination node inst29" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1624 1672 816 "inst29" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst29 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst26 " "Info: Destination node inst26" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1480 1528 816 "inst26" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst26 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst27 " "Info: Destination node inst27" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1528 1576 816 "inst27" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst27 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst25 " "Info: Destination node inst25" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1432 1480 816 "inst25" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst25 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst28 " "Info: Destination node inst28" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1576 1624 816 "inst28" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst28 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "urd " "Info: Destination node urd" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { urd } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "urd" } } } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1480 1760 1936 1496 "urd" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { urd } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uir " "Info: Destination node uir" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { uir } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uir" } } } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1504 1760 1936 1520 "uir" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uir } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { P } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "P" } } } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1464 1464 1632 1480 "P" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst25  " "Info: Automatically promoted node inst25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1432 1480 816 "inst25" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst25 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst26  " "Info: Automatically promoted node inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1480 1528 816 "inst26" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst26 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst27  " "Info: Automatically promoted node inst27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1528 1576 816 "inst27" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst27 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst28  " "Info: Automatically promoted node inst28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1576 1624 816 "inst28" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst28 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst29  " "Info: Automatically promoted node inst29 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1624 1672 816 "inst29" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst29 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.806 ns register register " "Info: Estimated most critical path is register to register delay of 7.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:R1\|16 1 REG LAB_X21_Y16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y16; Fanout = 1; REG Node = '74273:R1\|16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:R1|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.521 ns) 0.562 ns 2C1:B\|inst23 2 COMB LAB_X21_Y16 9 " "Info: 2: + IC(0.041 ns) + CELL(0.521 ns) = 0.562 ns; Loc. = LAB_X21_Y16; Fanout = 9; COMB Node = '2C1:B\|inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { 74273:R1|16 2C1:B|inst23 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/2C1.bdf" { { 360 792 856 408 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.178 ns) 1.774 ns ALU:inst6\|8b_add:inst11\|74181:inst1\|51~65 3 COMB LAB_X23_Y16 2 " "Info: 3: + IC(1.034 ns) + CELL(0.178 ns) = 1.774 ns; Loc. = LAB_X23_Y16; Fanout = 2; COMB Node = 'ALU:inst6\|8b_add:inst11\|74181:inst1\|51~65'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { 2C1:B|inst23 ALU:inst6|8b_add:inst11|74181:inst1|51~65 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 336 504 568 376 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.178 ns) 2.986 ns ALU:inst6\|8b_add:inst11\|74181:inst1\|78~46 4 COMB LAB_X21_Y16 1 " "Info: 4: + IC(1.034 ns) + CELL(0.178 ns) = 2.986 ns; Loc. = LAB_X21_Y16; Fanout = 1; COMB Node = 'ALU:inst6\|8b_add:inst11\|74181:inst1\|78~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { ALU:inst6|8b_add:inst11|74181:inst1|51~65 ALU:inst6|8b_add:inst11|74181:inst1|78~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.545 ns) 4.251 ns ALU:inst6\|8b_add:inst11\|74181:inst1\|78~47 5 COMB LAB_X22_Y14 3 " "Info: 5: + IC(0.720 ns) + CELL(0.545 ns) = 4.251 ns; Loc. = LAB_X22_Y14; Fanout = 3; COMB Node = 'ALU:inst6\|8b_add:inst11\|74181:inst1\|78~47'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { ALU:inst6|8b_add:inst11|74181:inst1|78~46 ALU:inst6|8b_add:inst11|74181:inst1|78~47 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 4.927 ns ALU:inst6\|8b_add:inst11\|74181:inst\|79 6 COMB LAB_X22_Y14 1 " "Info: 6: + IC(0.131 ns) + CELL(0.545 ns) = 4.927 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'ALU:inst6\|8b_add:inst11\|74181:inst\|79'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { ALU:inst6|8b_add:inst11|74181:inst1|78~47 ALU:inst6|8b_add:inst11|74181:inst|79 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 960 1128 1192 1000 "79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 5.602 ns ALU:inst6\|3C1:inst14\|inst5~138 7 COMB LAB_X22_Y14 1 " "Info: 7: + IC(0.154 ns) + CELL(0.521 ns) = 5.602 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'ALU:inst6\|3C1:inst14\|inst5~138'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { ALU:inst6|8b_add:inst11|74181:inst|79 ALU:inst6|3C1:inst14|inst5~138 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 336 680 744 384 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.521 ns) 6.866 ns ALU:inst6\|3C1:inst14\|inst5~139 8 COMB LAB_X22_Y16 7 " "Info: 8: + IC(0.743 ns) + CELL(0.521 ns) = 6.866 ns; Loc. = LAB_X22_Y16; Fanout = 7; COMB Node = 'ALU:inst6\|3C1:inst14\|inst5~139'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { ALU:inst6|3C1:inst14|inst5~138 ALU:inst6|3C1:inst14|inst5~139 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 336 680 744 384 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.096 ns) 7.806 ns 74273:PC\|14 9 REG LAB_X21_Y16 1 " "Info: 9: + IC(0.844 ns) + CELL(0.096 ns) = 7.806 ns; Loc. = LAB_X21_Y16; Fanout = 1; REG Node = '74273:PC\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { ALU:inst6|3C1:inst14|inst5~139 74273:PC|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.105 ns ( 39.78 % ) " "Info: Total cell delay = 3.105 ns ( 39.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.701 ns ( 60.22 % ) " "Info: Total interconnect delay = 4.701 ns ( 60.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.806 ns" { 74273:R1|16 2C1:B|inst23 ALU:inst6|8b_add:inst11|74181:inst1|51~65 ALU:inst6|8b_add:inst11|74181:inst1|78~46 ALU:inst6|8b_add:inst11|74181:inst1|78~47 ALU:inst6|8b_add:inst11|74181:inst|79 ALU:inst6|3C1:inst14|inst5~138 ALU:inst6|3C1:inst14|inst5~139 74273:PC|14 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "44 " "Warning: Found 44 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM0 0 " "Info: Pin \"RAM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM1 0 " "Info: Pin \"RAM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM2 0 " "Info: Pin \"RAM2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM3 0 " "Info: Pin \"RAM3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM4 0 " "Info: Pin \"RAM4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM5 0 " "Info: Pin \"RAM5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM6 0 " "Info: Pin \"RAM6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM7 0 " "Info: Pin \"RAM7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-R0 0 " "Info: Pin \"RAM-R0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-R1 0 " "Info: Pin \"RAM-R1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-R2 0 " "Info: Pin \"RAM-R2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-R3 0 " "Info: Pin \"RAM-R3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-R4 0 " "Info: Pin \"RAM-R4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-R5 0 " "Info: Pin \"RAM-R5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-R6 0 " "Info: Pin \"RAM-R6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-R7 0 " "Info: Pin \"RAM-R7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM-R4 0 " "Info: Pin \"ROM-R4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM-R5 0 " "Info: Pin \"ROM-R5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM-R6 0 " "Info: Pin \"ROM-R6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM-R7 0 " "Info: Pin \"ROM-R7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM-R0 0 " "Info: Pin \"ROM-R0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM-R1 0 " "Info: Pin \"ROM-R1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM-R3 0 " "Info: Pin \"ROM-R3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM-R2 0 " "Info: Pin \"ROM-R2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD 0 " "Info: Pin \"RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WR 0 " "Info: Pin \"WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "urd 0 " "Info: Pin \"urd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uir 0 " "Info: Pin \"uir\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR0 0 " "Info: Pin \"IR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR1 0 " "Info: Pin \"IR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR2 0 " "Info: Pin \"IR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR3 0 " "Info: Pin \"IR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR4 0 " "Info: Pin \"IR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR5 0 " "Info: Pin \"IR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR6 0 " "Info: Pin \"IR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR7 0 " "Info: Pin \"IR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR8 0 " "Info: Pin \"LR8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR9 0 " "Info: Pin \"LR9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR10 0 " "Info: Pin \"LR10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR11 0 " "Info: Pin \"LR11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR12 0 " "Info: Pin \"LR12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR13 0 " "Info: Pin \"LR13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR14 0 " "Info: Pin \"LR14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR15 0 " "Info: Pin \"LR15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "UIR6 " "Info: Following pins have the same output enable: UIR6" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM0 3.3-V LVTTL " "Info: Type bi-directional pin RAM0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM0" } } } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 272 2488 2664 288 "RAM0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM1 3.3-V LVTTL " "Info: Type bi-directional pin RAM1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM1" } } } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 256 2488 2664 272 "RAM1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM2 3.3-V LVTTL " "Info: Type bi-directional pin RAM2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM2" } } } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 240 2488 2664 256 "RAM2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM3 3.3-V LVTTL " "Info: Type bi-directional pin RAM3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3" } } } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 224 2488 2664 240 "RAM3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM4 3.3-V LVTTL " "Info: Type bi-directional pin RAM4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM4" } } } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 208 2488 2664 224 "RAM4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM5 3.3-V LVTTL " "Info: Type bi-directional pin RAM5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM5" } } } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 192 2488 2664 208 "RAM5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM6 3.3-V LVTTL " "Info: Type bi-directional pin RAM6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM6" } } } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 176 2488 2664 192 "RAM6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM7 3.3-V LVTTL " "Info: Type bi-directional pin RAM7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM7" } } } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 160 2488 2664 176 "RAM7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 16:43:52 2018 " "Info: Processing ended: Sat May 26 16:43:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 16:43:53 2018 " "Info: Processing started: Sat May 26 16:43:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off microprogram -c microprogram " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off microprogram -c microprogram" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 16:43:53 2018 " "Info: Processing ended: Sat May 26 16:43:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 16:43:54 2018 " "Info: Processing started: Sat May 26 16:43:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off microprogram -c microprogram --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off microprogram -c microprogram --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "P " "Info: Assuming node \"P\" is an undefined clock" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1464 1464 1632 1480 "P" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "P" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "UIR11 " "Info: Assuming node \"UIR11\" is an undefined clock" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1280 1760 1776 1448 "UIR11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "UIR11" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "UIR10 " "Info: Assuming node \"UIR10\" is an undefined clock" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1280 1776 1792 1448 "UIR10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "UIR10" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "UIR9 " "Info: Assuming node \"UIR9\" is an undefined clock" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1280 1792 1808 1448 "UIR9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "UIR9" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "UIR21 " "Info: Assuming node \"UIR21\" is an undefined clock" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 824 1104 1120 992 "UIR21" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "UIR21" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst29 " "Info: Detected gated clock \"inst29\" as buffer" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1624 1672 816 "inst29" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst27 " "Info: Detected gated clock \"inst27\" as buffer" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1528 1576 816 "inst27" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst26 " "Info: Detected gated clock \"inst26\" as buffer" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1480 1528 816 "inst26" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1432 1480 816 "inst25" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst28 " "Info: Detected gated clock \"inst28\" as buffer" {  } { { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1576 1624 816 "inst28" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "P register 74273:IR\|15 register upc:inst19\|74161:inst\|f74161:sub\|9 113.35 MHz 8.822 ns Internal " "Info: Clock \"P\" has Internal fmax of 113.35 MHz between source register \"74273:IR\|15\" and destination register \"upc:inst19\|74161:inst\|f74161:sub\|9\" (period= 8.822 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.982 ns + Longest register register " "Info: + Longest register to register delay is 0.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:IR\|15 1 REG LCFF_X21_Y15_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y15_N5; Fanout = 1; REG Node = '74273:IR\|15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:IR|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.521 ns) 0.886 ns upc:inst19\|74161:inst\|f74161:sub\|9~2 2 COMB LCCOMB_X21_Y15_N8 1 " "Info: 2: + IC(0.365 ns) + CELL(0.521 ns) = 0.886 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 1; COMB Node = 'upc:inst19\|74161:inst\|f74161:sub\|9~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { 74273:IR|15 upc:inst19|74161:inst|f74161:sub|9~2 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.982 ns upc:inst19\|74161:inst\|f74161:sub\|9 3 REG LCFF_X21_Y15_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.982 ns; Loc. = LCFF_X21_Y15_N9; Fanout = 3; REG Node = 'upc:inst19\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { upc:inst19|74161:inst|f74161:sub|9~2 upc:inst19|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.617 ns ( 62.83 % ) " "Info: Total cell delay = 0.617 ns ( 62.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.365 ns ( 37.17 % ) " "Info: Total interconnect delay = 0.365 ns ( 37.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { 74273:IR|15 upc:inst19|74161:inst|f74161:sub|9~2 upc:inst19|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.982 ns" { 74273:IR|15 {} upc:inst19|74161:inst|f74161:sub|9~2 {} upc:inst19|74161:inst|f74161:sub|9 {} } { 0.000ns 0.365ns 0.000ns } { 0.000ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.190 ns - Smallest " "Info: - Smallest clock skew is -3.190 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P destination 2.645 ns + Shortest register " "Info: + Shortest clock path from clock \"P\" to destination register is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns P 1 CLK PIN_132 8 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 8; CLK Node = 'P'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1464 1464 1632 1480 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns P~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'P~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { P P~clkctrl } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1464 1464 1632 1480 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.602 ns) 2.645 ns upc:inst19\|74161:inst\|f74161:sub\|9 3 REG LCFF_X21_Y15_N9 3 " "Info: 3: + IC(0.839 ns) + CELL(0.602 ns) = 2.645 ns; Loc. = LCFF_X21_Y15_N9; Fanout = 3; REG Node = 'upc:inst19\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { P~clkctrl upc:inst19|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 63.44 % ) " "Info: Total cell delay = 1.678 ns ( 63.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 36.56 % ) " "Info: Total interconnect delay = 0.967 ns ( 36.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { P P~clkctrl upc:inst19|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { P {} P~combout {} P~clkctrl {} upc:inst19|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.128ns 0.839ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P source 5.835 ns - Longest register " "Info: - Longest clock path from clock \"P\" to source register is 5.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns P 1 CLK PIN_132 8 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 8; CLK Node = 'P'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1464 1464 1632 1480 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.177 ns) 1.993 ns inst28 2 COMB LCCOMB_X31_Y10_N30 1 " "Info: 2: + IC(0.740 ns) + CELL(0.177 ns) = 1.993 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 1; COMB Node = 'inst28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { P inst28 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1576 1624 816 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.401 ns) + CELL(0.000 ns) 4.394 ns inst28~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.401 ns) + CELL(0.000 ns) = 4.394 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst28~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.401 ns" { inst28 inst28~clkctrl } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1576 1624 816 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.602 ns) 5.835 ns 74273:IR\|15 4 REG LCFF_X21_Y15_N5 1 " "Info: 4: + IC(0.839 ns) + CELL(0.602 ns) = 5.835 ns; Loc. = LCFF_X21_Y15_N5; Fanout = 1; REG Node = '74273:IR\|15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { inst28~clkctrl 74273:IR|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 31.79 % ) " "Info: Total cell delay = 1.855 ns ( 31.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.980 ns ( 68.21 % ) " "Info: Total interconnect delay = 3.980 ns ( 68.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.835 ns" { P inst28 inst28~clkctrl 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.835 ns" { P {} P~combout {} inst28 {} inst28~clkctrl {} 74273:IR|15 {} } { 0.000ns 0.000ns 0.740ns 2.401ns 0.839ns } { 0.000ns 1.076ns 0.177ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { P P~clkctrl upc:inst19|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { P {} P~combout {} P~clkctrl {} upc:inst19|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.128ns 0.839ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.835 ns" { P inst28 inst28~clkctrl 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.835 ns" { P {} P~combout {} inst28 {} inst28~clkctrl {} 74273:IR|15 {} } { 0.000ns 0.000ns 0.740ns 2.401ns 0.839ns } { 0.000ns 1.076ns 0.177ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { 74273:IR|15 upc:inst19|74161:inst|f74161:sub|9~2 upc:inst19|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.982 ns" { 74273:IR|15 {} upc:inst19|74161:inst|f74161:sub|9~2 {} upc:inst19|74161:inst|f74161:sub|9 {} } { 0.000ns 0.365ns 0.000ns } { 0.000ns 0.521ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { P P~clkctrl upc:inst19|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { P {} P~combout {} P~clkctrl {} upc:inst19|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.128ns 0.839ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.835 ns" { P inst28 inst28~clkctrl 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.835 ns" { P {} P~combout {} inst28 {} inst28~clkctrl {} 74273:IR|15 {} } { 0.000ns 0.000ns 0.740ns 2.401ns 0.839ns } { 0.000ns 1.076ns 0.177ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "UIR11 register 74273:R1\|19 register 74273:PC\|14 126.36 MHz 7.914 ns Internal " "Info: Clock \"UIR11\" has Internal fmax of 126.36 MHz between source register \"74273:R1\|19\" and destination register \"74273:PC\|14\" (period= 7.914 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.492 ns + Longest register register " "Info: + Longest register to register delay is 6.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:R1\|19 1 REG LCFF_X22_Y16_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y16_N11; Fanout = 1; REG Node = '74273:R1\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:R1|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns 2C1:B\|inst20 2 COMB LCCOMB_X22_Y16_N10 17 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X22_Y16_N10; Fanout = 17; COMB Node = '2C1:B\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { 74273:R1|19 2C1:B|inst20 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/2C1.bdf" { { 216 792 856 264 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.319 ns) 1.259 ns ALU:inst6\|MUL:inst12\|74284:inst\|90~55 3 COMB LCCOMB_X21_Y16_N24 2 " "Info: 3: + IC(0.582 ns) + CELL(0.319 ns) = 1.259 ns; Loc. = LCCOMB_X21_Y16_N24; Fanout = 2; COMB Node = 'ALU:inst6\|MUL:inst12\|74284:inst\|90~55'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { 2C1:B|inst20 ALU:inst6|MUL:inst12|74284:inst|90~55 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1000 872 936 1040 "90" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.545 ns) 2.124 ns ALU:inst6\|MUL:inst12\|74284:inst\|90~56 4 COMB LCCOMB_X21_Y16_N16 2 " "Info: 4: + IC(0.320 ns) + CELL(0.545 ns) = 2.124 ns; Loc. = LCCOMB_X21_Y16_N16; Fanout = 2; COMB Node = 'ALU:inst6\|MUL:inst12\|74284:inst\|90~56'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { ALU:inst6|MUL:inst12|74284:inst|90~55 ALU:inst6|MUL:inst12|74284:inst|90~56 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1000 872 936 1040 "90" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.521 ns) 3.182 ns ALU:inst6\|MUL:inst12\|74284:inst\|99~71 5 COMB LCCOMB_X22_Y16_N14 1 " "Info: 5: + IC(0.537 ns) + CELL(0.521 ns) = 3.182 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 1; COMB Node = 'ALU:inst6\|MUL:inst12\|74284:inst\|99~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { ALU:inst6|MUL:inst12|74284:inst|90~56 ALU:inst6|MUL:inst12|74284:inst|99~71 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 648 952 1016 688 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.322 ns) 3.807 ns ALU:inst6\|MUL:inst12\|74284:inst\|98 6 COMB LCCOMB_X22_Y16_N16 1 " "Info: 6: + IC(0.303 ns) + CELL(0.322 ns) = 3.807 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 1; COMB Node = 'ALU:inst6\|MUL:inst12\|74284:inst\|98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { ALU:inst6|MUL:inst12|74284:inst|99~71 ALU:inst6|MUL:inst12|74284:inst|98 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 704 1032 1096 744 "98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 4.434 ns ALU:inst6\|MUL:inst12\|74284:inst\|107~153 7 COMB LCCOMB_X22_Y16_N2 1 " "Info: 7: + IC(0.305 ns) + CELL(0.322 ns) = 4.434 ns; Loc. = LCCOMB_X22_Y16_N2; Fanout = 1; COMB Node = 'ALU:inst6\|MUL:inst12\|74284:inst\|107~153'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { ALU:inst6|MUL:inst12|74284:inst|98 ALU:inst6|MUL:inst12|74284:inst|107~153 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1304 1328 1392 1344 "107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.178 ns) 4.919 ns ALU:inst6\|3C1:inst14\|inst5~137 8 COMB LCCOMB_X22_Y16_N20 1 " "Info: 8: + IC(0.307 ns) + CELL(0.178 ns) = 4.919 ns; Loc. = LCCOMB_X22_Y16_N20; Fanout = 1; COMB Node = 'ALU:inst6\|3C1:inst14\|inst5~137'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { ALU:inst6|MUL:inst12|74284:inst|107~153 ALU:inst6|3C1:inst14|inst5~137 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 336 680 744 384 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.278 ns) 5.502 ns ALU:inst6\|3C1:inst14\|inst5~139 9 COMB LCCOMB_X22_Y16_N0 7 " "Info: 9: + IC(0.305 ns) + CELL(0.278 ns) = 5.502 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 7; COMB Node = 'ALU:inst6\|3C1:inst14\|inst5~139'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ALU:inst6|3C1:inst14|inst5~137 ALU:inst6|3C1:inst14|inst5~139 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 336 680 744 384 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.413 ns) 6.492 ns 74273:PC\|14 10 REG LCFF_X21_Y16_N29 1 " "Info: 10: + IC(0.577 ns) + CELL(0.413 ns) = 6.492 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 1; REG Node = '74273:PC\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { ALU:inst6|3C1:inst14|inst5~139 74273:PC|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 50.15 % ) " "Info: Total cell delay = 3.256 ns ( 50.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.236 ns ( 49.85 % ) " "Info: Total interconnect delay = 3.236 ns ( 49.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { 74273:R1|19 2C1:B|inst20 ALU:inst6|MUL:inst12|74284:inst|90~55 ALU:inst6|MUL:inst12|74284:inst|90~56 ALU:inst6|MUL:inst12|74284:inst|99~71 ALU:inst6|MUL:inst12|74284:inst|98 ALU:inst6|MUL:inst12|74284:inst|107~153 ALU:inst6|3C1:inst14|inst5~137 ALU:inst6|3C1:inst14|inst5~139 74273:PC|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { 74273:R1|19 {} 2C1:B|inst20 {} ALU:inst6|MUL:inst12|74284:inst|90~55 {} ALU:inst6|MUL:inst12|74284:inst|90~56 {} ALU:inst6|MUL:inst12|74284:inst|99~71 {} ALU:inst6|MUL:inst12|74284:inst|98 {} ALU:inst6|MUL:inst12|74284:inst|107~153 {} ALU:inst6|3C1:inst14|inst5~137 {} ALU:inst6|3C1:inst14|inst5~139 {} 74273:PC|14 {} } { 0.000ns 0.000ns 0.582ns 0.320ns 0.537ns 0.303ns 0.305ns 0.307ns 0.305ns 0.577ns } { 0.000ns 0.358ns 0.319ns 0.545ns 0.521ns 0.322ns 0.322ns 0.178ns 0.278ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.183 ns - Smallest " "Info: - Smallest clock skew is -1.183 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR11 destination 5.910 ns + Shortest register " "Info: + Shortest clock path from clock \"UIR11\" to destination register is 5.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns UIR11 1 CLK PIN_104 6 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_104; Fanout = 6; CLK Node = 'UIR11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR11 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1280 1760 1776 1448 "UIR11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.995 ns) + CELL(0.322 ns) 3.240 ns inst27 2 COMB LCCOMB_X31_Y10_N10 1 " "Info: 2: + IC(1.995 ns) + CELL(0.322 ns) = 3.240 ns; Loc. = LCCOMB_X31_Y10_N10; Fanout = 1; COMB Node = 'inst27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { UIR11 inst27 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1528 1576 816 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.000 ns) 4.467 ns inst27~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.227 ns) + CELL(0.000 ns) = 4.467 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst27~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { inst27 inst27~clkctrl } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1528 1576 816 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.602 ns) 5.910 ns 74273:PC\|14 4 REG LCFF_X21_Y16_N29 1 " "Info: 4: + IC(0.841 ns) + CELL(0.602 ns) = 5.910 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 1; REG Node = '74273:PC\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { inst27~clkctrl 74273:PC|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 31.25 % ) " "Info: Total cell delay = 1.847 ns ( 31.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.063 ns ( 68.75 % ) " "Info: Total interconnect delay = 4.063 ns ( 68.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { UIR11 inst27 inst27~clkctrl 74273:PC|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { UIR11 {} UIR11~combout {} inst27 {} inst27~clkctrl {} 74273:PC|14 {} } { 0.000ns 0.000ns 1.995ns 1.227ns 0.841ns } { 0.000ns 0.923ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR11 source 7.093 ns - Longest register " "Info: - Longest clock path from clock \"UIR11\" to source register is 7.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns UIR11 1 CLK PIN_104 6 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_104; Fanout = 6; CLK Node = 'UIR11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR11 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1280 1760 1776 1448 "UIR11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.999 ns) + CELL(0.322 ns) 3.244 ns inst26 2 COMB LCCOMB_X31_Y10_N24 1 " "Info: 2: + IC(1.999 ns) + CELL(0.322 ns) = 3.244 ns; Loc. = LCCOMB_X31_Y10_N24; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { UIR11 inst26 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1480 1528 816 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.405 ns) + CELL(0.000 ns) 5.649 ns inst26~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.405 ns) + CELL(0.000 ns) = 5.649 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1480 1528 816 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.602 ns) 7.093 ns 74273:R1\|19 4 REG LCFF_X22_Y16_N11 1 " "Info: 4: + IC(0.842 ns) + CELL(0.602 ns) = 7.093 ns; Loc. = LCFF_X22_Y16_N11; Fanout = 1; REG Node = '74273:R1\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { inst26~clkctrl 74273:R1|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 26.04 % ) " "Info: Total cell delay = 1.847 ns ( 26.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.246 ns ( 73.96 % ) " "Info: Total interconnect delay = 5.246 ns ( 73.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.093 ns" { UIR11 inst26 inst26~clkctrl 74273:R1|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.093 ns" { UIR11 {} UIR11~combout {} inst26 {} inst26~clkctrl {} 74273:R1|19 {} } { 0.000ns 0.000ns 1.999ns 2.405ns 0.842ns } { 0.000ns 0.923ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { UIR11 inst27 inst27~clkctrl 74273:PC|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { UIR11 {} UIR11~combout {} inst27 {} inst27~clkctrl {} 74273:PC|14 {} } { 0.000ns 0.000ns 1.995ns 1.227ns 0.841ns } { 0.000ns 0.923ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.093 ns" { UIR11 inst26 inst26~clkctrl 74273:R1|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.093 ns" { UIR11 {} UIR11~combout {} inst26 {} inst26~clkctrl {} 74273:R1|19 {} } { 0.000ns 0.000ns 1.999ns 2.405ns 0.842ns } { 0.000ns 0.923ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { 74273:R1|19 2C1:B|inst20 ALU:inst6|MUL:inst12|74284:inst|90~55 ALU:inst6|MUL:inst12|74284:inst|90~56 ALU:inst6|MUL:inst12|74284:inst|99~71 ALU:inst6|MUL:inst12|74284:inst|98 ALU:inst6|MUL:inst12|74284:inst|107~153 ALU:inst6|3C1:inst14|inst5~137 ALU:inst6|3C1:inst14|inst5~139 74273:PC|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { 74273:R1|19 {} 2C1:B|inst20 {} ALU:inst6|MUL:inst12|74284:inst|90~55 {} ALU:inst6|MUL:inst12|74284:inst|90~56 {} ALU:inst6|MUL:inst12|74284:inst|99~71 {} ALU:inst6|MUL:inst12|74284:inst|98 {} ALU:inst6|MUL:inst12|74284:inst|107~153 {} ALU:inst6|3C1:inst14|inst5~137 {} ALU:inst6|3C1:inst14|inst5~139 {} 74273:PC|14 {} } { 0.000ns 0.000ns 0.582ns 0.320ns 0.537ns 0.303ns 0.305ns 0.307ns 0.305ns 0.577ns } { 0.000ns 0.358ns 0.319ns 0.545ns 0.521ns 0.322ns 0.322ns 0.178ns 0.278ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { UIR11 inst27 inst27~clkctrl 74273:PC|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { UIR11 {} UIR11~combout {} inst27 {} inst27~clkctrl {} 74273:PC|14 {} } { 0.000ns 0.000ns 1.995ns 1.227ns 0.841ns } { 0.000ns 0.923ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.093 ns" { UIR11 inst26 inst26~clkctrl 74273:R1|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.093 ns" { UIR11 {} UIR11~combout {} inst26 {} inst26~clkctrl {} 74273:R1|19 {} } { 0.000ns 0.000ns 1.999ns 2.405ns 0.842ns } { 0.000ns 0.923ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "UIR10 register 74273:R1\|19 register 74273:PC\|14 126.52 MHz 7.904 ns Internal " "Info: Clock \"UIR10\" has Internal fmax of 126.52 MHz between source register \"74273:R1\|19\" and destination register \"74273:PC\|14\" (period= 7.904 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.492 ns + Longest register register " "Info: + Longest register to register delay is 6.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:R1\|19 1 REG LCFF_X22_Y16_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y16_N11; Fanout = 1; REG Node = '74273:R1\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:R1|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns 2C1:B\|inst20 2 COMB LCCOMB_X22_Y16_N10 17 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X22_Y16_N10; Fanout = 17; COMB Node = '2C1:B\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { 74273:R1|19 2C1:B|inst20 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/2C1.bdf" { { 216 792 856 264 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.319 ns) 1.259 ns ALU:inst6\|MUL:inst12\|74284:inst\|90~55 3 COMB LCCOMB_X21_Y16_N24 2 " "Info: 3: + IC(0.582 ns) + CELL(0.319 ns) = 1.259 ns; Loc. = LCCOMB_X21_Y16_N24; Fanout = 2; COMB Node = 'ALU:inst6\|MUL:inst12\|74284:inst\|90~55'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { 2C1:B|inst20 ALU:inst6|MUL:inst12|74284:inst|90~55 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1000 872 936 1040 "90" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.545 ns) 2.124 ns ALU:inst6\|MUL:inst12\|74284:inst\|90~56 4 COMB LCCOMB_X21_Y16_N16 2 " "Info: 4: + IC(0.320 ns) + CELL(0.545 ns) = 2.124 ns; Loc. = LCCOMB_X21_Y16_N16; Fanout = 2; COMB Node = 'ALU:inst6\|MUL:inst12\|74284:inst\|90~56'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { ALU:inst6|MUL:inst12|74284:inst|90~55 ALU:inst6|MUL:inst12|74284:inst|90~56 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1000 872 936 1040 "90" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.521 ns) 3.182 ns ALU:inst6\|MUL:inst12\|74284:inst\|99~71 5 COMB LCCOMB_X22_Y16_N14 1 " "Info: 5: + IC(0.537 ns) + CELL(0.521 ns) = 3.182 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 1; COMB Node = 'ALU:inst6\|MUL:inst12\|74284:inst\|99~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { ALU:inst6|MUL:inst12|74284:inst|90~56 ALU:inst6|MUL:inst12|74284:inst|99~71 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 648 952 1016 688 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.322 ns) 3.807 ns ALU:inst6\|MUL:inst12\|74284:inst\|98 6 COMB LCCOMB_X22_Y16_N16 1 " "Info: 6: + IC(0.303 ns) + CELL(0.322 ns) = 3.807 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 1; COMB Node = 'ALU:inst6\|MUL:inst12\|74284:inst\|98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { ALU:inst6|MUL:inst12|74284:inst|99~71 ALU:inst6|MUL:inst12|74284:inst|98 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 704 1032 1096 744 "98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 4.434 ns ALU:inst6\|MUL:inst12\|74284:inst\|107~153 7 COMB LCCOMB_X22_Y16_N2 1 " "Info: 7: + IC(0.305 ns) + CELL(0.322 ns) = 4.434 ns; Loc. = LCCOMB_X22_Y16_N2; Fanout = 1; COMB Node = 'ALU:inst6\|MUL:inst12\|74284:inst\|107~153'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { ALU:inst6|MUL:inst12|74284:inst|98 ALU:inst6|MUL:inst12|74284:inst|107~153 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1304 1328 1392 1344 "107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.178 ns) 4.919 ns ALU:inst6\|3C1:inst14\|inst5~137 8 COMB LCCOMB_X22_Y16_N20 1 " "Info: 8: + IC(0.307 ns) + CELL(0.178 ns) = 4.919 ns; Loc. = LCCOMB_X22_Y16_N20; Fanout = 1; COMB Node = 'ALU:inst6\|3C1:inst14\|inst5~137'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { ALU:inst6|MUL:inst12|74284:inst|107~153 ALU:inst6|3C1:inst14|inst5~137 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 336 680 744 384 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.278 ns) 5.502 ns ALU:inst6\|3C1:inst14\|inst5~139 9 COMB LCCOMB_X22_Y16_N0 7 " "Info: 9: + IC(0.305 ns) + CELL(0.278 ns) = 5.502 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 7; COMB Node = 'ALU:inst6\|3C1:inst14\|inst5~139'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ALU:inst6|3C1:inst14|inst5~137 ALU:inst6|3C1:inst14|inst5~139 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 336 680 744 384 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.413 ns) 6.492 ns 74273:PC\|14 10 REG LCFF_X21_Y16_N29 1 " "Info: 10: + IC(0.577 ns) + CELL(0.413 ns) = 6.492 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 1; REG Node = '74273:PC\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { ALU:inst6|3C1:inst14|inst5~139 74273:PC|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 50.15 % ) " "Info: Total cell delay = 3.256 ns ( 50.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.236 ns ( 49.85 % ) " "Info: Total interconnect delay = 3.236 ns ( 49.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { 74273:R1|19 2C1:B|inst20 ALU:inst6|MUL:inst12|74284:inst|90~55 ALU:inst6|MUL:inst12|74284:inst|90~56 ALU:inst6|MUL:inst12|74284:inst|99~71 ALU:inst6|MUL:inst12|74284:inst|98 ALU:inst6|MUL:inst12|74284:inst|107~153 ALU:inst6|3C1:inst14|inst5~137 ALU:inst6|3C1:inst14|inst5~139 74273:PC|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { 74273:R1|19 {} 2C1:B|inst20 {} ALU:inst6|MUL:inst12|74284:inst|90~55 {} ALU:inst6|MUL:inst12|74284:inst|90~56 {} ALU:inst6|MUL:inst12|74284:inst|99~71 {} ALU:inst6|MUL:inst12|74284:inst|98 {} ALU:inst6|MUL:inst12|74284:inst|107~153 {} ALU:inst6|3C1:inst14|inst5~137 {} ALU:inst6|3C1:inst14|inst5~139 {} 74273:PC|14 {} } { 0.000ns 0.000ns 0.582ns 0.320ns 0.537ns 0.303ns 0.305ns 0.307ns 0.305ns 0.577ns } { 0.000ns 0.358ns 0.319ns 0.545ns 0.521ns 0.322ns 0.322ns 0.178ns 0.278ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.173 ns - Smallest " "Info: - Smallest clock skew is -1.173 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR10 destination 5.815 ns + Shortest register " "Info: + Shortest clock path from clock \"UIR10\" to destination register is 5.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.943 ns) 0.943 ns UIR10 1 CLK PIN_103 6 " "Info: 1: + IC(0.000 ns) + CELL(0.943 ns) = 0.943 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'UIR10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR10 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1280 1776 1792 1448 "UIR10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.681 ns) + CELL(0.521 ns) 3.145 ns inst27 2 COMB LCCOMB_X31_Y10_N10 1 " "Info: 2: + IC(1.681 ns) + CELL(0.521 ns) = 3.145 ns; Loc. = LCCOMB_X31_Y10_N10; Fanout = 1; COMB Node = 'inst27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.202 ns" { UIR10 inst27 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1528 1576 816 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.000 ns) 4.372 ns inst27~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.227 ns) + CELL(0.000 ns) = 4.372 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst27~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { inst27 inst27~clkctrl } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1528 1576 816 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.602 ns) 5.815 ns 74273:PC\|14 4 REG LCFF_X21_Y16_N29 1 " "Info: 4: + IC(0.841 ns) + CELL(0.602 ns) = 5.815 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 1; REG Node = '74273:PC\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { inst27~clkctrl 74273:PC|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.066 ns ( 35.53 % ) " "Info: Total cell delay = 2.066 ns ( 35.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.749 ns ( 64.47 % ) " "Info: Total interconnect delay = 3.749 ns ( 64.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.815 ns" { UIR10 inst27 inst27~clkctrl 74273:PC|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.815 ns" { UIR10 {} UIR10~combout {} inst27 {} inst27~clkctrl {} 74273:PC|14 {} } { 0.000ns 0.000ns 1.681ns 1.227ns 0.841ns } { 0.000ns 0.943ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR10 source 6.988 ns - Longest register " "Info: - Longest clock path from clock \"UIR10\" to source register is 6.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.943 ns) 0.943 ns UIR10 1 CLK PIN_103 6 " "Info: 1: + IC(0.000 ns) + CELL(0.943 ns) = 0.943 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'UIR10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR10 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1280 1776 1792 1448 "UIR10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.680 ns) + CELL(0.516 ns) 3.139 ns inst26 2 COMB LCCOMB_X31_Y10_N24 1 " "Info: 2: + IC(1.680 ns) + CELL(0.516 ns) = 3.139 ns; Loc. = LCCOMB_X31_Y10_N24; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { UIR10 inst26 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1480 1528 816 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.405 ns) + CELL(0.000 ns) 5.544 ns inst26~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.405 ns) + CELL(0.000 ns) = 5.544 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1480 1528 816 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.602 ns) 6.988 ns 74273:R1\|19 4 REG LCFF_X22_Y16_N11 1 " "Info: 4: + IC(0.842 ns) + CELL(0.602 ns) = 6.988 ns; Loc. = LCFF_X22_Y16_N11; Fanout = 1; REG Node = '74273:R1\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { inst26~clkctrl 74273:R1|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.061 ns ( 29.49 % ) " "Info: Total cell delay = 2.061 ns ( 29.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.927 ns ( 70.51 % ) " "Info: Total interconnect delay = 4.927 ns ( 70.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.988 ns" { UIR10 inst26 inst26~clkctrl 74273:R1|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.988 ns" { UIR10 {} UIR10~combout {} inst26 {} inst26~clkctrl {} 74273:R1|19 {} } { 0.000ns 0.000ns 1.680ns 2.405ns 0.842ns } { 0.000ns 0.943ns 0.516ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.815 ns" { UIR10 inst27 inst27~clkctrl 74273:PC|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.815 ns" { UIR10 {} UIR10~combout {} inst27 {} inst27~clkctrl {} 74273:PC|14 {} } { 0.000ns 0.000ns 1.681ns 1.227ns 0.841ns } { 0.000ns 0.943ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.988 ns" { UIR10 inst26 inst26~clkctrl 74273:R1|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.988 ns" { UIR10 {} UIR10~combout {} inst26 {} inst26~clkctrl {} 74273:R1|19 {} } { 0.000ns 0.000ns 1.680ns 2.405ns 0.842ns } { 0.000ns 0.943ns 0.516ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { 74273:R1|19 2C1:B|inst20 ALU:inst6|MUL:inst12|74284:inst|90~55 ALU:inst6|MUL:inst12|74284:inst|90~56 ALU:inst6|MUL:inst12|74284:inst|99~71 ALU:inst6|MUL:inst12|74284:inst|98 ALU:inst6|MUL:inst12|74284:inst|107~153 ALU:inst6|3C1:inst14|inst5~137 ALU:inst6|3C1:inst14|inst5~139 74273:PC|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { 74273:R1|19 {} 2C1:B|inst20 {} ALU:inst6|MUL:inst12|74284:inst|90~55 {} ALU:inst6|MUL:inst12|74284:inst|90~56 {} ALU:inst6|MUL:inst12|74284:inst|99~71 {} ALU:inst6|MUL:inst12|74284:inst|98 {} ALU:inst6|MUL:inst12|74284:inst|107~153 {} ALU:inst6|3C1:inst14|inst5~137 {} ALU:inst6|3C1:inst14|inst5~139 {} 74273:PC|14 {} } { 0.000ns 0.000ns 0.582ns 0.320ns 0.537ns 0.303ns 0.305ns 0.307ns 0.305ns 0.577ns } { 0.000ns 0.358ns 0.319ns 0.545ns 0.521ns 0.322ns 0.322ns 0.178ns 0.278ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.815 ns" { UIR10 inst27 inst27~clkctrl 74273:PC|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.815 ns" { UIR10 {} UIR10~combout {} inst27 {} inst27~clkctrl {} 74273:PC|14 {} } { 0.000ns 0.000ns 1.681ns 1.227ns 0.841ns } { 0.000ns 0.943ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.988 ns" { UIR10 inst26 inst26~clkctrl 74273:R1|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.988 ns" { UIR10 {} UIR10~combout {} inst26 {} inst26~clkctrl {} 74273:R1|19 {} } { 0.000ns 0.000ns 1.680ns 2.405ns 0.842ns } { 0.000ns 0.943ns 0.516ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "UIR9 register 74273:R0\|19 register 74273:PC\|14 125.91 MHz 7.942 ns Internal " "Info: Clock \"UIR9\" has Internal fmax of 125.91 MHz between source register \"74273:R0\|19\" and destination register \"74273:PC\|14\" (period= 7.942 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.852 ns + Longest register register " "Info: + Longest register to register delay is 6.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:R0\|19 1 REG LCFF_X22_Y14_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N13; Fanout = 1; REG Node = '74273:R0\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:R0|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns 2C1:inst5\|inst20 2 COMB LCCOMB_X22_Y14_N12 20 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 20; COMB Node = '2C1:inst5\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { 74273:R0|19 2C1:inst5|inst20 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/2C1.bdf" { { 216 792 856 264 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.319 ns) 1.598 ns ALU:inst6\|MUL:inst12\|74284:inst\|73~25 3 COMB LCCOMB_X22_Y16_N8 3 " "Info: 3: + IC(0.921 ns) + CELL(0.319 ns) = 1.598 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 3; COMB Node = 'ALU:inst6\|MUL:inst12\|74284:inst\|73~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { 2C1:inst5|inst20 ALU:inst6|MUL:inst12|74284:inst|73~25 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1800 368 432 1840 "73" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.322 ns) 2.484 ns ALU:inst6\|MUL:inst12\|74284:inst\|90~56 4 COMB LCCOMB_X21_Y16_N16 2 " "Info: 4: + IC(0.564 ns) + CELL(0.322 ns) = 2.484 ns; Loc. = LCCOMB_X21_Y16_N16; Fanout = 2; COMB Node = 'ALU:inst6\|MUL:inst12\|74284:inst\|90~56'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { ALU:inst6|MUL:inst12|74284:inst|73~25 ALU:inst6|MUL:inst12|74284:inst|90~56 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1000 872 936 1040 "90" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.521 ns) 3.542 ns ALU:inst6\|MUL:inst12\|74284:inst\|99~71 5 COMB LCCOMB_X22_Y16_N14 1 " "Info: 5: + IC(0.537 ns) + CELL(0.521 ns) = 3.542 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 1; COMB Node = 'ALU:inst6\|MUL:inst12\|74284:inst\|99~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { ALU:inst6|MUL:inst12|74284:inst|90~56 ALU:inst6|MUL:inst12|74284:inst|99~71 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 648 952 1016 688 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.322 ns) 4.167 ns ALU:inst6\|MUL:inst12\|74284:inst\|98 6 COMB LCCOMB_X22_Y16_N16 1 " "Info: 6: + IC(0.303 ns) + CELL(0.322 ns) = 4.167 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 1; COMB Node = 'ALU:inst6\|MUL:inst12\|74284:inst\|98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { ALU:inst6|MUL:inst12|74284:inst|99~71 ALU:inst6|MUL:inst12|74284:inst|98 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 704 1032 1096 744 "98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 4.794 ns ALU:inst6\|MUL:inst12\|74284:inst\|107~153 7 COMB LCCOMB_X22_Y16_N2 1 " "Info: 7: + IC(0.305 ns) + CELL(0.322 ns) = 4.794 ns; Loc. = LCCOMB_X22_Y16_N2; Fanout = 1; COMB Node = 'ALU:inst6\|MUL:inst12\|74284:inst\|107~153'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { ALU:inst6|MUL:inst12|74284:inst|98 ALU:inst6|MUL:inst12|74284:inst|107~153 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1304 1328 1392 1344 "107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.178 ns) 5.279 ns ALU:inst6\|3C1:inst14\|inst5~137 8 COMB LCCOMB_X22_Y16_N20 1 " "Info: 8: + IC(0.307 ns) + CELL(0.178 ns) = 5.279 ns; Loc. = LCCOMB_X22_Y16_N20; Fanout = 1; COMB Node = 'ALU:inst6\|3C1:inst14\|inst5~137'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { ALU:inst6|MUL:inst12|74284:inst|107~153 ALU:inst6|3C1:inst14|inst5~137 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 336 680 744 384 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.278 ns) 5.862 ns ALU:inst6\|3C1:inst14\|inst5~139 9 COMB LCCOMB_X22_Y16_N0 7 " "Info: 9: + IC(0.305 ns) + CELL(0.278 ns) = 5.862 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 7; COMB Node = 'ALU:inst6\|3C1:inst14\|inst5~139'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ALU:inst6|3C1:inst14|inst5~137 ALU:inst6|3C1:inst14|inst5~139 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 336 680 744 384 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.413 ns) 6.852 ns 74273:PC\|14 10 REG LCFF_X21_Y16_N29 1 " "Info: 10: + IC(0.577 ns) + CELL(0.413 ns) = 6.852 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 1; REG Node = '74273:PC\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { ALU:inst6|3C1:inst14|inst5~139 74273:PC|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.033 ns ( 44.26 % ) " "Info: Total cell delay = 3.033 ns ( 44.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.819 ns ( 55.74 % ) " "Info: Total interconnect delay = 3.819 ns ( 55.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.852 ns" { 74273:R0|19 2C1:inst5|inst20 ALU:inst6|MUL:inst12|74284:inst|73~25 ALU:inst6|MUL:inst12|74284:inst|90~56 ALU:inst6|MUL:inst12|74284:inst|99~71 ALU:inst6|MUL:inst12|74284:inst|98 ALU:inst6|MUL:inst12|74284:inst|107~153 ALU:inst6|3C1:inst14|inst5~137 ALU:inst6|3C1:inst14|inst5~139 74273:PC|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.852 ns" { 74273:R0|19 {} 2C1:inst5|inst20 {} ALU:inst6|MUL:inst12|74284:inst|73~25 {} ALU:inst6|MUL:inst12|74284:inst|90~56 {} ALU:inst6|MUL:inst12|74284:inst|99~71 {} ALU:inst6|MUL:inst12|74284:inst|98 {} ALU:inst6|MUL:inst12|74284:inst|107~153 {} ALU:inst6|3C1:inst14|inst5~137 {} ALU:inst6|3C1:inst14|inst5~139 {} 74273:PC|14 {} } { 0.000ns 0.000ns 0.921ns 0.564ns 0.537ns 0.303ns 0.305ns 0.307ns 0.305ns 0.577ns } { 0.000ns 0.358ns 0.319ns 0.322ns 0.521ns 0.322ns 0.322ns 0.178ns 0.278ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.851 ns - Smallest " "Info: - Smallest clock skew is -0.851 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR9 destination 5.860 ns + Shortest register " "Info: + Shortest clock path from clock \"UIR9\" to destination register is 5.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns UIR9 1 CLK PIN_102 6 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_102; Fanout = 6; CLK Node = 'UIR9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR9 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1280 1792 1808 1448 "UIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.541 ns) 3.190 ns inst27 2 COMB LCCOMB_X31_Y10_N10 1 " "Info: 2: + IC(1.716 ns) + CELL(0.541 ns) = 3.190 ns; Loc. = LCCOMB_X31_Y10_N10; Fanout = 1; COMB Node = 'inst27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { UIR9 inst27 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1528 1576 816 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.000 ns) 4.417 ns inst27~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.227 ns) + CELL(0.000 ns) = 4.417 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst27~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { inst27 inst27~clkctrl } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1528 1576 816 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.602 ns) 5.860 ns 74273:PC\|14 4 REG LCFF_X21_Y16_N29 1 " "Info: 4: + IC(0.841 ns) + CELL(0.602 ns) = 5.860 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 1; REG Node = '74273:PC\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { inst27~clkctrl 74273:PC|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns ( 35.43 % ) " "Info: Total cell delay = 2.076 ns ( 35.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.784 ns ( 64.57 % ) " "Info: Total interconnect delay = 3.784 ns ( 64.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.860 ns" { UIR9 inst27 inst27~clkctrl 74273:PC|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.860 ns" { UIR9 {} UIR9~combout {} inst27 {} inst27~clkctrl {} 74273:PC|14 {} } { 0.000ns 0.000ns 1.716ns 1.227ns 0.841ns } { 0.000ns 0.933ns 0.541ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR9 source 6.711 ns - Longest register " "Info: - Longest clock path from clock \"UIR9\" to source register is 6.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns UIR9 1 CLK PIN_102 6 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_102; Fanout = 6; CLK Node = 'UIR9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR9 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1280 1792 1808 1448 "UIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.206 ns) + CELL(0.516 ns) 3.655 ns inst25 2 COMB LCCOMB_X31_Y10_N20 1 " "Info: 2: + IC(2.206 ns) + CELL(0.516 ns) = 3.655 ns; Loc. = LCCOMB_X31_Y10_N20; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { UIR9 inst25 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1432 1480 816 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.000 ns) 5.274 ns inst25~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.619 ns) + CELL(0.000 ns) = 5.274 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1432 1480 816 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.602 ns) 6.711 ns 74273:R0\|19 4 REG LCFF_X22_Y14_N13 1 " "Info: 4: + IC(0.835 ns) + CELL(0.602 ns) = 6.711 ns; Loc. = LCFF_X22_Y14_N13; Fanout = 1; REG Node = '74273:R0\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { inst25~clkctrl 74273:R0|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.051 ns ( 30.56 % ) " "Info: Total cell delay = 2.051 ns ( 30.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.660 ns ( 69.44 % ) " "Info: Total interconnect delay = 4.660 ns ( 69.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { UIR9 inst25 inst25~clkctrl 74273:R0|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.711 ns" { UIR9 {} UIR9~combout {} inst25 {} inst25~clkctrl {} 74273:R0|19 {} } { 0.000ns 0.000ns 2.206ns 1.619ns 0.835ns } { 0.000ns 0.933ns 0.516ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.860 ns" { UIR9 inst27 inst27~clkctrl 74273:PC|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.860 ns" { UIR9 {} UIR9~combout {} inst27 {} inst27~clkctrl {} 74273:PC|14 {} } { 0.000ns 0.000ns 1.716ns 1.227ns 0.841ns } { 0.000ns 0.933ns 0.541ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { UIR9 inst25 inst25~clkctrl 74273:R0|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.711 ns" { UIR9 {} UIR9~combout {} inst25 {} inst25~clkctrl {} 74273:R0|19 {} } { 0.000ns 0.000ns 2.206ns 1.619ns 0.835ns } { 0.000ns 0.933ns 0.516ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.852 ns" { 74273:R0|19 2C1:inst5|inst20 ALU:inst6|MUL:inst12|74284:inst|73~25 ALU:inst6|MUL:inst12|74284:inst|90~56 ALU:inst6|MUL:inst12|74284:inst|99~71 ALU:inst6|MUL:inst12|74284:inst|98 ALU:inst6|MUL:inst12|74284:inst|107~153 ALU:inst6|3C1:inst14|inst5~137 ALU:inst6|3C1:inst14|inst5~139 74273:PC|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.852 ns" { 74273:R0|19 {} 2C1:inst5|inst20 {} ALU:inst6|MUL:inst12|74284:inst|73~25 {} ALU:inst6|MUL:inst12|74284:inst|90~56 {} ALU:inst6|MUL:inst12|74284:inst|99~71 {} ALU:inst6|MUL:inst12|74284:inst|98 {} ALU:inst6|MUL:inst12|74284:inst|107~153 {} ALU:inst6|3C1:inst14|inst5~137 {} ALU:inst6|3C1:inst14|inst5~139 {} 74273:PC|14 {} } { 0.000ns 0.000ns 0.921ns 0.564ns 0.537ns 0.303ns 0.305ns 0.307ns 0.305ns 0.577ns } { 0.000ns 0.358ns 0.319ns 0.322ns 0.521ns 0.322ns 0.322ns 0.178ns 0.278ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.860 ns" { UIR9 inst27 inst27~clkctrl 74273:PC|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.860 ns" { UIR9 {} UIR9~combout {} inst27 {} inst27~clkctrl {} 74273:PC|14 {} } { 0.000ns 0.000ns 1.716ns 1.227ns 0.841ns } { 0.000ns 0.933ns 0.541ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { UIR9 inst25 inst25~clkctrl 74273:R0|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.711 ns" { UIR9 {} UIR9~combout {} inst25 {} inst25~clkctrl {} 74273:R0|19 {} } { 0.000ns 0.000ns 2.206ns 1.619ns 0.835ns } { 0.000ns 0.933ns 0.516ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "UIR21 register register ALU:inst6\|mov:inst13\|74198:inst\|113 ALU:inst6\|mov:inst13\|74198:inst\|113 405.02 MHz Internal " "Info: Clock \"UIR21\" Internal fmax is restricted to 405.02 MHz between source register \"ALU:inst6\|mov:inst13\|74198:inst\|113\" and destination register \"ALU:inst6\|mov:inst13\|74198:inst\|113\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.454 ns + Longest register register " "Info: + Longest register to register delay is 1.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst6\|mov:inst13\|74198:inst\|113 1 REG LCFF_X22_Y17_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y17_N17; Fanout = 4; REG Node = 'ALU:inst6\|mov:inst13\|74198:inst\|113'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst6|mov:inst13|74198:inst|113 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 128 680 744 208 "113" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.322 ns) 0.724 ns ALU:inst6\|mov:inst13\|74198:inst\|121~24 2 COMB LCCOMB_X22_Y17_N8 1 " "Info: 2: + IC(0.402 ns) + CELL(0.322 ns) = 0.724 ns; Loc. = LCCOMB_X22_Y17_N8; Fanout = 1; COMB Node = 'ALU:inst6\|mov:inst13\|74198:inst\|121~24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { ALU:inst6|mov:inst13|74198:inst|113 ALU:inst6|mov:inst13|74198:inst|121~24 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 128 576 640 168 "121" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.322 ns) 1.358 ns ALU:inst6\|mov:inst13\|74198:inst\|121~25 3 COMB LCCOMB_X22_Y17_N16 1 " "Info: 3: + IC(0.312 ns) + CELL(0.322 ns) = 1.358 ns; Loc. = LCCOMB_X22_Y17_N16; Fanout = 1; COMB Node = 'ALU:inst6\|mov:inst13\|74198:inst\|121~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { ALU:inst6|mov:inst13|74198:inst|121~24 ALU:inst6|mov:inst13|74198:inst|121~25 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 128 576 640 168 "121" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.454 ns ALU:inst6\|mov:inst13\|74198:inst\|113 4 REG LCFF_X22_Y17_N17 4 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.454 ns; Loc. = LCFF_X22_Y17_N17; Fanout = 4; REG Node = 'ALU:inst6\|mov:inst13\|74198:inst\|113'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst6|mov:inst13|74198:inst|121~25 ALU:inst6|mov:inst13|74198:inst|113 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 128 680 744 208 "113" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.740 ns ( 50.89 % ) " "Info: Total cell delay = 0.740 ns ( 50.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.714 ns ( 49.11 % ) " "Info: Total interconnect delay = 0.714 ns ( 49.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { ALU:inst6|mov:inst13|74198:inst|113 ALU:inst6|mov:inst13|74198:inst|121~24 ALU:inst6|mov:inst13|74198:inst|121~25 ALU:inst6|mov:inst13|74198:inst|113 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.454 ns" { ALU:inst6|mov:inst13|74198:inst|113 {} ALU:inst6|mov:inst13|74198:inst|121~24 {} ALU:inst6|mov:inst13|74198:inst|121~25 {} ALU:inst6|mov:inst13|74198:inst|113 {} } { 0.000ns 0.402ns 0.312ns 0.000ns } { 0.000ns 0.322ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR21 destination 3.855 ns + Shortest register " "Info: + Shortest clock path from clock \"UIR21\" to destination register is 3.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns UIR21 1 CLK PIN_117 17 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_117; Fanout = 17; CLK Node = 'UIR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR21 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 824 1104 1120 992 "UIR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.329 ns) + CELL(0.602 ns) 3.855 ns ALU:inst6\|mov:inst13\|74198:inst\|113 2 REG LCFF_X22_Y17_N17 4 " "Info: 2: + IC(2.329 ns) + CELL(0.602 ns) = 3.855 ns; Loc. = LCFF_X22_Y17_N17; Fanout = 4; REG Node = 'ALU:inst6\|mov:inst13\|74198:inst\|113'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { UIR21 ALU:inst6|mov:inst13|74198:inst|113 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 128 680 744 208 "113" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 39.58 % ) " "Info: Total cell delay = 1.526 ns ( 39.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.329 ns ( 60.42 % ) " "Info: Total interconnect delay = 2.329 ns ( 60.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.855 ns" { UIR21 ALU:inst6|mov:inst13|74198:inst|113 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.855 ns" { UIR21 {} UIR21~combout {} ALU:inst6|mov:inst13|74198:inst|113 {} } { 0.000ns 0.000ns 2.329ns } { 0.000ns 0.924ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR21 source 3.855 ns - Longest register " "Info: - Longest clock path from clock \"UIR21\" to source register is 3.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns UIR21 1 CLK PIN_117 17 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_117; Fanout = 17; CLK Node = 'UIR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR21 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 824 1104 1120 992 "UIR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.329 ns) + CELL(0.602 ns) 3.855 ns ALU:inst6\|mov:inst13\|74198:inst\|113 2 REG LCFF_X22_Y17_N17 4 " "Info: 2: + IC(2.329 ns) + CELL(0.602 ns) = 3.855 ns; Loc. = LCFF_X22_Y17_N17; Fanout = 4; REG Node = 'ALU:inst6\|mov:inst13\|74198:inst\|113'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { UIR21 ALU:inst6|mov:inst13|74198:inst|113 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 128 680 744 208 "113" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 39.58 % ) " "Info: Total cell delay = 1.526 ns ( 39.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.329 ns ( 60.42 % ) " "Info: Total interconnect delay = 2.329 ns ( 60.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.855 ns" { UIR21 ALU:inst6|mov:inst13|74198:inst|113 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.855 ns" { UIR21 {} UIR21~combout {} ALU:inst6|mov:inst13|74198:inst|113 {} } { 0.000ns 0.000ns 2.329ns } { 0.000ns 0.924ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.855 ns" { UIR21 ALU:inst6|mov:inst13|74198:inst|113 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.855 ns" { UIR21 {} UIR21~combout {} ALU:inst6|mov:inst13|74198:inst|113 {} } { 0.000ns 0.000ns 2.329ns } { 0.000ns 0.924ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 128 680 744 208 "113" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 128 680 744 208 "113" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { ALU:inst6|mov:inst13|74198:inst|113 ALU:inst6|mov:inst13|74198:inst|121~24 ALU:inst6|mov:inst13|74198:inst|121~25 ALU:inst6|mov:inst13|74198:inst|113 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.454 ns" { ALU:inst6|mov:inst13|74198:inst|113 {} ALU:inst6|mov:inst13|74198:inst|121~24 {} ALU:inst6|mov:inst13|74198:inst|121~25 {} ALU:inst6|mov:inst13|74198:inst|113 {} } { 0.000ns 0.402ns 0.312ns 0.000ns } { 0.000ns 0.322ns 0.322ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.855 ns" { UIR21 ALU:inst6|mov:inst13|74198:inst|113 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.855 ns" { UIR21 {} UIR21~combout {} ALU:inst6|mov:inst13|74198:inst|113 {} } { 0.000ns 0.000ns 2.329ns } { 0.000ns 0.924ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst6|mov:inst13|74198:inst|113 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { ALU:inst6|mov:inst13|74198:inst|113 {} } {  } {  } "" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 128 680 744 208 "113" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74273:IR\|16 UIR13 P 9.520 ns register " "Info: tsu for register \"74273:IR\|16\" (data pin = \"UIR13\", clock pin = \"P\") is 9.520 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.360 ns + Longest pin register " "Info: + Longest pin to register delay is 15.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns UIR13 1 PIN PIN_106 9 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_106; Fanout = 9; PIN Node = 'UIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR13 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1280 1728 1744 1448 "UIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.928 ns) + CELL(0.516 ns) 8.388 ns 2C1:B\|inst20 2 COMB LCCOMB_X22_Y16_N10 17 " "Info: 2: + IC(6.928 ns) + CELL(0.516 ns) = 8.388 ns; Loc. = LCCOMB_X22_Y16_N10; Fanout = 17; COMB Node = '2C1:B\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.444 ns" { UIR13 2C1:B|inst20 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/2C1.bdf" { { 216 792 856 264 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.178 ns) 9.488 ns ALU:inst6\|8b_add:inst11\|74181:inst1\|46~217 3 COMB LCCOMB_X22_Y14_N22 3 " "Info: 3: + IC(0.922 ns) + CELL(0.178 ns) = 9.488 ns; Loc. = LCCOMB_X22_Y14_N22; Fanout = 3; COMB Node = 'ALU:inst6\|8b_add:inst11\|74181:inst1\|46~217'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { 2C1:B|inst20 ALU:inst6|8b_add:inst11|74181:inst1|46~217 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.177 ns) 9.973 ns ALU:inst6\|8b_add:inst11\|74181:inst1\|75~47 4 COMB LCCOMB_X22_Y14_N8 1 " "Info: 4: + IC(0.308 ns) + CELL(0.177 ns) = 9.973 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 1; COMB Node = 'ALU:inst6\|8b_add:inst11\|74181:inst1\|75~47'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { ALU:inst6|8b_add:inst11|74181:inst1|46~217 ALU:inst6|8b_add:inst11|74181:inst1|75~47 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.322 ns) 10.592 ns ALU:inst6\|8b_add:inst11\|74181:inst1\|75~48 5 COMB LCCOMB_X22_Y14_N2 3 " "Info: 5: + IC(0.297 ns) + CELL(0.322 ns) = 10.592 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 3; COMB Node = 'ALU:inst6\|8b_add:inst11\|74181:inst1\|75~48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { ALU:inst6|8b_add:inst11|74181:inst1|75~47 ALU:inst6|8b_add:inst11|74181:inst1|75~48 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.178 ns) 11.634 ns ALU:inst6\|8b_add:inst11\|74181:inst1\|74~30 6 COMB LCCOMB_X23_Y15_N28 1 " "Info: 6: + IC(0.864 ns) + CELL(0.178 ns) = 11.634 ns; Loc. = LCCOMB_X23_Y15_N28; Fanout = 1; COMB Node = 'ALU:inst6\|8b_add:inst11\|74181:inst1\|74~30'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { ALU:inst6|8b_add:inst11|74181:inst1|75~48 ALU:inst6|8b_add:inst11|74181:inst1|74~30 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 12.102 ns ALU:inst6\|3C1:inst14\|inst3~146 7 COMB LCCOMB_X23_Y15_N14 1 " "Info: 7: + IC(0.290 ns) + CELL(0.178 ns) = 12.102 ns; Loc. = LCCOMB_X23_Y15_N14; Fanout = 1; COMB Node = 'ALU:inst6\|3C1:inst14\|inst3~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { ALU:inst6|8b_add:inst11|74181:inst1|74~30 ALU:inst6|3C1:inst14|inst3~146 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 240 680 744 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.278 ns) 12.856 ns ALU:inst6\|3C1:inst14\|inst3~148 8 COMB LCCOMB_X22_Y15_N10 7 " "Info: 8: + IC(0.476 ns) + CELL(0.278 ns) = 12.856 ns; Loc. = LCCOMB_X22_Y15_N10; Fanout = 7; COMB Node = 'ALU:inst6\|3C1:inst14\|inst3~148'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { ALU:inst6|3C1:inst14|inst3~146 ALU:inst6|3C1:inst14|inst3~148 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 240 680 744 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.091 ns) + CELL(0.413 ns) 15.360 ns 74273:IR\|16 9 REG LCFF_X31_Y10_N3 1 " "Info: 9: + IC(2.091 ns) + CELL(0.413 ns) = 15.360 ns; Loc. = LCFF_X31_Y10_N3; Fanout = 1; REG Node = '74273:IR\|16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { ALU:inst6|3C1:inst14|inst3~148 74273:IR|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.184 ns ( 20.73 % ) " "Info: Total cell delay = 3.184 ns ( 20.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.176 ns ( 79.27 % ) " "Info: Total interconnect delay = 12.176 ns ( 79.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.360 ns" { UIR13 2C1:B|inst20 ALU:inst6|8b_add:inst11|74181:inst1|46~217 ALU:inst6|8b_add:inst11|74181:inst1|75~47 ALU:inst6|8b_add:inst11|74181:inst1|75~48 ALU:inst6|8b_add:inst11|74181:inst1|74~30 ALU:inst6|3C1:inst14|inst3~146 ALU:inst6|3C1:inst14|inst3~148 74273:IR|16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.360 ns" { UIR13 {} UIR13~combout {} 2C1:B|inst20 {} ALU:inst6|8b_add:inst11|74181:inst1|46~217 {} ALU:inst6|8b_add:inst11|74181:inst1|75~47 {} ALU:inst6|8b_add:inst11|74181:inst1|75~48 {} ALU:inst6|8b_add:inst11|74181:inst1|74~30 {} ALU:inst6|3C1:inst14|inst3~146 {} ALU:inst6|3C1:inst14|inst3~148 {} 74273:IR|16 {} } { 0.000ns 0.000ns 6.928ns 0.922ns 0.308ns 0.297ns 0.864ns 0.290ns 0.476ns 2.091ns } { 0.000ns 0.944ns 0.516ns 0.178ns 0.177ns 0.322ns 0.178ns 0.178ns 0.278ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P destination 5.802 ns - Shortest register " "Info: - Shortest clock path from clock \"P\" to destination register is 5.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns P 1 CLK PIN_132 8 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 8; CLK Node = 'P'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1464 1464 1632 1480 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.177 ns) 1.993 ns inst28 2 COMB LCCOMB_X31_Y10_N30 1 " "Info: 2: + IC(0.740 ns) + CELL(0.177 ns) = 1.993 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 1; COMB Node = 'inst28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { P inst28 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1576 1624 816 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.401 ns) + CELL(0.000 ns) 4.394 ns inst28~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.401 ns) + CELL(0.000 ns) = 4.394 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst28~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.401 ns" { inst28 inst28~clkctrl } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1576 1624 816 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.602 ns) 5.802 ns 74273:IR\|16 4 REG LCFF_X31_Y10_N3 1 " "Info: 4: + IC(0.806 ns) + CELL(0.602 ns) = 5.802 ns; Loc. = LCFF_X31_Y10_N3; Fanout = 1; REG Node = '74273:IR\|16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { inst28~clkctrl 74273:IR|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 31.97 % ) " "Info: Total cell delay = 1.855 ns ( 31.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.947 ns ( 68.03 % ) " "Info: Total interconnect delay = 3.947 ns ( 68.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.802 ns" { P inst28 inst28~clkctrl 74273:IR|16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.802 ns" { P {} P~combout {} inst28 {} inst28~clkctrl {} 74273:IR|16 {} } { 0.000ns 0.000ns 0.740ns 2.401ns 0.806ns } { 0.000ns 1.076ns 0.177ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.360 ns" { UIR13 2C1:B|inst20 ALU:inst6|8b_add:inst11|74181:inst1|46~217 ALU:inst6|8b_add:inst11|74181:inst1|75~47 ALU:inst6|8b_add:inst11|74181:inst1|75~48 ALU:inst6|8b_add:inst11|74181:inst1|74~30 ALU:inst6|3C1:inst14|inst3~146 ALU:inst6|3C1:inst14|inst3~148 74273:IR|16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.360 ns" { UIR13 {} UIR13~combout {} 2C1:B|inst20 {} ALU:inst6|8b_add:inst11|74181:inst1|46~217 {} ALU:inst6|8b_add:inst11|74181:inst1|75~47 {} ALU:inst6|8b_add:inst11|74181:inst1|75~48 {} ALU:inst6|8b_add:inst11|74181:inst1|74~30 {} ALU:inst6|3C1:inst14|inst3~146 {} ALU:inst6|3C1:inst14|inst3~148 {} 74273:IR|16 {} } { 0.000ns 0.000ns 6.928ns 0.922ns 0.308ns 0.297ns 0.864ns 0.290ns 0.476ns 2.091ns } { 0.000ns 0.944ns 0.516ns 0.178ns 0.177ns 0.322ns 0.178ns 0.178ns 0.278ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.802 ns" { P inst28 inst28~clkctrl 74273:IR|16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.802 ns" { P {} P~combout {} inst28 {} inst28~clkctrl {} 74273:IR|16 {} } { 0.000ns 0.000ns 0.740ns 2.401ns 0.806ns } { 0.000ns 1.076ns 0.177ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "UIR9 RAM6 74273:R0\|19 18.181 ns register " "Info: tco from clock \"UIR9\" to destination pin \"RAM6\" through register \"74273:R0\|19\" is 18.181 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR9 source 6.711 ns + Longest register " "Info: + Longest clock path from clock \"UIR9\" to source register is 6.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns UIR9 1 CLK PIN_102 6 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_102; Fanout = 6; CLK Node = 'UIR9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR9 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1280 1792 1808 1448 "UIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.206 ns) + CELL(0.516 ns) 3.655 ns inst25 2 COMB LCCOMB_X31_Y10_N20 1 " "Info: 2: + IC(2.206 ns) + CELL(0.516 ns) = 3.655 ns; Loc. = LCCOMB_X31_Y10_N20; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { UIR9 inst25 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1432 1480 816 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.000 ns) 5.274 ns inst25~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.619 ns) + CELL(0.000 ns) = 5.274 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1432 1480 816 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.602 ns) 6.711 ns 74273:R0\|19 4 REG LCFF_X22_Y14_N13 1 " "Info: 4: + IC(0.835 ns) + CELL(0.602 ns) = 6.711 ns; Loc. = LCFF_X22_Y14_N13; Fanout = 1; REG Node = '74273:R0\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { inst25~clkctrl 74273:R0|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.051 ns ( 30.56 % ) " "Info: Total cell delay = 2.051 ns ( 30.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.660 ns ( 69.44 % ) " "Info: Total interconnect delay = 4.660 ns ( 69.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { UIR9 inst25 inst25~clkctrl 74273:R0|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.711 ns" { UIR9 {} UIR9~combout {} inst25 {} inst25~clkctrl {} 74273:R0|19 {} } { 0.000ns 0.000ns 2.206ns 1.619ns 0.835ns } { 0.000ns 0.933ns 0.516ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.193 ns + Longest register pin " "Info: + Longest register to pin delay is 11.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:R0\|19 1 REG LCFF_X22_Y14_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N13; Fanout = 1; REG Node = '74273:R0\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:R0|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns 2C1:inst5\|inst20 2 COMB LCCOMB_X22_Y14_N12 20 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 20; COMB Node = '2C1:inst5\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { 74273:R0|19 2C1:inst5|inst20 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/2C1.bdf" { { 216 792 856 264 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.319 ns) 1.601 ns ALU:inst6\|MUL:inst12\|74284:inst\|166~815 3 COMB LCCOMB_X22_Y16_N28 6 " "Info: 3: + IC(0.924 ns) + CELL(0.319 ns) = 1.601 ns; Loc. = LCCOMB_X22_Y16_N28; Fanout = 6; COMB Node = 'ALU:inst6\|MUL:inst12\|74284:inst\|166~815'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { 2C1:inst5|inst20 ALU:inst6|MUL:inst12|74284:inst|166~815 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 3016 992 1056 3056 "166" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.319 ns) 2.769 ns ALU:inst6\|3C1:inst14\|inst6~2060 4 COMB LCCOMB_X24_Y16_N22 1 " "Info: 4: + IC(0.849 ns) + CELL(0.319 ns) = 2.769 ns; Loc. = LCCOMB_X24_Y16_N22; Fanout = 1; COMB Node = 'ALU:inst6\|3C1:inst14\|inst6~2060'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { ALU:inst6|MUL:inst12|74284:inst|166~815 ALU:inst6|3C1:inst14|inst6~2060 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 384 680 744 432 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 3.236 ns ALU:inst6\|3C1:inst14\|inst6~2053 5 COMB LCCOMB_X24_Y16_N18 1 " "Info: 5: + IC(0.289 ns) + CELL(0.178 ns) = 3.236 ns; Loc. = LCCOMB_X24_Y16_N18; Fanout = 1; COMB Node = 'ALU:inst6\|3C1:inst14\|inst6~2053'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { ALU:inst6|3C1:inst14|inst6~2060 ALU:inst6|3C1:inst14|inst6~2053 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 384 680 744 432 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.178 ns) 3.939 ns ALU:inst6\|3C1:inst14\|inst6~2056 6 COMB LCCOMB_X23_Y16_N2 1 " "Info: 6: + IC(0.525 ns) + CELL(0.178 ns) = 3.939 ns; Loc. = LCCOMB_X23_Y16_N2; Fanout = 1; COMB Node = 'ALU:inst6\|3C1:inst14\|inst6~2056'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { ALU:inst6|3C1:inst14|inst6~2053 ALU:inst6|3C1:inst14|inst6~2056 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 384 680 744 432 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 4.406 ns ALU:inst6\|3C1:inst14\|inst6~2057 7 COMB LCCOMB_X23_Y16_N4 1 " "Info: 7: + IC(0.289 ns) + CELL(0.178 ns) = 4.406 ns; Loc. = LCCOMB_X23_Y16_N4; Fanout = 1; COMB Node = 'ALU:inst6\|3C1:inst14\|inst6~2057'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { ALU:inst6|3C1:inst14|inst6~2056 ALU:inst6|3C1:inst14|inst6~2057 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 384 680 744 432 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.178 ns) 5.473 ns ALU:inst6\|3C1:inst14\|inst6~2059 8 COMB LCCOMB_X22_Y14_N16 7 " "Info: 8: + IC(0.889 ns) + CELL(0.178 ns) = 5.473 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 7; COMB Node = 'ALU:inst6\|3C1:inst14\|inst6~2059'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { ALU:inst6|3C1:inst14|inst6~2057 ALU:inst6|3C1:inst14|inst6~2059 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 384 680 744 432 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.654 ns) + CELL(3.066 ns) 11.193 ns RAM6 9 PIN PIN_200 0 " "Info: 9: + IC(2.654 ns) + CELL(3.066 ns) = 11.193 ns; Loc. = PIN_200; Fanout = 0; PIN Node = 'RAM6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { ALU:inst6|3C1:inst14|inst6~2059 RAM6 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 176 2488 2664 192 "RAM6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.774 ns ( 42.65 % ) " "Info: Total cell delay = 4.774 ns ( 42.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.419 ns ( 57.35 % ) " "Info: Total interconnect delay = 6.419 ns ( 57.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.193 ns" { 74273:R0|19 2C1:inst5|inst20 ALU:inst6|MUL:inst12|74284:inst|166~815 ALU:inst6|3C1:inst14|inst6~2060 ALU:inst6|3C1:inst14|inst6~2053 ALU:inst6|3C1:inst14|inst6~2056 ALU:inst6|3C1:inst14|inst6~2057 ALU:inst6|3C1:inst14|inst6~2059 RAM6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.193 ns" { 74273:R0|19 {} 2C1:inst5|inst20 {} ALU:inst6|MUL:inst12|74284:inst|166~815 {} ALU:inst6|3C1:inst14|inst6~2060 {} ALU:inst6|3C1:inst14|inst6~2053 {} ALU:inst6|3C1:inst14|inst6~2056 {} ALU:inst6|3C1:inst14|inst6~2057 {} ALU:inst6|3C1:inst14|inst6~2059 {} RAM6 {} } { 0.000ns 0.000ns 0.924ns 0.849ns 0.289ns 0.525ns 0.289ns 0.889ns 2.654ns } { 0.000ns 0.358ns 0.319ns 0.319ns 0.178ns 0.178ns 0.178ns 0.178ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { UIR9 inst25 inst25~clkctrl 74273:R0|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.711 ns" { UIR9 {} UIR9~combout {} inst25 {} inst25~clkctrl {} 74273:R0|19 {} } { 0.000ns 0.000ns 2.206ns 1.619ns 0.835ns } { 0.000ns 0.933ns 0.516ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.193 ns" { 74273:R0|19 2C1:inst5|inst20 ALU:inst6|MUL:inst12|74284:inst|166~815 ALU:inst6|3C1:inst14|inst6~2060 ALU:inst6|3C1:inst14|inst6~2053 ALU:inst6|3C1:inst14|inst6~2056 ALU:inst6|3C1:inst14|inst6~2057 ALU:inst6|3C1:inst14|inst6~2059 RAM6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.193 ns" { 74273:R0|19 {} 2C1:inst5|inst20 {} ALU:inst6|MUL:inst12|74284:inst|166~815 {} ALU:inst6|3C1:inst14|inst6~2060 {} ALU:inst6|3C1:inst14|inst6~2053 {} ALU:inst6|3C1:inst14|inst6~2056 {} ALU:inst6|3C1:inst14|inst6~2057 {} ALU:inst6|3C1:inst14|inst6~2059 {} RAM6 {} } { 0.000ns 0.000ns 0.924ns 0.849ns 0.289ns 0.525ns 0.289ns 0.889ns 2.654ns } { 0.000ns 0.358ns 0.319ns 0.319ns 0.178ns 0.178ns 0.178ns 0.178ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "UIR14 RAM6 18.878 ns Longest " "Info: Longest tpd from source pin \"UIR14\" to destination pin \"RAM6\" is 18.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns UIR14 1 PIN PIN_108 9 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_108; Fanout = 9; PIN Node = 'UIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR14 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1280 1712 1728 1448 "UIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.564 ns) + CELL(0.545 ns) 8.043 ns 2C1:inst5\|inst20 2 COMB LCCOMB_X22_Y14_N12 20 " "Info: 2: + IC(6.564 ns) + CELL(0.545 ns) = 8.043 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 20; COMB Node = '2C1:inst5\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.109 ns" { UIR14 2C1:inst5|inst20 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/2C1.bdf" { { 216 792 856 264 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.319 ns) 9.286 ns ALU:inst6\|MUL:inst12\|74284:inst\|166~815 3 COMB LCCOMB_X22_Y16_N28 6 " "Info: 3: + IC(0.924 ns) + CELL(0.319 ns) = 9.286 ns; Loc. = LCCOMB_X22_Y16_N28; Fanout = 6; COMB Node = 'ALU:inst6\|MUL:inst12\|74284:inst\|166~815'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { 2C1:inst5|inst20 ALU:inst6|MUL:inst12|74284:inst|166~815 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 3016 992 1056 3056 "166" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.319 ns) 10.454 ns ALU:inst6\|3C1:inst14\|inst6~2060 4 COMB LCCOMB_X24_Y16_N22 1 " "Info: 4: + IC(0.849 ns) + CELL(0.319 ns) = 10.454 ns; Loc. = LCCOMB_X24_Y16_N22; Fanout = 1; COMB Node = 'ALU:inst6\|3C1:inst14\|inst6~2060'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { ALU:inst6|MUL:inst12|74284:inst|166~815 ALU:inst6|3C1:inst14|inst6~2060 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 384 680 744 432 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 10.921 ns ALU:inst6\|3C1:inst14\|inst6~2053 5 COMB LCCOMB_X24_Y16_N18 1 " "Info: 5: + IC(0.289 ns) + CELL(0.178 ns) = 10.921 ns; Loc. = LCCOMB_X24_Y16_N18; Fanout = 1; COMB Node = 'ALU:inst6\|3C1:inst14\|inst6~2053'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { ALU:inst6|3C1:inst14|inst6~2060 ALU:inst6|3C1:inst14|inst6~2053 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 384 680 744 432 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.178 ns) 11.624 ns ALU:inst6\|3C1:inst14\|inst6~2056 6 COMB LCCOMB_X23_Y16_N2 1 " "Info: 6: + IC(0.525 ns) + CELL(0.178 ns) = 11.624 ns; Loc. = LCCOMB_X23_Y16_N2; Fanout = 1; COMB Node = 'ALU:inst6\|3C1:inst14\|inst6~2056'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { ALU:inst6|3C1:inst14|inst6~2053 ALU:inst6|3C1:inst14|inst6~2056 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 384 680 744 432 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 12.091 ns ALU:inst6\|3C1:inst14\|inst6~2057 7 COMB LCCOMB_X23_Y16_N4 1 " "Info: 7: + IC(0.289 ns) + CELL(0.178 ns) = 12.091 ns; Loc. = LCCOMB_X23_Y16_N4; Fanout = 1; COMB Node = 'ALU:inst6\|3C1:inst14\|inst6~2057'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { ALU:inst6|3C1:inst14|inst6~2056 ALU:inst6|3C1:inst14|inst6~2057 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 384 680 744 432 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.178 ns) 13.158 ns ALU:inst6\|3C1:inst14\|inst6~2059 8 COMB LCCOMB_X22_Y14_N16 7 " "Info: 8: + IC(0.889 ns) + CELL(0.178 ns) = 13.158 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 7; COMB Node = 'ALU:inst6\|3C1:inst14\|inst6~2059'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { ALU:inst6|3C1:inst14|inst6~2057 ALU:inst6|3C1:inst14|inst6~2059 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 384 680 744 432 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.654 ns) + CELL(3.066 ns) 18.878 ns RAM6 9 PIN PIN_200 0 " "Info: 9: + IC(2.654 ns) + CELL(3.066 ns) = 18.878 ns; Loc. = PIN_200; Fanout = 0; PIN Node = 'RAM6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { ALU:inst6|3C1:inst14|inst6~2059 RAM6 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 176 2488 2664 192 "RAM6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.895 ns ( 31.23 % ) " "Info: Total cell delay = 5.895 ns ( 31.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.983 ns ( 68.77 % ) " "Info: Total interconnect delay = 12.983 ns ( 68.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.878 ns" { UIR14 2C1:inst5|inst20 ALU:inst6|MUL:inst12|74284:inst|166~815 ALU:inst6|3C1:inst14|inst6~2060 ALU:inst6|3C1:inst14|inst6~2053 ALU:inst6|3C1:inst14|inst6~2056 ALU:inst6|3C1:inst14|inst6~2057 ALU:inst6|3C1:inst14|inst6~2059 RAM6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.878 ns" { UIR14 {} UIR14~combout {} 2C1:inst5|inst20 {} ALU:inst6|MUL:inst12|74284:inst|166~815 {} ALU:inst6|3C1:inst14|inst6~2060 {} ALU:inst6|3C1:inst14|inst6~2053 {} ALU:inst6|3C1:inst14|inst6~2056 {} ALU:inst6|3C1:inst14|inst6~2057 {} ALU:inst6|3C1:inst14|inst6~2059 {} RAM6 {} } { 0.000ns 0.000ns 6.564ns 0.924ns 0.849ns 0.289ns 0.525ns 0.289ns 0.889ns 2.654ns } { 0.000ns 0.934ns 0.545ns 0.319ns 0.319ns 0.178ns 0.178ns 0.178ns 0.178ns 3.066ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "74273:MAR\|19 UIR8 UIR9 -0.878 ns register " "Info: th for register \"74273:MAR\|19\" (data pin = \"UIR8\", clock pin = \"UIR9\") is -0.878 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR9 destination 6.777 ns + Longest register " "Info: + Longest clock path from clock \"UIR9\" to destination register is 6.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns UIR9 1 CLK PIN_102 6 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_102; Fanout = 6; CLK Node = 'UIR9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR9 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1280 1792 1808 1448 "UIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.244 ns) + CELL(0.541 ns) 3.718 ns inst29 2 COMB LCCOMB_X31_Y10_N14 1 " "Info: 2: + IC(2.244 ns) + CELL(0.541 ns) = 3.718 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 1; COMB Node = 'inst29'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { UIR9 inst29 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1624 1672 816 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.616 ns) + CELL(0.000 ns) 5.334 ns inst29~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.616 ns) + CELL(0.000 ns) = 5.334 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst29~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { inst29 inst29~clkctrl } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 752 1624 1672 816 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.602 ns) 6.777 ns 74273:MAR\|19 4 REG LCFF_X23_Y15_N17 1 " "Info: 4: + IC(0.841 ns) + CELL(0.602 ns) = 6.777 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 1; REG Node = '74273:MAR\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { inst29~clkctrl 74273:MAR|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns ( 30.63 % ) " "Info: Total cell delay = 2.076 ns ( 30.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.701 ns ( 69.37 % ) " "Info: Total interconnect delay = 4.701 ns ( 69.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.777 ns" { UIR9 inst29 inst29~clkctrl 74273:MAR|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.777 ns" { UIR9 {} UIR9~combout {} inst29 {} inst29~clkctrl {} 74273:MAR|19 {} } { 0.000ns 0.000ns 2.244ns 1.616ns 0.841ns } { 0.000ns 0.933ns 0.541ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.941 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns UIR8 1 PIN PIN_101 11 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_101; Fanout = 11; PIN Node = 'UIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR8 } "NODE_NAME" } } { "microprogram.bdf" "" { Schematic "D:/Monday/Project/microprogram/microprogram.bdf" { { 1280 1808 1824 1448 "UIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.419 ns) + CELL(0.513 ns) 7.845 ns ALU:inst6\|3C1:inst14\|inst~315 2 COMB LCCOMB_X23_Y15_N16 7 " "Info: 2: + IC(6.419 ns) + CELL(0.513 ns) = 7.845 ns; Loc. = LCCOMB_X23_Y15_N16; Fanout = 7; COMB Node = 'ALU:inst6\|3C1:inst14\|inst~315'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.932 ns" { UIR8 ALU:inst6|3C1:inst14|inst~315 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/3C1.bdf" { { 96 680 744 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.941 ns 74273:MAR\|19 3 REG LCFF_X23_Y15_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.941 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 1; REG Node = '74273:MAR\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst6|3C1:inst14|inst~315 74273:MAR|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 19.17 % ) " "Info: Total cell delay = 1.522 ns ( 19.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.419 ns ( 80.83 % ) " "Info: Total interconnect delay = 6.419 ns ( 80.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.941 ns" { UIR8 ALU:inst6|3C1:inst14|inst~315 74273:MAR|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.941 ns" { UIR8 {} UIR8~combout {} ALU:inst6|3C1:inst14|inst~315 {} 74273:MAR|19 {} } { 0.000ns 0.000ns 6.419ns 0.000ns } { 0.000ns 0.913ns 0.513ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.777 ns" { UIR9 inst29 inst29~clkctrl 74273:MAR|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.777 ns" { UIR9 {} UIR9~combout {} inst29 {} inst29~clkctrl {} 74273:MAR|19 {} } { 0.000ns 0.000ns 2.244ns 1.616ns 0.841ns } { 0.000ns 0.933ns 0.541ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.941 ns" { UIR8 ALU:inst6|3C1:inst14|inst~315 74273:MAR|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.941 ns" { UIR8 {} UIR8~combout {} ALU:inst6|3C1:inst14|inst~315 {} 74273:MAR|19 {} } { 0.000ns 0.000ns 6.419ns 0.000ns } { 0.000ns 0.913ns 0.513ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 16:43:54 2018 " "Info: Processing ended: Sat May 26 16:43:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Info: Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
