Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date             : Mon Jul 14 15:59:01 2025
| Host             : UOS4CD717A76674 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu48dr-ffvg1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.862        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.587        |
| Device Static (W)        | 1.275        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 96.7         |
| Junction Temperature (C) | 28.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.260 |        3 |       --- |             --- |
| CLB Logic                |     0.139 |   246534 |       --- |             --- |
|   LUT as Logic           |     0.113 |    86334 |    425280 |           20.30 |
|   LUT as Shift Register  |     0.014 |     5111 |    213600 |            2.39 |
|   Register               |     0.009 |   113549 |    850560 |           13.35 |
|   CARRY8                 |     0.003 |     1432 |     53160 |            2.69 |
|   LUT as Distributed RAM |    <0.001 |      208 |    213600 |            0.10 |
|   Others                 |     0.000 |    11079 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     1326 |    425280 |            0.31 |
|   BUFG                   |     0.000 |        1 |        64 |            1.56 |
| Signals                  |     0.157 |   190537 |       --- |             --- |
| Block RAM                |     0.128 |      322 |      1080 |           29.81 |
| DSPs                     |     0.110 |      360 |      4272 |            8.43 |
| PS8                      |     1.793 |        1 |       --- |             --- |
| Static Power             |     1.275 |          |           |                 |
|   PS Static              |     0.100 |          |           |                 |
|   PL Static              |     1.175 |          |           |                 |
| Total                    |     3.862 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     1.228 |       0.925 |      0.303 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.071 |       0.000 |      0.071 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.014 |       0.009 |      0.004 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.280 |       0.000 |      0.280 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.058 |       0.000 |      0.058 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.582 |       0.549 |      0.033 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.235 |       0.228 |      0.007 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.548 |       0.544 |      0.004 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.069 |       0.067 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.525 |       0.491 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_AMS      |       0.850 |     0.024 |       0.000 |      0.024 |       NA    | Unspecified | NA         |
| DACAVCC         |       0.925 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| DACAVCCAUX      |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| DACAVTT         |       2.500 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| ADCAVCC         |       0.925 |     0.111 |       0.000 |      0.111 |       NA    | Unspecified | NA         |
| ADCAVCCAUX      |       1.800 |     0.027 |       0.000 |      0.027 |       NA    | Unspecified | NA         |
| VCCSDFEC        |       0.850 |     0.029 |       0.000 |      0.029 |       NA    | Unspecified | NA         |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+--------------------------------------------------------+-----------------+
| Clock    | Domain                                                 | Constraint (ns) |
+----------+--------------------------------------------------------+-----------------+
| clk_pl_0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |            10.3 |
+----------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     2.587 |
|   design_1_i             |     2.587 |
|     CAMC_0               |     0.003 |
|       inst               |     0.003 |
|     OnePort              |     0.122 |
|       CAMC_0             |     0.040 |
|       CAMC_1             |     0.040 |
|       axi_bram_ctrl_0    |     0.001 |
|       axi_bram_ctrl_1    |     0.001 |
|       axi_dma_0          |     0.006 |
|       axi_dma_1          |     0.007 |
|       axi_dma_2          |     0.006 |
|       axi_dma_3          |     0.007 |
|       axi_interconnect_0 |     0.012 |
|       blk_mem_gen_0      |     0.001 |
|       blk_mem_gen_1      |     0.001 |
|     OnePort1             |     0.123 |
|       CAMC_0             |     0.041 |
|       CAMC_1             |     0.040 |
|       axi_dma_0          |     0.006 |
|       axi_dma_1          |     0.007 |
|       axi_dma_2          |     0.007 |
|       axi_dma_3          |     0.007 |
|       axi_interconnect_0 |     0.012 |
|       blk_mem_gen_0      |     0.001 |
|       blk_mem_gen_1      |     0.001 |
|     OnePort2             |     0.122 |
|       CAMC_0             |     0.040 |
|       CAMC_1             |     0.039 |
|       axi_bram_ctrl_1    |     0.001 |
|       axi_dma_0          |     0.006 |
|       axi_dma_1          |     0.007 |
|       axi_dma_2          |     0.007 |
|       axi_dma_3          |     0.007 |
|       axi_interconnect_0 |     0.012 |
|       blk_mem_gen_0      |     0.001 |
|       blk_mem_gen_1      |     0.001 |
|     OnePort3             |     0.121 |
|       CAMC_0             |     0.040 |
|       CAMC_1             |     0.040 |
|       axi_bram_ctrl_1    |     0.001 |
|       axi_dma_0          |     0.006 |
|       axi_dma_1          |     0.007 |
|       axi_dma_2          |     0.006 |
|       axi_dma_3          |     0.007 |
|       axi_interconnect_0 |     0.012 |
|       blk_mem_gen_0      |     0.001 |
|       blk_mem_gen_1      |     0.001 |
|     OnePort4             |     0.121 |
|       CAMC_0             |     0.040 |
|       CAMC_1             |     0.040 |
|       axi_dma_0          |     0.006 |
|       axi_dma_1          |     0.007 |
|       axi_dma_2          |     0.007 |
|       axi_dma_3          |     0.007 |
|       axi_interconnect_0 |     0.012 |
|     OnePort5             |     0.122 |
|       CAMC_0             |     0.040 |
|       CAMC_1             |     0.040 |
|       axi_dma_0          |     0.006 |
|       axi_dma_1          |     0.007 |
|       axi_dma_2          |     0.006 |
|       axi_dma_3          |     0.007 |
|       axi_interconnect_0 |     0.013 |
|       blk_mem_gen_0      |     0.001 |
|       blk_mem_gen_1      |     0.001 |
|     axi_dma_0            |     0.006 |
|       U0                 |     0.006 |
|     axi_dma_1            |     0.007 |
|       U0                 |     0.007 |
|     axi_interconnect_0   |     0.006 |
|       s00_couplers       |     0.001 |
|       s02_couplers       |     0.001 |
|       xbar               |     0.002 |
|     axi_smc              |     0.034 |
|       inst               |     0.034 |
|     zynq_ultra_ps_e_0    |     1.799 |
|       inst               |     1.799 |
+--------------------------+-----------+


