# Yosys synthesis script for comparator2BitWithVerilog(structure)

# Print all commands to log before executing them.
echo on

# Read hdl files
read -verific
read -vhdl ../../../benchmarks/mixed_languages/comparator/comparator2BitWithVerilog.vhd 
read -sv ../../../benchmarks/mixed_languages/comparator/comparator1BitVerilog.v 

# Performe synthesis
synth -flatten -top comparator2BitWithVerilog

# Write synthesized verilog
write_verilog -noattr -nohex comparator2BitWithVerilog_output_verilog.v

# Print statistics
stat
