$date
	Sun Jul 28 04:54:38 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sr_latch $end
$var wire 1 ! out $end
$var reg 5 " t_in [4:0] $end
$scope module M1 $end
$var wire 1 # clear $end
$var wire 1 $ enable $end
$var wire 1 % preset $end
$var wire 1 & reset $end
$var wire 1 ' set $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
b0 "
x!
$end
#1
0!
1#
b1 "
#2
1!
1%
0#
b10 "
#3
0!
1#
b11 "
#4
1$
0%
0#
b100 "
#5
1#
b101 "
#6
1!
1%
0#
b110 "
#7
0!
1#
b111 "
#8
1&
0$
0%
0#
b1000 "
#9
1#
b1001 "
#10
1!
1%
0#
b1010 "
#11
0!
1#
b1011 "
#12
1$
0%
0#
b1100 "
#13
1#
b1101 "
#14
1!
1%
0#
b1110 "
#15
0!
1#
b1111 "
#16
1'
0&
0$
0%
0#
b10000 "
#17
1#
b10001 "
#18
1!
1%
0#
b10010 "
#19
0!
1#
b10011 "
#20
1!
1$
0%
0#
b10100 "
#21
0!
1#
b10101 "
#22
1!
1%
0#
b10110 "
#23
0!
1#
b10111 "
#24
1&
0$
0%
0#
b11000 "
#25
1#
b11001 "
#26
1!
1%
0#
b11010 "
#27
0!
1#
b11011 "
#28
1$
0%
0#
b11100 "
#29
1#
b11101 "
#30
1!
1%
0#
b11110 "
#31
0!
1#
b11111 "
#32
0'
0&
0$
0%
0#
b0 "
