// Seed: 3096520580
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = -1;
  specify
    (id_4 => id_5) = (id_5  : 1  : 1'b0, id_2);
    (id_6 => id_7) = (1  : id_2 < id_6  : {1, id_4}, -1  : id_6  : id_5);
    $setup(negedge id_8, id_9, -1'h0 < id_4);
    specparam id_10 = -1 == -1'b0;
    (id_11[1] => id_12) = (id_6  : 1  : 1'b0 ==? -1, id_7  : id_11 < id_2  : id_8);
    (id_13 => id_14) = (-1  : 1 - 1  : (1 - 1 ? 1'b0 : -1), -1  : id_10  : id_10);
    if ({-1'b0, -1} & id_6 && 1'b0 && -1) (posedge id_15 => (id_16 +: -1)) = (id_9 + 1, -1);
    specparam id_17 = id_17;
  endspecify
  assign id_15 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd83
) (
    output supply0 id_0,
    output supply0 id_1,
    input supply0 _id_2,
    input wor id_3
);
  assign id_0 = (id_3);
  logic [id_2  *  1 'b0 : id_2] id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6
  );
  assign modCall_1.id_4 = 0;
endmodule
