<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_89e772ed</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_89e772ed'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_89e772ed')">rsnoc_z_H_R_G_T2_U_U_89e772ed</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.09</td>
<td class="s5 cl rt"><a href="mod1605.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod1605.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod1605.html#Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1605.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1605.html#inst_tag_199769"  onclick="showContent('inst_tag_199769')">config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric</a></td>
<td class="s2 cl rt"> 29.09</td>
<td class="s5 cl rt"><a href="mod1605.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod1605.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod1605.html#Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1605.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_89e772ed'>
<hr>
<a name="inst_tag_199769"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_199769" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.09</td>
<td class="s5 cl rt"><a href="mod1605.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod1605.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod1605.html#Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1605.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.63</td>
<td class="s6 cl rt"> 66.41</td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  2.63</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 54.13</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1590.html#inst_tag_197975" >PUFCC_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1094.html#inst_tag_106805" id="tag_urg_inst_106805">Ib</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod134.html#inst_tag_13036" id="tag_urg_inst_13036">Ica</a></td>
<td class="s7 cl rt"> 79.32</td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 36.36</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod171.html#inst_tag_13388" id="tag_urg_inst_13388">If</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.78</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod335.html#inst_tag_31170" id="tag_urg_inst_31170">Ifpa</a></td>
<td class="s0 cl rt">  2.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1538.html#inst_tag_187423" id="tag_urg_inst_187423">Io</a></td>
<td class="s0 cl rt">  5.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1723.html#inst_tag_208386" id="tag_urg_inst_208386">Ip</a></td>
<td class="s0 cl rt">  2.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod28.html#inst_tag_175" id="tag_urg_inst_175">Irspp</a></td>
<td class="s0 cl rt">  2.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1638.html#inst_tag_199916" id="tag_urg_inst_199916">It</a></td>
<td class="s0 cl rt">  2.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod822.html#inst_tag_75236" id="tag_urg_inst_75236">uci7337ba030b</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod356.html#inst_tag_31249" id="tag_urg_inst_31249">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod833.html#inst_tag_75541" id="tag_urg_inst_75541">upc_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod700.html#inst_tag_67904" id="tag_urg_inst_67904">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1907_0.html#inst_tag_230900" id="tag_urg_inst_230900">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1405_0.html#inst_tag_172227" id="tag_urg_inst_172227">ursrsg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod839.html#inst_tag_75557" id="tag_urg_inst_75557">uu922e3a49</a></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod412.html#inst_tag_31999" id="tag_urg_inst_31999">uua42ce297cd</a></td>
<td class="s0 cl rt">  2.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_89e772ed'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1605.html" >rsnoc_z_H_R_G_T2_U_U_89e772ed</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>62</td><td>37</td><td>59.68</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>11411</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>11416</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>11422</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>11430</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>11435</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>11452</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>11458</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>11462</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>11487</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>11576</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>11652</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>11663</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>11850</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>11855</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>11963</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
11410                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
11411      1/1          		if ( ! Sys_Clk_RstN )
11412      1/1          			u_3d2e &lt;= #1.0 ( 7'b0 );
11413      1/1          		else if ( u_5717 )
11414      <font color = "red">0/1     ==>  			u_3d2e &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );</font>
                        MISSING_ELSE
11415                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
11416      1/1          		if ( ! Sys_Clk_RstN )
11417      1/1          			u_77fb &lt;= #1.0 ( 3'b0 );
11418      1/1          		else if ( u_5717 )
11419      <font color = "red">0/1     ==>  			u_77fb &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );</font>
                        MISSING_ELSE
11420                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
11421                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
11422      1/1          		case ( uu_cc5c_caseSel )
11423      <font color = "red">0/1     ==>  			2'b01   : u_cc5c = 4'b0000 ;</font>
11424      <font color = "red">0/1     ==>  			2'b10   : u_cc5c = 4'b0100 ;</font>
11425      1/1          			2'b0    : u_cc5c = Req1_OpcT ;
11426      <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
11427                   		endcase
11428                   	end
11429                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
11430      1/1          		if ( ! Sys_Clk_RstN )
11431      1/1          			u_da22 &lt;= #1.0 ( 4'b0 );
11432      1/1          		else if ( u_5717 )
11433      <font color = "red">0/1     ==>  			u_da22 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );</font>
                        MISSING_ELSE
11434                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
11435      1/1          		if ( ! Sys_Clk_RstN )
11436      1/1          			u_31e2 &lt;= #1.0 ( 8'b0 );
11437      1/1          		else if ( u_5717 )
11438      <font color = "red">0/1     ==>  			u_31e2 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );</font>
                        MISSING_ELSE
11439                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
11440                   		.Clk( Sys_Clk )
11441                   	,	.Clk_ClkS( Sys_Clk_ClkS )
11442                   	,	.Clk_En( Sys_Clk_En )
11443                   	,	.Clk_EnS( Sys_Clk_EnS )
11444                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
11445                   	,	.Clk_RstN( Sys_Clk_RstN )
11446                   	,	.Clk_Tm( Sys_Clk_Tm )
11447                   	,	.O( u_bb4d )
11448                   	,	.Reset( NextRsp1 )
11449                   	,	.Set( CxtEn &amp; CxtId )
11450                   	);
11451                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
11452      1/1          		if ( ! Sys_Clk_RstN )
11453      1/1          			u_f3f5 &lt;= #1.0 ( 2'b0 );
11454      1/1          		else if ( u_5717 )
11455      <font color = "red">0/1     ==>  			u_f3f5 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );</font>
                        MISSING_ELSE
11456                   	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L14 uci7337ba030b( .I_43210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
11457                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
11458      1/1          		if ( ! Sys_Clk_RstN )
11459      1/1          			u_703a &lt;= #1.0 ( 5'b0 );
11460      1/1          		else if ( u_5717 )
11461      <font color = "red">0/1     ==>  			u_703a &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );</font>
                        MISSING_ELSE
11462      1/1          	always @( Cxt_0 or uu_4e00_caseSel ) begin		case ( uu_4e00_caseSel )
11463      1/1          			1'b1    : u_4e00 = Cxt_0 ;
11464      <font color = "red">0/1     ==>  			default : u_4e00 = 30'b0 ;</font>
11465                   		endcase
11466                   	end
11467                   	rsnoc_z_H_R_U_B_B_A274 Ib(
11468                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
11469                   	);
11470                   	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
11471                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
11472                   	);
11473                   	assign uRsp_Status_caseSel =
11474                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
11475                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
11476                   					&amp;	Rsp2_Status == 2'b01
11477                   				&amp;
11478                   				Rsp_Last
11479                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
11480                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
11481                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
11482                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
11483                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
11484                   		}
11485                   		;
11486                   	always @( uRsp_Status_caseSel ) begin
11487      1/1          		case ( uRsp_Status_caseSel )
11488      <font color = "red">0/1     ==>  			5'b00001 : Rsp_Status = 2'b10 ;</font>
11489      <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
11490      <font color = "red">0/1     ==>  			5'b00100 : Rsp_Status = 2'b10 ;</font>
11491      <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
11492      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
11493      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
11494                   		endcase
11495                   	end
11496                   	rsnoc_z_H_R_G_T2_P_U_d79d633a Ip(
11497                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
11498                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
11499                   	,	.Cxt_Echo( CxtPkt_Echo )
11500                   	,	.Cxt_Head( CxtPkt_Head )
11501                   	,	.Cxt_Len1( CxtPkt_Len1 )
11502                   	,	.Cxt_OpcT( CxtPkt_OpcT )
11503                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
11504                   	,	.CxtUsed( CxtUsed )
11505                   	,	.Rx_CxtId( 1'b1 )
11506                   	,	.Rx_Head( RxPkt_Head )
11507                   	,	.Rx_Last( RxPkt_Last )
11508                   	,	.Rx_Opc( RxPkt_Opc )
11509                   	,	.Rx_Pld( RxPkt_Pld )
11510                   	,	.Rx_Rdy( RxPkt_Rdy )
11511                   	,	.Rx_Status( RxPkt_Status )
11512                   	,	.Rx_Vld( RxPkt_Vld )
11513                   	,	.Sys_Clk( Sys_Clk )
11514                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
11515                   	,	.Sys_Clk_En( Sys_Clk_En )
11516                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
11517                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
11518                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
11519                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
11520                   	,	.Sys_Pwr_Idle( )
11521                   	,	.Sys_Pwr_WakeUp( )
11522                   	,	.Tx_Data( TxPkt_Data )
11523                   	,	.Tx_Head( TxPkt_Head )
11524                   	,	.Tx_Rdy( TxPkt_Rdy )
11525                   	,	.Tx_Tail( TxPkt_Tail )
11526                   	,	.Tx_Vld( TxPkt_Vld )
11527                   	,	.TxCxtId( TxPktCxtId )
11528                   	,	.TxLast( TxPktLast )
11529                   	);
11530                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
11531                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
11532                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
11533                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
11534                   		.CxtUsed( CxtUsed )
11535                   	,	.FreeCxt( CtxFreeId )
11536                   	,	.FreeVld( CxtFreeVld )
11537                   	,	.NewCxt( CxtId )
11538                   	,	.NewRdy( CxtRdy )
11539                   	,	.NewVld( CxtEn )
11540                   	,	.Sys_Clk( Sys_Clk )
11541                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
11542                   	,	.Sys_Clk_En( Sys_Clk_En )
11543                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
11544                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
11545                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
11546                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
11547                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
11548                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
11549                   	);
11550                   	assign Req1_AddMdL = Req1_AddNttp [30:8];
11551                   	rsnoc_z_H_R_G_T2_O_U_956ee3f7 Io(
11552                   		.Cxt_0( Cxt_0 )
11553                   	,	.CxtUsed( CxtUsed )
11554                   	,	.Rdy( OrdRdy )
11555                   	,	.Req_AddLd0( Req1_AddLd0 )
11556                   	,	.Req_AddMdL( Req1_AddMdL )
11557                   	,	.Req_Len1( Req1_Len1 )
11558                   	,	.Req_OpcT( Req1_OpcT )
11559                   	,	.Req_RouteId( Req1_RouteId )
11560                   	,	.Req_Strm( 1'b0 )
11561                   	,	.ReqRdy( TrnRdy )
11562                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
11563                   	,	.Sys_Clk( Sys_Clk )
11564                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
11565                   	,	.Sys_Clk_En( Sys_Clk_En )
11566                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
11567                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
11568                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
11569                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
11570                   	,	.Sys_Pwr_Idle( )
11571                   	,	.Sys_Pwr_WakeUp( )
11572                   	);
11573                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
11574                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
11575                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
11576      1/1          		if ( ! Sys_Clk_RstN )
11577      1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
11578      1/1          		else if ( NextTrn )
11579      <font color = "red">0/1     ==>  			ReqHead &lt;= #1.0 ( Pld_Last );</font>
                        MISSING_ELSE
11580                   	rsnoc_z_H_R_G_T2_T_U_d79d633a It(
11581                   		.AddrBase( IdInfo_0_AddrBase )
11582                   	,	.Cmd_Echo( Req1_Echo )
11583                   	,	.Cmd_Len1( Req1_Len1 )
11584                   	,	.Cmd_Lock( Req1_Lock )
11585                   	,	.Cmd_OpcT( Req1_OpcT )
11586                   	,	.Cmd_RawAddr( Req1_RawAddr )
11587                   	,	.Cmd_RouteId( Req1_RouteId )
11588                   	,	.Cmd_Status( Req1_Status )
11589                   	,	.Cmd_User( Req1_User )
11590                   	,	.Pld_Data( Pld_Data )
11591                   	,	.Pld_Last( Pld_Last )
11592                   	,	.Rdy( TrnRdy )
11593                   	,	.Rx_Data( RxErr_Data )
11594                   	,	.Rx_Head( RxErr_Head )
11595                   	,	.Rx_Rdy( RxErr_Rdy )
11596                   	,	.Rx_Tail( RxErr_Tail )
11597                   	,	.Rx_Vld( RxErr_Vld )
11598                   	,	.Sys_Clk( Sys_Clk )
11599                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
11600                   	,	.Sys_Clk_En( Sys_Clk_En )
11601                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
11602                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
11603                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
11604                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
11605                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
11606                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
11607                   	,	.Vld( TrnVld )
11608                   	);
11609                   	assign Req1_Addr = Req1_RawAddr;
11610                   	assign PipeIn_Addr = Req1_Addr;
11611                   	assign u_cb9b_0 = PipeIn_Addr;
11612                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
11613                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
11614                   	assign u_c4ee = Req1_Len1 [6:2];
11615                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
11616                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
11617                   	assign PipeIn_BurstType = Req1_BurstType;
11618                   	assign u_cb9b_1 = PipeIn_BurstType;
11619                   	assign u_cb9b_11 = PipeIn_Opc;
11620                   	assign PipeIn_Urg = Req1_Urg;
11621                   	assign u_cb9b_17 = PipeIn_Urg;
11622                   	assign PipeIn_User = Req1_User;
11623                   	assign u_cb9b_19 = PipeIn_User;
11624                   	assign PipeIn_Data = Pld_Data;
11625                   	assign u_cb9b_2 = PipeIn_Data;
11626                   	assign Req1_Fail = Req1_Status == 2'b11;
11627                   	assign PipeIn_Fail = Req1_Fail;
11628                   	assign u_cb9b_4 = PipeIn_Fail;
11629                   	assign PipeIn_Head = ReqHead;
11630                   	assign u_cb9b_6 = PipeIn_Head;
11631                   	assign PipeIn_Last = Pld_Last;
11632                   	assign u_cb9b_7 = PipeIn_Last;
11633                   	assign PipeIn_Len1 = Req1_Len1;
11634                   	assign u_cb9b_8 = PipeIn_Len1;
11635                   	assign PipeIn_Lock = Req1_Lock;
11636                   	assign u_cb9b_9 = PipeIn_Lock;
11637                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
11638                   	assign PostRdy = GenLcl_Req_Rdy;
11639                   	assign PipeOut_Urg = u_d4d9_17;
11640                   	assign PipeOut_Head = u_d4d9_6;
11641                   	assign PipeOutHead = PipeOut_Head;
11642                   	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
11643                   	assign uReq1_Opc_caseSel =
11644                   		{		Req1_OpcT == 4'b0110
11645                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
11646                   			,	Req1_OpcT == 4'b0011
11647                   			,	Req1_OpcT == 4'b0010
11648                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
11649                   		}
11650                   		;
11651                   	always @( uReq1_Opc_caseSel ) begin
11652      1/1          		case ( uReq1_Opc_caseSel )
11653      1/1          			5'b00001 : Req1_Opc = 3'b000 ;
11654      <font color = "red">0/1     ==>  			5'b00010 : Req1_Opc = 3'b010 ;</font>
11655      <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
11656      <font color = "red">0/1     ==>  			5'b01000 : Req1_Opc = 3'b100 ;</font>
11657      <font color = "red">0/1     ==>  			5'b10000 : Req1_Opc = 3'b101 ;</font>
11658      <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
11659                   		endcase
11660                   	end
11661                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
11662                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
11663      1/1          		case ( uPipeIn_Opc_caseSel )
11664      <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
11665      <font color = "red">0/1     ==>  			3'b010  : PipeIn_Opc = 3'b000 ;</font>
11666      <font color = "red">0/1     ==>  			3'b100  : PipeIn_Opc = 3'b100 ;</font>
11667      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
11668      <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
11669                   		endcase
11670                   	end
11671                   	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
11672                   		.Rx_0( u_cb9b_0 )
11673                   	,	.Rx_1( u_cb9b_1 )
11674                   	,	.Rx_11( u_cb9b_11 )
11675                   	,	.Rx_14( 1'b0 )
11676                   	,	.Rx_15( 1'b0 )
11677                   	,	.Rx_17( u_cb9b_17 )
11678                   	,	.Rx_19( u_cb9b_19 )
11679                   	,	.Rx_2( u_cb9b_2 )
11680                   	,	.Rx_4( u_cb9b_4 )
11681                   	,	.Rx_6( u_cb9b_6 )
11682                   	,	.Rx_7( u_cb9b_7 )
11683                   	,	.Rx_8( u_cb9b_8 )
11684                   	,	.Rx_9( u_cb9b_9 )
11685                   	,	.RxRdy( ReqRdy )
11686                   	,	.RxVld( ReqVld )
11687                   	,	.Sys_Clk( Sys_Clk )
11688                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
11689                   	,	.Sys_Clk_En( Sys_Clk_En )
11690                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
11691                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
11692                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
11693                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
11694                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
11695                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
11696                   	,	.Tx_0( u_d4d9_0 )
11697                   	,	.Tx_1( u_d4d9_1 )
11698                   	,	.Tx_11( u_d4d9_11 )
11699                   	,	.Tx_14( u_d4d9_14 )
11700                   	,	.Tx_15( u_d4d9_15 )
11701                   	,	.Tx_17( u_d4d9_17 )
11702                   	,	.Tx_19( u_d4d9_19 )
11703                   	,	.Tx_2( u_d4d9_2 )
11704                   	,	.Tx_4( u_d4d9_4 )
11705                   	,	.Tx_6( u_d4d9_6 )
11706                   	,	.Tx_7( u_d4d9_7 )
11707                   	,	.Tx_8( u_d4d9_8 )
11708                   	,	.Tx_9( u_d4d9_9 )
11709                   	,	.TxRdy( PipeOutRdy )
11710                   	,	.TxVld( PipeOutVld )
11711                   	);
11712                   	assign PipeOut_Addr = u_d4d9_0;
11713                   	assign GenLcl_Req_Addr = PipeOut_Addr;
11714                   	assign PipeOut_Data = u_d4d9_2;
11715                   	assign MyDatum = PipeOut_Data [35:0];
11716                   	assign MyData = { 2'b0 , MyDatum };
11717                   	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
11718                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
11719                   	);
11720                   	assign PipeOut_Fail = u_d4d9_4;
11721                   	assign NullBe = PipeOut_Fail;
11722                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
11723                   	assign GenLcl_Req_Vld = PostVld;
11724                   	assign PipeOut_Last = u_d4d9_7;
11725                   	assign GenLcl_Req_Last = PipeOut_Last;
11726                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
11727                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
11728                   	assign PipeOut_BurstType = u_d4d9_1;
11729                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
11730                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
11731                   	assign PipeOut_Len1 = u_d4d9_8;
11732                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
11733                   	assign PipeOut_Lock = u_d4d9_9;
11734                   	assign GenLcl_Req_Lock = PipeOut_Lock;
11735                   	assign PipeOut_Opc = u_d4d9_11;
11736                   	assign GenLcl_Req_Opc = PipeOut_Opc;
11737                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
11738                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
11739                   	assign PipeOut_SeqUnique = u_d4d9_15;
11740                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
11741                   	assign PipeOut_User = u_d4d9_19;
11742                   	assign GenLcl_Req_User = PipeOut_User;
11743                   	assign Rsp0_Rdy = Rsp1_Rdy;
11744                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
11745                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
11746                   		.Clk( Sys_Clk )
11747                   	,	.Clk_ClkS( Sys_Clk_ClkS )
11748                   	,	.Clk_En( Sys_Clk_En )
11749                   	,	.Clk_EnS( Sys_Clk_EnS )
11750                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
11751                   	,	.Clk_RstN( Sys_Clk_RstN )
11752                   	,	.Clk_Tm( Sys_Clk_Tm )
11753                   	,	.En( GenLcl_Req_Vld )
11754                   	,	.O( u_43f9 )
11755                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
11756                   	,	.Set( NullBe &amp; PipeOutHead )
11757                   	);
11758                   	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
11759                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
11760                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
11761                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
11762                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
11763                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
11764                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
11765                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
11766                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
11767                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
11768                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
11769                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
11770                   	,	.GenLcl_Req_User( GenLcl_Req_User )
11771                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
11772                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
11773                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
11774                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
11775                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
11776                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
11777                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
11778                   	,	.GenPrt_Req_Addr( u_Req_Addr )
11779                   	,	.GenPrt_Req_Be( u_Req_Be )
11780                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
11781                   	,	.GenPrt_Req_Data( u_Req_Data )
11782                   	,	.GenPrt_Req_Last( u_Req_Last )
11783                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
11784                   	,	.GenPrt_Req_Lock( u_Req_Lock )
11785                   	,	.GenPrt_Req_Opc( u_Req_Opc )
11786                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
11787                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
11788                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
11789                   	,	.GenPrt_Req_User( u_Req_User )
11790                   	,	.GenPrt_Req_Vld( u_Req_Vld )
11791                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
11792                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
11793                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
11794                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
11795                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
11796                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
11797                   	);
11798                   	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
11799                   		.GenLcl_Req_Addr( u_Req_Addr )
11800                   	,	.GenLcl_Req_Be( u_Req_Be )
11801                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
11802                   	,	.GenLcl_Req_Data( u_Req_Data )
11803                   	,	.GenLcl_Req_Last( u_Req_Last )
11804                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
11805                   	,	.GenLcl_Req_Lock( u_Req_Lock )
11806                   	,	.GenLcl_Req_Opc( u_Req_Opc )
11807                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
11808                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
11809                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
11810                   	,	.GenLcl_Req_User( u_Req_User )
11811                   	,	.GenLcl_Req_Vld( u_Req_Vld )
11812                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
11813                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
11814                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
11815                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
11816                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
11817                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
11818                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
11819                   	,	.GenPrt_Req_Be( Gen_Req_Be )
11820                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
11821                   	,	.GenPrt_Req_Data( Gen_Req_Data )
11822                   	,	.GenPrt_Req_Last( Gen_Req_Last )
11823                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
11824                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
11825                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
11826                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
11827                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
11828                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
11829                   	,	.GenPrt_Req_User( Gen_Req_User )
11830                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
11831                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
11832                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
11833                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
11834                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
11835                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
11836                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
11837                   	,	.Sys_Clk( Sys_Clk )
11838                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
11839                   	,	.Sys_Clk_En( Sys_Clk_En )
11840                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
11841                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
11842                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
11843                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
11844                   	,	.Sys_Pwr_Idle( u_70_Idle )
11845                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
11846                   	);
11847                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
11848                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
11849                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
11850      1/1          		if ( ! Sys_Clk_RstN )
11851      1/1          			Load &lt;= #1.0 ( 2'b0 );
11852      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
11853                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
11854                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
11855      1/1          		if ( ! Sys_Clk_RstN )
11856      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
11857      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
11858                   	assign RxInt_Rdy = RxIn_Rdy;
11859                   	assign Rx_Rdy = RxInt_Rdy;
11860                   	assign WakeUp_Rx = Rx_Vld;
11861                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
11862                   	assign u_f14a = RxIn_Data [106:93];
11863                   	assign Translation_0_Aperture = u_f14a [13:5];
11864                   	assign TxBypData = TxIn_Data [37:0];
11865                   	assign TxLcl_Data =
11866                   		{			{	TxIn_Data [107]
11867                   			,	TxIn_Data [106:93]
11868                   			,	TxIn_Data [92:89]
11869                   			,	TxIn_Data [88:87]
11870                   			,	TxIn_Data [86:80]
11871                   			,	TxIn_Data [79:49]
11872                   			,	TxIn_Data [48:41]
11873                   			,	TxIn_Data [40:38]
11874                   			}
11875                   		,
11876                   		TxBypData
11877                   		};
11878                   	assign Tx_Data = { TxLcl_Data [107:38] , TxLcl_Data [37:0] };
11879                   	assign TxLcl_Head = TxIn_Head;
11880                   	assign Tx_Head = TxLcl_Head;
11881                   	assign TxLcl_Tail = TxIn_Tail;
11882                   	assign Tx_Tail = TxLcl_Tail;
11883                   	assign TxLcl_Vld = TxIn_Vld;
11884                   	assign Tx_Vld = TxLcl_Vld;
11885                   	assign WakeUp_Other = 1'b0;
11886                   	assign u_fd35_Data_Datum0_Be = TxIn_Data [8];
11887                   	assign Dbg_Tx_Data_Datum0_Be = u_fd35_Data_Datum0_Be;
11888                   	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
11889                   	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
11890                   	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
11891                   	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;
11892                   	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
11893                   	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
11894                   	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
11895                   	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
11896                   	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
11897                   	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
11898                   	assign u_fd35_Hdr_Status = TxIn_Data [88:87];
11899                   	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
11900                   	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
11901                   	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
11902                   	assign u_fd35_Hdr_Lock = TxIn_Data [107];
11903                   	assign Dbg_Tx_Hdr_Lock = u_fd35_Hdr_Lock;
11904                   	assign u_fd35_Hdr_Echo = TxIn_Data [40:38];
11905                   	assign Dbg_Tx_Hdr_Echo = u_fd35_Hdr_Echo;
11906                   	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
11907                   	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;
11908                   	assign u_fd35_Hdr_User = TxIn_Data [48:41];
11909                   	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;
11910                   	assign u_fd35_Hdr_Opc = TxIn_Data [92:89];
11911                   	assign Dbg_Tx_Hdr_Opc = u_fd35_Hdr_Opc;
11912                   	assign u_fd35_Hdr_RouteId = TxIn_Data [106:93];
11913                   	assign Dbg_Tx_Hdr_RouteId = u_fd35_Hdr_RouteId;
11914                   	assign u_a9bf_Data_Last = RxIn_Data [37];
11915                   	assign Dbg_Rx_Data_Last = u_a9bf_Data_Last;
11916                   	assign u_a9bf_Data_Err = RxIn_Data [36];
11917                   	assign Dbg_Rx_Data_Err = u_a9bf_Data_Err;
11918                   	assign u_a9bf_Data_Datum1_Be = RxIn_Data [17];
11919                   	assign Dbg_Rx_Data_Datum1_Be = u_a9bf_Data_Datum1_Be;
11920                   	assign u_a9bf_Data_Datum1_Byte = RxIn_Data [16:9];
11921                   	assign Dbg_Rx_Data_Datum1_Byte = u_a9bf_Data_Datum1_Byte;
11922                   	assign u_a9bf_Data_Datum0_Be = RxIn_Data [8];
11923                   	assign Dbg_Rx_Data_Datum0_Be = u_a9bf_Data_Datum0_Be;
11924                   	assign u_a9bf_Data_Datum0_Byte = RxIn_Data [7:0];
11925                   	assign Dbg_Rx_Data_Datum0_Byte = u_a9bf_Data_Datum0_Byte;
11926                   	assign u_a9bf_Data_Datum3_Be = RxIn_Data [35];
11927                   	assign Dbg_Rx_Data_Datum3_Be = u_a9bf_Data_Datum3_Be;
11928                   	assign u_a9bf_Data_Datum3_Byte = RxIn_Data [34:27];
11929                   	assign Dbg_Rx_Data_Datum3_Byte = u_a9bf_Data_Datum3_Byte;
11930                   	assign u_a9bf_Data_Datum2_Be = RxIn_Data [26];
11931                   	assign Dbg_Rx_Data_Datum2_Be = u_a9bf_Data_Datum2_Be;
11932                   	assign u_a9bf_Data_Datum2_Byte = RxIn_Data [25:18];
11933                   	assign Dbg_Rx_Data_Datum2_Byte = u_a9bf_Data_Datum2_Byte;
11934                   	assign u_a9bf_Hdr_Status = RxIn_Data [88:87];
11935                   	assign Dbg_Rx_Hdr_Status = u_a9bf_Hdr_Status;
11936                   	assign u_a9bf_Hdr_Addr = RxIn_Data [79:49];
11937                   	assign Dbg_Rx_Hdr_Addr = u_a9bf_Hdr_Addr;
11938                   	assign u_a9bf_Hdr_Lock = RxIn_Data [107];
11939                   	assign Dbg_Rx_Hdr_Lock = u_a9bf_Hdr_Lock;
11940                   	assign u_a9bf_Hdr_Echo = RxIn_Data [40:38];
11941                   	assign Dbg_Rx_Hdr_Echo = u_a9bf_Hdr_Echo;
11942                   	assign u_a9bf_Hdr_Len1 = RxIn_Data [86:80];
11943                   	assign Dbg_Rx_Hdr_Len1 = u_a9bf_Hdr_Len1;
11944                   	assign u_a9bf_Hdr_User = RxIn_Data [48:41];
11945                   	assign Dbg_Rx_Hdr_User = u_a9bf_Hdr_User;
11946                   	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
11947                   	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
11948                   	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];
11949                   	assign Dbg_Rx_Hdr_RouteId = u_a9bf_Hdr_RouteId;
11950                   	assign u_fd35_Data_Last = TxIn_Data [37];
11951                   	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
11952                   	assign u_fd35_Data_Err = TxIn_Data [36];
11953                   	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;
11954                   	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];
11955                   	assign Dbg_Tx_Data_Datum1_Be = u_fd35_Data_Datum1_Be;
11956                   	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
11957                   	assign Dbg_Tx_Data_Datum1_Byte = u_fd35_Data_Datum1_Byte;
11958                   	assign u_5ddf = CxtUsed;
11959                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
11960                   	// synopsys translate_off
11961                   	// synthesis translate_off
11962                   	always @( posedge Sys_Clk )
11963      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
11964      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
11965      <font color = "grey">unreachable  </font>				dontStop = 0;
11966      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
11967      <font color = "grey">unreachable  </font>				if (!dontStop) begin
11968      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
11969      <font color = "grey">unreachable  </font>					$stop;
11970                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
11971                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1605.html" >rsnoc_z_H_R_G_T2_U_U_89e772ed</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       11414
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       11419
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       11433
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       11438
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       11455
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       11461
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       11616
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       11847
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1605.html" >rsnoc_z_H_R_G_T2_U_U_89e772ed</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">51</td>
<td class="rt">4</td>
<td class="rt">7.84  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1004</td>
<td class="rt">11</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">502</td>
<td class="rt">7</td>
<td class="rt">1.39  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">502</td>
<td class="rt">4</td>
<td class="rt">0.80  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">51</td>
<td class="rt">4</td>
<td class="rt">7.84  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1004</td>
<td class="rt">11</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">502</td>
<td class="rt">7</td>
<td class="rt">1.39  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">502</td>
<td class="rt">4</td>
<td class="rt">0.80  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Load[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1605.html" >rsnoc_z_H_R_G_T2_U_U_89e772ed</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">25</td>
<td class="rt">43.10 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">11616</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">11847</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">11411</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">11416</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">11422</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">11430</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">11435</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">11452</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">11458</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">11462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">11487</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">11576</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">11652</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">11663</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">11850</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">11855</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
11616      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
11847      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
11411      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
11412      			u_3d2e <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
11413      		else if ( u_5717 )
           		     <font color = "red">-2-</font>  
11414      			u_3d2e <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
11416      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
11417      			u_77fb <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
11418      		else if ( u_5717 )
           		     <font color = "red">-2-</font>  
11419      			u_77fb <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
11422      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
11423      			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
11424      			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "red">			==></font>
11425      			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
11426      			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
11430      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
11431      			u_da22 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
11432      		else if ( u_5717 )
           		     <font color = "red">-2-</font>  
11433      			u_da22 <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
11435      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
11436      			u_31e2 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
11437      		else if ( u_5717 )
           		     <font color = "red">-2-</font>  
11438      			u_31e2 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
11452      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
11453      			u_f3f5 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
11454      		else if ( u_5717 )
           		     <font color = "red">-2-</font>  
11455      			u_f3f5 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
11458      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
11459      			u_703a <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
11460      		else if ( u_5717 )
           		     <font color = "red">-2-</font>  
11461      			u_703a <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
11462      	always @( Cxt_0 or uu_4e00_caseSel ) begin		case ( uu_4e00_caseSel )
           	                           <font color = "red">-1-</font>               		               
11463      			1'b1    : u_4e00 = Cxt_0 ;
           <font color = "green">			==></font>
11464      			default : u_4e00 = 30'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
11487      		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
11488      			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "red">			==></font>
11489      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
11490      			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "red">			==></font>
11491      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
11492      			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
11493      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
11576      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
11577      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
11578      		else if ( NextTrn )
           		     <font color = "red">-2-</font>  
11579      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
11652      		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
11653      			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
11654      			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "red">			==></font>
11655      			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
11656      			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "red">			==></font>
11657      			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "red">			==></font>
11658      			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
11663      		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
11664      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
11665      			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
11666      			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "red">			==></font>
11667      			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
11668      			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
11850      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
11851      			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
11852      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
11855      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
11856      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
11857      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_199769">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_89e772ed">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
