{"Source Block": ["oh/eproto_tx/hdl/eproto_tx.v@77:124@HdlStmProcess", "   //# Logic\n   //############\n\n   // TODO: Bursts\n\n   always @( posedge txlclk_p or reset ) begin\n\n      if( reset ) begin\n\n         emtx_ack    <= 1'b0;\n         txframe_p   <= 'd0;\n         txdata_p    <= 'd0;\n\n      end else begin\n\n         if( emtx_access & ~emtx_ack ) begin\n\n            emtx_ack  <= 1'b1;\n            txframe_p <= 8'h3F;\n            txdata_p  <=\n               { 8'd0,  // Not used\n                 8'd0,\n                 ~emtx_write, 7'd0,   // B0- TODO: For bursts, add the inc bit\n                 emtx_ctrlmode, emtx_dstaddr[31:28], // B1\n                 emtx_dstaddr[27:4],  // B2, B3, B4\n                 emtx_dstaddr[3:0], emtx_datamode, emtx_write, emtx_access // B5\n                 };\n         end else if( emtx_ack ) begin // if ( emtx_access & ~emtx_ack )\n\n            emtx_ack  <= 1'b0;\n            txframe_p <= 8'hFF;\n            txdata_p  <= { emtx_data, emtx_srcaddr };\n            \n         end else begin\n\n            emtx_ack    <= 1'b0;\n            txframe_p <= 8'h00;\n            txdata_p  <= 64'd0;\n\n         end\n\n      end // else: !if( reset )\n   end // always @ ( posedge txlclk_p or reset )\n   \n   //#############################\n   //# Wait signals\n   //#############################\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[82, "   always @( posedge txlclk_p or reset ) begin\n"]], "Add": [[82, "   always @( posedge txlclk_p or posedge reset ) begin\n"]]}}