
*** Running vivado
    with args -log smile_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source smile_rom.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source smile_rom.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 319.055 ; gain = 80.039
INFO: [Synth 8-638] synthesizing module 'smile_rom' [e:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/ip/smile_rom/synth/smile_rom.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'smile_rom' (11#1) [e:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/ip/smile_rom/synth/smile_rom.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:04:08 ; elapsed = 00:04:34 . Memory (MB): peak = 525.289 ; gain = 286.273
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:08 ; elapsed = 00:04:36 . Memory (MB): peak = 525.289 ; gain = 286.273
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.396 . Memory (MB): peak = 610.117 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:04:50 ; elapsed = 00:05:34 . Memory (MB): peak = 610.117 ; gain = 371.102
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:50 ; elapsed = 00:05:34 . Memory (MB): peak = 610.117 ; gain = 371.102
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:50 ; elapsed = 00:05:35 . Memory (MB): peak = 610.117 ; gain = 371.102
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:52 ; elapsed = 00:05:37 . Memory (MB): peak = 610.117 ; gain = 371.102
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:55 ; elapsed = 00:05:41 . Memory (MB): peak = 610.117 ; gain = 371.102
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:36 ; elapsed = 00:06:27 . Memory (MB): peak = 626.387 ; gain = 387.371
Finished Timing Optimization : Time (s): cpu = 00:05:36 ; elapsed = 00:06:28 . Memory (MB): peak = 626.387 ; gain = 387.371
Finished Technology Mapping : Time (s): cpu = 00:05:36 ; elapsed = 00:06:28 . Memory (MB): peak = 645.672 ; gain = 406.656
Finished IO Insertion : Time (s): cpu = 00:05:41 ; elapsed = 00:06:33 . Memory (MB): peak = 645.672 ; gain = 406.656
Finished Renaming Generated Instances : Time (s): cpu = 00:05:41 ; elapsed = 00:06:33 . Memory (MB): peak = 645.672 ; gain = 406.656
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:41 ; elapsed = 00:06:33 . Memory (MB): peak = 645.672 ; gain = 406.656
Finished Renaming Generated Ports : Time (s): cpu = 00:05:41 ; elapsed = 00:06:33 . Memory (MB): peak = 645.672 ; gain = 406.656
Finished Handling Custom Attributes : Time (s): cpu = 00:05:41 ; elapsed = 00:06:33 . Memory (MB): peak = 645.672 ; gain = 406.656
Finished Renaming Generated Nets : Time (s): cpu = 00:05:41 ; elapsed = 00:06:33 . Memory (MB): peak = 645.672 ; gain = 406.656

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT2       |     2|
|2     |LUT3       |     1|
|3     |LUT6       |     9|
|4     |RAMB18E1   |     1|
|5     |RAMB18E1_1 |     1|
|6     |RAMB36E1   |     1|
|7     |RAMB36E1_1 |     1|
|8     |RAMB36E1_2 |     1|
|9     |FDRE       |     6|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:05:41 ; elapsed = 00:06:33 . Memory (MB): peak = 645.672 ; gain = 406.656
synth_design: Time (s): cpu = 00:05:47 ; elapsed = 00:06:44 . Memory (MB): peak = 648.051 ; gain = 409.660
