{ "__class__" : "IProg", "name" : "assembler", "imports" : [ "Prelude" ], "types" : [ { "__class__" : "IDataType", "name" : "assembler.Instruction", "constructors" : [ { "__class__" : "IConstructor", "name" : "assembler.Jump", "arity" : 1 }, { "__class__" : "IConstructor", "name" : "assembler.Label", "arity" : 1 } ] }, { "__class__" : "IDataType", "name" : "assembler.LabelId", "constructors" : [ { "__class__" : "IConstructor", "name" : "assembler.L0", "arity" : 0 }, { "__class__" : "IConstructor", "name" : "assembler.L1", "arity" : 0 }, { "__class__" : "IConstructor", "name" : "assembler.L2", "arity" : 0 }, { "__class__" : "IConstructor", "name" : "assembler.L3", "arity" : 0 }, { "__class__" : "IConstructor", "name" : "assembler.L4", "arity" : 0 }, { "__class__" : "IConstructor", "name" : "assembler.L5", "arity" : 0 }, { "__class__" : "IConstructor", "name" : "assembler.L6", "arity" : 0 }, { "__class__" : "IConstructor", "name" : "assembler.L7", "arity" : 0 }, { "__class__" : "IConstructor", "name" : "assembler.L8", "arity" : 0 }, { "__class__" : "IConstructor", "name" : "assembler.L9", "arity" : 0 } ] } ], "functions" : [ { "__class__" : "IFunction", "name" : "assembler._inst#Prelude.Data#assembler.Instruction", "arity" : 0, "vis" : { "__class__" : "Public" }, "needed" : [  ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude._Dict#Data", "exprs" : [ { "__class__" : "IFPCall", "name" : "assembler._impl#===#Prelude.Data#assembler.Instruction", "missing" : 2, "exprs" : [  ] }, { "__class__" : "IFPCall", "name" : "assembler._impl#aValue#Prelude.Data#assembler.Instruction", "missing" : 1, "exprs" : [  ] } ] } } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#===#Prelude.Data#assembler.Instruction", "arity" : 2, "vis" : { "__class__" : "Public" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 1 }, { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 1, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 1, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.Jump", "arity" : 1, "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 3 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 3, "expr" : { "__class__" : "IVarAccess", "vid" : 1, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#===#Prelude.Data#assembler.Instruction_CASE0", "exprs" : [ { "__class__" : "IVar", "vid" : 2 }, { "__class__" : "IVar", "vid" : 3 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.Label", "arity" : 1, "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 6 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 6, "expr" : { "__class__" : "IVarAccess", "vid" : 1, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#===#Prelude.Data#assembler.Instruction_CASE1", "exprs" : [ { "__class__" : "IVar", "vid" : 2 }, { "__class__" : "IVar", "vid" : 6 } ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#===#Prelude.Data#assembler.Instruction_CASE1", "arity" : 2, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 }, { "__class__" : "IVarDecl", "vid" : 6 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 6, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.Jump", "arity" : 1, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.Label", "arity" : 1, "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 8 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 8, "expr" : { "__class__" : "IVarAccess", "vid" : 2, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId", "exprs" : [ { "__class__" : "IVar", "vid" : 6 }, { "__class__" : "IVar", "vid" : 8 } ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#===#Prelude.Data#assembler.Instruction_CASE0", "arity" : 2, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 }, { "__class__" : "IVarDecl", "vid" : 3 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 3, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.Jump", "arity" : 1, "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 4 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 4, "expr" : { "__class__" : "IVarAccess", "vid" : 2, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId", "exprs" : [ { "__class__" : "IVar", "vid" : 3 }, { "__class__" : "IVar", "vid" : 4 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.Label", "arity" : 1, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#aValue#Prelude.Data#assembler.Instruction", "arity" : 1, "vis" : { "__class__" : "Public" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 1 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 1, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 1, "branches" : [ { "__class__" : "IConsBranch", "name" : "Prelude.()", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IOr", "lhs" : { "__class__" : "ICCall", "name" : "assembler.Jump", "exprs" : [ { "__class__" : "IFCall", "name" : "assembler._impl#aValue#Prelude.Data#assembler.LabelId", "exprs" : [ { "__class__" : "ICCall", "name" : "Prelude.()", "exprs" : [  ] } ] } ] }, "rhs" : { "__class__" : "ICCall", "name" : "assembler.Label", "exprs" : [ { "__class__" : "IFCall", "name" : "assembler._impl#aValue#Prelude.Data#assembler.LabelId", "exprs" : [ { "__class__" : "ICCall", "name" : "Prelude.()", "exprs" : [  ] } ] } ] } } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._inst#Prelude.Data#assembler.LabelId", "arity" : 0, "vis" : { "__class__" : "Public" }, "needed" : [  ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude._Dict#Data", "exprs" : [ { "__class__" : "IFPCall", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId", "missing" : 2, "exprs" : [  ] }, { "__class__" : "IFPCall", "name" : "assembler._impl#aValue#Prelude.Data#assembler.LabelId", "missing" : 1, "exprs" : [  ] } ] } } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId", "arity" : 2, "vis" : { "__class__" : "Public" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 1 }, { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 1, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 1, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE0", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE1", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE2", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE3", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE4", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE5", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE6", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE7", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE8", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE9", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE9", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE8", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE7", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE6", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE5", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE4", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE3", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE2", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE1", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#===#Prelude.Data#assembler.LabelId_CASE0", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#aValue#Prelude.Data#assembler.LabelId", "arity" : 1, "vis" : { "__class__" : "Public" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 1 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 1, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 1, "branches" : [ { "__class__" : "IConsBranch", "name" : "Prelude.()", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IOr", "lhs" : { "__class__" : "IOr", "lhs" : { "__class__" : "IOr", "lhs" : { "__class__" : "IOr", "lhs" : { "__class__" : "IOr", "lhs" : { "__class__" : "IOr", "lhs" : { "__class__" : "IOr", "lhs" : { "__class__" : "IOr", "lhs" : { "__class__" : "IOr", "lhs" : { "__class__" : "ICCall", "name" : "assembler.L0", "exprs" : [  ] }, "rhs" : { "__class__" : "ICCall", "name" : "assembler.L1", "exprs" : [  ] } }, "rhs" : { "__class__" : "ICCall", "name" : "assembler.L2", "exprs" : [  ] } }, "rhs" : { "__class__" : "ICCall", "name" : "assembler.L3", "exprs" : [  ] } }, "rhs" : { "__class__" : "ICCall", "name" : "assembler.L4", "exprs" : [  ] } }, "rhs" : { "__class__" : "ICCall", "name" : "assembler.L5", "exprs" : [  ] } }, "rhs" : { "__class__" : "ICCall", "name" : "assembler.L6", "exprs" : [  ] } }, "rhs" : { "__class__" : "ICCall", "name" : "assembler.L7", "exprs" : [  ] } }, "rhs" : { "__class__" : "ICCall", "name" : "assembler.L8", "exprs" : [  ] } }, "rhs" : { "__class__" : "ICCall", "name" : "assembler.L9", "exprs" : [  ] } } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._inst#Prelude.Eq#assembler.LabelId", "arity" : 0, "vis" : { "__class__" : "Public" }, "needed" : [  ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude._Dict#Eq", "exprs" : [ { "__class__" : "IFPCall", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId", "missing" : 2, "exprs" : [  ] }, { "__class__" : "IFCall", "name" : "assembler._impl#/=#Prelude.Eq#assembler.LabelId", "exprs" : [  ] } ] } } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId", "arity" : 2, "vis" : { "__class__" : "Public" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 1 }, { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 1, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 1, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE0", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE1", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE2", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE3", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE4", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE5", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE6", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE7", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE8", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE9", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE9", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE8", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE7", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE6", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE5", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE4", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE3", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE2", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE1", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#==#Prelude.Eq#assembler.LabelId_CASE0", "arity" : 1, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 2 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 2, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.L0", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L1", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L2", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L3", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L4", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L5", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L6", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L7", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L8", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.L9", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler._impl#/=#Prelude.Eq#assembler.LabelId", "arity" : 0, "vis" : { "__class__" : "Public" }, "needed" : [  ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFPCall", "name" : "Prelude._def#/=#Prelude.Eq", "missing" : 2, "exprs" : [ { "__class__" : "IFCall", "name" : "assembler._inst#Prelude.Eq#assembler.LabelId", "exprs" : [  ] } ] } } } } }, { "__class__" : "IFunction", "name" : "assembler.assembler", "arity" : 3, "vis" : { "__class__" : "Public" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 1 }, { "__class__" : "IVarDecl", "vid" : 2 }, { "__class__" : "IVarDecl", "vid" : 3 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 1, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } }, { "__class__" : "IVarAssign", "vid" : 3, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 2 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 1, "branches" : [ { "__class__" : "IConsBranch", "name" : "Prelude.[]", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.[]", "exprs" : [  ] } } } }, { "__class__" : "IConsBranch", "name" : "Prelude.:", "arity" : 2, "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 4 }, { "__class__" : "IVarDecl", "vid" : 5 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 4, "expr" : { "__class__" : "IVarAccess", "vid" : 1, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 5, "expr" : { "__class__" : "IVarAccess", "vid" : 1, "path" : [ 1 ] } } ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler.assembler_CASE0", "exprs" : [ { "__class__" : "IVar", "vid" : 4 }, { "__class__" : "IVar", "vid" : 2 }, { "__class__" : "IVar", "vid" : 5 }, { "__class__" : "IVar", "vid" : 3 } ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler.assembler_CASE0", "arity" : 4, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 4 }, { "__class__" : "IVarDecl", "vid" : 2 }, { "__class__" : "IVarDecl", "vid" : 5 }, { "__class__" : "IVarDecl", "vid" : 3 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 4, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } }, { "__class__" : "IVarAssign", "vid" : 5, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 2 ] } }, { "__class__" : "IVarAssign", "vid" : 3, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 3 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 4, "branches" : [ { "__class__" : "IConsBranch", "name" : "assembler.Jump", "arity" : 1, "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 6 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 6, "expr" : { "__class__" : "IVarAccess", "vid" : 4, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler.assembler_FREE1", "exprs" : [ { "__class__" : "IVar", "vid" : 6 }, { "__class__" : "IVar", "vid" : 2 }, { "__class__" : "IVar", "vid" : 5 }, { "__class__" : "IVar", "vid" : 3 } ] } } } }, { "__class__" : "IConsBranch", "name" : "assembler.Label", "arity" : 1, "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 9 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 9, "expr" : { "__class__" : "IVarAccess", "vid" : 4, "path" : [ 0 ] } } ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler.assembler_FREE3", "exprs" : [ { "__class__" : "IVar", "vid" : 9 }, { "__class__" : "IVar", "vid" : 2 }, { "__class__" : "IVar", "vid" : 5 }, { "__class__" : "IVar", "vid" : 3 } ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler.assembler_FREE3", "arity" : 4, "vis" : { "__class__" : "Private" }, "needed" : [  ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 9 }, { "__class__" : "IVarDecl", "vid" : 2 }, { "__class__" : "IVarDecl", "vid" : 5 }, { "__class__" : "IVarDecl", "vid" : 3 }, { "__class__" : "IFreeDecl", "vid" : 10 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 9, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } }, { "__class__" : "IVarAssign", "vid" : 5, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 2 ] } }, { "__class__" : "IVarAssign", "vid" : 3, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 3 ] } } ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler.assembler_COMPLEXCASE4", "exprs" : [ { "__class__" : "IVar", "vid" : 5 }, { "__class__" : "IVar", "vid" : 10 }, { "__class__" : "IVar", "vid" : 3 }, { "__class__" : "IFCall", "name" : "Prelude.=:=", "exprs" : [ { "__class__" : "IVar", "vid" : 10 }, { "__class__" : "IFCall", "name" : "assembler.insertST", "exprs" : [ { "__class__" : "IFCall", "name" : "assembler._inst#Prelude.Eq#assembler.LabelId", "exprs" : [  ] }, { "__class__" : "IVar", "vid" : 9 }, { "__class__" : "IVar", "vid" : 3 }, { "__class__" : "IVar", "vid" : 2 } ] } ] } ] } } } } }, { "__class__" : "IFunction", "name" : "assembler.assembler_COMPLEXCASE4", "arity" : 4, "vis" : { "__class__" : "Private" }, "needed" : [ 3 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 5 }, { "__class__" : "IVarDecl", "vid" : 10 }, { "__class__" : "IVarDecl", "vid" : 3 }, { "__class__" : "IVarDecl", "vid" : 11 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 5, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 10, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } }, { "__class__" : "IVarAssign", "vid" : 3, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 2 ] } }, { "__class__" : "IVarAssign", "vid" : 11, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 3 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 11, "branches" : [ { "__class__" : "IConsBranch", "name" : "Prelude.False", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IExempt" } } }, { "__class__" : "IConsBranch", "name" : "Prelude.True", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler.assembler", "exprs" : [ { "__class__" : "IVar", "vid" : 5 }, { "__class__" : "IVar", "vid" : 10 }, { "__class__" : "IVar", "vid" : 3 } ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler.assembler_FREE1", "arity" : 4, "vis" : { "__class__" : "Private" }, "needed" : [  ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 6 }, { "__class__" : "IVarDecl", "vid" : 2 }, { "__class__" : "IVarDecl", "vid" : 5 }, { "__class__" : "IVarDecl", "vid" : 3 }, { "__class__" : "IFreeDecl", "vid" : 7 }, { "__class__" : "IFreeDecl", "vid" : 8 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 6, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } }, { "__class__" : "IVarAssign", "vid" : 5, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 2 ] } }, { "__class__" : "IVarAssign", "vid" : 3, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 3 ] } } ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler.assembler_COMPLEXCASE2", "exprs" : [ { "__class__" : "IVar", "vid" : 7 }, { "__class__" : "IVar", "vid" : 5 }, { "__class__" : "IVar", "vid" : 8 }, { "__class__" : "IVar", "vid" : 3 }, { "__class__" : "IFCall", "name" : "assembler.lookupST", "exprs" : [ { "__class__" : "IFCall", "name" : "assembler._inst#Prelude.Data#assembler.LabelId", "exprs" : [  ] }, { "__class__" : "IFCall", "name" : "assembler._inst#Prelude.Eq#assembler.LabelId", "exprs" : [  ] }, { "__class__" : "IFCall", "name" : "Prelude._inst#Prelude.Data#Prelude.Int", "exprs" : [  ] }, { "__class__" : "IVar", "vid" : 6 }, { "__class__" : "IVar", "vid" : 2 }, { "__class__" : "IVar", "vid" : 7 }, { "__class__" : "IVar", "vid" : 8 } ] } ] } } } } }, { "__class__" : "IFunction", "name" : "assembler.assembler_COMPLEXCASE2", "arity" : 5, "vis" : { "__class__" : "Private" }, "needed" : [ 4 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 7 }, { "__class__" : "IVarDecl", "vid" : 5 }, { "__class__" : "IVarDecl", "vid" : 8 }, { "__class__" : "IVarDecl", "vid" : 3 }, { "__class__" : "IVarDecl", "vid" : 9 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 7, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 5, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } }, { "__class__" : "IVarAssign", "vid" : 8, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 2 ] } }, { "__class__" : "IVarAssign", "vid" : 3, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 3 ] } }, { "__class__" : "IVarAssign", "vid" : 9, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 4 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 9, "branches" : [ { "__class__" : "IConsBranch", "name" : "Prelude.False", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IExempt" } } }, { "__class__" : "IConsBranch", "name" : "Prelude.True", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.:", "exprs" : [ { "__class__" : "ILit", "lit" : { "__class__" : "IInt", "value" : 9 } }, { "__class__" : "ICCall", "name" : "Prelude.:", "exprs" : [ { "__class__" : "IVar", "vid" : 7 }, { "__class__" : "IFCall", "name" : "assembler.assembler", "exprs" : [ { "__class__" : "IVar", "vid" : 5 }, { "__class__" : "IVar", "vid" : 8 }, { "__class__" : "IFCall", "name" : "Prelude._impl#+#Prelude.Num#Prelude.Int", "exprs" : [ { "__class__" : "IVar", "vid" : 3 }, { "__class__" : "ILit", "lit" : { "__class__" : "IInt", "value" : 2 } } ] } ] } ] } ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler.insertST", "arity" : 4, "vis" : { "__class__" : "Public" }, "needed" : [ 3 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 1 }, { "__class__" : "IVarDecl", "vid" : 2 }, { "__class__" : "IVarDecl", "vid" : 3 }, { "__class__" : "IVarDecl", "vid" : 4 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 1, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } }, { "__class__" : "IVarAssign", "vid" : 3, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 2 ] } }, { "__class__" : "IVarAssign", "vid" : 4, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 3 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 4, "branches" : [ { "__class__" : "IConsBranch", "name" : "Prelude.[]", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.:", "exprs" : [ { "__class__" : "ICCall", "name" : "Prelude.(,)", "exprs" : [ { "__class__" : "IVar", "vid" : 2 }, { "__class__" : "IVar", "vid" : 3 } ] }, { "__class__" : "ICCall", "name" : "Prelude.[]", "exprs" : [  ] } ] } } } }, { "__class__" : "IConsBranch", "name" : "Prelude.:", "arity" : 2, "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 5 }, { "__class__" : "IVarDecl", "vid" : 6 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 5, "expr" : { "__class__" : "IVarAccess", "vid" : 4, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 6, "expr" : { "__class__" : "IVarAccess", "vid" : 4, "path" : [ 1 ] } } ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler.insertST_CASE0", "exprs" : [ { "__class__" : "IVar", "vid" : 5 }, { "__class__" : "IVar", "vid" : 1 }, { "__class__" : "IVar", "vid" : 2 }, { "__class__" : "IVar", "vid" : 3 }, { "__class__" : "IVar", "vid" : 6 } ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler.insertST_CASE0", "arity" : 5, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 5 }, { "__class__" : "IVarDecl", "vid" : 1 }, { "__class__" : "IVarDecl", "vid" : 2 }, { "__class__" : "IVarDecl", "vid" : 3 }, { "__class__" : "IVarDecl", "vid" : 6 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 5, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 1, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } }, { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 2 ] } }, { "__class__" : "IVarAssign", "vid" : 3, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 3 ] } }, { "__class__" : "IVarAssign", "vid" : 6, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 4 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 5, "branches" : [ { "__class__" : "IConsBranch", "name" : "Prelude.(,)", "arity" : 2, "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 7 }, { "__class__" : "IVarDecl", "vid" : 8 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 7, "expr" : { "__class__" : "IVarAccess", "vid" : 5, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 8, "expr" : { "__class__" : "IVarAccess", "vid" : 5, "path" : [ 1 ] } } ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IOr", "lhs" : { "__class__" : "IFCall", "name" : "assembler.insertST_COMPLEXCASE1", "exprs" : [ { "__class__" : "IVar", "vid" : 7 }, { "__class__" : "IVar", "vid" : 8 }, { "__class__" : "IVar", "vid" : 6 }, { "__class__" : "IFCall", "name" : "Prelude.&", "exprs" : [ { "__class__" : "IFCall", "name" : "Prelude.=:=", "exprs" : [ { "__class__" : "IFCall", "name" : "Prelude.apply", "exprs" : [ { "__class__" : "IFCall", "name" : "Prelude.apply", "exprs" : [ { "__class__" : "IFCall", "name" : "Prelude.==", "exprs" : [ { "__class__" : "IVar", "vid" : 1 } ] }, { "__class__" : "IVar", "vid" : 2 } ] }, { "__class__" : "IVar", "vid" : 7 } ] }, { "__class__" : "ICCall", "name" : "Prelude.True", "exprs" : [  ] } ] }, { "__class__" : "IFCall", "name" : "Prelude.=:=", "exprs" : [ { "__class__" : "IVar", "vid" : 3 }, { "__class__" : "IVar", "vid" : 8 } ] } ] } ] }, "rhs" : { "__class__" : "IFCall", "name" : "assembler.insertST_COMPLEXCASE2", "exprs" : [ { "__class__" : "IVar", "vid" : 7 }, { "__class__" : "IVar", "vid" : 8 }, { "__class__" : "IVar", "vid" : 1 }, { "__class__" : "IVar", "vid" : 2 }, { "__class__" : "IVar", "vid" : 3 }, { "__class__" : "IVar", "vid" : 6 }, { "__class__" : "IFCall", "name" : "Prelude.=:=", "exprs" : [ { "__class__" : "IFCall", "name" : "Prelude.apply", "exprs" : [ { "__class__" : "IFCall", "name" : "Prelude.apply", "exprs" : [ { "__class__" : "IFCall", "name" : "Prelude.==", "exprs" : [ { "__class__" : "IVar", "vid" : 1 } ] }, { "__class__" : "IVar", "vid" : 2 } ] }, { "__class__" : "IVar", "vid" : 7 } ] }, { "__class__" : "ICCall", "name" : "Prelude.False", "exprs" : [  ] } ] } ] } } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler.insertST_COMPLEXCASE2", "arity" : 7, "vis" : { "__class__" : "Private" }, "needed" : [ 6 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 7 }, { "__class__" : "IVarDecl", "vid" : 8 }, { "__class__" : "IVarDecl", "vid" : 1 }, { "__class__" : "IVarDecl", "vid" : 2 }, { "__class__" : "IVarDecl", "vid" : 3 }, { "__class__" : "IVarDecl", "vid" : 6 }, { "__class__" : "IVarDecl", "vid" : 9 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 7, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 8, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } }, { "__class__" : "IVarAssign", "vid" : 1, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 2 ] } }, { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 3 ] } }, { "__class__" : "IVarAssign", "vid" : 3, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 4 ] } }, { "__class__" : "IVarAssign", "vid" : 6, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 5 ] } }, { "__class__" : "IVarAssign", "vid" : 9, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 6 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 9, "branches" : [ { "__class__" : "IConsBranch", "name" : "Prelude.False", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IExempt" } } }, { "__class__" : "IConsBranch", "name" : "Prelude.True", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.:", "exprs" : [ { "__class__" : "ICCall", "name" : "Prelude.(,)", "exprs" : [ { "__class__" : "IVar", "vid" : 7 }, { "__class__" : "IVar", "vid" : 8 } ] }, { "__class__" : "IFCall", "name" : "assembler.insertST", "exprs" : [ { "__class__" : "IVar", "vid" : 1 }, { "__class__" : "IVar", "vid" : 2 }, { "__class__" : "IVar", "vid" : 3 }, { "__class__" : "IVar", "vid" : 6 } ] } ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler.insertST_COMPLEXCASE1", "arity" : 4, "vis" : { "__class__" : "Private" }, "needed" : [ 3 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 7 }, { "__class__" : "IVarDecl", "vid" : 8 }, { "__class__" : "IVarDecl", "vid" : 6 }, { "__class__" : "IVarDecl", "vid" : 9 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 7, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 8, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } }, { "__class__" : "IVarAssign", "vid" : 6, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 2 ] } }, { "__class__" : "IVarAssign", "vid" : 9, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 3 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 9, "branches" : [ { "__class__" : "IConsBranch", "name" : "Prelude.False", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IExempt" } } }, { "__class__" : "IConsBranch", "name" : "Prelude.True", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "ICCall", "name" : "Prelude.:", "exprs" : [ { "__class__" : "ICCall", "name" : "Prelude.(,)", "exprs" : [ { "__class__" : "IVar", "vid" : 7 }, { "__class__" : "IVar", "vid" : 8 } ] }, { "__class__" : "IVar", "vid" : 6 } ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler.lookupST", "arity" : 7, "vis" : { "__class__" : "Public" }, "needed" : [ 4 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 1 }, { "__class__" : "IVarDecl", "vid" : 2 }, { "__class__" : "IVarDecl", "vid" : 3 }, { "__class__" : "IVarDecl", "vid" : 4 }, { "__class__" : "IVarDecl", "vid" : 5 }, { "__class__" : "IVarDecl", "vid" : 6 }, { "__class__" : "IVarDecl", "vid" : 7 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 1, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } }, { "__class__" : "IVarAssign", "vid" : 3, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 2 ] } }, { "__class__" : "IVarAssign", "vid" : 4, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 3 ] } }, { "__class__" : "IVarAssign", "vid" : 5, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 4 ] } }, { "__class__" : "IVarAssign", "vid" : 6, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 5 ] } }, { "__class__" : "IVarAssign", "vid" : 7, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 6 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 5, "branches" : [ { "__class__" : "IConsBranch", "name" : "Prelude.[]", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "Prelude.=:=", "exprs" : [ { "__class__" : "IVar", "vid" : 7 }, { "__class__" : "ICCall", "name" : "Prelude.:", "exprs" : [ { "__class__" : "ICCall", "name" : "Prelude.(,)", "exprs" : [ { "__class__" : "IVar", "vid" : 4 }, { "__class__" : "IVar", "vid" : 6 } ] }, { "__class__" : "ICCall", "name" : "Prelude.[]", "exprs" : [  ] } ] } ] } } } }, { "__class__" : "IConsBranch", "name" : "Prelude.:", "arity" : 2, "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 8 }, { "__class__" : "IVarDecl", "vid" : 9 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 8, "expr" : { "__class__" : "IVarAccess", "vid" : 5, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 9, "expr" : { "__class__" : "IVarAccess", "vid" : 5, "path" : [ 1 ] } } ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler.lookupST_CASE0", "exprs" : [ { "__class__" : "IVar", "vid" : 8 }, { "__class__" : "IVar", "vid" : 1 }, { "__class__" : "IVar", "vid" : 2 }, { "__class__" : "IVar", "vid" : 3 }, { "__class__" : "IVar", "vid" : 4 }, { "__class__" : "IVar", "vid" : 6 }, { "__class__" : "IVar", "vid" : 7 }, { "__class__" : "IVar", "vid" : 9 } ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler.lookupST_CASE0", "arity" : 8, "vis" : { "__class__" : "Private" }, "needed" : [ 0 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 8 }, { "__class__" : "IVarDecl", "vid" : 1 }, { "__class__" : "IVarDecl", "vid" : 2 }, { "__class__" : "IVarDecl", "vid" : 3 }, { "__class__" : "IVarDecl", "vid" : 4 }, { "__class__" : "IVarDecl", "vid" : 6 }, { "__class__" : "IVarDecl", "vid" : 7 }, { "__class__" : "IVarDecl", "vid" : 9 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 8, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 1, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } }, { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 2 ] } }, { "__class__" : "IVarAssign", "vid" : 3, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 3 ] } }, { "__class__" : "IVarAssign", "vid" : 4, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 4 ] } }, { "__class__" : "IVarAssign", "vid" : 6, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 5 ] } }, { "__class__" : "IVarAssign", "vid" : 7, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 6 ] } }, { "__class__" : "IVarAssign", "vid" : 9, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 7 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 8, "branches" : [ { "__class__" : "IConsBranch", "name" : "Prelude.(,)", "arity" : 2, "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 10 }, { "__class__" : "IVarDecl", "vid" : 11 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 10, "expr" : { "__class__" : "IVarAccess", "vid" : 8, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 11, "expr" : { "__class__" : "IVarAccess", "vid" : 8, "path" : [ 1 ] } } ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler.lookupST_COMPLEXCASE1", "exprs" : [ { "__class__" : "IVar", "vid" : 1 }, { "__class__" : "IVar", "vid" : 2 }, { "__class__" : "IVar", "vid" : 3 }, { "__class__" : "IVar", "vid" : 4 }, { "__class__" : "IVar", "vid" : 6 }, { "__class__" : "IVar", "vid" : 7 }, { "__class__" : "IVar", "vid" : 10 }, { "__class__" : "IVar", "vid" : 11 }, { "__class__" : "IVar", "vid" : 9 }, { "__class__" : "IFCall", "name" : "Prelude.apply", "exprs" : [ { "__class__" : "IFCall", "name" : "Prelude.apply", "exprs" : [ { "__class__" : "IFCall", "name" : "Prelude.==", "exprs" : [ { "__class__" : "IVar", "vid" : 2 } ] }, { "__class__" : "IVar", "vid" : 4 } ] }, { "__class__" : "IVar", "vid" : 10 } ] } ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler.lookupST_COMPLEXCASE1", "arity" : 10, "vis" : { "__class__" : "Private" }, "needed" : [ 9 ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 1 }, { "__class__" : "IVarDecl", "vid" : 2 }, { "__class__" : "IVarDecl", "vid" : 3 }, { "__class__" : "IVarDecl", "vid" : 4 }, { "__class__" : "IVarDecl", "vid" : 6 }, { "__class__" : "IVarDecl", "vid" : 7 }, { "__class__" : "IVarDecl", "vid" : 10 }, { "__class__" : "IVarDecl", "vid" : 11 }, { "__class__" : "IVarDecl", "vid" : 9 }, { "__class__" : "IVarDecl", "vid" : 13 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 1, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } }, { "__class__" : "IVarAssign", "vid" : 3, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 2 ] } }, { "__class__" : "IVarAssign", "vid" : 4, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 3 ] } }, { "__class__" : "IVarAssign", "vid" : 6, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 4 ] } }, { "__class__" : "IVarAssign", "vid" : 7, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 5 ] } }, { "__class__" : "IVarAssign", "vid" : 10, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 6 ] } }, { "__class__" : "IVarAssign", "vid" : 11, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 7 ] } }, { "__class__" : "IVarAssign", "vid" : 9, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 8 ] } }, { "__class__" : "IVarAssign", "vid" : 13, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 9 ] } } ], "stmt" : { "__class__" : "ICaseCons", "vid" : 13, "branches" : [ { "__class__" : "IConsBranch", "name" : "Prelude.False", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler.lookupST_FREE2", "exprs" : [ { "__class__" : "IVar", "vid" : 1 }, { "__class__" : "IVar", "vid" : 2 }, { "__class__" : "IVar", "vid" : 3 }, { "__class__" : "IVar", "vid" : 4 }, { "__class__" : "IVar", "vid" : 9 }, { "__class__" : "IVar", "vid" : 6 }, { "__class__" : "IVar", "vid" : 7 }, { "__class__" : "IVar", "vid" : 10 }, { "__class__" : "IVar", "vid" : 11 } ] } } } }, { "__class__" : "IConsBranch", "name" : "Prelude.True", "arity" : 0, "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "Prelude.&", "exprs" : [ { "__class__" : "IFCall", "name" : "Prelude.=:=", "exprs" : [ { "__class__" : "IVar", "vid" : 6 }, { "__class__" : "IVar", "vid" : 11 } ] }, { "__class__" : "IFCall", "name" : "Prelude.=:=", "exprs" : [ { "__class__" : "IVar", "vid" : 7 }, { "__class__" : "ICCall", "name" : "Prelude.:", "exprs" : [ { "__class__" : "ICCall", "name" : "Prelude.(,)", "exprs" : [ { "__class__" : "IVar", "vid" : 10 }, { "__class__" : "IVar", "vid" : 11 } ] }, { "__class__" : "IVar", "vid" : 9 } ] } ] } ] } } } } ] } } } }, { "__class__" : "IFunction", "name" : "assembler.lookupST_FREE2", "arity" : 9, "vis" : { "__class__" : "Private" }, "needed" : [  ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [ { "__class__" : "IVarDecl", "vid" : 1 }, { "__class__" : "IVarDecl", "vid" : 2 }, { "__class__" : "IVarDecl", "vid" : 3 }, { "__class__" : "IVarDecl", "vid" : 4 }, { "__class__" : "IVarDecl", "vid" : 9 }, { "__class__" : "IVarDecl", "vid" : 6 }, { "__class__" : "IVarDecl", "vid" : 7 }, { "__class__" : "IVarDecl", "vid" : 10 }, { "__class__" : "IVarDecl", "vid" : 11 }, { "__class__" : "IFreeDecl", "vid" : 12 } ], "assigns" : [ { "__class__" : "IVarAssign", "vid" : 1, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 0 ] } }, { "__class__" : "IVarAssign", "vid" : 2, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 1 ] } }, { "__class__" : "IVarAssign", "vid" : 3, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 2 ] } }, { "__class__" : "IVarAssign", "vid" : 4, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 3 ] } }, { "__class__" : "IVarAssign", "vid" : 9, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 4 ] } }, { "__class__" : "IVarAssign", "vid" : 6, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 5 ] } }, { "__class__" : "IVarAssign", "vid" : 7, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 6 ] } }, { "__class__" : "IVarAssign", "vid" : 10, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 7 ] } }, { "__class__" : "IVarAssign", "vid" : 11, "expr" : { "__class__" : "IVarAccess", "vid" : 0, "path" : [ 8 ] } } ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "Prelude.&", "exprs" : [ { "__class__" : "IFCall", "name" : "assembler.lookupST", "exprs" : [ { "__class__" : "IVar", "vid" : 1 }, { "__class__" : "IVar", "vid" : 2 }, { "__class__" : "IVar", "vid" : 3 }, { "__class__" : "IVar", "vid" : 4 }, { "__class__" : "IVar", "vid" : 9 }, { "__class__" : "IVar", "vid" : 6 }, { "__class__" : "IVar", "vid" : 12 } ] }, { "__class__" : "IFCall", "name" : "Prelude.=:=", "exprs" : [ { "__class__" : "IVar", "vid" : 7 }, { "__class__" : "ICCall", "name" : "Prelude.:", "exprs" : [ { "__class__" : "ICCall", "name" : "Prelude.(,)", "exprs" : [ { "__class__" : "IVar", "vid" : 10 }, { "__class__" : "IVar", "vid" : 11 } ] }, { "__class__" : "IVar", "vid" : 12 } ] } ] } ] } } } } }, { "__class__" : "IFunction", "name" : "assembler.main", "arity" : 0, "vis" : { "__class__" : "Public" }, "needed" : [  ], "body" : { "__class__" : "IFuncBody", "block" : { "__class__" : "IBlock", "vardecls" : [  ], "assigns" : [  ], "stmt" : { "__class__" : "IReturn", "expr" : { "__class__" : "IFCall", "name" : "assembler.assembler", "exprs" : [ { "__class__" : "ICCall", "name" : "Prelude.:", "exprs" : [ { "__class__" : "ICCall", "name" : "assembler.Label", "exprs" : [ { "__class__" : "ICCall", "name" : "assembler.L0", "exprs" : [  ] } ] }, { "__class__" : "ICCall", "name" : "Prelude.:", "exprs" : [ { "__class__" : "ICCall", "name" : "assembler.Jump", "exprs" : [ { "__class__" : "ICCall", "name" : "assembler.L1", "exprs" : [  ] } ] }, { "__class__" : "ICCall", "name" : "Prelude.:", "exprs" : [ { "__class__" : "ICCall", "name" : "assembler.Jump", "exprs" : [ { "__class__" : "ICCall", "name" : "assembler.L0", "exprs" : [  ] } ] }, { "__class__" : "ICCall", "name" : "Prelude.:", "exprs" : [ { "__class__" : "ICCall", "name" : "assembler.Label", "exprs" : [ { "__class__" : "ICCall", "name" : "assembler.L1", "exprs" : [  ] } ] }, { "__class__" : "ICCall", "name" : "Prelude.[]", "exprs" : [  ] } ] } ] } ] } ] }, { "__class__" : "ICCall", "name" : "Prelude.[]", "exprs" : [  ] }, { "__class__" : "ILit", "lit" : { "__class__" : "IInt", "value" : 0 } } ] } } } } } ] }