Item(by='duskwuff', descendants=None, kids=None, score=None, time=1602778808, title=None, item_type='comment', url=None, parent=24786024, text='There&#x27;s a reason for that. <i>Another</i> errata for the same part explains that:<p>&gt; If an interrupt occurs during an CPU AHB burst read access to one SDRAM internal bank followed by a second read to another SDRAM internal bank, it may result in wrong data read if all the conditions below are met:<p>&gt; • SDRAM read FIFO enabled. RBURST bit is set in the FMC_SDCR1 register<p>&gt; • An interrupt occurs while CPU is performing an AHB incrementing bursts read access of unspecified length (using LDM = Load Multiple instruction) to one SDRAM internal bank and followed by another CPU read access to another SDRAM internal bank.')