Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls opened at Sun Feb 01 16:08:29 EST 2026
Execute         send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         write_component -config /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
Execute         write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Command       open_solution done; 0.21 sec.
Command     open_component done; 0.21 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command       create_platform done; 4.42 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command       ap_part_info done; 0.17 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.75 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.59 sec.
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.46 seconds. CPU system time: 0.11 seconds. Elapsed time: 8.18 seconds; current allocated memory: 690.215 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.92 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.14 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.46 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.39 seconds. CPU system time: 1.11 seconds. Elapsed time: 6.63 seconds; current allocated memory: 692.074 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.g.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 3.24 sec.
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.06 sec.
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,918 Compile/Link (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,918 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 665 Unroll/Inline (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 665 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 267 Unroll/Inline (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 267 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 247 Unroll/Inline (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 247 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 230 Unroll/Inline (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 232 Array/Struct (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 232 Array/Struct (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 235 Array/Struct (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 238 Array/Struct (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 238 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 248 Array/Struct (step 5) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 246 Performance (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 244 Performance (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 244 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 244 Performance (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 244 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 244 Performance (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 244 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 248 HW Transforms (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 269 HW Transforms (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_15_1'(top.cpp:15:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:15:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_60_9'(top.cpp:60:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:60:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.71 seconds. CPU system time: 1.1 seconds. Elapsed time: 9.91 seconds; current allocated memory: 701.645 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 701.645 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 702.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 702.273 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 716.555 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 715.766 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.31 sec.
Command       elaborate done; 16.85 sec.
Execute       ap_eval exec zip -j /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.13 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         create_clock 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_kernel
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: top_kernel
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.38 seconds; current allocated memory: 716.160 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 716.160 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 718.004 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.adb 
Execute         db_write -model top_kernel -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel 
Execute         export_constraint_db -f -tool general -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.design.xml 
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: top_kernel
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_sdiv_38ns_24s_38_42_seq_1.
INFO-FLOW: Append model top_kernel_sdiv_38ns_24s_38_42_seq_1
INFO-FLOW: Found component top_kernel_mul_24s_17s_41_1_1.
INFO-FLOW: Append model top_kernel_mul_24s_17s_41_1_1
INFO-FLOW: Found component top_kernel_A_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_kernel_A_1_RAM_AUTO_1R1W
INFO-FLOW: Found component top_kernel_A_m_axi.
INFO-FLOW: Append model top_kernel_A_m_axi
INFO-FLOW: Found component top_kernel_C_m_axi.
INFO-FLOW: Append model top_kernel_C_m_axi
INFO-FLOW: Found component top_kernel_control_s_axi.
INFO-FLOW: Append model top_kernel_control_s_axi
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_sdiv_38ns_24s_38_42_seq_1 top_kernel_mul_24s_17s_41_1_1 top_kernel_A_1_RAM_AUTO_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi top_kernel
INFO-FLOW: Generating /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_sdiv_38ns_24s_38_42_seq_1
INFO-FLOW: To file: write model top_kernel_mul_24s_17s_41_1_1
INFO-FLOW: To file: write model top_kernel_A_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_kernel_A_m_axi
INFO-FLOW: To file: write model top_kernel_C_m_axi
INFO-FLOW: To file: write model top_kernel_control_s_axi
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.19 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.26 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db' modelList='top_kernel_sdiv_38ns_24s_38_42_seq_1
top_kernel_mul_24s_17s_41_1_1
top_kernel_A_1_RAM_AUTO_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel
' expOnly='0'
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.62 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.91 seconds; current allocated memory: 725.766 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_sdiv_38ns_24s_38_42_seq_1
top_kernel_mul_24s_17s_41_1_1
top_kernel_A_1_RAM_AUTO_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command         ap_part_info done; 0.12 sec.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME A_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME A DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME C_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME C DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel} INST2MODULE {top_kernel top_kernel} INSTDATA {top_kernel {DEPTH 1 CHILDREN {}}} MODULEDATA {top_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_1_U SOURCE top.cpp:12 VARIABLE A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 22 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 16384 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_1_U SOURCE top.cpp:13 VARIABLE C_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 22 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 16384 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_U SOURCE top.cpp:22 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 22 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 16384 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln15_fu_445_p2 SOURCE top.cpp:15 VARIABLE icmp_ln15 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_451_p2 SOURCE top.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln16_fu_474_p2 SOURCE top.cpp:16 VARIABLE icmp_ln16 LOOP VITIS_LOOP_16_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_480_p2 SOURCE top.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_16_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_490_p2 SOURCE top.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_16_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_510_p2 SOURCE top.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_25_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_516_p2 SOURCE top.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_25_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln29_fu_539_p2 SOURCE top.cpp:29 VARIABLE icmp_ln29 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_545_p2 SOURCE top.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_2_fu_555_p2 SOURCE top.cpp:30 VARIABLE add_ln30_2 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_641_p2 SOURCE top.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_647_p2 SOURCE top.cpp:30 VARIABLE add_ln30_1 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln30_fu_669_p2 SOURCE top.cpp:30 VARIABLE xor_ln30 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln30_fu_675_p2 SOURCE top.cpp:30 VARIABLE and_ln30 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln30_1_fu_681_p2 SOURCE top.cpp:30 VARIABLE xor_ln30_1 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln30_fu_687_p3 SOURCE top.cpp:30 VARIABLE select_ln30 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME row_sum_fu_695_p3 SOURCE top.cpp:30 VARIABLE row_sum LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_569_p2 SOURCE top.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_25_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln34_fu_595_p2 SOURCE top.cpp:34 VARIABLE xor_ln34 LOOP VITIS_LOOP_25_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln34_fu_601_p2 SOURCE top.cpp:34 VARIABLE and_ln34 LOOP VITIS_LOOP_25_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln34_1_fu_607_p2 SOURCE top.cpp:34 VARIABLE xor_ln34_1 LOOP VITIS_LOOP_25_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln34_fu_613_p3 SOURCE top.cpp:34 VARIABLE select_ln34 LOOP VITIS_LOOP_25_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME denom_1_fu_621_p3 SOURCE top.cpp:34 VARIABLE denom_1 LOOP VITIS_LOOP_25_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_fu_703_p2 SOURCE top.cpp:37 VARIABLE icmp_ln37 LOOP VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_709_p2 SOURCE top.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_719_p2 SOURCE top.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_seq LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_seq_1_U1 SOURCE top.cpp:38 VARIABLE sdiv_ln38 LOOP VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln38_fu_776_p2 SOURCE top.cpp:38 VARIABLE icmp_ln38 LOOP VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln38_1_fu_782_p2 SOURCE top.cpp:38 VARIABLE icmp_ln38_1 LOOP VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_fu_788_p2 SOURCE top.cpp:38 VARIABLE or_ln38 LOOP VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln38_fu_794_p2 SOURCE top.cpp:38 VARIABLE xor_ln38 LOOP VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln38_fu_800_p2 SOURCE top.cpp:38 VARIABLE and_ln38 LOOP VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln38_1_fu_806_p2 SOURCE top.cpp:38 VARIABLE xor_ln38_1 LOOP VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_1_fu_812_p2 SOURCE top.cpp:38 VARIABLE or_ln38_1 LOOP VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln38_1_fu_818_p2 SOURCE top.cpp:38 VARIABLE and_ln38_1 LOOP VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_fu_824_p3 SOURCE top.cpp:38 VARIABLE select_ln38 LOOP VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_2_fu_832_p2 SOURCE top.cpp:38 VARIABLE or_ln38_2 LOOP VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_1_fu_838_p3 SOURCE top.cpp:38 VARIABLE select_ln38_1 LOOP VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln43_fu_850_p2 SOURCE top.cpp:43 VARIABLE icmp_ln43 LOOP VITIS_LOOP_43_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_856_p2 SOURCE top.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln47_fu_890_p2 SOURCE top.cpp:47 VARIABLE icmp_ln47 LOOP VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_896_p2 SOURCE top.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_2_fu_914_p2 SOURCE top.cpp:48 VARIABLE add_ln48_2 LOOP VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_1000_p2 SOURCE top.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_1006_p2 SOURCE top.cpp:48 VARIABLE add_ln48_1 LOOP VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln48_fu_1028_p2 SOURCE top.cpp:48 VARIABLE xor_ln48 LOOP VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln48_fu_1034_p2 SOURCE top.cpp:48 VARIABLE and_ln48 LOOP VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln48_1_fu_1040_p2 SOURCE top.cpp:48 VARIABLE xor_ln48_1 LOOP VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_fu_1046_p3 SOURCE top.cpp:48 VARIABLE select_ln48 LOOP VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME col_sum_fu_1054_p3 SOURCE top.cpp:48 VARIABLE col_sum LOOP VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln52_fu_940_p2 SOURCE top.cpp:52 VARIABLE sub_ln52 LOOP VITIS_LOOP_43_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln52_1_fu_960_p2 SOURCE top.cpp:52 VARIABLE sub_ln52_1 LOOP VITIS_LOOP_43_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_fu_980_p3 SOURCE top.cpp:52 VARIABLE scale LOOP VITIS_LOOP_43_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_fu_1062_p2 SOURCE top.cpp:55 VARIABLE icmp_ln55 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_1068_p2 SOURCE top.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_1_fu_1086_p2 SOURCE top.cpp:56 VARIABLE add_ln56_1 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U2 SOURCE top.cpp:56 VARIABLE mul_ln56 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_1151_p2 SOURCE top.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln56_fu_1165_p2 SOURCE top.cpp:56 VARIABLE xor_ln56 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln56_fu_1171_p2 SOURCE top.cpp:56 VARIABLE and_ln56 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_1195_p2 SOURCE top.cpp:56 VARIABLE icmp_ln56 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_1_fu_1211_p2 SOURCE top.cpp:56 VARIABLE icmp_ln56_1 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_2_fu_1217_p2 SOURCE top.cpp:56 VARIABLE icmp_ln56_2 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln56_fu_1223_p3 SOURCE top.cpp:56 VARIABLE select_ln56 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln56_1_fu_1231_p2 SOURCE top.cpp:56 VARIABLE xor_ln56_1 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln56_1_fu_1237_p2 SOURCE top.cpp:56 VARIABLE and_ln56_1 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln56_1_fu_1243_p3 SOURCE top.cpp:56 VARIABLE select_ln56_1 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln56_2_fu_1251_p2 SOURCE top.cpp:56 VARIABLE and_ln56_2 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln56_2_fu_1257_p2 SOURCE top.cpp:56 VARIABLE xor_ln56_2 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln56_fu_1263_p2 SOURCE top.cpp:56 VARIABLE or_ln56 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln56_3_fu_1269_p2 SOURCE top.cpp:56 VARIABLE xor_ln56_3 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln56_3_fu_1275_p2 SOURCE top.cpp:56 VARIABLE and_ln56_3 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln56_4_fu_1281_p2 SOURCE top.cpp:56 VARIABLE and_ln56_4 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln56_2_fu_1287_p2 SOURCE top.cpp:56 VARIABLE or_ln56_2 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln56_4_fu_1293_p2 SOURCE top.cpp:56 VARIABLE xor_ln56_4 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln56_5_fu_1299_p2 SOURCE top.cpp:56 VARIABLE and_ln56_5 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln56_2_fu_1305_p3 SOURCE top.cpp:56 VARIABLE select_ln56_2 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln56_1_fu_1313_p2 SOURCE top.cpp:56 VARIABLE or_ln56_1 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln56_3_fu_1319_p3 SOURCE top.cpp:56 VARIABLE select_ln56_3 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_1330_p2 SOURCE top.cpp:60 VARIABLE icmp_ln60 LOOP VITIS_LOOP_60_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_1336_p2 SOURCE top.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln61_fu_1354_p2 SOURCE top.cpp:61 VARIABLE icmp_ln61 LOOP VITIS_LOOP_61_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_1360_p2 SOURCE top.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_61_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_1370_p2 SOURCE top.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_61_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 68 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.84 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.07 seconds; current allocated memory: 730.258 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 2.51 sec.
Command     csynth_design done; 27.67 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:27; Allocated memory: 57.043 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.56 sec.
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command       ap_part_info done; 0.14 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/host.cpp -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/host.cpp /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.96 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command       ap_part_info done; 0.12 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/top.cpp -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/top.cpp /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 3 sec.
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command       ap_part_info done; 0.12 sec.
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.36 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 74.48 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 110.85 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:50; Allocated memory: 26.133 MB.
Execute     export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
Execute       config_export -flow=impl -format=ip_catalog 
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute       ::AP::init_summary_file vivado-impl 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.58 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=0
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=7 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_sdiv_38ns_24s_38_42_seq_1
top_kernel_mul_24s_17s_41_1_1
top_kernel_A_1_RAM_AUTO_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_kernel_ TopModuleNoPrefix top_kernel TopModuleWithPrefix top_kernel' export_design_flow='impl' impl_dir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f8c2e2f6c08' export_design_flow='impl' export_rpt='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f8c2e2800e8' export_design_flow='syn' export_rpt='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s project_1/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
Command     export_design done; 634.62 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:10:34; Allocated memory: 2.934 MB.
Execute     cleanup_all 
Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls opened at Sun Feb 01 18:42:47 EST 2026
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         set_part xczu3eg-sbva484-1-e 
Execute           create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command           create_platform done; 4.84 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.15 sec.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 5.09 sec.
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute         config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute         send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute         config_compile -pipeline_loops=0 
Execute         send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute         config_export -flow=impl 
Execute         send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute         config_export -format=ip_catalog 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         send_msg_by_id INFO @200-2174@%s%s component /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute         apply_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
Execute           send_msg_by_id INFO @200-1465@%s 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
Execute           add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
Execute           add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
Execute           set_top top_kernel 
Execute           send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
Execute           send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute           send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute           config_compile -complex-mul-dsp=0 
Execute           send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute           config_export -flow=impl 
Execute           send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
Execute           set_part xczu3eg-sbva484-1-e 
Execute             create_platform xczu3eg-sbva484-1-e -board  
Command             create_platform done; 0.27 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command             ap_source done; 0.14 sec.
Execute             ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute             config_compile -quiet -complex-mul-dsp=0 
Command           set_part done; 0.51 sec.
Execute           send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
Execute           create_clock -period 10ns 
Execute           send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
Execute           config_export -flow=impl 
Command         apply_ini done; 0.82 sec.
Execute         write_component -config /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
Execute         write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Command       open_solution done; 6.05 sec.
Command     open_component done; 6.06 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
Command       create_platform done; 0.26 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.51 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.57 sec.
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.51 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.26 seconds; current allocated memory: 806.586 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.err.log
ERROR: [HLS 207-3776] use of undeclared identifier 'A' (top.cpp:11:38)
WARNING: [HLS 207-5557] invalid variable expr  (top.cpp:11:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'tmp' (top.cpp:12:38)
WARNING: [HLS 207-5557] invalid variable expr  (top.cpp:12:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'C' (top.cpp:13:38)
WARNING: [HLS 207-5557] invalid variable expr  (top.cpp:13:38)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 1.41 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 9.64 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 16.051 MB.
Command   ap_source done; error code: 1; 16.23 sec.
Execute   cleanup_all 
Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls opened at Sun Feb 01 18:45:00 EST 2026
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         set_part xczu3eg-sbva484-1-e 
Execute           create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command           create_platform done; 4.03 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.18 sec.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 4.31 sec.
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute         config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute         send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute         config_compile -pipeline_loops=0 
Execute         send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute         config_compile -complex-mul-dsp=0 
Execute         send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute         config_export -flow=impl 
Execute         send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute         config_export -format=ip_catalog 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         send_msg_by_id INFO @200-2174@%s%s component /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute         apply_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
Execute           send_msg_by_id INFO @200-1465@%s 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
Execute           add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
Execute           add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
Execute           set_top top_kernel 
Execute           send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
Execute           send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute           send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute           config_compile -complex-mul-dsp=0 
Execute           send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute           config_export -flow=impl 
Execute           send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
Execute           set_part xczu3eg-sbva484-1-e 
Execute             create_platform xczu3eg-sbva484-1-e -board  
Command             create_platform done; 0.25 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command             ap_source done; 0.12 sec.
Execute             ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute             config_compile -quiet -complex-mul-dsp=0 
Command           set_part done; 0.47 sec.
Execute           send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
Execute           create_clock -period 10ns 
Execute           send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
Execute           config_export -flow=impl 
Command         apply_ini done; 0.71 sec.
Execute         write_component -config /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
Execute         write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Command       open_solution done; 5.14 sec.
Command     open_component done; 5.15 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
Command       create_platform done; 0.25 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.46 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.56 sec.
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.5 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.21 seconds; current allocated memory: 806.574 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.77 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.11 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.49 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command         ap_part_info done; 0.11 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.11 seconds. CPU system time: 1.16 seconds. Elapsed time: 6.41 seconds; current allocated memory: 808.227 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.g.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.11 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.49 sec.
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.26 sec.
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,921 Compile/Link (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,921 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,429 Unroll/Inline (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,429 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 660 Unroll/Inline (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 660 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 613 Unroll/Inline (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 613 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 587 Unroll/Inline (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 587 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,426 Array/Struct (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,426 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,055 Array/Struct (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,055 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,058 Array/Struct (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,058 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,061 Array/Struct (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,061 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,071 Array/Struct (step 5) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,071 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,069 Performance (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,069 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,067 Performance (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,067 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,675 Performance (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,675 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,044 Performance (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 3,044 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,048 HW Transforms (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 3,048 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,063 HW Transforms (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 3,063 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_7' (top.cpp:54:26) in function 'top_kernel' partially with a factor of 4 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_64_8' (top.cpp:64:26) in function 'top_kernel' partially with a factor of 4 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_32_4' (top.cpp:32:26) in function 'top_kernel' partially with a factor of 4 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_42_5' (top.cpp:42:26) in function 'top_kernel' partially with a factor of 4 (top.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 4 on dimension 2. (top.cpp:12:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 4 on dimension 1. (top.cpp:13:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Complete partitioning on dimension 2. (top.cpp:14:8)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_0' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_1' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_10' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_11' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_12' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_13' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_14' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_15' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_16' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_17' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_18' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_19' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_2' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_20' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_21' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_22' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_23' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_24' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_25' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_26' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_27' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_28' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_29' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_3' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_30' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_31' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_32' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_33' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_34' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_35' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_36' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_37' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_38' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_39' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_4' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_40' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_41' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_42' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_43' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_44' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_45' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_46' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_47' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_48' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_49' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_5' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_50' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_51' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_52' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_53' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_54' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_55' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_56' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_57' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_58' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_59' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_6' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_60' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_61' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_62' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_63' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_7' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_8' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_9' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-248] Applying array_partition to 'tmp_0': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_1': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_2': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_3': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_4': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_5': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_6': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_7': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_8': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_9': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_10': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_11': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_12': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_13': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_14': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_15': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_16': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_17': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_18': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_19': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_20': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_21': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_22': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_23': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_24': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_25': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_26': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_27': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_28': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_29': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_30': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_31': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_32': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_33': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_34': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_35': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_36': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_37': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_38': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_39': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_40': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_41': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_42': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_43': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_44': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_45': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_46': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_47': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_48': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_49': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_50': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_51': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_52': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_53': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_54': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_55': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_56': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_57': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_58': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_59': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_60': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_61': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_62': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_63': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_20_1'(top.cpp:20:19) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:20:19)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_71_9'(top.cpp:71:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:71:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.99 seconds. CPU system time: 1.18 seconds. Elapsed time: 11.15 seconds; current allocated memory: 821.660 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 821.660 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 825.859 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.16 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 827.219 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.78 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 848.863 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_20_1'(top.cpp:20:19) and 'VITIS_LOOP_21_2'(top.cpp:21:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_9'(top.cpp:71:22) and 'VITIS_LOOP_72_10'(top.cpp:72:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_1' (top.cpp:20:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_9' (top.cpp:71:22) in function 'top_kernel'.
Execute             auto_get_db
Command           transform done; 0.67 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 905.824 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.26 sec.
Command       elaborate done; 19.82 sec.
Execute       ap_eval exec zip -j /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_64_8 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_54_7 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_42_5 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_32_4 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 top_kernel_Pipeline_VITIS_LOOP_32_4 top_kernel_Pipeline_VITIS_LOOP_42_5 top_kernel_Pipeline_VITIS_LOOP_54_7 top_kernel_Pipeline_VITIS_LOOP_64_8 top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 top_kernel
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_32_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_32_4 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_32_4 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_42_5 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_42_5 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_42_5 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_54_7 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_54_7 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_54_7 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_64_8 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_64_8 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_64_8 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 top_kernel_Pipeline_VITIS_LOOP_32_4 top_kernel_Pipeline_VITIS_LOOP_42_5 top_kernel_Pipeline_VITIS_LOOP_54_7 top_kernel_Pipeline_VITIS_LOOP_64_8 top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 top_kernel
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_32_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_32_4 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_32_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_32_4 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_42_5 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_42_5 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_42_5 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_42_5 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_54_7 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_54_7 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_54_7 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_54_7 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_64_8 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_64_8 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_64_8 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_64_8 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 top_kernel_Pipeline_VITIS_LOOP_32_4 top_kernel_Pipeline_VITIS_LOOP_42_5 top_kernel_Pipeline_VITIS_LOOP_54_7 top_kernel_Pipeline_VITIS_LOOP_64_8 top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.25 seconds; current allocated memory: 906.812 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 906.824 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_32_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_32_4 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_32_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 907.391 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_32_4.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_32_4.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_32_4.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_32_4 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_32_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 907.391 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_32_4.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_32_4.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_32_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_42_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_42_5 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_42_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_42_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 912.926 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_42_5.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_42_5.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_42_5.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_42_5 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_42_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 912.926 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_42_5.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_42_5.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_42_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_54_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_54_7 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_54_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.89 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 917.414 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_54_7.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_54_7.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_54_7.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_54_7 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_54_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 917.684 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_54_7.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_54_7.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_54_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_64_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_64_8 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_64_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_64_8'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 926.000 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_64_8.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_64_8.sched.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_64_8.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_64_8 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_64_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.7 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 926.000 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_64_8.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_64_8.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_64_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_9_VITIS_LOOP_72_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_71_9_VITIS_LOOP_72_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 926.000 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 926.000 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 926.766 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 926.766 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_32_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_42_5 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_54_7 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_64_8 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 top_kernel_Pipeline_VITIS_LOOP_32_4 top_kernel_Pipeline_VITIS_LOOP_42_5 top_kernel_Pipeline_VITIS_LOOP_54_7 top_kernel_Pipeline_VITIS_LOOP_64_8 top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_20_1_VITIS_LOOP_21_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 926.859 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_32_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_32_4 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_32_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_32_4' pipeline 'VITIS_LOOP_32_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_32_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 928.719 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_32_4 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_32_4 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_32_4 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_32_4 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_32_4 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_32_4_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_32_4 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_32_4_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_32_4 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_32_4.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_32_4 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_32_4.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_32_4 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_32_4 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_32_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_42_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_42_5 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_42_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_42_5' pipeline 'VITIS_LOOP_42_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_42_5'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 936.301 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_42_5 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_5 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_42_5 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_5 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_42_5 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_42_5_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_42_5 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_42_5_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_42_5 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_42_5.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_42_5 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_42_5.adb 
Command         db_write done; 0.11 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_42_5 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_42_5 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_42_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_54_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_54_7 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_54_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_54_7' pipeline 'VITIS_LOOP_54_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_54_7'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 951.797 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_54_7 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_7 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_54_7 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_7 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_54_7 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_54_7_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_54_7 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_54_7_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_54_7 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_54_7.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_54_7 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_54_7.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_54_7 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_54_7 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_54_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_64_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_64_8 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_64_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_64_8' pipeline 'VITIS_LOOP_64_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_64_8'.
Command         create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.88 seconds; current allocated memory: 972.305 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_64_8 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_8 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_64_8 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_8 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_64_8 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_64_8_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_64_8 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_64_8_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_64_8 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_64_8.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_64_8 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_64_8.adb 
Command         db_write done; 0.17 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_64_8 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_64_8 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_64_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10' pipeline 'VITIS_LOOP_71_9_VITIS_LOOP_72_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.64 seconds; current allocated memory: 989.223 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_46_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_tmp_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 998.750 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.11 sec.
Execute         db_write -model top_kernel -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.adb 
Execute         db_write -model top_kernel -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel 
Execute         export_constraint_db -f -tool general -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.design.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 top_kernel_Pipeline_VITIS_LOOP_32_4 top_kernel_Pipeline_VITIS_LOOP_42_5 top_kernel_Pipeline_VITIS_LOOP_54_7 top_kernel_Pipeline_VITIS_LOOP_64_8 top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 top_kernel
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_32_4] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_32_4.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_42_5] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_42_5.compgen.tcl 
INFO-FLOW: Found component top_kernel_sdiv_38ns_24s_38_42_1.
INFO-FLOW: Append model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_54_7] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_54_7.compgen.tcl 
INFO-FLOW: Found component top_kernel_sparsemux_129_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_64_8] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_64_8.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_24s_17s_41_1_1.
INFO-FLOW: Append model top_kernel_mul_24s_17s_41_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.compgen.tcl 
INFO-FLOW: Found component top_kernel_sparsemux_9_2_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_9_2_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_A_1_46_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_kernel_A_1_46_RAM_AUTO_1R1W
INFO-FLOW: Found component top_kernel_tmp_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_kernel_tmp_RAM_AUTO_1R1W
INFO-FLOW: Found component top_kernel_A_m_axi.
INFO-FLOW: Append model top_kernel_A_m_axi
INFO-FLOW: Found component top_kernel_C_m_axi.
INFO-FLOW: Append model top_kernel_C_m_axi
INFO-FLOW: Found component top_kernel_control_s_axi.
INFO-FLOW: Append model top_kernel_control_s_axi
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_32_4
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_42_5
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_54_7
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_64_8
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_flow_control_loop_pipe_sequential_init top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sdiv_38ns_24s_38_42_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sparsemux_129_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_24s_17s_41_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sparsemux_9_2_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_A_1_46_RAM_AUTO_1R1W top_kernel_tmp_RAM_AUTO_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 top_kernel_Pipeline_VITIS_LOOP_32_4 top_kernel_Pipeline_VITIS_LOOP_42_5 top_kernel_Pipeline_VITIS_LOOP_54_7 top_kernel_Pipeline_VITIS_LOOP_64_8 top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 top_kernel
INFO-FLOW: Generating /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_mul_24s_17s_41_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sparsemux_9_2_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_A_1_46_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_kernel_tmp_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_kernel_A_m_axi
INFO-FLOW: To file: write model top_kernel_C_m_axi
INFO-FLOW: To file: write model top_kernel_control_s_axi
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_32_4
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_42_5
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_54_7
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_64_8
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_17s_41_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_9_2_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_A_1_46_RAM_AUTO_1R1W
top_kernel_tmp_RAM_AUTO_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2
top_kernel_Pipeline_VITIS_LOOP_32_4
top_kernel_Pipeline_VITIS_LOOP_42_5
top_kernel_Pipeline_VITIS_LOOP_54_7
top_kernel_Pipeline_VITIS_LOOP_64_8
top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10
top_kernel
' expOnly='0'
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_32_4.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_42_5.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_54_7.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_64_8.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.88 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1009.699 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_17s_41_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_9_2_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_A_1_46_RAM_AUTO_1R1W
top_kernel_tmp_RAM_AUTO_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2
top_kernel_Pipeline_VITIS_LOOP_32_4
top_kernel_Pipeline_VITIS_LOOP_42_5
top_kernel_Pipeline_VITIS_LOOP_54_7
top_kernel_Pipeline_VITIS_LOOP_64_8
top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_32_4.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_42_5.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_54_7.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_64_8.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME A_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME A DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME C_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME C DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 grp_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_729 top_kernel_Pipeline_VITIS_LOOP_32_4 grp_top_kernel_Pipeline_VITIS_LOOP_32_4_fu_740 top_kernel_Pipeline_VITIS_LOOP_42_5 grp_top_kernel_Pipeline_VITIS_LOOP_42_5_fu_750 top_kernel_Pipeline_VITIS_LOOP_54_7 grp_top_kernel_Pipeline_VITIS_LOOP_54_7_fu_890 top_kernel_Pipeline_VITIS_LOOP_64_8 grp_top_kernel_Pipeline_VITIS_LOOP_64_8_fu_1024 top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 grp_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_1163} INST2MODULE {top_kernel top_kernel grp_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_729 top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 grp_top_kernel_Pipeline_VITIS_LOOP_32_4_fu_740 top_kernel_Pipeline_VITIS_LOOP_32_4 grp_top_kernel_Pipeline_VITIS_LOOP_42_5_fu_750 top_kernel_Pipeline_VITIS_LOOP_42_5 grp_top_kernel_Pipeline_VITIS_LOOP_54_7_fu_890 top_kernel_Pipeline_VITIS_LOOP_54_7 grp_top_kernel_Pipeline_VITIS_LOOP_64_8_fu_1024 top_kernel_Pipeline_VITIS_LOOP_64_8 grp_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_1163 top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10} INSTDATA {top_kernel {DEPTH 1 CHILDREN {grp_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_729 grp_top_kernel_Pipeline_VITIS_LOOP_32_4_fu_740 grp_top_kernel_Pipeline_VITIS_LOOP_42_5_fu_750 grp_top_kernel_Pipeline_VITIS_LOOP_54_7_fu_890 grp_top_kernel_Pipeline_VITIS_LOOP_64_8_fu_1024 grp_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_1163}} grp_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_729 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_32_4_fu_740 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_42_5_fu_750 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_54_7_fu_890 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_64_8_fu_1024 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_1163 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_fu_175_p2 SOURCE top.cpp:20 VARIABLE icmp_ln20 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_1_fu_181_p2 SOURCE top.cpp:20 VARIABLE add_ln20_1 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_208_p2 SOURCE top.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_fu_214_p2 SOURCE top.cpp:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln20_fu_220_p3 SOURCE top.cpp:20 VARIABLE select_ln20 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln20_1_fu_228_p3 SOURCE top.cpp:20 VARIABLE select_ln20_1 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_280_p2 SOURCE top.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_32_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_204_p2 SOURCE top.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_1_fu_209_p2 SOURCE top.cpp:35 VARIABLE add_ln35_1 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln35_fu_231_p2 SOURCE top.cpp:35 VARIABLE xor_ln35 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln35_fu_237_p2 SOURCE top.cpp:35 VARIABLE and_ln35 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln35_1_fu_243_p2 SOURCE top.cpp:35 VARIABLE xor_ln35_1 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln35_fu_249_p3 SOURCE top.cpp:35 VARIABLE select_ln35 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln35_1_fu_257_p3 SOURCE top.cpp:35 VARIABLE select_ln35_1 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_2_fu_273_p2 SOURCE top.cpp:35 VARIABLE add_ln35_2 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_3_fu_279_p2 SOURCE top.cpp:35 VARIABLE add_ln35_3 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln35_2_fu_301_p2 SOURCE top.cpp:35 VARIABLE xor_ln35_2 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln35_1_fu_307_p2 SOURCE top.cpp:35 VARIABLE and_ln35_1 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln35_3_fu_313_p2 SOURCE top.cpp:35 VARIABLE xor_ln35_3 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln35_2_fu_319_p3 SOURCE top.cpp:35 VARIABLE select_ln35_2 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln35_3_fu_327_p3 SOURCE top.cpp:35 VARIABLE select_ln35_3 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_4_fu_343_p2 SOURCE top.cpp:35 VARIABLE add_ln35_4 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_5_fu_349_p2 SOURCE top.cpp:35 VARIABLE add_ln35_5 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln35_4_fu_371_p2 SOURCE top.cpp:35 VARIABLE xor_ln35_4 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln35_2_fu_377_p2 SOURCE top.cpp:35 VARIABLE and_ln35_2 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln35_5_fu_383_p2 SOURCE top.cpp:35 VARIABLE xor_ln35_5 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln35_4_fu_389_p3 SOURCE top.cpp:35 VARIABLE select_ln35_4 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln35_5_fu_397_p3 SOURCE top.cpp:35 VARIABLE select_ln35_5 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_6_fu_413_p2 SOURCE top.cpp:35 VARIABLE add_ln35_6 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_7_fu_419_p2 SOURCE top.cpp:35 VARIABLE add_ln35_7 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln35_6_fu_441_p2 SOURCE top.cpp:35 VARIABLE xor_ln35_6 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln35_3_fu_447_p2 SOURCE top.cpp:35 VARIABLE and_ln35_3 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln35_7_fu_453_p2 SOURCE top.cpp:35 VARIABLE xor_ln35_7 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln35_6_fu_459_p3 SOURCE top.cpp:35 VARIABLE select_ln35_6 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln35_7_fu_467_p3 SOURCE top.cpp:35 VARIABLE select_ln35_7 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_183_p2 SOURCE top.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_42_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U13 SOURCE top.cpp:45 VARIABLE sdiv_ln45 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln45_fu_2291_p2 SOURCE top.cpp:45 VARIABLE icmp_ln45 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln45_1_fu_2297_p2 SOURCE top.cpp:45 VARIABLE icmp_ln45_1 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln45_fu_2303_p2 SOURCE top.cpp:45 VARIABLE or_ln45 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln45_fu_2309_p2 SOURCE top.cpp:45 VARIABLE xor_ln45 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln45_fu_2315_p2 SOURCE top.cpp:45 VARIABLE and_ln45 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln45_1_fu_2321_p2 SOURCE top.cpp:45 VARIABLE xor_ln45_1 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln45_1_fu_2327_p2 SOURCE top.cpp:45 VARIABLE or_ln45_1 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln45_1_fu_2333_p2 SOURCE top.cpp:45 VARIABLE and_ln45_1 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_fu_2339_p3 SOURCE top.cpp:45 VARIABLE select_ln45 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln45_2_fu_2347_p2 SOURCE top.cpp:45 VARIABLE or_ln45_2 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_1_fu_2353_p3 SOURCE top.cpp:45 VARIABLE select_ln45_1 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U14 SOURCE top.cpp:45 VARIABLE sdiv_ln45_1 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln45_2_fu_2423_p2 SOURCE top.cpp:45 VARIABLE icmp_ln45_2 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln45_3_fu_2429_p2 SOURCE top.cpp:45 VARIABLE icmp_ln45_3 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln45_3_fu_2435_p2 SOURCE top.cpp:45 VARIABLE or_ln45_3 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln45_2_fu_2441_p2 SOURCE top.cpp:45 VARIABLE xor_ln45_2 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln45_2_fu_2447_p2 SOURCE top.cpp:45 VARIABLE and_ln45_2 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln45_3_fu_2453_p2 SOURCE top.cpp:45 VARIABLE xor_ln45_3 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln45_4_fu_2459_p2 SOURCE top.cpp:45 VARIABLE or_ln45_4 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln45_3_fu_2465_p2 SOURCE top.cpp:45 VARIABLE and_ln45_3 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_2_fu_2471_p3 SOURCE top.cpp:45 VARIABLE select_ln45_2 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln45_5_fu_2479_p2 SOURCE top.cpp:45 VARIABLE or_ln45_5 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_3_fu_2485_p3 SOURCE top.cpp:45 VARIABLE select_ln45_3 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U15 SOURCE top.cpp:45 VARIABLE sdiv_ln45_2 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln45_4_fu_2555_p2 SOURCE top.cpp:45 VARIABLE icmp_ln45_4 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln45_5_fu_2561_p2 SOURCE top.cpp:45 VARIABLE icmp_ln45_5 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln45_6_fu_2567_p2 SOURCE top.cpp:45 VARIABLE or_ln45_6 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln45_4_fu_2573_p2 SOURCE top.cpp:45 VARIABLE xor_ln45_4 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln45_4_fu_2579_p2 SOURCE top.cpp:45 VARIABLE and_ln45_4 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln45_5_fu_2585_p2 SOURCE top.cpp:45 VARIABLE xor_ln45_5 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln45_7_fu_2591_p2 SOURCE top.cpp:45 VARIABLE or_ln45_7 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln45_5_fu_2597_p2 SOURCE top.cpp:45 VARIABLE and_ln45_5 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_4_fu_2603_p3 SOURCE top.cpp:45 VARIABLE select_ln45_4 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln45_8_fu_2611_p2 SOURCE top.cpp:45 VARIABLE or_ln45_8 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_5_fu_2617_p3 SOURCE top.cpp:45 VARIABLE select_ln45_5 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U16 SOURCE top.cpp:45 VARIABLE sdiv_ln45_3 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln45_6_fu_2687_p2 SOURCE top.cpp:45 VARIABLE icmp_ln45_6 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln45_7_fu_2693_p2 SOURCE top.cpp:45 VARIABLE icmp_ln45_7 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln45_9_fu_2699_p2 SOURCE top.cpp:45 VARIABLE or_ln45_9 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln45_6_fu_2705_p2 SOURCE top.cpp:45 VARIABLE xor_ln45_6 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln45_6_fu_2711_p2 SOURCE top.cpp:45 VARIABLE and_ln45_6 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln45_7_fu_2717_p2 SOURCE top.cpp:45 VARIABLE xor_ln45_7 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln45_10_fu_2723_p2 SOURCE top.cpp:45 VARIABLE or_ln45_10 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln45_7_fu_2729_p2 SOURCE top.cpp:45 VARIABLE and_ln45_7 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_6_fu_2735_p3 SOURCE top.cpp:45 VARIABLE select_ln45_6 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln45_11_fu_2743_p2 SOURCE top.cpp:45 VARIABLE or_ln45_11 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_7_fu_2749_p3 SOURCE top.cpp:45 VARIABLE select_ln45_7 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_2198_p2 SOURCE top.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_42_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_54_7 {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_24_1_1_U154 SOURCE top.cpp:57 VARIABLE tmp_137 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_4528_p2 SOURCE top.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_4533_p2 SOURCE top.cpp:57 VARIABLE add_ln57_1 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln57_fu_4555_p2 SOURCE top.cpp:57 VARIABLE xor_ln57 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln57_fu_4561_p2 SOURCE top.cpp:57 VARIABLE and_ln57 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln57_1_fu_4567_p2 SOURCE top.cpp:57 VARIABLE xor_ln57_1 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln57_fu_4573_p3 SOURCE top.cpp:57 VARIABLE select_ln57 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln57_1_fu_4581_p3 SOURCE top.cpp:57 VARIABLE select_ln57_1 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_24_1_1_U155 SOURCE top.cpp:57 VARIABLE tmp_140 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_2_fu_4596_p2 SOURCE top.cpp:57 VARIABLE add_ln57_2 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_3_fu_4601_p2 SOURCE top.cpp:57 VARIABLE add_ln57_3 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln57_2_fu_4623_p2 SOURCE top.cpp:57 VARIABLE xor_ln57_2 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln57_1_fu_4629_p2 SOURCE top.cpp:57 VARIABLE and_ln57_1 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln57_3_fu_4635_p2 SOURCE top.cpp:57 VARIABLE xor_ln57_3 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln57_2_fu_4641_p3 SOURCE top.cpp:57 VARIABLE select_ln57_2 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln57_3_fu_4649_p3 SOURCE top.cpp:57 VARIABLE select_ln57_3 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_24_1_1_U156 SOURCE top.cpp:57 VARIABLE tmp_143 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_4_fu_4928_p2 SOURCE top.cpp:57 VARIABLE add_ln57_4 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_5_fu_4934_p2 SOURCE top.cpp:57 VARIABLE add_ln57_5 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln57_4_fu_4956_p2 SOURCE top.cpp:57 VARIABLE xor_ln57_4 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln57_2_fu_4962_p2 SOURCE top.cpp:57 VARIABLE and_ln57_2 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln57_5_fu_4968_p2 SOURCE top.cpp:57 VARIABLE xor_ln57_5 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln57_4_fu_4974_p3 SOURCE top.cpp:57 VARIABLE select_ln57_4 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln57_5_fu_4982_p3 SOURCE top.cpp:57 VARIABLE select_ln57_5 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_24_1_1_U157 SOURCE top.cpp:57 VARIABLE tmp_146 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_6_fu_5261_p2 SOURCE top.cpp:57 VARIABLE add_ln57_6 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_7_fu_5267_p2 SOURCE top.cpp:57 VARIABLE add_ln57_7 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln57_6_fu_5289_p2 SOURCE top.cpp:57 VARIABLE xor_ln57_6 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln57_3_fu_5295_p2 SOURCE top.cpp:57 VARIABLE and_ln57_3 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln57_7_fu_5301_p2 SOURCE top.cpp:57 VARIABLE xor_ln57_7 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln57_6_fu_5307_p3 SOURCE top.cpp:57 VARIABLE select_ln57_6 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln57_7_fu_5315_p3 SOURCE top.cpp:57 VARIABLE select_ln57_7 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_3842_p2 SOURCE top.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_64_8 {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_24_1_1_U289 SOURCE top.cpp:67 VARIABLE tmp_s LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U293 SOURCE top.cpp:67 VARIABLE mul_ln67 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_5195_p2 SOURCE top.cpp:67 VARIABLE add_ln67 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_fu_5209_p2 SOURCE top.cpp:67 VARIABLE xor_ln67 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_fu_5215_p2 SOURCE top.cpp:67 VARIABLE and_ln67 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_5239_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_1_fu_5255_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_1 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_2_fu_5261_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_2 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_fu_5267_p3 SOURCE top.cpp:67 VARIABLE select_ln67 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_1_fu_5275_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_1 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_1_fu_5281_p2 SOURCE top.cpp:67 VARIABLE and_ln67_1 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_1_fu_5287_p3 SOURCE top.cpp:67 VARIABLE select_ln67_1 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_2_fu_5295_p2 SOURCE top.cpp:67 VARIABLE and_ln67_2 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_2_fu_5301_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_2 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_fu_5307_p2 SOURCE top.cpp:67 VARIABLE or_ln67 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_3_fu_5313_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_3 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_3_fu_5319_p2 SOURCE top.cpp:67 VARIABLE and_ln67_3 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_4_fu_5325_p2 SOURCE top.cpp:67 VARIABLE and_ln67_4 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_9_fu_5331_p2 SOURCE top.cpp:67 VARIABLE or_ln67_9 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_4_fu_5337_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_4 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_5_fu_5343_p2 SOURCE top.cpp:67 VARIABLE and_ln67_5 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_2_fu_5349_p3 SOURCE top.cpp:67 VARIABLE select_ln67_2 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_1_fu_5357_p2 SOURCE top.cpp:67 VARIABLE or_ln67_1 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_3_fu_5363_p3 SOURCE top.cpp:67 VARIABLE select_ln67_3 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_24_1_1_U290 SOURCE top.cpp:67 VARIABLE tmp_137 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U294 SOURCE top.cpp:67 VARIABLE mul_ln67_1 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_1_fu_5422_p2 SOURCE top.cpp:67 VARIABLE add_ln67_1 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_5_fu_5436_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_5 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_6_fu_5442_p2 SOURCE top.cpp:67 VARIABLE and_ln67_6 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_3_fu_5466_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_3 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_4_fu_5482_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_4 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_5_fu_5488_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_5 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_4_fu_5494_p3 SOURCE top.cpp:67 VARIABLE select_ln67_4 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_6_fu_5502_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_6 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_7_fu_5508_p2 SOURCE top.cpp:67 VARIABLE and_ln67_7 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_5_fu_5514_p3 SOURCE top.cpp:67 VARIABLE select_ln67_5 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_8_fu_5522_p2 SOURCE top.cpp:67 VARIABLE and_ln67_8 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_7_fu_5528_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_7 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_3_fu_5534_p2 SOURCE top.cpp:67 VARIABLE or_ln67_3 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_8_fu_5540_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_8 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_9_fu_5546_p2 SOURCE top.cpp:67 VARIABLE and_ln67_9 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_10_fu_5552_p2 SOURCE top.cpp:67 VARIABLE and_ln67_10 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_10_fu_5558_p2 SOURCE top.cpp:67 VARIABLE or_ln67_10 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_9_fu_5564_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_9 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_11_fu_5570_p2 SOURCE top.cpp:67 VARIABLE and_ln67_11 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_6_fu_5576_p3 SOURCE top.cpp:67 VARIABLE select_ln67_6 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_4_fu_5584_p2 SOURCE top.cpp:67 VARIABLE or_ln67_4 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_7_fu_5590_p3 SOURCE top.cpp:67 VARIABLE select_ln67_7 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_24_1_1_U291 SOURCE top.cpp:67 VARIABLE tmp_145 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U295 SOURCE top.cpp:67 VARIABLE mul_ln67_2 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_2_fu_5649_p2 SOURCE top.cpp:67 VARIABLE add_ln67_2 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_10_fu_5663_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_10 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_12_fu_5669_p2 SOURCE top.cpp:67 VARIABLE and_ln67_12 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_6_fu_5693_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_6 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_7_fu_5709_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_7 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_8_fu_5715_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_8 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_8_fu_5721_p3 SOURCE top.cpp:67 VARIABLE select_ln67_8 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_11_fu_5729_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_11 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_13_fu_5735_p2 SOURCE top.cpp:67 VARIABLE and_ln67_13 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_9_fu_5741_p3 SOURCE top.cpp:67 VARIABLE select_ln67_9 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_14_fu_5749_p2 SOURCE top.cpp:67 VARIABLE and_ln67_14 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_12_fu_5755_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_12 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_5_fu_5761_p2 SOURCE top.cpp:67 VARIABLE or_ln67_5 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_13_fu_5767_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_13 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_15_fu_5773_p2 SOURCE top.cpp:67 VARIABLE and_ln67_15 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_16_fu_5779_p2 SOURCE top.cpp:67 VARIABLE and_ln67_16 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_11_fu_5785_p2 SOURCE top.cpp:67 VARIABLE or_ln67_11 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_14_fu_5791_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_14 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_17_fu_5797_p2 SOURCE top.cpp:67 VARIABLE and_ln67_17 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_10_fu_5803_p3 SOURCE top.cpp:67 VARIABLE select_ln67_10 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_6_fu_5811_p2 SOURCE top.cpp:67 VARIABLE or_ln67_6 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_11_fu_5817_p3 SOURCE top.cpp:67 VARIABLE select_ln67_11 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_24_1_1_U292 SOURCE top.cpp:67 VARIABLE tmp_153 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U296 SOURCE top.cpp:67 VARIABLE mul_ln67_3 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_3_fu_5876_p2 SOURCE top.cpp:67 VARIABLE add_ln67_3 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_15_fu_5890_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_15 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_18_fu_5896_p2 SOURCE top.cpp:67 VARIABLE and_ln67_18 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_9_fu_5920_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_9 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_10_fu_5936_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_10 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_11_fu_5942_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_11 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_12_fu_5948_p3 SOURCE top.cpp:67 VARIABLE select_ln67_12 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_16_fu_5956_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_16 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_19_fu_5962_p2 SOURCE top.cpp:67 VARIABLE and_ln67_19 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_13_fu_5968_p3 SOURCE top.cpp:67 VARIABLE select_ln67_13 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_20_fu_5976_p2 SOURCE top.cpp:67 VARIABLE and_ln67_20 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_17_fu_5982_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_17 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_7_fu_5988_p2 SOURCE top.cpp:67 VARIABLE or_ln67_7 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_18_fu_5994_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_18 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_21_fu_6000_p2 SOURCE top.cpp:67 VARIABLE and_ln67_21 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_22_fu_6006_p2 SOURCE top.cpp:67 VARIABLE and_ln67_22 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_12_fu_6012_p2 SOURCE top.cpp:67 VARIABLE or_ln67_12 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_19_fu_6018_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_19 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_23_fu_6024_p2 SOURCE top.cpp:67 VARIABLE and_ln67_23 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_14_fu_6030_p3 SOURCE top.cpp:67 VARIABLE select_ln67_14 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_8_fu_6038_p2 SOURCE top.cpp:67 VARIABLE or_ln67_8 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_15_fu_6044_p3 SOURCE top.cpp:67 VARIABLE select_ln67_15 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_4068_p2 SOURCE top.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 4 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_188_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_71_9_VITIS_LOOP_72_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_194_p2 SOURCE top.cpp:71 VARIABLE add_ln71_1 LOOP VITIS_LOOP_71_9_VITIS_LOOP_72_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_206_p2 SOURCE top.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_71_9_VITIS_LOOP_72_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln72_fu_212_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72 LOOP VITIS_LOOP_71_9_VITIS_LOOP_72_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_fu_218_p3 SOURCE top.cpp:71 VARIABLE select_ln71 LOOP VITIS_LOOP_71_9_VITIS_LOOP_72_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_1_fu_226_p3 SOURCE top.cpp:71 VARIABLE select_ln71_1 LOOP VITIS_LOOP_71_9_VITIS_LOOP_72_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_260_p2 SOURCE top.cpp:74 VARIABLE add_ln74 LOOP VITIS_LOOP_71_9_VITIS_LOOP_72_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_24_1_1_U433 SOURCE top.cpp:74 VARIABLE tmp_1 LOOP VITIS_LOOP_71_9_VITIS_LOOP_72_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_274_p2 SOURCE top.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_71_9_VITIS_LOOP_72_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_1_46_U SOURCE top.cpp:12 VARIABLE A_1_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_1_U SOURCE top.cpp:12 VARIABLE A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_2_U SOURCE top.cpp:12 VARIABLE A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_3_U SOURCE top.cpp:12 VARIABLE A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_1_47_U SOURCE top.cpp:13 VARIABLE C_1_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_1_U SOURCE top.cpp:13 VARIABLE C_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_2_U SOURCE top.cpp:13 VARIABLE C_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_3_U SOURCE top.cpp:13 VARIABLE C_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_U SOURCE top.cpp:14 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_1_U SOURCE top.cpp:14 VARIABLE tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_2_U SOURCE top.cpp:14 VARIABLE tmp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_3_U SOURCE top.cpp:14 VARIABLE tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_4_U SOURCE top.cpp:14 VARIABLE tmp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_5_U SOURCE top.cpp:14 VARIABLE tmp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_6_U SOURCE top.cpp:14 VARIABLE tmp_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_7_U SOURCE top.cpp:14 VARIABLE tmp_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_8_U SOURCE top.cpp:14 VARIABLE tmp_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_9_U SOURCE top.cpp:14 VARIABLE tmp_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_10_U SOURCE top.cpp:14 VARIABLE tmp_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_11_U SOURCE top.cpp:14 VARIABLE tmp_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_12_U SOURCE top.cpp:14 VARIABLE tmp_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_13_U SOURCE top.cpp:14 VARIABLE tmp_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_14_U SOURCE top.cpp:14 VARIABLE tmp_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_15_U SOURCE top.cpp:14 VARIABLE tmp_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_16_U SOURCE top.cpp:14 VARIABLE tmp_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_17_U SOURCE top.cpp:14 VARIABLE tmp_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_18_U SOURCE top.cpp:14 VARIABLE tmp_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_19_U SOURCE top.cpp:14 VARIABLE tmp_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_20_U SOURCE top.cpp:14 VARIABLE tmp_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_21_U SOURCE top.cpp:14 VARIABLE tmp_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_22_U SOURCE top.cpp:14 VARIABLE tmp_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_23_U SOURCE top.cpp:14 VARIABLE tmp_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_24_U SOURCE top.cpp:14 VARIABLE tmp_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_25_U SOURCE top.cpp:14 VARIABLE tmp_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_26_U SOURCE top.cpp:14 VARIABLE tmp_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_27_U SOURCE top.cpp:14 VARIABLE tmp_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_28_U SOURCE top.cpp:14 VARIABLE tmp_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_29_U SOURCE top.cpp:14 VARIABLE tmp_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_30_U SOURCE top.cpp:14 VARIABLE tmp_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_31_U SOURCE top.cpp:14 VARIABLE tmp_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_32_U SOURCE top.cpp:14 VARIABLE tmp_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_33_U SOURCE top.cpp:14 VARIABLE tmp_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_34_U SOURCE top.cpp:14 VARIABLE tmp_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_35_U SOURCE top.cpp:14 VARIABLE tmp_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_36_U SOURCE top.cpp:14 VARIABLE tmp_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_37_U SOURCE top.cpp:14 VARIABLE tmp_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_38_U SOURCE top.cpp:14 VARIABLE tmp_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_39_U SOURCE top.cpp:14 VARIABLE tmp_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_40_U SOURCE top.cpp:14 VARIABLE tmp_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_41_U SOURCE top.cpp:14 VARIABLE tmp_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_42_U SOURCE top.cpp:14 VARIABLE tmp_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_43_U SOURCE top.cpp:14 VARIABLE tmp_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_44_U SOURCE top.cpp:14 VARIABLE tmp_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_45_U SOURCE top.cpp:14 VARIABLE tmp_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_46_U SOURCE top.cpp:14 VARIABLE tmp_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_47_U SOURCE top.cpp:14 VARIABLE tmp_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_48_U SOURCE top.cpp:14 VARIABLE tmp_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_49_U SOURCE top.cpp:14 VARIABLE tmp_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_50_U SOURCE top.cpp:14 VARIABLE tmp_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_51_U SOURCE top.cpp:14 VARIABLE tmp_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_52_U SOURCE top.cpp:14 VARIABLE tmp_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_53_U SOURCE top.cpp:14 VARIABLE tmp_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_54_U SOURCE top.cpp:14 VARIABLE tmp_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_55_U SOURCE top.cpp:14 VARIABLE tmp_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_56_U SOURCE top.cpp:14 VARIABLE tmp_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_57_U SOURCE top.cpp:14 VARIABLE tmp_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_58_U SOURCE top.cpp:14 VARIABLE tmp_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_59_U SOURCE top.cpp:14 VARIABLE tmp_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_60_U SOURCE top.cpp:14 VARIABLE tmp_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_61_U SOURCE top.cpp:14 VARIABLE tmp_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_62_U SOURCE top.cpp:14 VARIABLE tmp_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_63_U SOURCE top.cpp:14 VARIABLE tmp_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_64_U SOURCE top.cpp:14 VARIABLE tmp_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_65_U SOURCE top.cpp:14 VARIABLE tmp_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_66_U SOURCE top.cpp:14 VARIABLE tmp_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_67_U SOURCE top.cpp:14 VARIABLE tmp_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_68_U SOURCE top.cpp:14 VARIABLE tmp_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_69_U SOURCE top.cpp:14 VARIABLE tmp_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_70_U SOURCE top.cpp:14 VARIABLE tmp_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_71_U SOURCE top.cpp:14 VARIABLE tmp_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_72_U SOURCE top.cpp:14 VARIABLE tmp_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_73_U SOURCE top.cpp:14 VARIABLE tmp_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_74_U SOURCE top.cpp:14 VARIABLE tmp_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_75_U SOURCE top.cpp:14 VARIABLE tmp_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_76_U SOURCE top.cpp:14 VARIABLE tmp_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_77_U SOURCE top.cpp:14 VARIABLE tmp_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_78_U SOURCE top.cpp:14 VARIABLE tmp_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_79_U SOURCE top.cpp:14 VARIABLE tmp_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_80_U SOURCE top.cpp:14 VARIABLE tmp_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_81_U SOURCE top.cpp:14 VARIABLE tmp_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_82_U SOURCE top.cpp:14 VARIABLE tmp_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_83_U SOURCE top.cpp:14 VARIABLE tmp_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_84_U SOURCE top.cpp:14 VARIABLE tmp_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_85_U SOURCE top.cpp:14 VARIABLE tmp_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_86_U SOURCE top.cpp:14 VARIABLE tmp_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_87_U SOURCE top.cpp:14 VARIABLE tmp_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_88_U SOURCE top.cpp:14 VARIABLE tmp_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_89_U SOURCE top.cpp:14 VARIABLE tmp_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_90_U SOURCE top.cpp:14 VARIABLE tmp_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_91_U SOURCE top.cpp:14 VARIABLE tmp_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_92_U SOURCE top.cpp:14 VARIABLE tmp_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_93_U SOURCE top.cpp:14 VARIABLE tmp_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_94_U SOURCE top.cpp:14 VARIABLE tmp_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_95_U SOURCE top.cpp:14 VARIABLE tmp_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_96_U SOURCE top.cpp:14 VARIABLE tmp_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_97_U SOURCE top.cpp:14 VARIABLE tmp_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_98_U SOURCE top.cpp:14 VARIABLE tmp_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_99_U SOURCE top.cpp:14 VARIABLE tmp_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_100_U SOURCE top.cpp:14 VARIABLE tmp_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_101_U SOURCE top.cpp:14 VARIABLE tmp_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_102_U SOURCE top.cpp:14 VARIABLE tmp_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_103_U SOURCE top.cpp:14 VARIABLE tmp_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_104_U SOURCE top.cpp:14 VARIABLE tmp_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_105_U SOURCE top.cpp:14 VARIABLE tmp_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_106_U SOURCE top.cpp:14 VARIABLE tmp_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_107_U SOURCE top.cpp:14 VARIABLE tmp_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_108_U SOURCE top.cpp:14 VARIABLE tmp_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_109_U SOURCE top.cpp:14 VARIABLE tmp_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_110_U SOURCE top.cpp:14 VARIABLE tmp_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_111_U SOURCE top.cpp:14 VARIABLE tmp_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_112_U SOURCE top.cpp:14 VARIABLE tmp_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_113_U SOURCE top.cpp:14 VARIABLE tmp_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_114_U SOURCE top.cpp:14 VARIABLE tmp_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_115_U SOURCE top.cpp:14 VARIABLE tmp_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_116_U SOURCE top.cpp:14 VARIABLE tmp_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_117_U SOURCE top.cpp:14 VARIABLE tmp_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_118_U SOURCE top.cpp:14 VARIABLE tmp_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_119_U SOURCE top.cpp:14 VARIABLE tmp_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_120_U SOURCE top.cpp:14 VARIABLE tmp_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_121_U SOURCE top.cpp:14 VARIABLE tmp_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_122_U SOURCE top.cpp:14 VARIABLE tmp_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_123_U SOURCE top.cpp:14 VARIABLE tmp_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_124_U SOURCE top.cpp:14 VARIABLE tmp_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_125_U SOURCE top.cpp:14 VARIABLE tmp_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_126_U SOURCE top.cpp:14 VARIABLE tmp_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME tmp_127_U SOURCE top.cpp:14 VARIABLE tmp_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_1202_p2 SOURCE top.cpp:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_1208_p2 SOURCE top.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1250_p2 SOURCE top.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln39_fu_1276_p2 SOURCE top.cpp:39 VARIABLE xor_ln39 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln39_fu_1282_p2 SOURCE top.cpp:39 VARIABLE and_ln39 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln39_1_fu_1288_p2 SOURCE top.cpp:39 VARIABLE xor_ln39_1 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln39_fu_1294_p3 SOURCE top.cpp:39 VARIABLE select_ln39 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME denom_1_fu_1302_p3 SOURCE top.cpp:39 VARIABLE denom_1 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln50_fu_1314_p2 SOURCE top.cpp:50 VARIABLE icmp_ln50 LOOP VITIS_LOOP_50_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_1320_p2 SOURCE top.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_50_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_fu_1364_p2 SOURCE top.cpp:61 VARIABLE sub_ln61 LOOP VITIS_LOOP_50_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_1_fu_1384_p2 SOURCE top.cpp:61 VARIABLE sub_ln61_1 LOOP VITIS_LOOP_50_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_fu_1404_p3 SOURCE top.cpp:61 VARIABLE scale LOOP VITIS_LOOP_50_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 4 BRAM 306 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (63):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_1 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_10 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_10}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_11 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_11}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_12 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_12}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_13 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_13}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_14 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_14}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_15 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_15}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_16 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_16}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_17 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_17}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_18 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_18}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_19 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_19}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_2 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_20 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_20}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_21 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_21}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_22 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_22}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_23 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_23}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_24 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_24}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_25 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_25}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_26 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_26}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_27 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_27}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_28 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_28}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_29 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_29}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_3 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_30 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_30}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_31 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_31}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_32 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_32}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_33 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_33}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_34 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_34}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_35 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_35}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_36 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_36}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_37 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_37}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_38 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_38}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_39 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_39}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_4 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_4}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_40 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_40}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_41 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_41}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_42 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_42}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_43 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_43}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_44 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_44}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_45 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_45}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_46 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_46}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_47 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_47}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_48 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_48}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_49 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_49}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_5 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_5}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_50 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_50}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_51 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_51}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_52 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_52}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_53 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_53}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_54 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_54}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_55 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_55}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_56 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_56}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_57 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_57}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_58 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_58}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_59 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_59}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_6 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_6}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_60 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_60}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_61 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_61}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_62 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_62}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_63 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_63}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_7 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_7}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_8 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_8}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:14:8 msg_body {array_partition dim=1 type=cyclic factor=2 variable=tmp_9 1 top_kernel top.cpp:14:8 top.cpp:55:9tmp_9}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.06 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1021.641 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 11.38 sec.
Command     csynth_design done; 39.5 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:39; Allocated memory: 231.066 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.58 sec.
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/host.cpp -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/host.cpp /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.65 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/top.cpp -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/top.cpp /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.71 sec.
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.31 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 65.91 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 100.49 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:40; Allocated memory: 18.613 MB.
Execute     export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
Execute       config_export -flow=impl -format=ip_catalog 
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute       ::AP::init_summary_file vivado-impl 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.6 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=1
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=22 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_17s_41_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_9_2_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_A_1_46_RAM_AUTO_1R1W
top_kernel_tmp_RAM_AUTO_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2
top_kernel_Pipeline_VITIS_LOOP_32_4
top_kernel_Pipeline_VITIS_LOOP_42_5
top_kernel_Pipeline_VITIS_LOOP_54_7
top_kernel_Pipeline_VITIS_LOOP_64_8
top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_32_4.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_42_5.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_54_7.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_64_8.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_kernel_ TopModuleNoPrefix top_kernel TopModuleWithPrefix top_kernel' export_design_flow='impl' impl_dir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f2e188f96b8' export_design_flow='impl' export_rpt='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f2e1895aec8' export_design_flow='syn' export_rpt='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s project_1/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
Command     export_design done; 594.34 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:09:54; Allocated memory: 12.094 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.16 sec.
Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls opened at Sun Feb 01 19:28:47 EST 2026
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         set_part xczu3eg-sbva484-1-e 
Execute           create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command           create_platform done; 5.39 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.17 sec.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command           ap_part_info done; 0.11 sec.
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 5.68 sec.
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute         config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute         send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute         config_compile -pipeline_loops=0 
Execute         send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute         config_compile -complex-mul-dsp=0 
Execute         send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute         config_export -flow=impl 
Execute         send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute         config_export -format=ip_catalog 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         send_msg_by_id INFO @200-2174@%s%s component /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute         apply_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
Execute           send_msg_by_id INFO @200-1465@%s 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
Execute           add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
Execute           add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
Execute           set_top top_kernel 
Execute           send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
Execute           send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute           send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute           config_compile -complex-mul-dsp=0 
Execute           send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute           config_export -flow=impl 
Execute           send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
Execute           set_part xczu3eg-sbva484-1-e 
Execute             create_platform xczu3eg-sbva484-1-e -board  
Command             create_platform done; 0.29 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command             ap_source done; 0.14 sec.
Execute             ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute             config_compile -quiet -complex-mul-dsp=0 
Command           set_part done; 0.53 sec.
Execute           send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
Execute           create_clock -period 10ns 
Execute           send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
Execute           config_export -flow=impl 
Command         apply_ini done; 0.82 sec.
Execute         write_component -config /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
Execute         write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Command       open_solution done; 6.85 sec.
Command     open_component done; 6.86 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
Command       create_platform done; 0.3 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.55 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.57 sec.
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.47 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.23 seconds; current allocated memory: 790.801 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command         ap_part_info done; 0.16 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.79 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.15 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.57 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.67 seconds. CPU system time: 1.29 seconds. Elapsed time: 7.25 seconds; current allocated memory: 792.422 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.g.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 3.44 sec.
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.66 sec.
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.17 sec.
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.14 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,921 Compile/Link (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,921 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,429 Unroll/Inline (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,429 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 660 Unroll/Inline (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 660 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 613 Unroll/Inline (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 613 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 587 Unroll/Inline (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 587 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 88,061 Array/Struct (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 88,061 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 76,147 Array/Struct (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 76,147 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 76,150 Array/Struct (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 76,150 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 76,152 Array/Struct (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 76,152 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 109,186 Array/Struct (step 5) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
WARNING: [HLS 200-1995] There were 109,186 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 108,928 Performance (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls opened at Sun Feb 01 19:42:05 EST 2026
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         set_part xczu3eg-sbva484-1-e 
Execute           create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command           create_platform done; 4.78 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.26 sec.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 5.21 sec.
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute         config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute         send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute         config_compile -pipeline_loops=0 
Execute         send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute         config_compile -complex-mul-dsp=0 
Execute         send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute         config_export -flow=impl 
Execute         send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute         config_export -format=ip_catalog 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         send_msg_by_id INFO @200-2174@%s%s component /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute         apply_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
Execute           send_msg_by_id INFO @200-1465@%s 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
Execute           add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
Execute           add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
Execute           set_top top_kernel 
Execute           send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
Execute           send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute           send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute           config_compile -complex-mul-dsp=0 
Execute           send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute           config_export -flow=impl 
Execute           send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
Execute           set_part xczu3eg-sbva484-1-e 
Execute             create_platform xczu3eg-sbva484-1-e -board  
Command             create_platform done; 0.24 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command             ap_source done; 0.14 sec.
Execute             ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute             config_compile -quiet -complex-mul-dsp=0 
Command           set_part done; 0.45 sec.
Execute           send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
Execute           create_clock -period 10ns 
Execute           send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
Execute           config_export -flow=impl 
Command         apply_ini done; 0.69 sec.
Execute         write_component -config /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
Execute         write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Command       open_solution done; 6.12 sec.
Command     open_component done; 6.12 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
Command       create_platform done; 0.28 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.49 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.58 sec.
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.44 seconds. CPU system time: 0.13 seconds. Elapsed time: 8.15 seconds; current allocated memory: 806.621 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.84 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.11 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.62 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.51 seconds. CPU system time: 1.09 seconds. Elapsed time: 6.8 seconds; current allocated memory: 808.211 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.g.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.62 sec.
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.42 sec.
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,922 Compile/Link (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,922 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,450 Unroll/Inline (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,185 Unroll/Inline (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,185 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,102 Unroll/Inline (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,102 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,064 Unroll/Inline (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,064 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,239 Array/Struct (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,239 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,910 Array/Struct (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,910 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,913 Array/Struct (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,913 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,916 Array/Struct (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,926 Array/Struct (step 5) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,926 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,924 Performance (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,924 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,922 Performance (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,922 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,922 Performance (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,922 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,922 Performance (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,922 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,926 HW Transforms (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,926 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,956 HW Transforms (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,956 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_55_7' (top.cpp:55:26) in function 'top_kernel' partially with a factor of 8 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_65_8' (top.cpp:65:26) in function 'top_kernel' partially with a factor of 8 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_33_4' (top.cpp:33:26) in function 'top_kernel' partially with a factor of 8 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_5' (top.cpp:43:26) in function 'top_kernel' partially with a factor of 8 (top.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:12:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:13:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Cyclic partitioning with factor 8 on dimension 1. Cyclic partitioning with factor 8 on dimension 2. (top.cpp:14:8)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_21_1'(top.cpp:21:19) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:21:19)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_72_9'(top.cpp:72:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:72:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.22 seconds. CPU system time: 1.07 seconds. Elapsed time: 9.76 seconds; current allocated memory: 818.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 818.117 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 819.965 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 820.824 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.43 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 846.605 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_21_1'(top.cpp:21:19) and 'VITIS_LOOP_22_2'(top.cpp:22:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_72_9'(top.cpp:72:22) and 'VITIS_LOOP_73_10'(top.cpp:73:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_1' (top.cpp:21:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_9' (top.cpp:72:22) in function 'top_kernel'.
Execute             auto_get_db
Command           transform done; 0.35 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.49 seconds; current allocated memory: 895.918 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.34 sec.
Command       elaborate done; 17.91 sec.
Execute       ap_eval exec zip -j /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_65_8 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_55_7 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_43_5 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_33_4 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 top_kernel_Pipeline_VITIS_LOOP_33_4 top_kernel_Pipeline_VITIS_LOOP_43_5 top_kernel_Pipeline_VITIS_LOOP_55_7 top_kernel_Pipeline_VITIS_LOOP_65_8 top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 top_kernel
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_33_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_33_4 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_33_4 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_43_5 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_43_5 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_43_5 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_55_7 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_55_7 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_55_7 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_65_8 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_65_8 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_65_8 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 top_kernel_Pipeline_VITIS_LOOP_33_4 top_kernel_Pipeline_VITIS_LOOP_43_5 top_kernel_Pipeline_VITIS_LOOP_55_7 top_kernel_Pipeline_VITIS_LOOP_65_8 top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 top_kernel
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_33_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_33_4 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_33_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_33_4 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_43_5 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_43_5 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_43_5 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_43_5 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_55_7 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_55_7 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_55_7 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_55_7 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_65_8 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_65_8 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_65_8 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_65_8 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 top_kernel_Pipeline_VITIS_LOOP_33_4 top_kernel_Pipeline_VITIS_LOOP_43_5 top_kernel_Pipeline_VITIS_LOOP_55_7 top_kernel_Pipeline_VITIS_LOOP_65_8 top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.19 seconds; current allocated memory: 895.918 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command             ap_part_info done; 0.11 sec.
Command           list_part done; 0.12 sec.
Command         syn_report done; 0.13 sec.
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.15 seconds; current allocated memory: 895.918 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_33_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_33_4 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_33_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_1', top.cpp:36) to 'add' operation 25 bit ('add_ln36_11', top.cpp:36) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_3', top.cpp:36) to 'add' operation 25 bit ('add_ln36_13', top.cpp:36) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_3', top.cpp:36) to 'add' operation 25 bit ('add_ln36_15', top.cpp:36) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_3', top.cpp:36) to 'add' operation 24 bit ('add_ln36_14', top.cpp:36) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_1', top.cpp:36) to 'add' operation 25 bit ('add_ln36_15', top.cpp:36) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln36', top.cpp:36) to 'add' operation 24 bit ('add_ln36_14', top.cpp:36) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_1', top.cpp:36) to 'select' operation 24 bit ('select_ln36_15', top.cpp:36) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln36', top.cpp:36) to 'store' operation 0 bit ('empty_write_ln36', top.cpp:36) of variable 'select_ln36_15', top.cpp:36 on local variable 'empty' (combination delay: 12.845 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_33_4'
WARNING: [HLS 200-871] Estimated clock period (12.845 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_33_4' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:36) on local variable 'empty' [22]  (0.000 ns)
	'add' operation 24 bit ('add_ln36', top.cpp:36) [40]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_1', top.cpp:36) [48]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_2', top.cpp:36) [52]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_3', top.cpp:36) [60]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_4', top.cpp:36) [64]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_5', top.cpp:36) [72]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_6', top.cpp:36) [76]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_7', top.cpp:36) [84]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_8', top.cpp:36) [88]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_9', top.cpp:36) [96]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_10', top.cpp:36) [100]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_11', top.cpp:36) [108]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_12', top.cpp:36) [112]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_13', top.cpp:36) [120]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_14', top.cpp:36) [124]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_15', top.cpp:36) [132]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln36', top.cpp:36) of variable 'select_ln36_15', top.cpp:36 on local variable 'empty' [135]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 896.418 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_33_4.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_33_4 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_33_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 896.918 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_33_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_43_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_43_5 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_43_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_43_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 899.434 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_43_5.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_43_5 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_43_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 899.434 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_43_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_55_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_55_7 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_55_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_5', top.cpp:58) to 'add' operation 25 bit ('add_ln58_15', top.cpp:58) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58', top.cpp:58) to 'add' operation 25 bit ('add_ln58_11', top.cpp:58) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_1', top.cpp:58) to 'add' operation 24 bit ('add_ln58_12', top.cpp:58) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58_2', top.cpp:58) to 'add' operation 24 bit ('add_ln58_14', top.cpp:58) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_1', top.cpp:58) to 'add' operation 24 bit ('add_ln58_14', top.cpp:58) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58', top.cpp:58) to 'add' operation 24 bit ('add_ln58_14', top.cpp:58) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58', top.cpp:58) to 'select' operation 24 bit ('select_ln58_15', top.cpp:58) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln58_1', top.cpp:58) to 'store' operation 0 bit ('empty_42_write_ln58', top.cpp:58) of variable 'select_ln58_15', top.cpp:58 on local variable 'empty_42' (combination delay: 12.845 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_55_7'
WARNING: [HLS 200-871] Estimated clock period (12.845 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_55_7' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:58) on local variable 'empty_42' [80]  (0.000 ns)
	'add' operation 24 bit ('add_ln58', top.cpp:58) [162]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_1', top.cpp:58) [170]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_2', top.cpp:58) [182]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_3', top.cpp:58) [190]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_4', top.cpp:58) [202]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_5', top.cpp:58) [210]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_6', top.cpp:58) [222]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_7', top.cpp:58) [230]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_8', top.cpp:58) [242]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_9', top.cpp:58) [250]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_10', top.cpp:58) [262]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_11', top.cpp:58) [270]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_12', top.cpp:58) [282]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_13', top.cpp:58) [290]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_14', top.cpp:58) [302]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_15', top.cpp:58) [310]  (0.435 ns)
	'store' operation 0 bit ('empty_42_write_ln58', top.cpp:58) of variable 'select_ln58_15', top.cpp:58 on local variable 'empty_42' [313]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 902.582 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_55_7.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_55_7 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_55_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 902.641 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_55_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_65_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_65_8 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_65_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_65_8'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 906.750 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.sched.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_65_8.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_65_8 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_65_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 906.750 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_65_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_9_VITIS_LOOP_73_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_72_9_VITIS_LOOP_73_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 906.930 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 906.930 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 908.309 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 908.309 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_33_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_43_5 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_55_7 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_65_8 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 top_kernel_Pipeline_VITIS_LOOP_33_4 top_kernel_Pipeline_VITIS_LOOP_43_5 top_kernel_Pipeline_VITIS_LOOP_55_7 top_kernel_Pipeline_VITIS_LOOP_65_8 top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline 'VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 908.402 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_33_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_33_4 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_33_4' pipeline 'VITIS_LOOP_33_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_33_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 910.719 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_33_4 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_4 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_33_4 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_4 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_33_4 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_33_4_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_33_4 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_33_4_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_33_4 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_33_4 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_33_4 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_33_4 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_43_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_43_5 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_43_5' pipeline 'VITIS_LOOP_43_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_43_5'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 918.648 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_43_5 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_5 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_43_5 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_5 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_43_5 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_43_5_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_43_5 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_43_5_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_43_5 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_43_5 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_43_5 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_43_5 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_55_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_55_7 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_55_7' pipeline 'VITIS_LOOP_55_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_55_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.57 seconds; current allocated memory: 926.445 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_55_7 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_7 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_55_7 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_7 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_55_7 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_55_7_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_55_7 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_55_7_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_55_7 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_55_7 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_55_7 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_55_7 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_65_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_65_8 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_65_8' pipeline 'VITIS_LOOP_65_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_65_8'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 935.953 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_65_8 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_65_8 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_65_8 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_65_8 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_65_8 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_65_8_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_65_8 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_65_8_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_65_8 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_65_8 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_65_8 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_65_8 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10' pipeline 'VITIS_LOOP_72_9_VITIS_LOOP_73_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.47 seconds; current allocated memory: 945.559 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_48_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_tmp_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 951.504 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.adb 
Execute         db_write -model top_kernel -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel 
Execute         export_constraint_db -f -tool general -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.design.xml 
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 top_kernel_Pipeline_VITIS_LOOP_33_4 top_kernel_Pipeline_VITIS_LOOP_43_5 top_kernel_Pipeline_VITIS_LOOP_55_7 top_kernel_Pipeline_VITIS_LOOP_65_8 top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 top_kernel
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_33_4] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_43_5] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.compgen.tcl 
INFO-FLOW: Found component top_kernel_sdiv_38ns_24s_38_42_1.
INFO-FLOW: Append model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_55_7] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.compgen.tcl 
INFO-FLOW: Found component top_kernel_sparsemux_17_3_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_65_8] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_24s_17s_41_1_1.
INFO-FLOW: Append model top_kernel_mul_24s_17s_41_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_A_1_48_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_kernel_A_1_48_RAM_AUTO_1R1W
INFO-FLOW: Found component top_kernel_tmp_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_kernel_tmp_RAM_AUTO_1R1W
INFO-FLOW: Found component top_kernel_A_m_axi.
INFO-FLOW: Append model top_kernel_A_m_axi
INFO-FLOW: Found component top_kernel_C_m_axi.
INFO-FLOW: Append model top_kernel_C_m_axi
INFO-FLOW: Found component top_kernel_control_s_axi.
INFO-FLOW: Append model top_kernel_control_s_axi
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_33_4
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_43_5
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_55_7
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_65_8
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_flow_control_loop_pipe_sequential_init top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sdiv_38ns_24s_38_42_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sparsemux_17_3_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_24s_17s_41_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_flow_control_loop_pipe_sequential_init top_kernel_A_1_48_RAM_AUTO_1R1W top_kernel_tmp_RAM_AUTO_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 top_kernel_Pipeline_VITIS_LOOP_33_4 top_kernel_Pipeline_VITIS_LOOP_43_5 top_kernel_Pipeline_VITIS_LOOP_55_7 top_kernel_Pipeline_VITIS_LOOP_65_8 top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 top_kernel
INFO-FLOW: Generating /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_mul_24s_17s_41_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_A_1_48_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_kernel_tmp_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_kernel_A_m_axi
INFO-FLOW: To file: write model top_kernel_C_m_axi
INFO-FLOW: To file: write model top_kernel_control_s_axi
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_33_4
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_43_5
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_55_7
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_65_8
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_17s_41_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_A_1_48_RAM_AUTO_1R1W
top_kernel_tmp_RAM_AUTO_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2
top_kernel_Pipeline_VITIS_LOOP_33_4
top_kernel_Pipeline_VITIS_LOOP_43_5
top_kernel_Pipeline_VITIS_LOOP_55_7
top_kernel_Pipeline_VITIS_LOOP_65_8
top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10
top_kernel
' expOnly='0'
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.63 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.05 seconds; current allocated memory: 959.426 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_17s_41_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_A_1_48_RAM_AUTO_1R1W
top_kernel_tmp_RAM_AUTO_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2
top_kernel_Pipeline_VITIS_LOOP_33_4
top_kernel_Pipeline_VITIS_LOOP_43_5
top_kernel_Pipeline_VITIS_LOOP_55_7
top_kernel_Pipeline_VITIS_LOOP_65_8
top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME A_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME A DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME C_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME C DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 grp_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_507 top_kernel_Pipeline_VITIS_LOOP_33_4 grp_top_kernel_Pipeline_VITIS_LOOP_33_4_fu_522 top_kernel_Pipeline_VITIS_LOOP_43_5 grp_top_kernel_Pipeline_VITIS_LOOP_43_5_fu_536 top_kernel_Pipeline_VITIS_LOOP_55_7 grp_top_kernel_Pipeline_VITIS_LOOP_55_7_fu_615 top_kernel_Pipeline_VITIS_LOOP_65_8 grp_top_kernel_Pipeline_VITIS_LOOP_65_8_fu_686 top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 grp_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10_fu_766} INST2MODULE {top_kernel top_kernel grp_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_507 top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 grp_top_kernel_Pipeline_VITIS_LOOP_33_4_fu_522 top_kernel_Pipeline_VITIS_LOOP_33_4 grp_top_kernel_Pipeline_VITIS_LOOP_43_5_fu_536 top_kernel_Pipeline_VITIS_LOOP_43_5 grp_top_kernel_Pipeline_VITIS_LOOP_55_7_fu_615 top_kernel_Pipeline_VITIS_LOOP_55_7 grp_top_kernel_Pipeline_VITIS_LOOP_65_8_fu_686 top_kernel_Pipeline_VITIS_LOOP_65_8 grp_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10_fu_766 top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10} INSTDATA {top_kernel {DEPTH 1 CHILDREN {grp_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_507 grp_top_kernel_Pipeline_VITIS_LOOP_33_4_fu_522 grp_top_kernel_Pipeline_VITIS_LOOP_43_5_fu_536 grp_top_kernel_Pipeline_VITIS_LOOP_55_7_fu_615 grp_top_kernel_Pipeline_VITIS_LOOP_65_8_fu_686 grp_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10_fu_766}} grp_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_507 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_33_4_fu_522 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_43_5_fu_536 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_55_7_fu_615 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_65_8_fu_686 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10_fu_766 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_fu_243_p2 SOURCE top.cpp:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_1_fu_249_p2 SOURCE top.cpp:21 VARIABLE add_ln21_1 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_276_p2 SOURCE top.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln22_fu_282_p2 SOURCE top.cpp:22 VARIABLE icmp_ln22 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln21_fu_288_p3 SOURCE top.cpp:21 VARIABLE select_ln21 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln21_1_fu_296_p3 SOURCE top.cpp:21 VARIABLE select_ln21_1 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_360_p2 SOURCE top.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_33_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_264_p2 SOURCE top.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_269_p2 SOURCE top.cpp:36 VARIABLE add_ln36_1 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_fu_291_p2 SOURCE top.cpp:36 VARIABLE xor_ln36 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_fu_297_p2 SOURCE top.cpp:36 VARIABLE and_ln36 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_1_fu_303_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_1 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_fu_309_p3 SOURCE top.cpp:36 VARIABLE select_ln36 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_1_fu_317_p3 SOURCE top.cpp:36 VARIABLE select_ln36_1 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_2_fu_333_p2 SOURCE top.cpp:36 VARIABLE add_ln36_2 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_3_fu_339_p2 SOURCE top.cpp:36 VARIABLE add_ln36_3 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_2_fu_361_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_2 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_1_fu_367_p2 SOURCE top.cpp:36 VARIABLE and_ln36_1 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_3_fu_373_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_3 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_2_fu_379_p3 SOURCE top.cpp:36 VARIABLE select_ln36_2 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_3_fu_387_p3 SOURCE top.cpp:36 VARIABLE select_ln36_3 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_4_fu_403_p2 SOURCE top.cpp:36 VARIABLE add_ln36_4 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_5_fu_409_p2 SOURCE top.cpp:36 VARIABLE add_ln36_5 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_4_fu_431_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_4 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_2_fu_437_p2 SOURCE top.cpp:36 VARIABLE and_ln36_2 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_5_fu_443_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_5 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_4_fu_449_p3 SOURCE top.cpp:36 VARIABLE select_ln36_4 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_5_fu_457_p3 SOURCE top.cpp:36 VARIABLE select_ln36_5 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_6_fu_473_p2 SOURCE top.cpp:36 VARIABLE add_ln36_6 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_7_fu_479_p2 SOURCE top.cpp:36 VARIABLE add_ln36_7 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_6_fu_501_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_6 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_3_fu_507_p2 SOURCE top.cpp:36 VARIABLE and_ln36_3 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_7_fu_513_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_7 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_6_fu_519_p3 SOURCE top.cpp:36 VARIABLE select_ln36_6 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_7_fu_527_p3 SOURCE top.cpp:36 VARIABLE select_ln36_7 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_8_fu_543_p2 SOURCE top.cpp:36 VARIABLE add_ln36_8 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_9_fu_549_p2 SOURCE top.cpp:36 VARIABLE add_ln36_9 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_8_fu_571_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_8 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_4_fu_577_p2 SOURCE top.cpp:36 VARIABLE and_ln36_4 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_9_fu_583_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_9 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_8_fu_589_p3 SOURCE top.cpp:36 VARIABLE select_ln36_8 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_9_fu_597_p3 SOURCE top.cpp:36 VARIABLE select_ln36_9 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_10_fu_613_p2 SOURCE top.cpp:36 VARIABLE add_ln36_10 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_11_fu_619_p2 SOURCE top.cpp:36 VARIABLE add_ln36_11 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_10_fu_641_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_10 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_5_fu_647_p2 SOURCE top.cpp:36 VARIABLE and_ln36_5 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_11_fu_653_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_11 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_10_fu_659_p3 SOURCE top.cpp:36 VARIABLE select_ln36_10 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_11_fu_667_p3 SOURCE top.cpp:36 VARIABLE select_ln36_11 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_12_fu_683_p2 SOURCE top.cpp:36 VARIABLE add_ln36_12 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_13_fu_689_p2 SOURCE top.cpp:36 VARIABLE add_ln36_13 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_12_fu_711_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_12 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_6_fu_717_p2 SOURCE top.cpp:36 VARIABLE and_ln36_6 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_13_fu_723_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_13 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_12_fu_729_p3 SOURCE top.cpp:36 VARIABLE select_ln36_12 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_13_fu_737_p3 SOURCE top.cpp:36 VARIABLE select_ln36_13 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_14_fu_753_p2 SOURCE top.cpp:36 VARIABLE add_ln36_14 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_15_fu_759_p2 SOURCE top.cpp:36 VARIABLE add_ln36_15 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_14_fu_781_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_14 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_7_fu_787_p2 SOURCE top.cpp:36 VARIABLE and_ln36_7 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_15_fu_793_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_15 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_14_fu_799_p3 SOURCE top.cpp:36 VARIABLE select_ln36_14 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_15_fu_807_p3 SOURCE top.cpp:36 VARIABLE select_ln36_15 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_243_p2 SOURCE top.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_43_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U21 SOURCE top.cpp:46 VARIABLE sdiv_ln46 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_fu_1487_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_1_fu_1493_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_1 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_fu_1499_p2 SOURCE top.cpp:46 VARIABLE or_ln46 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_fu_1505_p2 SOURCE top.cpp:46 VARIABLE xor_ln46 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_fu_1511_p2 SOURCE top.cpp:46 VARIABLE and_ln46 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_1_fu_1517_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_1 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_1_fu_1523_p2 SOURCE top.cpp:46 VARIABLE or_ln46_1 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_1_fu_1529_p2 SOURCE top.cpp:46 VARIABLE and_ln46_1 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_fu_1535_p3 SOURCE top.cpp:46 VARIABLE select_ln46 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_2_fu_1543_p2 SOURCE top.cpp:46 VARIABLE or_ln46_2 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_1_fu_1549_p3 SOURCE top.cpp:46 VARIABLE select_ln46_1 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U22 SOURCE top.cpp:46 VARIABLE sdiv_ln46_1 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_2_fu_1595_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_2 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_3_fu_1601_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_3 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_3_fu_1607_p2 SOURCE top.cpp:46 VARIABLE or_ln46_3 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_2_fu_1613_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_2 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_2_fu_1619_p2 SOURCE top.cpp:46 VARIABLE and_ln46_2 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_3_fu_1625_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_3 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_4_fu_1631_p2 SOURCE top.cpp:46 VARIABLE or_ln46_4 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_3_fu_1637_p2 SOURCE top.cpp:46 VARIABLE and_ln46_3 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_2_fu_1643_p3 SOURCE top.cpp:46 VARIABLE select_ln46_2 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_5_fu_1651_p2 SOURCE top.cpp:46 VARIABLE or_ln46_5 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_3_fu_1657_p3 SOURCE top.cpp:46 VARIABLE select_ln46_3 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U23 SOURCE top.cpp:46 VARIABLE sdiv_ln46_2 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_4_fu_1703_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_4 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_5_fu_1709_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_5 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_6_fu_1715_p2 SOURCE top.cpp:46 VARIABLE or_ln46_6 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_4_fu_1721_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_4 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_4_fu_1727_p2 SOURCE top.cpp:46 VARIABLE and_ln46_4 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_5_fu_1733_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_5 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_7_fu_1739_p2 SOURCE top.cpp:46 VARIABLE or_ln46_7 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_5_fu_1745_p2 SOURCE top.cpp:46 VARIABLE and_ln46_5 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_4_fu_1751_p3 SOURCE top.cpp:46 VARIABLE select_ln46_4 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_8_fu_1759_p2 SOURCE top.cpp:46 VARIABLE or_ln46_8 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_5_fu_1765_p3 SOURCE top.cpp:46 VARIABLE select_ln46_5 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U24 SOURCE top.cpp:46 VARIABLE sdiv_ln46_3 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_6_fu_1811_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_6 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_7_fu_1817_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_7 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_9_fu_1823_p2 SOURCE top.cpp:46 VARIABLE or_ln46_9 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_6_fu_1829_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_6 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_6_fu_1835_p2 SOURCE top.cpp:46 VARIABLE and_ln46_6 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_7_fu_1841_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_7 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_10_fu_1847_p2 SOURCE top.cpp:46 VARIABLE or_ln46_10 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_7_fu_1853_p2 SOURCE top.cpp:46 VARIABLE and_ln46_7 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_6_fu_1859_p3 SOURCE top.cpp:46 VARIABLE select_ln46_6 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_11_fu_1867_p2 SOURCE top.cpp:46 VARIABLE or_ln46_11 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_7_fu_1873_p3 SOURCE top.cpp:46 VARIABLE select_ln46_7 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U25 SOURCE top.cpp:46 VARIABLE sdiv_ln46_4 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_8_fu_1919_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_8 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_9_fu_1925_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_9 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_12_fu_1931_p2 SOURCE top.cpp:46 VARIABLE or_ln46_12 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_8_fu_1937_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_8 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_8_fu_1943_p2 SOURCE top.cpp:46 VARIABLE and_ln46_8 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_9_fu_1949_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_9 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_13_fu_1955_p2 SOURCE top.cpp:46 VARIABLE or_ln46_13 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_9_fu_1961_p2 SOURCE top.cpp:46 VARIABLE and_ln46_9 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_8_fu_1967_p3 SOURCE top.cpp:46 VARIABLE select_ln46_8 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_14_fu_1975_p2 SOURCE top.cpp:46 VARIABLE or_ln46_14 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_9_fu_1981_p3 SOURCE top.cpp:46 VARIABLE select_ln46_9 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U26 SOURCE top.cpp:46 VARIABLE sdiv_ln46_5 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_10_fu_2027_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_10 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_11_fu_2033_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_11 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_15_fu_2039_p2 SOURCE top.cpp:46 VARIABLE or_ln46_15 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_10_fu_2045_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_10 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_10_fu_2051_p2 SOURCE top.cpp:46 VARIABLE and_ln46_10 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_11_fu_2057_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_11 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_16_fu_2063_p2 SOURCE top.cpp:46 VARIABLE or_ln46_16 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_11_fu_2069_p2 SOURCE top.cpp:46 VARIABLE and_ln46_11 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_10_fu_2075_p3 SOURCE top.cpp:46 VARIABLE select_ln46_10 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_17_fu_2083_p2 SOURCE top.cpp:46 VARIABLE or_ln46_17 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_11_fu_2089_p3 SOURCE top.cpp:46 VARIABLE select_ln46_11 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U27 SOURCE top.cpp:46 VARIABLE sdiv_ln46_6 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_12_fu_2135_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_12 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_13_fu_2141_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_13 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_18_fu_2147_p2 SOURCE top.cpp:46 VARIABLE or_ln46_18 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_12_fu_2153_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_12 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_12_fu_2159_p2 SOURCE top.cpp:46 VARIABLE and_ln46_12 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_13_fu_2165_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_13 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_19_fu_2171_p2 SOURCE top.cpp:46 VARIABLE or_ln46_19 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_13_fu_2177_p2 SOURCE top.cpp:46 VARIABLE and_ln46_13 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_12_fu_2183_p3 SOURCE top.cpp:46 VARIABLE select_ln46_12 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_20_fu_2191_p2 SOURCE top.cpp:46 VARIABLE or_ln46_20 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_13_fu_2197_p3 SOURCE top.cpp:46 VARIABLE select_ln46_13 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U28 SOURCE top.cpp:46 VARIABLE sdiv_ln46_7 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_14_fu_2243_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_14 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_15_fu_2249_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_15 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_21_fu_2255_p2 SOURCE top.cpp:46 VARIABLE or_ln46_21 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_14_fu_2261_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_14 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_14_fu_2267_p2 SOURCE top.cpp:46 VARIABLE and_ln46_14 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_15_fu_2273_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_15 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_22_fu_2279_p2 SOURCE top.cpp:46 VARIABLE or_ln46_22 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_15_fu_2285_p2 SOURCE top.cpp:46 VARIABLE and_ln46_15 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_14_fu_2291_p3 SOURCE top.cpp:46 VARIABLE select_ln46_14 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_23_fu_2299_p2 SOURCE top.cpp:46 VARIABLE or_ln46_23 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_15_fu_2305_p3 SOURCE top.cpp:46 VARIABLE select_ln46_15 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_1258_p2 SOURCE top.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_55_7 {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U105 SOURCE top.cpp:58 VARIABLE tmp_81 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_1225_p2 SOURCE top.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_1230_p2 SOURCE top.cpp:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_fu_1252_p2 SOURCE top.cpp:58 VARIABLE xor_ln58 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_fu_1258_p2 SOURCE top.cpp:58 VARIABLE and_ln58 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_1_fu_1264_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_1 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_fu_1270_p3 SOURCE top.cpp:58 VARIABLE select_ln58 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_1_fu_1278_p3 SOURCE top.cpp:58 VARIABLE select_ln58_1 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U106 SOURCE top.cpp:58 VARIABLE tmp_84 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_2_fu_1293_p2 SOURCE top.cpp:58 VARIABLE add_ln58_2 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_3_fu_1298_p2 SOURCE top.cpp:58 VARIABLE add_ln58_3 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_2_fu_1320_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_2 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_1_fu_1326_p2 SOURCE top.cpp:58 VARIABLE and_ln58_1 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_3_fu_1332_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_3 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_2_fu_1338_p3 SOURCE top.cpp:58 VARIABLE select_ln58_2 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_3_fu_1346_p3 SOURCE top.cpp:58 VARIABLE select_ln58_3 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U107 SOURCE top.cpp:58 VARIABLE tmp_87 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_4_fu_1401_p2 SOURCE top.cpp:58 VARIABLE add_ln58_4 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_5_fu_1407_p2 SOURCE top.cpp:58 VARIABLE add_ln58_5 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_4_fu_1429_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_4 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_2_fu_1435_p2 SOURCE top.cpp:58 VARIABLE and_ln58_2 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_5_fu_1441_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_5 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_4_fu_1447_p3 SOURCE top.cpp:58 VARIABLE select_ln58_4 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_5_fu_1455_p3 SOURCE top.cpp:58 VARIABLE select_ln58_5 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U108 SOURCE top.cpp:58 VARIABLE tmp_90 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_6_fu_1510_p2 SOURCE top.cpp:58 VARIABLE add_ln58_6 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_7_fu_1516_p2 SOURCE top.cpp:58 VARIABLE add_ln58_7 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_6_fu_1538_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_6 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_3_fu_1544_p2 SOURCE top.cpp:58 VARIABLE and_ln58_3 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_7_fu_1550_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_7 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_6_fu_1556_p3 SOURCE top.cpp:58 VARIABLE select_ln58_6 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_7_fu_1564_p3 SOURCE top.cpp:58 VARIABLE select_ln58_7 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U109 SOURCE top.cpp:58 VARIABLE tmp_93 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_8_fu_1619_p2 SOURCE top.cpp:58 VARIABLE add_ln58_8 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_9_fu_1625_p2 SOURCE top.cpp:58 VARIABLE add_ln58_9 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_8_fu_1647_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_8 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_4_fu_1653_p2 SOURCE top.cpp:58 VARIABLE and_ln58_4 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_9_fu_1659_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_9 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_8_fu_1665_p3 SOURCE top.cpp:58 VARIABLE select_ln58_8 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_9_fu_1673_p3 SOURCE top.cpp:58 VARIABLE select_ln58_9 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U110 SOURCE top.cpp:58 VARIABLE tmp_96 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_10_fu_1728_p2 SOURCE top.cpp:58 VARIABLE add_ln58_10 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_11_fu_1734_p2 SOURCE top.cpp:58 VARIABLE add_ln58_11 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_10_fu_1756_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_10 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_5_fu_1762_p2 SOURCE top.cpp:58 VARIABLE and_ln58_5 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_11_fu_1768_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_11 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_10_fu_1774_p3 SOURCE top.cpp:58 VARIABLE select_ln58_10 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_11_fu_1782_p3 SOURCE top.cpp:58 VARIABLE select_ln58_11 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U111 SOURCE top.cpp:58 VARIABLE tmp_99 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_12_fu_1837_p2 SOURCE top.cpp:58 VARIABLE add_ln58_12 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_13_fu_1843_p2 SOURCE top.cpp:58 VARIABLE add_ln58_13 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_12_fu_1865_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_12 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_6_fu_1871_p2 SOURCE top.cpp:58 VARIABLE and_ln58_6 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_13_fu_1877_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_13 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_12_fu_1883_p3 SOURCE top.cpp:58 VARIABLE select_ln58_12 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_13_fu_1891_p3 SOURCE top.cpp:58 VARIABLE select_ln58_13 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U112 SOURCE top.cpp:58 VARIABLE tmp_102 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_14_fu_1946_p2 SOURCE top.cpp:58 VARIABLE add_ln58_14 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_15_fu_1952_p2 SOURCE top.cpp:58 VARIABLE add_ln58_15 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_14_fu_1974_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_14 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_7_fu_1980_p2 SOURCE top.cpp:58 VARIABLE and_ln58_7 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_15_fu_1986_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_15 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_14_fu_1992_p3 SOURCE top.cpp:58 VARIABLE select_ln58_14 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_15_fu_2000_p3 SOURCE top.cpp:58 VARIABLE select_ln58_15 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_1126_p2 SOURCE top.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_65_8 {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U181 SOURCE top.cpp:68 VARIABLE tmp_66 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U189 SOURCE top.cpp:68 VARIABLE mul_ln68 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_1709_p2 SOURCE top.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_fu_1723_p2 SOURCE top.cpp:68 VARIABLE xor_ln68 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_fu_1729_p2 SOURCE top.cpp:68 VARIABLE and_ln68 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_fu_1753_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_1_fu_1769_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_1 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_2_fu_1775_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_2 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_fu_1781_p3 SOURCE top.cpp:68 VARIABLE select_ln68 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_1_fu_1789_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_1 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_1_fu_1795_p2 SOURCE top.cpp:68 VARIABLE and_ln68_1 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_1_fu_1801_p3 SOURCE top.cpp:68 VARIABLE select_ln68_1 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_2_fu_1809_p2 SOURCE top.cpp:68 VARIABLE and_ln68_2 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_2_fu_1815_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_2 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_fu_1821_p2 SOURCE top.cpp:68 VARIABLE or_ln68 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_3_fu_1827_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_3 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_3_fu_1833_p2 SOURCE top.cpp:68 VARIABLE and_ln68_3 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_4_fu_1839_p2 SOURCE top.cpp:68 VARIABLE and_ln68_4 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_16_fu_1845_p2 SOURCE top.cpp:68 VARIABLE or_ln68_16 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_4_fu_1851_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_4 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_5_fu_1857_p2 SOURCE top.cpp:68 VARIABLE and_ln68_5 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_2_fu_1863_p3 SOURCE top.cpp:68 VARIABLE select_ln68_2 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_1_fu_1871_p2 SOURCE top.cpp:68 VARIABLE or_ln68_1 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_3_fu_1877_p3 SOURCE top.cpp:68 VARIABLE select_ln68_3 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U182 SOURCE top.cpp:68 VARIABLE tmp_74 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U190 SOURCE top.cpp:68 VARIABLE mul_ln68_1 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_1936_p2 SOURCE top.cpp:68 VARIABLE add_ln68_1 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_5_fu_1950_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_5 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_6_fu_1956_p2 SOURCE top.cpp:68 VARIABLE and_ln68_6 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_3_fu_1980_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_3 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_4_fu_1996_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_4 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_5_fu_2002_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_5 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_4_fu_2008_p3 SOURCE top.cpp:68 VARIABLE select_ln68_4 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_6_fu_2016_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_6 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_7_fu_2022_p2 SOURCE top.cpp:68 VARIABLE and_ln68_7 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_5_fu_2028_p3 SOURCE top.cpp:68 VARIABLE select_ln68_5 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_8_fu_2036_p2 SOURCE top.cpp:68 VARIABLE and_ln68_8 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_7_fu_2042_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_7 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_2_fu_2048_p2 SOURCE top.cpp:68 VARIABLE or_ln68_2 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_8_fu_2054_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_8 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_9_fu_2060_p2 SOURCE top.cpp:68 VARIABLE and_ln68_9 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_10_fu_2066_p2 SOURCE top.cpp:68 VARIABLE and_ln68_10 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_17_fu_2072_p2 SOURCE top.cpp:68 VARIABLE or_ln68_17 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_9_fu_2078_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_9 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_11_fu_2084_p2 SOURCE top.cpp:68 VARIABLE and_ln68_11 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_6_fu_2090_p3 SOURCE top.cpp:68 VARIABLE select_ln68_6 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_3_fu_2098_p2 SOURCE top.cpp:68 VARIABLE or_ln68_3 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_7_fu_2104_p3 SOURCE top.cpp:68 VARIABLE select_ln68_7 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U183 SOURCE top.cpp:68 VARIABLE tmp_82 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U191 SOURCE top.cpp:68 VARIABLE mul_ln68_2 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_2_fu_2163_p2 SOURCE top.cpp:68 VARIABLE add_ln68_2 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_10_fu_2177_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_10 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_12_fu_2183_p2 SOURCE top.cpp:68 VARIABLE and_ln68_12 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_6_fu_2207_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_6 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_7_fu_2223_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_7 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_8_fu_2229_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_8 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_8_fu_2235_p3 SOURCE top.cpp:68 VARIABLE select_ln68_8 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_11_fu_2243_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_11 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_13_fu_2249_p2 SOURCE top.cpp:68 VARIABLE and_ln68_13 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_9_fu_2255_p3 SOURCE top.cpp:68 VARIABLE select_ln68_9 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_14_fu_2263_p2 SOURCE top.cpp:68 VARIABLE and_ln68_14 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_12_fu_2269_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_12 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_4_fu_2275_p2 SOURCE top.cpp:68 VARIABLE or_ln68_4 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_13_fu_2281_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_13 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_15_fu_2287_p2 SOURCE top.cpp:68 VARIABLE and_ln68_15 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_16_fu_2293_p2 SOURCE top.cpp:68 VARIABLE and_ln68_16 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_18_fu_2299_p2 SOURCE top.cpp:68 VARIABLE or_ln68_18 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_14_fu_2305_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_14 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_17_fu_2311_p2 SOURCE top.cpp:68 VARIABLE and_ln68_17 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_10_fu_2317_p3 SOURCE top.cpp:68 VARIABLE select_ln68_10 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_5_fu_2325_p2 SOURCE top.cpp:68 VARIABLE or_ln68_5 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_11_fu_2331_p3 SOURCE top.cpp:68 VARIABLE select_ln68_11 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U184 SOURCE top.cpp:68 VARIABLE tmp_90 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U192 SOURCE top.cpp:68 VARIABLE mul_ln68_3 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_3_fu_2390_p2 SOURCE top.cpp:68 VARIABLE add_ln68_3 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_15_fu_2404_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_15 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_18_fu_2410_p2 SOURCE top.cpp:68 VARIABLE and_ln68_18 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_9_fu_2434_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_9 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_10_fu_2450_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_10 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_11_fu_2456_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_11 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_12_fu_2462_p3 SOURCE top.cpp:68 VARIABLE select_ln68_12 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_16_fu_2470_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_16 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_19_fu_2476_p2 SOURCE top.cpp:68 VARIABLE and_ln68_19 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_13_fu_2482_p3 SOURCE top.cpp:68 VARIABLE select_ln68_13 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_20_fu_2490_p2 SOURCE top.cpp:68 VARIABLE and_ln68_20 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_17_fu_2496_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_17 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_6_fu_2502_p2 SOURCE top.cpp:68 VARIABLE or_ln68_6 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_18_fu_2508_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_18 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_21_fu_2514_p2 SOURCE top.cpp:68 VARIABLE and_ln68_21 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_22_fu_2520_p2 SOURCE top.cpp:68 VARIABLE and_ln68_22 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_19_fu_2526_p2 SOURCE top.cpp:68 VARIABLE or_ln68_19 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_19_fu_2532_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_19 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_23_fu_2538_p2 SOURCE top.cpp:68 VARIABLE and_ln68_23 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_14_fu_2544_p3 SOURCE top.cpp:68 VARIABLE select_ln68_14 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_7_fu_2552_p2 SOURCE top.cpp:68 VARIABLE or_ln68_7 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_15_fu_2558_p3 SOURCE top.cpp:68 VARIABLE select_ln68_15 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U185 SOURCE top.cpp:68 VARIABLE tmp_98 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U193 SOURCE top.cpp:68 VARIABLE mul_ln68_4 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_4_fu_2617_p2 SOURCE top.cpp:68 VARIABLE add_ln68_4 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_20_fu_2631_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_20 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_24_fu_2637_p2 SOURCE top.cpp:68 VARIABLE and_ln68_24 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_12_fu_2661_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_12 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_13_fu_2677_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_13 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_14_fu_2683_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_14 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_16_fu_2689_p3 SOURCE top.cpp:68 VARIABLE select_ln68_16 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_21_fu_2697_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_21 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_25_fu_2703_p2 SOURCE top.cpp:68 VARIABLE and_ln68_25 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_17_fu_2709_p3 SOURCE top.cpp:68 VARIABLE select_ln68_17 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_26_fu_2717_p2 SOURCE top.cpp:68 VARIABLE and_ln68_26 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_22_fu_2723_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_22 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_8_fu_2729_p2 SOURCE top.cpp:68 VARIABLE or_ln68_8 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_23_fu_2735_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_23 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_27_fu_2741_p2 SOURCE top.cpp:68 VARIABLE and_ln68_27 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_28_fu_2747_p2 SOURCE top.cpp:68 VARIABLE and_ln68_28 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_20_fu_2753_p2 SOURCE top.cpp:68 VARIABLE or_ln68_20 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_24_fu_2759_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_24 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_29_fu_2765_p2 SOURCE top.cpp:68 VARIABLE and_ln68_29 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_18_fu_2771_p3 SOURCE top.cpp:68 VARIABLE select_ln68_18 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_9_fu_2779_p2 SOURCE top.cpp:68 VARIABLE or_ln68_9 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_19_fu_2785_p3 SOURCE top.cpp:68 VARIABLE select_ln68_19 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U186 SOURCE top.cpp:68 VARIABLE tmp_106 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U194 SOURCE top.cpp:68 VARIABLE mul_ln68_5 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_5_fu_2844_p2 SOURCE top.cpp:68 VARIABLE add_ln68_5 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_25_fu_2858_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_25 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_30_fu_2864_p2 SOURCE top.cpp:68 VARIABLE and_ln68_30 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_15_fu_2888_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_15 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_16_fu_2904_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_16 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_17_fu_2910_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_17 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_20_fu_2916_p3 SOURCE top.cpp:68 VARIABLE select_ln68_20 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_26_fu_2924_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_26 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_31_fu_2930_p2 SOURCE top.cpp:68 VARIABLE and_ln68_31 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_21_fu_2936_p3 SOURCE top.cpp:68 VARIABLE select_ln68_21 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_32_fu_2944_p2 SOURCE top.cpp:68 VARIABLE and_ln68_32 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_27_fu_2950_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_27 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_10_fu_2956_p2 SOURCE top.cpp:68 VARIABLE or_ln68_10 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_28_fu_2962_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_28 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_33_fu_2968_p2 SOURCE top.cpp:68 VARIABLE and_ln68_33 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_34_fu_2974_p2 SOURCE top.cpp:68 VARIABLE and_ln68_34 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_21_fu_2980_p2 SOURCE top.cpp:68 VARIABLE or_ln68_21 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_29_fu_2986_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_29 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_35_fu_2992_p2 SOURCE top.cpp:68 VARIABLE and_ln68_35 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_22_fu_2998_p3 SOURCE top.cpp:68 VARIABLE select_ln68_22 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_11_fu_3006_p2 SOURCE top.cpp:68 VARIABLE or_ln68_11 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_23_fu_3012_p3 SOURCE top.cpp:68 VARIABLE select_ln68_23 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U187 SOURCE top.cpp:68 VARIABLE tmp_114 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U195 SOURCE top.cpp:68 VARIABLE mul_ln68_6 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_6_fu_3071_p2 SOURCE top.cpp:68 VARIABLE add_ln68_6 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_30_fu_3085_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_30 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_36_fu_3091_p2 SOURCE top.cpp:68 VARIABLE and_ln68_36 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_18_fu_3115_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_18 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_19_fu_3131_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_19 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_20_fu_3137_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_20 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_24_fu_3143_p3 SOURCE top.cpp:68 VARIABLE select_ln68_24 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_31_fu_3151_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_31 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_37_fu_3157_p2 SOURCE top.cpp:68 VARIABLE and_ln68_37 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_25_fu_3163_p3 SOURCE top.cpp:68 VARIABLE select_ln68_25 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_38_fu_3171_p2 SOURCE top.cpp:68 VARIABLE and_ln68_38 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_32_fu_3177_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_32 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_12_fu_3183_p2 SOURCE top.cpp:68 VARIABLE or_ln68_12 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_33_fu_3189_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_33 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_39_fu_3195_p2 SOURCE top.cpp:68 VARIABLE and_ln68_39 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_40_fu_3201_p2 SOURCE top.cpp:68 VARIABLE and_ln68_40 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_22_fu_3207_p2 SOURCE top.cpp:68 VARIABLE or_ln68_22 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_34_fu_3213_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_34 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_41_fu_3219_p2 SOURCE top.cpp:68 VARIABLE and_ln68_41 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_26_fu_3225_p3 SOURCE top.cpp:68 VARIABLE select_ln68_26 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_13_fu_3233_p2 SOURCE top.cpp:68 VARIABLE or_ln68_13 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_27_fu_3239_p3 SOURCE top.cpp:68 VARIABLE select_ln68_27 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U188 SOURCE top.cpp:68 VARIABLE tmp_122 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U196 SOURCE top.cpp:68 VARIABLE mul_ln68_7 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_7_fu_3298_p2 SOURCE top.cpp:68 VARIABLE add_ln68_7 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_35_fu_3312_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_35 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_42_fu_3318_p2 SOURCE top.cpp:68 VARIABLE and_ln68_42 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_21_fu_3342_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_21 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_22_fu_3358_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_22 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_23_fu_3364_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_23 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_28_fu_3370_p3 SOURCE top.cpp:68 VARIABLE select_ln68_28 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_36_fu_3378_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_36 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_43_fu_3384_p2 SOURCE top.cpp:68 VARIABLE and_ln68_43 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_29_fu_3390_p3 SOURCE top.cpp:68 VARIABLE select_ln68_29 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_44_fu_3398_p2 SOURCE top.cpp:68 VARIABLE and_ln68_44 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_37_fu_3404_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_37 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_14_fu_3410_p2 SOURCE top.cpp:68 VARIABLE or_ln68_14 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_38_fu_3416_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_38 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_45_fu_3422_p2 SOURCE top.cpp:68 VARIABLE and_ln68_45 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_46_fu_3428_p2 SOURCE top.cpp:68 VARIABLE and_ln68_46 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_23_fu_3434_p2 SOURCE top.cpp:68 VARIABLE or_ln68_23 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_39_fu_3440_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_39 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_47_fu_3446_p2 SOURCE top.cpp:68 VARIABLE and_ln68_47 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_30_fu_3452_p3 SOURCE top.cpp:68 VARIABLE select_ln68_30 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_15_fu_3460_p2 SOURCE top.cpp:68 VARIABLE or_ln68_15 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_31_fu_3466_p3 SOURCE top.cpp:68 VARIABLE select_ln68_31 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_1318_p2 SOURCE top.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 8 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln72_fu_256_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72 LOOP VITIS_LOOP_72_9_VITIS_LOOP_73_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_1_fu_262_p2 SOURCE top.cpp:72 VARIABLE add_ln72_1 LOOP VITIS_LOOP_72_9_VITIS_LOOP_73_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_274_p2 SOURCE top.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_9_VITIS_LOOP_73_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln73_fu_280_p2 SOURCE top.cpp:73 VARIABLE icmp_ln73 LOOP VITIS_LOOP_72_9_VITIS_LOOP_73_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln72_fu_286_p3 SOURCE top.cpp:72 VARIABLE select_ln72 LOOP VITIS_LOOP_72_9_VITIS_LOOP_73_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln72_1_fu_294_p3 SOURCE top.cpp:72 VARIABLE select_ln72_1 LOOP VITIS_LOOP_72_9_VITIS_LOOP_73_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_328_p2 SOURCE top.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_72_9_VITIS_LOOP_73_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U274 SOURCE top.cpp:75 VARIABLE tmp_1 LOOP VITIS_LOOP_72_9_VITIS_LOOP_73_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_346_p2 SOURCE top.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_72_9_VITIS_LOOP_73_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_1_48_U SOURCE top.cpp:12 VARIABLE A_1_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_1_U SOURCE top.cpp:12 VARIABLE A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_2_U SOURCE top.cpp:12 VARIABLE A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_3_U SOURCE top.cpp:12 VARIABLE A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_4_U SOURCE top.cpp:12 VARIABLE A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_5_U SOURCE top.cpp:12 VARIABLE A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_6_U SOURCE top.cpp:12 VARIABLE A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_7_U SOURCE top.cpp:12 VARIABLE A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_1_49_U SOURCE top.cpp:13 VARIABLE C_1_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_1_U SOURCE top.cpp:13 VARIABLE C_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_2_U SOURCE top.cpp:13 VARIABLE C_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_3_U SOURCE top.cpp:13 VARIABLE C_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_4_U SOURCE top.cpp:13 VARIABLE C_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_5_U SOURCE top.cpp:13 VARIABLE C_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_6_U SOURCE top.cpp:13 VARIABLE C_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_7_U SOURCE top.cpp:13 VARIABLE C_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_U SOURCE top.cpp:14 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_1_U SOURCE top.cpp:14 VARIABLE tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_2_U SOURCE top.cpp:14 VARIABLE tmp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_3_U SOURCE top.cpp:14 VARIABLE tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_4_U SOURCE top.cpp:14 VARIABLE tmp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_5_U SOURCE top.cpp:14 VARIABLE tmp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_6_U SOURCE top.cpp:14 VARIABLE tmp_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_7_U SOURCE top.cpp:14 VARIABLE tmp_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_8_U SOURCE top.cpp:14 VARIABLE tmp_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_9_U SOURCE top.cpp:14 VARIABLE tmp_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_10_U SOURCE top.cpp:14 VARIABLE tmp_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_11_U SOURCE top.cpp:14 VARIABLE tmp_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_12_U SOURCE top.cpp:14 VARIABLE tmp_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_13_U SOURCE top.cpp:14 VARIABLE tmp_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_14_U SOURCE top.cpp:14 VARIABLE tmp_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_15_U SOURCE top.cpp:14 VARIABLE tmp_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_16_U SOURCE top.cpp:14 VARIABLE tmp_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_17_U SOURCE top.cpp:14 VARIABLE tmp_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_18_U SOURCE top.cpp:14 VARIABLE tmp_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_19_U SOURCE top.cpp:14 VARIABLE tmp_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_20_U SOURCE top.cpp:14 VARIABLE tmp_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_21_U SOURCE top.cpp:14 VARIABLE tmp_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_22_U SOURCE top.cpp:14 VARIABLE tmp_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_23_U SOURCE top.cpp:14 VARIABLE tmp_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_24_U SOURCE top.cpp:14 VARIABLE tmp_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_25_U SOURCE top.cpp:14 VARIABLE tmp_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_26_U SOURCE top.cpp:14 VARIABLE tmp_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_27_U SOURCE top.cpp:14 VARIABLE tmp_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_28_U SOURCE top.cpp:14 VARIABLE tmp_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_29_U SOURCE top.cpp:14 VARIABLE tmp_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_30_U SOURCE top.cpp:14 VARIABLE tmp_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_31_U SOURCE top.cpp:14 VARIABLE tmp_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_32_U SOURCE top.cpp:14 VARIABLE tmp_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_33_U SOURCE top.cpp:14 VARIABLE tmp_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_34_U SOURCE top.cpp:14 VARIABLE tmp_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_35_U SOURCE top.cpp:14 VARIABLE tmp_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_36_U SOURCE top.cpp:14 VARIABLE tmp_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_37_U SOURCE top.cpp:14 VARIABLE tmp_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_38_U SOURCE top.cpp:14 VARIABLE tmp_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_39_U SOURCE top.cpp:14 VARIABLE tmp_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_40_U SOURCE top.cpp:14 VARIABLE tmp_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_41_U SOURCE top.cpp:14 VARIABLE tmp_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_42_U SOURCE top.cpp:14 VARIABLE tmp_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_43_U SOURCE top.cpp:14 VARIABLE tmp_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_44_U SOURCE top.cpp:14 VARIABLE tmp_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_45_U SOURCE top.cpp:14 VARIABLE tmp_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_46_U SOURCE top.cpp:14 VARIABLE tmp_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_47_U SOURCE top.cpp:14 VARIABLE tmp_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_48_U SOURCE top.cpp:14 VARIABLE tmp_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_49_U SOURCE top.cpp:14 VARIABLE tmp_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_50_U SOURCE top.cpp:14 VARIABLE tmp_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_51_U SOURCE top.cpp:14 VARIABLE tmp_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_52_U SOURCE top.cpp:14 VARIABLE tmp_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_53_U SOURCE top.cpp:14 VARIABLE tmp_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_54_U SOURCE top.cpp:14 VARIABLE tmp_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_55_U SOURCE top.cpp:14 VARIABLE tmp_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_56_U SOURCE top.cpp:14 VARIABLE tmp_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_57_U SOURCE top.cpp:14 VARIABLE tmp_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_58_U SOURCE top.cpp:14 VARIABLE tmp_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_59_U SOURCE top.cpp:14 VARIABLE tmp_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_60_U SOURCE top.cpp:14 VARIABLE tmp_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_61_U SOURCE top.cpp:14 VARIABLE tmp_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_62_U SOURCE top.cpp:14 VARIABLE tmp_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_63_U SOURCE top.cpp:14 VARIABLE tmp_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln29_fu_809_p2 SOURCE top.cpp:29 VARIABLE icmp_ln29 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_815_p2 SOURCE top.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_847_p2 SOURCE top.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln40_fu_873_p2 SOURCE top.cpp:40 VARIABLE xor_ln40 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln40_fu_879_p2 SOURCE top.cpp:40 VARIABLE and_ln40 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln40_1_fu_885_p2 SOURCE top.cpp:40 VARIABLE xor_ln40_1 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln40_fu_891_p3 SOURCE top.cpp:40 VARIABLE select_ln40 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME denom_1_fu_899_p3 SOURCE top.cpp:40 VARIABLE denom_1 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_911_p2 SOURCE top.cpp:51 VARIABLE icmp_ln51 LOOP VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_917_p2 SOURCE top.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln62_fu_976_p2 SOURCE top.cpp:62 VARIABLE sub_ln62 LOOP VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln62_1_fu_996_p2 SOURCE top.cpp:62 VARIABLE sub_ln62_1 LOOP VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_fu_1016_p3 SOURCE top.cpp:62 VARIABLE scale LOOP VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 8 BRAM 114 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.04 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.35 seconds; current allocated memory: 975.051 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 77.85 MHz
Command       autosyn done; 7.81 sec.
Command     csynth_design done; 33.94 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:33; Allocated memory: 184.430 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.59 sec.
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/host.cpp -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/host.cpp /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 3.18 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/top.cpp -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/top.cpp /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.78 sec.
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.31 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 72.71 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 108.58 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:48; Allocated memory: 24.559 MB.
Execute     export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
Execute       config_export -flow=impl -format=ip_catalog 
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute       ::AP::init_summary_file vivado-impl 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.59 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=1
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=21 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_17s_41_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_A_1_48_RAM_AUTO_1R1W
top_kernel_tmp_RAM_AUTO_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2
top_kernel_Pipeline_VITIS_LOOP_33_4
top_kernel_Pipeline_VITIS_LOOP_43_5
top_kernel_Pipeline_VITIS_LOOP_55_7
top_kernel_Pipeline_VITIS_LOOP_65_8
top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_kernel_ TopModuleNoPrefix top_kernel TopModuleWithPrefix top_kernel' export_design_flow='impl' impl_dir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f6cc12dfa98' export_design_flow='impl' export_rpt='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f6cc1368b88' export_design_flow='syn' export_rpt='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s project_1/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
Command     export_design done; 628.64 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:10:28; Allocated memory: 5.727 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.13 sec.
Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls opened at Sun Feb 01 20:04:23 EST 2026
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         set_part xczu3eg-sbva484-1-e 
Execute           create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command           create_platform done; 4.64 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.15 sec.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 4.84 sec.
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute         config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute         send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute         config_compile -pipeline_loops=0 
Execute         send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute         config_compile -complex-mul-dsp=0 
Execute         send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute         config_export -flow=impl 
Execute         send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute         config_export -format=ip_catalog 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         send_msg_by_id INFO @200-2174@%s%s component /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute         apply_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
Execute           send_msg_by_id INFO @200-1465@%s 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
Execute           add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
Execute           add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
Execute           set_top top_kernel 
Execute           send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
Execute           send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute           send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute           config_compile -complex-mul-dsp=0 
Execute           send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute           config_export -flow=impl 
Execute           send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
Execute           set_part xczu3eg-sbva484-1-e 
Execute             create_platform xczu3eg-sbva484-1-e -board  
Command             create_platform done; 0.25 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command             ap_source done; 0.13 sec.
Execute             ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute             config_compile -quiet -complex-mul-dsp=0 
Command           set_part done; 0.42 sec.
Execute           send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
Execute           create_clock -period 10ns 
Execute           send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
Execute           config_export -flow=impl 
Command         apply_ini done; 0.67 sec.
Execute         write_component -config /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
Execute         write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Command       open_solution done; 5.64 sec.
Command     open_component done; 5.64 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
Command       create_platform done; 0.23 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.42 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.56 sec.
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.46 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.28 seconds; current allocated memory: 806.578 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.83 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.07 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.4 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.16 seconds. CPU system time: 1.18 seconds. Elapsed time: 6.51 seconds; current allocated memory: 808.242 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.g.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.42 sec.
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.04 sec.
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,922 Compile/Link (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,922 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,490 Unroll/Inline (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,490 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,233 Unroll/Inline (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,233 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,078 Unroll/Inline (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,078 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,016 Unroll/Inline (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,016 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 20,023 Array/Struct (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 20,023 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,230 Array/Struct (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,230 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,233 Array/Struct (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,233 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,236 Array/Struct (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,236 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,246 Array/Struct (step 5) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,246 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,244 Performance (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,244 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,242 Performance (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,242 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,242 Performance (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,242 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,242 Performance (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,242 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,246 HW Transforms (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,246 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,276 HW Transforms (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,276 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_55_7' (top.cpp:55:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_65_8' (top.cpp:65:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_33_4' (top.cpp:33:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_5' (top.cpp:43:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:12:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 1. (top.cpp:13:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Cyclic partitioning with factor 16 on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (top.cpp:14:8)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_21_1'(top.cpp:21:19) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:21:19)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_72_9'(top.cpp:72:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:72:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.85 seconds. CPU system time: 1.1 seconds. Elapsed time: 9.18 seconds; current allocated memory: 818.145 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 818.145 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.5 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 824.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.4 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 827.309 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 1.54 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.4 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.95 seconds; current allocated memory: 858.148 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_21_1'(top.cpp:21:19) and 'VITIS_LOOP_22_2'(top.cpp:22:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_72_9'(top.cpp:72:22) and 'VITIS_LOOP_73_10'(top.cpp:73:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_1' (top.cpp:21:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_9' (top.cpp:72:22) in function 'top_kernel'.
Execute             auto_get_db
Command           transform done; 1.2 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.4 seconds; current allocated memory: 909.953 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.28 sec.
Command       elaborate done; 20.09 sec.
Execute       ap_eval exec zip -j /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_65_8 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_55_7 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_43_5 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_33_4 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 top_kernel_Pipeline_VITIS_LOOP_33_4 top_kernel_Pipeline_VITIS_LOOP_43_5 top_kernel_Pipeline_VITIS_LOOP_55_7 top_kernel_Pipeline_VITIS_LOOP_65_8 top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 top_kernel
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_33_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_33_4 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_33_4 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_43_5 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_43_5 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_43_5 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_55_7 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_55_7 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_55_7 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_65_8 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_65_8 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_65_8 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 top_kernel_Pipeline_VITIS_LOOP_33_4 top_kernel_Pipeline_VITIS_LOOP_43_5 top_kernel_Pipeline_VITIS_LOOP_55_7 top_kernel_Pipeline_VITIS_LOOP_65_8 top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 top_kernel
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_33_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_33_4 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_33_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_33_4 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_43_5 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_43_5 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_43_5 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_43_5 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_55_7 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_55_7 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_55_7 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_55_7 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_65_8 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_65_8 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_65_8 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_65_8 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 top_kernel_Pipeline_VITIS_LOOP_33_4 top_kernel_Pipeline_VITIS_LOOP_43_5 top_kernel_Pipeline_VITIS_LOOP_55_7 top_kernel_Pipeline_VITIS_LOOP_65_8 top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.3 seconds; current allocated memory: 912.117 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 912.117 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_33_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_33_4 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_33_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_17', top.cpp:36) to 'add' operation 24 bit ('add_ln36_26', top.cpp:36) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln36_6', top.cpp:36) to 'add' operation 25 bit ('add_ln36_17', top.cpp:36) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_7', top.cpp:36) to 'add' operation 24 bit ('add_ln36_18', top.cpp:36) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_5', top.cpp:36) to 'add' operation 25 bit ('add_ln36_17', top.cpp:36) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_13', top.cpp:36) to 'add' operation 25 bit ('add_ln36_27', top.cpp:36) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_7', top.cpp:36) to 'add' operation 24 bit ('add_ln36_20', top.cpp:36) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_5', top.cpp:36) to 'add' operation 25 bit ('add_ln36_21', top.cpp:36) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_9', top.cpp:36) to 'add' operation 25 bit ('add_ln36_25', top.cpp:36) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_5', top.cpp:36) to 'add' operation 24 bit ('add_ln36_22', top.cpp:36) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_1', top.cpp:36) to 'add' operation 25 bit ('add_ln36_19', top.cpp:36) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_11', top.cpp:36) to 'add' operation 25 bit ('add_ln36_31', top.cpp:36) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln36_6', top.cpp:36) to 'add' operation 24 bit ('add_ln36_26', top.cpp:36) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_1', top.cpp:36) to 'add' operation 24 bit ('add_ln36_22', top.cpp:36) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln36', top.cpp:36) to 'add' operation 25 bit ('add_ln36_23', top.cpp:36) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_5', top.cpp:36) to 'add' operation 24 bit ('add_ln36_28', top.cpp:36) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln36_2', top.cpp:36) to 'add' operation 24 bit ('add_ln36_26', top.cpp:36) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_5', top.cpp:36) to 'add' operation 25 bit ('add_ln36_31', top.cpp:36) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_5', top.cpp:36) to 'add' operation 25 bit ('add_ln36_31', top.cpp:36) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_3', top.cpp:36) to 'add' operation 25 bit ('add_ln36_31', top.cpp:36) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_3', top.cpp:36) to 'add' operation 24 bit ('add_ln36_30', top.cpp:36) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_1', top.cpp:36) to 'add' operation 25 bit ('add_ln36_31', top.cpp:36) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln36', top.cpp:36) to 'add' operation 24 bit ('add_ln36_30', top.cpp:36) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_1', top.cpp:36) to 'select' operation 24 bit ('select_ln36_31', top.cpp:36) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln36', top.cpp:36) to 'store' operation 0 bit ('empty_write_ln36', top.cpp:36) of variable 'select_ln36_31', top.cpp:36 on local variable 'empty' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_33_4'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_33_4' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:36) on local variable 'empty' [30]  (0.000 ns)
	'add' operation 24 bit ('add_ln36', top.cpp:36) [56]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_1', top.cpp:36) [64]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_2', top.cpp:36) [68]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_3', top.cpp:36) [76]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_4', top.cpp:36) [80]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_5', top.cpp:36) [88]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_6', top.cpp:36) [92]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_7', top.cpp:36) [100]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_8', top.cpp:36) [104]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_9', top.cpp:36) [112]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_10', top.cpp:36) [116]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_11', top.cpp:36) [124]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_12', top.cpp:36) [128]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_13', top.cpp:36) [136]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_14', top.cpp:36) [140]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_15', top.cpp:36) [148]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_16', top.cpp:36) [152]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_17', top.cpp:36) [160]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_18', top.cpp:36) [164]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_19', top.cpp:36) [172]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_20', top.cpp:36) [176]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_21', top.cpp:36) [184]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_22', top.cpp:36) [188]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_23', top.cpp:36) [196]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_24', top.cpp:36) [200]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_25', top.cpp:36) [208]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_26', top.cpp:36) [212]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_27', top.cpp:36) [220]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_28', top.cpp:36) [224]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_29', top.cpp:36) [232]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_30', top.cpp:36) [236]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_31', top.cpp:36) [244]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln36', top.cpp:36) of variable 'select_ln36_31', top.cpp:36 on local variable 'empty' [247]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.55 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 913.941 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_33_4.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_33_4 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_33_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.17 seconds; current allocated memory: 913.961 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_33_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_43_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_43_5 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_43_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_43_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.93 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 921.652 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_43_5.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_43_5 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_43_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 921.809 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_43_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_55_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_55_7 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_55_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_13', top.cpp:58) to 'add' operation 24 bit ('add_ln58_22', top.cpp:58) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln58_17', top.cpp:58) to 'add' operation 24 bit ('add_ln58_26', top.cpp:58) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_19', top.cpp:58) to 'add' operation 25 bit ('add_ln58_31', top.cpp:58) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln58_17', top.cpp:58) to 'add' operation 25 bit ('add_ln58_29', top.cpp:58) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_13', top.cpp:58) to 'add' operation 25 bit ('add_ln58_27', top.cpp:58) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58_4', top.cpp:58) to 'add' operation 24 bit ('add_ln58_18', top.cpp:58) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_11', top.cpp:58) to 'add' operation 25 bit ('add_ln58_27', top.cpp:58) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58_4', top.cpp:58) to 'add' operation 24 bit ('add_ln58_20', top.cpp:58) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_11', top.cpp:58) to 'add' operation 25 bit ('add_ln58_29', top.cpp:58) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58_10', top.cpp:58) to 'add' operation 24 bit ('add_ln58_28', top.cpp:58) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_5', top.cpp:58) to 'add' operation 24 bit ('add_ln58_24', top.cpp:58) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58_4', top.cpp:58) to 'add' operation 25 bit ('add_ln58_25', top.cpp:58) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_1', top.cpp:58) to 'add' operation 25 bit ('add_ln58_23', top.cpp:58) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln58_9', top.cpp:58) to 'add' operation 25 bit ('add_ln58_31', top.cpp:58) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_1', top.cpp:58) to 'add' operation 25 bit ('add_ln58_25', top.cpp:58) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58', top.cpp:58) to 'add' operation 25 bit ('add_ln58_25', top.cpp:58) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_1', top.cpp:58) to 'add' operation 25 bit ('add_ln58_27', top.cpp:58) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58_2', top.cpp:58) to 'add' operation 25 bit ('add_ln58_29', top.cpp:58) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_3', top.cpp:58) to 'add' operation 24 bit ('add_ln58_30', top.cpp:58) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58_2', top.cpp:58) to 'add' operation 25 bit ('add_ln58_31', top.cpp:58) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_1', top.cpp:58) to 'add' operation 25 bit ('add_ln58_31', top.cpp:58) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln58_1', top.cpp:58) to 'add' operation 24 bit ('add_ln58_30', top.cpp:58) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58', top.cpp:58) to 'select' operation 24 bit ('select_ln58_31', top.cpp:58) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58', top.cpp:58) to 'store' operation 0 bit ('empty_40_write_ln58', top.cpp:58) of variable 'select_ln58_31', top.cpp:58 on local variable 'empty_40' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_55_7'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_55_7' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:58) on local variable 'empty_40' [272]  (0.000 ns)
	'add' operation 24 bit ('add_ln58', top.cpp:58) [554]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_1', top.cpp:58) [562]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_2', top.cpp:58) [582]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_3', top.cpp:58) [590]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_4', top.cpp:58) [610]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_5', top.cpp:58) [618]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_6', top.cpp:58) [638]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_7', top.cpp:58) [646]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_8', top.cpp:58) [666]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_9', top.cpp:58) [674]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_10', top.cpp:58) [694]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_11', top.cpp:58) [702]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_12', top.cpp:58) [722]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_13', top.cpp:58) [730]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_14', top.cpp:58) [750]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_15', top.cpp:58) [758]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_16', top.cpp:58) [778]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_17', top.cpp:58) [786]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_18', top.cpp:58) [806]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_19', top.cpp:58) [814]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_20', top.cpp:58) [834]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_21', top.cpp:58) [842]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_22', top.cpp:58) [862]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_23', top.cpp:58) [870]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_24', top.cpp:58) [890]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_25', top.cpp:58) [898]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_26', top.cpp:58) [918]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_27', top.cpp:58) [926]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_28', top.cpp:58) [946]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_29', top.cpp:58) [954]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_30', top.cpp:58) [974]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_31', top.cpp:58) [982]  (0.435 ns)
	'store' operation 0 bit ('empty_40_write_ln58', top.cpp:58) of variable 'select_ln58_31', top.cpp:58 on local variable 'empty_40' [985]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.79 seconds; current allocated memory: 932.035 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.sched.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_55_7.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_55_7 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_55_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 932.176 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_55_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_65_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_65_8 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_65_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_65_8'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.69 seconds; current allocated memory: 940.453 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.sched.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_65_8.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_65_8 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_65_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.67 seconds; current allocated memory: 956.891 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.bind.adb -f 
Command         db_write done; 0.27 sec.
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_65_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_9_VITIS_LOOP_73_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_72_9_VITIS_LOOP_73_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 956.891 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 956.891 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 956.891 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 956.891 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_33_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_43_5 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_55_7 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_65_8 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 top_kernel_Pipeline_VITIS_LOOP_33_4 top_kernel_Pipeline_VITIS_LOOP_43_5 top_kernel_Pipeline_VITIS_LOOP_55_7 top_kernel_Pipeline_VITIS_LOOP_65_8 top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline 'VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 956.891 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_33_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_33_4 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_33_4' pipeline 'VITIS_LOOP_33_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_33_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 956.891 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_33_4 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_4 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_33_4 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_4 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_33_4 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_33_4_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_33_4 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_33_4_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_33_4 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_33_4 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_33_4 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_33_4 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_43_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_43_5 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_43_5' pipeline 'VITIS_LOOP_43_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_43_5'.
Command         create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 972.773 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_43_5 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_5 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_43_5 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_5 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_43_5 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_43_5_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_43_5 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_43_5_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_43_5 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_43_5 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.adb 
Command         db_write done; 0.24 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_43_5 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_43_5 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_55_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_55_7 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_55_7' pipeline 'VITIS_LOOP_55_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_55_7'.
Command         create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.17 seconds; current allocated memory: 996.078 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_55_7 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_7 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_55_7 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_7 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_55_7 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_55_7_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_55_7 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_55_7_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_55_7 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_55_7 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.adb 
Command         db_write done; 0.16 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_55_7 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_55_7 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_65_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_65_8 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_65_8' pipeline 'VITIS_LOOP_65_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_65_8'.
Command         create_rtl_model done; 0.52 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.000 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_65_8 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_65_8 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_65_8 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_65_8 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_65_8 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_65_8_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_65_8 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_65_8_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_65_8 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.12 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_65_8 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.adb 
Command         db_write done; 0.32 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_65_8 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_65_8 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10' pipeline 'VITIS_LOOP_72_9_VITIS_LOOP_73_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.026 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_46_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_tmp_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.042 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel 
Command         gen_rtl done; 0.11 sec.
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.12 sec.
Execute         db_write -model top_kernel -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model top_kernel -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel 
Execute         export_constraint_db -f -tool general -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.design.xml 
Command         syn_report done; 0.16 sec.
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 top_kernel_Pipeline_VITIS_LOOP_33_4 top_kernel_Pipeline_VITIS_LOOP_43_5 top_kernel_Pipeline_VITIS_LOOP_55_7 top_kernel_Pipeline_VITIS_LOOP_65_8 top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 top_kernel
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_33_4] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_43_5] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.compgen.tcl 
INFO-FLOW: Found component top_kernel_sdiv_38ns_24s_38_42_1.
INFO-FLOW: Append model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_55_7] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.compgen.tcl 
INFO-FLOW: Found component top_kernel_sparsemux_33_4_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_33_4_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_65_8] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_24s_17s_41_1_1.
INFO-FLOW: Append model top_kernel_mul_24s_17s_41_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_A_1_46_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_kernel_A_1_46_RAM_AUTO_1R1W
INFO-FLOW: Found component top_kernel_tmp_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_kernel_tmp_RAM_AUTO_1R1W
INFO-FLOW: Found component top_kernel_A_m_axi.
INFO-FLOW: Append model top_kernel_A_m_axi
INFO-FLOW: Found component top_kernel_C_m_axi.
INFO-FLOW: Append model top_kernel_C_m_axi
INFO-FLOW: Found component top_kernel_control_s_axi.
INFO-FLOW: Append model top_kernel_control_s_axi
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_33_4
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_43_5
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_55_7
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_65_8
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_flow_control_loop_pipe_sequential_init top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sdiv_38ns_24s_38_42_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sparsemux_33_4_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_24s_17s_41_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_flow_control_loop_pipe_sequential_init top_kernel_A_1_46_RAM_AUTO_1R1W top_kernel_tmp_RAM_AUTO_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 top_kernel_Pipeline_VITIS_LOOP_33_4 top_kernel_Pipeline_VITIS_LOOP_43_5 top_kernel_Pipeline_VITIS_LOOP_55_7 top_kernel_Pipeline_VITIS_LOOP_65_8 top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 top_kernel
INFO-FLOW: Generating /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sparsemux_33_4_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_mul_24s_17s_41_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_A_1_46_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_kernel_tmp_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_kernel_A_m_axi
INFO-FLOW: To file: write model top_kernel_C_m_axi
INFO-FLOW: To file: write model top_kernel_control_s_axi
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_33_4
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_43_5
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_55_7
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_65_8
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_33_4_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_17s_41_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_A_1_46_RAM_AUTO_1R1W
top_kernel_tmp_RAM_AUTO_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2
top_kernel_Pipeline_VITIS_LOOP_33_4
top_kernel_Pipeline_VITIS_LOOP_43_5
top_kernel_Pipeline_VITIS_LOOP_55_7
top_kernel_Pipeline_VITIS_LOOP_65_8
top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10
top_kernel
' expOnly='0'
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.05 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.057 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_33_4_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_17s_41_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_A_1_46_RAM_AUTO_1R1W
top_kernel_tmp_RAM_AUTO_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2
top_kernel_Pipeline_VITIS_LOOP_33_4
top_kernel_Pipeline_VITIS_LOOP_43_5
top_kernel_Pipeline_VITIS_LOOP_55_7
top_kernel_Pipeline_VITIS_LOOP_65_8
top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME A_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME A DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME C_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME C DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 grp_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_1343 top_kernel_Pipeline_VITIS_LOOP_33_4 grp_top_kernel_Pipeline_VITIS_LOOP_33_4_fu_1366 top_kernel_Pipeline_VITIS_LOOP_43_5 grp_top_kernel_Pipeline_VITIS_LOOP_43_5_fu_1388 top_kernel_Pipeline_VITIS_LOOP_55_7 grp_top_kernel_Pipeline_VITIS_LOOP_55_7_fu_1668 top_kernel_Pipeline_VITIS_LOOP_65_8 grp_top_kernel_Pipeline_VITIS_LOOP_65_8_fu_1931 top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 grp_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10_fu_2211} INST2MODULE {top_kernel top_kernel grp_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_1343 top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 grp_top_kernel_Pipeline_VITIS_LOOP_33_4_fu_1366 top_kernel_Pipeline_VITIS_LOOP_33_4 grp_top_kernel_Pipeline_VITIS_LOOP_43_5_fu_1388 top_kernel_Pipeline_VITIS_LOOP_43_5 grp_top_kernel_Pipeline_VITIS_LOOP_55_7_fu_1668 top_kernel_Pipeline_VITIS_LOOP_55_7 grp_top_kernel_Pipeline_VITIS_LOOP_65_8_fu_1931 top_kernel_Pipeline_VITIS_LOOP_65_8 grp_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10_fu_2211 top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10} INSTDATA {top_kernel {DEPTH 1 CHILDREN {grp_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_1343 grp_top_kernel_Pipeline_VITIS_LOOP_33_4_fu_1366 grp_top_kernel_Pipeline_VITIS_LOOP_43_5_fu_1388 grp_top_kernel_Pipeline_VITIS_LOOP_55_7_fu_1668 grp_top_kernel_Pipeline_VITIS_LOOP_65_8_fu_1931 grp_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10_fu_2211}} grp_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_1343 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_33_4_fu_1366 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_43_5_fu_1388 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_55_7_fu_1668 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_65_8_fu_1931 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10_fu_2211 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_fu_379_p2 SOURCE top.cpp:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_1_fu_385_p2 SOURCE top.cpp:21 VARIABLE add_ln21_1 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_412_p2 SOURCE top.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln22_fu_418_p2 SOURCE top.cpp:22 VARIABLE icmp_ln22 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln21_fu_424_p3 SOURCE top.cpp:21 VARIABLE select_ln21 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln21_1_fu_432_p3 SOURCE top.cpp:21 VARIABLE select_ln21_1 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_520_p2 SOURCE top.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_33_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_384_p2 SOURCE top.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_389_p2 SOURCE top.cpp:36 VARIABLE add_ln36_1 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_fu_411_p2 SOURCE top.cpp:36 VARIABLE xor_ln36 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_fu_417_p2 SOURCE top.cpp:36 VARIABLE and_ln36 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_1_fu_423_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_1 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_fu_429_p3 SOURCE top.cpp:36 VARIABLE select_ln36 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_1_fu_437_p3 SOURCE top.cpp:36 VARIABLE select_ln36_1 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_2_fu_453_p2 SOURCE top.cpp:36 VARIABLE add_ln36_2 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_3_fu_459_p2 SOURCE top.cpp:36 VARIABLE add_ln36_3 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_2_fu_481_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_2 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_1_fu_487_p2 SOURCE top.cpp:36 VARIABLE and_ln36_1 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_3_fu_493_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_3 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_2_fu_499_p3 SOURCE top.cpp:36 VARIABLE select_ln36_2 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_3_fu_507_p3 SOURCE top.cpp:36 VARIABLE select_ln36_3 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_4_fu_523_p2 SOURCE top.cpp:36 VARIABLE add_ln36_4 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_5_fu_529_p2 SOURCE top.cpp:36 VARIABLE add_ln36_5 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_4_fu_551_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_4 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_2_fu_557_p2 SOURCE top.cpp:36 VARIABLE and_ln36_2 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_5_fu_563_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_5 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_4_fu_569_p3 SOURCE top.cpp:36 VARIABLE select_ln36_4 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_5_fu_577_p3 SOURCE top.cpp:36 VARIABLE select_ln36_5 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_6_fu_593_p2 SOURCE top.cpp:36 VARIABLE add_ln36_6 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_7_fu_599_p2 SOURCE top.cpp:36 VARIABLE add_ln36_7 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_6_fu_621_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_6 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_3_fu_627_p2 SOURCE top.cpp:36 VARIABLE and_ln36_3 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_7_fu_633_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_7 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_6_fu_639_p3 SOURCE top.cpp:36 VARIABLE select_ln36_6 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_7_fu_647_p3 SOURCE top.cpp:36 VARIABLE select_ln36_7 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_8_fu_663_p2 SOURCE top.cpp:36 VARIABLE add_ln36_8 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_9_fu_669_p2 SOURCE top.cpp:36 VARIABLE add_ln36_9 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_8_fu_691_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_8 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_4_fu_697_p2 SOURCE top.cpp:36 VARIABLE and_ln36_4 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_9_fu_703_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_9 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_8_fu_709_p3 SOURCE top.cpp:36 VARIABLE select_ln36_8 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_9_fu_717_p3 SOURCE top.cpp:36 VARIABLE select_ln36_9 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_10_fu_733_p2 SOURCE top.cpp:36 VARIABLE add_ln36_10 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_11_fu_739_p2 SOURCE top.cpp:36 VARIABLE add_ln36_11 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_10_fu_761_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_10 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_5_fu_767_p2 SOURCE top.cpp:36 VARIABLE and_ln36_5 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_11_fu_773_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_11 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_10_fu_779_p3 SOURCE top.cpp:36 VARIABLE select_ln36_10 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_11_fu_787_p3 SOURCE top.cpp:36 VARIABLE select_ln36_11 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_12_fu_803_p2 SOURCE top.cpp:36 VARIABLE add_ln36_12 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_13_fu_809_p2 SOURCE top.cpp:36 VARIABLE add_ln36_13 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_12_fu_831_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_12 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_6_fu_837_p2 SOURCE top.cpp:36 VARIABLE and_ln36_6 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_13_fu_843_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_13 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_12_fu_849_p3 SOURCE top.cpp:36 VARIABLE select_ln36_12 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_13_fu_857_p3 SOURCE top.cpp:36 VARIABLE select_ln36_13 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_14_fu_873_p2 SOURCE top.cpp:36 VARIABLE add_ln36_14 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_15_fu_879_p2 SOURCE top.cpp:36 VARIABLE add_ln36_15 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_14_fu_901_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_14 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_7_fu_907_p2 SOURCE top.cpp:36 VARIABLE and_ln36_7 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_15_fu_913_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_15 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_14_fu_919_p3 SOURCE top.cpp:36 VARIABLE select_ln36_14 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_15_fu_927_p3 SOURCE top.cpp:36 VARIABLE select_ln36_15 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_16_fu_943_p2 SOURCE top.cpp:36 VARIABLE add_ln36_16 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_17_fu_949_p2 SOURCE top.cpp:36 VARIABLE add_ln36_17 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_16_fu_971_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_16 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_8_fu_977_p2 SOURCE top.cpp:36 VARIABLE and_ln36_8 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_17_fu_983_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_17 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_16_fu_989_p3 SOURCE top.cpp:36 VARIABLE select_ln36_16 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_17_fu_997_p3 SOURCE top.cpp:36 VARIABLE select_ln36_17 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_18_fu_1013_p2 SOURCE top.cpp:36 VARIABLE add_ln36_18 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_19_fu_1019_p2 SOURCE top.cpp:36 VARIABLE add_ln36_19 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_18_fu_1041_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_18 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_9_fu_1047_p2 SOURCE top.cpp:36 VARIABLE and_ln36_9 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_19_fu_1053_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_19 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_18_fu_1059_p3 SOURCE top.cpp:36 VARIABLE select_ln36_18 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_19_fu_1067_p3 SOURCE top.cpp:36 VARIABLE select_ln36_19 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_20_fu_1083_p2 SOURCE top.cpp:36 VARIABLE add_ln36_20 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_21_fu_1089_p2 SOURCE top.cpp:36 VARIABLE add_ln36_21 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_20_fu_1111_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_20 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_10_fu_1117_p2 SOURCE top.cpp:36 VARIABLE and_ln36_10 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_21_fu_1123_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_21 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_20_fu_1129_p3 SOURCE top.cpp:36 VARIABLE select_ln36_20 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_21_fu_1137_p3 SOURCE top.cpp:36 VARIABLE select_ln36_21 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_22_fu_1153_p2 SOURCE top.cpp:36 VARIABLE add_ln36_22 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_23_fu_1159_p2 SOURCE top.cpp:36 VARIABLE add_ln36_23 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_22_fu_1181_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_22 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_11_fu_1187_p2 SOURCE top.cpp:36 VARIABLE and_ln36_11 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_23_fu_1193_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_23 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_22_fu_1199_p3 SOURCE top.cpp:36 VARIABLE select_ln36_22 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_23_fu_1207_p3 SOURCE top.cpp:36 VARIABLE select_ln36_23 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_24_fu_1223_p2 SOURCE top.cpp:36 VARIABLE add_ln36_24 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_25_fu_1229_p2 SOURCE top.cpp:36 VARIABLE add_ln36_25 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_24_fu_1251_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_24 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_12_fu_1257_p2 SOURCE top.cpp:36 VARIABLE and_ln36_12 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_25_fu_1263_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_25 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_24_fu_1269_p3 SOURCE top.cpp:36 VARIABLE select_ln36_24 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_25_fu_1277_p3 SOURCE top.cpp:36 VARIABLE select_ln36_25 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_26_fu_1293_p2 SOURCE top.cpp:36 VARIABLE add_ln36_26 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_27_fu_1299_p2 SOURCE top.cpp:36 VARIABLE add_ln36_27 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_26_fu_1321_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_26 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_13_fu_1327_p2 SOURCE top.cpp:36 VARIABLE and_ln36_13 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_27_fu_1333_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_27 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_26_fu_1339_p3 SOURCE top.cpp:36 VARIABLE select_ln36_26 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_27_fu_1347_p3 SOURCE top.cpp:36 VARIABLE select_ln36_27 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_28_fu_1363_p2 SOURCE top.cpp:36 VARIABLE add_ln36_28 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_29_fu_1369_p2 SOURCE top.cpp:36 VARIABLE add_ln36_29 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_28_fu_1391_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_28 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_14_fu_1397_p2 SOURCE top.cpp:36 VARIABLE and_ln36_14 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_29_fu_1403_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_29 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_28_fu_1409_p3 SOURCE top.cpp:36 VARIABLE select_ln36_28 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_29_fu_1417_p3 SOURCE top.cpp:36 VARIABLE select_ln36_29 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_30_fu_1433_p2 SOURCE top.cpp:36 VARIABLE add_ln36_30 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_31_fu_1439_p2 SOURCE top.cpp:36 VARIABLE add_ln36_31 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_30_fu_1461_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_30 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln36_15_fu_1467_p2 SOURCE top.cpp:36 VARIABLE and_ln36_15 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_31_fu_1473_p2 SOURCE top.cpp:36 VARIABLE xor_ln36_31 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_30_fu_1479_p3 SOURCE top.cpp:36 VARIABLE select_ln36_30 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_31_fu_1487_p3 SOURCE top.cpp:36 VARIABLE select_ln36_31 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_363_p2 SOURCE top.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_33_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_43_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U37 SOURCE top.cpp:46 VARIABLE sdiv_ln46 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_fu_4817_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_1_fu_4823_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_1 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_fu_4829_p2 SOURCE top.cpp:46 VARIABLE or_ln46 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_fu_4835_p2 SOURCE top.cpp:46 VARIABLE xor_ln46 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_fu_4841_p2 SOURCE top.cpp:46 VARIABLE and_ln46 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_1_fu_4847_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_1 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_1_fu_4853_p2 SOURCE top.cpp:46 VARIABLE or_ln46_1 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_1_fu_4859_p2 SOURCE top.cpp:46 VARIABLE and_ln46_1 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_fu_4865_p3 SOURCE top.cpp:46 VARIABLE select_ln46 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_2_fu_4873_p2 SOURCE top.cpp:46 VARIABLE or_ln46_2 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_1_fu_4879_p3 SOURCE top.cpp:46 VARIABLE select_ln46_1 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U38 SOURCE top.cpp:46 VARIABLE sdiv_ln46_1 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_2_fu_4933_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_2 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_3_fu_4939_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_3 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_3_fu_4945_p2 SOURCE top.cpp:46 VARIABLE or_ln46_3 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_2_fu_4951_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_2 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_2_fu_4957_p2 SOURCE top.cpp:46 VARIABLE and_ln46_2 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_3_fu_4963_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_3 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_4_fu_4969_p2 SOURCE top.cpp:46 VARIABLE or_ln46_4 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_3_fu_4975_p2 SOURCE top.cpp:46 VARIABLE and_ln46_3 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_2_fu_4981_p3 SOURCE top.cpp:46 VARIABLE select_ln46_2 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_5_fu_4989_p2 SOURCE top.cpp:46 VARIABLE or_ln46_5 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_3_fu_4995_p3 SOURCE top.cpp:46 VARIABLE select_ln46_3 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U39 SOURCE top.cpp:46 VARIABLE sdiv_ln46_2 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_4_fu_5049_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_4 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_5_fu_5055_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_5 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_6_fu_5061_p2 SOURCE top.cpp:46 VARIABLE or_ln46_6 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_4_fu_5067_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_4 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_4_fu_5073_p2 SOURCE top.cpp:46 VARIABLE and_ln46_4 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_5_fu_5079_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_5 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_7_fu_5085_p2 SOURCE top.cpp:46 VARIABLE or_ln46_7 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_5_fu_5091_p2 SOURCE top.cpp:46 VARIABLE and_ln46_5 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_4_fu_5097_p3 SOURCE top.cpp:46 VARIABLE select_ln46_4 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_8_fu_5105_p2 SOURCE top.cpp:46 VARIABLE or_ln46_8 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_5_fu_5111_p3 SOURCE top.cpp:46 VARIABLE select_ln46_5 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U40 SOURCE top.cpp:46 VARIABLE sdiv_ln46_3 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_6_fu_5165_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_6 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_7_fu_5171_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_7 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_9_fu_5177_p2 SOURCE top.cpp:46 VARIABLE or_ln46_9 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_6_fu_5183_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_6 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_6_fu_5189_p2 SOURCE top.cpp:46 VARIABLE and_ln46_6 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_7_fu_5195_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_7 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_10_fu_5201_p2 SOURCE top.cpp:46 VARIABLE or_ln46_10 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_7_fu_5207_p2 SOURCE top.cpp:46 VARIABLE and_ln46_7 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_6_fu_5213_p3 SOURCE top.cpp:46 VARIABLE select_ln46_6 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_11_fu_5221_p2 SOURCE top.cpp:46 VARIABLE or_ln46_11 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_7_fu_5227_p3 SOURCE top.cpp:46 VARIABLE select_ln46_7 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U41 SOURCE top.cpp:46 VARIABLE sdiv_ln46_4 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_8_fu_5281_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_8 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_9_fu_5287_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_9 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_12_fu_5293_p2 SOURCE top.cpp:46 VARIABLE or_ln46_12 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_8_fu_5299_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_8 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_8_fu_5305_p2 SOURCE top.cpp:46 VARIABLE and_ln46_8 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_9_fu_5311_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_9 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_13_fu_5317_p2 SOURCE top.cpp:46 VARIABLE or_ln46_13 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_9_fu_5323_p2 SOURCE top.cpp:46 VARIABLE and_ln46_9 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_8_fu_5329_p3 SOURCE top.cpp:46 VARIABLE select_ln46_8 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_14_fu_5337_p2 SOURCE top.cpp:46 VARIABLE or_ln46_14 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_9_fu_5343_p3 SOURCE top.cpp:46 VARIABLE select_ln46_9 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U42 SOURCE top.cpp:46 VARIABLE sdiv_ln46_5 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_10_fu_5397_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_10 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_11_fu_5403_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_11 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_15_fu_5409_p2 SOURCE top.cpp:46 VARIABLE or_ln46_15 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_10_fu_5415_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_10 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_10_fu_5421_p2 SOURCE top.cpp:46 VARIABLE and_ln46_10 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_11_fu_5427_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_11 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_16_fu_5433_p2 SOURCE top.cpp:46 VARIABLE or_ln46_16 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_11_fu_5439_p2 SOURCE top.cpp:46 VARIABLE and_ln46_11 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_10_fu_5445_p3 SOURCE top.cpp:46 VARIABLE select_ln46_10 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_17_fu_5453_p2 SOURCE top.cpp:46 VARIABLE or_ln46_17 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_11_fu_5459_p3 SOURCE top.cpp:46 VARIABLE select_ln46_11 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U43 SOURCE top.cpp:46 VARIABLE sdiv_ln46_6 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_12_fu_5513_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_12 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_13_fu_5519_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_13 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_18_fu_5525_p2 SOURCE top.cpp:46 VARIABLE or_ln46_18 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_12_fu_5531_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_12 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_12_fu_5537_p2 SOURCE top.cpp:46 VARIABLE and_ln46_12 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_13_fu_5543_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_13 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_19_fu_5549_p2 SOURCE top.cpp:46 VARIABLE or_ln46_19 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_13_fu_5555_p2 SOURCE top.cpp:46 VARIABLE and_ln46_13 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_12_fu_5561_p3 SOURCE top.cpp:46 VARIABLE select_ln46_12 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_20_fu_5569_p2 SOURCE top.cpp:46 VARIABLE or_ln46_20 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_13_fu_5575_p3 SOURCE top.cpp:46 VARIABLE select_ln46_13 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U44 SOURCE top.cpp:46 VARIABLE sdiv_ln46_7 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_14_fu_5629_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_14 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_15_fu_5635_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_15 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_21_fu_5641_p2 SOURCE top.cpp:46 VARIABLE or_ln46_21 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_14_fu_5647_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_14 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_14_fu_5653_p2 SOURCE top.cpp:46 VARIABLE and_ln46_14 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_15_fu_5659_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_15 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_22_fu_5665_p2 SOURCE top.cpp:46 VARIABLE or_ln46_22 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_15_fu_5671_p2 SOURCE top.cpp:46 VARIABLE and_ln46_15 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_14_fu_5677_p3 SOURCE top.cpp:46 VARIABLE select_ln46_14 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_23_fu_5685_p2 SOURCE top.cpp:46 VARIABLE or_ln46_23 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_15_fu_5691_p3 SOURCE top.cpp:46 VARIABLE select_ln46_15 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U45 SOURCE top.cpp:46 VARIABLE sdiv_ln46_8 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_16_fu_5745_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_16 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_17_fu_5751_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_17 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_24_fu_5757_p2 SOURCE top.cpp:46 VARIABLE or_ln46_24 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_16_fu_5763_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_16 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_16_fu_5769_p2 SOURCE top.cpp:46 VARIABLE and_ln46_16 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_17_fu_5775_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_17 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_25_fu_5781_p2 SOURCE top.cpp:46 VARIABLE or_ln46_25 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_17_fu_5787_p2 SOURCE top.cpp:46 VARIABLE and_ln46_17 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_16_fu_5793_p3 SOURCE top.cpp:46 VARIABLE select_ln46_16 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_26_fu_5801_p2 SOURCE top.cpp:46 VARIABLE or_ln46_26 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_17_fu_5807_p3 SOURCE top.cpp:46 VARIABLE select_ln46_17 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U46 SOURCE top.cpp:46 VARIABLE sdiv_ln46_9 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_18_fu_5861_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_18 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_19_fu_5867_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_19 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_27_fu_5873_p2 SOURCE top.cpp:46 VARIABLE or_ln46_27 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_18_fu_5879_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_18 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_18_fu_5885_p2 SOURCE top.cpp:46 VARIABLE and_ln46_18 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_19_fu_5891_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_19 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_28_fu_5897_p2 SOURCE top.cpp:46 VARIABLE or_ln46_28 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_19_fu_5903_p2 SOURCE top.cpp:46 VARIABLE and_ln46_19 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_18_fu_5909_p3 SOURCE top.cpp:46 VARIABLE select_ln46_18 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_29_fu_5917_p2 SOURCE top.cpp:46 VARIABLE or_ln46_29 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_19_fu_5923_p3 SOURCE top.cpp:46 VARIABLE select_ln46_19 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U47 SOURCE top.cpp:46 VARIABLE sdiv_ln46_10 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_20_fu_5977_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_20 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_21_fu_5983_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_21 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_30_fu_5989_p2 SOURCE top.cpp:46 VARIABLE or_ln46_30 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_20_fu_5995_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_20 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_20_fu_6001_p2 SOURCE top.cpp:46 VARIABLE and_ln46_20 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_21_fu_6007_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_21 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_31_fu_6013_p2 SOURCE top.cpp:46 VARIABLE or_ln46_31 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_21_fu_6019_p2 SOURCE top.cpp:46 VARIABLE and_ln46_21 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_20_fu_6025_p3 SOURCE top.cpp:46 VARIABLE select_ln46_20 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_32_fu_6033_p2 SOURCE top.cpp:46 VARIABLE or_ln46_32 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_21_fu_6039_p3 SOURCE top.cpp:46 VARIABLE select_ln46_21 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U48 SOURCE top.cpp:46 VARIABLE sdiv_ln46_11 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_22_fu_6093_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_22 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_23_fu_6099_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_23 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_33_fu_6105_p2 SOURCE top.cpp:46 VARIABLE or_ln46_33 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_22_fu_6111_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_22 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_22_fu_6117_p2 SOURCE top.cpp:46 VARIABLE and_ln46_22 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_23_fu_6123_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_23 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_34_fu_6129_p2 SOURCE top.cpp:46 VARIABLE or_ln46_34 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_23_fu_6135_p2 SOURCE top.cpp:46 VARIABLE and_ln46_23 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_22_fu_6141_p3 SOURCE top.cpp:46 VARIABLE select_ln46_22 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_35_fu_6149_p2 SOURCE top.cpp:46 VARIABLE or_ln46_35 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_23_fu_6155_p3 SOURCE top.cpp:46 VARIABLE select_ln46_23 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U49 SOURCE top.cpp:46 VARIABLE sdiv_ln46_12 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_24_fu_6209_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_24 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_25_fu_6215_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_25 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_36_fu_6221_p2 SOURCE top.cpp:46 VARIABLE or_ln46_36 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_24_fu_6227_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_24 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_24_fu_6233_p2 SOURCE top.cpp:46 VARIABLE and_ln46_24 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_25_fu_6239_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_25 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_37_fu_6245_p2 SOURCE top.cpp:46 VARIABLE or_ln46_37 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_25_fu_6251_p2 SOURCE top.cpp:46 VARIABLE and_ln46_25 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_24_fu_6257_p3 SOURCE top.cpp:46 VARIABLE select_ln46_24 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_38_fu_6265_p2 SOURCE top.cpp:46 VARIABLE or_ln46_38 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_25_fu_6271_p3 SOURCE top.cpp:46 VARIABLE select_ln46_25 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U50 SOURCE top.cpp:46 VARIABLE sdiv_ln46_13 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_26_fu_6325_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_26 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_27_fu_6331_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_27 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_39_fu_6337_p2 SOURCE top.cpp:46 VARIABLE or_ln46_39 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_26_fu_6343_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_26 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_26_fu_6349_p2 SOURCE top.cpp:46 VARIABLE and_ln46_26 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_27_fu_6355_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_27 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_40_fu_6361_p2 SOURCE top.cpp:46 VARIABLE or_ln46_40 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_27_fu_6367_p2 SOURCE top.cpp:46 VARIABLE and_ln46_27 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_26_fu_6373_p3 SOURCE top.cpp:46 VARIABLE select_ln46_26 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_41_fu_6381_p2 SOURCE top.cpp:46 VARIABLE or_ln46_41 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_27_fu_6387_p3 SOURCE top.cpp:46 VARIABLE select_ln46_27 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U51 SOURCE top.cpp:46 VARIABLE sdiv_ln46_14 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_28_fu_6441_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_28 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_29_fu_6447_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_29 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_42_fu_6453_p2 SOURCE top.cpp:46 VARIABLE or_ln46_42 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_28_fu_6459_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_28 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_28_fu_6465_p2 SOURCE top.cpp:46 VARIABLE and_ln46_28 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_29_fu_6471_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_29 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_43_fu_6477_p2 SOURCE top.cpp:46 VARIABLE or_ln46_43 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_29_fu_6483_p2 SOURCE top.cpp:46 VARIABLE and_ln46_29 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_28_fu_6489_p3 SOURCE top.cpp:46 VARIABLE select_ln46_28 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_44_fu_6497_p2 SOURCE top.cpp:46 VARIABLE or_ln46_44 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_29_fu_6503_p3 SOURCE top.cpp:46 VARIABLE select_ln46_29 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U52 SOURCE top.cpp:46 VARIABLE sdiv_ln46_15 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_30_fu_6557_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_30 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln46_31_fu_6563_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_31 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_45_fu_6569_p2 SOURCE top.cpp:46 VARIABLE or_ln46_45 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_30_fu_6575_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_30 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_30_fu_6581_p2 SOURCE top.cpp:46 VARIABLE and_ln46_30 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_31_fu_6587_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_31 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_46_fu_6593_p2 SOURCE top.cpp:46 VARIABLE or_ln46_46 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_31_fu_6599_p2 SOURCE top.cpp:46 VARIABLE and_ln46_31 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_30_fu_6605_p3 SOURCE top.cpp:46 VARIABLE select_ln46_30 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln46_47_fu_6613_p2 SOURCE top.cpp:46 VARIABLE or_ln46_47 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_31_fu_6619_p3 SOURCE top.cpp:46 VARIABLE select_ln46_31 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_4302_p2 SOURCE top.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_55_7 {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U330 SOURCE top.cpp:58 VARIABLE tmp_289 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_4203_p2 SOURCE top.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_4208_p2 SOURCE top.cpp:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_fu_4230_p2 SOURCE top.cpp:58 VARIABLE xor_ln58 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_fu_4236_p2 SOURCE top.cpp:58 VARIABLE and_ln58 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_1_fu_4242_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_1 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_fu_4248_p3 SOURCE top.cpp:58 VARIABLE select_ln58 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_1_fu_4256_p3 SOURCE top.cpp:58 VARIABLE select_ln58_1 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U331 SOURCE top.cpp:58 VARIABLE tmp_292 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_2_fu_4271_p2 SOURCE top.cpp:58 VARIABLE add_ln58_2 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_3_fu_4276_p2 SOURCE top.cpp:58 VARIABLE add_ln58_3 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_2_fu_4298_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_2 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_1_fu_4304_p2 SOURCE top.cpp:58 VARIABLE and_ln58_1 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_3_fu_4310_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_3 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_2_fu_4316_p3 SOURCE top.cpp:58 VARIABLE select_ln58_2 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_3_fu_4324_p3 SOURCE top.cpp:58 VARIABLE select_ln58_3 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U332 SOURCE top.cpp:58 VARIABLE tmp_295 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_4_fu_4411_p2 SOURCE top.cpp:58 VARIABLE add_ln58_4 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_5_fu_4417_p2 SOURCE top.cpp:58 VARIABLE add_ln58_5 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_4_fu_4439_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_4 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_2_fu_4445_p2 SOURCE top.cpp:58 VARIABLE and_ln58_2 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_5_fu_4451_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_5 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_4_fu_4457_p3 SOURCE top.cpp:58 VARIABLE select_ln58_4 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_5_fu_4465_p3 SOURCE top.cpp:58 VARIABLE select_ln58_5 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U333 SOURCE top.cpp:58 VARIABLE tmp_298 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_6_fu_4552_p2 SOURCE top.cpp:58 VARIABLE add_ln58_6 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_7_fu_4558_p2 SOURCE top.cpp:58 VARIABLE add_ln58_7 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_6_fu_4580_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_6 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_3_fu_4586_p2 SOURCE top.cpp:58 VARIABLE and_ln58_3 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_7_fu_4592_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_7 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_6_fu_4598_p3 SOURCE top.cpp:58 VARIABLE select_ln58_6 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_7_fu_4606_p3 SOURCE top.cpp:58 VARIABLE select_ln58_7 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U334 SOURCE top.cpp:58 VARIABLE tmp_301 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_8_fu_4693_p2 SOURCE top.cpp:58 VARIABLE add_ln58_8 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_9_fu_4699_p2 SOURCE top.cpp:58 VARIABLE add_ln58_9 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_8_fu_4721_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_8 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_4_fu_4727_p2 SOURCE top.cpp:58 VARIABLE and_ln58_4 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_9_fu_4733_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_9 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_8_fu_4739_p3 SOURCE top.cpp:58 VARIABLE select_ln58_8 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_9_fu_4747_p3 SOURCE top.cpp:58 VARIABLE select_ln58_9 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U335 SOURCE top.cpp:58 VARIABLE tmp_304 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_10_fu_4834_p2 SOURCE top.cpp:58 VARIABLE add_ln58_10 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_11_fu_4840_p2 SOURCE top.cpp:58 VARIABLE add_ln58_11 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_10_fu_4862_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_10 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_5_fu_4868_p2 SOURCE top.cpp:58 VARIABLE and_ln58_5 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_11_fu_4874_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_11 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_10_fu_4880_p3 SOURCE top.cpp:58 VARIABLE select_ln58_10 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_11_fu_4888_p3 SOURCE top.cpp:58 VARIABLE select_ln58_11 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U336 SOURCE top.cpp:58 VARIABLE tmp_307 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_12_fu_4975_p2 SOURCE top.cpp:58 VARIABLE add_ln58_12 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_13_fu_4981_p2 SOURCE top.cpp:58 VARIABLE add_ln58_13 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_12_fu_5003_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_12 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_6_fu_5009_p2 SOURCE top.cpp:58 VARIABLE and_ln58_6 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_13_fu_5015_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_13 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_12_fu_5021_p3 SOURCE top.cpp:58 VARIABLE select_ln58_12 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_13_fu_5029_p3 SOURCE top.cpp:58 VARIABLE select_ln58_13 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U337 SOURCE top.cpp:58 VARIABLE tmp_310 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_14_fu_5116_p2 SOURCE top.cpp:58 VARIABLE add_ln58_14 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_15_fu_5122_p2 SOURCE top.cpp:58 VARIABLE add_ln58_15 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_14_fu_5144_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_14 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_7_fu_5150_p2 SOURCE top.cpp:58 VARIABLE and_ln58_7 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_15_fu_5156_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_15 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_14_fu_5162_p3 SOURCE top.cpp:58 VARIABLE select_ln58_14 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_15_fu_5170_p3 SOURCE top.cpp:58 VARIABLE select_ln58_15 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U338 SOURCE top.cpp:58 VARIABLE tmp_313 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_16_fu_5257_p2 SOURCE top.cpp:58 VARIABLE add_ln58_16 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_17_fu_5263_p2 SOURCE top.cpp:58 VARIABLE add_ln58_17 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_16_fu_5285_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_16 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_8_fu_5291_p2 SOURCE top.cpp:58 VARIABLE and_ln58_8 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_17_fu_5297_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_17 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_16_fu_5303_p3 SOURCE top.cpp:58 VARIABLE select_ln58_16 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_17_fu_5311_p3 SOURCE top.cpp:58 VARIABLE select_ln58_17 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U339 SOURCE top.cpp:58 VARIABLE tmp_316 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_18_fu_5398_p2 SOURCE top.cpp:58 VARIABLE add_ln58_18 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_19_fu_5404_p2 SOURCE top.cpp:58 VARIABLE add_ln58_19 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_18_fu_5426_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_18 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_9_fu_5432_p2 SOURCE top.cpp:58 VARIABLE and_ln58_9 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_19_fu_5438_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_19 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_18_fu_5444_p3 SOURCE top.cpp:58 VARIABLE select_ln58_18 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_19_fu_5452_p3 SOURCE top.cpp:58 VARIABLE select_ln58_19 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U340 SOURCE top.cpp:58 VARIABLE tmp_319 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_20_fu_5539_p2 SOURCE top.cpp:58 VARIABLE add_ln58_20 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_21_fu_5545_p2 SOURCE top.cpp:58 VARIABLE add_ln58_21 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_20_fu_5567_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_20 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_10_fu_5573_p2 SOURCE top.cpp:58 VARIABLE and_ln58_10 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_21_fu_5579_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_21 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_20_fu_5585_p3 SOURCE top.cpp:58 VARIABLE select_ln58_20 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_21_fu_5593_p3 SOURCE top.cpp:58 VARIABLE select_ln58_21 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U341 SOURCE top.cpp:58 VARIABLE tmp_322 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_22_fu_5680_p2 SOURCE top.cpp:58 VARIABLE add_ln58_22 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_23_fu_5686_p2 SOURCE top.cpp:58 VARIABLE add_ln58_23 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_22_fu_5708_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_22 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_11_fu_5714_p2 SOURCE top.cpp:58 VARIABLE and_ln58_11 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_23_fu_5720_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_23 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_22_fu_5726_p3 SOURCE top.cpp:58 VARIABLE select_ln58_22 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_23_fu_5734_p3 SOURCE top.cpp:58 VARIABLE select_ln58_23 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U342 SOURCE top.cpp:58 VARIABLE tmp_325 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_24_fu_5821_p2 SOURCE top.cpp:58 VARIABLE add_ln58_24 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_25_fu_5827_p2 SOURCE top.cpp:58 VARIABLE add_ln58_25 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_24_fu_5849_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_24 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_12_fu_5855_p2 SOURCE top.cpp:58 VARIABLE and_ln58_12 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_25_fu_5861_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_25 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_24_fu_5867_p3 SOURCE top.cpp:58 VARIABLE select_ln58_24 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_25_fu_5875_p3 SOURCE top.cpp:58 VARIABLE select_ln58_25 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U343 SOURCE top.cpp:58 VARIABLE tmp_328 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_26_fu_5962_p2 SOURCE top.cpp:58 VARIABLE add_ln58_26 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_27_fu_5968_p2 SOURCE top.cpp:58 VARIABLE add_ln58_27 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_26_fu_5990_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_26 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_13_fu_5996_p2 SOURCE top.cpp:58 VARIABLE and_ln58_13 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_27_fu_6002_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_27 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_26_fu_6008_p3 SOURCE top.cpp:58 VARIABLE select_ln58_26 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_27_fu_6016_p3 SOURCE top.cpp:58 VARIABLE select_ln58_27 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U344 SOURCE top.cpp:58 VARIABLE tmp_331 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_28_fu_6103_p2 SOURCE top.cpp:58 VARIABLE add_ln58_28 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_29_fu_6109_p2 SOURCE top.cpp:58 VARIABLE add_ln58_29 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_28_fu_6131_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_28 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_14_fu_6137_p2 SOURCE top.cpp:58 VARIABLE and_ln58_14 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_29_fu_6143_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_29 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_28_fu_6149_p3 SOURCE top.cpp:58 VARIABLE select_ln58_28 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_29_fu_6157_p3 SOURCE top.cpp:58 VARIABLE select_ln58_29 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U345 SOURCE top.cpp:58 VARIABLE tmp_334 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_30_fu_6244_p2 SOURCE top.cpp:58 VARIABLE add_ln58_30 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_31_fu_6250_p2 SOURCE top.cpp:58 VARIABLE add_ln58_31 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_30_fu_6272_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_30 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln58_15_fu_6278_p2 SOURCE top.cpp:58 VARIABLE and_ln58_15 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_31_fu_6284_p2 SOURCE top.cpp:58 VARIABLE xor_ln58_31 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_30_fu_6290_p3 SOURCE top.cpp:58 VARIABLE select_ln58_30 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_31_fu_6298_p3 SOURCE top.cpp:58 VARIABLE select_ln58_31 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_4040_p2 SOURCE top.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_65_8 {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U606 SOURCE top.cpp:68 VARIABLE tmp_258 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U622 SOURCE top.cpp:68 VARIABLE mul_ln68 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_5755_p2 SOURCE top.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_fu_5769_p2 SOURCE top.cpp:68 VARIABLE xor_ln68 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_fu_5775_p2 SOURCE top.cpp:68 VARIABLE and_ln68 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_fu_5799_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_1_fu_5815_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_1 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_2_fu_5821_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_2 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_fu_5827_p3 SOURCE top.cpp:68 VARIABLE select_ln68 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_1_fu_5835_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_1 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_1_fu_5841_p2 SOURCE top.cpp:68 VARIABLE and_ln68_1 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_1_fu_5847_p3 SOURCE top.cpp:68 VARIABLE select_ln68_1 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_2_fu_5855_p2 SOURCE top.cpp:68 VARIABLE and_ln68_2 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_2_fu_5861_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_2 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_fu_5867_p2 SOURCE top.cpp:68 VARIABLE or_ln68 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_3_fu_5873_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_3 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_3_fu_5879_p2 SOURCE top.cpp:68 VARIABLE and_ln68_3 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_4_fu_5885_p2 SOURCE top.cpp:68 VARIABLE and_ln68_4 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_32_fu_5891_p2 SOURCE top.cpp:68 VARIABLE or_ln68_32 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_4_fu_5897_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_4 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_5_fu_5903_p2 SOURCE top.cpp:68 VARIABLE and_ln68_5 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_2_fu_5909_p3 SOURCE top.cpp:68 VARIABLE select_ln68_2 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_1_fu_5917_p2 SOURCE top.cpp:68 VARIABLE or_ln68_1 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_3_fu_5923_p3 SOURCE top.cpp:68 VARIABLE select_ln68_3 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U607 SOURCE top.cpp:68 VARIABLE tmp_266 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U623 SOURCE top.cpp:68 VARIABLE mul_ln68_1 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_5982_p2 SOURCE top.cpp:68 VARIABLE add_ln68_1 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_5_fu_5996_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_5 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_6_fu_6002_p2 SOURCE top.cpp:68 VARIABLE and_ln68_6 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_3_fu_6026_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_3 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_4_fu_6042_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_4 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_5_fu_6048_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_5 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_4_fu_6054_p3 SOURCE top.cpp:68 VARIABLE select_ln68_4 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_6_fu_6062_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_6 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_7_fu_6068_p2 SOURCE top.cpp:68 VARIABLE and_ln68_7 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_5_fu_6074_p3 SOURCE top.cpp:68 VARIABLE select_ln68_5 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_8_fu_6082_p2 SOURCE top.cpp:68 VARIABLE and_ln68_8 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_7_fu_6088_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_7 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_2_fu_6094_p2 SOURCE top.cpp:68 VARIABLE or_ln68_2 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_8_fu_6100_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_8 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_9_fu_6106_p2 SOURCE top.cpp:68 VARIABLE and_ln68_9 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_10_fu_6112_p2 SOURCE top.cpp:68 VARIABLE and_ln68_10 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_33_fu_6118_p2 SOURCE top.cpp:68 VARIABLE or_ln68_33 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_9_fu_6124_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_9 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_11_fu_6130_p2 SOURCE top.cpp:68 VARIABLE and_ln68_11 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_6_fu_6136_p3 SOURCE top.cpp:68 VARIABLE select_ln68_6 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_3_fu_6144_p2 SOURCE top.cpp:68 VARIABLE or_ln68_3 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_7_fu_6150_p3 SOURCE top.cpp:68 VARIABLE select_ln68_7 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U608 SOURCE top.cpp:68 VARIABLE tmp_274 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U624 SOURCE top.cpp:68 VARIABLE mul_ln68_2 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_2_fu_6209_p2 SOURCE top.cpp:68 VARIABLE add_ln68_2 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_10_fu_6223_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_10 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_12_fu_6229_p2 SOURCE top.cpp:68 VARIABLE and_ln68_12 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_6_fu_6253_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_6 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_7_fu_6269_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_7 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_8_fu_6275_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_8 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_8_fu_6281_p3 SOURCE top.cpp:68 VARIABLE select_ln68_8 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_11_fu_6289_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_11 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_13_fu_6295_p2 SOURCE top.cpp:68 VARIABLE and_ln68_13 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_9_fu_6301_p3 SOURCE top.cpp:68 VARIABLE select_ln68_9 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_14_fu_6309_p2 SOURCE top.cpp:68 VARIABLE and_ln68_14 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_12_fu_6315_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_12 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_4_fu_6321_p2 SOURCE top.cpp:68 VARIABLE or_ln68_4 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_13_fu_6327_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_13 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_15_fu_6333_p2 SOURCE top.cpp:68 VARIABLE and_ln68_15 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_16_fu_6339_p2 SOURCE top.cpp:68 VARIABLE and_ln68_16 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_34_fu_6345_p2 SOURCE top.cpp:68 VARIABLE or_ln68_34 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_14_fu_6351_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_14 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_17_fu_6357_p2 SOURCE top.cpp:68 VARIABLE and_ln68_17 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_10_fu_6363_p3 SOURCE top.cpp:68 VARIABLE select_ln68_10 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_5_fu_6371_p2 SOURCE top.cpp:68 VARIABLE or_ln68_5 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_11_fu_6377_p3 SOURCE top.cpp:68 VARIABLE select_ln68_11 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U609 SOURCE top.cpp:68 VARIABLE tmp_282 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U625 SOURCE top.cpp:68 VARIABLE mul_ln68_3 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_3_fu_6436_p2 SOURCE top.cpp:68 VARIABLE add_ln68_3 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_15_fu_6450_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_15 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_18_fu_6456_p2 SOURCE top.cpp:68 VARIABLE and_ln68_18 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_9_fu_6480_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_9 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_10_fu_6496_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_10 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_11_fu_6502_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_11 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_12_fu_6508_p3 SOURCE top.cpp:68 VARIABLE select_ln68_12 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_16_fu_6516_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_16 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_19_fu_6522_p2 SOURCE top.cpp:68 VARIABLE and_ln68_19 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_13_fu_6528_p3 SOURCE top.cpp:68 VARIABLE select_ln68_13 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_20_fu_6536_p2 SOURCE top.cpp:68 VARIABLE and_ln68_20 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_17_fu_6542_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_17 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_6_fu_6548_p2 SOURCE top.cpp:68 VARIABLE or_ln68_6 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_18_fu_6554_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_18 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_21_fu_6560_p2 SOURCE top.cpp:68 VARIABLE and_ln68_21 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_22_fu_6566_p2 SOURCE top.cpp:68 VARIABLE and_ln68_22 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_35_fu_6572_p2 SOURCE top.cpp:68 VARIABLE or_ln68_35 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_19_fu_6578_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_19 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_23_fu_6584_p2 SOURCE top.cpp:68 VARIABLE and_ln68_23 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_14_fu_6590_p3 SOURCE top.cpp:68 VARIABLE select_ln68_14 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_7_fu_6598_p2 SOURCE top.cpp:68 VARIABLE or_ln68_7 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_15_fu_6604_p3 SOURCE top.cpp:68 VARIABLE select_ln68_15 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U610 SOURCE top.cpp:68 VARIABLE tmp_290 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U626 SOURCE top.cpp:68 VARIABLE mul_ln68_4 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_4_fu_6663_p2 SOURCE top.cpp:68 VARIABLE add_ln68_4 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_20_fu_6677_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_20 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_24_fu_6683_p2 SOURCE top.cpp:68 VARIABLE and_ln68_24 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_12_fu_6707_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_12 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_13_fu_6723_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_13 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_14_fu_6729_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_14 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_16_fu_6735_p3 SOURCE top.cpp:68 VARIABLE select_ln68_16 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_21_fu_6743_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_21 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_25_fu_6749_p2 SOURCE top.cpp:68 VARIABLE and_ln68_25 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_17_fu_6755_p3 SOURCE top.cpp:68 VARIABLE select_ln68_17 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_26_fu_6763_p2 SOURCE top.cpp:68 VARIABLE and_ln68_26 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_22_fu_6769_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_22 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_8_fu_6775_p2 SOURCE top.cpp:68 VARIABLE or_ln68_8 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_23_fu_6781_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_23 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_27_fu_6787_p2 SOURCE top.cpp:68 VARIABLE and_ln68_27 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_28_fu_6793_p2 SOURCE top.cpp:68 VARIABLE and_ln68_28 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_36_fu_6799_p2 SOURCE top.cpp:68 VARIABLE or_ln68_36 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_24_fu_6805_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_24 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_29_fu_6811_p2 SOURCE top.cpp:68 VARIABLE and_ln68_29 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_18_fu_6817_p3 SOURCE top.cpp:68 VARIABLE select_ln68_18 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_9_fu_6825_p2 SOURCE top.cpp:68 VARIABLE or_ln68_9 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_19_fu_6831_p3 SOURCE top.cpp:68 VARIABLE select_ln68_19 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U611 SOURCE top.cpp:68 VARIABLE tmp_298 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U627 SOURCE top.cpp:68 VARIABLE mul_ln68_5 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_5_fu_6890_p2 SOURCE top.cpp:68 VARIABLE add_ln68_5 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_25_fu_6904_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_25 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_30_fu_6910_p2 SOURCE top.cpp:68 VARIABLE and_ln68_30 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_15_fu_6934_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_15 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_16_fu_6950_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_16 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_17_fu_6956_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_17 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_20_fu_6962_p3 SOURCE top.cpp:68 VARIABLE select_ln68_20 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_26_fu_6970_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_26 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_31_fu_6976_p2 SOURCE top.cpp:68 VARIABLE and_ln68_31 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_21_fu_6982_p3 SOURCE top.cpp:68 VARIABLE select_ln68_21 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_32_fu_6990_p2 SOURCE top.cpp:68 VARIABLE and_ln68_32 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_27_fu_6996_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_27 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_10_fu_7002_p2 SOURCE top.cpp:68 VARIABLE or_ln68_10 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_28_fu_7008_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_28 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_33_fu_7014_p2 SOURCE top.cpp:68 VARIABLE and_ln68_33 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_34_fu_7020_p2 SOURCE top.cpp:68 VARIABLE and_ln68_34 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_37_fu_7026_p2 SOURCE top.cpp:68 VARIABLE or_ln68_37 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_29_fu_7032_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_29 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_35_fu_7038_p2 SOURCE top.cpp:68 VARIABLE and_ln68_35 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_22_fu_7044_p3 SOURCE top.cpp:68 VARIABLE select_ln68_22 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_11_fu_7052_p2 SOURCE top.cpp:68 VARIABLE or_ln68_11 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_23_fu_7058_p3 SOURCE top.cpp:68 VARIABLE select_ln68_23 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U612 SOURCE top.cpp:68 VARIABLE tmp_306 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U628 SOURCE top.cpp:68 VARIABLE mul_ln68_6 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_6_fu_7117_p2 SOURCE top.cpp:68 VARIABLE add_ln68_6 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_30_fu_7131_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_30 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_36_fu_7137_p2 SOURCE top.cpp:68 VARIABLE and_ln68_36 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_18_fu_7161_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_18 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_19_fu_7177_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_19 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_20_fu_7183_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_20 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_24_fu_7189_p3 SOURCE top.cpp:68 VARIABLE select_ln68_24 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_31_fu_7197_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_31 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_37_fu_7203_p2 SOURCE top.cpp:68 VARIABLE and_ln68_37 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_25_fu_7209_p3 SOURCE top.cpp:68 VARIABLE select_ln68_25 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_38_fu_7217_p2 SOURCE top.cpp:68 VARIABLE and_ln68_38 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_32_fu_7223_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_32 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_12_fu_7229_p2 SOURCE top.cpp:68 VARIABLE or_ln68_12 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_33_fu_7235_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_33 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_39_fu_7241_p2 SOURCE top.cpp:68 VARIABLE and_ln68_39 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_40_fu_7247_p2 SOURCE top.cpp:68 VARIABLE and_ln68_40 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_38_fu_7253_p2 SOURCE top.cpp:68 VARIABLE or_ln68_38 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_34_fu_7259_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_34 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_41_fu_7265_p2 SOURCE top.cpp:68 VARIABLE and_ln68_41 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_26_fu_7271_p3 SOURCE top.cpp:68 VARIABLE select_ln68_26 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_13_fu_7279_p2 SOURCE top.cpp:68 VARIABLE or_ln68_13 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_27_fu_7285_p3 SOURCE top.cpp:68 VARIABLE select_ln68_27 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U613 SOURCE top.cpp:68 VARIABLE tmp_314 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U629 SOURCE top.cpp:68 VARIABLE mul_ln68_7 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_7_fu_7344_p2 SOURCE top.cpp:68 VARIABLE add_ln68_7 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_35_fu_7358_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_35 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_42_fu_7364_p2 SOURCE top.cpp:68 VARIABLE and_ln68_42 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_21_fu_7388_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_21 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_22_fu_7404_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_22 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_23_fu_7410_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_23 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_28_fu_7416_p3 SOURCE top.cpp:68 VARIABLE select_ln68_28 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_36_fu_7424_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_36 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_43_fu_7430_p2 SOURCE top.cpp:68 VARIABLE and_ln68_43 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_29_fu_7436_p3 SOURCE top.cpp:68 VARIABLE select_ln68_29 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_44_fu_7444_p2 SOURCE top.cpp:68 VARIABLE and_ln68_44 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_37_fu_7450_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_37 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_14_fu_7456_p2 SOURCE top.cpp:68 VARIABLE or_ln68_14 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_38_fu_7462_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_38 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_45_fu_7468_p2 SOURCE top.cpp:68 VARIABLE and_ln68_45 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_46_fu_7474_p2 SOURCE top.cpp:68 VARIABLE and_ln68_46 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_39_fu_7480_p2 SOURCE top.cpp:68 VARIABLE or_ln68_39 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_39_fu_7486_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_39 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_47_fu_7492_p2 SOURCE top.cpp:68 VARIABLE and_ln68_47 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_30_fu_7498_p3 SOURCE top.cpp:68 VARIABLE select_ln68_30 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_15_fu_7506_p2 SOURCE top.cpp:68 VARIABLE or_ln68_15 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_31_fu_7512_p3 SOURCE top.cpp:68 VARIABLE select_ln68_31 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U614 SOURCE top.cpp:68 VARIABLE tmp_322 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U630 SOURCE top.cpp:68 VARIABLE mul_ln68_8 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_8_fu_7571_p2 SOURCE top.cpp:68 VARIABLE add_ln68_8 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_40_fu_7585_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_40 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_48_fu_7591_p2 SOURCE top.cpp:68 VARIABLE and_ln68_48 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_24_fu_7615_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_24 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_25_fu_7631_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_25 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_26_fu_7637_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_26 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_32_fu_7643_p3 SOURCE top.cpp:68 VARIABLE select_ln68_32 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_41_fu_7651_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_41 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_49_fu_7657_p2 SOURCE top.cpp:68 VARIABLE and_ln68_49 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_33_fu_7663_p3 SOURCE top.cpp:68 VARIABLE select_ln68_33 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_50_fu_7671_p2 SOURCE top.cpp:68 VARIABLE and_ln68_50 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_42_fu_7677_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_42 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_16_fu_7683_p2 SOURCE top.cpp:68 VARIABLE or_ln68_16 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_43_fu_7689_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_43 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_51_fu_7695_p2 SOURCE top.cpp:68 VARIABLE and_ln68_51 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_52_fu_7701_p2 SOURCE top.cpp:68 VARIABLE and_ln68_52 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_40_fu_7707_p2 SOURCE top.cpp:68 VARIABLE or_ln68_40 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_44_fu_7713_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_44 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_53_fu_7719_p2 SOURCE top.cpp:68 VARIABLE and_ln68_53 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_34_fu_7725_p3 SOURCE top.cpp:68 VARIABLE select_ln68_34 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_17_fu_7733_p2 SOURCE top.cpp:68 VARIABLE or_ln68_17 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_35_fu_7739_p3 SOURCE top.cpp:68 VARIABLE select_ln68_35 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U615 SOURCE top.cpp:68 VARIABLE tmp_330 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U631 SOURCE top.cpp:68 VARIABLE mul_ln68_9 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_9_fu_7798_p2 SOURCE top.cpp:68 VARIABLE add_ln68_9 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_45_fu_7812_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_45 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_54_fu_7818_p2 SOURCE top.cpp:68 VARIABLE and_ln68_54 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_27_fu_7842_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_27 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_28_fu_7858_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_28 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_29_fu_7864_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_29 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_36_fu_7870_p3 SOURCE top.cpp:68 VARIABLE select_ln68_36 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_46_fu_7878_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_46 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_55_fu_7884_p2 SOURCE top.cpp:68 VARIABLE and_ln68_55 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_37_fu_7890_p3 SOURCE top.cpp:68 VARIABLE select_ln68_37 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_56_fu_7898_p2 SOURCE top.cpp:68 VARIABLE and_ln68_56 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_47_fu_7904_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_47 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_18_fu_7910_p2 SOURCE top.cpp:68 VARIABLE or_ln68_18 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_48_fu_7916_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_48 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_57_fu_7922_p2 SOURCE top.cpp:68 VARIABLE and_ln68_57 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_58_fu_7928_p2 SOURCE top.cpp:68 VARIABLE and_ln68_58 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_41_fu_7934_p2 SOURCE top.cpp:68 VARIABLE or_ln68_41 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_49_fu_7940_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_49 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_59_fu_7946_p2 SOURCE top.cpp:68 VARIABLE and_ln68_59 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_38_fu_7952_p3 SOURCE top.cpp:68 VARIABLE select_ln68_38 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_19_fu_7960_p2 SOURCE top.cpp:68 VARIABLE or_ln68_19 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_39_fu_7966_p3 SOURCE top.cpp:68 VARIABLE select_ln68_39 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U616 SOURCE top.cpp:68 VARIABLE tmp_338 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U632 SOURCE top.cpp:68 VARIABLE mul_ln68_10 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_10_fu_8025_p2 SOURCE top.cpp:68 VARIABLE add_ln68_10 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_50_fu_8039_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_50 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_60_fu_8045_p2 SOURCE top.cpp:68 VARIABLE and_ln68_60 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_30_fu_8069_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_30 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_31_fu_8085_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_31 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_32_fu_8091_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_32 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_40_fu_8097_p3 SOURCE top.cpp:68 VARIABLE select_ln68_40 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_51_fu_8105_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_51 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_61_fu_8111_p2 SOURCE top.cpp:68 VARIABLE and_ln68_61 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_41_fu_8117_p3 SOURCE top.cpp:68 VARIABLE select_ln68_41 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_62_fu_8125_p2 SOURCE top.cpp:68 VARIABLE and_ln68_62 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_52_fu_8131_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_52 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_20_fu_8137_p2 SOURCE top.cpp:68 VARIABLE or_ln68_20 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_53_fu_8143_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_53 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_63_fu_8149_p2 SOURCE top.cpp:68 VARIABLE and_ln68_63 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_64_fu_8155_p2 SOURCE top.cpp:68 VARIABLE and_ln68_64 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_42_fu_8161_p2 SOURCE top.cpp:68 VARIABLE or_ln68_42 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_54_fu_8167_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_54 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_65_fu_8173_p2 SOURCE top.cpp:68 VARIABLE and_ln68_65 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_42_fu_8179_p3 SOURCE top.cpp:68 VARIABLE select_ln68_42 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_21_fu_8187_p2 SOURCE top.cpp:68 VARIABLE or_ln68_21 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_43_fu_8193_p3 SOURCE top.cpp:68 VARIABLE select_ln68_43 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U617 SOURCE top.cpp:68 VARIABLE tmp_346 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U633 SOURCE top.cpp:68 VARIABLE mul_ln68_11 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_11_fu_8252_p2 SOURCE top.cpp:68 VARIABLE add_ln68_11 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_55_fu_8266_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_55 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_66_fu_8272_p2 SOURCE top.cpp:68 VARIABLE and_ln68_66 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_33_fu_8296_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_33 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_34_fu_8312_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_34 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_35_fu_8318_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_35 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_44_fu_8324_p3 SOURCE top.cpp:68 VARIABLE select_ln68_44 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_56_fu_8332_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_56 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_67_fu_8338_p2 SOURCE top.cpp:68 VARIABLE and_ln68_67 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_45_fu_8344_p3 SOURCE top.cpp:68 VARIABLE select_ln68_45 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_68_fu_8352_p2 SOURCE top.cpp:68 VARIABLE and_ln68_68 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_57_fu_8358_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_57 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_22_fu_8364_p2 SOURCE top.cpp:68 VARIABLE or_ln68_22 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_58_fu_8370_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_58 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_69_fu_8376_p2 SOURCE top.cpp:68 VARIABLE and_ln68_69 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_70_fu_8382_p2 SOURCE top.cpp:68 VARIABLE and_ln68_70 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_43_fu_8388_p2 SOURCE top.cpp:68 VARIABLE or_ln68_43 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_59_fu_8394_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_59 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_71_fu_8400_p2 SOURCE top.cpp:68 VARIABLE and_ln68_71 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_46_fu_8406_p3 SOURCE top.cpp:68 VARIABLE select_ln68_46 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_23_fu_8414_p2 SOURCE top.cpp:68 VARIABLE or_ln68_23 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_47_fu_8420_p3 SOURCE top.cpp:68 VARIABLE select_ln68_47 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U618 SOURCE top.cpp:68 VARIABLE tmp_354 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U634 SOURCE top.cpp:68 VARIABLE mul_ln68_12 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_12_fu_8479_p2 SOURCE top.cpp:68 VARIABLE add_ln68_12 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_60_fu_8493_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_60 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_72_fu_8499_p2 SOURCE top.cpp:68 VARIABLE and_ln68_72 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_36_fu_8523_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_36 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_37_fu_8539_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_37 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_38_fu_8545_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_38 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_48_fu_8551_p3 SOURCE top.cpp:68 VARIABLE select_ln68_48 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_61_fu_8559_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_61 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_73_fu_8565_p2 SOURCE top.cpp:68 VARIABLE and_ln68_73 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_49_fu_8571_p3 SOURCE top.cpp:68 VARIABLE select_ln68_49 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_74_fu_8579_p2 SOURCE top.cpp:68 VARIABLE and_ln68_74 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_62_fu_8585_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_62 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_24_fu_8591_p2 SOURCE top.cpp:68 VARIABLE or_ln68_24 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_63_fu_8597_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_63 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_75_fu_8603_p2 SOURCE top.cpp:68 VARIABLE and_ln68_75 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_76_fu_8609_p2 SOURCE top.cpp:68 VARIABLE and_ln68_76 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_44_fu_8615_p2 SOURCE top.cpp:68 VARIABLE or_ln68_44 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_64_fu_8621_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_64 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_77_fu_8627_p2 SOURCE top.cpp:68 VARIABLE and_ln68_77 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_50_fu_8633_p3 SOURCE top.cpp:68 VARIABLE select_ln68_50 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_25_fu_8641_p2 SOURCE top.cpp:68 VARIABLE or_ln68_25 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_51_fu_8647_p3 SOURCE top.cpp:68 VARIABLE select_ln68_51 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U619 SOURCE top.cpp:68 VARIABLE tmp_362 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U635 SOURCE top.cpp:68 VARIABLE mul_ln68_13 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_13_fu_8706_p2 SOURCE top.cpp:68 VARIABLE add_ln68_13 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_65_fu_8720_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_65 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_78_fu_8726_p2 SOURCE top.cpp:68 VARIABLE and_ln68_78 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_39_fu_8750_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_39 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_40_fu_8766_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_40 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_41_fu_8772_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_41 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_52_fu_8778_p3 SOURCE top.cpp:68 VARIABLE select_ln68_52 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_66_fu_8786_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_66 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_79_fu_8792_p2 SOURCE top.cpp:68 VARIABLE and_ln68_79 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_53_fu_8798_p3 SOURCE top.cpp:68 VARIABLE select_ln68_53 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_80_fu_8806_p2 SOURCE top.cpp:68 VARIABLE and_ln68_80 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_67_fu_8812_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_67 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_26_fu_8818_p2 SOURCE top.cpp:68 VARIABLE or_ln68_26 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_68_fu_8824_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_68 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_81_fu_8830_p2 SOURCE top.cpp:68 VARIABLE and_ln68_81 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_82_fu_8836_p2 SOURCE top.cpp:68 VARIABLE and_ln68_82 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_45_fu_8842_p2 SOURCE top.cpp:68 VARIABLE or_ln68_45 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_69_fu_8848_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_69 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_83_fu_8854_p2 SOURCE top.cpp:68 VARIABLE and_ln68_83 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_54_fu_8860_p3 SOURCE top.cpp:68 VARIABLE select_ln68_54 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_27_fu_8868_p2 SOURCE top.cpp:68 VARIABLE or_ln68_27 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_55_fu_8874_p3 SOURCE top.cpp:68 VARIABLE select_ln68_55 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U620 SOURCE top.cpp:68 VARIABLE tmp_370 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U636 SOURCE top.cpp:68 VARIABLE mul_ln68_14 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_14_fu_8933_p2 SOURCE top.cpp:68 VARIABLE add_ln68_14 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_70_fu_8947_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_70 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_84_fu_8953_p2 SOURCE top.cpp:68 VARIABLE and_ln68_84 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_42_fu_8977_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_42 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_43_fu_8993_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_43 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_44_fu_8999_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_44 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_56_fu_9005_p3 SOURCE top.cpp:68 VARIABLE select_ln68_56 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_71_fu_9013_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_71 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_85_fu_9019_p2 SOURCE top.cpp:68 VARIABLE and_ln68_85 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_57_fu_9025_p3 SOURCE top.cpp:68 VARIABLE select_ln68_57 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_86_fu_9033_p2 SOURCE top.cpp:68 VARIABLE and_ln68_86 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_72_fu_9039_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_72 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_28_fu_9045_p2 SOURCE top.cpp:68 VARIABLE or_ln68_28 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_73_fu_9051_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_73 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_87_fu_9057_p2 SOURCE top.cpp:68 VARIABLE and_ln68_87 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_88_fu_9063_p2 SOURCE top.cpp:68 VARIABLE and_ln68_88 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_46_fu_9069_p2 SOURCE top.cpp:68 VARIABLE or_ln68_46 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_74_fu_9075_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_74 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_89_fu_9081_p2 SOURCE top.cpp:68 VARIABLE and_ln68_89 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_58_fu_9087_p3 SOURCE top.cpp:68 VARIABLE select_ln68_58 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_29_fu_9095_p2 SOURCE top.cpp:68 VARIABLE or_ln68_29 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_59_fu_9101_p3 SOURCE top.cpp:68 VARIABLE select_ln68_59 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U621 SOURCE top.cpp:68 VARIABLE tmp_378 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_17s_41_1_1_U637 SOURCE top.cpp:68 VARIABLE mul_ln68_15 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_15_fu_9160_p2 SOURCE top.cpp:68 VARIABLE add_ln68_15 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_75_fu_9174_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_75 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_90_fu_9180_p2 SOURCE top.cpp:68 VARIABLE and_ln68_90 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_45_fu_9204_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_45 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_46_fu_9220_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_46 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_47_fu_9226_p2 SOURCE top.cpp:68 VARIABLE icmp_ln68_47 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_60_fu_9232_p3 SOURCE top.cpp:68 VARIABLE select_ln68_60 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_76_fu_9240_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_76 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_91_fu_9246_p2 SOURCE top.cpp:68 VARIABLE and_ln68_91 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_61_fu_9252_p3 SOURCE top.cpp:68 VARIABLE select_ln68_61 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_92_fu_9260_p2 SOURCE top.cpp:68 VARIABLE and_ln68_92 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_77_fu_9266_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_77 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_30_fu_9272_p2 SOURCE top.cpp:68 VARIABLE or_ln68_30 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_78_fu_9278_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_78 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_93_fu_9284_p2 SOURCE top.cpp:68 VARIABLE and_ln68_93 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_94_fu_9290_p2 SOURCE top.cpp:68 VARIABLE and_ln68_94 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_47_fu_9296_p2 SOURCE top.cpp:68 VARIABLE or_ln68_47 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln68_79_fu_9302_p2 SOURCE top.cpp:68 VARIABLE xor_ln68_79 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln68_95_fu_9308_p2 SOURCE top.cpp:68 VARIABLE and_ln68_95 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_62_fu_9314_p3 SOURCE top.cpp:68 VARIABLE select_ln68_62 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_31_fu_9322_p2 SOURCE top.cpp:68 VARIABLE or_ln68_31 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_63_fu_9328_p3 SOURCE top.cpp:68 VARIABLE select_ln68_63 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_4532_p2 SOURCE top.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_65_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 16 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln72_fu_390_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72 LOOP VITIS_LOOP_72_9_VITIS_LOOP_73_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_1_fu_396_p2 SOURCE top.cpp:72 VARIABLE add_ln72_1 LOOP VITIS_LOOP_72_9_VITIS_LOOP_73_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_408_p2 SOURCE top.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_9_VITIS_LOOP_73_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln73_fu_414_p2 SOURCE top.cpp:73 VARIABLE icmp_ln73 LOOP VITIS_LOOP_72_9_VITIS_LOOP_73_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln72_fu_420_p3 SOURCE top.cpp:72 VARIABLE select_ln72 LOOP VITIS_LOOP_72_9_VITIS_LOOP_73_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln72_1_fu_428_p3 SOURCE top.cpp:72 VARIABLE select_ln72_1 LOOP VITIS_LOOP_72_9_VITIS_LOOP_73_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_462_p2 SOURCE top.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_72_9_VITIS_LOOP_73_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U915 SOURCE top.cpp:75 VARIABLE tmp_1 LOOP VITIS_LOOP_72_9_VITIS_LOOP_73_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_488_p2 SOURCE top.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_72_9_VITIS_LOOP_73_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_1_46_U SOURCE top.cpp:12 VARIABLE A_1_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_1_U SOURCE top.cpp:12 VARIABLE A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_2_U SOURCE top.cpp:12 VARIABLE A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_3_U SOURCE top.cpp:12 VARIABLE A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_4_U SOURCE top.cpp:12 VARIABLE A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_5_U SOURCE top.cpp:12 VARIABLE A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_6_U SOURCE top.cpp:12 VARIABLE A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_7_U SOURCE top.cpp:12 VARIABLE A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_8_U SOURCE top.cpp:12 VARIABLE A_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_9_U SOURCE top.cpp:12 VARIABLE A_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_10_U SOURCE top.cpp:12 VARIABLE A_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_11_U SOURCE top.cpp:12 VARIABLE A_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_12_U SOURCE top.cpp:12 VARIABLE A_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_13_U SOURCE top.cpp:12 VARIABLE A_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_14_U SOURCE top.cpp:12 VARIABLE A_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_15_U SOURCE top.cpp:12 VARIABLE A_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_1_47_U SOURCE top.cpp:13 VARIABLE C_1_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_1_U SOURCE top.cpp:13 VARIABLE C_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_2_U SOURCE top.cpp:13 VARIABLE C_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_3_U SOURCE top.cpp:13 VARIABLE C_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_4_U SOURCE top.cpp:13 VARIABLE C_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_5_U SOURCE top.cpp:13 VARIABLE C_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_6_U SOURCE top.cpp:13 VARIABLE C_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_7_U SOURCE top.cpp:13 VARIABLE C_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_8_U SOURCE top.cpp:13 VARIABLE C_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_9_U SOURCE top.cpp:13 VARIABLE C_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_10_U SOURCE top.cpp:13 VARIABLE C_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_11_U SOURCE top.cpp:13 VARIABLE C_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_12_U SOURCE top.cpp:13 VARIABLE C_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_13_U SOURCE top.cpp:13 VARIABLE C_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_14_U SOURCE top.cpp:13 VARIABLE C_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_15_U SOURCE top.cpp:13 VARIABLE C_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_U SOURCE top.cpp:14 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_1_U SOURCE top.cpp:14 VARIABLE tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_2_U SOURCE top.cpp:14 VARIABLE tmp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_3_U SOURCE top.cpp:14 VARIABLE tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_4_U SOURCE top.cpp:14 VARIABLE tmp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_5_U SOURCE top.cpp:14 VARIABLE tmp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_6_U SOURCE top.cpp:14 VARIABLE tmp_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_7_U SOURCE top.cpp:14 VARIABLE tmp_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_8_U SOURCE top.cpp:14 VARIABLE tmp_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_9_U SOURCE top.cpp:14 VARIABLE tmp_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_10_U SOURCE top.cpp:14 VARIABLE tmp_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_11_U SOURCE top.cpp:14 VARIABLE tmp_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_12_U SOURCE top.cpp:14 VARIABLE tmp_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_13_U SOURCE top.cpp:14 VARIABLE tmp_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_14_U SOURCE top.cpp:14 VARIABLE tmp_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_15_U SOURCE top.cpp:14 VARIABLE tmp_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_16_U SOURCE top.cpp:14 VARIABLE tmp_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_17_U SOURCE top.cpp:14 VARIABLE tmp_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_18_U SOURCE top.cpp:14 VARIABLE tmp_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_19_U SOURCE top.cpp:14 VARIABLE tmp_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_20_U SOURCE top.cpp:14 VARIABLE tmp_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_21_U SOURCE top.cpp:14 VARIABLE tmp_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_22_U SOURCE top.cpp:14 VARIABLE tmp_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_23_U SOURCE top.cpp:14 VARIABLE tmp_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_24_U SOURCE top.cpp:14 VARIABLE tmp_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_25_U SOURCE top.cpp:14 VARIABLE tmp_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_26_U SOURCE top.cpp:14 VARIABLE tmp_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_27_U SOURCE top.cpp:14 VARIABLE tmp_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_28_U SOURCE top.cpp:14 VARIABLE tmp_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_29_U SOURCE top.cpp:14 VARIABLE tmp_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_30_U SOURCE top.cpp:14 VARIABLE tmp_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_31_U SOURCE top.cpp:14 VARIABLE tmp_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_32_U SOURCE top.cpp:14 VARIABLE tmp_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_33_U SOURCE top.cpp:14 VARIABLE tmp_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_34_U SOURCE top.cpp:14 VARIABLE tmp_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_35_U SOURCE top.cpp:14 VARIABLE tmp_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_36_U SOURCE top.cpp:14 VARIABLE tmp_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_37_U SOURCE top.cpp:14 VARIABLE tmp_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_38_U SOURCE top.cpp:14 VARIABLE tmp_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_39_U SOURCE top.cpp:14 VARIABLE tmp_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_40_U SOURCE top.cpp:14 VARIABLE tmp_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_41_U SOURCE top.cpp:14 VARIABLE tmp_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_42_U SOURCE top.cpp:14 VARIABLE tmp_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_43_U SOURCE top.cpp:14 VARIABLE tmp_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_44_U SOURCE top.cpp:14 VARIABLE tmp_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_45_U SOURCE top.cpp:14 VARIABLE tmp_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_46_U SOURCE top.cpp:14 VARIABLE tmp_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_47_U SOURCE top.cpp:14 VARIABLE tmp_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_48_U SOURCE top.cpp:14 VARIABLE tmp_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_49_U SOURCE top.cpp:14 VARIABLE tmp_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_50_U SOURCE top.cpp:14 VARIABLE tmp_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_51_U SOURCE top.cpp:14 VARIABLE tmp_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_52_U SOURCE top.cpp:14 VARIABLE tmp_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_53_U SOURCE top.cpp:14 VARIABLE tmp_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_54_U SOURCE top.cpp:14 VARIABLE tmp_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_55_U SOURCE top.cpp:14 VARIABLE tmp_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_56_U SOURCE top.cpp:14 VARIABLE tmp_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_57_U SOURCE top.cpp:14 VARIABLE tmp_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_58_U SOURCE top.cpp:14 VARIABLE tmp_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_59_U SOURCE top.cpp:14 VARIABLE tmp_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_60_U SOURCE top.cpp:14 VARIABLE tmp_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_61_U SOURCE top.cpp:14 VARIABLE tmp_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_62_U SOURCE top.cpp:14 VARIABLE tmp_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_63_U SOURCE top.cpp:14 VARIABLE tmp_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_64_U SOURCE top.cpp:14 VARIABLE tmp_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_65_U SOURCE top.cpp:14 VARIABLE tmp_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_66_U SOURCE top.cpp:14 VARIABLE tmp_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_67_U SOURCE top.cpp:14 VARIABLE tmp_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_68_U SOURCE top.cpp:14 VARIABLE tmp_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_69_U SOURCE top.cpp:14 VARIABLE tmp_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_70_U SOURCE top.cpp:14 VARIABLE tmp_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_71_U SOURCE top.cpp:14 VARIABLE tmp_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_72_U SOURCE top.cpp:14 VARIABLE tmp_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_73_U SOURCE top.cpp:14 VARIABLE tmp_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_74_U SOURCE top.cpp:14 VARIABLE tmp_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_75_U SOURCE top.cpp:14 VARIABLE tmp_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_76_U SOURCE top.cpp:14 VARIABLE tmp_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_77_U SOURCE top.cpp:14 VARIABLE tmp_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_78_U SOURCE top.cpp:14 VARIABLE tmp_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_79_U SOURCE top.cpp:14 VARIABLE tmp_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_80_U SOURCE top.cpp:14 VARIABLE tmp_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_81_U SOURCE top.cpp:14 VARIABLE tmp_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_82_U SOURCE top.cpp:14 VARIABLE tmp_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_83_U SOURCE top.cpp:14 VARIABLE tmp_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_84_U SOURCE top.cpp:14 VARIABLE tmp_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_85_U SOURCE top.cpp:14 VARIABLE tmp_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_86_U SOURCE top.cpp:14 VARIABLE tmp_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_87_U SOURCE top.cpp:14 VARIABLE tmp_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_88_U SOURCE top.cpp:14 VARIABLE tmp_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_89_U SOURCE top.cpp:14 VARIABLE tmp_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_90_U SOURCE top.cpp:14 VARIABLE tmp_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_91_U SOURCE top.cpp:14 VARIABLE tmp_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_92_U SOURCE top.cpp:14 VARIABLE tmp_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_93_U SOURCE top.cpp:14 VARIABLE tmp_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_94_U SOURCE top.cpp:14 VARIABLE tmp_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_95_U SOURCE top.cpp:14 VARIABLE tmp_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_96_U SOURCE top.cpp:14 VARIABLE tmp_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_97_U SOURCE top.cpp:14 VARIABLE tmp_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_98_U SOURCE top.cpp:14 VARIABLE tmp_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_99_U SOURCE top.cpp:14 VARIABLE tmp_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_100_U SOURCE top.cpp:14 VARIABLE tmp_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_101_U SOURCE top.cpp:14 VARIABLE tmp_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_102_U SOURCE top.cpp:14 VARIABLE tmp_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_103_U SOURCE top.cpp:14 VARIABLE tmp_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_104_U SOURCE top.cpp:14 VARIABLE tmp_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_105_U SOURCE top.cpp:14 VARIABLE tmp_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_106_U SOURCE top.cpp:14 VARIABLE tmp_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_107_U SOURCE top.cpp:14 VARIABLE tmp_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_108_U SOURCE top.cpp:14 VARIABLE tmp_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_109_U SOURCE top.cpp:14 VARIABLE tmp_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_110_U SOURCE top.cpp:14 VARIABLE tmp_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_111_U SOURCE top.cpp:14 VARIABLE tmp_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_112_U SOURCE top.cpp:14 VARIABLE tmp_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_113_U SOURCE top.cpp:14 VARIABLE tmp_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_114_U SOURCE top.cpp:14 VARIABLE tmp_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_115_U SOURCE top.cpp:14 VARIABLE tmp_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_116_U SOURCE top.cpp:14 VARIABLE tmp_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_117_U SOURCE top.cpp:14 VARIABLE tmp_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_118_U SOURCE top.cpp:14 VARIABLE tmp_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_119_U SOURCE top.cpp:14 VARIABLE tmp_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_120_U SOURCE top.cpp:14 VARIABLE tmp_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_121_U SOURCE top.cpp:14 VARIABLE tmp_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_122_U SOURCE top.cpp:14 VARIABLE tmp_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_123_U SOURCE top.cpp:14 VARIABLE tmp_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_124_U SOURCE top.cpp:14 VARIABLE tmp_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_125_U SOURCE top.cpp:14 VARIABLE tmp_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_126_U SOURCE top.cpp:14 VARIABLE tmp_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_127_U SOURCE top.cpp:14 VARIABLE tmp_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_128_U SOURCE top.cpp:14 VARIABLE tmp_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_129_U SOURCE top.cpp:14 VARIABLE tmp_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_130_U SOURCE top.cpp:14 VARIABLE tmp_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_131_U SOURCE top.cpp:14 VARIABLE tmp_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_132_U SOURCE top.cpp:14 VARIABLE tmp_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_133_U SOURCE top.cpp:14 VARIABLE tmp_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_134_U SOURCE top.cpp:14 VARIABLE tmp_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_135_U SOURCE top.cpp:14 VARIABLE tmp_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_136_U SOURCE top.cpp:14 VARIABLE tmp_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_137_U SOURCE top.cpp:14 VARIABLE tmp_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_138_U SOURCE top.cpp:14 VARIABLE tmp_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_139_U SOURCE top.cpp:14 VARIABLE tmp_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_140_U SOURCE top.cpp:14 VARIABLE tmp_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_141_U SOURCE top.cpp:14 VARIABLE tmp_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_142_U SOURCE top.cpp:14 VARIABLE tmp_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_143_U SOURCE top.cpp:14 VARIABLE tmp_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_144_U SOURCE top.cpp:14 VARIABLE tmp_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_145_U SOURCE top.cpp:14 VARIABLE tmp_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_146_U SOURCE top.cpp:14 VARIABLE tmp_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_147_U SOURCE top.cpp:14 VARIABLE tmp_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_148_U SOURCE top.cpp:14 VARIABLE tmp_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_149_U SOURCE top.cpp:14 VARIABLE tmp_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_150_U SOURCE top.cpp:14 VARIABLE tmp_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_151_U SOURCE top.cpp:14 VARIABLE tmp_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_152_U SOURCE top.cpp:14 VARIABLE tmp_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_153_U SOURCE top.cpp:14 VARIABLE tmp_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_154_U SOURCE top.cpp:14 VARIABLE tmp_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_155_U SOURCE top.cpp:14 VARIABLE tmp_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_156_U SOURCE top.cpp:14 VARIABLE tmp_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_157_U SOURCE top.cpp:14 VARIABLE tmp_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_158_U SOURCE top.cpp:14 VARIABLE tmp_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_159_U SOURCE top.cpp:14 VARIABLE tmp_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_160_U SOURCE top.cpp:14 VARIABLE tmp_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_161_U SOURCE top.cpp:14 VARIABLE tmp_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_162_U SOURCE top.cpp:14 VARIABLE tmp_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_163_U SOURCE top.cpp:14 VARIABLE tmp_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_164_U SOURCE top.cpp:14 VARIABLE tmp_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_165_U SOURCE top.cpp:14 VARIABLE tmp_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_166_U SOURCE top.cpp:14 VARIABLE tmp_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_167_U SOURCE top.cpp:14 VARIABLE tmp_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_168_U SOURCE top.cpp:14 VARIABLE tmp_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_169_U SOURCE top.cpp:14 VARIABLE tmp_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_170_U SOURCE top.cpp:14 VARIABLE tmp_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_171_U SOURCE top.cpp:14 VARIABLE tmp_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_172_U SOURCE top.cpp:14 VARIABLE tmp_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_173_U SOURCE top.cpp:14 VARIABLE tmp_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_174_U SOURCE top.cpp:14 VARIABLE tmp_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_175_U SOURCE top.cpp:14 VARIABLE tmp_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_176_U SOURCE top.cpp:14 VARIABLE tmp_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_177_U SOURCE top.cpp:14 VARIABLE tmp_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_178_U SOURCE top.cpp:14 VARIABLE tmp_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_179_U SOURCE top.cpp:14 VARIABLE tmp_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_180_U SOURCE top.cpp:14 VARIABLE tmp_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_181_U SOURCE top.cpp:14 VARIABLE tmp_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_182_U SOURCE top.cpp:14 VARIABLE tmp_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_183_U SOURCE top.cpp:14 VARIABLE tmp_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_184_U SOURCE top.cpp:14 VARIABLE tmp_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_185_U SOURCE top.cpp:14 VARIABLE tmp_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_186_U SOURCE top.cpp:14 VARIABLE tmp_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_187_U SOURCE top.cpp:14 VARIABLE tmp_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_188_U SOURCE top.cpp:14 VARIABLE tmp_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_189_U SOURCE top.cpp:14 VARIABLE tmp_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_190_U SOURCE top.cpp:14 VARIABLE tmp_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_191_U SOURCE top.cpp:14 VARIABLE tmp_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_192_U SOURCE top.cpp:14 VARIABLE tmp_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_193_U SOURCE top.cpp:14 VARIABLE tmp_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_194_U SOURCE top.cpp:14 VARIABLE tmp_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_195_U SOURCE top.cpp:14 VARIABLE tmp_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_196_U SOURCE top.cpp:14 VARIABLE tmp_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_197_U SOURCE top.cpp:14 VARIABLE tmp_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_198_U SOURCE top.cpp:14 VARIABLE tmp_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_199_U SOURCE top.cpp:14 VARIABLE tmp_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_200_U SOURCE top.cpp:14 VARIABLE tmp_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_201_U SOURCE top.cpp:14 VARIABLE tmp_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_202_U SOURCE top.cpp:14 VARIABLE tmp_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_203_U SOURCE top.cpp:14 VARIABLE tmp_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_204_U SOURCE top.cpp:14 VARIABLE tmp_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_205_U SOURCE top.cpp:14 VARIABLE tmp_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_206_U SOURCE top.cpp:14 VARIABLE tmp_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_207_U SOURCE top.cpp:14 VARIABLE tmp_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_208_U SOURCE top.cpp:14 VARIABLE tmp_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_209_U SOURCE top.cpp:14 VARIABLE tmp_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_210_U SOURCE top.cpp:14 VARIABLE tmp_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_211_U SOURCE top.cpp:14 VARIABLE tmp_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_212_U SOURCE top.cpp:14 VARIABLE tmp_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_213_U SOURCE top.cpp:14 VARIABLE tmp_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_214_U SOURCE top.cpp:14 VARIABLE tmp_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_215_U SOURCE top.cpp:14 VARIABLE tmp_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_216_U SOURCE top.cpp:14 VARIABLE tmp_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_217_U SOURCE top.cpp:14 VARIABLE tmp_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_218_U SOURCE top.cpp:14 VARIABLE tmp_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_219_U SOURCE top.cpp:14 VARIABLE tmp_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_220_U SOURCE top.cpp:14 VARIABLE tmp_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_221_U SOURCE top.cpp:14 VARIABLE tmp_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_222_U SOURCE top.cpp:14 VARIABLE tmp_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_223_U SOURCE top.cpp:14 VARIABLE tmp_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_224_U SOURCE top.cpp:14 VARIABLE tmp_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_225_U SOURCE top.cpp:14 VARIABLE tmp_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_226_U SOURCE top.cpp:14 VARIABLE tmp_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_227_U SOURCE top.cpp:14 VARIABLE tmp_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_228_U SOURCE top.cpp:14 VARIABLE tmp_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_229_U SOURCE top.cpp:14 VARIABLE tmp_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_230_U SOURCE top.cpp:14 VARIABLE tmp_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_231_U SOURCE top.cpp:14 VARIABLE tmp_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_232_U SOURCE top.cpp:14 VARIABLE tmp_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_233_U SOURCE top.cpp:14 VARIABLE tmp_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_234_U SOURCE top.cpp:14 VARIABLE tmp_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_235_U SOURCE top.cpp:14 VARIABLE tmp_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_236_U SOURCE top.cpp:14 VARIABLE tmp_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_237_U SOURCE top.cpp:14 VARIABLE tmp_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_238_U SOURCE top.cpp:14 VARIABLE tmp_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_239_U SOURCE top.cpp:14 VARIABLE tmp_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_240_U SOURCE top.cpp:14 VARIABLE tmp_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_241_U SOURCE top.cpp:14 VARIABLE tmp_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_242_U SOURCE top.cpp:14 VARIABLE tmp_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_243_U SOURCE top.cpp:14 VARIABLE tmp_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_244_U SOURCE top.cpp:14 VARIABLE tmp_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_245_U SOURCE top.cpp:14 VARIABLE tmp_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_246_U SOURCE top.cpp:14 VARIABLE tmp_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_247_U SOURCE top.cpp:14 VARIABLE tmp_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_248_U SOURCE top.cpp:14 VARIABLE tmp_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_249_U SOURCE top.cpp:14 VARIABLE tmp_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_250_U SOURCE top.cpp:14 VARIABLE tmp_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_251_U SOURCE top.cpp:14 VARIABLE tmp_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_252_U SOURCE top.cpp:14 VARIABLE tmp_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_253_U SOURCE top.cpp:14 VARIABLE tmp_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_254_U SOURCE top.cpp:14 VARIABLE tmp_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_255_U SOURCE top.cpp:14 VARIABLE tmp_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln29_fu_2262_p2 SOURCE top.cpp:29 VARIABLE icmp_ln29 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_2268_p2 SOURCE top.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_2310_p2 SOURCE top.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln40_fu_2336_p2 SOURCE top.cpp:40 VARIABLE xor_ln40 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln40_fu_2342_p2 SOURCE top.cpp:40 VARIABLE and_ln40 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln40_1_fu_2348_p2 SOURCE top.cpp:40 VARIABLE xor_ln40_1 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln40_fu_2354_p3 SOURCE top.cpp:40 VARIABLE select_ln40 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME denom_1_fu_2362_p3 SOURCE top.cpp:40 VARIABLE denom_1 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_2374_p2 SOURCE top.cpp:51 VARIABLE icmp_ln51 LOOP VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_2380_p2 SOURCE top.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln62_fu_2439_p2 SOURCE top.cpp:62 VARIABLE sub_ln62 LOOP VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln62_1_fu_2459_p2 SOURCE top.cpp:62 VARIABLE sub_ln62_1 LOOP VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_fu_2479_p3 SOURCE top.cpp:62 VARIABLE scale LOOP VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 16 BRAM 322 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.33 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.084 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 39.68 MHz
Command       autosyn done; 18.05 sec.
Command     csynth_design done; 46.38 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:46; Allocated memory: 319.094 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.6 sec.
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/host.cpp -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/host.cpp /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.89 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/top.cpp -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/top.cpp /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.88 sec.
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.31 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 70.33 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 105.69 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:45; Allocated memory: 24.828 MB.
Execute     export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
Execute       config_export -flow=impl -format=ip_catalog 
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute       ::AP::init_summary_file vivado-impl 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.59 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=1
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=21 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_33_4_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_17s_41_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_A_1_46_RAM_AUTO_1R1W
top_kernel_tmp_RAM_AUTO_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2
top_kernel_Pipeline_VITIS_LOOP_33_4
top_kernel_Pipeline_VITIS_LOOP_43_5
top_kernel_Pipeline_VITIS_LOOP_55_7
top_kernel_Pipeline_VITIS_LOOP_65_8
top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_4.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_43_5.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_55_7.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_65_8.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_kernel_ TopModuleNoPrefix top_kernel TopModuleWithPrefix top_kernel' export_design_flow='impl' impl_dir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7fa799d446c8' export_design_flow='impl' export_rpt='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7fa79a11ba18' export_design_flow='syn' export_rpt='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s project_1/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
Command     export_design done; 603.56 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:10:03; Allocated memory: 10.684 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.23 sec.
