Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Jun  3 17:55:56 2024
| Host         : ubuntu-MS-7D30 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -file full_util_synthed.rpt -pb full_util_synthed.pb
| Design       : vitis_design_wrapper
| Device       : xcvc1902-vsva2197-2MP-e-S
| Speed File   : -2MP
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. NOC Interfaces
7. AI Engines
8. ADVANCED
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. Netlist Logic
----------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Registers                  | 8277 |     0 |          0 |   1799680 |  0.46 |
|   Register as Flip Flop    | 8277 |     0 |          0 |   1799680 |  0.46 |
|   Register as Latch        |    0 |     0 |          0 |   1799680 |  0.00 |
| CLB LUTs*                  | 5453 |     0 |          0 |    899840 |  0.61 |
|   LUT as Logic             | 4887 |     0 |          0 |    899840 |  0.54 |
|   LUT as Memory            |  566 |     0 |          0 |    449920 |  0.13 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |  566 |     0 |            |           |       |
|       Variable Length      |   78 |     0 |            |           |       |
|       Fixed Length         |  488 |     0 |            |           |       |
| LOOKAHEAD8                 |   92 |     0 |          0 |    112480 |  0.08 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


2. BLOCKRAM
-----------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| Block RAM Tile           |    1 |     0 |          0 |       967 |  0.10 |
|   RAMB36E5               |    0 |     0 |          0 |       967 |  0.00 |
|   RAMB18E5*              |    2 |     0 |          0 |      1934 |  0.10 |
| Block RAM Imux registers |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| URAM                     |    0 |     0 |          0 |       463 |  0.00 |
| URAM Imux registers      |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


3. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         |    1 |     0 |          0 |      1968 |  0.05 |
|   DSP58            |    0 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          |    1 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------------------------+------+-------+------------+-----------+-------+
|           Site Type          | Used | Fixed | Prohibited | Available | Util% |
+------------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                   |  382 |   382 |          0 |       692 | 55.20 |
|   XPIO IOB                   |  382 |   382 |          0 |       648 | 58.95 |
|     INPUT                    |    6 |       |            |           |       |
|     OUTPUT                   |  112 |       |            |           |       |
|     BIDIR                    |  264 |       |            |           |       |
| IDELAY                       |    0 |     0 |            |           |       |
| ODELAY                       |    0 |     0 |            |           |       |
| Input Registers              |    0 |     0 |            |           |       |
|   IDDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Registers             |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Tristate Registers    |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
+------------------------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs     |   14 |     0 |          0 |       980 |  1.43 |
|   BUFGCE_DIV/MBUFGCE_DIV |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_PS/MBUFG_PS       |    5 |     0 |          0 |        12 | 41.67 |
|   BUFG_GT/MBUFG_GT       |    0 |     0 |          0 |       168 |  0.00 |
|   BUFGCE/MBUFGCE         |    9 |     0 |          0 |       296 |  3.04 |
|   BUFGCTRL/MBUFGCTRL*    |    0 |     0 |          0 |        80 |  0.00 |
|   BUFG_FABRIC            |    0 |     0 |          0 |       384 |  0.00 |
| DPLL                     |    0 |     0 |          0 |        23 |  0.00 |
| XPLL                     |    9 |     0 |          0 |        24 | 37.50 |
| MMCM                     |    1 |     0 |          0 |        12 |  8.33 |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. NOC Interfaces
-----------------

+---------------------------+------+-------+------------+-----------+-------+
|         Site Type         | Used | Fixed | Prohibited | Available | Util% |
+---------------------------+------+-------+------------+-----------+-------+
| PL NOC Master Unit        |    1 |     0 |          0 |        28 |  3.57 |
| PL NOC Slave Unit         |    0 |     0 |          0 |        28 |  0.00 |
| PS NOC Master Unit        |    8 |     0 |          0 |        10 | 80.00 |
| PS NOC Slave Unit         |    0 |     0 |          0 |         6 |  0.00 |
| AI Engine NOC Master Unit |    0 |     0 |          0 |        16 |  0.00 |
| AI Engine NOC Slave Unit  |    1 |     0 |          0 |        16 |  6.25 |
+---------------------------+------+-------+------------+-----------+-------+


7. AI Engines
-------------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| AI Engines |    0 |     0 |          0 |       400 |  0.00 |
| PL Master  |    0 |     0 |          0 |       234 |  0.00 |
| PL Slave   |    0 |     0 |          0 |       312 |  0.00 |
| NOC Master |    0 |     0 |          0 |        16 |  0.00 |
| NOC Slave  |    1 |     0 |          0 |        16 |  6.25 |
+------------+------+-------+------------+-----------+-------+


8. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+--------+
|      Site Type     | Used | Fixed | Prohibited | Available |  Util% |
+--------------------+------+-------+------------+-----------+--------+
| CPM_EXT            |    0 |     0 |          0 |         1 |   0.00 |
| CPM_MAIN           |    0 |     0 |          0 |         1 |   0.00 |
| DDRMC              |    3 |     0 |          0 |         4 |  75.00 |
| DDRMC_RIU          |    3 |     0 |          0 |         4 |  75.00 |
| GTYE5_QUAD         |    0 |     0 |          0 |        11 |   0.00 |
| MRMAC              |    0 |     0 |          0 |         4 |   0.00 |
| NPI_NIR            |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE5        |    0 |     0 |          0 |        22 |   0.00 |
| OBUFDS_GTE5_ADV    |    0 |     0 |          0 |        22 |   0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |       324 |   0.00 |
| PCIE40E5           |    0 |     0 |          0 |         4 |   0.00 |
| PS9                |    1 |     1 |          0 |         1 | 100.00 |
| XPIPE_QUAD         |    0 |     0 |          0 |         4 |   0.00 |
| BLI Registers      |    0 |     0 |          0 |     88264 |   0.00 |
| BLI Imux Registers |    0 |     0 |            |           |        |
|   Pipelining       |    0 |     0 |            |           |        |
+--------------------+------+-------+------------+-----------+--------+


9. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 7621 |            Register |
| LUT3          | 1384 |                 CLB |
| LUT5          | 1050 |                 CLB |
| LUT6          |  956 |                 CLB |
| LUT2          |  890 |                 CLB |
| LUT4          |  832 |                 CLB |
| LUTCY2        |  696 |                 CLB |
| LUTCY1        |  696 |                 CLB |
| LUT1          |  577 |                 CLB |
| FDCE          |  468 |            Register |
| SRLC32E       |  442 |                 CLB |
| IOBUF         |  216 |                 I/O |
| FDSE          |  188 |            Register |
| SRL16E        |  124 |                 CLB |
| OBUF          |   94 |                 I/O |
| LOOKAHEAD8    |   92 |                 CLB |
| XPHY          |   71 |                 I/O |
| XPIO_VREF     |   48 |                 I/O |
| IOBUFDS_COMP  |   16 |                 I/O |
| XPLL          |    9 |               Clock |
| OBUFDS        |    9 |                 I/O |
| BUFGCE        |    9 |               Clock |
| NOC_NMU128    |    8 |            Advanced |
| IOBUFDS       |    8 |                 I/O |
| BUFG_PS       |    5 |               Clock |
| IBUFDS        |    3 |                 I/O |
| DDRMC_RIU     |    3 |            Advanced |
| DDRMC         |    3 |            Advanced |
| RAMB18E5_INT  |    2 |            BLOCKRAM |
| PS9           |    1 |            Advanced |
| NOC_NSU128    |    1 |            Advanced |
| NOC_NMU512    |    1 |            Advanced |
| MMCME5        |    1 |               Clock |
| DSPFP32       |    1 |          Arithmetic |
| AIE_NOC_S_AXI |    1 |            Advanced |
+---------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| vitis_design_psr_78mhz_0           |    1 |
| vitis_design_psr_625mhz_0          |    1 |
| vitis_design_psr_416mhz_0          |    1 |
| vitis_design_psr_312mhz_0          |    1 |
| vitis_design_psr_208mhz_0          |    1 |
| vitis_design_psr_156mhz_0          |    1 |
| vitis_design_psr_104mhz_0          |    1 |
| vitis_design_noc_lpddr4_0          |    1 |
| vitis_design_noc_ddr4_0            |    1 |
| vitis_design_mac_1_0               |    1 |
| vitis_design_icn_ctrl_5_0          |    1 |
| vitis_design_icn_ctrl_4_0          |    1 |
| vitis_design_icn_ctrl_3_0          |    1 |
| vitis_design_icn_ctrl_2_0          |    1 |
| vitis_design_icn_ctrl_1_0          |    1 |
| vitis_design_dummy_slave_3_0       |    1 |
| vitis_design_dummy_slave_2_0       |    1 |
| vitis_design_dummy_slave_1_0       |    1 |
| vitis_design_dummy_slave_0_0       |    1 |
| vitis_design_clk_wizard_0_0        |    1 |
| vitis_design_cips_noc_0            |    1 |
| vitis_design_axi_intc_parent_0     |    1 |
| vitis_design_axi_intc_cascaded_1_0 |    1 |
+------------------------------------+------+


