// Seed: 3547255570
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1'b0;
  wor id_5, id_6, id_7 = 1'b0;
  module_0();
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    input tri1 id_2
    , id_7,
    input supply0 id_3,
    input tri id_4,
    input tri0 id_5
);
  wire id_8;
  assign id_7 = id_7;
  module_0();
  wire id_9;
endmodule
