###############################################################
#  Generated by:      Cadence Encounter 14.25-s034_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Nov  6 21:24:35 2015
#  Design:            FreqDiv
#  Command:           defOut -floorplan -netlist -routing FreqDiv.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN FreqDiv ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 25.200 ;
    DESIGN FE_CORE_BOX_UR_X REAL 88.840 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 25.200 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 80.640 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 113840 105640 ) ;

ROW CORE_ROW_0 ams018hvSite 25200 25200 FS DO 113 BY 1 STEP 560 0
 ;
ROW CORE_ROW_1 ams018hvSite 25200 30240 N DO 113 BY 1 STEP 560 0
 ;
ROW CORE_ROW_2 ams018hvSite 25200 35280 FS DO 113 BY 1 STEP 560 0
 ;
ROW CORE_ROW_3 ams018hvSite 25200 40320 N DO 113 BY 1 STEP 560 0
 ;
ROW CORE_ROW_4 ams018hvSite 25200 45360 FS DO 113 BY 1 STEP 560 0
 ;
ROW CORE_ROW_5 ams018hvSite 25200 50400 N DO 113 BY 1 STEP 560 0
 ;
ROW CORE_ROW_6 ams018hvSite 25200 55440 FS DO 113 BY 1 STEP 560 0
 ;
ROW CORE_ROW_7 ams018hvSite 25200 60480 N DO 113 BY 1 STEP 560 0
 ;
ROW CORE_ROW_8 ams018hvSite 25200 65520 FS DO 113 BY 1 STEP 560 0
 ;
ROW CORE_ROW_9 ams018hvSite 25200 70560 N DO 113 BY 1 STEP 560 0
 ;
ROW CORE_ROW_10 ams018hvSite 25200 75600 FS DO 113 BY 1 STEP 560 0
 ;

TRACKS Y 420 DO 188 STEP 560 LAYER AM ;
TRACKS X 10500 DO 11 STEP 9800 LAYER AM ;
TRACKS X 280 DO 203 STEP 560 LAYER MT ;
TRACKS Y 280 DO 189 STEP 560 LAYER MT ;
TRACKS Y 280 DO 189 STEP 560 LAYER M4 ;
TRACKS X 280 DO 203 STEP 560 LAYER M4 ;
TRACKS X 280 DO 203 STEP 560 LAYER M3 ;
TRACKS Y 280 DO 189 STEP 560 LAYER M3 ;
TRACKS Y 280 DO 189 STEP 560 LAYER M2 ;
TRACKS X 280 DO 203 STEP 560 LAYER M2 ;
TRACKS X 280 DO 203 STEP 560 LAYER M1 ;
TRACKS Y 280 DO 189 STEP 560 LAYER M1 ;

GCELLGRID X 112280 DO 2 STEP 1560 ;
GCELLGRID X 280 DO 21 STEP 5600 ;
GCELLGRID X 0 DO 2 STEP 280 ;
GCELLGRID Y 101080 DO 2 STEP 4560 ;
GCELLGRID Y 280 DO 19 STEP 5600 ;
GCELLGRID Y 0 DO 2 STEP 280 ;

VIAS 3 ;
- M1_M2_1
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 120 120 120 120
 + ROWCOL 9 9
 ;
- M1_M2_2
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 240 120 240 120
 + ROWCOL 9 5
 ;
- M1_M2_3
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 240 60 240 60
 + ROWCOL 2 5
 ;
END VIAS

COMPONENTS 138 ;
- g446 OA22X3_HV + PLACED ( 49280 55440 ) S
 ;
- g445 OA22X3_HV + PLACED ( 67760 60480 ) N
 ;
- g292 HAX3_HV + PLACED ( 43120 55440 ) S
 ;
- g290 HAX3_HV + PLACED ( 26320 60480 ) FN
 ;
- g288 HAX3_HV + PLACED ( 26880 45360 ) FS
 ;
- g286 HAX3_HV + PLACED ( 26320 40320 ) N
 ;
- g284 HAX3_HV + PLACED ( 44240 45360 ) FS
 ;
- g282 HAX3_HV + PLACED ( 28560 35280 ) S
 ;
- g280 HAX3_HV + PLACED ( 78960 35280 ) FS
 ;
- g278 HAX3_HV + PLACED ( 78960 30240 ) N
 ;
- g276 HAX3_HV + PLACED ( 80640 40320 ) N
 ;
- g274 HAX3_HV + PLACED ( 81200 45360 ) S
 ;
- g272 HAX3_HV + PLACED ( 81760 55440 ) FS
 ;
- g270 HAX3_HV + PLACED ( 80640 60480 ) FN
 ;
- g268 HAX3_HV + PLACED ( 62160 55440 ) S
 ;
- g454 IMUX2XL_HV + PLACED ( 54880 50400 ) FN
 ;
- g453 IMUX2XL_HV + PLACED ( 28560 50400 ) FN
 ;
- g452 IMUX2XL_HV + PLACED ( 54880 65520 ) FS
 ;
- g451 IMUX2XL_HV + PLACED ( 42000 40320 ) FN
 ;
- g450 IMUX2XL_HV + PLACED ( 83440 50400 ) FN
 ;
- g449 IMUX2XL_HV + PLACED ( 67760 30240 ) N
 ;
- g448 IMUX2XL_HV + PLACED ( 83440 65520 ) S
 ;
- g442 MUX2X6_HV + PLACED ( 53200 45360 ) S
 ;
- g266 XOR2X1_HV + PLACED ( 78960 65520 ) FS
 ;
- g461 INVXL_HV + PLACED ( 42000 55440 ) S
 ;
- g460 INVXL_HV + PLACED ( 71120 55440 ) FS
 ;
- g457 INVXL_HV + PLACED ( 50400 45360 ) S
 ;
- divider_reg\[0\] DFCX1_HV + PLACED ( 43680 70560 ) FN
 ;
- divider_reg\[1\] DFCX1_HV + PLACED ( 42000 60480 ) N
 ;
- divider_reg\[2\] DFCX1_HV + PLACED ( 42000 65520 ) FS
 ;
- divider_reg\[3\] DFCX1_HV + PLACED ( 42000 50400 ) N
 ;
- divider_reg\[5\] DFCX1_HV + PLACED ( 46480 40320 ) FN
 ;
- divider_reg\[6\] DFCX1_HV + PLACED ( 42000 30240 ) FN
 ;
- divider_reg\[7\] DFCX1_HV + PLACED ( 54880 30240 ) FN
 ;
- divider_reg\[8\] DFCX1_HV + PLACED ( 57680 35280 ) S
 ;
- divider_reg\[9\] DFCX1_HV + PLACED ( 59360 45360 ) S
 ;
- divider_reg\[10\] DFCX1_HV + PLACED ( 59360 40320 ) FN
 ;
- divider_reg\[11\] DFCX1_HV + PLACED ( 59360 50400 ) FN
 ;
- divider_reg\[12\] DFCX1_HV + PLACED ( 59360 65520 ) S
 ;
- divider_reg\[13\] DFCX1_HV + PLACED ( 56560 70560 ) N
 ;
- divider_reg\[14\] DFCX1_HV + PLACED ( 54880 60480 ) FN
 ;
- g447 OAI221X3_HV + PLACED ( 53760 55440 ) FS
 ;
- g444 OAI221X3_HV + PLACED ( 78960 50400 ) N
 ;
- divider_reg\[4\] DFCX6_HV + PLACED ( 42000 35280 ) S
 ;
- g443 OAI211X3_HV + PLACED ( 58240 55440 ) S
 ;
- g455 OR2X2_HV + PLACED ( 68320 55440 ) S
 ;
- g459 NAND2XL_HV + PLACED ( 42560 45360 ) S
 ;
- g456 NAND2XL_HV + PLACED ( 51520 45360 ) S
 ;
- g458 NOR2XL_HV + PLACED ( 78960 45360 ) S
 ;
- FILLERCAP_impl0_1 FILLCAPX32_HV + SOURCE DIST + PLACED ( 25760 25200 ) FS
 ;
- FILLERCAP_impl0_9 FILLCAPX4_HV + SOURCE DIST + PLACED ( 76720 30240 ) N
 ;
- FILLERCAP_impl0_10 FILLCAPX4_HV + SOURCE DIST + PLACED ( 85120 30240 ) N
 ;
- FILLERCAP_impl0_11 FILLCAPX4_HV + SOURCE DIST + PLACED ( 25760 35280 ) FS
 ;
- FILLERCAP_impl0_12 FILLCAPX8_HV + SOURCE DIST + PLACED ( 34720 35280 ) FS
 ;
- FILLERCAP_impl0_13 FILLCAPX4_HV + SOURCE DIST + PLACED ( 39200 35280 ) FS
 ;
- FILLERCAP_impl0_15 FILLCAPX4_HV + SOURCE DIST + PLACED ( 75040 35280 ) FS
 ;
- FILLERCAP_impl0_16 FILLCAPX4_HV + SOURCE DIST + PLACED ( 85120 35280 ) FS
 ;
- FILLERCAP_impl0_23 FILLCAPX4_HV + SOURCE DIST + PLACED ( 25760 50400 ) N
 ;
- FILLERCAP_impl0_27 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 55440 ) FS
 ;
- FILLERCAP_impl0_28 FILLCAPX8_HV + SOURCE DIST + PLACED ( 34720 55440 ) FS
 ;
- FILLERCAP_impl0_29 FILLCAPX4_HV + SOURCE DIST + PLACED ( 39200 55440 ) FS
 ;
- FILLERCAP_impl0_31 FILLCAPX16_HV + SOURCE DIST + PLACED ( 32480 60480 ) N
 ;
- FILLERCAP_impl0_34 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 65520 ) FS
 ;
- FILLERCAP_impl0_35 FILLCAPX8_HV + SOURCE DIST + PLACED ( 34720 65520 ) FS
 ;
- FILLERCAP_impl0_36 FILLCAPX4_HV + SOURCE DIST + PLACED ( 39200 65520 ) FS
 ;
- FILLERCAP_impl0_39 FILLCAPX32_HV + SOURCE DIST + PLACED ( 25760 70560 ) N
 ;
- FILLERCAP_impl0_40 FILLCAPX32_HV + SOURCE DIST + PLACED ( 69440 70560 ) N
 ;
- FILLERCAP_impl0_41 FILLCAPX32_HV + SOURCE DIST + PLACED ( 25760 75600 ) FS
 ;
- FILLERCAP_impl0_42 FILLCAPX32_HV + SOURCE DIST + PLACED ( 43680 75600 ) FS
 ;
- FILLERCAP_impl0_43 FILLCAPX32_HV + SOURCE DIST + PLACED ( 61600 75600 ) FS
 ;
- FILLERCAP_impl0_44 FILLCAPX16_HV + SOURCE DIST + PLACED ( 79520 75600 ) FS
 ;
- FILLERCAP_L0N1_4 FILLCAPX4_HV + SOURCE DIST + PLACED ( 72800 35280 ) FS
 ;
- FILLERCAP_L0N1_6 FILLCAPX4_HV + SOURCE DIST + PLACED ( 74480 30240 ) N
 ;
- FILLERCAP_L0N1_7 FILLCAPX8_HV + SOURCE DIST + PLACED ( 25760 30240 ) N
 ;
- FILLERCAP_L0N1_11 FILLCAPX8_HV + SOURCE DIST + PLACED ( 36960 40320 ) N
 ;
- FILLERCAP_L0N1_14 FILLCAPX8_HV + SOURCE DIST + PLACED ( 37520 45360 ) FS
 ;
- FILLERCAP_L0N1_16 FILLCAPX8_HV + SOURCE DIST + PLACED ( 72240 55440 ) FS
 ;
- FILLERCAP_L0N1_20 FILLCAPX8_HV + SOURCE DIST + PLACED ( 84000 25200 ) FS
 ;
- FILLERCAP_L0N1_22 FILLCAPX16_HV + SOURCE DIST + PLACED ( 43680 25200 ) FS
 ;
- FILLERCAP_L0N2_1 FILLCAPX4_HV + SOURCE DIST + PLACED ( 30240 30240 ) N
 ;
- FILLERCAP_L0N2_4 FILLCAPX4_HV + SOURCE DIST + PLACED ( 34720 40320 ) N
 ;
- FILLERCAP_L0N2_6 FILLCAPX4_HV + SOURCE DIST + PLACED ( 35280 45360 ) FS
 ;
- FILLERCAP_L0N2_7 FILLCAPX4_HV + SOURCE DIST + PLACED ( 76720 55440 ) FS
 ;
- FILLERCAP_L0N2_10 FILLCAPX4_HV + SOURCE DIST + PLACED ( 81760 25200 ) FS
 ;
- FILLERCAP_L0N2_11 FILLCAPX8_HV + SOURCE DIST + PLACED ( 52640 25200 ) FS
 ;
- FILLER_impl0_1 FILLCELLX32_HV + SOURCE DIST + PLACED ( 57120 25200 ) FS
 ;
- FILLER_impl0_2 FILLCELLX8_HV + SOURCE DIST + PLACED ( 75040 25200 ) FS
 ;
- FILLER_impl0_3 FILLCELLX4_HV + SOURCE DIST + PLACED ( 79520 25200 ) FS
 ;
- FILLER_impl0_4 FILLCELLX16_HV + SOURCE DIST + PLACED ( 32480 30240 ) N
 ;
- FILLER_impl0_5 FILLCELLX1_HV + SOURCE DIST + PLACED ( 41440 30240 ) N
 ;
- FILLER_impl0_6 FILLCELLX4_HV + SOURCE DIST + PLACED ( 72240 30240 ) N
 ;
- FILLER_impl0_7 FILLCELLX2_HV + SOURCE DIST + PLACED ( 87360 30240 ) N
 ;
- FILLER_impl0_8 FILLCELLX1_HV + SOURCE DIST + PLACED ( 28000 35280 ) FS
 ;
- FILLER_impl0_9 FILLCELLX1_HV + SOURCE DIST + PLACED ( 41440 35280 ) FS
 ;
- FILLER_impl0_10 FILLCELLX1_HV + SOURCE DIST + PLACED ( 57120 35280 ) FS
 ;
- FILLER_impl0_11 FILLCELLX4_HV + SOURCE DIST + PLACED ( 70560 35280 ) FS
 ;
- FILLER_impl0_12 FILLCELLX2_HV + SOURCE DIST + PLACED ( 77280 35280 ) FS
 ;
- FILLER_impl0_13 FILLCELLX1_HV + SOURCE DIST + PLACED ( 78400 35280 ) FS
 ;
- FILLER_impl0_14 FILLCELLX2_HV + SOURCE DIST + PLACED ( 87360 35280 ) FS
 ;
- FILLER_impl0_15 FILLCELLX1_HV + SOURCE DIST + PLACED ( 25760 40320 ) N
 ;
- FILLER_impl0_16 FILLCELLX4_HV + SOURCE DIST + PLACED ( 32480 40320 ) N
 ;
- FILLER_impl0_17 FILLCELLX1_HV + SOURCE DIST + PLACED ( 41440 40320 ) N
 ;
- FILLER_impl0_18 FILLCELLX8_HV + SOURCE DIST + PLACED ( 72240 40320 ) N
 ;
- FILLER_impl0_19 FILLCELLX4_HV + SOURCE DIST + PLACED ( 76720 40320 ) N
 ;
- FILLER_impl0_20 FILLCELLX2_HV + SOURCE DIST + PLACED ( 78960 40320 ) N
 ;
- FILLER_impl0_21 FILLCELLX1_HV + SOURCE DIST + PLACED ( 80080 40320 ) N
 ;
- FILLER_impl0_22 FILLCELLX2_HV + SOURCE DIST + PLACED ( 86800 40320 ) N
 ;
- FILLER_impl0_23 FILLCELLX1_HV + SOURCE DIST + PLACED ( 87920 40320 ) N
 ;
- FILLER_impl0_24 FILLCELLX2_HV + SOURCE DIST + PLACED ( 25760 45360 ) FS
 ;
- FILLER_impl0_25 FILLCELLX4_HV + SOURCE DIST + PLACED ( 33040 45360 ) FS
 ;
- FILLER_impl0_26 FILLCELLX1_HV + SOURCE DIST + PLACED ( 42000 45360 ) FS
 ;
- FILLER_impl0_27 FILLCELLX8_HV + SOURCE DIST + PLACED ( 72240 45360 ) FS
 ;
- FILLER_impl0_28 FILLCELLX4_HV + SOURCE DIST + PLACED ( 76720 45360 ) FS
 ;
- FILLER_impl0_29 FILLCELLX1_HV + SOURCE DIST + PLACED ( 80640 45360 ) FS
 ;
- FILLER_impl0_30 FILLCELLX2_HV + SOURCE DIST + PLACED ( 87360 45360 ) FS
 ;
- FILLER_impl0_31 FILLCELLX1_HV + SOURCE DIST + PLACED ( 28000 50400 ) N
 ;
- FILLER_impl0_32 FILLCELLX16_HV + SOURCE DIST + PLACED ( 33040 50400 ) N
 ;
- FILLER_impl0_33 FILLCELLX8_HV + SOURCE DIST + PLACED ( 72240 50400 ) N
 ;
- FILLER_impl0_34 FILLCELLX4_HV + SOURCE DIST + PLACED ( 76720 50400 ) N
 ;
- FILLER_impl0_35 FILLCELLX1_HV + SOURCE DIST + PLACED ( 87920 50400 ) N
 ;
- FILLER_impl0_36 FILLCELLX1_HV + SOURCE DIST + PLACED ( 41440 55440 ) FS
 ;
- FILLER_impl0_37 FILLCELLX1_HV + SOURCE DIST + PLACED ( 61600 55440 ) FS
 ;
- FILLER_impl0_38 FILLCELLX4_HV + SOURCE DIST + PLACED ( 78960 55440 ) FS
 ;
- FILLER_impl0_39 FILLCELLX1_HV + SOURCE DIST + PLACED ( 81200 55440 ) FS
 ;
- FILLER_impl0_40 FILLCELLX1_HV + SOURCE DIST + PLACED ( 87920 55440 ) FS
 ;
- FILLER_impl0_41 FILLCELLX1_HV + SOURCE DIST + PLACED ( 25760 60480 ) N
 ;
- FILLER_impl0_42 FILLCELLX1_HV + SOURCE DIST + PLACED ( 41440 60480 ) N
 ;
- FILLER_impl0_43 FILLCELLX8_HV + SOURCE DIST + PLACED ( 72240 60480 ) N
 ;
- FILLER_impl0_44 FILLCELLX4_HV + SOURCE DIST + PLACED ( 76720 60480 ) N
 ;
- FILLER_impl0_45 FILLCELLX2_HV + SOURCE DIST + PLACED ( 78960 60480 ) N
 ;
- FILLER_impl0_46 FILLCELLX1_HV + SOURCE DIST + PLACED ( 80080 60480 ) N
 ;
- FILLER_impl0_47 FILLCELLX2_HV + SOURCE DIST + PLACED ( 86800 60480 ) N
 ;
- FILLER_impl0_48 FILLCELLX1_HV + SOURCE DIST + PLACED ( 87920 60480 ) N
 ;
- FILLER_impl0_49 FILLCELLX1_HV + SOURCE DIST + PLACED ( 41440 65520 ) FS
 ;
- FILLER_impl0_50 FILLCELLX8_HV + SOURCE DIST + PLACED ( 72240 65520 ) FS
 ;
- FILLER_impl0_51 FILLCELLX4_HV + SOURCE DIST + PLACED ( 76720 65520 ) FS
 ;
- FILLER_impl0_52 FILLCELLX1_HV + SOURCE DIST + PLACED ( 87920 65520 ) FS
 ;
- FILLER_impl0_53 FILLCELLX2_HV + SOURCE DIST + PLACED ( 87360 70560 ) N
 ;
END COMPONENTS

PINS 8 ;
- Fin + NET Fin + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 0 49560 ) E ;
- Fsel[3] + NET Fsel[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 113840 52360 ) W ;
- Fsel[2] + NET Fsel[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 113840 53480 ) W ;
- Fsel[1] + NET Fsel[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 113840 54600 ) W ;
- Fsel[0] + NET Fsel[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 113840 55720 ) W ;
- Resetn + NET Resetn + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 113840 51240 ) W ;
- Fout + NET Fout + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 57400 0 ) N ;
- F_PFD + NET F_PFD + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 0 54600 ) E ;
END PINS

BLOCKAGES 4 ;
   - LAYER M1 RECT ( 89040 14200 ) ( 99040 91640 ) ;
   - LAYER M1 RECT ( 25000 14200 ) ( 89040 24200 ) ;
   - LAYER M1 RECT ( 25000 81640 ) ( 89040 91640 ) ;
   - LAYER M1 RECT ( 15000 14200 ) ( 25000 91640 ) ;
END BLOCKAGES

SPECIALNETS 3 ;
- vdd!  ( * vdd! )
  + ROUTED M2 3000 + SHAPE STRIPE ( 40100 2600 ) ( * 103240 )
    NEW M2 5000 + SHAPE RING ( 5300 2600 ) ( * 103240 )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 25200 ) ( 88480 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 35280 ) ( 88480 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 45360 ) ( 88480 * )
    NEW M1 5000 + SHAPE RING ( 2800 5100 ) ( 110880 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 55440 ) ( 88480 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 65520 ) ( 88480 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 75600 ) ( 88480 * )
    NEW M1 5000 + SHAPE RING ( 2800 100740 ) ( 110880 * )
    NEW M2 3000 + SHAPE STRIPE ( 77340 2600 ) ( * 103240 )
    NEW M2 5000 + SHAPE RING ( 108380 2600 ) ( * 103240 )
    NEW M2 0 + SHAPE RING ( 5300 5100 ) M1_M2_1
    NEW M2 0 + SHAPE STRIPE ( 40100 5100 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 40100 45360 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 40100 35280 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 40100 25200 ) M1_M2_3
    NEW M2 0 + SHAPE RING ( 5300 100740 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 40100 75600 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 40100 65520 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 40100 55440 ) M1_M2_3
    NEW M2 0 + SHAPE STRIPE ( 40100 100740 ) M1_M2_2
    NEW M2 0 + SHAPE STRIPE ( 77340 5100 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 77340 45360 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 77340 35280 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 77340 25200 ) M1_M2_3
    NEW M2 0 + SHAPE RING ( 108380 5100 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 77340 75600 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 77340 65520 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 77340 55440 ) M1_M2_3
    NEW M2 0 + SHAPE STRIPE ( 77340 100740 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 108380 100740 ) M1_M2_1
  + USE POWER
 ;
- gnd!  ( * gnd! )
  + ROUTED M2 3000 + SHAPE STRIPE ( 36700 8200 ) ( * 97640 )
    NEW M2 5000 + SHAPE RING ( 10700 8200 ) ( * 97640 )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 30240 ) ( 88480 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 40320 ) ( 88480 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 50400 ) ( 88480 * )
    NEW M1 5000 + SHAPE RING ( 8200 10700 ) ( 105480 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 60480 ) ( 88480 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 70560 ) ( 88480 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 80640 ) ( 88480 * )
    NEW M1 5000 + SHAPE RING ( 8200 95140 ) ( 105480 * )
    NEW M2 3000 + SHAPE STRIPE ( 73940 8200 ) ( * 97640 )
    NEW M2 5000 + SHAPE RING ( 102980 8200 ) ( * 97640 )
    NEW M2 0 + SHAPE RING ( 10700 10700 ) M1_M2_1
    NEW M2 0 + SHAPE STRIPE ( 36700 10700 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 36700 50400 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 36700 40320 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 36700 30240 ) M1_M2_3
    NEW M2 0 + SHAPE RING ( 10700 95140 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 36700 80640 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 36700 70560 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 36700 60480 ) M1_M2_3
    NEW M2 0 + SHAPE STRIPE ( 36700 95140 ) M1_M2_2
    NEW M2 0 + SHAPE STRIPE ( 73940 10700 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 73940 50400 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 73940 40320 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 73940 30240 ) M1_M2_3
    NEW M2 0 + SHAPE RING ( 102980 10700 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 73940 80640 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 73940 70560 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 73940 60480 ) M1_M2_3
    NEW M2 0 + SHAPE STRIPE ( 73940 95140 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 102980 95140 ) M1_M2_1
  + USE GROUND
 ;
- subc!
  + USE GROUND
 ;
END SPECIALNETS

NETS 83 ;
- Fin
  ( PIN Fin ) ( divider_reg\[4\] CP ) ( g447 A1 ) ( divider_reg\[14\] CP )
  ( divider_reg\[13\] CP ) ( divider_reg\[12\] CP ) ( divider_reg\[11\] CP )
  ( divider_reg\[10\] CP ) ( divider_reg\[9\] CP ) ( divider_reg\[8\] CP )
  ( divider_reg\[7\] CP ) ( divider_reg\[6\] CP ) ( divider_reg\[5\] CP )
  ( divider_reg\[3\] CP ) ( divider_reg\[2\] CP ) ( divider_reg\[1\] CP )
  ( divider_reg\[0\] CP )
  + ROUTED M3 ( 54040 33320 0 ) ( 57400 * 0 ) M2_M3_PR
    NEW M2 ( 54040 32760 ) ( * 33320 0 ) M2_M3_PR
    NEW M2 ( 54040 32760 ) ( 54600 * 0 ) M1_M2_PR
    NEW M1 ( 56840 37240 0 ) ( 57400 * 0 ) M1_M2_PR
    NEW M2 ( 56840 57960 ) ( 57400 * 0 ) M1_M2_PR
    NEW M1 ( 33320 52920 0 ) ( 42280 * 0 ) M1_M2_PR
    NEW M2 ( 31640 52920 ) ( 33320 * 0 ) M1_M2_PR
    NEW M2 ( 31640 49560 0 ) ( * 52920 )
    NEW M3 ( 840 49560 0 ) ( 31640 * 0 ) M2_M3_PR
    NEW M2 ( 42280 52920 0 ) ( * 54040 0 ) M2_M3_PR
    NEW M2 ( 42280 54040 0 ) ( * 55720 )
    NEW M2 ( 42280 55720 ) ( 42840 * )
    NEW M2 ( 42840 55720 ) ( * 58520 )
    NEW M2 ( 42280 58520 ) ( 42840 * )
    NEW M2 ( 42280 58520 ) ( * 63000 0 ) M1_M2_PR
    NEW M2 ( 42280 63000 0 ) ( * 68040 0 ) M1_M2_PR
    NEW M3 ( 70840 41720 0 ) ( 79800 * 0 ) M2_M3_PR
    NEW M2 ( 79800 41720 0 ) ( * 42840 0 ) M1_M2_PR
    NEW M1 ( 71960 42840 0 ) ( 79800 * 0 )
    NEW M2 ( 59080 41720 0 ) ( * 42840 0 ) M1_M2_PR
    NEW M2 ( 67480 32760 0 ) ( * 33320 )
    NEW M2 ( 66920 33320 0 ) ( 67480 * )
    NEW M2 ( 57400 33320 0 ) ( * 37240 0 )
    NEW M3 ( 57400 33320 0 ) ( 66920 * 0 ) M2_M3_PR
    NEW M2 ( 57400 37240 0 ) ( * 37800 )
    NEW M2 ( 57400 37800 ) ( 59080 * )
    NEW M2 ( 59080 37800 ) ( * 41720 0 ) M2_M3_PR
    NEW M3 ( 59080 41720 0 ) ( 70840 * 0 ) M2_M3_PR
    NEW M3 ( 70280 45080 ) ( 70840 * 0 ) M2_M3_PR
    NEW M3 ( 70280 45080 ) ( * 45640 0 ) M3_M4_PR
    NEW M4 ( 70280 45640 0 ) ( * 47320 0 ) M3_M4_PR
    NEW M3 ( 70280 47320 0 ) ( 71530 * 0 ) M2_M3_PR
    NEW M2 ( 71530 47320 0 ) ( * 47900 0 ) M1_M2_PR
    NEW M2 ( 71530 47900 0 ) ( * 52920 ) M1_M2_PR
    NEW M1 ( 70280 37800 0 ) ( 70840 * 0 ) M1_M2_PR
    NEW M2 ( 70840 37800 0 ) ( * 41720 0 )
    NEW M2 ( 70840 41720 0 ) ( * 45080 0 )
    NEW M2 ( 79800 65240 0 ) ( * 66920 0 ) M1_M2_PR
    NEW M1 ( 78680 66920 ) ( 79800 * 0 )
    NEW M1 ( 78680 66920 ) ( * 68040 )
    NEW M1 ( 71960 68040 0 ) ( 78680 * )
    NEW M1 ( 56280 73080 0 ) ( 56840 * 0 )
    NEW M2 ( 56280 65240 0 ) ( * 73080 0 ) M1_M2_PR
    NEW M2 ( 56280 63000 ) ( * 65240 0 ) M2_M3_PR
    NEW M2 ( 56280 63000 ) ( 56840 * )
    NEW M2 ( 56840 52920 0 ) ( * 57960 0 )
    NEW M2 ( 56840 57960 ) ( * 63000 )
    NEW M2 ( 67480 63000 0 ) ( * 65240 0 ) M2_M3_PR
    NEW M3 ( 67480 65240 0 ) ( 79800 * 0 ) M2_M3_PR
    NEW M3 ( 56280 65240 0 ) ( 67480 * 0 )
    NEW M3 ( 50120 52920 0 ) ( 56840 * 0 ) M2_M3_PR
    NEW M4 ( 50120 52920 0 ) ( * 54040 0 ) M3_M4_PR
    NEW M3 ( 42280 54040 0 ) ( 50120 * 0 )
    NEW M2 ( 70840 52920 0 ) ( 71530 * 0 )
    NEW M3 ( 56840 52920 0 ) ( 70840 * 0 ) M2_M3_PR
    NEW M2 ( 67480 32760 ) M1_M2_PR
    NEW M2 ( 67480 63000 ) M1_M2_PR
    NEW M4 ( 50120 52920 ) M3_M4_PR
 ;
- Fsel[3]
  ( PIN Fsel[3] ) ( g442 S )
  + ROUTED M3 ( 112280 52360 0 ) ( 113400 * 0 )
    NEW M4 ( 112280 49560 0 ) ( * 52360 0 ) M3_M4_PR
    NEW M3 ( 58520 49560 0 ) ( 112280 * 0 ) M3_M4_PR
    NEW M2 ( 58520 47880 0 ) ( * 49560 0 ) M2_M3_PR
    NEW M2 ( 58520 47880 ) M1_M2_PR
 ;
- Fsel[2]
  ( PIN Fsel[2] ) ( g458 B ) ( g460 A ) ( g450 S ) ( g451 S ) ( g452 S )
  ( g454 S )
  + ROUTED M4 ( 58520 44520 0 ) ( * 52360 0 ) M3_M4_PR
    NEW M3 ( 46200 44520 0 ) ( 58520 * 0 ) M3_M4_PR
    NEW M2 ( 46200 43400 0 ) ( * 44520 0 ) M2_M3_PR
    NEW M4 ( 58520 60200 0 ) ( * 65800 0 ) M3_M4_PR
    NEW M3 ( 55160 65800 0 ) ( 58520 * 0 )
    NEW M2 ( 55160 65800 0 ) ( * 67480 0 ) M1_M2_PR
    NEW M2 ( 80360 49140 0 ) ( * 52360 0 ) M2_M3_PR
    NEW M3 ( 87640 52360 0 ) ( 101640 * 0 ) M3_M4_PR
    NEW M4 ( 101640 52360 0 ) ( * 53480 0 ) M3_M4_PR
    NEW M3 ( 101640 53480 0 ) ( 113400 * 0 )
    NEW M2 ( 87640 52360 0 ) ( * 53480 0 ) M1_M2_PR
    NEW M3 ( 59080 52360 0 ) ( 80360 * 0 )
    NEW M3 ( 80360 52360 0 ) ( 87640 * 0 ) M2_M3_PR
    NEW M3 ( 58520 60200 0 ) ( 71400 * 0 ) M2_M3_PR
    NEW M2 ( 71400 59080 0 ) ( * 60200 0 )
    NEW M2 ( 59080 52360 0 ) ( * 53480 0 ) M1_M2_PR
    NEW M3 ( 58520 52360 0 ) ( 59080 * 0 ) M2_M3_PR
    NEW M4 ( 58520 52360 0 ) ( * 60200 0 ) M3_M4_PR
    NEW M2 ( 46200 43400 ) M1_M2_PR
    NEW M3 ( 55160 65800 ) M2_M3_PR
    NEW M2 ( 80360 49140 ) M1_M2_PR
    NEW M2 ( 71400 59080 ) M1_M2_PR
 ;
- Fsel[1]
  ( PIN Fsel[1] ) ( g458 A ) ( g456 B ) ( g459 B ) ( g455 B )
  + ROUTED M3 ( 44520 49000 0 ) ( 54600 * 0 ) M2_M3_PR
    NEW M2 ( 43960 49000 ) ( 44520 * 0 ) M2_M3_PR
    NEW M2 ( 43960 48440 0 ) ( * 49000 )
    NEW M2 ( 54600 48440 ) ( * 49000 0 )
    NEW M2 ( 54040 48440 0 ) ( 54600 * )
    NEW M1 ( 52920 48440 0 ) ( 54040 * 0 ) M1_M2_PR
    NEW M3 ( 54600 49000 0 ) ( 69160 * 0 ) M2_M3_PR
    NEW M4 ( 111720 49000 0 ) ( * 54600 0 ) M3_M4_PR
    NEW M3 ( 111720 54600 0 ) ( 113400 * 0 )
    NEW M2 ( 70840 46200 ) ( * 49000 0 ) M2_M3_PR
    NEW M2 ( 70840 46200 ) ( 71630 * 0 ) M1_M2_PR
    NEW M1 ( 71630 46200 0 ) ( 72520 * )
    NEW M1 ( 72520 46200 ) ( * 48440 )
    NEW M1 ( 72520 48440 ) ( 79100 * 0 )
    NEW M3 ( 69160 49000 0 ) ( 70840 * 0 )
    NEW M3 ( 70840 49000 0 ) ( 111720 * 0 ) M3_M4_PR
    NEW M2 ( 69160 49000 0 ) ( * 57960 0 ) M1_M2_PR
    NEW M1 ( 69160 57960 0 ) ( 69720 * 0 )
    NEW M2 ( 43960 48440 ) M1_M2_PR
 ;
- Fsel[0]
  ( PIN Fsel[0] ) ( g459 A ) ( g447 A2 ) ( g461 A ) ( g448 S ) ( g449 S )
  + ROUTED M3 ( 42840 46760 0 ) ( 64120 * 0 ) M3_M4_PR
    NEW M2 ( 42840 46760 0 ) ( * 47880 0 ) M1_M2_PR
    NEW M2 ( 42840 59080 0 ) ( * 60200 0 ) M2_M3_PR
    NEW M3 ( 42840 60200 0 ) ( 56280 * 0 ) M2_M3_PR
    NEW M4 ( 64120 55720 0 ) ( * 56280 0 ) M3_M4_PR
    NEW M3 ( 56280 56280 0 ) ( 64120 * 0 )
    NEW M2 ( 56280 56280 0 ) ( * 57960 0 ) M1_M2_PR
    NEW M2 ( 56280 57960 0 ) ( * 60200 0 )
    NEW M3 ( 64120 46760 0 ) ( 68600 * 0 ) M2_M3_PR
    NEW M2 ( 68600 36120 ) ( * 46760 0 )
    NEW M2 ( 68040 36120 ) ( 68600 * )
    NEW M2 ( 68040 33320 0 ) ( * 36120 )
    NEW M2 ( 88200 55720 0 ) ( * 67480 0 ) M1_M2_PR
    NEW M1 ( 87640 67480 0 ) ( 88200 * 0 )
    NEW M3 ( 64120 55720 0 ) ( 88200 * 0 ) M2_M3_PR
    NEW M3 ( 88200 55720 0 ) ( 113400 * 0 )
    NEW M4 ( 64120 46760 0 ) ( * 55720 0 ) M3_M4_PR
    NEW M3 ( 42840 46760 ) M2_M3_PR
    NEW M2 ( 42840 59080 ) M1_M2_PR
    NEW M3 ( 56280 56280 ) M2_M3_PR
    NEW M2 ( 68040 33320 ) M1_M2_PR
 ;
- Resetn
  ( PIN Resetn ) ( divider_reg\[4\] RN ) ( divider_reg\[14\] RN )
  ( divider_reg\[13\] RN ) ( divider_reg\[12\] RN ) ( divider_reg\[11\] RN )
  ( divider_reg\[10\] RN ) ( divider_reg\[9\] RN ) ( divider_reg\[8\] RN )
  ( divider_reg\[7\] RN ) ( divider_reg\[6\] RN ) ( divider_reg\[5\] RN )
  ( divider_reg\[3\] RN ) ( divider_reg\[2\] RN ) ( divider_reg\[1\] RN )
  ( divider_reg\[0\] RN )
  + ROUTED M2 ( 46760 39480 0 ) ( 49560 * 0 )
    NEW M2 ( 49560 36680 0 ) ( * 39480 )
    NEW M2 ( 49560 39480 ) ( * 42280 0 ) M1_M2_PR
    NEW M3 ( 45080 36680 0 ) ( 49560 * 0 ) M2_M3_PR
    NEW M2 ( 45080 32200 0 ) ( * 36680 0 ) M2_M3_PR
    NEW M3 ( 46760 67480 0 ) ( 51800 * 0 ) M2_M3_PR
    NEW M2 ( 46760 67480 0 ) ( * 72520 0 ) M1_M2_PR
    NEW M2 ( 51800 52360 0 ) ( * 54600 0 ) M2_M3_PR
    NEW M2 ( 51800 63560 0 ) ( * 67480 0 )
    NEW M2 ( 51800 67480 0 ) ( * 68600 0 ) M1_M2_PR
    NEW M2 ( 51800 54600 0 ) ( * 62440 0 ) M1_M2_PR
    NEW M3 ( 51800 54600 0 ) ( 62440 * 0 ) M2_M3_PR
    NEW M2 ( 51800 62440 0 ) ( * 63560 0 ) M2_M3_PR
    NEW M4 ( 102200 51240 0 ) ( * 54600 0 ) M3_M4_PR
    NEW M3 ( 102200 51240 0 ) ( 113400 * 0 )
    NEW M2 ( 57960 32200 0 ) ( * 36680 0 ) M2_M3_PR
    NEW M3 ( 49560 36680 0 ) ( 57960 * 0 )
    NEW M2 ( 60760 36680 0 ) ( * 38360 0 ) M1_M2_PR
    NEW M3 ( 57960 36680 0 ) ( 60760 * 0 ) M2_M3_PR
    NEW M2 ( 62440 40600 ) ( * 42280 0 ) M1_M2_PR
    NEW M2 ( 60760 40600 ) ( 62440 * )
    NEW M2 ( 60760 38360 0 ) ( * 40600 )
    NEW M2 ( 62440 42280 0 ) ( * 48440 0 ) M1_M2_PR
    NEW M2 ( 66360 68040 0 ) ( * 72520 0 ) M1_M2_PR
    NEW M4 ( 59080 63560 0 ) ( * 68040 0 ) M3_M4_PR
    NEW M3 ( 59080 68040 0 ) ( 63000 * 0 ) M2_M3_PR
    NEW M2 ( 62440 68600 0 ) ( 63000 * )
    NEW M2 ( 63000 68040 0 ) ( * 68600 )
    NEW M3 ( 63000 68040 0 ) ( 66360 * 0 ) M2_M3_PR
    NEW M3 ( 51800 63560 0 ) ( 58520 * 0 )
    NEW M2 ( 57960 62440 0 ) ( * 63000 )
    NEW M2 ( 57960 63000 ) ( 58520 * 0 ) M2_M3_PR
    NEW M3 ( 58520 63000 0 ) ( * 63560 )
    NEW M3 ( 58520 63560 ) ( 59080 * 0 ) M3_M4_PR
    NEW M2 ( 62440 48440 0 ) ( * 52360 0 ) M1_M2_PR
    NEW M3 ( 62440 54600 0 ) ( 102200 * 0 )
    NEW M2 ( 62440 52360 0 ) ( * 54600 0 )
    NEW M2 ( 46760 39480 ) M1_M2_PR
    NEW M2 ( 45080 32200 ) M1_M2_PR
    NEW M3 ( 46760 67480 ) M2_M3_PR
    NEW M2 ( 51800 52360 ) M1_M2_PR
    NEW M4 ( 102200 51240 ) M3_M4_PR
    NEW M2 ( 57960 32200 ) M1_M2_PR
    NEW M2 ( 62440 68600 ) M1_M2_PR
    NEW M2 ( 57960 62440 ) M1_M2_PR
 ;
- Fout
  ( PIN Fout ) ( g442 Q )
  + ROUTED M3 ( 55160 840 0 ) ( 57400 * 0 )
    NEW M2 ( 55160 840 0 ) ( * 33320 )
    NEW M2 ( 54600 33320 ) ( 55160 * )
    NEW M2 ( 54600 33320 ) ( * 47320 0 ) M1_M2_PR
    NEW M3 ( 55160 840 ) M2_M3_PR
 ;
- F_PFD
  ( PIN F_PFD ) ( divider_reg\[4\] Q ) ( g453 A ) ( g286 B )
  + ROUTED M2 ( 29400 41720 0 ) ( * 42840 0 ) M1_M2_PR
    NEW M3 ( 29400 41720 0 ) ( 44520 * 0 ) M2_M3_PR
    NEW M2 ( 44520 38920 0 ) ( * 41720 0 )
    NEW M2 ( 29400 52500 ) ( * 54600 0 ) M2_M3_PR
    NEW M3 ( 840 54600 0 ) ( 29400 * 0 )
    NEW M2 ( 29400 42840 0 ) ( * 52500 0 )
    NEW M1 ( 29960 52500 0 ) ( 30100 * 0 )
    NEW M2 ( 29400 52500 ) ( 29960 * 0 ) M1_M2_PR
    NEW M3 ( 29400 41720 ) M2_M3_PR
    NEW M2 ( 44520 38920 ) M1_M2_PR
 ;
- divider[14]
  ( divider_reg\[14\] Q ) ( g266 A ) ( g452 B )
  + ROUTED M3 ( 59080 67480 0 ) ( 71400 * 0 ) M3_M4_PR
    NEW M4 ( 71400 66360 0 ) ( * 67480 0 )
    NEW M3 ( 71400 66360 0 ) ( 80360 * 0 ) M2_M3_PR
    NEW M2 ( 80360 66360 0 ) ( * 68040 0 ) M1_M2_PR
    NEW M1 ( 79800 68040 0 ) ( 80360 * 0 )
    NEW M2 ( 59080 67480 0 ) ( * 68600 0 ) M1_M2_PR
    NEW M3 ( 57400 67480 0 ) ( 59080 * 0 ) M2_M3_PR
    NEW M2 ( 57400 61320 0 ) ( * 67480 0 ) M2_M3_PR
    NEW M4 ( 71400 66360 ) M3_M4_PR
    NEW M2 ( 57400 61320 ) M1_M2_PR
 ;
- divider[13]
  ( divider_reg\[13\] Q ) ( g450 B ) ( g268 B )
  + ROUTED M2 ( 66920 57400 0 ) ( * 57960 0 ) M1_M2_PR
    NEW M3 ( 66920 57400 0 ) ( 83160 * 0 ) M2_M3_PR
    NEW M2 ( 83160 52360 0 ) ( * 57400 0 )
    NEW M1 ( 83160 52360 0 ) ( 83720 * 0 )
    NEW M2 ( 66920 57960 0 ) ( * 71400 0 ) M1_M2_PR
    NEW M3 ( 66920 57400 ) M2_M3_PR
    NEW M2 ( 83160 52360 ) M1_M2_PR
 ;
- divider[12]
  ( divider_reg\[12\] Q ) ( g448 B ) ( g270 B )
  + ROUTED M2 ( 83720 63000 0 ) ( * 68600 0 ) M1_M2_PR
    NEW M3 ( 62440 69160 0 ) ( 83720 * 0 ) M2_M3_PR
    NEW M2 ( 62440 69160 0 ) ( * 69720 )
    NEW M2 ( 61880 69720 0 ) ( 62440 * )
    NEW M2 ( 83720 68600 0 ) ( * 69160 0 )
    NEW M2 ( 83720 63000 ) M1_M2_PR
    NEW M3 ( 62440 69160 ) M2_M3_PR
    NEW M2 ( 61880 69720 ) M1_M2_PR
 ;
- divider[11]
  ( divider_reg\[11\] Q ) ( g448 A ) ( g272 B )
  + ROUTED M1 ( 84840 68420 0 ) ( 85120 * 0 )
    NEW M2 ( 84840 57960 0 ) ( * 68420 0 ) M1_M2_PR
    NEW M2 ( 83720 55160 0 ) ( * 57960 0 ) M1_M2_PR
    NEW M3 ( 61880 55160 0 ) ( 83720 * 0 ) M2_M3_PR
    NEW M2 ( 61880 51240 0 ) ( * 55160 0 ) M2_M3_PR
    NEW M2 ( 84840 57960 ) M1_M2_PR
    NEW M2 ( 61880 51240 ) M1_M2_PR
 ;
- divider[10]
  ( divider_reg\[10\] Q ) ( g452 A ) ( g274 B )
  + ROUTED M3 ( 61880 46200 0 ) ( 84280 * 0 ) M2_M3_PR
    NEW M2 ( 84280 46200 0 ) ( * 47880 0 ) M1_M2_PR
    NEW M2 ( 61880 41160 0 ) ( * 46200 0 ) M2_M3_PR
    NEW M1 ( 57680 68420 0 ) ( 57960 * 0 ) M1_M2_PR
    NEW M2 ( 57960 66360 ) ( * 68420 0 )
    NEW M2 ( 57960 66360 ) ( 58520 * 0 ) M1_M2_PR
    NEW M1 ( 58520 66360 0 ) ( 59640 * 0 ) M1_M2_PR
    NEW M2 ( 59640 66360 0 ) ( 60760 * )
    NEW M2 ( 60760 49000 ) ( * 66360 )
    NEW M2 ( 60760 49000 ) ( 61880 * )
    NEW M2 ( 61880 46200 0 ) ( * 49000 )
    NEW M2 ( 61880 41160 ) M1_M2_PR
 ;
- divider[9]
  ( divider_reg\[9\] Q ) ( g450 A ) ( g276 B )
  + ROUTED M2 ( 84840 42840 ) ( * 51240 0 ) M2_M3_PR
    NEW M2 ( 83720 42840 0 ) ( 84840 * )
    NEW M3 ( 61320 51240 0 ) ( 84840 * 0 )
    NEW M2 ( 61320 49560 0 ) ( * 51240 0 ) M2_M3_PR
    NEW M1 ( 84840 52500 0 ) ( 85120 * 0 )
    NEW M2 ( 84840 51240 0 ) ( * 52500 0 ) M1_M2_PR
    NEW M2 ( 83720 42840 ) M1_M2_PR
    NEW M2 ( 61320 49560 ) M1_M2_PR
 ;
- divider[8]
  ( divider_reg\[8\] Q ) ( g449 B ) ( g278 B )
  + ROUTED M3 ( 71960 34440 0 ) ( 79800 * 0 ) M2_M3_PR
    NEW M2 ( 79800 32760 0 ) ( * 34440 0 )
    NEW M1 ( 79800 32760 0 ) ( 80360 * 0 )
    NEW M4 ( 71960 31640 0 ) ( * 34440 0 ) M3_M4_PR
    NEW M3 ( 71400 31220 0 ) ( * 31640 )
    NEW M3 ( 71400 31640 ) ( 71960 * 0 ) M3_M4_PR
    NEW M2 ( 71400 31220 0 ) ( * 33880 0 ) M1_M2_PR
    NEW M1 ( 71400 33880 0 ) ( 72520 * )
    NEW M1 ( 72520 32200 ) ( * 33880 )
    NEW M1 ( 71960 32200 0 ) ( 72520 * )
    NEW M3 ( 60200 34440 0 ) ( 71960 * 0 )
    NEW M2 ( 60200 34440 0 ) ( * 39480 0 ) M1_M2_PR
    NEW M2 ( 79800 32760 ) M1_M2_PR
    NEW M3 ( 71400 31220 ) M2_M3_PR
    NEW M3 ( 60200 34440 ) M2_M3_PR
 ;
- divider[7]
  ( divider_reg\[7\] Q ) ( g449 A ) ( g280 B )
  + ROUTED M1 ( 70280 29400 0 ) ( 80360 * 0 ) M1_M2_PR
    NEW M2 ( 80360 29400 0 ) ( * 37800 0 ) M1_M2_PR
    NEW M1 ( 57400 29400 0 ) ( 70280 * 0 ) M1_M2_PR
    NEW M2 ( 57400 29400 0 ) ( * 31080 0 ) M1_M2_PR
    NEW M1 ( 70280 32340 0 ) ( 70560 * 0 )
    NEW M2 ( 70280 29400 0 ) ( * 32340 0 ) M1_M2_PR
    NEW M2 ( 57400 29400 ) M1_M2_PR
 ;
- divider[6]
  ( divider_reg\[6\] Q ) ( g451 B ) ( g282 B )
  + ROUTED M1 ( 33320 34440 0 ) ( 42280 * 0 ) M1_M2_PR
    NEW M2 ( 33320 34440 0 ) ( * 37800 0 ) M1_M2_PR
    NEW M2 ( 42280 31080 ) ( * 34440 0 )
    NEW M2 ( 42280 34440 0 ) ( * 42280 0 ) M1_M2_PR
    NEW M2 ( 42280 31080 ) ( 43960 * 0 ) M1_M2_PR
    NEW M2 ( 33320 34440 ) M1_M2_PR
 ;
- divider[5]
  ( divider_reg\[5\] Q ) ( g454 B ) ( g284 B )
  + ROUTED M2 ( 47320 47880 0 ) ( * 51240 0 ) M2_M3_PR
    NEW M3 ( 47320 51240 0 ) ( 55160 * 0 ) M2_M3_PR
    NEW M2 ( 55160 51240 0 ) ( * 52360 0 ) M1_M2_PR
    NEW M2 ( 47320 41160 ) ( * 47880 0 ) M1_M2_PR
    NEW M2 ( 47320 41160 ) ( 48440 * 0 ) M1_M2_PR
 ;
- divider[3]
  ( divider_reg\[3\] Q ) ( g453 B ) ( g288 B )
  + ROUTED M2 ( 28840 47880 0 ) ( * 50680 0 ) M2_M3_PR
    NEW M3 ( 28840 50680 0 ) ( 51800 * 0 ) M2_M3_PR
    NEW M2 ( 51800 50680 0 ) ( 52360 * )
    NEW M2 ( 52360 50680 ) ( * 51240 0 ) M1_M2_PR
    NEW M2 ( 28840 50680 0 ) ( * 52360 0 ) M1_M2_PR
    NEW M2 ( 28840 47880 ) M1_M2_PR
 ;
- divider[2]
  ( divider_reg\[2\] Q ) ( g451 A ) ( g290 B )
  + ROUTED M4 ( 43960 57400 0 ) ( * 64120 0 ) M3_M4_PR
    NEW M3 ( 43960 57400 0 ) ( 45080 * 0 ) M2_M3_PR
    NEW M2 ( 45080 47880 ) ( * 57400 0 )
    NEW M2 ( 43960 47880 ) ( 45080 * )
    NEW M2 ( 43960 42420 0 ) ( * 47880 )
    NEW M1 ( 43680 42420 0 ) ( 43960 * 0 ) M1_M2_PR
    NEW M3 ( 31080 64120 0 ) ( 43960 * 0 )
    NEW M2 ( 31080 63000 0 ) ( * 64120 0 ) M2_M3_PR
    NEW M3 ( 43960 64120 0 ) ( 52360 * 0 ) M2_M3_PR
    NEW M2 ( 52360 64120 0 ) ( * 69720 0 ) M1_M2_PR
    NEW M4 ( 43960 57400 ) M3_M4_PR
    NEW M2 ( 31080 63000 ) M1_M2_PR
 ;
- divider[1]
  ( divider_reg\[1\] Q ) ( g454 A ) ( g292 B )
  + ROUTED M3 ( 52360 59640 0 ) ( 52920 * 0 ) M3_M4_PR
    NEW M4 ( 52920 53480 0 ) ( * 59640 0 )
    NEW M3 ( 52920 53480 0 ) ( 56280 * 0 ) M2_M3_PR
    NEW M2 ( 56280 52500 0 ) ( * 53480 0 )
    NEW M1 ( 56280 52500 0 ) ( 56560 * 0 )
    NEW M2 ( 52360 59640 0 ) ( * 61320 0 ) M1_M2_PR
    NEW M1 ( 47880 57960 0 ) ( 48440 * 0 ) M1_M2_PR
    NEW M2 ( 48440 57960 0 ) ( * 59640 0 ) M2_M3_PR
    NEW M3 ( 48440 59640 0 ) ( 52360 * 0 ) M2_M3_PR
    NEW M4 ( 52920 53480 ) M3_M4_PR
    NEW M2 ( 56280 52500 ) M1_M2_PR
 ;
- divider[0]
  ( g447 B1 ) ( divider_reg\[0\] Q ) ( g292 A )
  + ROUTED M1 ( 45640 57400 0 ) ( 48440 * 0 ) M1_M2_PR
    NEW M2 ( 45640 57400 0 ) ( * 71400 0 ) M1_M2_PR
    NEW M2 ( 48440 57400 0 ) ( 49560 * 0 ) M2_M3_PR
    NEW M3 ( 49560 57400 0 ) ( 54600 * 0 ) M2_M3_PR
    NEW M2 ( 54600 57400 0 ) ( * 58520 0 ) M1_M2_PR
    NEW M2 ( 45640 57400 ) M1_M2_PR
 ;
- UNCONNECTED
  ( divider_reg\[14\] QN )
 ;
- UNCONNECTED0
  ( divider_reg\[13\] QN )
 ;
- UNCONNECTED1
  ( divider_reg\[12\] QN )
 ;
- UNCONNECTED2
  ( divider_reg\[11\] QN )
 ;
- UNCONNECTED3
  ( divider_reg\[10\] QN )
 ;
- UNCONNECTED4
  ( divider_reg\[9\] QN )
 ;
- UNCONNECTED5
  ( divider_reg\[8\] QN )
 ;
- UNCONNECTED6
  ( divider_reg\[7\] QN )
 ;
- UNCONNECTED7
  ( divider_reg\[6\] QN )
 ;
- UNCONNECTED8
  ( divider_reg\[5\] QN )
 ;
- UNCONNECTED9
  ( divider_reg\[4\] QN )
 ;
- UNCONNECTED10
  ( divider_reg\[3\] QN )
 ;
- UNCONNECTED11
  ( divider_reg\[2\] QN )
 ;
- UNCONNECTED12
  ( divider_reg\[1\] QN )
 ;
- n_0
  ( divider_reg\[0\] D ) ( divider_reg\[0\] QN )
  + ROUTED M2 ( 54040 73080 0 ) ( * 74200 0 ) M2_M3_PR
    NEW M3 ( 43960 74200 0 ) ( 54040 * 0 )
    NEW M2 ( 43960 73080 0 ) ( * 74200 0 ) M2_M3_PR
    NEW M2 ( 54040 73080 ) M1_M2_PR
    NEW M2 ( 43960 73080 ) M1_M2_PR
 ;
- n_1
  ( g290 A ) ( g292 CO )
  + ROUTED M2 ( 31640 59080 0 ) ( * 63560 0 ) M1_M2_PR
    NEW M3 ( 31640 59080 0 ) ( 45080 * 0 ) M2_M3_PR
    NEW M2 ( 45080 57960 0 ) ( * 59080 0 )
    NEW M3 ( 31640 59080 ) M2_M3_PR
    NEW M2 ( 45080 57960 ) M1_M2_PR
 ;
- n_2
  ( divider_reg\[1\] D ) ( g292 SUM )
  + ROUTED M2 ( 44520 59080 ) ( * 63000 0 ) M1_M2_PR
    NEW M2 ( 43400 59080 0 ) ( 44520 * )
    NEW M2 ( 43400 59080 ) M1_M2_PR
 ;
- n_3
  ( g288 A ) ( g290 CO )
  + ROUTED M2 ( 27720 47320 0 ) ( * 63000 )
    NEW M2 ( 27720 63000 ) ( 28280 * 0 ) M1_M2_PR
    NEW M2 ( 27720 47320 ) M1_M2_PR
 ;
- n_4
  ( divider_reg\[2\] D ) ( g290 SUM )
  + ROUTED M2 ( 44520 66920 0 ) ( * 68040 0 ) M1_M2_PR
    NEW M3 ( 26600 66920 0 ) ( 44520 * 0 ) M2_M3_PR
    NEW M2 ( 26600 63560 0 ) ( * 66920 0 ) M2_M3_PR
    NEW M2 ( 26600 63560 ) M1_M2_PR
 ;
- n_5
  ( g286 A ) ( g288 CO )
  + ROUTED M1 ( 27160 43400 0 ) ( 30100 * 0 ) M1_M2_PR
    NEW M2 ( 30100 43400 0 ) ( 31080 * )
    NEW M2 ( 31080 43400 ) ( * 47880 0 ) M1_M2_PR
 ;
- n_6
  ( divider_reg\[3\] D ) ( g288 SUM )
  + ROUTED M2 ( 44520 51800 0 ) ( * 52920 0 ) M1_M2_PR
    NEW M3 ( 33320 51800 0 ) ( 44520 * 0 ) M2_M3_PR
    NEW M2 ( 33320 49000 0 ) ( * 51800 0 ) M2_M3_PR
    NEW M1 ( 32760 49000 0 ) ( 33320 * 0 ) M1_M2_PR
 ;
- n_7
  ( g284 A ) ( g286 CO )
  + ROUTED M2 ( 45080 46200 0 ) ( * 47320 0 ) M1_M2_PR
    NEW M3 ( 31640 46200 0 ) ( 45080 * 0 ) M2_M3_PR
    NEW M2 ( 31640 42840 ) ( * 46200 0 ) M2_M3_PR
    NEW M2 ( 30520 42840 0 ) ( 31640 * )
    NEW M2 ( 30520 42840 ) M1_M2_PR
 ;
- n_8
  ( divider_reg\[4\] D ) ( g286 SUM )
  + ROUTED M2 ( 54040 37800 0 ) ( * 38920 0 ) M2_M3_PR
    NEW M3 ( 33320 38920 0 ) ( 54040 * 0 )
    NEW M2 ( 33320 38920 0 ) ( * 41720 0 ) M1_M2_PR
    NEW M1 ( 32200 41720 0 ) ( 33320 * 0 )
    NEW M2 ( 54040 37800 ) M1_M2_PR
    NEW M3 ( 33320 38920 ) M2_M3_PR
 ;
- n_9
  ( g282 A ) ( g284 CO )
  + ROUTED M2 ( 33880 37240 0 ) ( * 45640 0 ) M2_M3_PR
    NEW M3 ( 33880 45640 0 ) ( 48440 * 0 ) M2_M3_PR
    NEW M2 ( 48440 45640 0 ) ( * 47880 0 ) M1_M2_PR
    NEW M2 ( 33880 37240 ) M1_M2_PR
 ;
- n_10
  ( divider_reg\[5\] D ) ( g284 SUM )
  + ROUTED M2 ( 56840 42840 0 ) ( * 46200 0 ) M2_M3_PR
    NEW M3 ( 50120 46200 0 ) ( 56840 * 0 )
    NEW M2 ( 50120 46200 0 ) ( * 47320 0 ) M1_M2_PR
    NEW M2 ( 56840 42840 ) M1_M2_PR
    NEW M3 ( 50120 46200 ) M2_M3_PR
 ;
- n_11
  ( g280 A ) ( g282 CO )
  + ROUTED M2 ( 79800 37240 0 ) ( * 38360 0 ) M2_M3_PR
    NEW M3 ( 31080 38360 0 ) ( 79800 * 0 )
    NEW M2 ( 30520 38360 ) ( 31080 * 0 ) M2_M3_PR
    NEW M2 ( 30520 37800 0 ) ( * 38360 )
    NEW M2 ( 79800 37240 ) M1_M2_PR
    NEW M2 ( 30520 37800 ) M1_M2_PR
 ;
- n_12
  ( divider_reg\[6\] D ) ( g282 SUM )
  + ROUTED M2 ( 52360 32760 0 ) ( * 33880 0 ) M2_M3_PR
    NEW M3 ( 28840 33880 0 ) ( 52360 * 0 )
    NEW M2 ( 28840 33880 0 ) ( * 37240 0 ) M1_M2_PR
    NEW M2 ( 52360 32760 ) M1_M2_PR
    NEW M3 ( 28840 33880 ) M2_M3_PR
 ;
- n_13
  ( g278 A ) ( g280 CO )
  + ROUTED M1 ( 79800 33320 0 ) ( 82600 * 0 ) M1_M2_PR
    NEW M2 ( 82600 32200 ) ( * 33320 0 )
    NEW M2 ( 82600 32200 ) ( 83720 * )
    NEW M2 ( 83720 32200 ) ( * 37800 0 ) M1_M2_PR
    NEW M1 ( 83160 37800 0 ) ( 83720 * 0 )
 ;
- n_14
  ( divider_reg\[7\] D ) ( g280 SUM )
  + ROUTED M2 ( 65240 32760 0 ) ( * 33880 0 ) M2_M3_PR
    NEW M3 ( 65240 33880 0 ) ( 84280 * 0 ) M2_M3_PR
    NEW M2 ( 84280 33880 0 ) ( * 37240 )
    NEW M2 ( 84280 37240 ) ( 84840 * 0 ) M1_M2_PR
    NEW M2 ( 65240 32760 ) M1_M2_PR
 ;
- n_15
  ( g276 A ) ( g278 CO )
  + ROUTED M1 ( 81480 43400 0 ) ( 83160 * 0 ) M1_M2_PR
    NEW M2 ( 83160 32760 0 ) ( * 43400 0 )
    NEW M2 ( 83160 32760 ) M1_M2_PR
 ;
- n_16
  ( divider_reg\[8\] D ) ( g278 SUM )
  + ROUTED M2 ( 68040 36680 0 ) ( * 37800 0 ) M1_M2_PR
    NEW M3 ( 68040 36680 0 ) ( 84840 * 0 ) M2_M3_PR
    NEW M2 ( 84840 33320 0 ) ( * 36680 0 )
    NEW M3 ( 68040 36680 ) M2_M3_PR
    NEW M2 ( 84840 33320 ) M1_M2_PR
 ;
- n_17
  ( g274 A ) ( g276 CO )
  + ROUTED M1 ( 85400 47320 0 ) ( 86520 * 0 )
    NEW M2 ( 85400 42840 0 ) ( * 47320 0 ) M1_M2_PR
    NEW M1 ( 84840 42840 0 ) ( 85400 * 0 ) M1_M2_PR
 ;
- n_18
  ( divider_reg\[9\] D ) ( g276 SUM )
  + ROUTED M2 ( 69720 46760 0 ) ( * 47880 0 ) M1_M2_PR
    NEW M3 ( 69720 46760 0 ) ( 86520 * 0 ) M2_M3_PR
    NEW M2 ( 86520 43400 0 ) ( * 46760 0 )
    NEW M3 ( 69720 46760 ) M2_M3_PR
    NEW M2 ( 86520 43400 ) M1_M2_PR
 ;
- n_19
  ( g272 A ) ( g274 CO )
  + ROUTED M2 ( 82600 47880 0 ) ( * 57400 0 ) M1_M2_PR
    NEW M1 ( 82600 47880 0 ) ( 83160 * 0 )
    NEW M2 ( 82600 47880 ) M1_M2_PR
 ;
- n_20
  ( divider_reg\[10\] D ) ( g274 SUM )
  + ROUTED M2 ( 69720 42840 0 ) ( * 43960 0 ) M2_M3_PR
    NEW M3 ( 69720 43960 0 ) ( 81480 * 0 ) M2_M3_PR
    NEW M2 ( 81480 43960 0 ) ( * 47320 0 ) M1_M2_PR
    NEW M2 ( 69720 42840 ) M1_M2_PR
 ;
- n_21
  ( g270 A ) ( g272 CO )
  + ROUTED M2 ( 85960 57960 0 ) ( * 63560 0 ) M1_M2_PR
    NEW M2 ( 85960 57960 ) M1_M2_PR
 ;
- n_22
  ( divider_reg\[11\] D ) ( g272 SUM )
  + ROUTED M2 ( 69720 52920 0 ) ( * 56840 0 ) M2_M3_PR
    NEW M3 ( 69720 56840 0 ) ( 87080 * 0 ) M2_M3_PR
    NEW M2 ( 87080 56840 0 ) ( 87640 * )
    NEW M2 ( 87640 56840 ) ( * 57400 0 ) M1_M2_PR
    NEW M2 ( 69720 52920 ) M1_M2_PR
 ;
- n_23
  ( g268 A ) ( g270 CO )
  + ROUTED M2 ( 67480 57400 0 ) ( * 58520 0 ) M2_M3_PR
    NEW M3 ( 67480 58520 0 ) ( 82040 * 0 ) M2_M3_PR
    NEW M2 ( 82040 58520 0 ) ( * 63000 0 ) M1_M2_PR
    NEW M1 ( 82040 63000 0 ) ( 82600 * 0 )
    NEW M2 ( 67480 57400 ) M1_M2_PR
 ;
- n_24
  ( divider_reg\[12\] D ) ( g270 SUM )
  + ROUTED M2 ( 69720 66920 0 ) ( * 68040 0 ) M1_M2_PR
    NEW M3 ( 69720 66920 0 ) ( 80920 * 0 ) M2_M3_PR
    NEW M2 ( 80920 63560 0 ) ( * 66920 0 )
    NEW M3 ( 69720 66920 ) M2_M3_PR
    NEW M2 ( 80920 63560 ) M1_M2_PR
 ;
- n_25
  ( g266 B ) ( g268 CO )
  + ROUTED M2 ( 81480 59080 0 ) ( * 68040 0 ) M1_M2_PR
    NEW M3 ( 64120 59080 0 ) ( 81480 * 0 ) M2_M3_PR
    NEW M2 ( 64120 57960 0 ) ( * 59080 0 ) M2_M3_PR
    NEW M2 ( 64120 57960 ) M1_M2_PR
 ;
- n_26
  ( divider_reg\[13\] D ) ( g268 SUM )
  + ROUTED M2 ( 59080 69160 0 ) ( * 73080 0 ) M1_M2_PR
    NEW M3 ( 59080 69160 0 ) ( 61880 * 0 ) M2_M3_PR
    NEW M2 ( 61880 59080 0 ) ( * 69160 0 )
    NEW M1 ( 61880 59080 0 ) ( 62440 * 0 )
    NEW M3 ( 59080 69160 ) M2_M3_PR
    NEW M2 ( 61880 59080 ) M1_M2_PR
 ;
- n_27
  ( divider_reg\[14\] D ) ( g266 Q )
  + ROUTED M2 ( 65240 63000 0 ) ( * 65800 0 ) M2_M3_PR
    NEW M3 ( 65240 65800 0 ) ( 82040 * 0 ) M2_M3_PR
    NEW M2 ( 82040 65800 0 ) ( * 67480 0 ) M1_M2_PR
    NEW M2 ( 65240 63000 ) M1_M2_PR
 ;
- n_28
  ( g456 A ) ( g447 B2 ) ( g461 Q ) ( g453 S )
  + ROUTED M4 ( 53480 49560 0 ) ( * 56280 0 ) M3_M4_PR
    NEW M3 ( 51800 49560 0 ) ( 53480 * 0 ) M3_M4_PR
    NEW M2 ( 51800 47880 0 ) ( * 49560 0 ) M2_M3_PR
    NEW M3 ( 32760 56280 0 ) ( 42280 * 0 ) M2_M3_PR
    NEW M2 ( 32760 53480 0 ) ( * 56280 0 ) M2_M3_PR
    NEW M2 ( 42280 56280 0 ) ( * 57960 0 ) M1_M2_PR
    NEW M2 ( 54040 56280 0 ) ( * 57960 0 ) M1_M2_PR
    NEW M3 ( 42280 56280 0 ) ( 53480 * 0 )
    NEW M3 ( 53480 56280 0 ) ( 54040 * 0 ) M2_M3_PR
    NEW M2 ( 51800 47880 ) M1_M2_PR
    NEW M2 ( 32760 53480 ) M1_M2_PR
 ;
- n_29
  ( g455 A ) ( g460 Q )
  + ROUTED M2 ( 70280 57960 0 ) ( 71400 * 0 ) M1_M2_PR
    NEW M1 ( 71400 57960 0 ) ( 71960 * 0 )
    NEW M2 ( 70280 57960 ) M1_M2_PR
 ;
- n_30
  ( g459 Q ) ( g443 A2 ) ( g445 B2 )
  + ROUTED M3 ( 43400 56840 0 ) ( 61320 * 0 ) M2_M3_PR
    NEW M2 ( 43400 49000 0 ) ( * 56840 0 ) M2_M3_PR
    NEW M2 ( 68040 56840 0 ) ( * 62440 0 ) M1_M2_PR
    NEW M2 ( 61320 56840 0 ) ( * 58520 0 ) M1_M2_PR
    NEW M3 ( 61320 56840 0 ) ( 68040 * 0 ) M2_M3_PR
    NEW M2 ( 43400 49000 ) M1_M2_PR
 ;
- n_31
  ( g458 Q ) ( g447 C1 ) ( g457 A )
  + ROUTED M3 ( 51240 51800 0 ) ( 55720 * 0 ) M2_M3_PR
    NEW M2 ( 51240 49000 0 ) ( * 51800 0 ) M2_M3_PR
    NEW M2 ( 55720 51800 0 ) ( * 57960 0 ) M1_M2_PR
    NEW M2 ( 79800 47880 0 ) ( 80360 * )
    NEW M2 ( 80360 47880 ) ( * 48440 0 ) M2_M3_PR
    NEW M3 ( 80360 48440 0 ) ( 81480 * 0 ) M3_M4_PR
    NEW M4 ( 81480 48440 0 ) ( * 51800 0 ) M3_M4_PR
    NEW M3 ( 55720 51800 0 ) ( 81480 * 0 )
    NEW M2 ( 51240 49000 ) M1_M2_PR
    NEW M2 ( 79800 47880 ) M1_M2_PR
 ;
- n_32
  ( g444 B2 ) ( g457 Q )
  + ROUTED M2 ( 50680 49000 0 ) ( * 50120 0 ) M2_M3_PR
    NEW M3 ( 50680 50120 0 ) ( 70280 * 0 ) M2_M3_PR
    NEW M2 ( 70280 50120 0 ) ( * 53480 )
    NEW M2 ( 70280 53480 ) ( 70840 * )
    NEW M2 ( 70840 53480 ) ( * 54600 )
    NEW M2 ( 70840 54600 ) ( 71630 * 0 ) M1_M2_PR
    NEW M1 ( 71630 54600 0 ) ( 72520 * )
    NEW M1 ( 72520 52920 ) ( * 54600 )
    NEW M1 ( 72520 52920 ) ( 79100 * 0 )
    NEW M2 ( 50680 49000 ) M1_M2_PR
 ;
- n_33
  ( g456 Q ) ( g444 A2 ) ( g446 A2 )
  + ROUTED M2 ( 52920 50120 ) ( * 54040 0 ) M2_M3_PR
    NEW M2 ( 52360 50120 ) ( 52920 * )
    NEW M2 ( 52360 49000 0 ) ( * 50120 )
    NEW M2 ( 52920 54040 0 ) ( * 57960 0 ) M1_M2_PR
    NEW M2 ( 81480 52920 0 ) ( * 54040 0 ) M2_M3_PR
    NEW M3 ( 52920 54040 0 ) ( 81480 * 0 )
    NEW M2 ( 52360 49000 ) M1_M2_PR
    NEW M2 ( 81480 52920 ) M1_M2_PR
 ;
- n_34
  ( g455 Q ) ( g445 A2 ) ( g446 B2 )
  + ROUTED M2 ( 68600 59640 0 ) ( * 63000 0 ) M1_M2_PR
    NEW M3 ( 53480 59640 0 ) ( 68600 * 0 ) M2_M3_PR
    NEW M2 ( 53480 58520 0 ) ( * 59640 0 ) M2_M3_PR
    NEW M2 ( 68600 59080 0 ) ( * 59640 0 )
    NEW M2 ( 53480 58520 ) M1_M2_PR
    NEW M2 ( 68600 59080 ) M1_M2_PR
 ;
- n_35
  ( g454 Q ) ( g446 A1 )
  + ROUTED M2 ( 52360 55720 0 ) ( * 58520 0 ) M1_M2_PR
    NEW M3 ( 52360 55720 0 ) ( 57400 * 0 ) M2_M3_PR
    NEW M2 ( 57400 53480 0 ) ( * 55720 0 )
    NEW M3 ( 52360 55720 ) M2_M3_PR
    NEW M2 ( 57400 53480 ) M1_M2_PR
 ;
- n_36
  ( g453 Q ) ( g446 B1 )
  + ROUTED M2 ( 31080 53480 0 ) ( * 55720 0 ) M2_M3_PR
    NEW M3 ( 31080 55720 0 ) ( 50120 * 0 ) M2_M3_PR
    NEW M2 ( 50120 55720 0 ) ( * 57400 0 ) M1_M2_PR
    NEW M1 ( 50120 57400 0 ) ( 50680 * 0 )
    NEW M2 ( 31080 53480 ) M1_M2_PR
 ;
- n_37
  ( g452 Q ) ( g445 B1 )
  + ROUTED M2 ( 56840 66360 0 ) ( * 67480 0 ) M1_M2_PR
    NEW M3 ( 56840 66360 0 ) ( 70840 * 0 ) M2_M3_PR
    NEW M2 ( 70840 63560 0 ) ( * 66360 0 )
    NEW M3 ( 56840 66360 ) M2_M3_PR
    NEW M2 ( 70840 63560 ) M1_M2_PR
 ;
- n_38
  ( g443 A1 ) ( g451 Q )
  + ROUTED M1 ( 59640 57400 0 ) ( 60200 * 0 )
    NEW M2 ( 59640 55160 0 ) ( * 57400 0 ) M1_M2_PR
    NEW M3 ( 50680 55160 0 ) ( 59640 * 0 ) M2_M3_PR
    NEW M4 ( 50680 43960 0 ) ( * 55160 0 ) M3_M4_PR
    NEW M3 ( 45080 43960 0 ) ( 50680 * 0 ) M3_M4_PR
    NEW M2 ( 44520 43960 ) ( 45080 * 0 ) M2_M3_PR
    NEW M2 ( 44520 43400 0 ) ( * 43960 )
    NEW M2 ( 44520 43400 ) M1_M2_PR
 ;
- n_39
  ( g444 A1 ) ( g450 Q )
  + ROUTED M1 ( 82600 52920 0 ) ( 83160 * )
    NEW M1 ( 83160 52920 ) ( * 54040 )
    NEW M1 ( 83160 54040 ) ( 84280 * 0 ) M1_M2_PR
    NEW M2 ( 84280 53480 ) ( * 54040 0 )
    NEW M2 ( 84280 53480 ) ( 85960 * 0 ) M1_M2_PR
 ;
- n_40
  ( g444 B1 ) ( g449 Q )
  + ROUTED M2 ( 69720 33320 0 ) ( * 42280 )
    NEW M2 ( 69720 42280 ) ( 70280 * )
    NEW M2 ( 70280 42280 ) ( * 44520 0 ) M2_M3_PR
    NEW M3 ( 70280 44520 0 ) ( 78680 * 0 ) M3_M4_PR
    NEW M4 ( 78680 44520 0 ) ( * 48440 0 ) M3_M4_PR
    NEW M3 ( 78680 48440 0 ) ( 79800 * 0 ) M2_M3_PR
    NEW M2 ( 79800 48440 0 ) ( * 52360 0 ) M1_M2_PR
    NEW M2 ( 69720 33320 ) M1_M2_PR
 ;
- n_41
  ( g448 Q ) ( g445 A1 )
  + ROUTED M2 ( 69160 62440 0 ) ( * 64120 0 ) M2_M3_PR
    NEW M3 ( 69160 64120 0 ) ( 85960 * 0 ) M2_M3_PR
    NEW M2 ( 85960 64120 0 ) ( * 67480 0 ) M1_M2_PR
    NEW M2 ( 69160 62440 ) M1_M2_PR
 ;
- n_42
  ( g443 C1 ) ( g447 Q )
  + ROUTED M1 ( 57960 57960 0 ) ( 59080 * 0 )
    NEW M2 ( 57960 57400 ) ( * 57960 0 ) M1_M2_PR
    NEW M2 ( 57400 57400 0 ) ( 57960 * )
    NEW M2 ( 57400 57400 ) M1_M2_PR
 ;
- n_43
  ( g443 B1 ) ( g446 Q )
  + ROUTED M2 ( 59640 58520 0 ) ( * 59080 )
    NEW M2 ( 59640 59080 ) ( 60200 * 0 ) M2_M3_PR
    NEW M3 ( 50680 59080 0 ) ( 60200 * 0 )
    NEW M2 ( 50120 59080 ) ( 50680 * 0 ) M2_M3_PR
    NEW M2 ( 50120 59080 ) ( * 59640 0 ) M1_M2_PR
    NEW M2 ( 59640 58520 ) M1_M2_PR
 ;
- n_44
  ( g444 C1 ) ( g445 Q )
  + ROUTED M1 ( 71630 61320 0 ) ( 79800 * 0 ) M1_M2_PR
    NEW M2 ( 79800 59640 0 ) ( * 61320 0 )
    NEW M1 ( 79800 59640 0 ) ( 80920 * 0 ) M1_M2_PR
    NEW M2 ( 80920 53060 0 ) ( * 59640 0 )
    NEW M2 ( 79800 59640 ) M1_M2_PR
    NEW M2 ( 80920 53060 ) M1_M2_PR
 ;
- n_45
  ( g444 Q ) ( g442 B )
  + ROUTED M1 ( 56560 47600 0 ) ( 56840 * 0 ) M1_M2_PR
    NEW M2 ( 56840 47600 0 ) ( * 50680 0 ) M2_M3_PR
    NEW M3 ( 56840 50680 0 ) ( 82040 * 0 ) M2_M3_PR
    NEW M2 ( 82040 50680 0 ) ( * 51800 0 ) M1_M2_PR
 ;
- n_46
  ( g443 Q ) ( g442 A )
  + ROUTED M2 ( 57400 48440 0 ) ( * 51240 0 ) M2_M3_PR
    NEW M3 ( 57400 51240 0 ) ( 60200 * 0 ) M2_M3_PR
    NEW M2 ( 60200 51240 0 ) ( * 56840 0 ) M1_M2_PR
    NEW M2 ( 57400 48440 ) M1_M2_PR
 ;
END NETS

END DESIGN
