//base should be address to select cache controller
#define reg_cache_instr_hit(base)        (*(volatile int*)  (base+0x00000000))
#define reg_cache_instr_read_miss(base)  (*(volatile int*)  (base+0x00000004))
#define reg_cache_instr_write_miss(base) (*(volatile int*)  (base+0x00000008))
#define reg_cache_data_hit(base)         (*(volatile int*)  (base+0x0000000C))
#define reg_cache_data_read_miss(base)   (*(volatile int*)  (base+0x00000010))
#define reg_cache_data_write_miss(base)  (*(volatile int*)  (base+0x00000014))
#define reg_cache_hit(base)              (*(volatile int*)  (base+0x00000018))
#define reg_cache_instr_miss(base)       (*(volatile int*)  (base+0x0000001C))
#define reg_cache_data_miss(base)        (*(volatile int*)  (base+0x00000020))
#define cache_invalidate(base)           (*(volatile int*)  (base+0x0000003C))
