{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480401481736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480401481736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 00:38:01 2016 " "Processing started: Tue Nov 29 00:38:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480401481736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480401481736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix -c matrix " "Command: quartus_map --read_settings_files=on --write_settings_files=off matrix -c matrix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480401481736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1480401482020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/slee500/Desktop/matrix/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480401489732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480401489732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix " "Found entity 1: matrix" {  } { { "matrix.sv" "" { Text "C:/Users/slee500/Desktop/matrix/matrix.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480401489751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480401489751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.sv" "" { Text "C:/Users/slee500/Desktop/matrix/toplevel.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480401489752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480401489752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_add.sv 3 3 " "Found 3 design units, including 3 entities, in source file multiply_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_add " "Found entity 1: multiply_add" {  } { { "multiply_add.sv" "" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480401489755 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_add_stage1 " "Found entity 2: mult_add_stage1" {  } { { "multiply_add.sv" "" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480401489755 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult_add_stage2 " "Found entity 3: mult_add_stage2" {  } { { "multiply_add.sv" "" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480401489755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480401489755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.sv 2 2 " "Found 2 design units, including 2 entities, in source file subtract.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtract " "Found entity 1: subtract" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480401489756 ""} { "Info" "ISGN_ENTITY_NAME" "2 subtract2 " "Found entity 2: subtract2" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480401489756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480401489756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_acc.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_acc " "Found entity 1: mult_acc" {  } { { "mult_acc.v" "" { Text "C:/Users/slee500/Desktop/matrix/mult_acc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480401489758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480401489758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480401489797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply_add multiply_add:multadd " "Elaborating entity \"multiply_add\" for hierarchy \"multiply_add:multadd\"" {  } { { "toplevel.sv" "multadd" { Text "C:/Users/slee500/Desktop/matrix/toplevel.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401489807 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiply_add.sv(52) " "Verilog HDL Case Statement information at multiply_add.sv(52): all case item expressions in this case statement are onehot" {  } { { "multiply_add.sv" "" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 52 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480401489831 "|toplevel|multiply_add:multadd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix multiply_add:multadd\|matrix:matrix0 " "Elaborating entity \"matrix\" for hierarchy \"multiply_add:multadd\|matrix:matrix0\"" {  } { { "multiply_add.sv" "matrix0" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401489909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_stage1 multiply_add:multadd\|mult_add_stage1:mult_add1 " "Elaborating entity \"mult_add_stage1\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\"" {  } { { "multiply_add.sv" "mult_add1" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401489936 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiply_add.sv(170) " "Verilog HDL Case Statement information at multiply_add.sv(170): all case item expressions in this case statement are onehot" {  } { { "multiply_add.sv" "" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480401489942 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract multiply_add:multadd\|mult_add_stage1:mult_add1\|subtract:subtract0 " "Elaborating entity \"subtract\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|subtract:subtract0\"" {  } { { "multiply_add.sv" "subtract0" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(7) " "Verilog HDL assignment warning at subtract.sv(7): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490076 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(8) " "Verilog HDL assignment warning at subtract.sv(8): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490076 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(9) " "Verilog HDL assignment warning at subtract.sv(9): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490076 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(10) " "Verilog HDL assignment warning at subtract.sv(10): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490076 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(11) " "Verilog HDL assignment warning at subtract.sv(11): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490076 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(12) " "Verilog HDL assignment warning at subtract.sv(12): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490077 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(13) " "Verilog HDL assignment warning at subtract.sv(13): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490077 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(14) " "Verilog HDL assignment warning at subtract.sv(14): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490077 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(15) " "Verilog HDL assignment warning at subtract.sv(15): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490077 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(16) " "Verilog HDL assignment warning at subtract.sv(16): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490077 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(17) " "Verilog HDL assignment warning at subtract.sv(17): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490077 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(18) " "Verilog HDL assignment warning at subtract.sv(18): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490077 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(19) " "Verilog HDL assignment warning at subtract.sv(19): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490077 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(20) " "Verilog HDL assignment warning at subtract.sv(20): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490077 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(21) " "Verilog HDL assignment warning at subtract.sv(21): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490078 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(22) " "Verilog HDL assignment warning at subtract.sv(22): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490078 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(23) " "Verilog HDL assignment warning at subtract.sv(23): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490078 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(24) " "Verilog HDL assignment warning at subtract.sv(24): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490078 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(25) " "Verilog HDL assignment warning at subtract.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490078 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(26) " "Verilog HDL assignment warning at subtract.sv(26): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490078 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(27) " "Verilog HDL assignment warning at subtract.sv(27): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490078 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(28) " "Verilog HDL assignment warning at subtract.sv(28): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490078 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(29) " "Verilog HDL assignment warning at subtract.sv(29): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490079 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(30) " "Verilog HDL assignment warning at subtract.sv(30): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490079 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(31) " "Verilog HDL assignment warning at subtract.sv(31): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490079 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(32) " "Verilog HDL assignment warning at subtract.sv(32): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490079 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(33) " "Verilog HDL assignment warning at subtract.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490079 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(34) " "Verilog HDL assignment warning at subtract.sv(34): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490079 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(35) " "Verilog HDL assignment warning at subtract.sv(35): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490079 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(36) " "Verilog HDL assignment warning at subtract.sv(36): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490079 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(37) " "Verilog HDL assignment warning at subtract.sv(37): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490080 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(38) " "Verilog HDL assignment warning at subtract.sv(38): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490080 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(39) " "Verilog HDL assignment warning at subtract.sv(39): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490080 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(40) " "Verilog HDL assignment warning at subtract.sv(40): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490080 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(41) " "Verilog HDL assignment warning at subtract.sv(41): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490080 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(42) " "Verilog HDL assignment warning at subtract.sv(42): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490080 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(43) " "Verilog HDL assignment warning at subtract.sv(43): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490080 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(44) " "Verilog HDL assignment warning at subtract.sv(44): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490080 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(45) " "Verilog HDL assignment warning at subtract.sv(45): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490080 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(46) " "Verilog HDL assignment warning at subtract.sv(46): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490081 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(47) " "Verilog HDL assignment warning at subtract.sv(47): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490081 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(48) " "Verilog HDL assignment warning at subtract.sv(48): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490081 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(49) " "Verilog HDL assignment warning at subtract.sv(49): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490081 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(50) " "Verilog HDL assignment warning at subtract.sv(50): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490081 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(51) " "Verilog HDL assignment warning at subtract.sv(51): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490081 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(52) " "Verilog HDL assignment warning at subtract.sv(52): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490081 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(53) " "Verilog HDL assignment warning at subtract.sv(53): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490081 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(54) " "Verilog HDL assignment warning at subtract.sv(54): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490082 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(55) " "Verilog HDL assignment warning at subtract.sv(55): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490082 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(56) " "Verilog HDL assignment warning at subtract.sv(56): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490082 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(57) " "Verilog HDL assignment warning at subtract.sv(57): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490082 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(58) " "Verilog HDL assignment warning at subtract.sv(58): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490082 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(59) " "Verilog HDL assignment warning at subtract.sv(59): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490082 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(60) " "Verilog HDL assignment warning at subtract.sv(60): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490082 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(61) " "Verilog HDL assignment warning at subtract.sv(61): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490082 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(62) " "Verilog HDL assignment warning at subtract.sv(62): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490082 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(63) " "Verilog HDL assignment warning at subtract.sv(63): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490083 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(64) " "Verilog HDL assignment warning at subtract.sv(64): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490083 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(65) " "Verilog HDL assignment warning at subtract.sv(65): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490083 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(66) " "Verilog HDL assignment warning at subtract.sv(66): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490083 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(67) " "Verilog HDL assignment warning at subtract.sv(67): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490083 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(68) " "Verilog HDL assignment warning at subtract.sv(68): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490083 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(69) " "Verilog HDL assignment warning at subtract.sv(69): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490083 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(70) " "Verilog HDL assignment warning at subtract.sv(70): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490083 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(71) " "Verilog HDL assignment warning at subtract.sv(71): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490084 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(72) " "Verilog HDL assignment warning at subtract.sv(72): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490084 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(73) " "Verilog HDL assignment warning at subtract.sv(73): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490084 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(74) " "Verilog HDL assignment warning at subtract.sv(74): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490084 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(75) " "Verilog HDL assignment warning at subtract.sv(75): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490084 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(76) " "Verilog HDL assignment warning at subtract.sv(76): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490084 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(77) " "Verilog HDL assignment warning at subtract.sv(77): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490084 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(78) " "Verilog HDL assignment warning at subtract.sv(78): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490084 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(79) " "Verilog HDL assignment warning at subtract.sv(79): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490084 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(80) " "Verilog HDL assignment warning at subtract.sv(80): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490085 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(81) " "Verilog HDL assignment warning at subtract.sv(81): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490085 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(82) " "Verilog HDL assignment warning at subtract.sv(82): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490085 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(83) " "Verilog HDL assignment warning at subtract.sv(83): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490085 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(84) " "Verilog HDL assignment warning at subtract.sv(84): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490085 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(85) " "Verilog HDL assignment warning at subtract.sv(85): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490085 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(86) " "Verilog HDL assignment warning at subtract.sv(86): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490085 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(87) " "Verilog HDL assignment warning at subtract.sv(87): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490085 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(88) " "Verilog HDL assignment warning at subtract.sv(88): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490086 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(89) " "Verilog HDL assignment warning at subtract.sv(89): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490086 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(90) " "Verilog HDL assignment warning at subtract.sv(90): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490086 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(91) " "Verilog HDL assignment warning at subtract.sv(91): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490086 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(92) " "Verilog HDL assignment warning at subtract.sv(92): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490086 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(93) " "Verilog HDL assignment warning at subtract.sv(93): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490086 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(94) " "Verilog HDL assignment warning at subtract.sv(94): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490086 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(95) " "Verilog HDL assignment warning at subtract.sv(95): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490086 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(96) " "Verilog HDL assignment warning at subtract.sv(96): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490087 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(97) " "Verilog HDL assignment warning at subtract.sv(97): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490087 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(98) " "Verilog HDL assignment warning at subtract.sv(98): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490087 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(99) " "Verilog HDL assignment warning at subtract.sv(99): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490087 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(100) " "Verilog HDL assignment warning at subtract.sv(100): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490087 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(101) " "Verilog HDL assignment warning at subtract.sv(101): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490087 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(102) " "Verilog HDL assignment warning at subtract.sv(102): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490087 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(103) " "Verilog HDL assignment warning at subtract.sv(103): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490087 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(104) " "Verilog HDL assignment warning at subtract.sv(104): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490088 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(105) " "Verilog HDL assignment warning at subtract.sv(105): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490088 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(106) " "Verilog HDL assignment warning at subtract.sv(106): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401490088 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_acc multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0 " "Elaborating entity \"mult_acc\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\"" {  } { { "multiply_add.sv" "mult_acc0" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_accum multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component " "Elaborating entity \"altmult_accum\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\"" {  } { { "mult_acc.v" "altmult_accum_component" { Text "C:/Users/slee500/Desktop/matrix/mult_acc.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component " "Elaborated megafunction instantiation \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\"" {  } { { "mult_acc.v" "" { Text "C:/Users/slee500/Desktop/matrix/mult_acc.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480401490202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component " "Instantiated megafunction \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_aclr ACLR3 " "Parameter \"addnsub_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_pipeline_aclr ACLR3 " "Parameter \"addnsub_pipeline_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_pipeline_reg CLOCK0 " "Parameter \"addnsub_pipeline_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_reg CLOCK0 " "Parameter \"addnsub_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a ACLR3 " "Parameter \"input_aclr_a\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b ACLR3 " "Parameter \"input_aclr_b\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_reg_a CLOCK0 " "Parameter \"input_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_reg_b CLOCK0 " "Parameter \"input_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a DATAA " "Parameter \"input_source_a\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b DATAB " "Parameter \"input_source_b\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_accum " "Parameter \"lpm_type\" = \"altmult_accum\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr ACLR3 " "Parameter \"multiplier_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_reg CLOCK0 " "Parameter \"multiplier_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR3 " "Parameter \"output_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_reg CLOCK0 " "Parameter \"output_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub PORT_UNUSED " "Parameter \"port_addnsub\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_aclr_a ACLR3 " "Parameter \"sign_aclr_a\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_aclr_b ACLR3 " "Parameter \"sign_aclr_b\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_aclr_a ACLR3 " "Parameter \"sign_pipeline_aclr_a\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_aclr_b ACLR3 " "Parameter \"sign_pipeline_aclr_b\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_reg_a CLOCK0 " "Parameter \"sign_pipeline_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_reg_b CLOCK0 " "Parameter \"sign_pipeline_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_reg_a CLOCK0 " "Parameter \"sign_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_reg_b CLOCK0 " "Parameter \"sign_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490206 ""}  } { { "mult_acc.v" "" { Text "C:/Users/slee500/Desktop/matrix/mult_acc.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480401490206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_accum_b6o2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_accum_b6o2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_accum_b6o2 " "Found entity 1: mult_accum_b6o2" {  } { { "db/mult_accum_b6o2.tdf" "" { Text "C:/Users/slee500/Desktop/matrix/db/mult_accum_b6o2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480401490240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480401490240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_accum_b6o2 multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated " "Elaborating entity \"mult_accum_b6o2\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\"" {  } { { "altmult_accum.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altmult_accum.tdf" 207 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_1a81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_1a81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_1a81 " "Found entity 1: ded_mult_1a81" {  } { { "db/ded_mult_1a81.tdf" "" { Text "C:/Users/slee500/Desktop/matrix/db/ded_mult_1a81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480401490246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480401490246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_1a81 multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|ded_mult_1a81:ded_mult1 " "Elaborating entity \"ded_mult_1a81\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|ded_mult_1a81:ded_mult1\"" {  } { { "db/mult_accum_b6o2.tdf" "ded_mult1" { Text "C:/Users/slee500/Desktop/matrix/db/mult_accum_b6o2.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "C:/Users/slee500/Desktop/matrix/db/dffpipe_93c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480401490251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480401490251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|ded_mult_1a81:ded_mult1\|dffpipe_93c:pre_result " "Elaborating entity \"dffpipe_93c\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|ded_mult_1a81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_1a81.tdf" "pre_result" { Text "C:/Users/slee500/Desktop/matrix/db/ded_mult_1a81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/zaccum_p6k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/zaccum_p6k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 zaccum_p6k " "Found entity 1: zaccum_p6k" {  } { { "db/zaccum_p6k.tdf" "" { Text "C:/Users/slee500/Desktop/matrix/db/zaccum_p6k.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480401490284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480401490284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zaccum_p6k multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|zaccum_p6k:zaccum2 " "Elaborating entity \"zaccum_p6k\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|zaccum_p6k:zaccum2\"" {  } { { "db/mult_accum_b6o2.tdf" "zaccum2" { Text "C:/Users/slee500/Desktop/matrix/db/mult_accum_b6o2.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/accum_rgk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/accum_rgk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 accum_rgk " "Found entity 1: accum_rgk" {  } { { "db/accum_rgk.tdf" "" { Text "C:/Users/slee500/Desktop/matrix/db/accum_rgk.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480401490319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480401490319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum_rgk multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|zaccum_p6k:zaccum2\|accum_rgk:accum " "Elaborating entity \"accum_rgk\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|zaccum_p6k:zaccum2\|accum_rgk:accum\"" {  } { { "db/zaccum_p6k.tdf" "accum" { Text "C:/Users/slee500/Desktop/matrix/db/zaccum_p6k.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401490319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_stage2 multiply_add:multadd\|mult_add_stage2:mult_add2 " "Elaborating entity \"mult_add_stage2\" for hierarchy \"multiply_add:multadd\|mult_add_stage2:mult_add2\"" {  } { { "multiply_add.sv" "mult_add2" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401492821 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiply_add.sv(379) " "Verilog HDL Case Statement information at multiply_add.sv(379): all case item expressions in this case statement are onehot" {  } { { "multiply_add.sv" "" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 379 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480401492824 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract2 multiply_add:multadd\|mult_add_stage2:mult_add2\|subtract2:subtract02 " "Elaborating entity \"subtract2\" for hierarchy \"multiply_add:multadd\|mult_add_stage2:mult_add2\|subtract2:subtract02\"" {  } { { "multiply_add.sv" "subtract02" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480401492863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(132) " "Verilog HDL assignment warning at subtract.sv(132): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401492864 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(133) " "Verilog HDL assignment warning at subtract.sv(133): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401492865 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(134) " "Verilog HDL assignment warning at subtract.sv(134): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401492865 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(135) " "Verilog HDL assignment warning at subtract.sv(135): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401492865 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(136) " "Verilog HDL assignment warning at subtract.sv(136): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401492865 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(137) " "Verilog HDL assignment warning at subtract.sv(137): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401492865 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(138) " "Verilog HDL assignment warning at subtract.sv(138): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401492865 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(139) " "Verilog HDL assignment warning at subtract.sv(139): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401492865 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(140) " "Verilog HDL assignment warning at subtract.sv(140): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401492865 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(141) " "Verilog HDL assignment warning at subtract.sv(141): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480401492866 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1480401608284 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1766 " "1766 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1480401786047 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480401788388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480401788388 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29501 " "Implemented 29501 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480401789748 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480401789748 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29116 " "Implemented 29116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1480401789748 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "220 " "Implemented 220 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1480401789748 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480401789748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "925 " "Peak virtual memory: 925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480401789893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 00:43:09 2016 " "Processing ended: Tue Nov 29 00:43:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480401789893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:08 " "Elapsed time: 00:05:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480401789893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:20 " "Total CPU time (on all processors): 00:05:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480401789893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480401789893 ""}
