# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do pratica2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/gabri/Documents/LAOC2/pratica2 {C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pratica2
# -- Compiling module CounterPC
# ** Warning: C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v(40): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v(42): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# -- Compiling module proc
# -- Compiling module RegUpcode
# -- Compiling module ControlUnit
# -- Compiling module ALU
# -- Compiling module Counter
# -- Compiling module RegN
# -- Compiling module Reg0
# -- Compiling module Reg1
# -- Compiling module Reg2
# -- Compiling module RegIR
# 
# Top level modules:
# 	pratica2
# vlog -vlog01compat -work work +incdir+C:/Users/gabri/Documents/LAOC2/pratica2 {C:/Users/gabri/Documents/LAOC2/pratica2/romLPM2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module romLPM2
# 
# Top level modules:
# 	romLPM2
# 
vsim +altera -L altera_mf_ver -do pratica2_run_msim_rtl_verilog.do -l msim_transcript -gui work.pratica2
# vsim +altera -L altera_mf_ver -do pratica2_run_msim_rtl_verilog.do -l msim_transcript -gui work.pratica2 
# Loading work.pratica2
# Loading work.CounterPC
# Loading work.romLPM2
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.proc
# Loading work.Counter
# Loading work.RegUpcode
# Loading work.ControlUnit
# Loading work.ALU
# Loading work.RegN
# Loading work.Reg0
# Loading work.Reg1
# Loading work.Reg2
# Loading work.RegIR
# ** Warning: (vsim-3015) C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v(81): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'RNin'. The port definition is at: C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v(147).
# 
#         Region: /pratica2/processador/CU
# ** Warning: (vsim-3015) C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v(97): [PCDPC] - Port size (1 or 1) does not match connection size (11) for port 'Rin'. The port definition is at: C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v(354).
# 
#         Region: /pratica2/processador/IR
# do pratica2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/gabri/Documents/LAOC2/pratica2 {C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pratica2
# -- Compiling module CounterPC
# ** Warning: C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v(40): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v(42): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# -- Compiling module proc
# -- Compiling module RegUpcode
# -- Compiling module ControlUnit
# -- Compiling module ALU
# -- Compiling module Counter
# -- Compiling module RegN
# -- Compiling module Reg0
# -- Compiling module Reg1
add wave -position insertpoint sim:/pratica2/*
# -- Compiling module Reg2
# -- Compiling module RegIR
# 
# Top level modules:
# 	pratica2
# vlog -vlog01compat -work work +incdir+C:/Users/gabri/Documents/LAOC2/pratica2 {C:/Users/gabri/Documents/LAOC2/pratica2/romLPM2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module romLPM2
# 
# Top level modules:
# 	romLPM2
# 
force -freeze sim:/pratica2/PClock 0 0, 1 {50 ps} -r 100
force -freeze sim:/pratica2/ResetIn 1 0
run
force -freeze sim:/pratica2/ResetIn 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/gabri/Documents/LAOC2/pratica2/simulation/modelsim/wave.do
