// Seed: 3692283788
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1.id_3 = 0;
  input wire id_2;
  inout wire id_1;
  wire id_14;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd49
) (
    id_1,
    _id_2
);
  output wire _id_2;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  inout wire id_1;
  logic [1 : id_2] id_3 = 1;
endmodule
