{title:'Zhao et al. (§72020§r)', author: 'Zhipeng Zhao; James C. Hoe', display:{Lore:['[{"text": "arXiv:1710.10290", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUsing Vivado-HLS for Structural Design: a NoC Case Study\\u00a7r\\n\\n\\u00a78\\u00a7oZhipeng Zhao\\nJames C. Hoe\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1710.10290\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 14 Aug 2020 19:24:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oA poster with the same title was presented at the 2017 International Symposium on Field Programmable Gate Arrays\\u00a7r"}']}
{title:'Gao et al. (§72020§r)', author: 'Di Gao; Dayane Reis; Xiaobo Sharon Hu; Cheng Zhuo', display:{Lore:['[{"text": "arXiv:1901.09348", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oDi Gao\\nDayane Reis\\nXiaobo Sharon Hu\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1901.09348\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2020.2966484\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 15 Jan 2020 11:49:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 16 figures\\u00a7r"}']}
{title:'Seshadri et al. (§72020§r)', author: 'Vivek Seshadri; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1905.09822", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIn-DRAM Bulk Bitwise Execution Engine\\u00a7r\\n\\n\\u00a78\\u00a7oVivek Seshadri\\nOnur Mutlu\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1905.09822\\u00a7r\\n\\nVersion:\\u00a77v3 (Sun, 5 Apr 2020 14:08:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: substantial text overlap with arXiv:1605.06483, arXiv:1610.09603, arXiv:1611.09988\\u00a7r"}']}
{title:'Ling et al. (§72020§r)', author: 'Ming Ling; Jiancong Ge; Guangmin Wang', display:{Lore:['[{"text": "arXiv:1907.05068", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast Modeling L2 Cache Reuse Distance Histograms Using Combined Locality Information from Software Traces\\u00a7r\\n\\n\\u00a78\\u00a7oMing Ling\\nJiancong Ge\\nGuangmin Wang\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1907.05068\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nVolume 108 , 2020, Journal of Systems Architecture\\u00a7r\\n\\nVersion:\\u00a77v3 (Mon, 6 Jan 2020 10:23:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis manuscript has been major revised and re-submitted to Journal of Systems Architecture\\u00a7r"}']}
{title:'Yeleswarapu et al. (§72020§r)', author: 'Ravikiran Yeleswarapu; Arun K. Somani', display:{Lore:['[{"text": "arXiv:1908.01806", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAddressing multiple bit/symbol errors in DRAM subsystem\\u00a7r\\n\\n\\u00a78\\u00a7oRavikiran Yeleswarapu\\nArun K. Somani\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.01806\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 22 Feb 2020 18:38:44 GMT)\\u00a7r"}']}
{title:'Cho et al. (§72020§r)', author: 'Benjamin Y. Cho; Yongkee Kwon; Sangkug Lym; Mattan Erez', display:{Lore:['[{"text": "arXiv:1908.06362", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNear Data Acceleration with Concurrent Host Access\\u00a7r\\n\\n\\u00a78\\u00a7oBenjamin Y. Cho\\nYongkee Kwon\\nSangkug Lym\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.06362\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 30 Nov 2020 23:27:51 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72020§r)', author: 'Ye Yu; Niraj K. Jha', display:{Lore:['[{"text": "arXiv:1909.00557", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSPRING: A Sparsity-Aware Reduced-Precision Monolithic 3D CNN Accelerator Architecture for Training and Inference\\u00a7r\\n\\n\\u00a78\\u00a7oYe Yu\\nNiraj K. Jha\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1909.00557\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TETC.2020.3003328\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 3 Feb 2020 01:29:13 GMT)\\u00a7r"}']}
{title:'Arish et al. (§72020§r)', author: 'S. Arish; R. K. Sharma', display:{Lore:['[{"text": "arXiv:1909.13318", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRun-time reconfigurable multi-precision floating point multiplier design for high speed, low-power applications\\u00a7r\\n\\n\\u00a78\\u00a7oS. Arish\\nR. K. Sharma\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1909.13318\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/SPIN.2015.7095315\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2015 2nd International Conference on Signal Processing and\\n  Integrated Networks (SPIN)\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 6 Dec 2020 21:48:39 GMT)\\u00a7r"}']}
{title:'Jafri et al. (§72020§r)', author: 'Syed M. A. H. Jafri; Hasan Hassan; Ahmed Hemani; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1910.06672", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRefresh Triggered Computation: Improving the Energy Efficiency of Convolutional Neural Network Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oSyed M. A. H. Jafri\\nHasan Hassan\\nAhmed Hemani\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1910.06672\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 7 Oct 2020 13:51:58 GMT)\\u00a7r"}']}
{title:'Zohouri et al. (§72020§r)', author: 'Hamid Reza Zohouri; Satoshi Matsuoka', display:{Lore:['[{"text": "arXiv:1910.06726", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Memory Controller Wall: Benchmarking the Intel FPGA SDK for OpenCL Memory Interface\\u00a7r\\n\\n\\u00a78\\u00a7oHamid Reza Zohouri\\nSatoshi Matsuoka\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1910.06726\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/H2RC49586.2019.00007\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 14 Feb 2020 11:55:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished at H2RC\'19: Fifth International Workshopon Heterogeneous High-performance Reconfigurable Computing held in conjunction with SC\'19\\u00a7r"}']}
{title:'Schuiki et al. (§72020§r)', author: 'Fabian Schuiki; Florian Zaruba; Torsten Hoefler; Luca Benini', display:{Lore:['[{"text": "arXiv:1911.08356", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStream Semantic Registers: A Lightweight RISC-V ISA Extension Achieving Full Compute Utilization in Single-Issue Cores\\u00a7r\\n\\n\\u00a78\\u00a7oFabian Schuiki\\nFlorian Zaruba\\nTorsten Hoefler\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1911.08356\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 1 Apr 2020 05:11:19 GMT)\\u00a7r"}']}
{title:'Joseph et al. (§72020§r)', author: 'Jan Moritz Joseph; Lennart Bamberg; Imad Hajjar; Anna Drewes; Behnam Razi Perjikolaei; Alberto García-Ortiz; Thilo Pionteck', display:{Lore:['[{"text": "arXiv:1912.05670", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRatatoskr: An open-source framework for in-depth power, performance and area analysis in 3D NoCs\\u00a7r\\n\\n\\u00a78\\u00a7oJan Moritz Joseph\\nLennart Bamberg\\nImad Hajjar\\n+ 3 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1912.05670\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 14 Jan 2020 15:40:36 GMT)\\u00a7r"}']}
{title:'Nagarajan et al. (§72020§r)', author: 'Karthikeyan Nagarajan; Asmit De; Mohammad Nasim Imtiaz Khan; Swaroop Ghosh', display:{Lore:['[{"text": "arXiv:2001.00856", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTrappeD: DRAM Trojan Designs for Information Leakage and Fault Injection Attacks\\u00a7r\\n\\n\\u00a78\\u00a7oKarthikeyan Nagarajan\\nAsmit De\\nMohammad Nasim Imtiaz Khan\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2001.00856\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 Jan 2020 15:02:11 GMT)\\u00a7r"}']}
{title:'Mikaitis (§72020§r)', author: 'Mantas Mikaitis', display:{Lore:['[{"text": "arXiv:2001.01501", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NA\\u00a7r, \\u00a72math.NA\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStochastic Rounding: Algorithms and Hardware Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oMantas Mikaitis\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2001.01501\\u00a7r\\n\\nVersion:\\u00a77v4 (Mon, 29 Jun 2020 18:06:23 GMT)\\u00a7r"}']}
{title:'Aketi et al. (§72020§r)', author: 'Sai Aparna Aketi; Smriti Gupta; Huimei Cheng; Joycee Mekie; Peter A. Beerel', display:{Lore:['[{"text": "arXiv:2001.04039", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSERAD: Soft Error Resilient Asynchronous Design using a Bundled Data Protocol\\u00a7r\\n\\n\\u00a78\\u00a7oSai Aparna Aketi\\nSmriti Gupta\\nHuimei Cheng\\nJoycee Mekie\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2001.04039\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSI.2020.2965073\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 13 Jan 2020 02:47:39 GMT)\\u00a7r"}']}
{title:'Whatmough et al. (§72020§r)', author: 'Paul Whatmough; Marco Donato; Glenn Ko; Sae-Kyu Lee; David Brooks; Gu-Yeon Wei', display:{Lore:['[{"text": "arXiv:2001.04504", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCHIPKIT: An agile, reusable open-source framework for rapid test chip development\\u00a7r\\n\\n\\u00a78\\u00a7oPaul Whatmough\\nMarco Donato\\nGlenn Ko\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2001.04504\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MM.2020.2995809\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 26 May 2020 15:11:59 GMT)\\u00a7r"}']}
{title:'Picorel et al. (§72020§r)', author: 'Javier Picorel; Seyed Alireza Sanaee Kohroudi; Zi Yan; Abhishek Bhattacharjee; Babak Falsafi; Djordje Jevdjic', display:{Lore:['[{"text": "arXiv:2001.07045", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSPARTA: A Divide and Conquer Approach to Address Translation for Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oJavier Picorel\\nSeyed Alireza Sanaee Kohroudi\\nZi Yan\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2001.07045\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 20 Jan 2020 10:23:12 GMT)\\u00a7r"}']}
{title:'Jain et al. (§72020§r)', author: 'Hardik Jain; Matthew Edwards; Ethan Elenberg; Ankit Singh Rawat; Sriram Vishwanath', display:{Lore:['[{"text": "arXiv:2001.09599", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAchieving Multi-Port Memory Performance on Single-Port Memory with Coding Techniques\\u00a7r\\n\\n\\u00a78\\u00a7oHardik Jain\\nMatthew Edwards\\nEthan Elenberg\\nAnkit Singh Rawat\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2001.09599\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 27 Jan 2020 06:26:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 20 figures, ICICT2020 conference\\u00a7r"}']}
{title:'Bagbaba et al. (§72020§r)', author: 'Ahmet Cagri Bagbaba; Maksim Jenihhin; Jaan Raik; Christian Sauer', display:{Lore:['[{"text": "arXiv:2001.09982", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Transient Fault Injection Campaigns by using Dynamic HDL Slicing\\u00a7r\\n\\n\\u00a78\\u00a7oAhmet Cagri Bagbaba\\nMaksim Jenihhin\\nJaan Raik\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2001.09982\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/NORCHIP.2019.8906932\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 24 Jan 2020 15:17:55 GMT)\\u00a7r"}']}
{title:'Kundu et al. (§72020§r)', author: 'Souvik Kundu; Gourav datta; Peter A. Beerel; Massoud Pedram', display:{Lore:['[{"text": "arXiv:2001.10715", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lqBSA: Logic Design of a 32-bit Block-Skewed RSFQ Arithmetic Logic Unit\\u00a7r\\n\\n\\u00a78\\u00a7oSouvik Kundu\\nGourav datta\\nPeter A. Beerel\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2001.10715\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 29 Jan 2020 07:49:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o3 pages, 3 figures\\u00a7r"}']}
{title:'Mbongue et al. (§72020§r)', author: 'Joel Mandebi Mbongue; Danielle Tchuinkou Kwadjo; Christophe Bobda', display:{Lore:['[{"text": "arXiv:2001.11886", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploiting RapidWright in the Automatic Generation of Application-Specific FPGA Overlays\\u00a7r\\n\\n\\u00a78\\u00a7oJoel Mandebi Mbongue\\nDanielle Tchuinkou Kwadjo\\nChristophe Bobda\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2001.11886\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 7 Feb 2020 01:58:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper is the extended version of the FPT 2019paper (https://ieeexplore.ieee.org/abstract/document/8977903)\\u00a7r"}']}
{title:'Bagbaba et al. (§72020§r)', author: 'Ahmet Cagri Bagbaba; Maksim Jenihhin; Jaan Raik; Christian Sauer', display:{Lore:['[{"text": "arXiv:2002.00787", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Fault Injection based on Dynamic HDL Slicing Technique\\u00a7r\\n\\n\\u00a78\\u00a7oAhmet Cagri Bagbaba\\nMaksim Jenihhin\\nJaan Raik\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2002.00787\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/IOLTS.2019.8854419\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 24 Jan 2020 15:23:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: substantial text overlap with arXiv:2001.09982\\u00a7r"}']}
{title:'Patil (§72020§r)', author: 'Adarsh Patil', display:{Lore:['[{"text": "arXiv:2002.01073", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTLB and Pagewalk Performance in Multicore Architectures with Large Die-Stacked DRAM Cache\\u00a7r\\n\\n\\u00a78\\u00a7oAdarsh Patil\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2002.01073\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 3 Feb 2020 12:53:20 GMT)\\u00a7r"}']}
{title:'Tsoutsouras et al. (§72020§r)', author: 'Vasileios Tsoutsouras; Max Vigdorchik; Phillip Stanley-Marbell', display:{Lore:['[{"text": "arXiv:2002.01241", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSynthesizing Compact Hardware for Accelerating Inference from Physical Signals in Sensors\\u00a7r\\n\\n\\u00a78\\u00a7oVasileios Tsoutsouras\\nMax Vigdorchik\\nPhillip Stanley-Marbell\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2002.01241\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 4 Feb 2020 11:59:13 GMT)\\u00a7r"}']}
{title:'Herbst et al. (§72020§r)', author: 'Steven Herbst; Byong Chan Lim; Mark Horowitz', display:{Lore:['[{"text": "arXiv:2002.02072", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast FPGA emulation of analog dynamics in digitally-driven systems\\u00a7r\\n\\n\\u00a78\\u00a7oSteven Herbst\\nByong Chan Lim\\nMark Horowitz\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2002.02072\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3240765.3240808\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 6 Feb 2020 02:24:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oICCAD \'18: Proceedings of the International Conference on Computer-Aided Design\\u00a7r"}']}
{title:'Zhang et al. (§72020§r)', author: 'Xinyi Zhang; Clay Patterson; Yongpan Liu; Chengmo Yang; Chun Jason Xue; Jingtong Hu', display:{Lore:['[{"text": "arXiv:2002.02094", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow Overhead Online Data Flow Tracking for Intermittently Powered Non-volatile FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oXinyi Zhang\\nClay Patterson\\nYongpan Liu\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2002.02094\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 6 Feb 2020 04:33:15 GMT)\\u00a7r"}']}
{title:'Miyazaki et al. (§72020§r)', author: 'Hiromu Miyazaki; Takuto Kanamori; Md Ashraful Islam; Kenji Kise', display:{Lore:['[{"text": "arXiv:2002.03568", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRVCoreP : An optimized RISC-V soft processor of five-stage pipelining\\u00a7r\\n\\n\\u00a78\\u00a7oHiromu Miyazaki\\nTakuto Kanamori\\nMd Ashraful Islam\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2002.03568\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1587/transinf.2020PAP0015\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 10 Feb 2020 05:54:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 9 figures, this paper is submitted to the Institute of Electronics, Information and Communication Engineers (IEICE)\\u00a7r"}']}
{title:'Miura et al. (§72020§r)', author: 'Junya Miura; Hiromu Miyazaki; Kenji Kise', display:{Lore:['[{"text": "arXiv:2002.03576", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA portable and Linux capable RISC-V computer system in Verilog HDL\\u00a7r\\n\\n\\u00a78\\u00a7oJunya Miura\\nHiromu Miyazaki\\nKenji Kise\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2002.03576\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 27 Mar 2020 09:11:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 10 figures\\u00a7r"}']}
{title:'Menezo et al. (§72020§r)', author: 'Lucia G. Menezo; Valentin Puente; Jose A. Gregorio', display:{Lore:['[{"text": "arXiv:2002.03944", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRainbow: A Composable Coherence Protocol for Multi-Chip Servers\\u00a7r\\n\\n\\u00a78\\u00a7oLucia G. Menezo\\nValentin Puente\\nJose A. Gregorio\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2002.03944\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1002/cpe.5947\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nConcurrency and Computation 2020\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 10 Feb 2020 16:54:47 GMT)\\u00a7r"}']}
{title:'Lange et al. (§72020§r)', author: 'Thomas Lange; Maximilien Glorieux; Dan Alexandrescu; Luca Sterpone', display:{Lore:['[{"text": "arXiv:2002.05455", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFunctional Failure Rate Due to Single-Event Transients in Clock Distribution Networks\\u00a7r\\n\\n\\u00a78\\u00a7oThomas Lange\\nMaximilien Glorieux\\nDan Alexandrescu\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2002.05455\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/DTIS.2019.8735052\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 13 Feb 2020 11:38:15 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72020§r)', author: 'Niansong Zhang; Xiang Chen; Nachiket Kapre', display:{Lore:['[{"text": "arXiv:2002.06998", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRapidLayout: Fast Hard Block Placement of FPGA-optimized Systolic Arrays using Evolutionary Algorithms\\u00a7r\\n\\n\\u00a78\\u00a7oNiansong Zhang\\nXiang Chen\\nNachiket Kapre\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2002.06998\\u00a7r\\n\\nVersion:\\u00a77v3 (Sun, 19 Jul 2020 07:14:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 10 figures. Conference: FPL 2020\\u00a7r"}']}
{title:'Tripathi et al. (§72020§r)', author: 'Sayan Tripathi; Jhilam Jana; Jaydeb Bhaumik', display:{Lore:['[{"text": "arXiv:2002.07507", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of SEC-DED and SEC-DED-DAEC Codes of different lengths\\u00a7r\\n\\n\\u00a78\\u00a7oSayan Tripathi\\nJhilam Jana\\nJaydeb Bhaumik\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2002.07507\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 18 Feb 2020 11:55:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages\\u00a7r"}']}
{title:'Zhang et al. (§72020§r)', author: 'Zhekai Zhang; Hanrui Wang; Song Han; William J. Dally', display:{Lore:['[{"text": "arXiv:2002.08947", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSpArch: Efficient Architecture for Sparse Matrix Multiplication\\u00a7r\\n\\n\\u00a78\\u00a7oZhekai Zhang\\nHanrui Wang\\nSong Han\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2002.08947\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/HPCA47549.2020.00030\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 20 Feb 2020 18:54:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe first two authors have equal contributions; 15 pages, 18 figures; Published as a conference paper in HPCA 2020\\u00a7r"}']}
{title:'Zaruba et al. (§72020§r)', author: 'Florian Zaruba; Fabian Schuiki; Torsten Hoefler; Luca Benini', display:{Lore:['[{"text": "arXiv:2002.10143", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSnitch: A tiny Pseudo Dual-Issue Processor for Area and Energy Efficient Execution of Floating-Point Intensive Workloads\\u00a7r\\n\\n\\u00a78\\u00a7oFlorian Zaruba\\nFabian Schuiki\\nTorsten Hoefler\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2002.10143\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2020.3027900\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 8 Oct 2020 12:31:43 GMT)\\u00a7r"}']}
{title:'Sunny et al. (§72020§r)', author: 'Febin Sunny; Asif Mirza; Ishan Thakkar; Sudeep Pasricha; Nikdast Mahdi', display:{Lore:['[{"text": "arXiv:2002.11289", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLORAX: Loss-Aware Approximations for Energy-Efficient Silicon Photonic Networks-on-Chip\\u00a7r\\n\\n\\u00a78\\u00a7oFebin Sunny\\nAsif Mirza\\nIshan Thakkar\\nSudeep Pasricha\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2002.11289\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 26 Feb 2020 03:54:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted and accepted at GLSVLSI 2020\\u00a7r"}']}
{title:'Demme (§72020§r)', author: 'John Demme', display:{Lore:['[{"text": "arXiv:2003.00151", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Compiler Infrastructure for FPGA and ASIC Development\\u00a7r\\n\\n\\u00a78\\u00a7oJohn Demme\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2003.00151\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 29 Feb 2020 01:52:00 GMT)\\u00a7r"}']}
{title:'Rasoulinezhad et al. (§72020§r)', author: 'SeyedRamin Rasoulinezhad; Siddhartha; Hao Zhou; Lingli Wang; David Boland; Philip H. W. Leong', display:{Lore:['[{"text": "arXiv:2003.03043", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLUXOR: An FPGA Logic Cell Architecture for Efficient Compressor Tree Implementations\\u00a7r\\n\\n\\u00a78\\u00a7oSeyedRamin Rasoulinezhad\\nSiddhartha\\nHao Zhou\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2003.03043\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3373087.3375303\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 6 Mar 2020 05:54:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIn Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA\'20), February 23-25, 2020, Seaside, CA, USA\\u00a7r"}']}
{title:'Mian et al. (§72020§r)', author: 'Riaz-ul-haque Mian; Michihiro Shintani; Michiko Inoue', display:{Lore:['[{"text": "arXiv:2003.05315", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCycle-Accurate Evaluation of Software-Hardware Co-Design of Decimal Computation in RISC-V Ecosystem\\u00a7r\\n\\n\\u00a78\\u00a7oRiaz-ul-haque Mian\\nMichihiro Shintani\\nMichiko Inoue\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2003.05315\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 11 Mar 2020 14:06:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE double column format, 6pages with 5 figures\\u00a7r"}']}
{title:'Farshchi et al. (§72020§r)', author: 'Farzad Farshchi; Muhammad Saeed Abrishami; Sied Mehdi Fakhraie', display:{Lore:['[{"text": "arXiv:2003.06727", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNew Approximate Multiplier for Low Power Digital Signal Processing\\u00a7r\\n\\n\\u00a78\\u00a7oFarzad Farshchi\\nMuhammad Saeed Abrishami\\nSied Mehdi Fakhraie\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2003.06727\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 15 Mar 2020 01:04:55 GMT)\\u00a7r"}']}
{title:'Dang et al. (§72020§r)', author: 'Khanh N. Dang; Akram Ben Ahmed; Abderazek Ben Abdallah; Xuan-Tu Tran', display:{Lore:['[{"text": "arXiv:2003.08648", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReport on power, thermal and reliability prediction for 3D Networks-on-Chip\\u00a7r\\n\\n\\u00a78\\u00a7oKhanh N. Dang\\nAkram Ben Ahmed\\nAbderazek Ben Abdallah\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2003.08648\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 19 Mar 2020 09:50:43 GMT)\\u00a7r"}']}
{title:'Arda et al. (§72020§r)', author: 'Samet E. Arda; Anish NK; A. Alper Goksoy; Nirmal Kumbhare; Joshua Mack; Anderson L. Sartor; Ali Akoglu; Radu Marculescu; Umit Y. Ogras', display:{Lore:['[{"text": "arXiv:2003.09016", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDS3: A System-Level Domain-Specific System-on-Chip Simulation Framework\\u00a7r\\n\\n\\u00a78\\u00a7oSamet E. Arda\\nAnish NK\\nA. Alper Goksoy\\n+ 5 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2003.09016\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 19 Mar 2020 21:00:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 20 figures\\u00a7r"}']}
{title:'Dang et al. (§72020§r)', author: 'Khanh N. Dang; Yuichi Okuyama; Abderazek Ben Abdallah', display:{Lore:['[{"text": "arXiv:2003.09616", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSoft-Error and Hard-fault Tolerant Architecture and Routing Algorithm for Reliable 3D-NoC Systems\\u00a7r\\n\\n\\u00a78\\u00a7oKhanh N. Dang\\nYuichi Okuyama\\nAbderazek Ben Abdallah\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2003.09616\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 21 Mar 2020 09:53:31 GMT)\\u00a7r"}']}
{title:'Dang et al. (§72020§r)', author: 'Khanh N Dang; Michael Meyer; Yuichi Okuyama; Abderazek Ben Abdallah', display:{Lore:['[{"text": "arXiv:2003.09617", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReliability Assessment and Quantitative Evaluation of Soft-Error Resilient 3D Network-on-Chip Systems\\u00a7r\\n\\n\\u00a78\\u00a7oKhanh N Dang\\nMichael Meyer\\nYuichi Okuyama\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2003.09617\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ATS.2016.37\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2016 IEEE 25th Asian Test Symposium (ATS)\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 21 Mar 2020 09:57:53 GMT)\\u00a7r"}']}
{title:'Beasley (§72020§r)', author: 'Alexander E. Beasley', display:{Lore:['[{"text": "arXiv:2003.10472", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA distributed memory, local configuration technique for re-configurable logic designs\\u00a7r\\n\\n\\u00a78\\u00a7oAlexander E. Beasley\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2003.10472\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 23 Mar 2020 18:05:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 files, 19 images\\u00a7r"}']}
{title:'Dang et al. (§72020§r)', author: 'Khanh N Dang; Michael Meyer; Yuichi Okuyama; Abderazek Ben Abdallah', display:{Lore:['[{"text": "arXiv:2003.11018", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA low-overhead soft-hard fault-tolerant architecture, design and management scheme for reliable high-performance many-core 3D-NoC systems\\u00a7r\\n\\n\\u00a78\\u00a7oKhanh N Dang\\nMichael Meyer\\nYuichi Okuyama\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2003.11018\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/s11227-016-1951-0\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nThe Journal of Supercomputing volume 73 (2017)\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 21 Mar 2020 10:13:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: text overlapwith arXiv:2003.09616\\u00a7r"}']}
{title:'Grübl et al. (§72020§r)', author: 'Andreas Grübl; Sebastian Billaudelle; Benjamin Cramer; Vitali Karasenko; Johannes Schemmel', display:{Lore:['[{"text": "arXiv:2003.11455", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVerification and Design Methods for the BrainScaleS Neuromorphic Hardware System\\u00a7r\\n\\n\\u00a78\\u00a7oAndreas Gr\\u00fcbl\\nSebastian Billaudelle\\nBenjamin Cramer\\nVitali Karasenko\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2003.11455\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 25 Mar 2020 15:48:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, 12 figures\\u00a7r"}']}
{title:'Dávila-Guzmán et al. (§72020§r)', author: 'Maria A. Dávila-Guzmán; Rubén Gran Tejero; María Villarroya-Gaudó; Darío Suárez Gracia', display:{Lore:['[{"text": "arXiv:2003.13054", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalytical Model of Memory-Bound Applications Compiled with High Level Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oMaria A. D\\u00e1vila-Guzm\\u00e1n\\nRub\\u00e9n Gran Tejero\\nMar\\u00eda Villarroya-Gaud\\u00f3\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2003.13054\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 29 Mar 2020 15:25:20 GMT)\\u00a7r"}']}
{title:'Ko et al. (§72020§r)', author: 'Sho Ko; Yun Joon Soh; Jishen Zhao', display:{Lore:['[{"text": "arXiv:2004.00243", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Implementation of Multi-Channel Convolution in Monolithic 3D ReRAM Crossbar\\u00a7r\\n\\n\\u00a78\\u00a7oSho Ko\\nYun Joon Soh\\nJishen Zhao\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.00243\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 1 Apr 2020 05:57:03 GMT)\\u00a7r"}']}
{title:'Luft et al. (§72020§r)', author: 'Ash Luft; Mihai Sima; Michael McGuire', display:{Lore:['[{"text": "arXiv:2004.01353", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Trojan with Frequency Modulation\\u00a7r\\n\\n\\u00a78\\u00a7oAsh Luft\\nMihai Sima\\nMichael McGuire\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.01353\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 Apr 2020 03:17:14 GMT)\\u00a7r"}']}
{title:'Surabhi et al. (§72020§r)', author: 'Virinchi Roy Surabhi; Prashanth Krishnamurthy; Hussam Amrouch; Kanad Basu; Jörg Henkel; Ramesh Karri; Farshad Khorrami', display:{Lore:['[{"text": "arXiv:2004.02997", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Trojan Detection Using Controlled Circuit Aging\\u00a7r\\n\\n\\u00a78\\u00a7oVirinchi Roy Surabhi\\nPrashanth Krishnamurthy\\nHussam Amrouch\\n+ 3 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.02997\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ACCESS.2020.2989735\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 21 Apr 2020 01:03:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o21 pages, 34 figures\\u00a7r"}']}
{title:'Giri et al. (§72020§r)', author: 'Davide Giri; Kuan-Lin Chiu; Giuseppe Di Guglielmo; Paolo Mantovani; Luca P. Carloni', display:{Lore:['[{"text": "arXiv:2004.03640", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lESP4ML: Platform-Based Design of Systems-on-Chip for Embedded Machine Learning\\u00a7r\\n\\n\\u00a78\\u00a7oDavide Giri\\nKuan-Lin Chiu\\nGiuseppe Di Guglielmo\\nPaolo Mantovani\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.03640\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.23919/DATE48585.2020.9116317\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDesign, Automation and Test in Europe Conference & Exhibition\\n  (DATE), Grenoble, France, 2020, pp. 1049-1054\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 18 Jun 2020 17:14:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPaper published in the proceedings of the 2020 Design, AutomationTest in Europe Conference Exhibition (DATE)\\u00a7r"}']}
{title:'Ye et al. (§72020§r)', author: 'Hanchen Ye; Xiaofan Zhang; Zhize Huang; Gengsheng Chen; Deming Chen', display:{Lore:['[{"text": "arXiv:2004.03804", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHybridDNN: A Framework for High-Performance Hybrid DNN Accelerator Design and Implementation\\u00a7r\\n\\n\\u00a78\\u00a7oHanchen Ye\\nXiaofan Zhang\\nZhize Huang\\nGengsheng Chen\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.03804\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 8 Apr 2020 04:28:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished as a conference paper at Design Automation Conference 2020 (DAC\'20)\\u00a7r"}']}
{title:'Podobas et al. (§72020§r)', author: 'Artur Podobas; Kentaro Sano; Satoshi Matsuoka', display:{Lore:['[{"text": "arXiv:2004.04509", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey on Coarse-Grained Reconfigurable Architectures from a Performance Perspective\\u00a7r\\n\\n\\u00a78\\u00a7oArtur Podobas\\nKentaro Sano\\nSatoshi Matsuoka\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.04509\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ACCESS.2020.3012084\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Access, 2020 (https://ieeexplore.ieee.org/document/9149601)\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 15 Sep 2020 15:25:04 GMT)\\u00a7r"}']}
{title:'Ko et al. (§72020§r)', author: 'Sho Ko; Shimeng Yu', display:{Lore:['[{"text": "arXiv:2004.04865", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSMART Paths for Latency Reduction in ReRAM Processing-In-Memory Architecture for CNN Inference\\u00a7r\\n\\n\\u00a78\\u00a7oSho Ko\\nShimeng Yu\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.04865\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 10 Apr 2020 00:34:31 GMT)\\u00a7r"}']}
{title:'Wen et al. (§72020§r)', author: 'Fei Wen; Mian Qin; Paul Gratz; Narasimha Reddy', display:{Lore:['[{"text": "arXiv:2004.05518", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Memory Management for Future Mobile Hybrid Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oFei Wen\\nMian Qin\\nPaul Gratz\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.05518\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2020.3012213\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 12 Apr 2020 01:25:04 GMT)\\u00a7r"}']}
{title:'Glaser et al. (§72020§r)', author: 'Florian Glaser; Giuseppe Tagliavini; Davide Rossi; Germain Haugou; Qiuting Huang; Luca Benini', display:{Lore:['[{"text": "arXiv:2004.06662", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy-Efficient Hardware-Accelerated Synchronization for Shared-L1-Memory Multiprocessor Clusters\\u00a7r\\n\\n\\u00a78\\u00a7oFlorian Glaser\\nGiuseppe Tagliavini\\nDavide Rossi\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.06662\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 14 Apr 2020 17:02:43 GMT)\\u00a7r"}']}
{title:'Matthews et al. (§72020§r)', author: 'Opeoluwa Matthews; Aninda Manocha; Davide Giri; Marcelo Orenes-Vera; Esin Tureci; Tyler Sorensen; Tae Jun Ham; Juan L. Aragón; Luca P. Carloni; Margaret Martonosi', display:{Lore:['[{"text": "arXiv:2004.07415", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe MosaicSim Simulator (Full Technical Report)\\u00a7r\\n\\n\\u00a78\\u00a7oOpeoluwa Matthews\\nAninda Manocha\\nDavide Giri\\n+ 6 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.07415\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 16 Apr 2020 01:23:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis is a full technical report on the MosaicSim simulator. This version is a variation of the original ISPASS publication with additions describing the accuracy of MosaicSim\'s memory hierarchy performance modeling "}','{"text": "and additional hardware features, e.g.branch predictors. This technical report will be maintained as the MosaicSim developers continue to augment thesimulator with more features\\u00a7r"}']}
{title:'Luinaud et al. (§72020§r)', author: 'Thomas Luinaud; Thibaut Stimpfling; Jeferson Santiago da Silva; Yvon Savaria; J. M. Pierre Langlois', display:{Lore:['[{"text": "arXiv:2004.07733", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBridging the Gap: FPGAs as Programmable Switches\\u00a7r\\n\\n\\u00a78\\u00a7oThomas Luinaud\\nThibaut Stimpfling\\nJeferson Santiago da Silva\\nYvon Savaria\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.07733\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 16 Apr 2020 16:15:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo be published in : IEEE International Conference on High Performance Switching and Routing 2020\\u00a7r"}']}
{title:'Lann et al. (§72020§r)', author: 'Jean-Christophe Le Lann; Hannah Badier; Florent Kermarrec', display:{Lore:['[{"text": "arXiv:2004.09858", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards a Hardware DSL Ecosystem : RubyRTL and Friends\\u00a7r\\n\\n\\u00a78\\u00a7oJean-Christophe Le Lann\\nHannah Badier\\nFlorent Kermarrec\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.09858\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 Apr 2020 09:34:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oOpen Source Design Automation Workshop, inconjunction with DATE\'2020\\u00a7r"}']}
{title:'Rezaei et al. (§72020§r)', author: 'Seyyed Hossein SeyyedAghaei Rezaei; Mehdi Modarressi; Rachata Ausavarungnirun; Mohammad Sadrosadati; Onur Mutlu; Masoud Daneshtalab', display:{Lore:['[{"text": "arXiv:2004.09923", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNOM: Network-On-Memory for Inter-Bank Data Transfer in Highly-Banked Memories\\u00a7r\\n\\n\\u00a78\\u00a7oSeyyed Hossein SeyyedAghaei Rezaei\\nMehdi Modarressi\\nRachata Ausavarungnirun\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.09923\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/LCA.2020.2990599\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 Apr 2020 11:45:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in IEEE Computer Architecture Letters in 2020\\u00a7r"}']}
{title:'Ritter et al. (§72020§r)', author: 'Fabian Ritter; Sebastian Hack', display:{Lore:['[{"text": "arXiv:2004.10044", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPMEvo: Portable Inference of Port Mappings for Out-of-Order Processors by Evolutionary Optimization\\u00a7r\\n\\n\\u00a78\\u00a7oFabian Ritter\\nSebastian Hack\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.10044\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 Apr 2020 14:34:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, accepted at PLDI\'20\\u00a7r"}']}
{title:'Putra et al. (§72020§r)', author: 'Rachmad Vidya Wicaksana Putra; Muhammad Abdullah Hanif; Muhammad Shafique', display:{Lore:['[{"text": "arXiv:2004.10341", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDRMap: A Generic DRAM Data Mapping Policy for Energy-Efficient Processing of Convolutional Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oRachmad Vidya Wicaksana Putra\\nMuhammad Abdullah Hanif\\nMuhammad Shafique\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.10341\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/DAC18072.2020.9218672\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 Apr 2020 23:26:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear at the 57th Design Automation Conference (DAC), July 2020, San Francisco, CA, USA\\u00a7r"}']}
{title:'Brandalero et al. (§72020§r)', author: 'Marcelo Brandalero; Bernardo Neuhaus Lignati; Antonio Carlos Schneider Beck; Muhammad Shafique; Michael Hübner', display:{Lore:['[{"text": "arXiv:2004.10470", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProactive Aging Mitigation in CGRAs through Utilization-Aware Allocation\\u00a7r\\n\\n\\u00a78\\u00a7oMarcelo Brandalero\\nBernardo Neuhaus Lignati\\nAntonio Carlos Schneider Beck\\nMuhammad Shafique\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.10470\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/DAC18072.2020.9218586\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 5 Nov 2020 14:35:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPleasecite this as: M. Brandalero, B. N. Lignati,A. Carlos Schneider Beck, M. Shafique and M. H\\u00fcbner, \\"Proactive Aging Mitigation in CGRAsthrough Utilization-Aware Allocation,\\" 2020 57th ACM/IEEE Design Automation "}','{"text": "Conference (DAC), San Francisco, CA, USA, 2020, pp. 1-6, doi: 10.1109/DAC18072.2020.9218586\\u00a7r"}']}
{title:'Mrazek et al. (§72020§r)', author: 'Vojtech Mrazek; Lukas Sekanina; Zdenek Vasicek', display:{Lore:['[{"text": "arXiv:2004.10483", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUsing Libraries of Approximate Circuits in Design of Hardware Accelerators of Deep Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oVojtech Mrazek\\nLukas Sekanina\\nZdenek Vasicek\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.10483\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/AICAS48895.2020.9073837\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 22 Apr 2020 10:42:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear at the 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS 2020)\\u00a7r"}']}
{title:'Prabakaran et al. (§72020§r)', author: 'Bharath Srinivas Prabakaran; Vojtech Mrazek; Zdenek Vasicek; Lukas Sekanina; Muhammad Shafique', display:{Lore:['[{"text": "arXiv:2004.10502", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApproxFPGAs: Embracing ASIC-Based Approximate Arithmetic Components for FPGA-Based Systems\\u00a7r\\n\\n\\u00a78\\u00a7oBharath Srinivas Prabakaran\\nVojtech Mrazek\\nZdenek Vasicek\\nLukas Sekanina\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.10502\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/DAC18072.2020.9218533\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 22 Apr 2020 11:27:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for Publication at the 57th Design Automation Conference (DAC), July 2020, San Francisco, CA, USA\\u00a7r"}']}
{title:'Preußer et al. (§72020§r)', author: 'Thomas B. Preußer; Monica Chiosa; Alexander Weiss; Gustavo Alonso', display:{Lore:['[{"text": "arXiv:2004.11080", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUsing DSP Slices as Content-Addressable Update Queues\\u00a7r\\n\\n\\u00a78\\u00a7oThomas B. Preu\\u00dfer\\nMonica Chiosa\\nAlexander Weiss\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.11080\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 23 Apr 2020 11:19:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to FPL 2020\\u00a7r"}']}
{title:'Weston et al. (§72020§r)', author: 'Kevin Weston; Vahid Jafanza; Arnav Kansal; Abhishek Taur; Mohamed Zahran; Abdullah Muzahid', display:{Lore:['[{"text": "arXiv:2004.13074", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Case for Learning Application Behavior to Improve Hardware Energy Efficiency\\u00a7r\\n\\n\\u00a78\\u00a7oKevin Weston\\nVahid Jafanza\\nArnav Kansal\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.13074\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 23 Nov 2020 20:12:39 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72020§r)', author: 'Shuyuan Yu; Han Zhou; Shaoyi Peng; Hussam Amrouch; Joerg Henkel; Sheldon X. -D. Tan', display:{Lore:['[{"text": "arXiv:2004.13320", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRun-Time Accuracy Reconfigurable Stochastic Computing for Dynamic Reliability and Power Management\\u00a7r\\n\\n\\u00a78\\u00a7oShuyuan Yu\\nHan Zhou\\nShaoyi Peng\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2004.13320\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 28 Apr 2020 06:22:49 GMT)\\u00a7r"}']}
{title:'Etiemble (§72020§r)', author: 'Daniel Etiemble', display:{Lore:['[{"text": "arXiv:2005.02206", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBest implementations of quaternary adders\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel Etiemble\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2005.02206\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 5 May 2020 14:14:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 25 figures, research report\\u00a7r"}']}
{title:'Wong et al. (§72020§r)', author: 'Michael D. Wong; Aatish Kishan Varma; Anirudh Sivaraman', display:{Lore:['[{"text": "arXiv:2005.02310", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTesting Compilers for Programmable Switches Through Switch Hardware Simulation\\u00a7r\\n\\n\\u00a78\\u00a7oMichael D. Wong\\nAatish Kishan Varma\\nAnirudh Sivaraman\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2005.02310\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 27 Oct 2020 18:40:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 4 figures\\u00a7r"}']}
{title:'Kermarrec et al. (§72020§r)', author: 'Florent Kermarrec; Sébastien Bourdeauducq; Jean-Christophe Le Lann; Hannah Badier', display:{Lore:['[{"text": "arXiv:2005.02506", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLiteX: an open-source SoC builder and library based on Migen Python DSL\\u00a7r\\n\\n\\u00a78\\u00a7oFlorent Kermarrec\\nS\\u00e9bastien Bourdeauducq\\nJean-Christophe Le Lann\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2005.02506\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 5 May 2020 21:28:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, OSDA\'2019 Open Source Hardware Design, colocated with DATE\'19, Florence, Italy\\u00a7r"}']}
{title:'Cao et al. (§72020§r)', author: 'Yuting Cao; Hao Zheng; Sandip Ray; Jin Yang', display:{Lore:['[{"text": "arXiv:2005.02550", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Post-Silicon Trace Analysis Approach for System-on-Chip Protocol Debug\\u00a7r\\n\\n\\u00a78\\u00a7oYuting Cao\\nHao Zheng\\nSandip Ray\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2005.02550\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 6 May 2020 01:29:15 GMT)\\u00a7r"}']}
{title:'Etiemble (§72020§r)', author: 'Daniel Etiemble', display:{Lore:['[{"text": "arXiv:2005.02678", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lComparing quaternary and binary multipliers\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel Etiemble\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2005.02678\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 6 May 2020 09:23:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 15 figures, Research Report\\u00a7r"}']}
{title:'Wang et al. (§72020§r)', author: 'Zeke Wang; Hongjing Huang; Jie Zhang; Gustavo Alonso', display:{Lore:['[{"text": "arXiv:2005.04324", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBenchmarking High Bandwidth Memory on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oZeke Wang\\nHongjing Huang\\nJie Zhang\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2005.04324\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 9 May 2020 00:33:23 GMT)\\u00a7r"}']}
{title:'Song et al. (§72020§r)', author: 'Shihao Song; Anup Das; Nagarajan Kandasamy', display:{Lore:['[{"text": "arXiv:2005.04750", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploiting Inter- and Intra-Memory Asymmetries for Data Mapping in Hybrid Tiered-Memories\\u00a7r\\n\\n\\u00a78\\u00a7oShihao Song\\nAnup Das\\nNagarajan Kandasamy\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2005.04750\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3381898.3397215\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 10 May 2020 18:53:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, 29 figures, accepted at ACM SIGPLAN International Symposium on Memory Management\\u00a7r"}']}
{title:'Song et al. (§72020§r)', author: 'Shihao Song; Anup Das; Onur Mutlu; Nagarajan Kandasamy', display:{Lore:['[{"text": "arXiv:2005.04753", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImproving Phase Change Memory Performance with Data Content Aware Access\\u00a7r\\n\\n\\u00a78\\u00a7oShihao Song\\nAnup Das\\nOnur Mutlu\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2005.04753\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3381898.3397210\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 10 May 2020 19:07:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o18 pages, 21 figures, accepted at ACM SIGPLAN International Symposium on Memory Management (ISMM)\\u00a7r"}']}
{title:'Haj-Yahya et al. (§72020§r)', author: 'Jawad Haj-Yahya; Mohammed Alser; Jeremie Kim; A. Giray Yaglıkçı; Nandita Vijaykumar; Efraim Rotem; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2005.07613", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSysScale: Exploiting Multi-domain Dynamic Voltage and Frequency Scaling for Energy Efficient Mobile Processors\\u00a7r\\n\\n\\u00a78\\u00a7oJawad Haj-Yahya\\nMohammed Alser\\nJeremie Kim\\n+ 3 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2005.07613\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 18 May 2020 09:46:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear at ISCA 2020\\u00a7r"}']}
{title:'He et al. (§72020§r)', author: 'Yuan He; Jinyu Jiao; Thang Cao; Masaaki Kondo', display:{Lore:['[{"text": "arXiv:2005.08478", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy-Efficient On-Chip Networks through Profiled Hybrid Switching\\u00a7r\\n\\n\\u00a78\\u00a7oYuan He\\nJinyu Jiao\\nThang Cao\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2005.08478\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 May 2020 06:28:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the 30th ACM Great Lakes Symposium on VLSI (GLSVLSI\'20), Beijing, China\\u00a7r"}']}
{title:'Hajinazar et al. (§72020§r)', author: 'Nastaran Hajinazar; Pratyush Patel; Minesh Patel; Konstantinos Kanellopoulos; Saugata Ghose; Rachata Ausavarungnirun; Jr. Geraldo Francisco de Oliveira; Jonathan Appavoo; Vivek Seshadri; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2005.09748", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework\\u00a7r\\n\\n\\u00a78\\u00a7oNastaran Hajinazar\\nPratyush Patel\\nMinesh Patel\\n+ 6 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2005.09748\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 19 May 2020 20:40:54 GMT)\\u00a7r"}']}
{title:'Sinha et al. (§72020§r)', author: 'Saurabh Sinha; Xiaoqing Xu; Mudit Bhargava; Shidhartha Das; Brian Cline; Greg Yeric', display:{Lore:['[{"text": "arXiv:2005.10866", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStack up your chips: Betting on 3D integration to augment Moore\'s Law scaling\\u00a7r\\n\\n\\u00a78\\u00a7oSaurabh Sinha\\nXiaoqing Xu\\nMudit Bhargava\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2005.10866\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 May 2020 19:32:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 6 Figures, invited talk at S3S conference held in San Jose, October 2019\\u00a7r"}']}
{title:'Guo et al. (§72020§r)', author: 'Xuan Guo; Robert Mullins', display:{Lore:['[{"text": "arXiv:2005.11357", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerate Cycle-Level Full-System Simulation of Multi-Core RISC-V Systems with Binary Translation\\u00a7r\\n\\n\\u00a78\\u00a7oXuan Guo\\nRobert Mullins\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2005.11357\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 22 May 2020 19:24:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo be published in the Fourth Workshop on Computer Architecture Researchwith RISC-V\\u00a7r"}']}
{title:'Luo et al. (§72020§r)', author: 'Haocong Luo; Taha Shahroodi; Hasan Hassan; Minesh Patel; Abdullah Giray Yaglikci; Lois Orosa; Jisung Park; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2005.12775", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off\\u00a7r\\n\\n\\u00a78\\u00a7oHaocong Luo\\nTaha Shahroodi\\nHasan Hassan\\n+ 4 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2005.12775\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 26 May 2020 14:53:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis work is to appear at ISCA 2020\\u00a7r"}']}
{title:'Kim et al. (§72020§r)', author: 'Jeremie S. Kim; Minesh Patel; A. Giray Yaglikci; Hasan Hassan; Roknoddin Azizi; Lois Orosa; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2005.13121", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRevisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques\\u00a7r\\n\\n\\u00a78\\u00a7oJeremie S. Kim\\nMinesh Patel\\nA. Giray Yaglikci\\n+ 3 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2005.13121\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 29 May 2020 14:12:29 GMT)\\u00a7r"}']}
{title:'Pruett et al. (§72020§r)', author: 'Stephen Pruett; Yale Patt', display:{Lore:['[{"text": "arXiv:2005.14691", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDynamic Merge Point Prediction\\u00a7r\\n\\n\\u00a78\\u00a7oStephen Pruett\\nYale Patt\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2005.14691\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 29 May 2020 17:30:00 GMT)\\u00a7r"}']}
{title:'Végh (§72020§r)', author: 'János Végh', display:{Lore:['[{"text": "arXiv:2006.00532", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHow to extend the Single-Processor Paradigm to the Explicitly Many-Processor Approach\\u00a7r\\n\\n\\u00a78\\u00a7oJ\\u00e1nos V\\u00e9gh\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.00532\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 31 May 2020 14:31:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 4 figures\\u00a7r"}']}
{title:'Papadimitriou et al. (§72020§r)', author: 'George Papadimitriou; Athanasios Chatzidimitriou; Dimitris Gizopoulos; Vijay Janapa Reddi; Jingwen Leng; Behzad Salami; Osman S. Unsal; Adrian Cristal Kestelman', display:{Lore:['[{"text": "arXiv:2006.01049", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExceeding Conservative Limits: A Consolidated Analysis on Modern Hardware Margins\\u00a7r\\n\\n\\u00a78\\u00a7oGeorge Papadimitriou\\nAthanasios Chatzidimitriou\\nDimitris Gizopoulos\\n+ 4 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.01049\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TDMR.2020.2989813\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 1 Jun 2020 16:21:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication in IEEE Transactions on Deviceand Materials Reliability\\u00a7r"}']}
{title:'Ercan et al. (§72020§r)', author: 'Furkan Ercan; Thibaud Tonnellier; Carlo Condo; Warren J. Gross', display:{Lore:['[{"text": "arXiv:2006.02012", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOperation Merging for Hardware Implementations of Fast Polar Decoders\\u00a7r\\n\\n\\u00a78\\u00a7oFurkan Ercan\\nThibaud Tonnellier\\nCarlo Condo\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.02012\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/s11265-018-1413-4\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 3 Jun 2020 02:19:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 figures, 8 tables, 11 pages, published on November 3, 2018 in Journal of Signal Processing Systems (JSPS), vol. 91, pp. 995-1007\\u00a7r"}']}
{title:'Angerd et al. (§72020§r)', author: 'Alexandra Angerd; Erik Sintorn; Per Stenström', display:{Lore:['[{"text": "arXiv:2006.05693", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA GPU Register File using Static Data Compression\\u00a7r\\n\\n\\u00a78\\u00a7oAlexandra Angerd\\nErik Sintorn\\nPer Stenstr\\u00f6m\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.05693\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3404397.3404431\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 10 Jun 2020 07:24:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to ICPP\'20\\u00a7r"}']}
{title:'Chakraborty et al. (§72020§r)', author: 'Supriya Chakraborty; Abhishek Gupta; Manan Suri', display:{Lore:['[{"text": "arXiv:2006.05696", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUnified Characterization Platform for Emerging NVM Technology: Neural Network Application Benchmarking Using off-the-shelf NVM Chips\\u00a7r\\n\\n\\u00a78\\u00a7oSupriya Chakraborty\\nAbhishek Gupta\\nManan Suri\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.05696\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2020 IEEE International Symposium on Circuits and Systems (ISCAS)\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 10 Jun 2020 07:27:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at 2020 IEEE InternationalSymposium on Circuits and Systems (ISCAS)\\u00a7r"}']}
{title:'Ajirlou et al. (§72020§r)', author: 'Arash Fouman Ajirlou; Inna Partin-Vaisband', display:{Lore:['[{"text": "arXiv:2006.07450", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Unified Learning Platform for Dynamic Frequency Scaling in Pipelined Processors\\u00a7r\\n\\n\\u00a78\\u00a7oArash Fouman Ajirlou\\nInna Partin-Vaisband\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.07450\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 12 Jun 2020 20:07:06 GMT)\\u00a7r"}']}
{title:'Mbongue et al. (§72020§r)', author: 'Joel Mandebi Mbongue; Alex Shuping; Pankaj Bhowmik; Christophe Bobda', display:{Lore:['[{"text": "arXiv:2006.08026", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArchitecture Support for FPGA Multi-tenancy in the Cloud\\u00a7r\\n\\n\\u00a78\\u00a7oJoel Mandebi Mbongue\\nAlex Shuping\\nPankaj Bhowmik\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.08026\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 Jun 2020 21:27:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper was accepted as a full-paper (8pages) at the 31st IEEE International Conference on Application-specific Systems, Architecturesand Processors (ASAP 2020)\\u00a7r"}']}
{title:'Faldu (§72020§r)', author: 'Priyank Faldu', display:{Lore:['[{"text": "arXiv:2006.08487", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAddressing Variability in Reuse Prediction for Last-Level Caches\\u00a7r\\n\\n\\u00a78\\u00a7oPriyank Faldu\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.08487\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 15 Jun 2020 15:43:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPhD Thesis submitted to the School of Informatics, The University of Edinburgh (Advisor: Prof. Boris Grot, Examiners: Prof. Michael O\'Boyle and Dr. Gabriel Loh)\\u00a7r"}']}
{title:'Zhang et al. (§72020§r)', author: 'Jie Zhang; Myoungsoo Jung', display:{Lore:['[{"text": "arXiv:2006.08975", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lZnG: Architecting GPU Multi-Processors with New Flash for Scalable Data Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oJie Zhang\\nMyoungsoo Jung\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.08975\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 Jun 2020 08:07:21 GMT)\\u00a7r"}']}
{title:'Iordanou et al. (§72020§r)', author: 'Costas Iordanou; Vassos Soteriou; Konstantinos Aisopos', display:{Lore:['[{"text": "arXiv:2006.11025", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of a Near-Ideal Fault-Tolerant Routing Algorithm for Network-on-Chip-Based Multicores\\u00a7r\\n\\n\\u00a78\\u00a7oCostas Iordanou\\nVassos Soteriou\\nKonstantinos Aisopos\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.11025\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 19 Jun 2020 09:09:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 12 figures, 3 pictures. Journal format\\u00a7r"}']}
{title:'Choi et al. (§72020§r)', author: 'Jongouk Choi; Qingrui Liu; Changhee Jung', display:{Lore:['[{"text": "arXiv:2006.11479", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCompiler Directed Speculative Intermittent Computation\\u00a7r\\n\\n\\u00a78\\u00a7oJongouk Choi\\nQingrui Liu\\nChanghee Jung\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.11479\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 20 Jun 2020 02:50:12 GMT)\\u00a7r"}']}
{title:'Kim et al. (§72020§r)', author: 'Taeuk Kim; Safdar Jamil; Joongeon Park; Youngjae Kim', display:{Lore:['[{"text": "arXiv:2006.12133", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimizing Placement of Heap Memory Objects in Energy-Constrained Hybrid Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oTaeuk Kim\\nSafdar Jamil\\nJoongeon Park\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.12133\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 23 Jun 2020 01:28:19 GMT)\\u00a7r"}']}
{title:'Ensan et al. (§72020§r)', author: 'Sina Sayyah Ensan; Karthikeyan Nagarajan; Mohammad Nasim Imtia Khan; Swaroop Ghosh', display:{Lore:['[{"text": "arXiv:2006.13095", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSCARE: Side Channel Attack on In-Memory Computing for Reverse Engineering\\u00a7r\\n\\n\\u00a78\\u00a7oSina Sayyah Ensan\\nKarthikeyan Nagarajan\\nMohammad Nasim Imtia Khan\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.13095\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 23 Jun 2020 15:36:31 GMT)\\u00a7r"}']}
{title:'Asheim et al. (§72020§r)', author: 'Truls Asheim; Rakesh Kumar; Boris Grot', display:{Lore:['[{"text": "arXiv:2006.13547", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFetch-Directed Instruction Prefetching Revisited\\u00a7r\\n\\n\\u00a78\\u00a7oTruls Asheim\\nRakesh Kumar\\nBoris Grot\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.13547\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 24 Jun 2020 08:14:11 GMT)\\u00a7r"}']}
{title:'Stehle et al. (§72020§r)', author: 'Kevin Stehle; Günther Schindler; Holger Fröning', display:{Lore:['[{"text": "arXiv:2006.14008", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn the Difficulty of Designing Processor Arrays for Deep Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oKevin Stehle\\nG\\u00fcnther Schindler\\nHolger Fr\\u00f6ning\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.14008\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 24 Jun 2020 19:24:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 6 figures\\u00a7r"}']}
{title:'Schiavone et al. (§72020§r)', author: 'Pasquale Davide Schiavone; Davide Rossi; Alfio Di Mauro; Frank Gurkaynak; Timothy Saxe; Mao Wang; Ket Chong Yap; Luca Benini', display:{Lore:['[{"text": "arXiv:2006.14256", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArnold: an eFPGA-Augmented RISC-V SoC for Flexible and Low-Power IoT End-Nodes\\u00a7r\\n\\n\\u00a78\\u00a7oPasquale Davide Schiavone\\nDavide Rossi\\nAlfio Di Mauro\\n+ 4 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.14256\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Jun 2020 09:02:24 GMT)\\u00a7r"}']}
{title:'Jeon et al. (§72020§r)', author: 'Yeonsoo Jeon; Dongsuk Jeon', display:{Lore:['[{"text": "arXiv:2006.14317", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Fast Finite Field Multiplier for SIKE\\u00a7r\\n\\n\\u00a78\\u00a7oYeonsoo Jeon\\nDongsuk Jeon\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.14317\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 26 Nov 2020 05:31:39 GMT)\\u00a7r"}']}
{title:'Vadivel et al. (§72020§r)', author: 'Kanishkan Vadivel; Lorenzo Chelini; Ali BanaGozar; Gagandeep Singh; Stefano Corda; Roel Jordans; Henk Corporaal', display:{Lore:['[{"text": "arXiv:2007.00060", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTDO-CIM: Transparent Detection and Offloading for Computation In-memory\\u00a7r\\n\\n\\u00a78\\u00a7oKanishkan Vadivel\\nLorenzo Chelini\\nAli BanaGozar\\n+ 3 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.00060\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.23919/DATE48585.2020.9116464\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 Jun 2020 18:49:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oFull version of DATE2020 publication\\u00a7r"}']}
{title:'Unlu (§72020§r)', author: 'Hasan Unlu', display:{Lore:['[{"text": "arXiv:2007.01348", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Neural Network Deployment for Microcontroller\\u00a7r\\n\\n\\u00a78\\u00a7oHasan Unlu\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.01348\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 2 Jul 2020 19:21:05 GMT)\\u00a7r"}']}
{title:'Pasandi et al. (§72020§r)', author: 'Ghasem Pasandi; Mackenzie Peterson; Moises Herrera; Shahin Nazarian; Massoud Pedram', display:{Lore:['[{"text": "arXiv:2007.01465", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDeep-PowerX: A Deep Learning-Based Framework for Low-Power Approximate Logic Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oGhasem Pasandi\\nMackenzie Peterson\\nMoises Herrera\\nShahin Nazarian\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.01465\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3370748.3406555\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 Jul 2020 02:47:58 GMT)\\u00a7r"}']}
{title:'Mach et al. (§72020§r)', author: 'Stefan Mach; Fabian Schuiki; Florian Zaruba; Luca Benini', display:{Lore:['[{"text": "arXiv:2007.01530", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPnew: An Open-Source Multi-Format Floating-Point Unit Architecture for Energy-Proportional Transprecision Computing\\u00a7r\\n\\n\\u00a78\\u00a7oStefan Mach\\nFabian Schuiki\\nFlorian Zaruba\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.01530\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 Jul 2020 07:38:00 GMT)\\u00a7r"}']}
{title:'Ajirlou et al. (§72020§r)', author: 'Arash Fouman Ajirlou; Inna Partin-Vaisband', display:{Lore:['[{"text": "arXiv:2007.01820", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Machine Learning Pipeline Stage for Adaptive Frequency Adjustment\\u00a7r\\n\\n\\u00a78\\u00a7oArash Fouman Ajirlou\\nInna Partin-Vaisband\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.01820\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 2 Jul 2020 07:55:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 8 figures, 5 tables, IEEE transaction on computers. arXiv admin note: substantial text overlap with arXiv:2006.07450\\u00a7r"}']}
{title:'Wu (§72020§r)', author: 'Wo-Tak Wu', display:{Lore:['[{"text": "arXiv:2007.02242", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Ring Router Microarchitecture for NoCs\\u00a7r\\n\\n\\u00a78\\u00a7oWo-Tak Wu\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.02242\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 5 Jul 2020 05:51:00 GMT)\\u00a7r"}']}
{title:'Lowe-Power et al. (§72020§r)', author: 'Jason Lowe-Power; Abdul Mutaal Ahmad; Ayaz Akram; Mohammad Alian; Rico Amslinger; Matteo Andreozzi; Adrià Armejach; Nils Asmussen; Brad Beckmann; Srikant Bharadwaj; Gabe Black; Gedare Bloom; Bobby R. Bruce; Daniel Rodrigues Carvalho; Jeronimo Castrillon; Lizhong Chen; Nicolas Derumigny; Stephan Diestelhorst; Wendy Elsasser; Carlos Escuin; Marjan Fariborz; Amin Farmahini-Farahani; Pouya Fotouhi; Ryan Gambord; Jayneel Gandhi; Dibakar Gope; Thomas Grass; Anthony Gutierrez; Bagus Hanindhito; Andreas Hansson; Swapnil Haria; Austin Harris; Timothy Hayes; Adrian Herrera; Matthew Horsnell; Syed Ali Raza Jafri; Radhika Jagtap; Hanhwi Jang; Reiley Jeyapaul; Timothy M. Jones; Matthias Jung; Subash Kannoth; Hamidreza Khaleghzadeh; Yuetsu Kodama; Tushar Krishna; Tommaso Marinelli; Christian Menard; Andrea Mondelli; Miquel Moreto; Tiago Mück; Omar Naji; Krishnendra Nathella; Hoa Nguyen; Nikos Nikoleris; Lena E. Olson; Marc Orr; Binh Pham; Pablo Prieto; Trivikram Reddy; Alec Roelke; Mahyar Samani; Andreas Sandberg; Javier Setoain; Boris Shingarov; Matthew D. Sinclair; Tuan Ta; Rahul Thakur; Giacomo Travaglini; Michael Upton; Nilay Vaish; Ilias Vougioukas; William Wang; Zhengrong Wang; Norbert Wehn; Christian Weis; David A. Wood; Hongil Yoon; Éder F. Zulian', display:{Lore:['[{"text": "arXiv:2007.03152", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe gem5 Simulator: Version 20.0+\\u00a7r\\n\\n\\u00a78\\u00a7oJason Lowe-Power\\nAbdul Mutaal Ahmad\\nAyaz Akram\\n+ 74 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.03152\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 30 Sep 2020 02:35:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSource, comments, and feedback: https://github.com/darchr/gem5-20-paper\\u00a7r"}']}
{title:'Mojumder et al. (§72020§r)', author: 'Saiful A. Mojumder; Yifan Sun; Leila Delshadtehrani; Yenai Ma; Trinayan Baruah; José L. Abellán; John Kim; David Kaeli; Ajay Joshi', display:{Lore:['[{"text": "arXiv:2007.04292", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHALCONE : A Hardware-Level Timestamp-based Cache Coherence Scheme for Multi-GPU systems\\u00a7r\\n\\n\\u00a78\\u00a7oSaiful A. Mojumder\\nYifan Sun\\nLeila Delshadtehrani\\n+ 5 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.04292\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 8 Jul 2020 17:42:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 9 figures\\u00a7r"}']}
{title:'Bruschi et al. (§72020§r)', author: 'Nazareno Bruschi; Angelo Garofalo; Francesco Conti; Giuseppe Tagliavini; Davide Rossi', display:{Lore:['[{"text": "arXiv:2007.07759", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Mixed-Precision Quantized Neural Networks in Extreme-Edge Devices\\u00a7r\\n\\n\\u00a78\\u00a7oNazareno Bruschi\\nAngelo Garofalo\\nFrancesco Conti\\nGiuseppe Tagliavini\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.07759\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3387902.3394038\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 15 Jul 2020 15:34:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 6 figures, published in 17th ACM International Conference on Computing Frontiers (CF \'20), May 11\\u201313, 2020, Catania, Italy\\u00a7r"}']}
{title:'Juracy et al. (§72020§r)', author: 'Leonardo Rezende Juracy; Matheus Trevisan Moreira; Alexandre de Morais Amory; Fernando Gehm Moraes', display:{Lore:['[{"text": "arXiv:2007.07829", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey of Aging Monitors and Reconfiguration Techniques\\u00a7r\\n\\n\\u00a78\\u00a7oLeonardo Rezende Juracy\\nMatheus Trevisan Moreira\\nAlexandre de Morais Amory\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.07829\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 15 Jul 2020 16:52:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o19 pages, 65 references, 7 tables, 5 figures\\u00a7r"}']}
{title:'Lazarev et al. (§72020§r)', author: 'Nikita Lazarev; Neil Adit; Shaojie Xiang; Zhiru Zhang; Christina Delimitrou', display:{Lore:['[{"text": "arXiv:2007.08622", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDagger: Towards Efficient RPCs in Cloud Microservices with Near-Memory Reconfigurable NICs\\u00a7r\\n\\n\\u00a78\\u00a7oNikita Lazarev\\nNeil Adit\\nShaojie Xiang\\nZhiru Zhang\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.08622\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 11 Sep 2020 08:23:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 7 figures\\u00a7r"}']}
{title:'Di Mauro et al. (§72020§r)', author: 'Alfio Di Mauro; Francesco Conti; Pasquale Davide Schiavone; Davide Rossi; Luca Benini', display:{Lore:['[{"text": "arXiv:2007.08952", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAlways-On 674uW @ 4GOP/s Error Resilient Binary Neural Networks with Aggressive SRAM Voltage Scaling on a 22nm IoT End-Node\\u00a7r\\n\\n\\u00a78\\u00a7oAlfio Di Mauro\\nFrancesco Conti\\nPasquale Davide Schiavone\\nDavide Rossi\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.08952\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 17 Jul 2020 12:56:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to ISICAS2020 journal special issue\\u00a7r"}']}
{title:'Krishnakumar et al. (§72020§r)', author: 'Anish Krishnakumar; Samet E. Arda; A. Alper Goksoy; Sumit K. Mandal; Umit Y. Ogras; Anderson L. Sartor; Radu Marculescu', display:{Lore:['[{"text": "arXiv:2007.09361", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRuntime Task Scheduling using Imitation Learning for Heterogeneous Many-Core Systems\\u00a7r\\n\\n\\u00a78\\u00a7oAnish Krishnakumar\\nSamet E. Arda\\nA. Alper Goksoy\\n+ 3 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.09361\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2020.3012861\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 6 Aug 2020 23:37:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 12 figures, 8 tables. Accepted for publication in EmbeddedSystems Week CODES+ISSS 2020 (Special Issue in IEEE TCAD)\\u00a7r"}']}
{title:'Baharani et al. (§72020§r)', author: 'Mohammadreza Baharani; Ushma Sunil; Kaustubh Manohar; Steven Furgurson; Hamed Tabkhi', display:{Lore:['[{"text": "arXiv:2007.09490", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDeepDive: An Integrative Algorithm/Architecture Co-Design for Deep Separable Convolutional Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oMohammadreza Baharani\\nUshma Sunil\\nKaustubh Manohar\\nSteven Furgurson\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.09490\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 18 Jul 2020 17:50:01 GMT)\\u00a7r"}']}
{title:'Qureshi et al. (§72020§r)', author: 'Mahmood Azhar Qureshi; Arslan Munir', display:{Lore:['[{"text": "arXiv:2007.09578", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNeuroMAX: A High Throughput, Multi-Threaded, Log-Based Accelerator for Convolutional Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oMahmood Azhar Qureshi\\nArslan Munir\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.09578\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 19 Jul 2020 03:37:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo be published in ICCAD 2020\\u00a7r"}']}
{title:'Gu et al. (§72020§r)', author: 'Yongbin Gu; Wenxuan Wu; Yunfan Li; Lizhong Chen', display:{Lore:['[{"text": "arXiv:2007.09822", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUVMBench: A Comprehensive Benchmark Suite for Researching Unified Virtual Memory in GPUs\\u00a7r\\n\\n\\u00a78\\u00a7oYongbin Gu\\nWenxuan Wu\\nYunfan Li\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.09822\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 20 Oct 2020 21:51:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages\\u00a7r"}']}
{title:'Hall et al. (§72020§r)', author: 'Mathew Hall; Vaughn Betz', display:{Lore:['[{"text": "arXiv:2007.10451", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHPIPE: Heterogeneous Layer-Pipelined and Sparse-Aware CNN Inference for FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oMathew Hall\\nVaughn Betz\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.10451\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 20 Jul 2020 20:17:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 Pages, 11 Figures\\u00a7r"}']}
{title:'Chittamuru et al. (§72020§r)', author: 'Sai Vineel Reddy Chittamuru; Ishan G Thakkar; Sudeep Pasricha; Sairam Sri Vatsavai; Varun Bhat', display:{Lore:['[{"text": "arXiv:2007.10454", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploiting Process Variations to Secure Photonic NoC Architectures from Snooping Attacks\\u00a7r\\n\\n\\u00a78\\u00a7oSai Vineel Reddy Chittamuru\\nIshan G Thakkar\\nSudeep Pasricha\\nSairam Sri Vatsavai\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.10454\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 20 Jul 2020 20:31:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPre-Print: Accepted in IEEE TCAD Journal on July 16, 2020\\u00a7r"}']}
{title:'Wang et al. (§72020§r)', author: 'Xueyan Wang; Jianlei Yang; Yinglin Zhao; Yingjie Qi; Meichen Liu; Xingzhou Cheng; Xiaotao Jia; Xiaoming Chen; Gang Qu; Weisheng Zhao', display:{Lore:['[{"text": "arXiv:2007.10702", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTCIM: Triangle Counting Acceleration With Processing-In-MRAM Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oXueyan Wang\\nJianlei Yang\\nYinglin Zhao\\n+ 6 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.10702\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 Jul 2020 10:42:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7opublished on DAC2020\\u00a7r"}']}
{title:'Ling et al. (§72020§r)', author: 'Ming Ling; Xiaoqian Lu; Guangmin Wang; Jiancong Ge', display:{Lore:['[{"text": "arXiv:2007.11195", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalytical Modeling the Multi-Core Shared Cache Behavior with Considerations of Data-Sharing and Coherence\\u00a7r\\n\\n\\u00a78\\u00a7oMing Ling\\nXiaoqian Lu\\nGuangmin Wang\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.11195\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 17 Oct 2020 02:47:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe manuscript has been re-submitted to Microprocessors and Microsystems\\u00a7r"}']}
{title:'Chandra (§72020§r)', author: 'Mahesh Chandra', display:{Lore:['[{"text": "arXiv:2007.11976", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lComparative Analysis of Polynomial and Rational Approximations of Hyperbolic Tangent Function for VLSI Implementation\\u00a7r\\n\\n\\u00a78\\u00a7oMahesh Chandra\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.11976\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 24 Sep 2020 13:41:18 GMT)\\u00a7r"}']}
{title:'Chandra (§72020§r)', author: 'Mahesh Chandra', display:{Lore:['[{"text": "arXiv:2007.13516", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Implementation of Hyperbolic Tangent Function using Catmull-Rom Spline Interpolation\\u00a7r\\n\\n\\u00a78\\u00a7oMahesh Chandra\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.13516\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 13 Jul 2020 07:11:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 3 figures. arXiv admin note: substantial text overlap with arXiv:2007.11976\\u00a7r"}']}
{title:'Fu (§72020§r)', author: 'Yinjin Fu', display:{Lore:['[{"text": "arXiv:2007.13661", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCARAM: A Content-Aware Hybrid PCM/DRAM Main Memory System Framework\\u00a7r\\n\\n\\u00a78\\u00a7oYinjin Fu\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.13661\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 27 Jul 2020 16:15:39 GMT)\\u00a7r"}']}
{title:'Di Mauro et al. (§72020§r)', author: 'Alfio Di Mauro; Davide Rossi; Antonio Pullini; Philippe Flatresse; Luca Benini', display:{Lore:['[{"text": "arXiv:2007.13667", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPerformance-Aware Predictive-Model-Based On-Chip Body-Bias Regulation Strategy for an ULP Multi-Core Cluster in 28nm UTBB FD-SOI\\u00a7r\\n\\n\\u00a78\\u00a7oAlfio Di Mauro\\nDavide Rossi\\nAntonio Pullini\\nPhilippe Flatresse\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.13667\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.vlsi.2019.12.006\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIntegration, Volume 72, 2020, Pages 194-207\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 27 Jul 2020 16:22:11 GMT)\\u00a7r"}']}
{title:'Kiningham et al. (§72020§r)', author: 'Kevin Kiningham; Christopher Re; Philip Levis', display:{Lore:['[{"text": "arXiv:2007.13828", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGRIP: A Graph Neural Network Accelerator Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oKevin Kiningham\\nChristopher Re\\nPhilip Levis\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.13828\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 30 Jul 2020 07:55:13 GMT)\\u00a7r"}']}
{title:'Vega et al. (§72020§r)', author: 'Augusto Vega; Aporva Amarnath; John-David Wellman; Hiwot Kassa; Subhankar Pal; Hubertus Franke; Alper Buyuktosunoglu; Ronald Dreslinski; Pradip Bose', display:{Lore:['[{"text": "arXiv:2007.14371", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSTOMP: A Tool for Evaluation of Scheduling Policies in Heterogeneous Multi-Processors\\u00a7r\\n\\n\\u00a78\\u00a7oAugusto Vega\\nAporva Amarnath\\nJohn-David Wellman\\n+ 5 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.14371\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 28 Jul 2020 17:29:38 GMT)\\u00a7r"}']}
{title:'Kim et al. (§72020§r)', author: 'Sunwoo Kim; Jooho Wang; Youngho Seo; Sanghun Lee; Yeji Park; Sungkyung Park; Chester Sungchung Park', display:{Lore:['[{"text": "arXiv:2007.14897", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTransaction-level Model Simulator for Communication-Limited Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oSunwoo Kim\\nJooho Wang\\nYoungho Seo\\n+ 3 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.14897\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 29 Jul 2020 15:13:47 GMT)\\u00a7r"}']}
{title:'Ercan et al. (§72020§r)', author: 'Furkan Ercan; Warren J. Gross', display:{Lore:['[{"text": "arXiv:2007.15647", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast Thresholded SC-Flip Decoding of Polar Codes\\u00a7r\\n\\n\\u00a78\\u00a7oFurkan Ercan\\nWarren J. Gross\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.15647\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 30 Jul 2020 17:58:41 GMT)\\u00a7r"}']}
{title:'Tan et al. (§72020§r)', author: 'Bochen Tan; Jason Cong', display:{Lore:['[{"text": "arXiv:2007.15671", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75quant-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimal Layout Synthesis for Quantum Computing\\u00a7r\\n\\n\\u00a78\\u00a7oBochen Tan\\nJason Cong\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.15671\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3400302.3415620\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 30 Jul 2020 18:05:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oto appear in ICCAD\'20\\u00a7r"}']}
{title:'Mathur et al. (§72020§r)', author: 'Rahul Mathur; Chien-Ju Chao; Rossana Liu; Nikhil Tadepalli; Pranavi Chandupatla; Shawn Hung; Xiaoqing Xu; Saurabh Sinha; Jaydeep Kulkarni', display:{Lore:['[{"text": "arXiv:2007.16179", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThermal Analysis of a 3D Stacked High-Performance Commercial Microprocessor using Face-to-Face Wafer Bonding Technology\\u00a7r\\n\\n\\u00a78\\u00a7oRahul Mathur\\nChien-Ju Chao\\nRossana Liu\\n+ 5 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.16179\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 31 Jul 2020 17:08:09 GMT)\\u00a7r"}']}
{title:'Nguyen et al. (§72020§r)', author: 'Marie Nguyen; Nathan Serafin; James C. Hoe', display:{Lore:['[{"text": "arXiv:2008.00062", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPartial Reconfiguration for Design Optimization\\u00a7r\\n\\n\\u00a78\\u00a7oMarie Nguyen\\nNathan Serafin\\nJames C. Hoe\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.00062\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 31 Jul 2020 20:07:15 GMT)\\u00a7r"}']}
{title:'Donyanavard et al. (§72020§r)', author: 'Bryan Donyanavard; Amir M. Rahmani; Axel Jantsch; Onur Mutlu; Nikil Dutt', display:{Lore:['[{"text": "arXiv:2008.00095", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIntelligent Management of Mobile Systems through Computational Self-Awareness\\u00a7r\\n\\n\\u00a78\\u00a7oBryan Donyanavard\\nAmir M. Rahmani\\nAxel Jantsch\\nOnur Mutlu\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.00095\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 31 Jul 2020 21:40:39 GMT)\\u00a7r"}']}
{title:'Kommareddy et al. (§72020§r)', author: 'Vamsee Reddy Kommareddy; Clayton Hughes; Simon David Hammond; Amro Awad', display:{Lore:['[{"text": "arXiv:2008.00171", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDeACT: Architecture-Aware Virtual Memory Support for Fabric Attached Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oVamsee Reddy Kommareddy\\nClayton Hughes\\nSimon David Hammond\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.00171\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 1 Aug 2020 05:06:32 GMT)\\u00a7r"}']}
{title:'Eris et al. (§72020§r)', author: 'Furkan Eris; Sadullah Canakci; Cansu Demirkiran; Ajay Joshi', display:{Lore:['[{"text": "arXiv:2008.00176", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCustom Tailored Suite of Random Forests for Prefetcher Adaptation\\u00a7r\\n\\n\\u00a78\\u00a7oFurkan Eris\\nSadullah Canakci\\nCansu Demirkiran\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.00176\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 1 Aug 2020 05:43:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 4 figures\\u00a7r"}']}
{title:'Kulkarni et al. (§72020§r)', author: 'Neeraj Kulkarni; Gonzalo Gonzalez-Pumariega; Amulya Khurana; Christine Shoemaker; Christina Delimitrou; David Albonesi', display:{Lore:['[{"text": "arXiv:2008.00329", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCuttleSys: Data-Driven Resource Management forInteractive Applications on Reconfigurable Multicores\\u00a7r\\n\\n\\u00a78\\u00a7oNeeraj Kulkarni\\nGonzalo Gonzalez-Pumariega\\nAmulya Khurana\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.00329\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 1 Aug 2020 20:00:19 GMT)\\u00a7r"}']}
{title:'Chen et al. (§72020§r)', author: 'Guojin Chen; Wanli Chen; Yuzhe Ma; Haoyu Yang; Bei Yu', display:{Lore:['[{"text": "arXiv:2008.00806", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDAMO: Deep Agile Mask Optimization for Full Chip Scale\\u00a7r\\n\\n\\u00a78\\u00a7oGuojin Chen\\nWanli Chen\\nYuzhe Ma\\nHaoyu Yang\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.00806\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3400302.3415705\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 16 Nov 2020 10:08:58 GMT)\\u00a7r"}']}
{title:'Alser et al. (§72020§r)', author: 'Mohammed Alser; Zülal Bingöl; Damla Senol Cali; Jeremie Kim; Saugata Ghose; Can Alkan; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2008.00961", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7bq-bio.GN\\u00a7r, \\u00a7cstat.CO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Genome Analysis: A Primer on an Ongoing Journey\\u00a7r\\n\\n\\u00a78\\u00a7oMohammed Alser\\nZ\\u00fclal Bing\\u00f6l\\nDamla Senol Cali\\n+ 3 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.00961\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MM.2020.3013728\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Micro, Volume: 40, Issue: 5, Sept.-Oct. 1 2020\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 22 Sep 2020 08:37:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis is an extended and updated version of a paper published in IEEEMicro, vol. 40, no. 5, pp. 65-75, 1 Sept.-Oct. 2020, https://doi.org/10.1109/MM.2020.3013728\\u00a7r"}']}
{title:'Darvishi (§72020§r)', author: 'Mostafa Darvishi', display:{Lore:['[{"text": "arXiv:2008.01869", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimum Reconfiguration of Routing Interconnection Network in APSoC Fabrics\\u00a7r\\n\\n\\u00a78\\u00a7oMostafa Darvishi\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.01869\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 4 Aug 2020 22:37:04 GMT)\\u00a7r"}']}
{title:'Chandra (§72020§r)', author: 'Mahesh Chandra', display:{Lore:['[{"text": "arXiv:2008.02078", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Novel Method for Scalable VLSI Implementation of Hyperbolic Tangent Function\\u00a7r\\n\\n\\u00a78\\u00a7oMahesh Chandra\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.02078\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MDAT.2021.3063308\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Design and Test; 2021\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 27 Jul 2020 04:57:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: text overlapwith arXiv:2007.11976 and arXiv:2007.13516\\u00a7r"}']}
{title:'Mojumder et al. (§72020§r)', author: 'Saiful A. Mojumder; Yifan Sun; Leila Delshadtehrani; Yenai Ma; Trinayan Baruah; José L. Abellán; John Kim; David Kaeli; Ajay Joshi', display:{Lore:['[{"text": "arXiv:2008.02300", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMGPU-TSM: A Multi-GPU System with Truly Shared Memory\\u00a7r\\n\\n\\u00a78\\u00a7oSaiful A. Mojumder\\nYifan Sun\\nLeila Delshadtehrani\\n+ 5 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.02300\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 8 Aug 2020 04:52:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 3 figures\\u00a7r"}']}
{title:'Mayannavar et al. (§72020§r)', author: 'Shilpa Mayannavar; Uday Wali', display:{Lore:['[{"text": "arXiv:2008.02584", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of Reconfigurable Multi-Operand Adder for Massively Parallel Processing\\u00a7r\\n\\n\\u00a78\\u00a7oShilpa Mayannavar\\nUday Wali\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.02584\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 7 Aug 2020 15:08:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o26 pages, 18 figures, 4 tables\\u00a7r"}']}
{title:'Lou et al. (§72020§r)', author: 'Qian Lou; Sarath Janga; Lei Jiang', display:{Lore:['[{"text": "arXiv:2008.03107", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHelix: Algorithm/Architecture Co-design for Accelerating Nanopore Genome Base-calling\\u00a7r\\n\\n\\u00a78\\u00a7oQian Lou\\nSarath Janga\\nLei Jiang\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.03107\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 4 Aug 2020 22:17:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 26 figures, The 29th International Conference on ParallelArchitectures and Compilation Techniques (PACT\'20)\\u00a7r"}']}
{title:'Hossen et al. (§72020§r)', author: 'Md Obaidul Hossen; Yang Zhang; Hesam Fathi Moghadam; Yue Zhang; Michael Dayringer; Muhannad S Bakir', display:{Lore:['[{"text": "arXiv:2008.03124", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign Space Exploration of Power Delivery For Advanced Packaging Technologies\\u00a7r\\n\\n\\u00a78\\u00a7oMd Obaidul Hossen\\nYang Zhang\\nHesam Fathi Moghadam\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.03124\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 10 Jul 2020 17:56:02 GMT)\\u00a7r"}']}
{title:'Lee et al. (§72020§r)', author: 'Kyeongho Lee; Jinho Jeong; Sungsoo Cheon; Woong Choi; Jongsun Park', display:{Lore:['[{"text": "arXiv:2008.03378", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBit Parallel 6T SRAM In-memory Computing with Reconfigurable Bit-Precision\\u00a7r\\n\\n\\u00a78\\u00a7oKyeongho Lee\\nJinho Jeong\\nSungsoo Cheon\\nWoong Choi\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.03378\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2020 Design Automation Conference\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 3 Aug 2020 12:09:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages\\u00a7r"}']}
{title:'Zuo et al. (§72020§r)', author: 'Pengfei Zuo; Yu Hua; Ling Liang; Xinfeng Xie; Xing Hu; Yuan Xie', display:{Lore:['[{"text": "arXiv:2008.03752", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSEALing Neural Network Models in Secure Deep Learning Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oPengfei Zuo\\nYu Hua\\nLing Liang\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.03752\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 9 Aug 2020 15:53:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 15 figures\\u00a7r"}']}
{title:'Patel et al. (§72020§r)', author: 'Saavan Patel; Lili Chen; Philip Canoza; Sayeef Salahuddin', display:{Lore:['[{"text": "arXiv:2008.04436", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75physics.comp-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIsing Model Optimization Problems on a FPGA Accelerated Restricted Boltzmann Machine\\u00a7r\\n\\n\\u00a78\\u00a7oSaavan Patel\\nLili Chen\\nPhilip Canoza\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.04436\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 14 Oct 2020 17:00:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o17 pages, 9 figures, 1 table\\u00a7r"}']}
{title:'Balasubramanian et al. (§72020§r)', author: 'P Balasubramanian; D L Maskell; N E Mastorakis', display:{Lore:['[{"text": "arXiv:2008.05685", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArea Optimized Quasi Delay Insensitive Majority Voter for TMR Applications\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nD L Maskell\\nN E Mastorakis\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.05685\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of IEEE 3rd European Conference on Electrical\\n  Engineering and Computer Science, pp. 37-44, 2019, Athens, Greece\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 13 Aug 2020 04:21:49 GMT)\\u00a7r"}']}
{title:'Mutlu (§72020§r)', author: 'Onur Mutlu', display:{Lore:['[{"text": "arXiv:2008.06112", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIntelligent Architectures for Intelligent Machines\\u00a7r\\n\\n\\u00a78\\u00a7oOnur Mutlu\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.06112\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 13 Aug 2020 21:06:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in VLSI DAT/TSA2020 conference proceedings as a plenary keynote paper\\u00a7r"}']}
{title:'Angizi et al. (§72020§r)', author: 'Shaahin Angizi; Naima Ahmed Fahmi; Wei Zhang; Deliang Fan', display:{Lore:['[{"text": "arXiv:2008.06177", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPANDA: Processing-in-MRAM Accelerated De Bruijn Graph based DNA Assembly\\u00a7r\\n\\n\\u00a78\\u00a7oShaahin Angizi\\nNaima Ahmed Fahmi\\nWei Zhang\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.06177\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 14 Aug 2020 03:30:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 15 figures\\u00a7r"}']}
{title:'Zaruba et al. (§72020§r)', author: 'Florian Zaruba; Fabian Schuiki; Luca Benini', display:{Lore:['[{"text": "arXiv:2008.06502", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lManticore: A 4096-core RISC-V Chiplet Architecture for Ultra-efficient Floating-point Computing\\u00a7r\\n\\n\\u00a78\\u00a7oFlorian Zaruba\\nFabian Schuiki\\nLuca Benini\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.06502\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 20 Nov 2020 14:06:25 GMT)\\u00a7r"}']}
{title:'Crafton et al. (§72020§r)', author: 'Brian Crafton; Samuel Spetalnick; Gauthaman Murali; Tushar Krishna; Sung-Kyu Lim; Arijit Raychowdhury', display:{Lore:['[{"text": "arXiv:2008.06741", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBreaking Barriers: Maximizing Array Utilization for Compute In-Memory Fabrics\\u00a7r\\n\\n\\u00a78\\u00a7oBrian Crafton\\nSamuel Spetalnick\\nGauthaman Murali\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.06741\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 15 Aug 2020 15:49:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 9 figures, conference paper\\u00a7r"}']}
{title:'Rai et al. (§72020§r)', author: 'Siddharth Rai; Trevor E. Carlson', display:{Lore:['[{"text": "arXiv:2008.07171", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCARGO : Context Augmented Critical Region Offload for Network-bound datacenter Workloads\\u00a7r\\n\\n\\u00a78\\u00a7oSiddharth Rai\\nTrevor E. Carlson\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.07171\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 17 Aug 2020 09:21:40 GMT)\\u00a7r"}']}
{title:'Gan et al. (§72020§r)', author: 'Yiming Gan; Yuxian Qiu; Jingwen Leng; Minyi Guo; Yuhao Zhu', display:{Lore:['[{"text": "arXiv:2008.09954", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPtolemy: Architecture Support for Robust Deep Learning\\u00a7r\\n\\n\\u00a78\\u00a7oYiming Gan\\nYuxian Qiu\\nJingwen Leng\\nMinyi Guo\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.09954\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 23 Aug 2020 04:04:01 GMT)\\u00a7r"}']}
{title:'Qureshi et al. (§72020§r)', author: 'Zaid Qureshi; Vikram Sharma Mailthody; Seung Won Min; I-Hsin Chung; Jinjun Xiong; Wen-mei Hwu', display:{Lore:['[{"text": "arXiv:2008.10169", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTearing Down the Memory Wall\\u00a7r\\n\\n\\u00a78\\u00a7oZaid Qureshi\\nVikram Sharma Mailthody\\nSeung Won Min\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.10169\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 24 Aug 2020 03:07:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSRC Techcon 2020 paper. Discusses vision of GPU-Centric architecture, Erudite\\u00a7r"}']}
{title:'Nikov et al. (§72020§r)', author: 'Kris Nikov; Jose L. Nunez-Yanez; Matthew Horsnell', display:{Lore:['[{"text": "arXiv:2008.10604", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEvaluation of hybrid run-time power models for the ARM big.LITTLE architecture\\u00a7r\\n\\n\\u00a78\\u00a7oKris Nikov\\nJose L. Nunez-Yanez\\nMatthew Horsnell\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.10604\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/EUC.2015.32\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2015 IEEE 13th International Conference on Embedded and Ubiquitous\\n  Computing, Porto, 2015, pp. 205-210\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 24 Aug 2020 15:30:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 8 fugures. 2015 IEEE 13th InternationalConference on Embedded and Ubiquitous Computing\\u00a7r"}']}
{title:'Dhar et al. (§72020§r)', author: 'Tonmoy Dhar; Kishor Kunal; Yaguang Li; Meghna Madhusudan; Jitesh Poojary; Arvind K. Sharma; Wenbin Xu; Steven M. Burns; Ramesh Harjani; Jiang Hu; Desmond A. Kirkpatrick; Parijat Mukherjee; Sachin S. Sapatnekar; Soner Yaldiz', display:{Lore:['[{"text": "arXiv:2008.10682", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lALIGN: A System for Automating Analog Layout\\u00a7r\\n\\n\\u00a78\\u00a7oTonmoy Dhar\\nKishor Kunal\\nYaguang Li\\n+ 10 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.10682\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 24 Aug 2020 20:03:10 GMT)\\u00a7r"}']}
{title:'Gonzalez et al. (§72020§r)', author: 'Jorge Gonzalez; Alexander Gazman; Maarten Hattink; Mauricio G. Palma; Meisam Bahadori; Ruth Rubio-Noriega; Lois Orosa; Madeleine Glick; Onur Mutlu; Keren Bergman; Rodolfo Azevedo', display:{Lore:['[{"text": "arXiv:2008.10802", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptically Connected Memory for Disaggregated Data Centers\\u00a7r\\n\\n\\u00a78\\u00a7oJorge Gonzalez\\nAlexander Gazman\\nMaarten Hattink\\n+ 7 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.10802\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 25 Aug 2020 03:58:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis work is to appear at SBAC-PAD 2020\\u00a7r"}']}
{title:'Huang et al. (§72020§r)', author: 'Chao-Hsuan Huang; Ishan G Thakkar', display:{Lore:['[{"text": "arXiv:2008.11367", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMitigating the Latency-Area Tradeoffs for DRAM Design with Coarse-Grained Monolithic 3D (M3D) Integration\\u00a7r\\n\\n\\u00a78\\u00a7oChao-Hsuan Huang\\nIshan G Thakkar\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.11367\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 26 Aug 2020 03:55:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted in ICCD 2020\\u00a7r"}']}
{title:'Bhattacharjya et al. (§72020§r)', author: 'Rajat Bhattacharjya; Vishesh Mishra; Saurabh Singh; Kaustav Goswami; Dip Sankar Banerjee', display:{Lore:['[{"text": "arXiv:2008.11591", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Approximate Carry Estimating Simultaneous Adder with Rectification\\u00a7r\\n\\n\\u00a78\\u00a7oRajat Bhattacharjya\\nVishesh Mishra\\nSaurabh Singh\\nKaustav Goswami\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.11591\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3386263.3406928\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 26 Aug 2020 14:47:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear at the 30th ACM Great Lakes Symposium on VLSI\\u00a7r"}']}
{title:'Zhang et al. (§72020§r)', author: 'Yewei Zhang; Kejie Huang; Rui Xiao; Haibin Shen', display:{Lore:['[{"text": "arXiv:2008.11669", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn 8-bit In Resistive Memory Computing Core with Regulated Passive Neuron and Bit Line Weight Mapping\\u00a7r\\n\\n\\u00a78\\u00a7oYewei Zhang\\nKejie Huang\\nRui Xiao\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.11669\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 26 Aug 2020 16:50:37 GMT)\\u00a7r"}']}
{title:'Arcas-Abella et al. (§72020§r)', author: 'Oriol Arcas-Abella; Abhinav Agarwal', display:{Lore:['[{"text": "arXiv:2008.13430", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArchitectural Analysis of FPGA Technology Impact\\u00a7r\\n\\n\\u00a78\\u00a7oOriol Arcas-Abella\\nAbhinav Agarwal\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.13430\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 31 Aug 2020 08:41:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 4 figures\\u00a7r"}']}
{title:'Sankaranarayanan et al. (§72020§r)', author: 'Karthik Sankaranarayanan; Chit-Kwan Lin; Gautham Chinya', display:{Lore:['[{"text": "arXiv:2009.00202", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHelper Without Threads: Customized Prefetching for Delinquent Irregular Loads\\u00a7r\\n\\n\\u00a78\\u00a7oKarthik Sankaranarayanan\\nChit-Kwan Lin\\nGautham Chinya\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.00202\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 1 Sep 2020 03:22:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 10 figures\\u00a7r"}']}
{title:'Nagar et al. (§72020§r)', author: 'Mitul S Nagar; Haresh A Suthar; Chintan Panchal', display:{Lore:['[{"text": "arXiv:2009.00223", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRISC micrprocessor verification\\u00a7r\\n\\n\\u00a78\\u00a7oMitul S Nagar\\nHaresh A Suthar\\nChintan Panchal\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.00223\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational conference on Knowledge analysis ans research in\\n  engineering technology and science 2012\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 1 Sep 2020 04:48:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 7 images ans a table. ISBN No: 978-81-906220-3 -5\\u00a7r"}']}
{title:'Frank et al. (§72020§r)', author: 'Michael P. Frank; Robert W. Brocato; Brian D. Tierney; Nancy A. Missert; Alexander H. Hsia', display:{Lore:['[{"text": "arXiv:2009.00448", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReversible Computing with Fast, Fully Static, Fully Adiabatic CMOS\\u00a7r\\n\\n\\u00a78\\u00a7oMichael P. Frank\\nRobert W. Brocato\\nBrian D. Tierney\\nNancy A. Missert\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.00448\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 2 Sep 2020 15:47:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 9 figures, submitted to the IEEE International Conference on Rebooting Computing (ICRC 2020)\\u00a7r"}']}
{title:'Nair et al. (§72020§r)', author: 'Harideep Nair; John Paul Shen; James E. Smith', display:{Lore:['[{"text": "arXiv:2009.00457", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDirect CMOS Implementation of Neuromorphic Temporal Neural Networks for Sensory Processing\\u00a7r\\n\\n\\u00a78\\u00a7oHarideep Nair\\nJohn Paul Shen\\nJames E. Smith\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.00457\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 27 Aug 2020 20:36:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmission Under Review for an IEEE Conference\\u00a7r"}']}
{title:'Bakhshalipour et al. (§72020§r)', author: 'Mohammad Bakhshalipour; Mehran Shakerinava; Fatemeh Golshan; Ali Ansari; Pejman Lotfi-Karman; Hamid Sarbazi-Azad', display:{Lore:['[{"text": "arXiv:2009.00715", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey on Recent Hardware Data Prefetching Approaches with An Emphasis on Servers\\u00a7r\\n\\n\\u00a78\\u00a7oMohammad Bakhshalipour\\nMehran Shakerinava\\nFatemeh Golshan\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.00715\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 1 Sep 2020 21:16:51 GMT)\\u00a7r"}']}
{title:'Mahmoud et al. (§72020§r)', author: 'Mostafa Mahmoud; Isak Edo; Ali Hadi Zadeh; Omar Mohamed Awad; Gennady Pekhimenko; Jorge Albericio; Andreas Moshovos', display:{Lore:['[{"text": "arXiv:2009.00748", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTensorDash: Exploiting Sparsity to Accelerate Deep Neural Network Training and Inference\\u00a7r\\n\\n\\u00a78\\u00a7oMostafa Mahmoud\\nIsak Edo\\nAli Hadi Zadeh\\n+ 3 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.00748\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MICRO50266.2020.00069\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 1 Sep 2020 23:39:35 GMT)\\u00a7r"}']}
{title:'Lin et al. (§72020§r)', author: 'Zhe Lin; Jieru Zhao; Sharad Sinha; Wei Zhang', display:{Lore:['[{"text": "arXiv:2009.00871", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHL-Pow: A Learning-Based Power Modeling Framework for High-Level Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oZhe Lin\\nJieru Zhao\\nSharad Sinha\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.00871\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ASP-DAC47756.2020.9045442\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 2 Sep 2020 07:45:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7opublished as a conference paper in ASP-DAC 2020\\u00a7r"}']}
{title:'Bhattacharjee et al. (§72020§r)', author: 'Debjyoti Bhattacharjee; Anupam Chattopadhyay; Srijit Dutta; Ronny Ronen; Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:2009.00881", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCONTRA: Area-Constrained Technology Mapping Framework For Memristive Memory Processing Unit\\u00a7r\\n\\n\\u00a78\\u00a7oDebjyoti Bhattacharjee\\nAnupam Chattopadhyay\\nSrijit Dutta\\nRonny Ronen\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.00881\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 2 Sep 2020 08:12:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages\\u00a7r"}']}
{title:'Mantovani et al. (§72020§r)', author: 'Paolo Mantovani; Davide Giri; Giuseppe Di Guglielmo; Luca Piccolboni; Joseph Zuckerman; Emilio G. Cota; Michele Petracca; Christian Pilato; Luca P. Carloni', display:{Lore:['[{"text": "arXiv:2009.01178", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAgile SoC Development with Open ESP\\u00a7r\\n\\n\\u00a78\\u00a7oPaolo Mantovani\\nDavide Giri\\nGiuseppe Di Guglielmo\\n+ 5 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.01178\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3400302.3415753\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 2 Sep 2020 16:38:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oInvited Paper at the 2020 International Conference On Computer Aided Design (ICCAD) - Special Session on OpensourceTools and Platforms for Agile Development of Specialized Architectures\\u00a7r"}']}
{title:'Lin et al. (§72020§r)', author: 'Zhe Lin; Sharad Sinha; Wei Zhang', display:{Lore:['[{"text": "arXiv:2009.01432", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Ensemble Learning Approach for In-situ Monitoring of FPGA Dynamic Power\\u00a7r\\n\\n\\u00a78\\u00a7oZhe Lin\\nSharad Sinha\\nWei Zhang\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.01432\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2018.2859248\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 3 Sep 2020 03:39:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7opublished as a journal (TCAD) paper in2018\\u00a7r"}']}
{title:'Lin et al. (§72020§r)', author: 'Zhe Lin; Wei Zhang; Sharad Sinha', display:{Lore:['[{"text": "arXiv:2009.01434", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDecision Tree Based Hardware Power Monitoring for Run Time Dynamic Power Management in FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oZhe Lin\\nWei Zhang\\nSharad Sinha\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.01434\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.23919/FPL.2017.8056832\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 3 Sep 2020 03:46:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7opublished as a conference paper in FPL 2017\\u00a7r"}']}
{title:'Lin et al. (§72020§r)', author: 'Zhe Lin; Sharad Sinha; Hao Liang; Liang Feng; Wei Zhang', display:{Lore:['[{"text": "arXiv:2009.01441", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lScalable Light-Weight Integration of FPGA Based Accelerators with Chip Multi-Processors\\u00a7r\\n\\n\\u00a78\\u00a7oZhe Lin\\nSharad Sinha\\nHao Liang\\nLiang Feng\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.01441\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TMSCS.2017.2754378\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 3 Sep 2020 04:02:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7opublished as a journal (TMSCS) paper in 2018\\u00a7r"}']}
{title:'Kao et al. (§72020§r)', author: 'Sheng-Chun Kao; Geonhwa Jeong; Tushar Krishna', display:{Lore:['[{"text": "arXiv:2009.02010", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lConfuciuX: Autonomous Hardware Resource Assignment for DNN Accelerators using Reinforcement Learning\\u00a7r\\n\\n\\u00a78\\u00a7oSheng-Chun Kao\\nGeonhwa Jeong\\nTushar Krishna\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.02010\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 4 Sep 2020 04:59:26 GMT)\\u00a7r"}']}
{title:'Liu et al. (§72020§r)', author: 'Zhi-Gang Liu; Paul N. Whatmough; Matthew Mattina', display:{Lore:['[{"text": "arXiv:2009.02381", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSparse Systolic Tensor Array for Efficient CNN Hardware Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oZhi-Gang Liu\\nPaul N. Whatmough\\nMatthew Mattina\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.02381\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 12 Oct 2020 21:43:36 GMT)\\u00a7r"}']}
{title:'Bagherzadeh et al. (§72020§r)', author: 'Javad Bagherzadeh; Vishishtha Bothra; Disha Gujar; Sugandha Gupta; Jinal Shah', display:{Lore:['[{"text": "arXiv:2009.03468", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lQuad-Core RSA Processor with Countermeasure Against Power Analysis Attacks\\u00a7r\\n\\n\\u00a78\\u00a7oJavad Bagherzadeh\\nVishishtha Bothra\\nDisha Gujar\\nSugandha Gupta\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.03468\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 Sep 2020 00:42:53 GMT)\\u00a7r"}']}
{title:'Gabbay et al. (§72020§r)', author: 'Freddy Gabbay; Avi Mendelson', display:{Lore:['[{"text": "arXiv:2009.03945", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAsymmetric Aging Effect on Modern Microprocessors\\u00a7r\\n\\n\\u00a78\\u00a7oFreddy Gabbay\\nAvi Mendelson\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.03945\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 Sep 2020 18:56:14 GMT)\\u00a7r"}']}
{title:'Bhanushali et al. (§72020§r)', author: 'Kirti Bhanushali; Chinmay Tembe; W. Rhett Davis', display:{Lore:['[{"text": "arXiv:2009.04600", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDevelopment of a Predictive Process Design kit for15-nm FinFETs: FreePDK15\\u00a7r\\n\\n\\u00a78\\u00a7oKirti Bhanushali\\nChinmay Tembe\\nW. Rhett Davis\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.04600\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 9 Sep 2020 23:39:10 GMT)\\u00a7r"}']}
{title:'Ravi et al. (§72020§r)', author: 'Gokul Subramanian Ravi; Ramon Bertran; Pradip Bose; Mikko Lipasti', display:{Lore:['[{"text": "arXiv:2009.04622", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMicroGrad: A Centralized Framework for Workload Cloning and Stress Testing\\u00a7r\\n\\n\\u00a78\\u00a7oGokul Subramanian Ravi\\nRamon Bertran\\nPradip Bose\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.04622\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 10 Sep 2020 01:10:44 GMT)\\u00a7r"}']}
{title:'Krishna et al. (§72020§r)', author: 'Suresh Krishna; Ravi Krishna', display:{Lore:['[{"text": "arXiv:2009.05230", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Recommender Systems via Hardware \\"scale-in\\"\\u00a7r\\n\\n\\u00a78\\u00a7oSuresh Krishna\\nRavi Krishna\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.05230\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 11 Sep 2020 04:51:14 GMT)\\u00a7r"}']}
{title:'Taheri et al. (§72020§r)', author: 'Mahdi Taheri; Saeideh Sheikhpour; Mohammad Saeed Ansari; Ali Mahani', display:{Lore:['[{"text": "arXiv:2009.05329", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDMR-based Technique for Fault Tolerant AES S-box Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oMahdi Taheri\\nSaeideh Sheikhpour\\nMohammad Saeed Ansari\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.05329\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 11 Sep 2020 10:35:34 GMT)\\u00a7r"}']}
{title:'Zagieboylo et al. (§72020§r)', author: 'Drew Zagieboylo; G. Edward Suh; Andrew C. Myers', display:{Lore:['[{"text": "arXiv:2009.06789", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Cost of Software-Based Memory Management Without Virtual Memory\\u00a7r\\n\\n\\u00a78\\u00a7oDrew Zagieboylo\\nG. Edward Suh\\nAndrew C. Myers\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.06789\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 14 Sep 2020 23:28:30 GMT)\\u00a7r"}']}
{title:'Benhani et al. (§72020§r)', author: 'El Mehdi Benhani; Cuauhtemoc Mancillas Lopez; Lilian Bossuet', display:{Lore:['[{"text": "arXiv:2009.06896", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSecure Internal Communication of a Trustzone-Enabled Heterogeneous Soc Lightweight Encryption\\u00a7r\\n\\n\\u00a78\\u00a7oEl Mehdi Benhani\\nCuauhtemoc Mancillas Lopez\\nLilian Bossuet\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.06896\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICFPT47387.2019.00037\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Conference on Field-Programmable Technology (ICFPT),\\n  Dec 2019, Tianjin, China. pp.239-242\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 15 Sep 2020 07:17:38 GMT)\\u00a7r"}']}
{title:'Cali et al. (§72020§r)', author: 'Damla Senol Cali; Gurpreet S. Kalsi; Zülal Bingöl; Can Firtina; Lavanya Subramanian; Jeremie S. Kim; Rachata Ausavarungnirun; Mohammed Alser; Juan Gomez-Luna; Amirali Boroumand; Anant Nori; Allison Scibisz; Sreenivas Subramoney; Can Alkan; Saugata Ghose; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2009.07692", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7bq-bio.GN\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oDamla Senol Cali\\nGurpreet S. Kalsi\\nZ\\u00fclal Bing\\u00f6l\\n+ 12 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.07692\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 16 Sep 2020 13:54:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in MICRO 2020\\u00a7r"}']}
{title:'Papadopoulos et al. (§72020§r)', author: 'Nikolaos Charalampos Papadopoulos; Vasileios Karakostas; Konstantinos Nikas; Nectarios Koziris; Dionisios N. Pnevmatikatos', display:{Lore:['[{"text": "arXiv:2009.07723", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Virtual Memory Research on RISC-V with a Configurable TLB Hierarchy for the Rocket Chip Generator\\u00a7r\\n\\n\\u00a78\\u00a7oNikolaos Charalampos Papadopoulos\\nVasileios Karakostas\\nKonstantinos Nikas\\nNectarios Koziris\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.07723\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 16 Sep 2020 14:48:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, Fourth Workshop on Computer Architecture Researchwith RISC-V (CARRV2020)\\u00a7r"}']}
{title:'Patel et al. (§72020§r)', author: 'Minesh Patel; Jeremie S. Kim; Taha Shahroodi; Hasan Hassan; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2009.07985", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBit-Exact ECC Recovery (BEER): Determining DRAM On-Die ECC Functions by Exploiting DRAM Data Retention Characteristics\\u00a7r\\n\\n\\u00a78\\u00a7oMinesh Patel\\nJeremie S. Kim\\nTaha Shahroodi\\nHasan Hassan\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.07985\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 17 Sep 2020 00:29:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the MICRO 2020 conference proceedings\\u00a7r"}']}
{title:'Singh et al. (§72020§r)', author: 'Gagandeep Singh; Dionysios Diamantopoulos; Christoph Hagleitner; Juan Gomez-Luna; Sander Stuijk; Onur Mutlu; Henk Corporaal', display:{Lore:['[{"text": "arXiv:2009.08241", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modeling\\u00a7r\\n\\n\\u00a78\\u00a7oGagandeep Singh\\nDionysios Diamantopoulos\\nChristoph Hagleitner\\n+ 3 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.08241\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 17 Sep 2020 12:46:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper appears in FPL 2020\\u00a7r"}']}
{title:'Wang et al. (§72020§r)', author: 'Yaohua Wang; Lois Orosa; Xiangjun Peng; Yang Guo; Saugata Ghose; Minesh Patel; Jeremie S. Kim; Juan Gómez Luna; Mohammad Sadrosadati; Nika Mansouri Ghiasi; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2009.08437", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching\\u00a7r\\n\\n\\u00a78\\u00a7oYaohua Wang\\nLois Orosa\\nXiangjun Peng\\n+ 7 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.08437\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 17 Sep 2020 17:35:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the MICRO 2020 conference proceedings\\u00a7r"}']}
{title:'Chhabria et al. (§72020§r)', author: 'Vidya A. Chhabria; Vipul Ahuja; Ashwath Prabhu; Nikhil Patil; Palkesh Jain; Sachin S. Sapatnekar', display:{Lore:['[{"text": "arXiv:2009.09009", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThermal and IR Drop Analysis Using Convolutional Encoder-Decoder Networks\\u00a7r\\n\\n\\u00a78\\u00a7oVidya A. Chhabria\\nVipul Ahuja\\nAshwath Prabhu\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.09009\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Sep 2020 18:29:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted in ASP-DAC 2021 conference\\u00a7r"}']}
{title:'Sridhar et al. (§72020§r)', author: 'Akash Sridhar; Nursultan Kabylkas; Jose Renau', display:{Lore:['[{"text": "arXiv:2009.09064", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLoad Driven Branch Predictor (LDBP)\\u00a7r\\n\\n\\u00a78\\u00a7oAkash Sridhar\\nNursultan Kabylkas\\nJose Renau\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.09064\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Sep 2020 21:01:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages\\u00a7r"}']}
{title:'Kim et al. (§72020§r)', author: 'Sung-Jin Kim; Zachary Myers; Steven Herbst; ByongChan Lim; Mark Horowitz', display:{Lore:['[{"text": "arXiv:2009.09077", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOpen-Source Synthesizable Analog Blocks for High-Speed Link Designs: 20-GS/s 5b ENOB Analog-to-Digital Converter and 5-GHz Phase Interpolator\\u00a7r\\n\\n\\u00a78\\u00a7oSung-Jin Kim\\nZachary Myers\\nSteven Herbst\\nByongChan Lim\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.09077\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/VLSICircuits18222.2020.9162800\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Sep 2020 21:04:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2020 IEEE Symposium on VLSI Circuits\\u00a7r"}']}
{title:'Haj-Yahya et al. (§72020§r)', author: 'Jawad Haj-Yahya; Mohammed Alser; Jeremie S. Kim; Lois Orosa; Efraim Rotem; Avi Mendelson; Anupam Chattopadhyay; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2009.09094", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFlexWatts: A Power- and Workload-Aware Hybrid Power Delivery Network for Energy-Efficient Microprocessors\\u00a7r\\n\\n\\u00a78\\u00a7oJawad Haj-Yahya\\nMohammed Alser\\nJeremie S. Kim\\n+ 4 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.09094\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Sep 2020 21:33:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the MICRO 2020 conference proceedings\\u00a7r"}']}
{title:'Süral et al. (§72020§r)', author: 'Altuğ Süral; E. Göksu Sezer; Ertuğrul Kolağasıoğlu; Veerle Derudder; Kaoutar Bertrand', display:{Lore:['[{"text": "arXiv:2009.09388", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTb/s Polar Successive Cancellation Decoder 16nm ASIC Implementation\\u00a7r\\n\\n\\u00a78\\u00a7oAltu\\u011f S\\u00fcral\\nE. G\\u00f6ksu Sezer\\nErtu\\u011frul Kola\\u011fas\\u0131o\\u011flu\\nVeerle Derudder\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.09388\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 20 Sep 2020 08:46:56 GMT)\\u00a7r"}']}
{title:'Khan et al. (§72020§r)', author: 'Kamil Khan; Sudeep Pasricha; Ryan Gary Kim', display:{Lore:['[{"text": "arXiv:2009.09603", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey of Resource Management for Processing-in-Memory and Near-Memory Processing Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oKamil Khan\\nSudeep Pasricha\\nRyan Gary Kim\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.09603\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 21 Sep 2020 04:10:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to appear in Journal of Low Power Electronics and Applications\\u00a7r"}']}
{title:'Taheri et al. (§72020§r)', author: 'Mahdi Taheri; Hamed Zandevakili; Ali Mahani', display:{Lore:['[{"text": "arXiv:2009.09787", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA high-performance MEMRISTOR-based Smith-Waterman DNA sequence alignment Using FPNI structure\\u00a7r\\n\\n\\u00a78\\u00a7oMahdi Taheri\\nHamed Zandevakili\\nAli Mahani\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.09787\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 21 Sep 2020 12:06:59 GMT)\\u00a7r"}']}
{title:'Kuan et al. (§72020§r)', author: 'Kyle Kuan; Tosiron Adegbija', display:{Lore:['[{"text": "arXiv:2009.11442", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Study of Runtime Adaptive Prefetching for STTRAM L1 Caches\\u00a7r\\n\\n\\u00a78\\u00a7oKyle Kuan\\nTosiron Adegbija\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.11442\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 24 Sep 2020 01:37:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in IEEE International Conference on Computer Design (ICCD),October 2020\\u00a7r"}']}
{title:'Gursoy et al. (§72020§r)', author: 'C. C. Gursoy; M. Jenihhin; A. S. Oyeniran; D. Piumatti; J. Raik; M. Sonza Reorda; R. Ubar', display:{Lore:['[{"text": "arXiv:2009.11621", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNew categories of Safe Faults in a processor-based Embedded System\\u00a7r\\n\\n\\u00a78\\u00a7oC. C. Gursoy\\nM. Jenihhin\\nA. S. Oyeniran\\n+ 3 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.11621\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/DDECS.2019.8724642\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 24 Sep 2020 11:58:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2019 IEEE 22nd InternationalSymposium on Design and Diagnostics of Electronic Circuits Systems (DDECS)\\u00a7r"}']}
{title:'Chen et al. (§72020§r)', author: 'Xiaobing Chen; Yuke Wang; Xinfeng Xie; Xing Hu; Abanti Basak; Ling Liang; Mingyu Yan; Lei Deng; Yufei Ding; Zidong Du; Yunji Chen; Yuan Xie', display:{Lore:['[{"text": "arXiv:2009.12495", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRubik: A Hierarchical Architecture for Efficient Graph Learning\\u00a7r\\n\\n\\u00a78\\u00a7oXiaobing Chen\\nYuke Wang\\nXinfeng Xie\\n+ 8 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.12495\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 26 Sep 2020 01:20:37 GMT)\\u00a7r"}']}
{title:'Tam et al. (§72020§r)', author: 'Eugene Tam; Shenfei Jiang; Paul Duan; Shawn Meng; Yue Pang; Cayden Huang; Yi Han; Jacke Xie; Yuanjun Cui; Jinsong Yu; Minggui Lu', display:{Lore:['[{"text": "arXiv:2009.13664", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBreaking the Memory Wall for AI Chip with a New Dimension\\u00a7r\\n\\n\\u00a78\\u00a7oEugene Tam\\nShenfei Jiang\\nPaul Duan\\n+ 7 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.13664\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 28 Sep 2020 22:34:10 GMT)\\u00a7r"}']}
{title:'Lu et al. (§72020§r)', author: 'Tianyue Lu; Haiyang Pan; Mingyu Chen', display:{Lore:['[{"text": "arXiv:2009.14469", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSystem measurement of Intel AEP Optane DIMM\\u00a7r\\n\\n\\u00a78\\u00a7oTianyue Lu\\nHaiyang Pan\\nMingyu Chen\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.14469\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 30 Sep 2020 06:37:55 GMT)\\u00a7r"}']}
{title:'Irmak et al. (§72020§r)', author: 'Ömer Faruk Irmak; Arda Yurdakul', display:{Lore:['[{"text": "arXiv:2009.14685", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Embedded RISC-V Core with Fast Modular Multiplication\\u00a7r\\n\\n\\u00a78\\u00a7o\\u00d6mer Faruk Irmak\\nArda Yurdakul\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.14685\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 30 Sep 2020 14:02:36 GMT)\\u00a7r"}']}
{title:'Ahmadi et al. (§72020§r)', author: 'Mehdi Ahmadi; Shervin Vakili; J. M. Pierre Langlois', display:{Lore:['[{"text": "arXiv:2010.00627", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCARLA: A Convolution Accelerator with a Reconfigurable and Low-Energy Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oMehdi Ahmadi\\nShervin Vakili\\nJ. M. Pierre Langlois\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.00627\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 1 Oct 2020 18:10:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages\\u00a7r"}']}
{title:'Bund et al. (§72020§r)', author: 'Johannes Bund; Matthias Függer; Christoph Lenzen; Moti Medina', display:{Lore:['[{"text": "arXiv:2010.02017", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSynchronizer-Free Digital Link Controller\\u00a7r\\n\\n\\u00a78\\u00a7oJohannes Bund\\nMatthias F\\u00fcgger\\nChristoph Lenzen\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.02017\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSI.2020.2989552\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I (REGULAR PAPERS),\\n  VOLUME 67, NUMBER 10, OCTOBER 2020\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 5 Oct 2020 13:47:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 page journal article\\u00a7r"}']}
{title:'Fernandez et al. (§72020§r)', author: 'Ivan Fernandez; Ricardo Quislant; Christina Giannoula; Mohammed Alser; Juan Gómez-Luna; Eladio Gutiérrez; Oscar Plata; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2010.02079", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNATSA: A Near-Data Processing Accelerator for Time Series Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oIvan Fernandez\\nRicardo Quislant\\nChristina Giannoula\\n+ 4 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.02079\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 6 Oct 2020 21:51:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the 38th IEEE International Conference on Computer Design (ICCD 2020)\\u00a7r"}']}
{title:'Yavits et al. (§72020§r)', author: 'Leonid Yavits; Lois Orosa; Suyash Mahar; João Dinis Ferreira; Mattan Erez; Ran Ginosar; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2010.02825", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWoLFRaM: Enhancing Wear-Leveling and Fault Tolerance in Resistive Memories using Programmable Address Decoders\\u00a7r\\n\\n\\u00a78\\u00a7oLeonid Yavits\\nLois Orosa\\nSuyash Mahar\\n+ 3 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.02825\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 6 Oct 2020 15:38:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in ICCD 2020\\u00a7r"}']}
{title:'Niu et al. (§72020§r)', author: 'Siyuan Niu; Adrien Suau; Gabriel Staffelbach; Aida Todri-Sanial', display:{Lore:['[{"text": "arXiv:2010.03397", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75quant-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Hardware-Aware Heuristic for the Qubit Mapping Problem in the NISQ Era\\u00a7r\\n\\n\\u00a78\\u00a7oSiyuan Niu\\nAdrien Suau\\nGabriel Staffelbach\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.03397\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TQE.2020.3026544\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 6 Oct 2020 07:03:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE Transactions on Quantum Engineering, 2020\\u00a7r"}']}
{title:'Ottavi et al. (§72020§r)', author: 'Gianmarco Ottavi; Angelo Garofalo; Giuseppe Tagliavini; Francesco Conti; Luca Benini; Davide Rossi', display:{Lore:['[{"text": "arXiv:2010.04073", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Mixed-Precision RISC-V Processor for Extreme-Edge DNN Inference\\u00a7r\\n\\n\\u00a78\\u00a7oGianmarco Ottavi\\nAngelo Garofalo\\nGiuseppe Tagliavini\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.04073\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 8 Oct 2020 15:51:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 6 figures, 2 tables, conference\\u00a7r"}']}
{title:'Okuhara et al. (§72020§r)', author: 'Hayate Okuhara; Ahmed Elnaqib; Davide Rossi; Alfio Di Mauro; Philipp Mayer; Pierpaolo Palestri; Luca Benini', display:{Lore:['[{"text": "arXiv:2010.04566", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Energy-Efficient Low-Voltage Swing Transceiver for mW-Range IoT End-Nodes\\u00a7r\\n\\n\\u00a78\\u00a7oHayate Okuhara\\nAhmed Elnaqib\\nDavide Rossi\\n+ 3 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.04566\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 9 Oct 2020 13:33:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oISCAS2020\\u00a7r"}']}
{title:'Hsia et al. (§72020§r)', author: 'Samuel Hsia; Udit Gupta; Mark Wilkening; Carole-Jean Wu; Gu-Yeon Wei; David Brooks', display:{Lore:['[{"text": "arXiv:2010.05037", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.IR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCross-Stack Workload Characterization of Deep Recommendation Systems\\u00a7r\\n\\n\\u00a78\\u00a7oSamuel Hsia\\nUdit Gupta\\nMark Wilkening\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.05037\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 10 Oct 2020 16:11:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in 2020IEEE International Symposium on Workload Characterization (IISWC)\\u00a7r"}']}
{title:'Hojabr et al. (§72020§r)', author: 'Reza Hojabr; Kamyar Givaki; Kossar Pourahmadi; Parsa Nooralinejad; Ahmad Khonsari; Dara Rahmati; M. Hassan Najafi', display:{Lore:['[{"text": "arXiv:2010.05197", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTaxoNN: A Light-Weight Accelerator for Deep Neural Network Training\\u00a7r\\n\\n\\u00a78\\u00a7oReza Hojabr\\nKamyar Givaki\\nKossar Pourahmadi\\n+ 3 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.05197\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISCAS45731.2020.9181001\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2020 IEEE International Symposium on Circuits and Systems (ISCAS),\\n  2020, pp. 1-5\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 11 Oct 2020 09:04:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to ISCAS 2020. 5 pages, 5 figures\\u00a7r"}']}
{title:'Choi et al. (§72020§r)', author: 'Young-kyu Choi; Yuze Chi; Jie Wang; Licheng Guo; Jason Cong', display:{Lore:['[{"text": "arXiv:2010.06075", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWhen HLS Meets FPGA HBM: Benchmarking and Bandwidth Optimization\\u00a7r\\n\\n\\u00a78\\u00a7oYoung-kyu Choi\\nYuze Chi\\nJie Wang\\nLicheng Guo\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.06075\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 12 Oct 2020 23:23:18 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72020§r)', author: 'Songming Yu; Yongpan Liu; Lu Zhang; Jingyu Wang; Jinshan Yue; Zhuqing Yuan; Xueqing Li; Huazhong Yang', display:{Lore:['[{"text": "arXiv:2010.06156", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh Area/Energy Efficiency RRAM CNN Accelerator with Kernel-Reordering Weight Mapping Scheme Based on Pattern Pruning\\u00a7r\\n\\n\\u00a78\\u00a7oSongming Yu\\nYongpan Liu\\nLu Zhang\\n+ 4 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.06156\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 13 Oct 2020 04:08:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 7 figures\\u00a7r"}']}
{title:'Aananthakrishnan et al. (§72020§r)', author: 'Sriram Aananthakrishnan; Nesreen K. Ahmed; Vincent Cave; Marcelo Cintra; Yigit Demir; Kristof Du Bois; Stijn Eyerman; Joshua B. Fryman; Ivan Ganev; Wim Heirman; Hans-Christian Hoppe; Jason Howard; Ibrahim Hur; MidhunChandra Kodiyath; Samkit Jain; Daniel S. Klowden; Marek M. Landowski; Laurent Montigny; Ankit More; Przemyslaw Ossowski; Robert Pawlowski; Nick Pepperling; Fabrizio Petrini; Mariusz Sikora; Balasubramanian Seshasayee; Shaden Smith; Sebastian Szkoda; Sanjaya Tayal; Jesmin Jahan Tithi; Yves Vandriessche; Izajasz P. Wrosz', display:{Lore:['[{"text": "arXiv:2010.06277", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPIUMA: Programmable Integrated Unified Memory Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oSriram Aananthakrishnan\\nNesreen K. Ahmed\\nVincent Cave\\n+ 27 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.06277\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 13 Oct 2020 10:35:52 GMT)\\u00a7r"}']}
{title:'Hao et al. (§72020§r)', author: 'Cong Hao; Yao Chen; Xiaofan Zhang; Yuhong Li; Jinjun Xiong; Wen-mei Hwu; Deming Chen', display:{Lore:['[{"text": "arXiv:2010.07185", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEffective Algorithm-Accelerator Co-design for AI Solutions on Edge Devices\\u00a7r\\n\\n\\u00a78\\u00a7oCong Hao\\nYao Chen\\nXiaofan Zhang\\n+ 3 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.07185\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 15 Oct 2020 13:56:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oGLSVLSI, September 7-9, 2020\\u00a7r"}']}
{title:'Awad et al. (§72020§r)', author: 'Omar Mohamed Awad; Mostafa Mahmoud; Isak Edo; Ali Hadi Zadeh; Ciaran Bannon; Anand Jayarajan; Gennady Pekhimenko; Andreas Moshovos', display:{Lore:['[{"text": "arXiv:2010.08065", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPRaker: A Processing Element For Accelerating Neural Network Training\\u00a7r\\n\\n\\u00a78\\u00a7oOmar Mohamed Awad\\nMostafa Mahmoud\\nIsak Edo\\n+ 4 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.08065\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 15 Oct 2020 23:24:10 GMT)\\u00a7r"}']}
{title:'Luan et al. (§72020§r)', author: 'Hao Luan; Alan Gatherer', display:{Lore:['[{"text": "arXiv:2010.08667", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCombinatorics and Geometry for the Many-ported, Distributed and Shared Memory Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oHao Luan\\nAlan Gatherer\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.08667\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 16 Oct 2020 23:45:03 GMT)\\u00a7r"}']}
{title:'Sadrosadati et al. (§72020§r)', author: 'Mohammad Sadrosadati; Amirhossein Mirhosseini; Ali Hajiabadi; Seyed Borna Ehsani; Hajar Falahati; Hamid Sarbazi-Azad; Mario Drumond; Babak Falsafi; Rachata Ausavarungnirun; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2010.09330", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling High-Capacity, Latency-Tolerant, and Highly-Concurrent GPU Register Files via Software/Hardware Cooperation\\u00a7r\\n\\n\\u00a78\\u00a7oMohammad Sadrosadati\\nAmirhossein Mirhosseini\\nAli Hajiabadi\\n+ 6 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.09330\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 19 Oct 2020 09:08:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo Appear in ACM Transactions on Computer Systems (TOCS)\\u00a7r"}']}
{title:'Zhu et al. (§72020§r)', author: 'Bingzhao Zhu; Uisub Shin; Mahsa Shoaran', display:{Lore:['[{"text": "arXiv:2010.09457", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lClosed-Loop Neural Interfaces with Embedded Machine Learning\\u00a7r\\n\\n\\u00a78\\u00a7oBingzhao Zhu\\nUisub Shin\\nMahsa Shoaran\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.09457\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 21 Oct 2020 11:56:43 GMT)\\u00a7r"}']}
{title:'Montón (§72020§r)', author: 'Màrius Montón', display:{Lore:['[{"text": "arXiv:2010.10119", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA RISC-V SystemC-TLM simulator\\u00a7r\\n\\n\\u00a78\\u00a7oM\\u00e0rius Mont\\u00f3n\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.10119\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 20 Oct 2020 08:22:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages. Presented at CARRV 2020\\u00a7r"}']}
{title:'Besta et al. (§72020§r)', author: 'Maciej Besta; Syed Minhaj Hassan; Sudhakar Yalamanchili; Rachata Ausavarungnirun; Onur Mutlu; Torsten Hoefler', display:{Lore:['[{"text": "arXiv:2010.10683", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSlim NoC: A Low-Diameter On-Chip Network Topology for High Energy Efficiency and Scalability\\u00a7r\\n\\n\\u00a78\\u00a7oMaciej Besta\\nSyed Minhaj Hassan\\nSudhakar Yalamanchili\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.10683\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of the 23rd ACM International Conference on\\n  Architectural Support for Programming Languages and Operating Systems\\n  (ASPLOS\'18), 2018\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 21 Oct 2020 00:30:20 GMT)\\u00a7r"}']}
{title:'Ibanez et al. (§72020§r)', author: 'Stephen Ibanez; Alex Mallery; Serhat Arslan; Theo Jepsen; Muhammad Shahbaz; Nick McKeown; Changhoon Kim', display:{Lore:['[{"text": "arXiv:2010.12114", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe nanoPU: Redesigning the CPU-Network Interface to Minimize RPC Tail Latency\\u00a7r\\n\\n\\u00a78\\u00a7oStephen Ibanez\\nAlex Mallery\\nSerhat Arslan\\n+ 3 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.12114\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 23 Oct 2020 00:42:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages\\u00a7r"}']}
{title:'Hormigo et al. (§72020§r)', author: 'Javier Hormigo; Sergio D. Muñoz', display:{Lore:['[{"text": "arXiv:2010.12376", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Floating-Point Givens Rotation Unit\\u00a7r\\n\\n\\u00a78\\u00a7oJavier Hormigo\\nSergio D. Mu\\u00f1oz\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.12376\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/s00034-020-01580-x\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 23 Oct 2020 13:08:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o25 pages, 11 figures, this is a pre-print version of an article that has been accepted for publication in the journal Circuits, Systems, and Signal Processing\\u00a7r"}']}
{title:'Nambi et al. (§72020§r)', author: 'Suresh Nambi; Salim Ullah; Aditya Lohana; Siva Satyendra Sahoo; Farhad Merchant; Akash Kumar', display:{Lore:['[{"text": "arXiv:2010.12869", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExPAN(N)D: Exploring Posits for Efficient Artificial Neural Network Design in FPGA-based Systems\\u00a7r\\n\\n\\u00a78\\u00a7oSuresh Nambi\\nSalim Ullah\\nAditya Lohana\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.12869\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ACCESS.2021.3098730\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 27 Oct 2020 05:28:28 GMT)\\u00a7r"}']}
{title:'Kwon et al. (§72020§r)', author: 'Youngeun Kwon; Yunjae Lee; Minsoo Rhu', display:{Lore:['[{"text": "arXiv:2010.13100", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.IR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTensor Casting: Co-Designing Algorithm-Architecture for Personalized Recommendation Training\\u00a7r\\n\\n\\u00a78\\u00a7oYoungeun Kwon\\nYunjae Lee\\nMinsoo Rhu\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.13100\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 25 Oct 2020 12:04:32 GMT)\\u00a7r"}']}
{title:'Brunella et al. (§72020§r)', author: 'Marco Spaziani Brunella; Giacomo Belocchi; Marco Bonola; Salvatore Pontarelli; Giuseppe Siracusano; Giuseppe Bianchi; Aniello Cammarano; Alessandro Palumbo; Luca Petrucci; Roberto Bifulco', display:{Lore:['[{"text": "arXiv:2010.14145", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lhXDP: Efficient Software Packet Processing on FPGA NICs\\u00a7r\\n\\n\\u00a78\\u00a7oMarco Spaziani Brunella\\nGiacomo Belocchi\\nMarco Bonola\\n+ 6 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.14145\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 27 Oct 2020 09:09:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at USENIX OSDI\'20\\u00a7r"}']}
{title:'Hadjur et al. (§72020§r)', author: 'Hugo Hadjur; Doreid Ammar; Laurent Lefèvre', display:{Lore:['[{"text": "arXiv:2010.14934", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalysis of Energy Consumption in a Precision Beekeeping System\\u00a7r\\n\\n\\u00a78\\u00a7oHugo Hadjur\\nDoreid Ammar\\nLaurent Lef\\u00e8vre\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.14934\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3410992.3411010\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 28 Oct 2020 12:44:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIoT \'20: 10th International Conference on the Internet of Things, Oct 2020, Malm\\u00f6, Sweden\\u00a7r"}']}
{title:'Islam et al. (§72020§r)', author: 'Md Ashraful Islam; Hiromu Miyazaki; Kenji Kise', display:{Lore:['[{"text": "arXiv:2010.16171", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRVCoreP-32IM: An effective architecture to implement mul/div instructions for five stage RISC-V soft processors\\u00a7r\\n\\n\\u00a78\\u00a7oMd Ashraful Islam\\nHiromu Miyazaki\\nKenji Kise\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.16171\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 30 Oct 2020 10:29:12 GMT)\\u00a7r"}']}
{title:'Ensan et al. (§72020§r)', author: 'Sina Sayyah Ensan; Swaroop Ghosh; Seyedhamidreza Motaman; Derek Weast', display:{Lore:['[{"text": "arXiv:2011.00648", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAddressing Resiliency of In-Memory Floating Point Computation\\u00a7r\\n\\n\\u00a78\\u00a7oSina Sayyah Ensan\\nSwaroop Ghosh\\nSeyedhamidreza Motaman\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.00648\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 1 Nov 2020 23:44:04 GMT)\\u00a7r"}']}
{title:'Chandra (§72020§r)', author: 'Mahesh Chandra', display:{Lore:['[{"text": "arXiv:2011.00850", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn the Impact of Partial Sums on Interconnect Bandwidth and Memory Accesses in a DNN Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oMahesh Chandra\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.00850\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICIIS51140.2020.9342717\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2020 IEEE 15th International Conference on Industrial and\\n  Information Systems (ICIIS)\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 2 Nov 2020 09:44:50 GMT)\\u00a7r"}']}
{title:'Ebrahimi et al. (§72020§r)', author: 'Zahra Ebrahimi; Salim Ullah; Akash Kumar', display:{Lore:['[{"text": "arXiv:2011.01148", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSIMDive: Approximate SIMD Soft Multiplier-Divider for FPGAs with Tunable Accuracy\\u00a7r\\n\\n\\u00a78\\u00a7oZahra Ebrahimi\\nSalim Ullah\\nAkash Kumar\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.01148\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3386263.3406907\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nACM Great Lakes Symposium on VLSI (GLSVLSI) 2020\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 2 Nov 2020 17:40:44 GMT)\\u00a7r"}']}
{title:'He et al. (§72020§r)', author: 'Mingxuan He; T. N. Vijaykumar; Mithuna Thottethodi', display:{Lore:['[{"text": "arXiv:2011.02022", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBooster: An Accelerator for Gradient Boosting Decision Trees\\u00a7r\\n\\n\\u00a78\\u00a7oMingxuan He\\nT. N. Vijaykumar\\nMithuna Thottethodi\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.02022\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 5 Nov 2020 18:23:12 GMT)\\u00a7r"}']}
{title:'Gupta et al. (§72020§r)', author: 'Udit Gupta; Young Geun Kim; Sylvia Lee; Jordan Tse; Hsien-Hsin S. Lee; Gu-Yeon Wei; David Brooks; Carole-Jean Wu', display:{Lore:['[{"text": "arXiv:2011.02839", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lChasing Carbon: The Elusive Environmental Footprint of Computing\\u00a7r\\n\\n\\u00a78\\u00a7oUdit Gupta\\nYoung Geun Kim\\nSylvia Lee\\n+ 4 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.02839\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 28 Oct 2020 18:15:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in IEEE International Symposium on High-Performance Computer Architecture (HPCA 2021)\\u00a7r"}']}
{title:'Yu et al. (§72020§r)', author: 'Fuxun Yu; Zirui Xu; Tong Shen; Dimitrios Stamoulis; Longfei Shangguan; Di Wang; Rishi Madhok; Chunshui Zhao; Xin Li; Nikolaos Karianakis; Dimitrios Lymberopoulos; Ang Li; ChenChen Liu; Yiran Chen; Xiang Chen', display:{Lore:['[{"text": "arXiv:2011.03897", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards Latency-aware DNN Optimization with GPU Runtime Analysis and Tail Effect Elimination\\u00a7r\\n\\n\\u00a78\\u00a7oFuxun Yu\\nZirui Xu\\nTong Shen\\n+ 11 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.03897\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 30 Nov 2020 21:57:32 GMT)\\u00a7r"}']}
{title:'Wen et al. (§72020§r)', author: 'Fei Wen; Mian Qin; Paul V. Gratz; A. L. Narasimha Reddy', display:{Lore:['[{"text": "arXiv:2011.04567", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA-based Hyrbid Memory Emulation System\\u00a7r\\n\\n\\u00a78\\u00a7oFei Wen\\nMian Qin\\nPaul V. Gratz\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.04567\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/FPL53798.2021.00039\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 9 Nov 2020 17:12:58 GMT)\\u00a7r"}']}
{title:'Végh (§72020§r)', author: 'János Végh', display:{Lore:['[{"text": "arXiv:2011.04727", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lvon Neumann\'s missing \\"Second Draft\\": what it should contain\\u00a7r\\n\\n\\u00a78\\u00a7oJ\\u00e1nos V\\u00e9gh\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.04727\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 9 Nov 2020 20:07:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 4 figures. Accepted to 2020 International Conference on Computational Science and Computational Intelligence, Las Vegas,US, as paper CSCI2019\\u00a7r"}']}
{title:'Acun et al. (§72020§r)', author: 'Bilge Acun; Matthew Murphy; Xiaodong Wang; Jade Nie; Carole-Jean Wu; Kim Hazelwood', display:{Lore:['[{"text": "arXiv:2011.05497", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUnderstanding Training Efficiency of Deep Learning Recommendation Models at Scale\\u00a7r\\n\\n\\u00a78\\u00a7oBilge Acun\\nMatthew Murphy\\nXiaodong Wang\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.05497\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 11 Nov 2020 01:21:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in IEEE International Symposium on High-Performance Computer Architecture (HPCA 2021)\\u00a7r"}']}
{title:'Xie et al. (§72020§r)', author: 'Peichen Xie; Xuanle Ren; Guangyu Sun', display:{Lore:['[{"text": "arXiv:2011.06376", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCustomizing Trusted AI Accelerators for Efficient Privacy-Preserving Machine Learning\\u00a7r\\n\\n\\u00a78\\u00a7oPeichen Xie\\nXuanle Ren\\nGuangyu Sun\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.06376\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 12 Nov 2020 13:41:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis work was carried out in 2019 and was accepted to DAC 2020 WIP session\\u00a7r"}']}
{title:'Petrica et al. (§72020§r)', author: 'Lucian Petrica; Tobias Alonso; Mairin Kroes; Nicholas Fraser; Sorin Cotofana; Michaela Blott', display:{Lore:['[{"text": "arXiv:2011.07317", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMemory-Efficient Dataflow Inference for Deep CNNs on FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oLucian Petrica\\nTobias Alonso\\nMairin Kroes\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.07317\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 14 Nov 2020 15:14:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in FPT 2020 proceedings\\u00a7r"}']}
{title:'Scheffler et al. (§72020§r)', author: 'Paul Scheffler; Florian Zaruba; Fabian Schuiki; Torsten Hoefler; Luca Benini', display:{Lore:['[{"text": "arXiv:2011.08070", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIndirection Stream Semantic Register Architecture for Efficient Sparse-Dense Linear Algebra\\u00a7r\\n\\n\\u00a78\\u00a7oPaul Scheffler\\nFlorian Zaruba\\nFabian Schuiki\\nTorsten Hoefler\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.08070\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 14 Dec 2020 09:05:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 4 figures. Submitted to DATE 2021. Camera-ready version\\u00a7r"}']}
{title:'Maity et al. (§72020§r)', author: 'Biswadip Maity; Bryan Donyanavard; Anmol Surhonne; Amir Rahmani; Andreas Herkersdorf; Nikil Dutt', display:{Lore:['[{"text": "arXiv:2011.08353", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAXES: Approximation Manager for Emerging Memory Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oBiswadip Maity\\nBryan Donyanavard\\nAnmol Surhonne\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.08353\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 17 Nov 2020 00:55:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o21 pages, 13 figures\\u00a7r"}']}
{title:'Balaji et al. (§72020§r)', author: 'Vignesh Balaji; Brandon Lucia', display:{Lore:['[{"text": "arXiv:2011.08451", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimizing Graph Processing and Preprocessing with Hardware Assisted Propagation Blocking\\u00a7r\\n\\n\\u00a78\\u00a7oVignesh Balaji\\nBrandon Lucia\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.08451\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 17 Nov 2020 06:13:52 GMT)\\u00a7r"}']}
{title:'Végh (§72020§r)', author: 'János Végh', display:{Lore:['[{"text": "arXiv:2011.08455", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRevising the classic computing paradigm and its technological implementations\\u00a7r\\n\\n\\u00a78\\u00a7oJ\\u00e1nos V\\u00e9gh\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.08455\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 16 Nov 2020 05:37:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 6 figures. arXiv admin note: text overlapwith arXiv:2006.01128\\u00a7r"}']}
{title:'Barboza et al. (§72020§r)', author: 'Erick Carvajal Barboza; Sara Jacob; Mahesh Ketkar; Michael Kishinevsky; Paul Gratz; Jiang Hu', display:{Lore:['[{"text": "arXiv:2011.08781", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutomatic Microprocessor Performance Bug Detection\\u00a7r\\n\\n\\u00a78\\u00a7oErick Carvajal Barboza\\nSara Jacob\\nMahesh Ketkar\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.08781\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 19 Nov 2020 15:39:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 13 figures, to appear in the 27th International Symposium on High-Performance Computer Architecture (HPCA 2021)\\u00a7r"}']}
{title:'Chen et al. (§72020§r)', author: 'Hui Chen; Peng Chen; Jun Zhou; Duong H. K. Luan; Weichen Liu', display:{Lore:['[{"text": "arXiv:2011.09261", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArSMART: An Improved SMART NoC Design Supporting Arbitrary-Turn Transmission\\u00a7r\\n\\n\\u00a78\\u00a7oHui Chen\\nPeng Chen\\nJun Zhou\\nDuong H. K. Luan\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.09261\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 18 Nov 2020 13:18:09 GMT)\\u00a7r"}']}
{title:'Stephenson et al. (§72020§r)', author: 'Mark W. Stephenson; Ram Rangan', display:{Lore:['[{"text": "arXiv:2011.10550", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAZP: Automatic Specialization for Zero Values in Gaming Applications\\u00a7r\\n\\n\\u00a78\\u00a7oMark W. Stephenson\\nRam Rangan\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.10550\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 20 Nov 2020 18:44:01 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72020§r)', author: 'Fuxun Yu; Dimitrios Stamoulis; Di Wang; Dimitrios Lymberopoulos; Xiang Chen', display:{Lore:['[{"text": "arXiv:2011.10912", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThird ArchEdge Workshop: Exploring the Design Space of Efficient Deep Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oFuxun Yu\\nDimitrios Stamoulis\\nDi Wang\\nDimitrios Lymberopoulos\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.10912\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 22 Nov 2020 01:56:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented in Third ArchEdge Workshop, Co-located with SEC\'2020\\u00a7r"}']}
{title:'Kanamori et al. (§72020§r)', author: 'Takuto Kanamori; Hiromu Miyazaki; Kenji Kise', display:{Lore:['[{"text": "arXiv:2011.11246", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRVCoreP-32IC: A high-performance RISC-V soft processor with an efficient fetch unit supporting the compressed instructions\\u00a7r\\n\\n\\u00a78\\u00a7oTakuto Kanamori\\nHiromu Miyazaki\\nKenji Kise\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.11246\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 23 Nov 2020 07:13:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 10 figures\\u00a7r"}']}
{title:'Nori et al. (§72020§r)', author: 'Anant V. Nori; Rahul Bera; Shankar Balachandran; Joydeep Rakshit; Om J. Omer; Avishaii Abuhatzera; Belliappa Kuttanna; Sreenivas Subramoney', display:{Lore:['[{"text": "arXiv:2011.11695", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProximu$: Efficiently Scaling DNN Inference in Multi-core CPUs through Near-Cache Compute\\u00a7r\\n\\n\\u00a78\\u00a7oAnant V. Nori\\nRahul Bera\\nShankar Balachandran\\n+ 4 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.11695\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 3 Dec 2020 04:37:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o18 pages, 21 figures\\u00a7r"}']}
{title:'Goswami et al. (§72020§r)', author: 'Pingakshya Goswami; Dinesh Bhatia', display:{Lore:['[{"text": "arXiv:2011.11716", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutomated Floorplanning for Partially Reconfigurable Designs on Heterogenrous FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oPingakshya Goswami\\nDinesh Bhatia\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.11716\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/2847263.2847323\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 23 Nov 2020 20:41:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper was accepted as a poster in ACM SIGDA International Symposium on FPGA, 2016\\u00a7r"}']}
{title:'Omer et al. (§72020§r)', author: 'Om Ji Omer; Prashant Laddha; Gurpreet S Kalsi; Anirud Thyagharajan; Kamlesh R Pillai; Abhimanyu Kulkarni; Anbang Yao; Yurong Chen; Sreenivas Subramoney', display:{Lore:['[{"text": "arXiv:2011.12669", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccSS3D: Accelerator for Spatially Sparse 3D DNNs\\u00a7r\\n\\n\\u00a78\\u00a7oOm Ji Omer\\nPrashant Laddha\\nGurpreet S Kalsi\\n+ 5 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.12669\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 25 Nov 2020 11:57:30 GMT)\\u00a7r"}']}
{title:'Iliev et al. (§72020§r)', author: 'Nick Iliev; Amit Ranjan Trivedi', display:{Lore:['[{"text": "arXiv:2011.12839", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow Latency CMOS Hardware Acceleration for Fully Connected Layers in Deep Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oNick Iliev\\nAmit Ranjan Trivedi\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.12839\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 25 Nov 2020 15:49:38 GMT)\\u00a7r"}']}
{title:'Song et al. (§72020§r)', author: 'Shihao Song; Anup Das', display:{Lore:['[{"text": "arXiv:2011.13959", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign Methodologies for Reliable and Energy-efficient PCM Systems\\u00a7r\\n\\n\\u00a78\\u00a7oShihao Song\\nAnup Das\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.13959\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 27 Nov 2020 19:05:49 GMT)\\u00a7r"}']}
{title:'Garofalo et al. (§72020§r)', author: 'Angelo Garofalo; Giuseppe Tagliavini; Francesco Conti; Luca Benini; Davide Rossi', display:{Lore:['[{"text": "arXiv:2011.14325", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lXpulpNN: Enabling Energy Efficient and Flexible Inference of Quantized Neural Network on RISC-V based IoT End Nodes\\u00a7r\\n\\n\\u00a78\\u00a7oAngelo Garofalo\\nGiuseppe Tagliavini\\nFrancesco Conti\\nLuca Benini\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.14325\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 29 Nov 2020 09:57:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o16 pages, 17 figures\\u00a7r"}']}
{title:'Guirado et al. (§72020§r)', author: 'Robert Guirado; Hyoukjun Kwon; Sergi Abadal; Eduard Alarcón; Tushar Krishna', display:{Lore:['[{"text": "arXiv:2011.14755", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDataflow-Architecture Co-Design for 2.5D DNN Accelerators using Wireless Network-on-Package\\u00a7r\\n\\n\\u00a78\\u00a7oRobert Guirado\\nHyoukjun Kwon\\nSergi Abadal\\nEduard Alarc\\u00f3n\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.14755\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 30 Nov 2020 13:10:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oASPDAC \'21\\u00a7r"}']}
{title:'Song et al. (§72020§r)', author: 'Shihao Song; Anup Das; Onur Mutlu; Nagarajan Kandasamy', display:{Lore:['[{"text": "arXiv:2012.00050", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAging-Aware Request Scheduling for Non-Volatile Main Memory\\u00a7r\\n\\n\\u00a78\\u00a7oShihao Song\\nAnup Das\\nOnur Mutlu\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.00050\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3394885.3431529\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 30 Nov 2020 19:07:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in ASP-DAC 2021\\u00a7r"}']}
{title:'Arka et al. (§72020§r)', author: 'Aqeeb Iqbal Arka; Biresh Kumar Joardar; Ryan Gary Kim; Dae Hyun Kim; Janardhan Rao Doppa; Partha Pratim Pande', display:{Lore:['[{"text": "arXiv:2012.00102", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHeM3D: Heterogeneous Manycore Architecture Based on Monolithic 3D Vertical Integration\\u00a7r\\n\\n\\u00a78\\u00a7oAqeeb Iqbal Arka\\nBiresh Kumar Joardar\\nRyan Gary Kim\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.00102\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3424239\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 8 Dec 2020 02:07:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis work has been accepted in ACM Transactions on DesignAutomation of Electronic Systems\\u00a7r"}']}
{title:'Cho et al. (§72020§r)', author: 'Benjamin Y. Cho; Jeageun Jung; Mattan Erez', display:{Lore:['[{"text": "arXiv:2012.00158", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Bandwidth-Bound Deep Learning Inference with Main-Memory Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oBenjamin Y. Cho\\nJeageun Jung\\nMattan Erez\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.00158\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 30 Nov 2020 23:22:42 GMT)\\u00a7r"}']}
{title:'Etiemble (§72020§r)', author: 'Daniel Etiemble', display:{Lore:['[{"text": "arXiv:2012.01267", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMultivalued circuits and Interconnect issues\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel Etiemble\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.01267\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 2 Dec 2020 15:22:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 12 figures, preprint\\u00a7r"}']}
{title:'Lavin et al. (§72020§r)', author: 'Patrick Lavin; Jeffrey Young; Rich Vuduc; Jonathan Beard', display:{Lore:['[{"text": "arXiv:2012.01571", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOnline Model Swapping in Architectural Simulation\\u00a7r\\n\\n\\u00a78\\u00a7oPatrick Lavin\\nJeffrey Young\\nRich Vuduc\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.01571\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 2 Dec 2020 22:12:24 GMT)\\u00a7r"}']}
{title:'Burgholzer et al. (§72020§r)', author: 'Lukas Burgholzer; Robert Wille; Richard Kueng', display:{Lore:['[{"text": "arXiv:2012.02037", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCharacteristics of Reversible Circuits for Error Detection\\u00a7r\\n\\n\\u00a78\\u00a7oLukas Burgholzer\\nRobert Wille\\nRichard Kueng\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.02037\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.array.2022.100165\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 3 Dec 2020 16:22:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 9 figures\\u00a7r"}']}
{title:'Blackstone et al. (§72020§r)', author: 'Jeremy Blackstone; Wei Hu; Alric Althoff; Armaiti Ardeshiricham; Lu Zhang; Ryan Kastner', display:{Lore:['[{"text": "arXiv:2012.02791", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Unified Model for Gate Level Propagation Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oJeremy Blackstone\\nWei Hu\\nAlric Althoff\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.02791\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 7 Dec 2020 17:44:58 GMT)\\u00a7r"}']}
{title:'Gatherer et al. (§72020§r)', author: 'Alan Gatherer; Ashish Shrivastava; Hao Luan; Asheesh Kashyap; Zhenguo Gu; Miguel Dajer', display:{Lore:['[{"text": "arXiv:2012.02890", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards a Domain Specific Solution for a New Generation of Wireless Modems\\u00a7r\\n\\n\\u00a78\\u00a7oAlan Gatherer\\nAshish Shrivastava\\nHao Luan\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.02890\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 4 Dec 2020 23:08:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o49 pages\\u00a7r"}']}
{title:'Cavalcante et al. (§72020§r)', author: 'Matheus Cavalcante; Samuel Riedel; Antonio Pullini; Luca Benini', display:{Lore:['[{"text": "arXiv:2012.02973", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMemPool: A Shared-L1 Memory Many-Core Cluster with a Low-Latency Interconnect\\u00a7r\\n\\n\\u00a78\\u00a7oMatheus Cavalcante\\nSamuel Riedel\\nAntonio Pullini\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.02973\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.23919/DATE51398.2021.9474087\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 5 Dec 2020 08:18:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication in the Design, Automation and Test in Europe (DATE) Conference 2021\\u00a7r"}']}
{title:'Dua et al. (§72020§r)', author: 'Akshay Dua; Yixing Li; Fengbo Ren', display:{Lore:['[{"text": "arXiv:2012.03177", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSystolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing\\u00a7r\\n\\n\\u00a78\\u00a7oAkshay Dua\\nYixing Li\\nFengbo Ren\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.03177\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 6 Dec 2020 03:53:11 GMT)\\u00a7r"}']}
{title:'Fischer et al. (§72020§r)', author: 'Mario Fischer; Juergen Wassner', display:{Lore:['[{"text": "arXiv:2012.03481", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBinArray: A Scalable Hardware Accelerator for Binary Approximated CNNs\\u00a7r\\n\\n\\u00a78\\u00a7oMario Fischer\\nJuergen Wassner\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.03481\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/CCWC51732.2021.9375963\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 7 Dec 2020 07:02:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 11 figures\\u00a7r"}']}
{title:'Jun (§72020§r)', author: 'Xiong Jun', display:{Lore:['[{"text": "arXiv:2012.03672", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA deep learning acceleration based on convolutional neural network\\u00a7r\\n\\n\\u00a78\\u00a7oXiong Jun\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.03672\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 17 Nov 2020 16:20:44 GMT)\\u00a7r"}']}
{title:'Inci et al. (§72020§r)', author: 'Ahmet Inci; Mehmet Meric Isgenc; Diana Marculescu', display:{Lore:['[{"text": "arXiv:2012.04559", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDeepNVM++: Cross-Layer Modeling and Optimization Framework of Non-Volatile Memories for Deep Learning\\u00a7r\\n\\n\\u00a78\\u00a7oAhmet Inci\\nMehmet Meric Isgenc\\nDiana Marculescu\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.04559\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2021.3127148\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 Dec 2020 16:53:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 10 figures\\u00a7r"}']}
{title:'Pérez et al. (§72020§r)', author: 'Iván Pérez; Enrique Vallejo; Ramón Beivide', display:{Lore:['[{"text": "arXiv:2012.05136", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Bypass in Mesh and Torus NoCs\\u00a7r\\n\\n\\u00a78\\u00a7oIv\\u00e1n P\\u00e9rez\\nEnrique Vallejo\\nRam\\u00f3n Beivide\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.05136\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.sysarc.2020.101832\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nJournal of Systems Architecture Volume 108, September 2020, 101832\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 10 Dec 2020 08:35:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 16 figures, LaTeX; this review is an update of the preprint to the accepted manuscript of the paper; the final versionof this work has been published in the Journal of SystemArchitecture, DOI: https://doi.org/10."}','{"text": "1016/j.sysarc.2020.101832\\u00a7r"}']}
{title:'Adiletta et al. (§72020§r)', author: 'Matthew Joseph Adiletta; Brian Flanagan', display:{Lore:['[{"text": "arXiv:2012.08071", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimization Techniques to Improve Inference Performance of a Forward Propagating Neural Network on an FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oMatthew Joseph Adiletta\\nBrian Flanagan\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.08071\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 15 Dec 2020 03:38:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 6 figures\\u00a7r"}']}
{title:'Millon et al. (§72020§r)', author: 'Roberto Millon; Emmanuel Frati; Enzo Rucci', display:{Lore:['[{"text": "arXiv:2012.08320", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Comparative Study between HLS and HDL on SoC for Image Processing Applications\\u00a7r\\n\\n\\u00a78\\u00a7oRoberto Millon\\nEmmanuel Frati\\nEnzo Rucci\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.08320\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.37537/rev.elektron.4.2.117.2020\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 15 Dec 2020 14:28:52 GMT)\\u00a7r"}']}
{title:'Chhabria et al. (§72020§r)', author: 'Vidya A. Chhabria; Yanqing Zhang; Haoxing Ren; Ben Keller; Brucek Khailany; Sachin S. Sapatnekar', display:{Lore:['[{"text": "arXiv:2012.10597", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMAVIREC: ML-Aided Vectored IR-DropEstimation and Classification\\u00a7r\\n\\n\\u00a78\\u00a7oVidya A. Chhabria\\nYanqing Zhang\\nHaoxing Ren\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.10597\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 19 Dec 2020 04:55:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages paper. This has been reviewed at Design Automation and Test Conference 2021 and has been accepted as a four page paper. This is a longer versionof that\\u00a7r"}']}
{title:'Capra et al. (§72020§r)', author: 'Maurizio Capra; Beatrice Bussolino; Alberto Marchisio; Guido Masera; Maurizio Martina; Muhammad Shafique', display:{Lore:['[{"text": "arXiv:2012.11233", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware and Software Optimizations for Accelerating Deep Neural Networks: Survey of Current Trends, Challenges, and the Road Ahead\\u00a7r\\n\\n\\u00a78\\u00a7oMaurizio Capra\\nBeatrice Bussolino\\nAlberto Marchisio\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.11233\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ACCESS.2020.3039858\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 21 Dec 2020 10:27:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication in IEEE Access\\u00a7r"}']}
{title:'Wiedemann et al. (§72020§r)', author: 'Simon Wiedemann; Suhas Shivapakash; Pablo Wiedemann; Daniel Becking; Wojciech Samek; Friedel Gerfers; Thomas Wiegand', display:{Lore:['[{"text": "arXiv:2012.11331", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFantastIC4: A Hardware-Software Co-Design Approach for Efficiently Running 4bit-Compact Multilayer Perceptrons\\u00a7r\\n\\n\\u00a78\\u00a7oSimon Wiedemann\\nSuhas Shivapakash\\nPablo Wiedemann\\n+ 3 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.11331\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 17 Dec 2020 19:10:04 GMT)\\u00a7r"}']}
{title:'Dubeyko (§72020§r)', author: 'Viacheslav Dubeyko', display:{Lore:['[{"text": "arXiv:2012.11334", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCognitive Computing in Data-centric Paradigm\\u00a7r\\n\\n\\u00a78\\u00a7oViacheslav Dubeyko\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.11334\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 14 Dec 2020 22:39:53 GMT)\\u00a7r"}']}
{title:'Hajinazar et al. (§72020§r)', author: 'Nastaran Hajinazar; Geraldo F. Oliveira; Sven Gregorio; João Dinis Ferreira; Nika Mansouri Ghiasi; Minesh Patel; Mohammed Alser; Saugata Ghose; Juan Gómez-Luna; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2012.11890", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSIMDRAM: A Framework for Bit-Serial SIMD Processing Using DRAM\\u00a7r\\n\\n\\u00a78\\u00a7oNastaran Hajinazar\\nGeraldo F. Oliveira\\nSven Gregorio\\n+ 6 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.11890\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 22 Dec 2020 09:14:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oExtended abstract of the full paper to appear in ASPLOS 2021\\u00a7r"}']}
{title:'Mutlu (§72020§r)', author: 'Onur Mutlu', display:{Lore:['[{"text": "arXiv:2012.12381", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIntelligent Architectures for Intelligent Computing Systems\\u00a7r\\n\\n\\u00a78\\u00a7oOnur Mutlu\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.12381\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 22 Dec 2020 22:01:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear as an invited talk and accompanying summary paper at DATE 2021 conference. arXivadmin note: substantial text overlap with arXiv:2008.06112\\u00a7r"}']}
{title:'Gao et al. (§72020§r)', author: 'Chang Gao; Antonio Rios-Navarro; Xi Chen; Shih-Chii Liu; Tobi Delbruck', display:{Lore:['[{"text": "arXiv:2012.13600", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEdgeDRNN: Recurrent Neural Network Accelerator for Edge Inference\\u00a7r\\n\\n\\u00a78\\u00a7oChang Gao\\nAntonio Rios-Navarro\\nXi Chen\\nShih-Chii Liu\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.13600\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/JETCAS.2020.3040300\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nin IEEE Journal on Emerging and Selected Topics in Circuits and\\n  Systems, vol. 10, no. 4, pp. 419-432, Dec. 2020\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 25 Dec 2020 16:26:05 GMT)\\u00a7r"}']}
{title:'Gonugondla et al. (§72020§r)', author: 'Sujan Kumar Gonugondla; Charbel Sakr; Hassan Dbouk; Naresh R. Shanbhag', display:{Lore:['[{"text": "arXiv:2012.13645", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFundamental Limits on Energy-Delay-Accuracy of In-memory Architectures in Inference Applications\\u00a7r\\n\\n\\u00a78\\u00a7oSujan Kumar Gonugondla\\nCharbel Sakr\\nHassan Dbouk\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.13645\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 25 Dec 2020 23:33:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 13 figures\\u00a7r"}']}
{title:'Das et al. (§72020§r)', author: 'Abhijit Das; John Jose; Prabhat Mishra', display:{Lore:['[{"text": "arXiv:2101.00055", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lData Criticality in Multi-Threaded Applications: An Insight for Many-Core Systems\\u00a7r\\n\\n\\u00a78\\u00a7oAbhijit Das\\nJohn Jose\\nPrabhat Mishra\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.00055\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 31 Dec 2020 20:13:10 GMT)\\u00a7r"}']}
{title:'Larimi et al. (§72020§r)', author: 'Seyed Saber Nabavi Larimi; Behzad Salami; Osman S. Unsal; Adrian Cristal Kestelman; Hamid Sarbazi-Azad; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2101.00969", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUnderstanding Power Consumption and Reliability of High-Bandwidth Memory with Voltage Underscaling\\u00a7r\\n\\n\\u00a78\\u00a7oSeyed Saber Nabavi Larimi\\nBehzad Salami\\nOsman S. Unsal\\n+ 2 others\\u00a7r\\n\\n\\u00a772020\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.00969\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 30 Dec 2020 22:08:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear at DATE 2021 conference\\u00a7r"}']}
