/home/arslan/Downloads/OpenFPGA/build/openfpga/openfpga -batch -f adder_6_run.openfpga
Reading script file adder_6_run.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /home/arslan/Downloads/OpenFPGA/power_tests/power/run001/k6_N10_tileable_dpram8K_dsp36_40nm/adder_6/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml adder_6.blif  --clock_modeling route
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-22T18:43:34
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/arslan/Downloads/OpenFPGA/power_tests/power/run001/k6_N10_tileable_dpram8K_dsp36_40nm/adder_6/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml adder_6.blif --clock_modeling route


Architecture file: /home/arslan/Downloads/OpenFPGA/power_tests/power/run001/k6_N10_tileable_dpram8K_dsp36_40nm/adder_6/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml
Circuit name: adder_6

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'frac_lut6' input port 'in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'frac_lut6' output port 'lut6_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'frac_lut6' output port 'lut5_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'frac_lut6' output port 'lut4_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.01 seconds (max_rss 18.2 MiB, delta_rss +1.5 MiB)

Timing analysis: ON
Circuit netlist file: adder_6.net
Circuit placement file: adder_6.place
Circuit routing file: adder_6.route
Circuit SDC file: adder_6.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 7: clb[0].cin[0] unconnected pin in architecture.
Warning 8: clb[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 0.02 seconds (max_rss 20.1 MiB, delta_rss +1.9 MiB)
Circuit file: adder_6.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 20.8 MiB, delta_rss +0.5 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 20.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 20.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 20.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 33
    .input :      13
    .output:       7
    6-LUT  :      13
  Nets  : 26
    Avg Fanout:     2.5
    Max Fanout:     5.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 91
  Timing Graph Edges: 123
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 20.9 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'adder_6.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 21.0 MiB, delta_rss +0.1 MiB)
# Packing
Begin packing 'adder_6.blif'.

After removing unused inputs...
	total blocks: 33, total nets: 26, total inputs: 13, total outputs: 7
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 memory:1,1 mult_36:1,1
Packing with high fanout thresholds: io:128 clb:32 memory:128 mult_36:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     1/33        3%                            0     3 x 3     
     2/33        6%                            1     3 x 3     
     3/33        9%                            1     3 x 3     
     4/33       12%                            1     3 x 3     
     5/33       15%                            1     3 x 3     
     6/33       18%                            1     3 x 3     
     7/33       21%                            1     3 x 3     
     8/33       24%                            1     3 x 3     
     9/33       27%                            1     3 x 3     
    10/33       30%                            1     3 x 3     
    11/33       33%                            1     4 x 4     
    12/33       36%                            2     4 x 4     
    13/33       39%                            2     4 x 4     
    14/33       42%                            2     4 x 4     
    15/33       45%                            3     4 x 4     
    16/33       48%                            4     4 x 4     
    17/33       51%                            5     4 x 4     
    18/33       54%                            6     4 x 4     
    19/33       57%                            7     4 x 4     
    20/33       60%                            8     4 x 4     
    21/33       63%                            9     4 x 4     
    22/33       66%                           10     4 x 4     
    23/33       69%                           11     4 x 4     
    24/33       72%                           12     4 x 4     
    25/33       75%                           13     4 x 4     
    26/33       78%                           14     4 x 4     
    27/33       81%                           15     4 x 4     
    28/33       84%                           16     4 x 4     
    29/33       87%                           17     4 x 4     
    30/33       90%                           18     4 x 4     
    31/33       93%                           19     4 x 4     
    32/33       96%                           20     4 x 4     
    33/33      100%                           21     4 x 4     

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 13
  LEs used for logic and registers    : 0
  LEs used for logic only             : 13
  LEs used for registers only         : 0

Incr Slack updates 1 in 6.41e-06 sec
Full Max Req/Worst Slack updates 1 in 3.546e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.069e-06 sec
FPGA sized to 4 x 4 (auto)
Device Utilization: 0.28 (target 1.00)
	Block Utilization: 0.31 Type: io
	Block Utilization: 1.00 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         20                                   0.35                         0.65   
       clb          2                                   11.5                            5   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 3 out of 26 nets, 23 nets not absorbed.

Netlist conversion complete.

# Packing took 0.01 seconds (max_rss 21.4 MiB, delta_rss +0.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'adder_6.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.042592 seconds).
Warning 9: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.09 seconds (max_rss 59.5 MiB, delta_rss +38.1 MiB)
Warning 10: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 23
Netlist num_blocks: 22
Netlist EMPTY blocks: 0.
Netlist io blocks: 20.
Netlist clb blocks: 2.
Netlist mult_36 blocks: 0.
Netlist memory blocks: 0.
Netlist inputs pins: 13
Netlist output pins: 7

Pb types usage...
  io         : 20
   inpad     : 13
   outpad    : 7
  clb        : 2
   fle       : 13
    ble6     : 13
     lut6    : 13
      lut    : 13

# Create Device
## Build Device Grid
FPGA sized to 4 x 4: 16 grid tiles (auto)

Resource usage...
	Netlist
		20	blocks of type: io
	Architecture
		64	blocks of type: io
	Netlist
		2	blocks of type: clb
	Architecture
		2	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		0	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		1	blocks of type: memory

Device Utilization: 0.28 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.31 Logical Block: io
	Physical Tile clb:
	Block Utilization: 1.00 Logical Block: clb
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Warning 11: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 100
Y-direction routing channel width is 100
## Build tileable routing resource graph took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1238
  RR Graph Edges: 5857
# Create Device took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 12: Found no more sample locations for SOURCE in clb
Warning 13: Found no more sample locations for OPIN in clb
Warning 14: Found no sample locations for SOURCE in mult_36
Warning 15: Found no sample locations for OPIN in mult_36
## Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
Warning 16: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 64
Y-direction routing channel width is 64
## Build tileable routing resource graph took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 972
  RR Graph Edges: 3931
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 17: Found no more sample locations for SOURCE in clb
Warning 18: Found no more sample locations for OPIN in clb
Warning 19: Found no sample locations for SOURCE in mult_36
Warning 20: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing delta delays
## Computing delta delays took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

There are 30 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 76

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 1.1875 td_cost: 4.77673e-09
Initial placement estimated Critical Path Delay (CPD): 1.69323 ns
Initial placement estimated setup Total Negative Slack (sTNS): -9.10435 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -1.69323 ns

Initial placement estimated setup slack histogram:
[ -1.7e-09: -1.6e-09) 1 ( 14.3%) |**************************************************
[ -1.6e-09: -1.5e-09) 1 ( 14.3%) |**************************************************
[ -1.5e-09: -1.4e-09) 1 ( 14.3%) |**************************************************
[ -1.4e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 1 ( 14.3%) |**************************************************
[ -1.3e-09: -1.2e-09) 1 ( 14.3%) |**************************************************
[ -1.2e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09: -9.2e-10) 1 ( 14.3%) |**************************************************
[ -9.2e-10: -8.4e-10) 1 ( 14.3%) |**************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 30
Warning 21: Starting t: 9 of 22 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 5.6e-04   0.958       1.02 3.8844e-09   1.693      -8.85   -1.693   0.267  0.0059    3.0     1.00        30  0.200
   2    0.0 5.3e-04   0.972       1.02 2.4441e-09   1.693      -8.84   -1.693   0.233  0.0220    2.5     2.82        60  0.950
   3    0.0 5.0e-04   0.978       0.98 1.8028e-09   1.562      -8.54   -1.562   0.433  0.0087    2.0     4.61        90  0.950
   4    0.0 4.8e-04   0.970       0.95 1.7034e-09   1.562      -8.55   -1.562   0.333  0.0193    2.0     4.66       120  0.950
   5    0.0 4.5e-04   0.999       0.92 1.9248e-09   1.439      -7.93   -1.439   0.133  0.0008    1.7     5.39       150  0.950
   6    0.0 4.3e-04   1.000       0.92 1.7637e-09   1.439      -7.81   -1.439   0.067  0.0006    1.2     7.26       180  0.950
   7    0.0 4.1e-04   1.000       0.92 1.7203e-09   1.439      -7.69   -1.439   0.200  0.0004    1.0     8.00       210  0.950
   8    0.0 3.9e-04   0.991       0.91 1.7222e-09   1.436      -7.69   -1.436   0.167  0.0084    1.0     8.00       240  0.950
   9    0.0 3.7e-04   1.001       0.89 1.7221e-09   1.436      -7.69   -1.436   0.133  0.0003    1.0     8.00       270  0.950
  10    0.0 2.9e-04   0.999       0.89 1.719e-09    1.436      -7.69   -1.436   0.067  0.0000    1.0     8.00       300  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=0.890625, TD costs=1.7166e-09, CPD=  1.436 (ns) 
  11    0.0 2.4e-04   1.000       0.89 1.715e-09    1.436      -7.69   -1.436   0.133  0.0004    1.0     8.00       330  0.800
  12    0.0 0.0e+00   1.000       0.89 1.7124e-09   1.437      -7.69   -1.437   0.167  0.0002    1.0     8.00       360  0.800
## Placement Quench took 0.00 seconds (max_rss 59.8 MiB)
post-quench CPD = 1.43613 (ns) 

BB estimate of min-dist (placement) wire length: 57

Completed placement consistency check successfully.

Swaps called: 382

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.43613 ns, Fmax: 696.313 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.43613 ns
Placement estimated setup Total Negative Slack (sTNS): -7.68595 ns

Placement estimated setup slack histogram:
[ -1.4e-09: -1.4e-09) 2 ( 28.6%) |*************************************************
[ -1.4e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.2e-09) 1 ( 14.3%) |*************************
[ -1.2e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09: -1.1e-09) 2 ( 28.6%) |*************************************************
[ -1.1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09: -9.3e-10) 0 (  0.0%) |
[ -9.3e-10: -8.6e-10) 0 (  0.0%) |
[ -8.6e-10: -7.9e-10) 0 (  0.0%) |
[ -7.9e-10: -7.1e-10) 2 ( 28.6%) |*************************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999585, bb_cost: 0.890625, td_cost: 1.7106e-09, 

Placement resource usage:
  io  implemented as io : 20
  clb implemented as clb: 2

Placement number of temperatures: 12
Placement total # of swap attempts: 382
	Swaps accepted:  79 (20.7 %)
	Swaps rejected: 268 (70.2 %)
	Swaps aborted :  35 ( 9.2 %)


Percentage of different move types:
	Uniform move: 28.53 % (acc=24.77 %, rej=64.22 %, aborted=11.01 %)
	Median move: 36.39 % (acc=19.42 %, rej=73.38 %, aborted=7.19 %)
	W. Centroid move: 1.57 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Centroid move: 30.89 % (acc=21.19 %, rej=68.64 %, aborted=10.17 %)
	W. Median move: 0.79 % (acc=0.00 %, rej=66.67 %, aborted=33.33 %)
	Crit. Uniform move: 1.57 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Feasible Region move: 0.26 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)

Placement Quench timing analysis took 2.9073e-05 seconds (1.6495e-05 STA, 1.2578e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.000669875 seconds (0.000439542 STA, 0.000230333 slack) (14 full updates: 14 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

# Routing
Initializing minimum channel width search based on maximum CLB pins

Attempting to route at 64 channels (binary search bounds: [-1, -1])
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5) 10 ( 33.3%) |**********************************
[      0.5:      0.6)  1 (  3.3%) |***
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  4 ( 13.3%) |**************
[      0.8:      0.9)  1 (  3.3%) |***
[      0.9:        1) 14 ( 46.7%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    1143      23      30      13 ( 1.337%)      96 (13.6%)    1.693     -9.729     -1.693      0.000      0.000      N/A
Incr Slack updates 14 in 9.6351e-05 sec
Full Max Req/Worst Slack updates 5 in 1.7951e-05 sec
Incr Max Req/Worst Slack updates 9 in 2.6475e-05 sec
Incr Criticality updates 8 in 3.7069e-05 sec
Full Criticality updates 6 in 2.8261e-05 sec
   2    0.0     0.5    0     635      12      19       0 ( 0.000%)     106 (15.1%)    1.693     -9.729     -1.693      0.000      0.000      N/A
Restoring best routing
Critical path: 1.69284 ns
Successfully routed after 2 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  1 (  3.3%) |****
[      0.5:      0.6)  8 ( 26.7%) |***********************************
[      0.6:      0.7)  2 (  6.7%) |*********
[      0.7:      0.8)  2 (  6.7%) |*********
[      0.8:      0.9)  6 ( 20.0%) |**************************
[      0.9:        1) 11 ( 36.7%) |************************************************
Router Stats: total_nets_routed: 35 total_connections_routed: 49 total_heap_pushes: 1778 total_heap_pops: 928

Attempting to route at 32 channels (binary search bounds: [-1, 64])
Warning 22: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 32
Y-direction routing channel width is 32
Warning 23: Node: 578 with RR_type: CHANX  at Location:CHANX:578 L4 length:1 (1,1)->(1,1), had no out-going switches
Warning 24: in check_rr_graph: fringe node 578 CHANX at (1,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 740
  RR Graph Edges: 2272
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 25: Found no more sample locations for SOURCE in clb
Warning 26: Found no more sample locations for OPIN in clb
Warning 27: Found no sample locations for SOURCE in mult_36
Warning 28: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5) 10 ( 33.3%) |**********************************
[      0.5:      0.6)  1 (  3.3%) |***
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  4 ( 13.3%) |**************
[      0.8:      0.9)  1 (  3.3%) |***
[      0.9:        1) 14 ( 46.7%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     910      23      30      17 ( 2.297%)      97 (27.6%)    1.826     -9.878     -1.826      0.000      0.000      N/A
   2    0.0     0.5    0     536      12      19       9 ( 1.216%)     105 (29.8%)    1.826     -9.759     -1.826      0.000      0.000      N/A
   3    0.0     0.6    0     481       8      12       7 ( 0.946%)     103 (29.3%)    1.826     -9.879     -1.826      0.000      0.000      N/A
   4    0.0     0.8    0     372       8      13       5 ( 0.676%)     102 (29.0%)    1.826     -9.881     -1.826      0.000      0.000      N/A
   5    0.0     1.1    0     388       9      14       4 ( 0.541%)     105 (29.8%)    1.826     -9.947     -1.826      0.000      0.000      N/A
   6    0.0     1.4    0     397       7       9       5 ( 0.676%)     111 (31.5%)    1.826     -9.952     -1.826      0.000      0.000      N/A
   7    0.0     1.9    0     388       7      10       3 ( 0.405%)     116 (33.0%)    1.826     -9.949     -1.826      0.000      0.000      N/A
   8    0.0     2.4    0     257       4       6       1 ( 0.135%)     126 (35.8%)    1.826     -10.21     -1.826      0.000      0.000      N/A
   9    0.0     3.1    0      16       1       1       1 ( 0.135%)     126 (35.8%)    1.826     -10.21     -1.826      0.000      0.000      N/A
  10    0.0     4.1    0      96       3       4       1 ( 0.135%)     126 (35.8%)    1.826     -10.21     -1.826      0.000      0.000        9
  11    0.0     5.3    0      51       1       2       0 ( 0.000%)     128 (36.4%)    1.826     -10.21     -1.826      0.000      0.000        9
Restoring best routing
Critical path: 1.82586 ns
Successfully routed after 11 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  1 (  3.3%) |****
[      0.5:      0.6)  1 (  3.3%) |****
[      0.6:      0.7)  4 ( 13.3%) |***************
[      0.7:      0.8) 13 ( 43.3%) |************************************************
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1) 11 ( 36.7%) |*****************************************
Router Stats: total_nets_routed: 83 total_connections_routed: 120 total_heap_pushes: 3892 total_heap_pops: 2279

Attempting to route at 16 channels (binary search bounds: [-1, 32])
Warning 29: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 16
Y-direction routing channel width is 16
Warning 30: Node: 542 with RR_type: CHANX  at Location:CHANX:542 L4 length:1 (1,1)->(1,1), had no out-going switches
Warning 31: in check_rr_graph: fringe node 542 CHANX at (1,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 624
  RR Graph Edges: 1149
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 32: Found no more sample locations for SOURCE in clb
Warning 33: Found no more sample locations for OPIN in clb
Warning 34: Found no more sample locations for SOURCE in memory
Warning 35: Found no sample locations for SOURCE in mult_36
Warning 36: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5) 10 ( 33.3%) |**********************************
[      0.5:      0.6)  1 (  3.3%) |***
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  4 ( 13.3%) |**************
[      0.8:      0.9)  1 (  3.3%) |***
[      0.9:        1) 14 ( 46.7%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     896      23      30      29 ( 4.647%)     126 (71.6%)    1.752     -10.78     -1.752      0.000      0.000      N/A
   2    0.0     0.5    0     829      20      27      21 ( 3.365%)     132 (75.0%)    1.752     -10.72     -1.752      0.000      0.000      N/A
   3    0.0     0.6    0     769      18      25      24 ( 3.846%)     129 (73.3%)    1.752     -10.78     -1.752      0.000      0.000      N/A
   4    0.0     0.8    0     773      18      25      22 ( 3.526%)     136 (77.3%)    1.752     -10.85     -1.752      0.000      0.000      N/A
   5    0.0     1.1    0     880      20      27      26 ( 4.167%)     153 (86.9%)    1.752     -11.04     -1.752      0.000      0.000      N/A
   6    0.0     1.4    0     811      18      24      25 ( 4.006%)     145 (82.4%)    1.752     -11.04     -1.752      0.000      0.000      N/A
   7    0.0     1.9    0     832      18      25      21 ( 3.365%)     145 (82.4%)    1.752     -11.11     -1.752      0.000      0.000      N/A
   8    0.0     2.4    0     876      20      27      20 ( 3.205%)     151 (85.8%)    1.752     -11.11     -1.752      0.000      0.000      N/A
   9    0.0     3.1    0     826      18      23      22 ( 3.526%)     153 (86.9%)    1.752     -11.18     -1.752      0.000      0.000      N/A
  10    0.0     4.1    0     889      21      27      20 ( 3.205%)     154 (87.5%)    1.752     -11.24     -1.752      0.000      0.000       63
  11    0.0     5.3    0     851      18      24      26 ( 4.167%)     157 (89.2%)    1.834     -11.36     -1.834      0.000      0.000       85
  12    0.0     6.9    0     937      19      26      24 ( 3.846%)     160 (90.9%)    2.056     -11.79     -2.056      0.000      0.000      inf
  13    0.0     9.0    0     975      19      26      23 ( 3.686%)     171 (97.2%)    1.947     -12.01     -1.947      0.000      0.000      inf
  14    0.0    11.6    0     783      14      18      30 ( 4.808%)     170 (96.6%)    2.221     -12.06     -2.221      0.000      0.000      inf
  15    0.0    15.1    0     803      17      24      26 ( 4.167%)     158 (89.8%)    1.882     -11.94     -1.882      0.000      0.000      inf
  16    0.0    19.7    0     850      18      25      32 ( 5.128%)     177 (100.6%)    2.350     -12.38     -2.350      0.000      0.000      inf
  17    0.0    25.6    0     787      17      23      22 ( 3.526%)     152 (86.4%)    1.877     -11.74     -1.877      0.000      0.000      inf
  18    0.0    33.3    0     799      16      22      25 ( 4.006%)     160 (90.9%)    2.417     -12.66     -2.417      0.000      0.000      inf
  19    0.0    43.3    0     811      17      24      19 ( 3.045%)     148 (84.1%)    1.947     -11.83     -1.947      0.000      0.000      inf
  20    0.0    56.2    0     915      19      26      21 ( 3.365%)     153 (86.9%)    1.838     -11.57     -1.838      0.000      0.000     1643
  21    0.0    73.1    0     867      16      22      21 ( 3.365%)     153 (86.9%)    1.945     -12.21     -1.945      0.000      0.000      152
  22    0.0    95.0    0     852      19      26      26 ( 4.167%)     172 (97.7%)    2.420     -12.47     -2.420      0.000      0.000      145
  23    0.0   123.5    0     810      17      24      25 ( 4.006%)     163 (92.6%)    2.420     -12.28     -2.420      0.000      0.000      201
  24    0.0   160.6    0     759      15      22      20 ( 3.205%)     146 (83.0%)    1.882     -11.63     -1.882      0.000      0.000      282
  25    0.0   208.8    0     916      19      26      24 ( 3.846%)     166 (94.3%)    2.089     -12.01     -2.089      0.000      0.000      178
  26    0.0   271.4    0     829      16      21      22 ( 3.526%)     167 (94.9%)    2.089     -12.19     -2.089      0.000      0.000      224
  27    0.0   352.8    0     855      17      24      21 ( 3.365%)     157 (89.2%)    1.882     -11.83     -1.882      0.000      0.000      181
  28    0.0   458.7    0     756      16      22      24 ( 3.846%)     169 (96.0%)    2.420     -12.47     -2.420      0.000      0.000      184
  29    0.0   596.3    0     819      18      25      24 ( 3.846%)     159 (90.3%)    2.291     -12.15     -2.291      0.000      0.000      310
  30    0.0   775.1    0     843      17      24      23 ( 3.686%)     155 (88.1%)    1.964     -11.82     -1.964      0.000      0.000      413
  31    0.0  1007.7    0     870      17      24      20 ( 3.205%)     143 (81.2%)    1.882     -11.63     -1.882      0.000      0.000      630
  32    0.0  1310.0    0     923      19      26      24 ( 3.846%)     161 (91.5%)    1.904     -11.95     -1.904      0.000      0.000      445
  33    0.0  1703.0    0     825      17      24      24 ( 3.846%)     165 (93.8%)    2.025     -12.70     -2.025      0.000      0.000      inf
  34    0.0  2213.9    0     963      19      25      27 ( 4.327%)     166 (94.3%)    2.354     -12.21     -2.354      0.000      0.000      inf
  35    0.0  2878.1    0     766      17      24      24 ( 3.846%)     163 (92.6%)    2.420     -12.28     -2.420      0.000      0.000      inf
  36    0.0  3741.5    0     837      17      24      20 ( 3.205%)     152 (86.4%)    1.882     -11.69     -1.882      0.000      0.000      inf
  37    0.0  4863.9    0     905      17      24      24 ( 3.846%)     162 (92.0%)    1.964     -11.88     -1.964      0.000      0.000      inf
  38    0.0  6323.1    0     832      16      21      20 ( 3.205%)     153 (86.9%)    1.882     -11.69     -1.882      0.000      0.000      inf
  39    0.0  8220.0    0     874      18      24      20 ( 3.205%)     158 (89.8%)    1.904     -11.83     -1.904      0.000      0.000      inf
  40    0.0 10686.0    0     859      18      24      24 ( 3.846%)     165 (93.8%)    2.089     -12.14     -2.089      0.000      0.000     1999
  41    0.0 13891.9    0     791      17      23      24 ( 3.846%)     157 (89.2%)    2.089     -12.14     -2.089      0.000      0.000     1691
  42    0.0 18059.4    0     971      18      25      21 ( 3.365%)     163 (92.6%)    1.964     -12.01     -1.964      0.000      0.000     3391
  43    0.0 23477.2    0     905      18      25      27 ( 4.327%)     171 (97.2%)    2.291     -12.33     -2.291      0.000      0.000     1014
  44    0.0 30520.4    0     894      19      26      24 ( 3.846%)     160 (90.9%)    2.003     -12.50     -2.003      0.000      0.000     4116
  45    0.0 39676.5    0     915      19      26      22 ( 3.526%)     154 (87.5%)    2.003     -12.37     -2.003      0.000      0.000      inf
  46    0.0 51579.5    0     984      20      27      22 ( 3.526%)     153 (86.9%)    1.944     -12.20     -1.944      0.000      0.000      inf
  47    0.0 67053.3    0     916      19      26      24 ( 3.846%)     164 (93.2%)    1.966     -12.39     -1.966      0.000      0.000      inf
  48    0.0 87169.3    0     841      17      24      22 ( 3.526%)     159 (90.3%)    1.944     -12.14     -1.944      0.000      0.000      inf
  49    0.0 1.1e+05    0     768      15      20      25 ( 4.006%)     167 (94.9%)    2.420     -12.47     -2.420      0.000      0.000   539127
  50    0.0 1.5e+05    0     811      17      24      25 ( 4.006%)     163 (92.6%)    2.420     -12.28     -2.420      0.000      0.000      inf
Routing failed.

Failed routing attempt #0
Total number of overused nodes: 25
Total number of overused nodes is larger than the logging limit (20).
Displaying the first 20 entries.
Routing Failure Diagnostics: Printing Overused Nodes Information
------ ------- ---------- --------- -------- ------------ ------- ------- ------- ------- ------- -------
   No.  NodeId  Occupancy  Capacity  RR Node    Direction    Side     PTC    Xlow    Ylow   Xhigh   Yhigh
                                        type                          NUM                                
------ ------- ---------- --------- -------- ------------ ------- ------- ------- ------- ------- -------
     0     510          2         1    CHANX      INC_DIR     N/A       2       1       0       2       0
     1     515          2         1    CHANX      DEC_DIR     N/A       7       1       0       2       0
     2     518          2         1    CHANX      INC_DIR     N/A      10       1       0       2       0
     3     526          2         1    CHANX      INC_DIR     N/A       8       2       0       2       0
     4     530          2         1    CHANX      INC_DIR     N/A       2       1       1       1       1
     5     533          2         1    CHANX      DEC_DIR     N/A       5       1       1       1       1
     6     540          2         1    CHANX      INC_DIR     N/A      12       1       1       1       1
     7     545          2         1    CHANX      DEC_DIR     N/A       1       1       2       1       2
     8     548          2         1    CHANX      INC_DIR     N/A       4       1       2       2       2
     9     554          2         1    CHANX      INC_DIR     N/A      10       1       2       2       2
    10     557          2         1    CHANX      DEC_DIR     N/A      13       1       2       2       2
    11     564          2         1    CHANY      INC_DIR     N/A       0       0       1       0       2
    12     565          2         1    CHANY      DEC_DIR     N/A       1       0       1       0       1
    13     568          2         1    CHANY      INC_DIR     N/A       4       0       1       0       2
    14     573          2         1    CHANY      DEC_DIR     N/A       9       0       1       0       1
    15     579          2         1    CHANY      DEC_DIR     N/A      15       0       1       0       2
    16     582          2         1    CHANY      INC_DIR     N/A       8       0       2       0       2
    17     584          2         1    CHANY      INC_DIR     N/A       0       1       1       1       2
    18     585          2         1    CHANY      DEC_DIR     N/A       1       1       1       1       1
    19     589          2         1    CHANY      DEC_DIR     N/A       5       1       1       1       2

Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 6 ( 20.0%) |*****************************
[      0.5:      0.6) 3 ( 10.0%) |***************
[      0.6:      0.7) 6 ( 20.0%) |*****************************
[      0.7:      0.8) 5 ( 16.7%) |*************************
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 10 ( 33.3%) |*************************************************
Router Stats: total_nets_routed: 892 total_connections_routed: 1220 total_heap_pushes: 42648 total_heap_pops: 30715

Attempting to route at 24 channels (binary search bounds: [16, 32])
Warning 37: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 24
Y-direction routing channel width is 24
Warning 38: Node: 560 with RR_type: CHANX  at Location:CHANX:560 L4 length:1 (1,1)->(1,1), had no out-going switches
Warning 39: in check_rr_graph: fringe node 560 CHANX at (1,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 682
  RR Graph Edges: 1571
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 40: Found no more sample locations for SOURCE in clb
Warning 41: Found no more sample locations for OPIN in clb
Warning 42: Found no sample locations for SOURCE in mult_36
Warning 43: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5) 10 ( 33.3%) |**********************************
[      0.5:      0.6)  1 (  3.3%) |***
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  4 ( 13.3%) |**************
[      0.8:      0.9)  1 (  3.3%) |***
[      0.9:        1) 14 ( 46.7%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     623      23      30      14 ( 2.053%)      97 (36.7%)    1.693     -9.655     -1.693      0.000      0.000      N/A
   2    0.0     0.5    0     401      13      18      10 ( 1.466%)     105 (39.8%)    1.693     -9.532     -1.693      0.000      0.000      N/A
   3    0.0     0.6    0     386      11      15       7 ( 1.026%)     101 (38.3%)    1.693     -9.655     -1.693      0.000      0.000      N/A
   4    0.0     0.8    0     441      12      16       8 ( 1.173%)     108 (40.9%)    1.693     -9.655     -1.693      0.000      0.000      N/A
   5    0.0     1.1    0     445      12      15       8 ( 1.173%)     118 (44.7%)    1.693     -9.853     -1.693      0.000      0.000      N/A
   6    0.0     1.4    0     420      11      14       6 ( 0.880%)     115 (43.6%)    1.693     -10.04     -1.693      0.000      0.000      N/A
   7    0.0     1.9    0     455      10      13       7 ( 1.026%)     115 (43.6%)    1.693     -9.778     -1.693      0.000      0.000      N/A
   8    0.0     2.4    0     436       9      11      10 ( 1.466%)     125 (47.3%)    1.693     -10.04     -1.693      0.000      0.000      N/A
   9    0.0     3.1    0     457      10      14       5 ( 0.733%)     112 (42.4%)    1.693     -9.793     -1.693      0.000      0.000      N/A
  10    0.0     4.1    0     407       8      11       7 ( 1.026%)     123 (46.6%)    1.693     -9.989     -1.693      0.000      0.000       52
  11    0.0     5.3    0     414       9      11       8 ( 1.173%)     118 (44.7%)    1.693     -9.973     -1.693      0.000      0.000      689
  12    0.0     6.9    0     325       9      10      11 ( 1.613%)     144 (54.5%)    1.739     -11.00     -1.739      0.000      0.000      inf
  13    0.0     9.0    0     340       8      10      12 ( 1.760%)     130 (49.2%)    1.905     -10.99     -1.905      0.000      0.000      inf
  14    0.0    11.6    0     418      10      14       5 ( 0.733%)     150 (56.8%)    1.883     -11.06     -1.883      0.000      0.000      inf
  15    0.0    15.1    0     344       9      13       3 ( 0.440%)     146 (55.3%)    1.976     -11.73     -1.976      0.000      0.000      inf
  16    0.0    19.7    0     339       8      10       5 ( 0.733%)     145 (54.9%)    1.884     -11.26     -1.884      0.000      0.000       37
  17    0.0    25.6    0     339      10      12       4 ( 0.587%)     147 (55.7%)    1.946     -11.38     -1.946      0.000      0.000       41
  18    0.0    33.3    0     286       7      10       5 ( 0.733%)     145 (54.9%)    1.889     -11.22     -1.889      0.000      0.000       36
  19    0.0    43.3    0     333       8      11       3 ( 0.440%)     153 (58.0%)    2.008     -11.82     -2.008      0.000      0.000       31
  20    0.0    56.2    0     320       7      10       1 ( 0.147%)     143 (54.2%)    1.946     -11.52     -1.946      0.000      0.000       29
  21    0.0    73.1    0     273       6       8       1 ( 0.147%)     143 (54.2%)    1.946     -11.52     -1.946      0.000      0.000       23
  22    0.0    95.0    0     274       6       8       2 ( 0.293%)     153 (58.0%)    1.946     -11.71     -1.946      0.000      0.000       22
  23    0.0   123.5    0     258       6       8       2 ( 0.293%)     160 (60.6%)    2.033     -12.03     -2.033      0.000      0.000       23
  24    0.0   160.6    0     262       7       8       0 ( 0.000%)     160 (60.6%)    2.073     -12.03     -2.073      0.000      0.000       24
Restoring best routing
Critical path: 2.07327 ns
Successfully routed after 24 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 2 (  6.7%) |***********
[      0.6:      0.7) 7 ( 23.3%) |**************************************
[      0.7:      0.8) 5 ( 16.7%) |***************************
[      0.8:      0.9) 7 ( 23.3%) |**************************************
[      0.9:        1) 9 ( 30.0%) |*************************************************
Router Stats: total_nets_routed: 229 total_connections_routed: 300 total_heap_pushes: 8996 total_heap_pops: 5575

Attempting to route at 20 channels (binary search bounds: [16, 24])
Warning 44: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 20
Y-direction routing channel width is 20
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 658
  RR Graph Edges: 1427
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 45: Found no more sample locations for SOURCE in clb
Warning 46: Found no more sample locations for OPIN in clb
Warning 47: Found no sample locations for SOURCE in mult_36
Warning 48: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5) 10 ( 33.3%) |**********************************
[      0.5:      0.6)  1 (  3.3%) |***
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  4 ( 13.3%) |**************
[      0.8:      0.9)  1 (  3.3%) |***
[      0.9:        1) 14 ( 46.7%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     737      23      30      17 ( 2.584%)     105 (47.7%)    1.930     -10.16     -1.930      0.000      0.000      N/A
   2    0.0     0.5    0     475      17      23      12 ( 1.824%)     106 (48.2%)    1.930     -10.16     -1.930      0.000      0.000      N/A
   3    0.0     0.6    0     546      17      22      14 ( 2.128%)     110 (50.0%)    1.930     -10.22     -1.930      0.000      0.000      N/A
   4    0.0     0.8    0     586      18      23      12 ( 1.824%)     107 (48.6%)    1.930     -10.16     -1.930      0.000      0.000      N/A
   5    0.0     1.1    0     507      17      23      13 ( 1.976%)     112 (50.9%)    1.930     -10.35     -1.930      0.000      0.000      N/A
   6    0.0     1.4    0     460      15      19       8 ( 1.216%)     126 (57.3%)    1.930     -10.61     -1.930      0.000      0.000      N/A
   7    0.0     1.9    0     357      12      16       9 ( 1.368%)     125 (56.8%)    1.930     -10.61     -1.930      0.000      0.000      N/A
   8    0.0     2.4    0     371      13      16       9 ( 1.368%)     133 (60.5%)    1.930     -10.75     -1.930      0.000      0.000      N/A
   9    0.0     3.1    0     333      10      13       6 ( 0.912%)     127 (57.7%)    1.930     -10.75     -1.930      0.000      0.000      N/A
  10    0.0     4.1    0     373      11      14       9 ( 1.368%)     135 (61.4%)    1.930     -10.75     -1.930      0.000      0.000       22
  11    0.0     5.3    0     357      11      15      10 ( 1.520%)     136 (61.8%)    1.940     -10.92     -1.940      0.000      0.000      131
  12    0.0     6.9    0     275      10      13       6 ( 0.912%)     137 (62.3%)    2.017     -11.27     -2.017      0.000      0.000      inf
  13    0.0     9.0    0     403      10      13       8 ( 1.216%)     142 (64.5%)    2.058     -11.45     -2.058      0.000      0.000       65
  14    0.0    11.6    0     412      10      13      10 ( 1.520%)     135 (61.4%)    1.989     -11.04     -1.989      0.000      0.000       99
  15    0.0    15.1    0     556      10      12       6 ( 0.912%)     134 (60.9%)    2.058     -11.28     -2.058      0.000      0.000      inf
  16    0.0    19.7    0     596      11      14       6 ( 0.912%)     140 (63.6%)    2.063     -11.29     -2.063      0.000      0.000      162
  17    0.0    25.6    0     329       8      11       7 ( 1.064%)     142 (64.5%)    2.058     -11.47     -2.058      0.000      0.000      109
  18    0.0    33.3    0     351      10      13       6 ( 0.912%)     131 (59.5%)    2.017     -10.96     -2.017      0.000      0.000      121
  19    0.0    43.3    0     341       8      12       7 ( 1.064%)     137 (62.3%)    2.062     -11.48     -2.062      0.000      0.000       54
  20    0.0    56.2    0     290       8      10       4 ( 0.608%)     134 (60.9%)    2.127     -11.52     -2.127      0.000      0.000       66
  21    0.0    73.1    0     413       9      11       5 ( 0.760%)     140 (63.6%)    2.405     -11.48     -2.405      0.000      0.000       48
  22    0.0    95.0    0     361       8       9       4 ( 0.608%)     138 (62.7%)    2.405     -11.48     -2.405      0.000      0.000       49
  23    0.0   123.5    0     352       9      11       7 ( 1.064%)     144 (65.5%)    2.405     -11.48     -2.405      0.000      0.000       48
  24    0.0   160.6    0     344      10      12       5 ( 0.760%)     133 (60.5%)    2.405     -11.35     -2.405      0.000      0.000       64
  25    0.0   208.8    0     469      10      13       6 ( 0.912%)     137 (62.3%)    2.462     -11.65     -2.462      0.000      0.000       56
  26    0.0   271.4    0     483      11      14       6 ( 0.912%)     139 (63.2%)    2.405     -11.48     -2.405      0.000      0.000       67
  27    0.0   352.8    0     388       9      11       8 ( 1.216%)     149 (67.7%)    2.642     -11.93     -2.642      0.000      0.000       85
  28    0.0   458.7    0     433       9      11       3 ( 0.456%)     138 (62.7%)    2.589     -12.41     -2.589      0.000      0.000      158
  29    0.0   596.3    0     422       8      10       5 ( 0.760%)     146 (66.4%)    2.588     -12.47     -2.588      0.000      0.000      126
  30    0.0   775.1    0     351       8      10       4 ( 0.608%)     138 (62.7%)    2.467     -11.60     -2.467      0.000      0.000      129
  31    0.0  1007.7    0     470       9      11       4 ( 0.608%)     138 (62.7%)    2.467     -11.60     -2.467      0.000      0.000      102
  32    0.0  1310.0    0     537      10      13       7 ( 1.064%)     155 (70.5%)    2.589     -12.60     -2.589      0.000      0.000       93
  33    0.0  1703.0    0     397      10      12       8 ( 1.216%)     146 (66.4%)    2.470     -11.73     -2.470      0.000      0.000      140
  34    0.0  2213.9    0     519      11      14       4 ( 0.608%)     145 (65.9%)    2.470     -11.55     -2.470      0.000      0.000      450
  35    0.0  2878.1    0     533      11      14       8 ( 1.216%)     153 (69.5%)    2.470     -11.99     -2.470      0.000      0.000      400
  36    0.0  3741.5    0     418      10      14       5 ( 0.760%)     150 (68.2%)    2.407     -11.74     -2.407      0.000      0.000      inf
  37    0.0  4863.9    0     370      12      16       6 ( 0.912%)     148 (67.3%)    2.407     -11.55     -2.407      0.000      0.000      inf
  38    0.0  6323.1    0     371      10      13       4 ( 0.608%)     143 (65.0%)    2.407     -11.55     -2.407      0.000      0.000      inf
  39    0.0  8220.0    0     368       9      13       4 ( 0.608%)     137 (62.3%)    2.067     -11.22     -2.067      0.000      0.000      inf
  40    0.0 10686.0    0     331       9      12       6 ( 0.912%)     147 (66.8%)    2.067     -11.41     -2.067      0.000      0.000      inf
  41    0.0 13891.9    0     288      10      14       4 ( 0.608%)     145 (65.9%)    2.067     -11.35     -2.067      0.000      0.000     2440
  42    0.0 18059.4    0     225       8      11       6 ( 0.912%)     141 (64.1%)    2.067     -11.35     -2.067      0.000      0.000      430
  43    0.0 23477.2    0     534      12      15       7 ( 1.064%)     146 (66.4%)    2.405     -11.54     -2.405      0.000      0.000      642
  44    0.0 30520.4    0     465      10      13       3 ( 0.456%)     142 (64.5%)    2.405     -11.47     -2.405      0.000      0.000      inf
  45    0.0 39676.5    0     565      13      17       5 ( 0.760%)     147 (66.8%)    2.405     -11.61     -2.405      0.000      0.000      212
  46    0.0 51579.5    0     335       8      11       5 ( 0.760%)     135 (61.4%)    2.067     -11.22     -2.067      0.000      0.000      226
  47    0.0 67053.3    0     462       9      11       7 ( 1.064%)     147 (66.8%)    2.341     -11.73     -2.341      0.000      0.000      330
  48    0.0 87169.3    0     449      10      13      11 ( 1.672%)     178 (80.9%)    2.792     -14.25     -2.792      0.000      0.000      953
  49    0.0 1.1e+05    0     313       9      12       4 ( 0.608%)     161 (73.2%)    2.527     -12.74     -2.527      0.000      0.000      inf
  50    0.0 1.5e+05    0     399       9      12       3 ( 0.456%)     153 (69.5%)    2.525     -12.53     -2.525      0.000      0.000      inf
Routing failed.

Failed routing attempt #1
Total number of overused nodes: 3
Routing Failure Diagnostics: Printing Overused Nodes Information
------ ------- ---------- --------- -------- ------------ ------- ------- ------- ------- ------- -------
   No.  NodeId  Occupancy  Capacity  RR Node    Direction    Side     PTC    Xlow    Ylow   Xhigh   Yhigh
                                        type                          NUM                                
------ ------- ---------- --------- -------- ------------ ------- ------- ------- ------- ------- -------
     0     518          2         1    CHANX      INC_DIR     N/A      10       1       0       2       0
     1     589          2         1    CHANY      DEC_DIR     N/A       9       0       1       0       1
     2     609          2         1    CHANY      DEC_DIR     N/A       3       1       1       1       2

Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 5 ( 16.7%) |*************************
[      0.5:      0.6) 5 ( 16.7%) |*************************
[      0.6:      0.7) 3 ( 10.0%) |***************
[      0.7:      0.8) 3 ( 10.0%) |***************
[      0.8:      0.9) 10 ( 33.3%) |*************************************************
[      0.9:        1) 4 ( 13.3%) |********************
Router Stats: total_nets_routed: 539 total_connections_routed: 698 total_heap_pushes: 21020 total_heap_pops: 13378

Attempting to route at 22 channels (binary search bounds: [20, 24])
Warning 49: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 22
Y-direction routing channel width is 22
Warning 50: Node: 556 with RR_type: CHANX  at Location:CHANX:556 L4 length:1 (1,1)->(1,1), had no out-going switches
Warning 51: in check_rr_graph: fringe node 556 CHANX at (1,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 670
  RR Graph Edges: 1785
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 52: Found no more sample locations for SOURCE in clb
Warning 53: Found no more sample locations for OPIN in clb
Warning 54: Found no sample locations for SOURCE in mult_36
Warning 55: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5) 10 ( 33.3%) |**********************************
[      0.5:      0.6)  1 (  3.3%) |***
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  4 ( 13.3%) |**************
[      0.8:      0.9)  1 (  3.3%) |***
[      0.9:        1) 14 ( 46.7%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     553      23      30      11 ( 1.642%)      71 (29.3%)    1.568     -8.924     -1.568      0.000      0.000      N/A
   2    0.0     0.5    0     366      13      19       9 ( 1.343%)      79 (32.6%)    1.568     -8.798     -1.568      0.000      0.000      N/A
   3    0.0     0.6    0     352      13      18       6 ( 0.896%)      75 (31.0%)    1.568     -8.922     -1.568      0.000      0.000      N/A
   4    0.0     0.8    0     329      12      16       6 ( 0.896%)      78 (32.2%)    1.568     -8.929     -1.568      0.000      0.000      N/A
   5    0.0     1.1    0     299      10      13       6 ( 0.896%)      90 (37.2%)    1.568     -8.934     -1.568      0.000      0.000      N/A
   6    0.0     1.4    0     245       8      10       6 ( 0.896%)      91 (37.6%)    1.568     -8.934     -1.568      0.000      0.000      N/A
   7    0.0     1.9    0     292       9      12       4 ( 0.597%)      94 (38.8%)    1.568     -8.935     -1.568      0.000      0.000      N/A
   8    0.0     2.4    0     221       7       9       3 ( 0.448%)      93 (38.4%)    1.568     -8.934     -1.568      0.000      0.000      N/A
   9    0.0     3.1    0     156       7       8       5 ( 0.746%)      96 (39.7%)    1.568     -9.119     -1.568      0.000      0.000      N/A
  10    0.0     4.1    0     220       6       7       3 ( 0.448%)      93 (38.4%)    1.568     -8.934     -1.568      0.000      0.000       22
  11    0.0     5.3    0     171       7       8       5 ( 0.746%)      96 (39.7%)    1.568     -9.119     -1.568      0.000      0.000       20
  12    0.0     6.9    0     256       6       7       4 ( 0.597%)      97 (40.1%)    1.631     -9.521     -1.631      0.000      0.000       48
  13    0.0     9.0    0     185       6       7       5 ( 0.746%)     102 (42.1%)    1.631     -9.395     -1.631      0.000      0.000      inf
  14    0.0    11.6    0     301       8       9       2 ( 0.299%)     124 (51.2%)    2.009     -9.933     -2.009      0.000      0.000      inf
  15    0.0    15.1    0     131       4       4       3 ( 0.448%)      99 (40.9%)    1.631     -9.262     -1.631      0.000      0.000       50
  16    0.0    19.7    0     233       5       5       0 ( 0.000%)     123 (50.8%)    2.084     -10.16     -2.084      0.000      0.000       44
Restoring best routing
Critical path: 2.08399 ns
Successfully routed after 16 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 8 ( 26.7%) |***************************************
[      0.5:      0.6) 3 ( 10.0%) |***************
[      0.6:      0.7) 5 ( 16.7%) |*************************
[      0.7:      0.8) 1 (  3.3%) |*****
[      0.8:      0.9) 3 ( 10.0%) |***************
[      0.9:        1) 10 ( 33.3%) |*************************************************
Router Stats: total_nets_routed: 144 total_connections_routed: 182 total_heap_pushes: 4310 total_heap_pops: 2444
Warning 56: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 22
Y-direction routing channel width is 22
Warning 57: Node: 556 with RR_type: CHANX  at Location:CHANX:556 L4 length:1 (1,1)->(1,1), had no out-going switches
Warning 58: in check_rr_graph: fringe node 556 CHANX at (1,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 670
  RR Graph Edges: 1785
Best routing used a channel width factor of 22.
# Routing took 0.13 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -819513
Circuit successfully routed with a channel width factor of 22.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Found 35 mismatches between routing and packing results.
Fixed 22 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         20                                   0.35                         0.65   
       clb          2                                   11.5                            5   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 3 out of 26 nets, 23 nets not absorbed.


Average number of bends per net: 2.21739  Maximum # of bends: 12

Number of global nets: 0
Number of routed nets (nonglobal): 23
Wire length results (in units of 1 clb segments)...
	Total wirelength: 123, average net length: 5.34783
	Maximum net length: 25

Wire length results in terms of physical segments...
	Total wiring segments used: 78, average wire segments per net: 3.39130
	Maximum segments used by a net: 13
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf) 0 (  0.0%) |
[      0.9:        1) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.7:      0.8) 2 ( 11.1%) |************
[      0.5:      0.6) 2 ( 11.1%) |************
[      0.4:      0.5) 4 ( 22.2%) |*************************
[      0.3:      0.4) 2 ( 11.1%) |************
[      0.2:      0.3) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[        0:      0.1) 8 ( 44.4%) |*************************************************
Maximum routing channel utilization:      0.64 at (1,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      13   5.750       22
                         1       8   2.000       22
                         2      14   6.000       22
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      14   6.750       22
                         1      14   6.750       22
                         2       7   3.500       22

Total tracks in x-direction: 66, in y-direction: 66

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 655788
	Total used logic block area: 107788

Routing area (in minimum width transistor areas)...
	Total routing area: 12702.8, per logic tile: 793.923

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4     78
                                                      Y      4     84

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.462

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4         0.5

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L4    0       0.929

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  6.7e-10:  7.4e-10) 1 ( 14.3%) |************
[  7.4e-10:  8.1e-10) 4 ( 57.1%) |*************************************************
[  8.1e-10:  8.9e-10) 0 (  0.0%) |
[  8.9e-10:  9.6e-10) 1 ( 14.3%) |************
[  9.6e-10:    1e-09) 0 (  0.0%) |
[    1e-09:  1.1e-09) 0 (  0.0%) |
[  1.1e-09:  1.2e-09) 0 (  0.0%) |
[  1.2e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.4e-09) 1 ( 14.3%) |************

Final critical path delay (least slack): 2.08399 ns, Fmax: 479.848 MHz
Final setup Worst Negative Slack (sWNS): -2.08399 ns
Final setup Total Negative Slack (sTNS): -10.1572 ns

Final setup slack histogram:
[ -2.1e-09:   -2e-09) 1 ( 14.3%) |*************************
[   -2e-09: -1.8e-09) 0 (  0.0%) |
[ -1.8e-09: -1.7e-09) 0 (  0.0%) |
[ -1.7e-09: -1.6e-09) 2 ( 28.6%) |*************************************************
[ -1.6e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.4e-09) 1 ( 14.3%) |*************************
[ -1.4e-09: -1.3e-09) 1 ( 14.3%) |*************************
[ -1.3e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09:   -1e-09) 1 ( 14.3%) |*************************
[   -1e-09: -9.1e-10) 1 ( 14.3%) |*************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 0.00211887 sec
Full Max Req/Worst Slack updates 1 in 4.312e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.53e-06 sec
Flow timing analysis took 0.0582308 seconds (0.00676535 STA, 0.0514654 slack) (175 full updates: 15 setup, 0 hold, 160 combined).
VPR suceeded
The entire flow of VPR took 0.48 seconds (max_rss 59.8 MiB)

Command line to execute: read_openfpga_arch -f /home/arslan/Downloads/OpenFPGA/power_tests/power/run001/k6_N10_tileable_dpram8K_dsp36_40nm/adder_6/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_adder_chain_dpram8K_dsp36_40nm_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /home/arslan/Downloads/OpenFPGA/power_tests/power/run001/k6_N10_tileable_dpram8K_dsp36_40nm/adder_6/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_adder_chain_dpram8K_dsp36_40nm_openfpga.xml
Reading XML architecture '/home/arslan/Downloads/OpenFPGA/power_tests/power/run001/k6_N10_tileable_dpram8K_dsp36_40nm/adder_6/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_adder_chain_dpram8K_dsp36_40nm_openfpga.xml'...
Read OpenFPGA architecture
Warning 59: Automatically set circuit model 'frac_lut6' to be default in its type.
Warning 60: Automatically set circuit model 'DFFSRQ' to be default in its type.
Warning 61: Automatically set circuit model 'DFFR' to be default in its type.
Warning 62: Automatically set circuit model 'GPIO' to be default in its type.
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_1level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'frac_lut6' port 'sram')
Read OpenFPGA architecture took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /home/arslan/Downloads/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /home/arslan/Downloads/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml
Reading XML simulation setting '/home/arslan/Downloads/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: off
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 2 routing resource graph switches to circuit models
Binded 1 routing segments to circuit models
Binded 0 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 63: Override the previous node 'IPIN:163 side: (BOTTOM,) (1,1)' by previous node 'IPIN:147 side: (RIGHT,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 64: Override the previous node 'IPIN:396 side: (BOTTOM,) (1,2)' by previous node 'IPIN:398 side: (BOTTOM,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 65: Override the previous node 'IPIN:398 side: (BOTTOM,) (1,2)' by previous node 'IPIN:371 side: (RIGHT,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 66: Override the previous node 'IPIN:147 side: (RIGHT,) (1,1)' by previous node 'IPIN:164 side: (BOTTOM,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 67: Override the previous node 'IPIN:371 side: (RIGHT,) (1,2)' by previous node 'IPIN:403 side: (BOTTOM,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 68: Override the previous node 'IPIN:403 side: (BOTTOM,) (1,2)' by previous node 'IPIN:373 side: (RIGHT,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 69: Override the previous node 'IPIN:373 side: (RIGHT,) (1,2)' by previous node 'IPIN:394 side: (BOTTOM,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 70: Override the previous node 'IPIN:164 side: (BOTTOM,) (1,1)' by previous node 'IPIN:165 side: (BOTTOM,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 71: Override the previous node 'IPIN:394 side: (BOTTOM,) (1,2)' by previous node 'IPIN:393 side: (BOTTOM,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 72: Override the previous node 'IPIN:165 side: (BOTTOM,) (1,1)' by previous node 'IPIN:153 side: (RIGHT,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 73: Override the previous node 'IPIN:393 side: (BOTTOM,) (1,2)' by previous node 'IPIN:376 side: (RIGHT,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 74: Override the previous node 'IPIN:153 side: (RIGHT,) (1,1)' by previous node 'IPIN:162 side: (BOTTOM,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 75: Override the previous node 'IPIN:376 side: (RIGHT,) (1,2)' by previous node 'IPIN:392 side: (BOTTOM,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 76: Override the previous node 'IPIN:392 side: (BOTTOM,) (1,2)' by previous node 'IPIN:395 side: (BOTTOM,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 77: Override the previous node 'IPIN:162 side: (BOTTOM,) (1,1)' by previous node 'IPIN:168 side: (BOTTOM,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 78: Override the previous node 'IPIN:395 side: (BOTTOM,) (1,2)' by previous node 'IPIN:374 side: (RIGHT,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 79: Override the previous node 'IPIN:374 side: (RIGHT,) (1,2)' by previous node 'IPIN:382 side: (RIGHT,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 80: Override the previous node 'IPIN:382 side: (RIGHT,) (1,2)' by previous node 'IPIN:377 side: (RIGHT,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 81: Override the previous node 'IPIN:168 side: (BOTTOM,) (1,1)' by previous node 'IPIN:144 side: (RIGHT,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 82: Override the previous node 'IPIN:144 side: (RIGHT,) (1,1)' by previous node 'IPIN:143 side: (RIGHT,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 83: Override the previous node 'IPIN:143 side: (RIGHT,) (1,1)' by previous node 'IPIN:146 side: (RIGHT,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Done with 168 nodes mapping
Built 1785 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[11%] Backannotated GSB[0][0]
[22%] Backannotated GSB[0][1]
[33%] Backannotated GSB[0][2]
[44%] Backannotated GSB[1][0]
[55%] Backannotated GSB[1][1]
[66%] Backannotated GSB[1][2]
[77%] Backannotated GSB[2][0]
[88%] Backannotated GSB[2][1]
[100%] Backannotated GSB[2][2]
Backannotated 9 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[11%] Sorted incoming edges for each routing track output node of GSB[0][0]
[22%] Sorted incoming edges for each routing track output node of GSB[0][1]
[33%] Sorted incoming edges for each routing track output node of GSB[0][2]
[44%] Sorted incoming edges for each routing track output node of GSB[1][0]
[55%] Sorted incoming edges for each routing track output node of GSB[1][1]
[66%] Sorted incoming edges for each routing track output node of GSB[1][2]
[77%] Sorted incoming edges for each routing track output node of GSB[2][0]
[88%] Sorted incoming edges for each routing track output node of GSB[2][1]
[100%] Sorted incoming edges for each routing track output node of GSB[2][2]
Sorted incoming edges for each routing track output node of 9 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[11%] Sorted incoming edges for each input pin node of GSB[0][0]
[22%] Sorted incoming edges for each input pin node of GSB[0][1]
[33%] Sorted incoming edges for each input pin node of GSB[0][2]
[44%] Sorted incoming edges for each input pin node of GSB[1][0]
[55%] Sorted incoming edges for each input pin node of GSB[1][1]
[66%] Sorted incoming edges for each input pin node of GSB[1][2]
[77%] Sorted incoming edges for each input pin node of GSB[2][0]
[88%] Sorted incoming edges for each input pin node of GSB[2][1]
[100%] Sorted incoming edges for each input pin node of GSB[2][2]
Sorted incoming edges for each input pin node of 9 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 16 physical multiplexers.
Maximum multiplexer size is 64.
# Build a library of physical multiplexers took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build the annotation about direct connection between tiles
Built 0 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: check_netlist_naming_conflict --fix --report ./netlist_renaming.xml

Confirm selected options when call command 'check_netlist_naming_conflict':
--fix: on
--report: ./netlist_renaming.xml
Check naming violations of netlist blocks and nets
Fixed 55 naming conflicts in the netlist.
Naming fix-up report is generated to file './netlist_renaming.xml'
Check naming violations of netlist blocks and nets took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing --write_fabric_key ./fabric_key.xml

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--load_fabric_key: off
--write_fabric_key: ./fabric_key.xml
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 9 unique general switch blocks from a total of 9 (compression rate=0.00%)
Identify unique General Switch Blocks (GSBs) took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.03 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.02 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Build fabric module graph took 0.07 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Warning 84: Directory '.' already exists. Will overwrite contents
Write fabric key to XML file './fabric_key.xml'
# Write Fabric Key
# Write Fabric Key took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write fabric key to XML file './fabric_key.xml' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_hierarchy --file ./fabric_hierarchy.txt

Confirm selected options when call command 'write_fabric_hierarchy':
--file, -f: ./fabric_hierarchy.txt
--depth: off
--verbose: off
Warning 85: Directory '.' already exists. Will overwrite contents
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt'
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_verilog --file ./SRC --explicit_port_mapping --include_timing --print_user_defined_template --verbose

Confirm selected options when call command 'write_fabric_verilog':
--file, -f: ./SRC
--explicit_port_mapping: on
--include_timing: on
--print_user_defined_template: on
--default_net_type: off
--no_time_stamp: off
--use_relative_path: off
--verbose: on
Write Verilog netlists for FPGA fabric

Succeed to create directory './SRC'
Succeed to create directory './SRC/sub_module'
Succeed to create directory './SRC/lb'
Succeed to create directory './SRC/routing'
Generating Verilog netlist './SRC/sub_module/inv_buf_passgate.v' for essential gates...Done
Writing Verilog netlist for configuration decoders './SRC/sub_module/arch_encoder.v'...Done
Writing Verilog netlist for local decoders for multiplexers './SRC/sub_module/local_encoder.v'...Done
Writing Verilog netlist for Multiplexer primitives './SRC/sub_module/mux_primitives.v' ...Done
Writing Verilog netlist for Multiplexers './SRC/sub_module/muxes.v' ...Done
Writing Verilog netlist for LUTs './SRC/sub_module/luts.v'...Done
Writing Verilog netlist for wires './SRC/sub_module/wires.v'...Done
Writing Verilog netlist for memories './SRC/sub_module/memories.v' ...Done
Writing Verilog netlist for shift register banks './SRC/sub_module/shift_register_banks.v' ...Done
Creating template for user-defined Verilog modules './SRC/sub_module/user_defined_templates.v'...Done

Writing logical tiles...
Writing Verilog netlists for logic tile 'io' ...
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_physical__iopad.v' for primitive pb_type 'iopad' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_io_mode_physical__iopad'...Done
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_io_.v' for pb_type 'io' ...
Writing Verilog codes of pb_type 'logical_tile_io_mode_io_'...Done
Done

Writing Verilog netlists for logic tile 'clb' ...
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v' for primitive pb_type 'frac_lut6' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v' for pb_type 'frac_logic' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v' for primitive pb_type 'ff' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.v' for primitive pb_type 'adder' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v' for pb_type 'fabric' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_physical__fabric'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle.v' for pb_type 'fle' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_clb_.v' for pb_type 'clb' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_clb_'...Done
Done

Writing Verilog netlists for logic tile 'mult_36' ...
Writing Verilog netlist './SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36.v' for primitive pb_type 'mult_36x36' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36'...Done
Writing Verilog netlist './SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice.v' for pb_type 'mult_36x36_slice' ...
Writing Verilog codes of pb_type 'logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice'...Done
Writing Verilog netlist './SRC/lb/logical_tile_mult_36_mode_mult_36_.v' for pb_type 'mult_36' ...
Writing Verilog codes of pb_type 'logical_tile_mult_36_mode_mult_36_'...Done
Done

Writing Verilog netlists for logic tile 'memory' ...
Writing Verilog netlist './SRC/lb/logical_tile_memory_mode_mem_1024x8_dp__mem_1024x8_dp.v' for primitive pb_type 'mem_1024x8_dp' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_memory_mode_mem_1024x8_dp__mem_1024x8_dp'...Done
Writing Verilog netlist './SRC/lb/logical_tile_memory_mode_memory_.v' for pb_type 'memory' ...
Writing Verilog codes of pb_type 'logical_tile_memory_mode_memory_'...Done
Done

Writing logical tiles...Done

Building physical tiles...
Writing Verilog Netlist './SRC/lb/grid_io_top.v' for physical tile 'io' at top side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_right.v' for physical tile 'io' at right side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_bottom.v' for physical tile 'io' at bottom side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_left.v' for physical tile 'io' at left side ...Done
Writing Verilog Netlist './SRC/lb/grid_clb.v' for physical_tile 'clb'...Done
Writing Verilog Netlist './SRC/lb/grid_memory.v' for physical_tile 'memory'...Done
Writing Verilog Netlist './SRC/lb/grid_mult_36.v' for physical_tile 'mult_36'...Done
Building physical tiles...Done

Writing Verilog netlist for top-level module of FPGA fabric './SRC/fpga_top.v'...Done
Written 98 Verilog modules in total
Write Verilog netlists for FPGA fabric
 took 0.24 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_pnr_sdc --file ./SDC

Confirm selected options when call command 'write_pnr_sdc':
--file, -f: ./SDC
--flatten_names: off
--hierarchical: off
--output_hierarchy: off
--time_unit: off
--constrain_global_port: off
--constrain_non_clock_global_port: off
--constrain_grid: off
--constrain_sb: off
--constrain_cb: off
--constrain_configurable_memory_outputs: off
--constrain_routing_multiplexer_outputs: off
--constrain_switch_block_outputs: off
--constrain_zero_delay_paths: off
--no_time_stamp: off
--verbose: off
Succeed to create directory './SDC'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc'
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc'
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc' took 0.03 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc'
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Switch Block timing for P&R flow
Write SDC for constrain Switch Block timing for P&R flow took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Connection Block timing for P&R flow
Write SDC for constrain Connection Block timing for P&R flow took 0.02 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC for constraining grid timing for P&R flow
Write SDC for constraining grid timing for P&R flow took 0.35 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_sdc_disable_timing_configure_ports --file ./SDC/disable_configure_ports.sdc

Confirm selected options when call command 'write_sdc_disable_timing_configure_ports':
--file, -f: ./SDC/disable_configure_ports.sdc
--flatten_names: off
--no_time_stamp: off
--verbose: off
Warning 86: Directory './SDC' already exists. Will overwrite contents
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc'
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc' took 0.07 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 0.631312 seconds

Thank you for using OpenFPGA!
Incr Slack updates 159 in 0.0448421 sec
Full Max Req/Worst Slack updates 43 in 0.00249097 sec
Incr Max Req/Worst Slack updates 116 in 0.000384345 sec
Incr Criticality updates 70 in 0.000307898 sec
Full Criticality updates 89 in 0.000387447 sec
Error 1: Unable to pair the operating pb_type 'lut5' to its physical pb_type 'frac_lut6'!
Error 2: Unable to pair the operating pb_type 'ff' to its physical pb_type 'ff'!
Error 3: Unable to pair the operating pb_type 'lut4' to its physical pb_type 'frac_lut6'!
Error 4: Unable to pair the operating pb_type 'adder' to its physical pb_type 'adder'!
Error 5: Unable to pair the operating pb_type 'ff' to its physical pb_type 'ff'!
Error 6: Unable to bind pb_type 'lut5' to mode_selection bits '01'!
Error 7: Found different sizes of mode_bits for pb_type 'lut6' and its physical pb_type 'frac_lut6'
Error 8: Check physical pb_type annotation for mode selection bits failed with 1 errors!
0