TRACE::2025-02-27.18:56:12::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:12::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-27.18:56:12::SCWPlatform::Opened new HwDB with name nexysa7fpga_12
TRACE::2025-02-27.18:56:12::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-02-27.18:56:12::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2"
		}]
}
TRACE::2025-02-27.18:56:12::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-02-27.18:56:12::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2025-02-27.18:56:12::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2"
		}]
}
TRACE::2025-02-27.18:56:12::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:12::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:12::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:12::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:12::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:12::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:12::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:12::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:12::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:12::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-27.18:56:12::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:12::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:12::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:12::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:12::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:12::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:12::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:12::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:12::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:12::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.18:56:12::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:12::SCWMssOS::mss does not exists at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:12::SCWMssOS::Creating sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:12::SCWMssOS::Adding the swdes entry, created swdb C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:12::SCWMssOS::updating the scw layer changes to swdes at   C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:12::SCWMssOS::Writing mss at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:12::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-02-27.18:56:12::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-02-27.18:56:12::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-02-27.18:56:12::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-02-27.18:56:12::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-02-27.18:56:13::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.18:56:13::SCWMssOS::Writing the mss file completed C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"3ccd7f077ac2979b0fa0dc337d900c3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-02-27.18:56:13::SCWPlatform::Started generating the artifacts platform platformV2
TRACE::2025-02-27.18:56:13::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-27.18:56:13::SCWPlatform::Started generating the artifacts for system configuration platformV2
LOG::2025-02-27.18:56:13::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-02-27.18:56:13::SCWSystem::Not a boot domain 
LOG::2025-02-27.18:56:13::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-02-27.18:56:13::SCWDomain::Generating domain artifcats
TRACE::2025-02-27.18:56:13::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-27.18:56:13::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-02-27.18:56:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-27.18:56:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-27.18:56:13::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2025-02-27.18:56:13::SCWMssOS::skipping the bsp build ... 
TRACE::2025-02-27.18:56:13::SCWMssOS::Copying to export directory.
TRACE::2025-02-27.18:56:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-27.18:56:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-27.18:56:13::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-02-27.18:56:13::SCWSystem::Completed Processing the sysconfig platformV2
LOG::2025-02-27.18:56:13::SCWPlatform::Completed generating the artifacts for system configuration platformV2
TRACE::2025-02-27.18:56:13::SCWPlatform::Started preparing the platform 
TRACE::2025-02-27.18:56:13::SCWSystem::Writing the bif file for system config platformV2
TRACE::2025-02-27.18:56:13::SCWSystem::dir created 
TRACE::2025-02-27.18:56:13::SCWSystem::Writing the bif 
TRACE::2025-02-27.18:56:13::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-27.18:56:13::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-27.18:56:13::SCWPlatform::Completed generating the platform
TRACE::2025-02-27.18:56:13::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.18:56:13::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.18:56:13::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"3ccd7f077ac2979b0fa0dc337d900c3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-27.18:56:13::SCWPlatform::updated the xpfm file.
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.18:56:13::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.18:56:13::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"3ccd7f077ac2979b0fa0dc337d900c3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.18:56:13::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.18:56:13::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"3ccd7f077ac2979b0fa0dc337d900c3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-27.18:56:13::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.18:56:13::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.18:56:13::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"3ccd7f077ac2979b0fa0dc337d900c3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-27.18:56:13::SCWPlatform::Clearing the existing platform
TRACE::2025-02-27.18:56:13::SCWSystem::Clearing the existing sysconfig
TRACE::2025-02-27.18:56:13::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWSystem::Clearing the domains completed.
TRACE::2025-02-27.18:56:13::SCWPlatform::Clearing the opened hw db.
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform location is C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Removing the HwDB with name C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened new HwDB with name nexysa7fpga_13
TRACE::2025-02-27.18:56:13::SCWReader::Active system found as  platformV2
TRACE::2025-02-27.18:56:13::SCWReader::Handling sysconfig platformV2
TRACE::2025-02-27.18:56:13::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_13
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_13
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_13
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_13
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_13
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_13
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_13
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_13
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.18:56:13::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.18:56:13::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.18:56:13::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.18:56:13::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.18:56:13::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.18:56:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-27.18:56:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:56:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:56:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:56:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_13
TRACE::2025-02-27.18:56:13::SCWPlatform::Opened existing hwdb nexysa7fpga_13
TRACE::2025-02-27.18:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:56:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:56:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:56:13::SCWReader::No isolation master present  
LOG::2025-02-27.18:57:12::SCWPlatform::Started generating the artifacts platform platformV2
TRACE::2025-02-27.18:57:12::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-27.18:57:12::SCWPlatform::Started generating the artifacts for system configuration platformV2
LOG::2025-02-27.18:57:12::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-02-27.18:57:12::SCWSystem::Not a boot domain 
LOG::2025-02-27.18:57:12::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-02-27.18:57:12::SCWDomain::Generating domain artifcats
TRACE::2025-02-27.18:57:12::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-27.18:57:12::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-27.18:57:12::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:57:12::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:57:12::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:57:12::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:57:12::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:57:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:57:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_13
TRACE::2025-02-27.18:57:12::SCWPlatform::Opened existing hwdb nexysa7fpga_13
TRACE::2025-02-27.18:57:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:57:12::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:57:12::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:57:12::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:57:12::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-02-27.18:57:12::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:57:12::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-27.18:57:12::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-27.18:57:12::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-02-27.18:57:12::SCWMssOS::doing bsp build ... 
TRACE::2025-02-27.18:57:12::SCWMssOS::System Command Ran  C: & cd  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-02-27.18:57:12::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-02-27.18:57:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-27.18:57:12::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.18:57:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.18:57:12::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-27.18:57:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.18:57:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.18:57:12::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2025-02-27.18:57:12::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-02-27.18:57:12::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sect
TRACE::2025-02-27.18:57:12::SCWMssOS::ions -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:13::SCWMssOS::"includes"

TRACE::2025-02-27.18:57:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-27.18:57:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.18:57:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.18:57:14::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2025-02-27.18:57:14::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-02-27.18:57:14::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2025-02-27.18:57:14::SCWMssOS::tions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-27.18:57:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-27.18:57:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-02-27.18:57:14::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-27.18:57:14::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-27.18:57:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-02-27.18:57:14::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-27.18:57:14::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-02-27.18:57:14::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-
TRACE::2025-02-27.18:57:14::SCWMssOS::sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-02-27.18:57:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-27.18:57:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-02-27.18:57:14::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-27.18:57:14::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-27.18:57:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-02-27.18:57:14::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:14::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-02-27.18:57:14::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-02-27.18:57:14::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2025-02-27.18:57:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-27.18:57:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.18:57:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.18:57:14::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-27.18:57:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2025-02-27.18:57:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.18:57:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.18:57:14::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:14::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-02-27.18:57:14::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sect
TRACE::2025-02-27.18:57:14::SCWMssOS::ions -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-27.18:57:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2025-02-27.18:57:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-27.18:57:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.18:57:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.18:57:14::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:14::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-02-27.18:57:14::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2025-02-27.18:57:14::SCWMssOS::tions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-27.18:57:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-02-27.18:57:14::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-27.18:57:14::SCWMssOS::"includes"

TRACE::2025-02-27.18:57:14::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-27.18:57:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-02-27.18:57:14::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-27.18:57:14::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-02-27.18:57:14::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-
TRACE::2025-02-27.18:57:14::SCWMssOS::sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-02-27.18:57:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-27.18:57:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-02-27.18:57:14::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-27.18:57:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-27.18:57:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-02-27.18:57:15::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-27.18:57:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2025-02-27.18:57:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-27.18:57:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-02-27.18:57:15::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-27.18:57:15::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-02-27.18:57:15::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-section
TRACE::2025-02-27.18:57:15::SCWMssOS::s -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-27.18:57:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-02-27.18:57:15::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2025-02-27.18:57:15::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2025-02-27.18:57:15::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2025-02-27.18:57:15::SCWMssOS::ns -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-27.18:57:15::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-02-27.18:57:15::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-02-27.18:57:15::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-27.18:57:15::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-02-27.18:57:15::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2025-02-27.18:57:15::SCWMssOS::tions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-02-27.18:57:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-27.18:57:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-02-27.18:57:15::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.18:57:16::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-02-27.18:57:16::SCWMssOS::make --no-print-directory archive

TRACE::2025-02-27.18:57:16::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-02-27.18:57:16::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-02-27.18:57:16::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-02-27.18:57:16::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-02-27.18:57:16::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-02-27.18:57:16::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-02-27.18:57:16::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-02-27.18:57:16::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-02-27.18:57:16::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-02-27.18:57:16::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-02-27.18:57:16::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-02-27.18:57:16::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-02-27.18:57:16::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-02-27.18:57:16::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-02-27.18:57:16::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xiic.o microblaze_0/lib/xiic_dyn_master.o microblaz
TRACE::2025-02-27.18:57:16::SCWMssOS::e_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microblaze_0/lib/xiic_master.o microblaze_0/lib/xiic_mu
TRACE::2025-02-27.18:57:16::SCWMssOS::lti_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/xi
TRACE::2025-02-27.18:57:16::SCWMssOS::ic_slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocki
TRACE::2025-02-27.18:57:16::SCWMssOS::ng.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_p
TRACE::2025-02-27.18:57:16::SCWMssOS::rintf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_
TRACE::2025-02-27.18:57:16::SCWMssOS::testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microbl
TRACE::2025-02-27.18:57:16::SCWMssOS::aze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o micro
TRACE::2025-02-27.18:57:16::SCWMssOS::blaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xt
TRACE::2025-02-27.18:57:16::SCWMssOS::mrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/l
TRACE::2025-02-27.18:57:16::SCWMssOS::ib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/li
TRACE::2025-02-27.18:57:16::SCWMssOS::b/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o micr
TRACE::2025-02-27.18:57:16::SCWMssOS::oblaze_0/lib/xuartlite_stats.o

TRACE::2025-02-27.18:57:16::SCWMssOS::'Finished building libraries'

TRACE::2025-02-27.18:57:16::SCWMssOS::Copying to export directory.
TRACE::2025-02-27.18:57:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-27.18:57:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-27.18:57:16::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-02-27.18:57:16::SCWSystem::Completed Processing the sysconfig platformV2
LOG::2025-02-27.18:57:16::SCWPlatform::Completed generating the artifacts for system configuration platformV2
TRACE::2025-02-27.18:57:16::SCWPlatform::Started preparing the platform 
TRACE::2025-02-27.18:57:16::SCWSystem::Writing the bif file for system config platformV2
TRACE::2025-02-27.18:57:16::SCWSystem::dir created 
TRACE::2025-02-27.18:57:16::SCWSystem::Writing the bif 
TRACE::2025-02-27.18:57:16::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-27.18:57:16::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-27.18:57:16::SCWPlatform::Completed generating the platform
TRACE::2025-02-27.18:57:16::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:57:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.18:57:16::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.18:57:16::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.18:57:16::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:57:16::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:57:16::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:57:16::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:57:16::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:57:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:57:16::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_13
TRACE::2025-02-27.18:57:16::SCWPlatform::Opened existing hwdb nexysa7fpga_13
TRACE::2025-02-27.18:57:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:57:16::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:57:16::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:57:16::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:57:16::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"3ccd7f077ac2979b0fa0dc337d900c3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-27.18:57:16::SCWPlatform::updated the xpfm file.
TRACE::2025-02-27.18:57:17::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:57:17::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:57:17::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:57:17::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.18:57:17::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.18:57:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.18:57:17::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_13
TRACE::2025-02-27.18:57:17::SCWPlatform::Opened existing hwdb nexysa7fpga_13
TRACE::2025-02-27.18:57:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.18:57:17::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.18:57:17::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.18:57:17::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:47::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:47::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-27.20:38:47::SCWPlatform::Opened new HwDB with name nexysa7fpga_2
TRACE::2025-02-27.20:38:47::SCWReader::Active system found as  platformV2
TRACE::2025-02-27.20:38:47::SCWReader::Handling sysconfig platformV2
TRACE::2025-02-27.20:38:47::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-27.20:38:47::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:47::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:47::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:47::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:47::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:47::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:47::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:47::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:47::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:47::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:47::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:47::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:47::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.20:38:47::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:47::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:47::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:47::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.20:38:47::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.20:38:47::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:47::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.20:38:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.20:38:47::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.20:38:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-27.20:38:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-27.20:38:47::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:47::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:47::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:47::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:47::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:47::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:47::SCWReader::No isolation master present  
TRACE::2025-02-27.20:38:48::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:48::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:48::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:48::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:48::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:48::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:48::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:48::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:48::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:48::SCWMssOS::In reload Mss file.
TRACE::2025-02-27.20:38:48::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:48::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:48::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:48::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:48::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:48::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:48::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.20:38:48::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:48::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:48::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:48::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.20:38:48::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.20:38:48::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:48::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.20:38:48::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.20:38:48::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.20:38:48::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:48::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:48::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:48::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:48::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:48::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:48::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:48::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:48::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:48::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:49::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:49::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:49::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:49::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:49::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:49::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:49::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.20:38:49::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:49::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:49::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:49::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.20:38:49::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.20:38:49::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:54::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:54::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:54::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:54::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:54::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:54::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:54::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:54::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:54::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:54::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:57::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:57::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:57::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:57::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:57::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:57::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:57::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:57::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:57::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:57::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.20:38:57::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.20:38:57::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:57::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:57::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"3ccd7f077ac2979b0fa0dc337d900c3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-27.20:38:57::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.20:38:57::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.20:38:57::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:57::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:57::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::In reload Mss file.
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:57::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.20:38:57::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.20:38:57::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.20:38:57::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:57::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:57::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:57::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:57::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:57::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:57::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:57::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:57::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.20:38:57::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.20:38:57::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:57::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:38:57::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:38:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:38:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:38:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:38:57::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.20:38:57::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.20:38:57::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.20:38:57::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:38:57::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-02-27.20:38:57::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2025-02-27.20:39:02::SCWPlatform::Started generating the artifacts platform platformV2
TRACE::2025-02-27.20:39:02::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-27.20:39:02::SCWPlatform::Started generating the artifacts for system configuration platformV2
LOG::2025-02-27.20:39:02::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-02-27.20:39:02::SCWSystem::Not a boot domain 
LOG::2025-02-27.20:39:02::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-02-27.20:39:02::SCWDomain::Generating domain artifcats
TRACE::2025-02-27.20:39:02::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-27.20:39:02::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-27.20:39:02::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:39:02::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:39:02::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:39:02::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:39:02::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:39:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:39:02::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:39:02::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:39:02::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:39:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.20:39:02::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:39:02::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:39:02::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:39:02::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.20:39:02::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.20:39:02::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:39:02::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-02-27.20:39:02::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:39:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-27.20:39:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-27.20:39:02::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2025-02-27.20:39:02::SCWMssOS::doing bsp build ... 
TRACE::2025-02-27.20:39:02::SCWMssOS::System Command Ran  C: & cd  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-02-27.20:39:02::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-02-27.20:39:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-27.20:39:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.20:39:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.20:39:02::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-27.20:39:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.20:39:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.20:39:02::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2025-02-27.20:39:02::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-02-27.20:39:02::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sect
TRACE::2025-02-27.20:39:02::SCWMssOS::ions -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:02::SCWMssOS::"includes"

TRACE::2025-02-27.20:39:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-27.20:39:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.20:39:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.20:39:03::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2025-02-27.20:39:03::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-02-27.20:39:03::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2025-02-27.20:39:03::SCWMssOS::tions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-27.20:39:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-27.20:39:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-02-27.20:39:03::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-27.20:39:03::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-27.20:39:03::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-02-27.20:39:03::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-02-27.20:39:04::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-
TRACE::2025-02-27.20:39:04::SCWMssOS::sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-27.20:39:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-02-27.20:39:04::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-27.20:39:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-02-27.20:39:04::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-02-27.20:39:04::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-02-27.20:39:04::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.20:39:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.20:39:04::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.20:39:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.20:39:04::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-02-27.20:39:04::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sect
TRACE::2025-02-27.20:39:04::SCWMssOS::ions -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.20:39:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.20:39:04::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-02-27.20:39:04::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2025-02-27.20:39:04::SCWMssOS::tions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-27.20:39:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-02-27.20:39:04::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-27.20:39:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-02-27.20:39:04::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::"includes"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-02-27.20:39:04::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-
TRACE::2025-02-27.20:39:04::SCWMssOS::sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-27.20:39:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-02-27.20:39:04::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-27.20:39:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-02-27.20:39:04::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-27.20:39:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-02-27.20:39:04::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-02-27.20:39:04::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-section
TRACE::2025-02-27.20:39:04::SCWMssOS::s -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-27.20:39:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-02-27.20:39:04::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2025-02-27.20:39:04::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2025-02-27.20:39:04::SCWMssOS::ns -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-02-27.20:39:04::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-02-27.20:39:04::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-27.20:39:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-02-27.20:39:04::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2025-02-27.20:39:04::SCWMssOS::tions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-02-27.20:39:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-27.20:39:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-02-27.20:39:05::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.20:39:06::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-02-27.20:39:06::SCWMssOS::make --no-print-directory archive

TRACE::2025-02-27.20:39:06::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-02-27.20:39:06::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-02-27.20:39:06::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-02-27.20:39:06::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-02-27.20:39:06::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-02-27.20:39:06::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-02-27.20:39:06::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-02-27.20:39:06::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-02-27.20:39:06::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-02-27.20:39:06::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-02-27.20:39:06::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-02-27.20:39:06::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-02-27.20:39:06::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-02-27.20:39:06::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-02-27.20:39:06::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xiic.o microblaze_0/lib/xiic_dyn_master.o microblaz
TRACE::2025-02-27.20:39:06::SCWMssOS::e_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microblaze_0/lib/xiic_master.o microblaze_0/lib/xiic_mu
TRACE::2025-02-27.20:39:06::SCWMssOS::lti_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/xi
TRACE::2025-02-27.20:39:06::SCWMssOS::ic_slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocki
TRACE::2025-02-27.20:39:06::SCWMssOS::ng.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_p
TRACE::2025-02-27.20:39:06::SCWMssOS::rintf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_
TRACE::2025-02-27.20:39:06::SCWMssOS::testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microbl
TRACE::2025-02-27.20:39:06::SCWMssOS::aze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o micro
TRACE::2025-02-27.20:39:06::SCWMssOS::blaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xt
TRACE::2025-02-27.20:39:06::SCWMssOS::mrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/l
TRACE::2025-02-27.20:39:06::SCWMssOS::ib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/li
TRACE::2025-02-27.20:39:06::SCWMssOS::b/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o micr
TRACE::2025-02-27.20:39:06::SCWMssOS::oblaze_0/lib/xuartlite_stats.o

TRACE::2025-02-27.20:39:06::SCWMssOS::'Finished building libraries'

TRACE::2025-02-27.20:39:06::SCWMssOS::Copying to export directory.
TRACE::2025-02-27.20:39:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-27.20:39:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-27.20:39:06::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-02-27.20:39:06::SCWSystem::Completed Processing the sysconfig platformV2
LOG::2025-02-27.20:39:06::SCWPlatform::Completed generating the artifacts for system configuration platformV2
TRACE::2025-02-27.20:39:06::SCWPlatform::Started preparing the platform 
TRACE::2025-02-27.20:39:06::SCWSystem::Writing the bif file for system config platformV2
TRACE::2025-02-27.20:39:06::SCWSystem::dir created 
TRACE::2025-02-27.20:39:06::SCWSystem::Writing the bif 
TRACE::2025-02-27.20:39:06::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-27.20:39:06::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-27.20:39:06::SCWPlatform::Completed generating the platform
TRACE::2025-02-27.20:39:06::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:39:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.20:39:06::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.20:39:06::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.20:39:06::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:39:06::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:39:06::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:39:06::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:39:06::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:39:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:39:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:39:06::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:39:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:39:06::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:39:06::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:39:06::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:39:06::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"75c1078cf5d070af0aea8b2ba0df1e3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-27.20:39:06::SCWPlatform::updated the xpfm file.
TRACE::2025-02-27.20:39:06::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:39:06::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:39:06::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:39:06::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:39:06::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:39:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:39:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:39:06::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:39:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:39:06::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:39:06::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:39:06::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:11::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:11::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:11::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:11::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:46:11::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:46:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:46:11::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:46:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:46:11::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:11::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:46:11::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:21::SCWMssOS::In reload Mss file.
TRACE::2025-02-27.20:46:21::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:46:21::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:46:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:46:21::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:46:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:46:21::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.20:46:21::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:21::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:21::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:21::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.20:46:21::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.20:46:21::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:21::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:46:21::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:46:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:46:21::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:46:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:46:21::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:21::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:46:21::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:21::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:46:21::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:46:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:46:21::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:46:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:46:21::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:21::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:46:21::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:21::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:46:21::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:46:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:46:21::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:46:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:46:21::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:21::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:46:21::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:21::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:46:21::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:46:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:46:21::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:46:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:46:21::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:21::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:46:21::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:21::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.20:46:21::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.20:46:21::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.20:46:21::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.20:46:21::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.20:46:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.20:46:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.20:46:21::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.20:46:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.20:46:21::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:21::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.20:46:21::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.20:46:21::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:41::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:41::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:41::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:41::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:41::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:41::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:41::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:41::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.21:23:41::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:41::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:41::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:41::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.21:23:41::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.21:23:41::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:46::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:46::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:46::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:46::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:46::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:46::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:46::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:46::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:46::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:46::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:46::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:46::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:46::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:46::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:46::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:53::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:53::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:53::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:53::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:53::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:53::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:53::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:53::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:53::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:53::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:53::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:53::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:53::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:53::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:53::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:53::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:53::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:53::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:53::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:53::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:53::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:53::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:53::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:53::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:53::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:53::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:53::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:53::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:53::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:53::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:54::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:54::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:54::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:54::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:54::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.21:23:54::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.21:23:54::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:54::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"75c1078cf5d070af0aea8b2ba0df1e3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"axi_uartlite_0",
							"stdout":	"mdm_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-27.21:23:54::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.21:23:54::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.21:23:54::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:54::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::In reload Mss file.
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.21:23:54::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.21:23:54::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.21:23:54::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:54::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:54::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:54::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:54::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.21:23:54::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.21:23:54::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:23:54::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.21:23:54::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.21:23:54::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.21:23:54::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:54::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-02-27.21:23:55::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-02-27.21:23:56::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:56::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:56::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:56::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:23:56::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:23:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:23:56::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:23:56::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:23:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:23:56::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.21:23:56::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:56::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:56::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:23:56::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.21:23:56::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.21:23:56::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:04::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:24:04::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:24:04::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:24:04::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:24:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:24:04::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:04::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:24:04::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:04::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:24:04::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:24:04::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:24:04::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:24:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:24:04::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:04::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:24:04::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:04::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:24:04::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:24:04::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:24:04::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:24:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:24:04::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:04::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:24:04::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:04::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:24:04::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:24:04::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:24:04::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:24:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:24:04::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:04::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:24:04::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:04::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:24:04::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:24:04::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:24:04::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:24:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:24:04::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:04::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:24:04::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.21:24:05::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.21:24:05::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.21:24:05::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:24:05::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:24:05::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:24:05::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:24:05::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:24:05::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"31b73a85d425963bf44ce7743ae9c8d1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdout":	"axi_uartlite_0",
							"libOptionNames":	["stdout"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-27.21:24:05::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.21:24:05::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.21:24:05::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.21:24:05::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:24:05::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:24:05::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:24:05::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:24:05::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:24:05::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::In reload Mss file.
TRACE::2025-02-27.21:24:05::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:24:05::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:24:05::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:24:05::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:24:05::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.21:24:05::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.21:24:05::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.21:24:05::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:24:05::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:24:05::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:24:05::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:24:05::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:24:05::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:24:05::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:24:05::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:24:05::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:24:05::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:24:05::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.21:24:05::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.21:24:05::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.21:24:05::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:24:05::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:24:05::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:24:05::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:24:05::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:24:05::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:24:05::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:24:05::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:24:05::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:24:05::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.21:24:05::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.21:24:05::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.21:24:05::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:05::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-02-27.21:24:05::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2025-02-27.21:24:09::SCWPlatform::Started generating the artifacts platform platformV2
TRACE::2025-02-27.21:24:09::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-27.21:24:09::SCWPlatform::Started generating the artifacts for system configuration platformV2
LOG::2025-02-27.21:24:09::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-02-27.21:24:09::SCWSystem::Not a boot domain 
LOG::2025-02-27.21:24:09::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-02-27.21:24:09::SCWDomain::Generating domain artifcats
TRACE::2025-02-27.21:24:09::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-27.21:24:09::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-27.21:24:09::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:09::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:09::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:09::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:24:09::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:24:09::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:24:09::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:24:09::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.21:24:09::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:09::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:09::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:09::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.21:24:09::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.21:24:09::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:09::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-02-27.21:24:09::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-27.21:24:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-27.21:24:09::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2025-02-27.21:24:09::SCWMssOS::doing bsp build ... 
TRACE::2025-02-27.21:24:09::SCWMssOS::System Command Ran  C: & cd  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-02-27.21:24:09::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-02-27.21:24:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-27.21:24:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.21:24:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.21:24:09::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-27.21:24:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.21:24:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.21:24:09::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2025-02-27.21:24:10::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-02-27.21:24:10::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sect
TRACE::2025-02-27.21:24:10::SCWMssOS::ions -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:10::SCWMssOS::"includes"

TRACE::2025-02-27.21:24:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-27.21:24:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.21:24:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.21:24:11::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2025-02-27.21:24:11::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-02-27.21:24:11::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2025-02-27.21:24:11::SCWMssOS::tions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-27.21:24:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-27.21:24:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-02-27.21:24:11::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-27.21:24:11::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-27.21:24:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-02-27.21:24:11::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-27.21:24:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-02-27.21:24:11::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-
TRACE::2025-02-27.21:24:11::SCWMssOS::sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-02-27.21:24:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-27.21:24:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-02-27.21:24:11::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-27.21:24:11::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-27.21:24:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-02-27.21:24:11::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:11::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-02-27.21:24:12::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-02-27.21:24:12::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2025-02-27.21:24:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-27.21:24:12::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.21:24:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.21:24:12::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-27.21:24:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2025-02-27.21:24:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.21:24:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.21:24:12::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-27.21:24:12::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-02-27.21:24:12::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sect
TRACE::2025-02-27.21:24:12::SCWMssOS::ions -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2025-02-27.21:24:12::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.21:24:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.21:24:12::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-27.21:24:12::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-02-27.21:24:12::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2025-02-27.21:24:12::SCWMssOS::tions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-27.21:24:12::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-27.21:24:12::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-02-27.21:24:12::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:12::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-27.21:24:12::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-02-27.21:24:12::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:12::SCWMssOS::"includes"

TRACE::2025-02-27.21:24:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-27.21:24:12::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-02-27.21:24:12::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-
TRACE::2025-02-27.21:24:12::SCWMssOS::sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-02-27.21:24:12::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-27.21:24:12::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-02-27.21:24:12::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-27.21:24:12::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-27.21:24:12::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-02-27.21:24:12::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-27.21:24:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-27.21:24:12::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-02-27.21:24:12::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2025-02-27.21:24:12::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-02-27.21:24:12::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-section
TRACE::2025-02-27.21:24:12::SCWMssOS::s -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-27.21:24:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2025-02-27.21:24:12::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-27.21:24:12::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-02-27.21:24:12::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:12::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2025-02-27.21:24:12::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2025-02-27.21:24:12::SCWMssOS::ns -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-27.21:24:12::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-02-27.21:24:12::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-02-27.21:24:12::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-27.21:24:12::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-02-27.21:24:12::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2025-02-27.21:24:12::SCWMssOS::tions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-02-27.21:24:12::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-27.21:24:12::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-02-27.21:24:12::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:24:13::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-02-27.21:24:13::SCWMssOS::make --no-print-directory archive

TRACE::2025-02-27.21:24:13::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-02-27.21:24:13::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-02-27.21:24:13::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-02-27.21:24:13::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-02-27.21:24:13::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-02-27.21:24:13::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-02-27.21:24:13::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-02-27.21:24:13::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-02-27.21:24:13::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-02-27.21:24:13::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-02-27.21:24:13::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-02-27.21:24:13::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-02-27.21:24:13::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-02-27.21:24:13::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-02-27.21:24:13::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xiic.o microblaze_0/lib/xiic_dyn_master.o microblaz
TRACE::2025-02-27.21:24:13::SCWMssOS::e_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microblaze_0/lib/xiic_master.o microblaze_0/lib/xiic_mu
TRACE::2025-02-27.21:24:13::SCWMssOS::lti_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/xi
TRACE::2025-02-27.21:24:13::SCWMssOS::ic_slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocki
TRACE::2025-02-27.21:24:13::SCWMssOS::ng.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_p
TRACE::2025-02-27.21:24:13::SCWMssOS::rintf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_
TRACE::2025-02-27.21:24:13::SCWMssOS::testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microbl
TRACE::2025-02-27.21:24:13::SCWMssOS::aze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o micro
TRACE::2025-02-27.21:24:13::SCWMssOS::blaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xt
TRACE::2025-02-27.21:24:13::SCWMssOS::mrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/l
TRACE::2025-02-27.21:24:13::SCWMssOS::ib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/li
TRACE::2025-02-27.21:24:13::SCWMssOS::b/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o micr
TRACE::2025-02-27.21:24:13::SCWMssOS::oblaze_0/lib/xuartlite_stats.o

TRACE::2025-02-27.21:24:13::SCWMssOS::'Finished building libraries'

TRACE::2025-02-27.21:24:14::SCWMssOS::Copying to export directory.
TRACE::2025-02-27.21:24:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-27.21:24:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-27.21:24:14::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-02-27.21:24:14::SCWSystem::Completed Processing the sysconfig platformV2
LOG::2025-02-27.21:24:14::SCWPlatform::Completed generating the artifacts for system configuration platformV2
TRACE::2025-02-27.21:24:14::SCWPlatform::Started preparing the platform 
TRACE::2025-02-27.21:24:14::SCWSystem::Writing the bif file for system config platformV2
TRACE::2025-02-27.21:24:14::SCWSystem::dir created 
TRACE::2025-02-27.21:24:14::SCWSystem::Writing the bif 
TRACE::2025-02-27.21:24:14::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-27.21:24:14::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-27.21:24:14::SCWPlatform::Completed generating the platform
TRACE::2025-02-27.21:24:14::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.21:24:14::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.21:24:14::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.21:24:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:24:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:24:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:24:14::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:24:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:24:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:14::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"3ccd7f077ac2979b0fa0dc337d900c3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-27.21:24:14::SCWPlatform::updated the xpfm file.
TRACE::2025-02-27.21:24:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:24:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:24:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:24:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:24:14::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:24:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:24:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:24:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:15::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:15::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:15::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:15::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:15::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:15::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:15::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:15::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:15::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:15::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:19::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:19::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:19::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:19::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:19::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:19::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:19::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:19::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:19::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:19::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:19::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:19::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:19::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:19::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:19::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:19::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:19::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:19::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:19::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:19::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:19::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:19::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:19::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:19::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:19::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:19::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:19::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:19::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:19::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:19::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:24::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:24::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:24::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:24::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:24::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:24::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:24::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:24::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:24::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:24::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:24::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:24::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:24::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:24::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:24::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.21:27:24::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.21:27:24::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:24::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:24::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:24::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"3ccd7f077ac2979b0fa0dc337d900c3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-27.21:27:24::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.21:27:24::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.21:27:24::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:24::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:24::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:24::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::In reload Mss file.
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:24::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:24::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.21:27:24::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.21:27:24::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.21:27:24::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:24::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:24::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:24::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:24::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:24::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:24::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:24::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:24::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:24::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:24::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:24::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:24::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.21:27:24::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.21:27:24::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:24::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:24::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:24::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:24::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:24::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.21:27:24::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.21:27:24::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.21:27:24::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:24::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-02-27.21:27:24::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2025-02-27.21:27:32::SCWPlatform::Started generating the artifacts platform platformV2
TRACE::2025-02-27.21:27:32::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-27.21:27:32::SCWPlatform::Started generating the artifacts for system configuration platformV2
LOG::2025-02-27.21:27:32::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-02-27.21:27:32::SCWSystem::Not a boot domain 
LOG::2025-02-27.21:27:32::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-02-27.21:27:32::SCWDomain::Generating domain artifcats
TRACE::2025-02-27.21:27:32::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-27.21:27:32::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-27.21:27:32::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:32::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:32::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:32::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:32::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:32::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:32::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:32::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.21:27:32::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:32::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:32::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:32::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.21:27:32::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.21:27:32::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:32::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-02-27.21:27:32::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-27.21:27:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-27.21:27:32::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2025-02-27.21:27:32::SCWMssOS::doing bsp build ... 
TRACE::2025-02-27.21:27:32::SCWMssOS::System Command Ran  C: & cd  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-02-27.21:27:32::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-02-27.21:27:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-27.21:27:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.21:27:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.21:27:32::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-27.21:27:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.21:27:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.21:27:33::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2025-02-27.21:27:33::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-02-27.21:27:33::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sect
TRACE::2025-02-27.21:27:33::SCWMssOS::ions -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:33::SCWMssOS::"includes"

TRACE::2025-02-27.21:27:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-27.21:27:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.21:27:34::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.21:27:34::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2025-02-27.21:27:34::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-02-27.21:27:34::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2025-02-27.21:27:34::SCWMssOS::tions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-27.21:27:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-27.21:27:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-02-27.21:27:34::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-27.21:27:34::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-27.21:27:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-02-27.21:27:34::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-27.21:27:34::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-02-27.21:27:34::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-
TRACE::2025-02-27.21:27:34::SCWMssOS::sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-02-27.21:27:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-27.21:27:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-02-27.21:27:34::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-27.21:27:34::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-27.21:27:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-02-27.21:27:34::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:34::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-02-27.21:27:35::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-02-27.21:27:35::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2025-02-27.21:27:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-27.21:27:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.21:27:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.21:27:35::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-27.21:27:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2025-02-27.21:27:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.21:27:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.21:27:35::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-27.21:27:35::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-02-27.21:27:35::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sect
TRACE::2025-02-27.21:27:35::SCWMssOS::ions -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2025-02-27.21:27:35::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-27.21:27:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-02-27.21:27:35::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-27.21:27:35::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-02-27.21:27:35::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2025-02-27.21:27:35::SCWMssOS::tions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-27.21:27:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-02-27.21:27:35::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-27.21:27:35::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-27.21:27:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-02-27.21:27:35::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:35::SCWMssOS::"includes"

TRACE::2025-02-27.21:27:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-27.21:27:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-02-27.21:27:35::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-
TRACE::2025-02-27.21:27:35::SCWMssOS::sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-02-27.21:27:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-27.21:27:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-02-27.21:27:35::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-27.21:27:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-27.21:27:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-02-27.21:27:35::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-27.21:27:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2025-02-27.21:27:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-27.21:27:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-02-27.21:27:35::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:35::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-02-27.21:27:35::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-section
TRACE::2025-02-27.21:27:35::SCWMssOS::s -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-27.21:27:35::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-27.21:27:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-02-27.21:27:35::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2025-02-27.21:27:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-27.21:27:35::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2025-02-27.21:27:35::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2025-02-27.21:27:35::SCWMssOS::ns -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-02-27.21:27:35::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-02-27.21:27:35::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-27.21:27:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-02-27.21:27:35::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2025-02-27.21:27:35::SCWMssOS::tions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-02-27.21:27:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-27.21:27:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-02-27.21:27:35::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-27.21:27:36::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-02-27.21:27:36::SCWMssOS::make --no-print-directory archive

TRACE::2025-02-27.21:27:36::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-02-27.21:27:36::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-02-27.21:27:36::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-02-27.21:27:36::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-02-27.21:27:36::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-02-27.21:27:36::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-02-27.21:27:36::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-02-27.21:27:36::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-02-27.21:27:36::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-02-27.21:27:36::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-02-27.21:27:36::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-02-27.21:27:36::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-02-27.21:27:36::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-02-27.21:27:36::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-02-27.21:27:36::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xiic.o microblaze_0/lib/xiic_dyn_master.o microblaz
TRACE::2025-02-27.21:27:36::SCWMssOS::e_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microblaze_0/lib/xiic_master.o microblaze_0/lib/xiic_mu
TRACE::2025-02-27.21:27:36::SCWMssOS::lti_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/xi
TRACE::2025-02-27.21:27:36::SCWMssOS::ic_slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocki
TRACE::2025-02-27.21:27:36::SCWMssOS::ng.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_p
TRACE::2025-02-27.21:27:36::SCWMssOS::rintf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_
TRACE::2025-02-27.21:27:36::SCWMssOS::testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microbl
TRACE::2025-02-27.21:27:36::SCWMssOS::aze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o micro
TRACE::2025-02-27.21:27:36::SCWMssOS::blaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xt
TRACE::2025-02-27.21:27:36::SCWMssOS::mrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/l
TRACE::2025-02-27.21:27:36::SCWMssOS::ib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/li
TRACE::2025-02-27.21:27:36::SCWMssOS::b/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o micr
TRACE::2025-02-27.21:27:36::SCWMssOS::oblaze_0/lib/xuartlite_stats.o

TRACE::2025-02-27.21:27:36::SCWMssOS::'Finished building libraries'

TRACE::2025-02-27.21:27:37::SCWMssOS::Copying to export directory.
TRACE::2025-02-27.21:27:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-27.21:27:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-27.21:27:37::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-02-27.21:27:37::SCWSystem::Completed Processing the sysconfig platformV2
LOG::2025-02-27.21:27:37::SCWPlatform::Completed generating the artifacts for system configuration platformV2
TRACE::2025-02-27.21:27:37::SCWPlatform::Started preparing the platform 
TRACE::2025-02-27.21:27:37::SCWSystem::Writing the bif file for system config platformV2
TRACE::2025-02-27.21:27:37::SCWSystem::dir created 
TRACE::2025-02-27.21:27:37::SCWSystem::Writing the bif 
TRACE::2025-02-27.21:27:37::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-27.21:27:37::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-27.21:27:37::SCWPlatform::Completed generating the platform
TRACE::2025-02-27.21:27:37::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.21:27:37::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.21:27:37::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.21:27:37::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:37::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:37::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:37::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:37::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:37::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:37::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:37::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:37::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:37::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"75c1078cf5d070af0aea8b2ba0df1e3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-27.21:27:37::SCWPlatform::updated the xpfm file.
TRACE::2025-02-27.21:27:37::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:37::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:37::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:37::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:27:37::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:27:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:27:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:27:37::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:27:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:27:37::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:27:37::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:27:37::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:49::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:49::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:49::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:49::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:37:49::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:37:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:37:49::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:37:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:37:49::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:49::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:37:49::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:51::SCWMssOS::In reload Mss file.
TRACE::2025-02-27.21:37:51::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:37:51::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:37:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:37:51::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:37:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:37:51::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-27.21:37:51::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:51::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:51::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:51::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-27.21:37:51::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-27.21:37:51::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:51::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:37:51::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:37:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:37:51::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:37:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:37:51::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:51::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:37:51::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:51::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:37:51::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:37:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:37:51::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:37:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:37:51::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:51::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:37:51::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:51::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:37:51::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:37:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:37:51::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:37:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:37:51::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:51::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:37:51::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:51::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:37:51::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:37:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:37:51::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:37:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:37:51::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:51::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:37:51::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:51::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-27.21:37:51::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-27.21:37:51::SCWMssOS::Commit changes completed.
TRACE::2025-02-27.21:37:51::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-27.21:37:51::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-27.21:37:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-27.21:37:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2025-02-27.21:37:51::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2025-02-27.21:37:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-27.21:37:51::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:51::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-27.21:37:51::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-27.21:37:51::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.13:05:25::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.13:05:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-28.13:05:25::SCWPlatform::Opened new HwDB with name nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWReader::Active system found as  platformV2
TRACE::2025-02-28.13:05:25::SCWReader::Handling sysconfig platformV2
TRACE::2025-02-28.13:05:25::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.13:05:25::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.13:05:25::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.13:05:25::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.13:05:25::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.13:05:25::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-28.13:05:25::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:25::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:25::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:25::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-28.13:05:25::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-28.13:05:25::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.13:05:25::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.13:05:25::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-28.13:05:25::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.13:05:25::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.13:05:25::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-28.13:05:25::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.13:05:25::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.13:05:25::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-28.13:05:25::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.13:05:25::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.13:05:25::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-28.13:05:25::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:25::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-28.13:05:25::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-28.13:05:25::SCWMssOS::Commit changes completed.
TRACE::2025-02-28.13:05:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-28.13:05:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.13:05:25::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.13:05:25::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-02-28.13:05:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.13:05:25::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:25::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-28.13:05:25::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:25::SCWReader::No isolation master present  
LOG::2025-02-28.13:05:44::SCWPlatform::Started generating the artifacts platform platformV2
TRACE::2025-02-28.13:05:44::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-28.13:05:44::SCWPlatform::Started generating the artifacts for system configuration platformV2
LOG::2025-02-28.13:05:44::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-02-28.13:05:44::SCWSystem::Not a boot domain 
LOG::2025-02-28.13:05:44::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-02-28.13:05:44::SCWDomain::Generating domain artifcats
TRACE::2025-02-28.13:05:44::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-28.13:05:44::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-28.13:05:44::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:44::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:44::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:44::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.13:05:44::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.13:05:44::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-02-28.13:05:44::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-02-28.13:05:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.13:05:44::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:44::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-28.13:05:44::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:44::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-02-28.13:05:44::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-28.13:05:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-28.13:05:44::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2025-02-28.13:05:44::SCWMssOS::skipping the bsp build ... 
TRACE::2025-02-28.13:05:44::SCWMssOS::Copying to export directory.
TRACE::2025-02-28.13:05:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-28.13:05:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-28.13:05:44::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-02-28.13:05:44::SCWSystem::Completed Processing the sysconfig platformV2
LOG::2025-02-28.13:05:44::SCWPlatform::Completed generating the artifacts for system configuration platformV2
TRACE::2025-02-28.13:05:44::SCWPlatform::Started preparing the platform 
TRACE::2025-02-28.13:05:44::SCWSystem::Writing the bif file for system config platformV2
TRACE::2025-02-28.13:05:44::SCWSystem::dir created 
TRACE::2025-02-28.13:05:44::SCWSystem::Writing the bif 
TRACE::2025-02-28.13:05:44::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-28.13:05:44::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-28.13:05:44::SCWPlatform::Completed generating the platform
TRACE::2025-02-28.13:05:44::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-28.13:05:44::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-28.13:05:44::SCWMssOS::Commit changes completed.
TRACE::2025-02-28.13:05:44::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:44::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:44::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:44::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.13:05:44::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.13:05:44::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-02-28.13:05:44::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-02-28.13:05:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.13:05:44::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:44::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-28.13:05:44::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:44::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"75c1078cf5d070af0aea8b2ba0df1e3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-28.13:05:44::SCWPlatform::updated the xpfm file.
TRACE::2025-02-28.13:05:44::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:44::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:44::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:44::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.13:05:44::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.13:05:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.13:05:44::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-02-28.13:05:44::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-02-28.13:05:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.13:05:44::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.13:05:44::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-28.13:05:44::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.16:51:42::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.16:51:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-28.16:51:42::SCWPlatform::Opened new HwDB with name nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWReader::Active system found as  platformV2
TRACE::2025-02-28.16:51:42::SCWReader::Handling sysconfig platformV2
TRACE::2025-02-28.16:51:42::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.16:51:42::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.16:51:42::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.16:51:42::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.16:51:42::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.16:51:42::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-28.16:51:42::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:42::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:42::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:42::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-02-28.16:51:42::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-28.16:51:42::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.16:51:42::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.16:51:42::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:42::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-28.16:51:42::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.16:51:42::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.16:51:42::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:42::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-28.16:51:42::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.16:51:42::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.16:51:42::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:42::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-28.16:51:42::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.16:51:42::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.16:51:42::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:42::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-28.16:51:42::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:42::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-28.16:51:42::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-28.16:51:42::SCWMssOS::Commit changes completed.
TRACE::2025-02-28.16:51:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-28.16:51:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.16:51:42::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.16:51:42::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2025-02-28.16:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.16:51:42::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:42::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-28.16:51:42::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:42::SCWReader::No isolation master present  
LOG::2025-02-28.16:51:49::SCWPlatform::Started generating the artifacts platform platformV2
TRACE::2025-02-28.16:51:49::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-28.16:51:49::SCWPlatform::Started generating the artifacts for system configuration platformV2
LOG::2025-02-28.16:51:49::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-02-28.16:51:49::SCWSystem::Not a boot domain 
LOG::2025-02-28.16:51:49::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-02-28.16:51:49::SCWDomain::Generating domain artifcats
TRACE::2025-02-28.16:51:49::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-28.16:51:49::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-28.16:51:49::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:49::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:49::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:49::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.16:51:49::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.16:51:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2025-02-28.16:51:49::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2025-02-28.16:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.16:51:49::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:49::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-28.16:51:49::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:49::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-02-28.16:51:49::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-28.16:51:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-28.16:51:49::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2025-02-28.16:51:49::SCWMssOS::skipping the bsp build ... 
TRACE::2025-02-28.16:51:49::SCWMssOS::Copying to export directory.
TRACE::2025-02-28.16:51:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-28.16:51:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-28.16:51:49::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-02-28.16:51:49::SCWSystem::Completed Processing the sysconfig platformV2
LOG::2025-02-28.16:51:49::SCWPlatform::Completed generating the artifacts for system configuration platformV2
TRACE::2025-02-28.16:51:49::SCWPlatform::Started preparing the platform 
TRACE::2025-02-28.16:51:49::SCWSystem::Writing the bif file for system config platformV2
TRACE::2025-02-28.16:51:49::SCWSystem::dir created 
TRACE::2025-02-28.16:51:49::SCWSystem::Writing the bif 
TRACE::2025-02-28.16:51:49::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-28.16:51:49::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-28.16:51:49::SCWPlatform::Completed generating the platform
TRACE::2025-02-28.16:51:49::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-28.16:51:49::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-28.16:51:49::SCWMssOS::Commit changes completed.
TRACE::2025-02-28.16:51:49::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:49::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:49::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:49::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.16:51:49::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.16:51:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2025-02-28.16:51:49::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2025-02-28.16:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.16:51:49::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:49::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-28.16:51:49::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:49::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"75c1078cf5d070af0aea8b2ba0df1e3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-28.16:51:49::SCWPlatform::updated the xpfm file.
TRACE::2025-02-28.16:51:49::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:49::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:49::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:49::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-02-28.16:51:49::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-02-28.16:51:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-02-28.16:51:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2025-02-28.16:51:49::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2025-02-28.16:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-28.16:51:49::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-02-28.16:51:49::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-02-28.16:51:49::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:18:51::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:18:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-03-01.10:18:51::SCWPlatform::Opened new HwDB with name nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWReader::Active system found as  platformV2
TRACE::2025-03-01.10:18:51::SCWReader::Handling sysconfig platformV2
TRACE::2025-03-01.10:18:51::SCWDomain::checking for install qemu data   : 
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:18:51::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:18:51::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:18:51::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:18:51::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:18:51::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-01.10:18:51::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:51::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:51::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:51::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-01.10:18:51::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-01.10:18:51::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:18:51::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:18:51::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:51::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:18:51::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:18:51::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:18:51::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:51::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:18:51::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:18:51::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:18:51::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:51::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:18:51::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:18:51::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:18:51::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:51::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:18:51::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:51::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-01.10:18:51::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-01.10:18:51::SCWMssOS::Commit changes completed.
TRACE::2025-03-01.10:18:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-03-01.10:18:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:18:51::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:18:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:18:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:18:51::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:51::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:18:51::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:51::SCWReader::No isolation master present  
TRACE::2025-03-01.10:18:53::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:18:53::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:18:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:18:53::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:18:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:18:53::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:53::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:18:53::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:53::SCWMssOS::In reload Mss file.
TRACE::2025-03-01.10:18:53::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:18:53::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:18:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:18:53::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:18:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:18:53::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-01.10:18:53::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:53::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:53::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:53::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-01.10:18:53::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-01.10:18:53::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:53::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:18:53::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:18:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:18:53::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:18:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:18:53::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:53::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:18:53::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:53::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:18:53::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:18:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:18:53::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:18:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:18:53::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:53::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:18:53::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:53::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:18:53::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:18:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:18:53::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:18:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:18:53::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:53::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:18:53::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:53::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:18:53::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:18:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:18:53::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:18:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:18:53::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:53::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:18:53::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:53::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-01.10:18:53::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-01.10:18:53::SCWMssOS::Commit changes completed.
TRACE::2025-03-01.10:18:53::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:18:53::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:18:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:18:53::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:18:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:18:53::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:53::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:18:53::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:53::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:54::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:54::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:54::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:54::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:18:54::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:18:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:18:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:18:54::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:18:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:18:54::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-01.10:18:54::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:54::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:54::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:18:54::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-01.10:18:54::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-01.10:18:54::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:13::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:19:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:13::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:19:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:13::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:19:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:13::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:19:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:13::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:19:13::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:21::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-01.10:19:21::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-01.10:19:21::SCWMssOS::Commit changes completed.
TRACE::2025-03-01.10:19:21::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:21::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:21::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:21::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:21::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:21::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:21::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:21::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:19:21::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:21::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"75c1078cf5d070af0aea8b2ba0df1e3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"8192",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-03-01.10:19:21::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-01.10:19:21::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-01.10:19:21::SCWMssOS::Commit changes completed.
TRACE::2025-03-01.10:19:21::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:21::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:21::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:21::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:21::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:21::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:21::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:21::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:19:21::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:21::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::In reload Mss file.
TRACE::2025-03-01.10:19:22::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:22::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:22::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:22::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:22::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-01.10:19:22::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-01.10:19:22::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-01.10:19:22::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:22::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:22::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:22::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:22::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:19:22::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:22::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:22::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:22::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:22::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:19:22::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:22::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:22::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:22::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:22::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:19:22::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:22::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:22::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:22::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:22::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:19:22::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:22::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:22::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:22::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:22::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:19:22::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:22::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:22::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:22::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:22::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:19:22::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-01.10:19:22::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-01.10:19:22::SCWMssOS::Commit changes completed.
TRACE::2025-03-01.10:19:22::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:22::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:22::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:22::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:22::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:19:22::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:22::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:22::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:22::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:22::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-01.10:19:22::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-01.10:19:22::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-01.10:19:22::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:22::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-01.10:19:22::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2025-03-01.10:19:27::SCWPlatform::Started generating the artifacts platform platformV2
TRACE::2025-03-01.10:19:27::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-01.10:19:27::SCWPlatform::Started generating the artifacts for system configuration platformV2
LOG::2025-03-01.10:19:27::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-01.10:19:27::SCWSystem::Not a boot domain 
LOG::2025-03-01.10:19:27::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-01.10:19:27::SCWDomain::Generating domain artifcats
TRACE::2025-03-01.10:19:27::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-01.10:19:27::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-01.10:19:27::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:27::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:27::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:27::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:27::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:27::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:27::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:27::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-01.10:19:27::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:27::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:27::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:27::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-01.10:19:27::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-01.10:19:27::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:27::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-01.10:19:27::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-01.10:19:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-01.10:19:27::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2025-03-01.10:19:27::SCWMssOS::doing bsp build ... 
TRACE::2025-03-01.10:19:27::SCWMssOS::System Command Ran  C: & cd  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-01.10:19:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-01.10:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-03-01.10:19:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-01.10:19:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-03-01.10:19:27::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-03-01.10:19:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-01.10:19:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-03-01.10:19:27::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2025-03-01.10:19:27::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-01.10:19:27::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sect
TRACE::2025-03-01.10:19:27::SCWMssOS::ions -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:28::SCWMssOS::"includes"

TRACE::2025-03-01.10:19:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-03-01.10:19:29::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-01.10:19:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-03-01.10:19:29::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2025-03-01.10:19:29::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-01.10:19:29::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2025-03-01.10:19:29::SCWMssOS::tions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-03-01.10:19:29::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-01.10:19:29::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-01.10:19:29::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-01.10:19:29::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-01.10:19:29::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-03-01.10:19:29::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-03-01.10:19:29::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-01.10:19:29::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-
TRACE::2025-03-01.10:19:29::SCWMssOS::sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-03-01.10:19:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-01.10:19:29::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-03-01.10:19:29::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-01.10:19:29::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-01.10:19:29::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-01.10:19:29::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:30::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-01.10:19:30::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-01.10:19:30::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2025-03-01.10:19:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-03-01.10:19:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-01.10:19:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-03-01.10:19:30::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-03-01.10:19:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2025-03-01.10:19:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-01.10:19:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-03-01.10:19:30::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-03-01.10:19:30::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-01.10:19:30::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sect
TRACE::2025-03-01.10:19:30::SCWMssOS::ions -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2025-03-01.10:19:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-01.10:19:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-03-01.10:19:30::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-03-01.10:19:30::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-01.10:19:30::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2025-03-01.10:19:30::SCWMssOS::tions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-01.10:19:30::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-01.10:19:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-01.10:19:30::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:30::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-01.10:19:30::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-03-01.10:19:30::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:30::SCWMssOS::"includes"

TRACE::2025-03-01.10:19:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-03-01.10:19:30::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-01.10:19:30::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-
TRACE::2025-03-01.10:19:30::SCWMssOS::sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-03-01.10:19:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-01.10:19:30::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-03-01.10:19:30::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-03-01.10:19:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-01.10:19:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-03-01.10:19:30::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-03-01.10:19:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2025-03-01.10:19:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-01.10:19:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-03-01.10:19:30::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-03-01.10:19:30::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-01.10:19:30::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-section
TRACE::2025-03-01.10:19:30::SCWMssOS::s -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-01.10:19:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-03-01.10:19:30::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2025-03-01.10:19:30::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2025-03-01.10:19:30::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2025-03-01.10:19:30::SCWMssOS::ns -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-03-01.10:19:30::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-01.10:19:30::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-01.10:19:30::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-03-01.10:19:30::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-01.10:19:30::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2025-03-01.10:19:30::SCWMssOS::tions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-03-01.10:19:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-01.10:19:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-01.10:19:30::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:19:32::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-01.10:19:32::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-01.10:19:32::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-01.10:19:32::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-01.10:19:32::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-01.10:19:32::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-01.10:19:32::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-01.10:19:32::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-01.10:19:32::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-01.10:19:32::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-01.10:19:32::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-01.10:19:32::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-01.10:19:32::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-01.10:19:32::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-01.10:19:32::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-01.10:19:32::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-01.10:19:32::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xiic.o microblaze_0/lib/xiic_dyn_master.o microblaz
TRACE::2025-03-01.10:19:32::SCWMssOS::e_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microblaze_0/lib/xiic_master.o microblaze_0/lib/xiic_mu
TRACE::2025-03-01.10:19:32::SCWMssOS::lti_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/xi
TRACE::2025-03-01.10:19:32::SCWMssOS::ic_slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocki
TRACE::2025-03-01.10:19:32::SCWMssOS::ng.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_p
TRACE::2025-03-01.10:19:32::SCWMssOS::rintf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_
TRACE::2025-03-01.10:19:32::SCWMssOS::testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microbl
TRACE::2025-03-01.10:19:32::SCWMssOS::aze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o micro
TRACE::2025-03-01.10:19:32::SCWMssOS::blaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xt
TRACE::2025-03-01.10:19:32::SCWMssOS::mrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/l
TRACE::2025-03-01.10:19:32::SCWMssOS::ib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/li
TRACE::2025-03-01.10:19:32::SCWMssOS::b/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o micr
TRACE::2025-03-01.10:19:32::SCWMssOS::oblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-01.10:19:32::SCWMssOS::'Finished building libraries'

TRACE::2025-03-01.10:19:32::SCWMssOS::Copying to export directory.
TRACE::2025-03-01.10:19:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-01.10:19:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-01.10:19:32::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-01.10:19:32::SCWSystem::Completed Processing the sysconfig platformV2
LOG::2025-03-01.10:19:32::SCWPlatform::Completed generating the artifacts for system configuration platformV2
TRACE::2025-03-01.10:19:32::SCWPlatform::Started preparing the platform 
TRACE::2025-03-01.10:19:32::SCWSystem::Writing the bif file for system config platformV2
TRACE::2025-03-01.10:19:32::SCWSystem::dir created 
TRACE::2025-03-01.10:19:32::SCWSystem::Writing the bif 
TRACE::2025-03-01.10:19:32::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-01.10:19:32::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-01.10:19:32::SCWPlatform::Completed generating the platform
TRACE::2025-03-01.10:19:32::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-01.10:19:32::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-01.10:19:32::SCWMssOS::Commit changes completed.
TRACE::2025-03-01.10:19:32::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:32::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:32::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:32::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:32::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:32::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:32::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:32::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:32::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:19:32::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:32::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"88200a5ae0e55e85f236310297f1d557",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"8192",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-01.10:19:32::SCWPlatform::updated the xpfm file.
TRACE::2025-03-01.10:19:33::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:33::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:33::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:33::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:19:33::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:19:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:19:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:19:33::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:19:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:19:33::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:19:33::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:19:33::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:21:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:21:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:21:14::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:21:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:21:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:21:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:30::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-01.10:21:30::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-01.10:21:30::SCWMssOS::Commit changes completed.
TRACE::2025-03-01.10:21:30::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:30::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:30::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:30::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:21:30::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:21:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:21:30::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:21:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:21:30::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:30::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:21:30::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:30::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"88200a5ae0e55e85f236310297f1d557",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"8192",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-03-01.10:21:30::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-01.10:21:30::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-01.10:21:30::SCWMssOS::Commit changes completed.
TRACE::2025-03-01.10:21:30::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:30::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:30::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:30::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:21:30::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:21:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:21:30::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:21:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:21:30::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:30::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:21:30::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:30::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
LOG::2025-03-01.10:21:43::SCWPlatform::Started generating the artifacts platform platformV2
TRACE::2025-03-01.10:21:43::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-01.10:21:43::SCWPlatform::Started generating the artifacts for system configuration platformV2
LOG::2025-03-01.10:21:43::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-01.10:21:43::SCWSystem::Not a boot domain 
LOG::2025-03-01.10:21:43::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-01.10:21:43::SCWDomain::Generating domain artifcats
TRACE::2025-03-01.10:21:43::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-01.10:21:43::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-01.10:21:43::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:43::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:43::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:43::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:21:43::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:21:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:21:43::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:21:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:21:43::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-01.10:21:43::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:43::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:43::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:43::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-01.10:21:43::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-01.10:21:43::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:43::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-01.10:21:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-01.10:21:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-01.10:21:43::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2025-03-01.10:21:43::SCWMssOS::skipping the bsp build ... 
TRACE::2025-03-01.10:21:43::SCWMssOS::Copying to export directory.
TRACE::2025-03-01.10:21:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-01.10:21:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-01.10:21:43::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-01.10:21:43::SCWSystem::Completed Processing the sysconfig platformV2
LOG::2025-03-01.10:21:43::SCWPlatform::Completed generating the artifacts for system configuration platformV2
TRACE::2025-03-01.10:21:43::SCWPlatform::Started preparing the platform 
TRACE::2025-03-01.10:21:43::SCWSystem::Writing the bif file for system config platformV2
TRACE::2025-03-01.10:21:43::SCWSystem::dir created 
TRACE::2025-03-01.10:21:43::SCWSystem::Writing the bif 
TRACE::2025-03-01.10:21:43::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-01.10:21:43::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-01.10:21:43::SCWPlatform::Completed generating the platform
TRACE::2025-03-01.10:21:43::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-01.10:21:43::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-01.10:21:43::SCWMssOS::Commit changes completed.
TRACE::2025-03-01.10:21:43::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:43::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:43::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:43::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:21:43::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:21:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:21:43::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:21:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:21:43::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:43::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:21:43::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:43::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"88200a5ae0e55e85f236310297f1d557",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"8192",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-01.10:21:43::SCWPlatform::updated the xpfm file.
TRACE::2025-03-01.10:21:44::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:44::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:44::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:44::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:21:44::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:21:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:21:44::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:21:44::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:21:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:21:44::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:21:44::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:21:44::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:03::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:03::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:03::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:03::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:24:03::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:24:03::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:24:03::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:24:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:24:03::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:03::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:24:03::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWMssOS::In reload Mss file.
TRACE::2025-03-01.10:24:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:24:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:24:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:24:14::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:24:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-01.10:24:14::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-01.10:24:14::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-01.10:24:14::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:24:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:24:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:24:14::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:24:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:24:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:24:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:24:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:24:14::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:24:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:24:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:24:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:24:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:24:14::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:24:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:24:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:24:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:24:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:24:14::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:24:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:24:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:24:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:24:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:24:14::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:24:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:24:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:24:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:24:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:24:14::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:24:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:24:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-01.10:24:14::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-01.10:24:14::SCWMssOS::Commit changes completed.
TRACE::2025-03-01.10:24:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:24:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:24:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:24:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:24:14::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:24:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:24:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:24:14::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:13::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-01.10:26:13::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:13::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:13::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:13::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-01.10:26:13::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-01.10:26:13::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:20::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:20::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:20::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:20::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:20::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:20::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:20::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:20::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:20::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:20::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:20::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:20::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:20::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:20::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:20::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:20::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:20::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:20::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:20::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:20::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:20::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:20::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:20::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:20::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:20::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:45::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:45::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:45::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:45::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:45::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:45::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:45::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:45::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:45::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:45::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:45::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:45::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:45::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:45::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:45::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:45::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:45::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:45::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:45::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:45::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:45::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:45::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:45::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:45::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:45::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:45::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:45::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:45::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:45::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:45::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:45::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:45::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:45::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:45::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:45::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-01.10:26:46::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-01.10:26:46::SCWMssOS::Commit changes completed.
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:46::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"88200a5ae0e55e85f236310297f1d557",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-03-01.10:26:46::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-01.10:26:46::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-01.10:26:46::SCWMssOS::Commit changes completed.
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:46::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::In reload Mss file.
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-01.10:26:46::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-01.10:26:46::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-01.10:26:46::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:46::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:46::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:46::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:46::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:46::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:46::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-01.10:26:46::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-01.10:26:46::SCWMssOS::Commit changes completed.
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.10:26:46::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:26:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:26:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:26:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-01.10:26:46::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-01.10:26:46::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-01.10:26:46::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:26:46::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-01.10:26:46::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2025-03-01.10:27:13::SCWPlatform::Started generating the artifacts platform platformV2
TRACE::2025-03-01.10:27:13::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-01.10:27:13::SCWPlatform::Started generating the artifacts for system configuration platformV2
LOG::2025-03-01.10:27:13::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-01.10:27:13::SCWSystem::Not a boot domain 
LOG::2025-03-01.10:27:13::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-01.10:27:13::SCWDomain::Generating domain artifcats
TRACE::2025-03-01.10:27:13::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-01.10:27:13::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-01.10:27:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:27:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:27:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:27:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:27:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:27:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:27:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:27:13::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:27:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:27:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:27:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-01.10:27:13::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:27:13::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:27:13::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:27:13::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2025-03-01.10:27:13::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-01.10:27:13::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:27:13::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-01.10:27:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:27:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-01.10:27:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-01.10:27:13::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2025-03-01.10:27:13::SCWMssOS::doing bsp build ... 
TRACE::2025-03-01.10:27:13::SCWMssOS::System Command Ran  C: & cd  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-01.10:27:13::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-01.10:27:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-03-01.10:27:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-01.10:27:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-03-01.10:27:13::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-03-01.10:27:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-01.10:27:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-03-01.10:27:13::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2025-03-01.10:27:13::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-01.10:27:13::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sect
TRACE::2025-03-01.10:27:13::SCWMssOS::ions -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:14::SCWMssOS::"includes"

TRACE::2025-03-01.10:27:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-03-01.10:27:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-01.10:27:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-03-01.10:27:14::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2025-03-01.10:27:14::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-01.10:27:14::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2025-03-01.10:27:14::SCWMssOS::tions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-03-01.10:27:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-01.10:27:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-01.10:27:14::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-01.10:27:14::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-01.10:27:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-03-01.10:27:14::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-01.10:27:15::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-
TRACE::2025-03-01.10:27:15::SCWMssOS::sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-01.10:27:15::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-03-01.10:27:15::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-01.10:27:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-01.10:27:15::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-01.10:27:15::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-01.10:27:15::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-01.10:27:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-03-01.10:27:15::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-01.10:27:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-03-01.10:27:15::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-01.10:27:15::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sect
TRACE::2025-03-01.10:27:15::SCWMssOS::ions -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-01.10:27:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-03-01.10:27:15::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-01.10:27:15::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2025-03-01.10:27:15::SCWMssOS::tions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-01.10:27:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-01.10:27:15::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::"includes"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-01.10:27:15::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-03-01.10:27:15::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-01.10:27:15::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-
TRACE::2025-03-01.10:27:15::SCWMssOS::sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-01.10:27:15::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-03-01.10:27:15::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-01.10:27:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-03-01.10:27:15::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-01.10:27:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-03-01.10:27:15::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-01.10:27:15::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-section
TRACE::2025-03-01.10:27:15::SCWMssOS::s -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-01.10:27:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-03-01.10:27:15::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2025-03-01.10:27:15::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2025-03-01.10:27:15::SCWMssOS::ns -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-01.10:27:15::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-01.10:27:15::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-01.10:27:15::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2025-03-01.10:27:15::SCWMssOS::tions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-03-01.10:27:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-01.10:27:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-01.10:27:15::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-01.10:27:16::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-01.10:27:16::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-01.10:27:16::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-01.10:27:16::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-01.10:27:16::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-01.10:27:16::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-01.10:27:16::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-01.10:27:16::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-01.10:27:16::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-01.10:27:16::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-01.10:27:16::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-01.10:27:16::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-01.10:27:16::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-01.10:27:16::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-01.10:27:16::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-01.10:27:16::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-01.10:27:16::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xiic.o microblaze_0/lib/xiic_dyn_master.o microblaz
TRACE::2025-03-01.10:27:16::SCWMssOS::e_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microblaze_0/lib/xiic_master.o microblaze_0/lib/xiic_mu
TRACE::2025-03-01.10:27:16::SCWMssOS::lti_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/xi
TRACE::2025-03-01.10:27:16::SCWMssOS::ic_slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocki
TRACE::2025-03-01.10:27:16::SCWMssOS::ng.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_p
TRACE::2025-03-01.10:27:16::SCWMssOS::rintf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_
TRACE::2025-03-01.10:27:16::SCWMssOS::testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microbl
TRACE::2025-03-01.10:27:16::SCWMssOS::aze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o micro
TRACE::2025-03-01.10:27:16::SCWMssOS::blaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xt
TRACE::2025-03-01.10:27:16::SCWMssOS::mrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/l
TRACE::2025-03-01.10:27:16::SCWMssOS::ib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/li
TRACE::2025-03-01.10:27:16::SCWMssOS::b/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o micr
TRACE::2025-03-01.10:27:16::SCWMssOS::oblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-01.10:27:16::SCWMssOS::'Finished building libraries'

TRACE::2025-03-01.10:27:17::SCWMssOS::Copying to export directory.
TRACE::2025-03-01.10:27:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-01.10:27:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-01.10:27:17::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-01.10:27:17::SCWSystem::Completed Processing the sysconfig platformV2
LOG::2025-03-01.10:27:17::SCWPlatform::Completed generating the artifacts for system configuration platformV2
TRACE::2025-03-01.10:27:17::SCWPlatform::Started preparing the platform 
TRACE::2025-03-01.10:27:17::SCWSystem::Writing the bif file for system config platformV2
TRACE::2025-03-01.10:27:17::SCWSystem::dir created 
TRACE::2025-03-01.10:27:17::SCWSystem::Writing the bif 
TRACE::2025-03-01.10:27:17::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-01.10:27:17::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-01.10:27:17::SCWPlatform::Completed generating the platform
TRACE::2025-03-01.10:27:17::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:27:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-01.10:27:17::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-01.10:27:17::SCWMssOS::Commit changes completed.
TRACE::2025-03-01.10:27:17::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:27:17::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:27:17::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:27:17::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:27:17::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:27:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:27:17::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:27:17::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:27:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:27:17::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:27:17::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2025-03-01.10:27:17::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:27:17::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"ca1de7bb6386d56f2e2394609feda113",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-01.10:27:17::SCWPlatform::updated the xpfm file.
TRACE::2025-03-01.10:27:17::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:27:17::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:27:17::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:27:17::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.10:27:17::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.10:27:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.10:27:17::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2025-03-01.10:27:17::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2025-03-01.10:27:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.10:27:17::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.10:27:17::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2025-03-01.10:27:17::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.13:00:31::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.13:00:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-03-01.13:00:31::SCWPlatform::Opened new HwDB with name nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWReader::Active system found as  platformV2
TRACE::2025-03-01.13:00:31::SCWReader::Handling sysconfig platformV2
TRACE::2025-03-01.13:00:31::SCWDomain::checking for install qemu data   : 
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.13:00:31::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.13:00:31::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.13:00:31::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.13:00:31::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.13:00:31::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-01.13:00:31::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-01.13:00:31::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-01.13:00:31::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.13:00:31::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.13:00:31::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.13:00:31::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.13:00:31::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.13:00:31::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.13:00:31::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.13:00:31::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.13:00:31::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.13:00:31::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.13:00:31::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.13:00:31::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.13:00:31::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.13:00:31::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.13:00:31::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.13:00:31::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.13:00:31::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.13:00:31::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.13:00:31::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-01.13:00:31::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-01.13:00:31::SCWMssOS::Commit changes completed.
TRACE::2025-03-01.13:00:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-03-01.13:00:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.13:00:31::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.13:00:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-03-01.13:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.13:00:31::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.13:00:31::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:31::SCWReader::No isolation master present  
LOG::2025-03-01.13:00:43::SCWPlatform::Started generating the artifacts platform platformV2
TRACE::2025-03-01.13:00:43::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-01.13:00:43::SCWPlatform::Started generating the artifacts for system configuration platformV2
LOG::2025-03-01.13:00:43::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-01.13:00:43::SCWSystem::Not a boot domain 
LOG::2025-03-01.13:00:43::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-01.13:00:43::SCWDomain::Generating domain artifcats
TRACE::2025-03-01.13:00:43::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-01.13:00:43::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-01.13:00:43::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:43::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:43::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:43::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.13:00:43::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.13:00:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-03-01.13:00:43::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-03-01.13:00:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.13:00:43::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:43::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.13:00:43::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:43::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-01.13:00:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-01.13:00:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-01.13:00:43::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2025-03-01.13:00:43::SCWMssOS::skipping the bsp build ... 
TRACE::2025-03-01.13:00:43::SCWMssOS::Copying to export directory.
TRACE::2025-03-01.13:00:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-01.13:00:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-01.13:00:43::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-01.13:00:43::SCWSystem::Completed Processing the sysconfig platformV2
LOG::2025-03-01.13:00:43::SCWPlatform::Completed generating the artifacts for system configuration platformV2
TRACE::2025-03-01.13:00:43::SCWPlatform::Started preparing the platform 
TRACE::2025-03-01.13:00:43::SCWSystem::Writing the bif file for system config platformV2
TRACE::2025-03-01.13:00:43::SCWSystem::dir created 
TRACE::2025-03-01.13:00:43::SCWSystem::Writing the bif 
TRACE::2025-03-01.13:00:43::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-01.13:00:43::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-01.13:00:43::SCWPlatform::Completed generating the platform
TRACE::2025-03-01.13:00:43::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-01.13:00:43::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-01.13:00:43::SCWMssOS::Commit changes completed.
TRACE::2025-03-01.13:00:43::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:43::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:43::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:43::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.13:00:43::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.13:00:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-03-01.13:00:43::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-03-01.13:00:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.13:00:43::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:43::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.13:00:43::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:43::SCWWriter::formatted JSON is {
	"platformName":	"platformV2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platformV2",
	"platHandOff":	"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platformV2",
	"systems":	[{
			"systemName":	"platformV2",
			"systemDesc":	"platformV2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platformV2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"ca1de7bb6386d56f2e2394609feda113",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-01.13:00:43::SCWPlatform::updated the xpfm file.
TRACE::2025-03-01.13:00:43::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:43::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:43::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:43::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw
TRACE::2025-03-01.13:00:43::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/hw/nexysa7fpga.xsa
TRACE::2025-03-01.13:00:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-01.13:00:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-03-01.13:00:43::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-03-01.13:00:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-01.13:00:43::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-01.13:00:43::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-01.13:00:43::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
