

================================================================
== Vivado HLS Report for 'call_Loop_LB2D_buf_p'
================================================================
* Date:           Tue Mar 17 20:00:01 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        sharpen
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      7.94|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   33|   33|   33|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LB2D_buf     |   32|   32|         8|          -|          -|     4|    no    |
        | + LB2D_buf.1  |    5|    5|         3|          1|          1|     4|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	6  / (tmp_2)
	4  / (!tmp_2)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 2.32ns
ST_1: StgValue_7 (3)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i24* %slice_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_8 (4)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecMemCore(i8* %in_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (5)  [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i24* %slice_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (6)  [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i8* %in_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: buffer_0_value_V (7)  [1/1] 2.32ns  loc: ../../../lib_files/Linebuffer.h:168
newFuncRoot:4  %buffer_0_value_V = alloca [4 x i8], align 1

ST_1: buffer_1_value_V (8)  [1/1] 2.32ns  loc: ../../../lib_files/Linebuffer.h:168
newFuncRoot:5  %buffer_1_value_V = alloca [4 x i8], align 1

ST_1: StgValue_13 (9)  [1/1] 1.59ns
newFuncRoot:6  br label %0


 <State 2>: 4.14ns
ST_2: write_idx_1 (11)  [1/1] 0.00ns
:0  %write_idx_1 = phi i64 [ 0, %newFuncRoot ], [ %write_idx_1_2, %1 ]

ST_2: row (12)  [1/1] 0.00ns
:1  %row = phi i3 [ 0, %newFuncRoot ], [ %row_1, %1 ]

ST_2: tmp (13)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:177
:2  %tmp = icmp eq i3 %row, -4

ST_2: empty (14)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_2: row_1 (15)  [1/1] 2.26ns  loc: ../../../lib_files/Linebuffer.h:177
:4  %row_1 = add i3 %row, 1

ST_2: StgValue_19 (16)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:177
:5  br i1 %tmp, label %.preheader.exitStub, label %3

ST_2: StgValue_20 (18)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:177
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str29) nounwind

ST_2: tmp_5 (19)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:177
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str29)

ST_2: tmp_6 (20)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:187
:2  %tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %row, i32 1, i32 2)

ST_2: icmp (21)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:187
:3  %icmp = icmp eq i2 %tmp_6, 0

ST_2: StgValue_24 (22)  [1/1] 1.59ns  loc: ../../../lib_files/Linebuffer.h:179
:4  br label %2

ST_2: StgValue_25 (68)  [1/1] 0.00ns
.preheader.exitStub:0  ret void


 <State 3>: 4.14ns
ST_3: write_idx_1_1 (24)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:211
:0  %write_idx_1_1 = phi i64 [ %write_idx_1, %3 ], [ %p_write_idx_1_1, %._crit_edge31 ]

ST_3: col (25)  [1/1] 0.00ns
:1  %col = phi i3 [ 0, %3 ], [ %col_1, %._crit_edge31 ]

ST_3: tmp_2 (26)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:179
:2  %tmp_2 = icmp eq i3 %col, -4

ST_3: col_1 (27)  [1/1] 2.26ns  loc: ../../../lib_files/Linebuffer.h:179
:3  %col_1 = add i3 %col, 1

ST_3: StgValue_30 (28)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:179
:4  br i1 %tmp_2, label %1, label %4

ST_3: col_cast (30)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:179
:0  %col_cast = zext i3 %col to i64

ST_3: tmp_8 (34)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:183
:4  %tmp_8 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %write_idx_1_1, i32 1, i32 63)

ST_3: icmp1 (35)  [1/1] 3.73ns  loc: ../../../lib_files/Linebuffer.h:183
:5  %icmp1 = icmp ne i63 %tmp_8, 0

ST_3: buffer_0_value_V_ad (39)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:179
:9  %buffer_0_value_V_ad = getelementptr [4 x i8]* %buffer_0_value_V, i64 0, i64 %col_cast

ST_3: buffer_0_value_V_lo (40)  [2/2] 2.32ns  loc: ../../../lib_files/Linebuffer.h:198
:10  %buffer_0_value_V_lo = load i8* %buffer_0_value_V_ad, align 1

ST_3: buffer_1_value_V_ad (41)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:179
:11  %buffer_1_value_V_ad = getelementptr [4 x i8]* %buffer_1_value_V, i64 0, i64 %col_cast

ST_3: buffer_1_value_V_lo (42)  [2/2] 2.32ns  loc: ../../../lib_files/Linebuffer.h:198
:12  %buffer_1_value_V_lo = load i8* %buffer_1_value_V_ad, align 1

ST_3: StgValue_38 (43)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:187
:13  br i1 %icmp, label %._crit_edge, label %.preheader56.preheader.critedge.0


 <State 4>: 7.94ns
ST_4: write_idx_1_3 (36)  [1/1] 3.79ns  loc: ../../../lib_files/Linebuffer.h:184
:6  %write_idx_1_3 = add i64 %write_idx_1_1, -2

ST_4: p_write_idx_1_1 (37)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:183
:7  %p_write_idx_1_1 = select i1 %icmp1, i64 %write_idx_1_3, i64 %write_idx_1_1

ST_4: buffer_0_value_V_lo (40)  [1/2] 2.32ns  loc: ../../../lib_files/Linebuffer.h:198
:10  %buffer_0_value_V_lo = load i8* %buffer_0_value_V_ad, align 1

ST_4: buffer_1_value_V_lo (42)  [1/2] 2.32ns  loc: ../../../lib_files/Linebuffer.h:198
:12  %buffer_1_value_V_lo = load i8* %buffer_1_value_V_ad, align 1

ST_4: tmp_9 (45)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:183
.preheader56.preheader.critedge.0:0  %tmp_9 = trunc i64 %p_write_idx_1_1 to i1

ST_4: p_Val2_2_0_phi (46)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:198
.preheader56.preheader.critedge.0:1  %p_Val2_2_0_phi = select i1 %tmp_9, i8 %buffer_1_value_V_lo, i8 %buffer_0_value_V_lo

ST_4: p_Val2_2_1_phi (47)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:198
.preheader56.preheader.critedge.0:2  %p_Val2_2_1_phi = select i1 %tmp_9, i8 %buffer_0_value_V_lo, i8 %buffer_1_value_V_lo

ST_4: tmp_10 (52)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:183
._crit_edge:0  %tmp_10 = trunc i64 %p_write_idx_1_1 to i1

ST_4: StgValue_47 (53)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:209
._crit_edge:1  br i1 %tmp_10, label %branch5, label %branch4


 <State 5>: 4.90ns
ST_5: empty_30 (31)  [1/1] 0.00ns
:1  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_5: tmp_7 (32)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:179
:2  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str30)

ST_5: StgValue_50 (33)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:181
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_5: tmp_value_V_2 (38)  [1/1] 2.45ns  loc: ../../../lib_files/Linebuffer.h:186
:8  %tmp_value_V_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_stream_V_value_V)

ST_5: p_Result_s (48)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:206
.preheader56.preheader.critedge.0:3  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %tmp_value_V_2, i8 %p_Val2_2_1_phi, i8 %p_Val2_2_0_phi)

ST_5: StgValue_53 (49)  [1/1] 2.45ns  loc: ../../../lib_files/Linebuffer.h:207
.preheader56.preheader.critedge.0:4  call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %slice_stream_V_value_V, i24 %p_Result_s)

ST_5: StgValue_54 (50)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:208
.preheader56.preheader.critedge.0:5  br label %._crit_edge

ST_5: StgValue_55 (55)  [1/1] 2.32ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:209
branch4:0  store i8 %tmp_value_V_2, i8* %buffer_0_value_V_ad, align 1

ST_5: StgValue_56 (56)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:209
branch4:1  br label %._crit_edge31

ST_5: StgValue_57 (58)  [1/1] 2.32ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:209
branch5:0  store i8 %tmp_value_V_2, i8* %buffer_1_value_V_ad, align 1

ST_5: StgValue_58 (59)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:209
branch5:1  br label %._crit_edge31

ST_5: empty_29 (61)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:210
._crit_edge31:0  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str30, i32 %tmp_7)

ST_5: StgValue_60 (62)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:179
._crit_edge31:1  br label %2


 <State 6>: 3.79ns
ST_6: write_idx_1_2 (64)  [1/1] 3.79ns  loc: ../../../lib_files/Linebuffer.h:211
:0  %write_idx_1_2 = add i64 %write_idx_1_1, 1

ST_6: empty_28 (65)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:212
:1  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str29, i32 %tmp_5)

ST_6: StgValue_63 (66)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:177
:2  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ slice_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7          (specmemcore      ) [ 0000000]
StgValue_8          (specmemcore      ) [ 0000000]
StgValue_9          (specinterface    ) [ 0000000]
StgValue_10         (specinterface    ) [ 0000000]
buffer_0_value_V    (alloca           ) [ 0011111]
buffer_1_value_V    (alloca           ) [ 0011111]
StgValue_13         (br               ) [ 0111111]
write_idx_1         (phi              ) [ 0011110]
row                 (phi              ) [ 0010000]
tmp                 (icmp             ) [ 0011111]
empty               (speclooptripcount) [ 0000000]
row_1               (add              ) [ 0111111]
StgValue_19         (br               ) [ 0000000]
StgValue_20         (specloopname     ) [ 0000000]
tmp_5               (specregionbegin  ) [ 0001111]
tmp_6               (partselect       ) [ 0000000]
icmp                (icmp             ) [ 0001110]
StgValue_24         (br               ) [ 0011111]
StgValue_25         (ret              ) [ 0000000]
write_idx_1_1       (phi              ) [ 0001101]
col                 (phi              ) [ 0001000]
tmp_2               (icmp             ) [ 0011111]
col_1               (add              ) [ 0011111]
StgValue_30         (br               ) [ 0000000]
col_cast            (zext             ) [ 0000000]
tmp_8               (partselect       ) [ 0000000]
icmp1               (icmp             ) [ 0001100]
buffer_0_value_V_ad (getelementptr    ) [ 0001110]
buffer_1_value_V_ad (getelementptr    ) [ 0001110]
StgValue_38         (br               ) [ 0000000]
write_idx_1_3       (add              ) [ 0000000]
p_write_idx_1_1     (select           ) [ 0011011]
buffer_0_value_V_lo (load             ) [ 0000000]
buffer_1_value_V_lo (load             ) [ 0000000]
tmp_9               (trunc            ) [ 0000000]
p_Val2_2_0_phi      (select           ) [ 0001010]
p_Val2_2_1_phi      (select           ) [ 0001010]
tmp_10              (trunc            ) [ 0001010]
StgValue_47         (br               ) [ 0000000]
empty_30            (speclooptripcount) [ 0000000]
tmp_7               (specregionbegin  ) [ 0000000]
StgValue_50         (specpipeline     ) [ 0000000]
tmp_value_V_2       (read             ) [ 0000000]
p_Result_s          (bitconcatenate   ) [ 0000000]
StgValue_53         (write            ) [ 0000000]
StgValue_54         (br               ) [ 0000000]
StgValue_55         (store            ) [ 0000000]
StgValue_56         (br               ) [ 0000000]
StgValue_57         (store            ) [ 0000000]
StgValue_58         (br               ) [ 0000000]
empty_29            (specregionend    ) [ 0000000]
StgValue_60         (br               ) [ 0011111]
write_idx_1_2       (add              ) [ 0111111]
empty_28            (specregionend    ) [ 0000000]
StgValue_63         (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="slice_stream_V_value_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slice_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="buffer_0_value_V_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_0_value_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="buffer_1_value_V_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_1_value_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_value_V_2_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V_2/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="StgValue_53_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="24" slack="0"/>
<pin id="85" dir="0" index="2" bw="24" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_53/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="buffer_0_value_V_ad_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="3" slack="0"/>
<pin id="93" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_0_value_V_ad/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="2" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="111" dir="0" index="3" bw="2" slack="2"/>
<pin id="112" dir="0" index="4" bw="8" slack="0"/>
<pin id="98" dir="1" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_0_value_V_lo/3 StgValue_55/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buffer_1_value_V_ad_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="3" slack="0"/>
<pin id="104" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_1_value_V_ad/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="3" bw="2" slack="2"/>
<pin id="116" dir="0" index="4" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
<pin id="117" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_1_value_V_lo/3 StgValue_57/5 "/>
</bind>
</comp>

<comp id="119" class="1005" name="write_idx_1_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="write_idx_1 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_idx_1_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="64" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_idx_1/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="row_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="1"/>
<pin id="133" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="row_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="3" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="write_idx_1_1_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="1"/>
<pin id="144" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="write_idx_1_1 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_idx_1_1_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="64" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_idx_1_1/3 "/>
</bind>
</comp>

<comp id="153" class="1005" name="col_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="1"/>
<pin id="155" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="col_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="row_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_6_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="0" index="3" bw="3" slack="0"/>
<pin id="181" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="col_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="col_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_cast/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_8_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="63" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="0" index="3" bw="7" slack="0"/>
<pin id="215" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="63" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_idx_1_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="0" index="1" bw="2" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="write_idx_1_3/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_write_idx_1_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="0" index="2" bw="64" slack="1"/>
<pin id="236" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_write_idx_1_1/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_9_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="0"/>
<pin id="241" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_Val2_2_0_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="0"/>
<pin id="246" dir="0" index="2" bw="8" slack="0"/>
<pin id="247" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_2_0_phi/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_Val2_2_1_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="0" index="2" bw="8" slack="0"/>
<pin id="255" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_2_1_phi/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_10_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Result_s_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="24" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="0" index="2" bw="8" slack="1"/>
<pin id="267" dir="0" index="3" bw="8" slack="1"/>
<pin id="268" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="write_idx_1_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="write_idx_1_2/6 "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="282" class="1005" name="row_1_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="287" class="1005" name="icmp_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_2_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="col_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="icmp1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="buffer_0_value_V_ad_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="2" slack="1"/>
<pin id="307" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buffer_0_value_V_ad "/>
</bind>
</comp>

<comp id="311" class="1005" name="buffer_1_value_V_ad_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="1"/>
<pin id="313" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buffer_1_value_V_ad "/>
</bind>
</comp>

<comp id="317" class="1005" name="p_write_idx_1_1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_write_idx_1_1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="p_Val2_2_0_phi_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="1"/>
<pin id="324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2_0_phi "/>
</bind>
</comp>

<comp id="327" class="1005" name="p_Val2_2_1_phi_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="1"/>
<pin id="329" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2_1_phi "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_10_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="336" class="1005" name="write_idx_1_2_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="write_idx_1_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="60" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="64" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="89" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="100" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="76" pin="2"/><net_sink comp="95" pin=4"/></net>

<net id="118"><net_src comp="76" pin="2"/><net_sink comp="106" pin=4"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="151"><net_src comp="119" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="135" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="135" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="135" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="190"><net_src comp="176" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="157" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="157" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="157" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="145" pin="4"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="50" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="224"><net_src comp="210" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="142" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="238"><net_src comp="142" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="242"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="106" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="95" pin="2"/><net_sink comp="243" pin=2"/></net>

<net id="256"><net_src comp="239" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="95" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="106" pin="2"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="232" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="62" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="76" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="263" pin="4"/><net_sink comp="82" pin=2"/></net>

<net id="276"><net_src comp="142" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="164" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="170" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="290"><net_src comp="186" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="192" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="198" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="303"><net_src comp="220" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="308"><net_src comp="89" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="95" pin=3"/></net>

<net id="314"><net_src comp="100" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="106" pin=3"/></net>

<net id="320"><net_src comp="232" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="325"><net_src comp="243" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="263" pin=3"/></net>

<net id="330"><net_src comp="251" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="335"><net_src comp="259" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="272" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="123" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: slice_stream_V_value_V | {5 }
 - Input state : 
	Port: call_Loop_LB2D_buf_p : in_stream_V_value_V | {5 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		row_1 : 1
		StgValue_19 : 2
		tmp_6 : 1
		icmp : 2
	State 3
		tmp_2 : 1
		col_1 : 1
		StgValue_30 : 2
		col_cast : 1
		tmp_8 : 1
		icmp1 : 2
		buffer_0_value_V_ad : 2
		buffer_0_value_V_lo : 3
		buffer_1_value_V_ad : 2
		buffer_1_value_V_lo : 3
	State 4
		p_write_idx_1_1 : 1
		tmp_9 : 2
		p_Val2_2_0_phi : 3
		p_Val2_2_1_phi : 3
		tmp_10 : 2
		StgValue_47 : 3
	State 5
		StgValue_53 : 1
		empty_29 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |       row_1_fu_170       |    14   |    9    |
|    add   |       col_1_fu_198       |    14   |    9    |
|          |   write_idx_1_3_fu_226   |   197   |    69   |
|          |   write_idx_1_2_fu_272   |   197   |    69   |
|----------|--------------------------|---------|---------|
|          |  p_write_idx_1_1_fu_232  |    0    |    64   |
|  select  |   p_Val2_2_0_phi_fu_243  |    0    |    8    |
|          |   p_Val2_2_1_phi_fu_251  |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_164        |    0    |    1    |
|   icmp   |        icmp_fu_186       |    0    |    1    |
|          |       tmp_2_fu_192       |    0    |    1    |
|          |       icmp1_fu_220       |    0    |    32   |
|----------|--------------------------|---------|---------|
|   read   | tmp_value_V_2_read_fu_76 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  StgValue_53_write_fu_82 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_6_fu_176       |    0    |    0    |
|          |       tmp_8_fu_210       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |      col_cast_fu_204     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |       tmp_9_fu_239       |    0    |    0    |
|          |       tmp_10_fu_259      |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|     p_Result_s_fu_263    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |   422   |   271   |
|----------|--------------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|buffer_0_value_V|    0   |   16   |    1   |
|buffer_1_value_V|    0   |   16   |    1   |
+----------------+--------+--------+--------+
|      Total     |    0   |   32   |    2   |
+----------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|buffer_0_value_V_ad_reg_305|    2   |
|buffer_1_value_V_ad_reg_311|    2   |
|       col_1_reg_295       |    3   |
|        col_reg_153        |    3   |
|       icmp1_reg_300       |    1   |
|        icmp_reg_287       |    1   |
|   p_Val2_2_0_phi_reg_322  |    8   |
|   p_Val2_2_1_phi_reg_327  |    8   |
|  p_write_idx_1_1_reg_317  |   64   |
|       row_1_reg_282       |    3   |
|        row_reg_131        |    3   |
|       tmp_10_reg_332      |    1   |
|       tmp_2_reg_291       |    1   |
|        tmp_reg_278        |    1   |
|   write_idx_1_1_reg_142   |   64   |
|   write_idx_1_2_reg_336   |   64   |
|    write_idx_1_reg_119    |   64   |
+---------------------------+--------+
|           Total           |   293  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_95  |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_106  |  p0  |   2  |   2  |    4   ||    9    |
| write_idx_1_reg_119 |  p0  |   2  |  64  |   128  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   136  ||  4.764  ||    27   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   422  |   271  |
|   Memory  |    0   |    -   |   32   |    2   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   293  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   747  |   300  |
+-----------+--------+--------+--------+--------+
