
*** Running vivado
    with args -log sort_32_u8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sort_32_u8.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source sort_32_u8.tcl -notrace
Command: synth_design -top sort_32_u8 -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4796 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 386.500 ; gain = 101.020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sort_32_u8' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:1]
	Parameter W_DATA bound to: 8 - type: integer 
	Parameter NUM bound to: 32 - type: integer 
WARNING: [Synth 8-5856] 3D RAM pipe1_valid_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pipe1_flag_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-4471] merging register 'genblk3[1].pipe2_valid_reg[1]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[2].pipe2_valid_reg[2]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[3].pipe2_valid_reg[3]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[4].pipe2_valid_reg[4]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[5].pipe2_valid_reg[5]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[6].pipe2_valid_reg[6]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[7].pipe2_valid_reg[7]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[8].pipe2_valid_reg[8]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[9].pipe2_valid_reg[9]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[10].pipe2_valid_reg[10]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[11].pipe2_valid_reg[11]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[12].pipe2_valid_reg[12]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[13].pipe2_valid_reg[13]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[14].pipe2_valid_reg[14]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[15].pipe2_valid_reg[15]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[16].pipe2_valid_reg[16]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[17].pipe2_valid_reg[17]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[18].pipe2_valid_reg[18]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[19].pipe2_valid_reg[19]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[20].pipe2_valid_reg[20]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[21].pipe2_valid_reg[21]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[22].pipe2_valid_reg[22]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[23].pipe2_valid_reg[23]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[24].pipe2_valid_reg[24]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[25].pipe2_valid_reg[25]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[26].pipe2_valid_reg[26]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[27].pipe2_valid_reg[27]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[28].pipe2_valid_reg[28]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[29].pipe2_valid_reg[29]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[30].pipe2_valid_reg[30]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[31].pipe2_valid_reg[31]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[1].pipe1_valid_reg[0][1]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[2].pipe1_valid_reg[0][2]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[3].pipe1_valid_reg[0][3]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[4].pipe1_valid_reg[0][4]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[5].pipe1_valid_reg[0][5]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[6].pipe1_valid_reg[0][6]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[7].pipe1_valid_reg[0][7]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[8].pipe1_valid_reg[0][8]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[9].pipe1_valid_reg[0][9]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[10].pipe1_valid_reg[0][10]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[11].pipe1_valid_reg[0][11]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[12].pipe1_valid_reg[0][12]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[13].pipe1_valid_reg[0][13]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[14].pipe1_valid_reg[0][14]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[15].pipe1_valid_reg[0][15]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[16].pipe1_valid_reg[0][16]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[17].pipe1_valid_reg[0][17]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[18].pipe1_valid_reg[0][18]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[19].pipe1_valid_reg[0][19]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[20].pipe1_valid_reg[0][20]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[21].pipe1_valid_reg[0][21]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[22].pipe1_valid_reg[0][22]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[23].pipe1_valid_reg[0][23]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[24].pipe1_valid_reg[0][24]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[25].pipe1_valid_reg[0][25]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[26].pipe1_valid_reg[0][26]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[27].pipe1_valid_reg[0][27]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[28].pipe1_valid_reg[0][28]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[29].pipe1_valid_reg[0][29]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[30].pipe1_valid_reg[0][30]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[31].pipe1_valid_reg[0][31]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[0].pipe1_valid_reg[1][0]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[1].pipe1_valid_reg[1][1]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[2].pipe1_valid_reg[1][2]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[3].pipe1_valid_reg[1][3]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[4].pipe1_valid_reg[1][4]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[5].pipe1_valid_reg[1][5]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[6].pipe1_valid_reg[1][6]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[7].pipe1_valid_reg[1][7]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[8].pipe1_valid_reg[1][8]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[9].pipe1_valid_reg[1][9]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[10].pipe1_valid_reg[1][10]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[11].pipe1_valid_reg[1][11]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[12].pipe1_valid_reg[1][12]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[13].pipe1_valid_reg[1][13]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[14].pipe1_valid_reg[1][14]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[15].pipe1_valid_reg[1][15]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[16].pipe1_valid_reg[1][16]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[17].pipe1_valid_reg[1][17]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[18].pipe1_valid_reg[1][18]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[19].pipe1_valid_reg[1][19]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[20].pipe1_valid_reg[1][20]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[21].pipe1_valid_reg[1][21]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[22].pipe1_valid_reg[1][22]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[23].pipe1_valid_reg[1][23]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[24].pipe1_valid_reg[1][24]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[25].pipe1_valid_reg[1][25]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[26].pipe1_valid_reg[1][26]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[27].pipe1_valid_reg[1][27]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[28].pipe1_valid_reg[1][28]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[29].pipe1_valid_reg[1][29]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[30].pipe1_valid_reg[1][30]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[31].pipe1_valid_reg[1][31]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[2].unfold_i[0].pipe1_valid_reg[2][0]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[2].unfold_i[1].pipe1_valid_reg[2][1]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[2].unfold_i[2].pipe1_valid_reg[2][2]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[2].unfold_i[3].pipe1_valid_reg[2][3]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[2].unfold_i[4].pipe1_valid_reg[2][4]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[2].unfold_i[5].pipe1_valid_reg[2][5]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[1].pipe1_valid_reg[0][1] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[2].pipe1_valid_reg[0][2] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[3].pipe1_valid_reg[0][3] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[4].pipe1_valid_reg[0][4] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[5].pipe1_valid_reg[0][5] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[6].pipe1_valid_reg[0][6] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[7].pipe1_valid_reg[0][7] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[8].pipe1_valid_reg[0][8] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[9].pipe1_valid_reg[0][9] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[10].pipe1_valid_reg[0][10] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[11].pipe1_valid_reg[0][11] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[12].pipe1_valid_reg[0][12] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[13].pipe1_valid_reg[0][13] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[14].pipe1_valid_reg[0][14] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[15].pipe1_valid_reg[0][15] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[16].pipe1_valid_reg[0][16] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[17].pipe1_valid_reg[0][17] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[18].pipe1_valid_reg[0][18] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[19].pipe1_valid_reg[0][19] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[20].pipe1_valid_reg[0][20] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[21].pipe1_valid_reg[0][21] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[22].pipe1_valid_reg[0][22] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[23].pipe1_valid_reg[0][23] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[24].pipe1_valid_reg[0][24] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[25].pipe1_valid_reg[0][25] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[26].pipe1_valid_reg[0][26] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[27].pipe1_valid_reg[0][27] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[28].pipe1_valid_reg[0][28] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[29].pipe1_valid_reg[0][29] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[30].pipe1_valid_reg[0][30] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[31].pipe1_valid_reg[0][31] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[0].pipe1_valid_reg[1][0] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[1].pipe1_valid_reg[1][1] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[2].pipe1_valid_reg[1][2] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[3].pipe1_valid_reg[1][3] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[4].pipe1_valid_reg[1][4] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[5].pipe1_valid_reg[1][5] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[6].pipe1_valid_reg[1][6] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[7].pipe1_valid_reg[1][7] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[8].pipe1_valid_reg[1][8] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[9].pipe1_valid_reg[1][9] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[10].pipe1_valid_reg[1][10] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[11].pipe1_valid_reg[1][11] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[12].pipe1_valid_reg[1][12] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[13].pipe1_valid_reg[1][13] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[14].pipe1_valid_reg[1][14] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[15].pipe1_valid_reg[1][15] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[16].pipe1_valid_reg[1][16] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[17].pipe1_valid_reg[1][17] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[18].pipe1_valid_reg[1][18] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[19].pipe1_valid_reg[1][19] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[20].pipe1_valid_reg[1][20] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[21].pipe1_valid_reg[1][21] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[22].pipe1_valid_reg[1][22] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[23].pipe1_valid_reg[1][23] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[24].pipe1_valid_reg[1][24] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[25].pipe1_valid_reg[1][25] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[26].pipe1_valid_reg[1][26] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[27].pipe1_valid_reg[1][27] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[28].pipe1_valid_reg[1][28] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[29].pipe1_valid_reg[1][29] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[30].pipe1_valid_reg[1][30] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[31].pipe1_valid_reg[1][31] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[0].pipe1_valid_reg[2][0] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[1].pipe1_valid_reg[2][1] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[2].pipe1_valid_reg[2][2] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[3].pipe1_valid_reg[2][3] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[4].pipe1_valid_reg[2][4] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[5].pipe1_valid_reg[2][5] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[6].pipe1_valid_reg[2][6] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[7].pipe1_valid_reg[2][7] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[8].pipe1_valid_reg[2][8] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[9].pipe1_valid_reg[2][9] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[10].pipe1_valid_reg[2][10] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[11].pipe1_valid_reg[2][11] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[12].pipe1_valid_reg[2][12] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[13].pipe1_valid_reg[2][13] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[14].pipe1_valid_reg[2][14] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[15].pipe1_valid_reg[2][15] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[16].pipe1_valid_reg[2][16] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[17].pipe1_valid_reg[2][17] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[18].pipe1_valid_reg[2][18] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[19].pipe1_valid_reg[2][19] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[20].pipe1_valid_reg[2][20] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[21].pipe1_valid_reg[2][21] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[22].pipe1_valid_reg[2][22] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[23].pipe1_valid_reg[2][23] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[24].pipe1_valid_reg[2][24] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[25].pipe1_valid_reg[2][25] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[26].pipe1_valid_reg[2][26] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[27].pipe1_valid_reg[2][27] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[28].pipe1_valid_reg[2][28] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[29].pipe1_valid_reg[2][29] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[30].pipe1_valid_reg[2][30] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[31].pipe1_valid_reg[2][31] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[3].unfold_i[0].pipe1_valid_reg[3][0] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[3].unfold_i[1].pipe1_valid_reg[3][1] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[3].unfold_i[2].pipe1_valid_reg[3][2] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[3].unfold_i[3].pipe1_valid_reg[3][3] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[3].unfold_i[4].pipe1_valid_reg[3][4] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'sort_32_u8' (1#1) [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 597.488 ; gain = 312.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 597.488 ; gain = 312.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 597.488 ; gain = 312.008
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/syn/syn_vivado/script/top.xdc]
Finished Parsing XDC File [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/syn/syn_vivado/script/top.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 938.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 939.438 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 939.500 ; gain = 1.328
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 939.734 ; gain = 654.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 939.734 ; gain = 654.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 939.734 ; gain = 654.254
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pipe3_data_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe3_data_reg[0]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 939.734 ; gain = 654.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |sort_32_u8__GB0 |           1|     29488|
|2     |sort_32_u8__GB1 |           1|      7870|
|3     |sort_32_u8__GB2 |           1|     13346|
|4     |sort_32_u8__GB3 |           1|     12340|
|5     |sort_32_u8__GB4 |           1|     15905|
|6     |sort_32_u8__GB5 |           1|     48628|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  32 Input      5 Bit       Adders := 32    
+---Registers : 
	                8 Bit    Registers := 96    
	                5 Bit    Registers := 1056  
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      5 Bit        Muxes := 1024  
	   2 Input      1 Bit        Muxes := 530   
	  33 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sort_32_u8 
Detailed RTL Component Info : 
+---Adders : 
	  32 Input      5 Bit       Adders := 32    
+---Registers : 
	                8 Bit    Registers := 96    
	                5 Bit    Registers := 1056  
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      5 Bit        Muxes := 1024  
	   2 Input      1 Bit        Muxes := 530   
	  33 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[18].pipe1_flag_reg[12][18][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[17].pipe1_flag_reg[12][17][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[16].pipe1_flag_reg[12][16][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[21].pipe1_flag_reg[12][21][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[20].pipe1_flag_reg[12][20][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[19].pipe1_flag_reg[12][19][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[24].pipe1_flag_reg[12][24][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[23].pipe1_flag_reg[12][23][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[22].pipe1_flag_reg[12][22][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[9].pipe1_flag_reg[12][9][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[8].pipe1_flag_reg[12][8][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[7].pipe1_flag_reg[12][7][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[12].pipe1_flag_reg[12][12][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[11].pipe1_flag_reg[12][11][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[10].pipe1_flag_reg[12][10][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[15].pipe1_flag_reg[12][15][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[14].pipe1_flag_reg[12][14][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[13].pipe1_flag_reg[12][13][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[3].pipe1_flag_reg[12][3][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[2].pipe1_flag_reg[12][2][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[1].pipe1_flag_reg[12][1][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[6].pipe1_flag_reg[12][6][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[5].pipe1_flag_reg[12][5][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[4].pipe1_flag_reg[12][4][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[27].pipe1_flag_reg[12][27][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[26].pipe1_flag_reg[12][26][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[25].pipe1_flag_reg[12][25][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[30].pipe1_flag_reg[12][30][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[29].pipe1_flag_reg[12][29][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[28].pipe1_flag_reg[12][28][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[0].pipe1_flag_reg[12][0][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][4]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[9].pipe1_flag_reg[12][9][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[8].pipe1_flag_reg[12][8][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[7].pipe1_flag_reg[12][7][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[12].pipe1_flag_reg[12][12][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[11].pipe1_flag_reg[12][11][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[10].pipe1_flag_reg[12][10][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[15].pipe1_flag_reg[12][15][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[14].pipe1_flag_reg[12][14][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[13].pipe1_flag_reg[12][13][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[3].pipe1_flag_reg[12][3][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[2].pipe1_flag_reg[12][2][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[1].pipe1_flag_reg[12][1][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[6].pipe1_flag_reg[12][6][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[5].pipe1_flag_reg[12][5][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[4].pipe1_flag_reg[12][4][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[27].pipe1_flag_reg[12][27][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[26].pipe1_flag_reg[12][26][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[25].pipe1_flag_reg[12][25][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[30].pipe1_flag_reg[12][30][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[29].pipe1_flag_reg[12][29][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[28].pipe1_flag_reg[12][28][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[0].pipe1_flag_reg[12][0][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[18].pipe1_flag_reg[12][18][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[17].pipe1_flag_reg[12][17][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[16].pipe1_flag_reg[12][16][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[21].pipe1_flag_reg[12][21][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[20].pipe1_flag_reg[12][20][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[19].pipe1_flag_reg[12][19][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[24].pipe1_flag_reg[12][24][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[23].pipe1_flag_reg[12][23][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[22].pipe1_flag_reg[12][22][3]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[18].pipe1_flag_reg[12][18][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[17].pipe1_flag_reg[12][17][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[16].pipe1_flag_reg[12][16][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[21].pipe1_flag_reg[12][21][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[20].pipe1_flag_reg[12][20][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[19].pipe1_flag_reg[12][19][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[24].pipe1_flag_reg[12][24][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[23].pipe1_flag_reg[12][23][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[22].pipe1_flag_reg[12][22][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[30].pipe1_flag_reg[12][30][1]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[28].pipe1_flag_reg[12][28][1]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[29].pipe1_flag_reg[12][29][1]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[3].pipe1_flag_reg[12][3][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[2].pipe1_flag_reg[12][2][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[1].pipe1_flag_reg[12][1][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[6].pipe1_flag_reg[12][6][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[5].pipe1_flag_reg[12][5][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[4].pipe1_flag_reg[12][4][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[9].pipe1_flag_reg[12][9][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[8].pipe1_flag_reg[12][8][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[7].pipe1_flag_reg[12][7][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[12].pipe1_flag_reg[12][12][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[11].pipe1_flag_reg[12][11][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[10].pipe1_flag_reg[12][10][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[15].pipe1_flag_reg[12][15][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[14].pipe1_flag_reg[12][14][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[13].pipe1_flag_reg[12][13][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[27].pipe1_flag_reg[12][27][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[26].pipe1_flag_reg[12][26][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[25].pipe1_flag_reg[12][25][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[30].pipe1_flag_reg[12][30][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[29].pipe1_flag_reg[12][29][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[28].pipe1_flag_reg[12][28][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][1]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[0].pipe1_flag_reg[12][0][1]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Synth 8-3886] merging instance 'i_1/unfold_j[12].unfold_i[0].pipe1_flag_reg[12][0][2]' (FDR) to 'i_1/unfold_j[12].unfold_i[31].pipe1_flag_reg[12][31][2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\unfold_j[25].unfold_i[17].pipe1_flag_reg[25][17][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[18].pipe1_flag_reg[6][18][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[17].pipe1_flag_reg[6][17][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[16].pipe1_flag_reg[6][16][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[21].pipe1_flag_reg[6][21][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[20].pipe1_flag_reg[6][20][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[19].pipe1_flag_reg[6][19][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[24].pipe1_flag_reg[6][24][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[23].pipe1_flag_reg[6][23][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[22].pipe1_flag_reg[6][22][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[9].pipe1_flag_reg[6][9][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[8].pipe1_flag_reg[6][8][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[7].pipe1_flag_reg[6][7][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[12].pipe1_flag_reg[6][12][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[11].pipe1_flag_reg[6][11][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[10].pipe1_flag_reg[6][10][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[15].pipe1_flag_reg[6][15][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[14].pipe1_flag_reg[6][14][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[13].pipe1_flag_reg[6][13][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[3].pipe1_flag_reg[6][3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[2].pipe1_flag_reg[6][2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[1].pipe1_flag_reg[6][1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[6].pipe1_flag_reg[6][6][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[5].pipe1_flag_reg[6][5][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[4].pipe1_flag_reg[6][4][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[27].pipe1_flag_reg[6][27][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[26].pipe1_flag_reg[6][26][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[25].pipe1_flag_reg[6][25][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[30].pipe1_flag_reg[6][30][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[29].pipe1_flag_reg[6][29][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[28].pipe1_flag_reg[6][28][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[0].pipe1_flag_reg[6][0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[31].pipe1_flag_reg[6][31][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[9].pipe1_flag_reg[6][9][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[8].pipe1_flag_reg[6][8][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[7].pipe1_flag_reg[6][7][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[12].pipe1_flag_reg[6][12][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[11].pipe1_flag_reg[6][11][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[10].pipe1_flag_reg[6][10][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[15].pipe1_flag_reg[6][15][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[14].pipe1_flag_reg[6][14][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[13].pipe1_flag_reg[6][13][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[3].pipe1_flag_reg[6][3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[2].pipe1_flag_reg[6][2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[1].pipe1_flag_reg[6][1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[6].pipe1_flag_reg[6][6][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[5].pipe1_flag_reg[6][5][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[4].pipe1_flag_reg[6][4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[27].pipe1_flag_reg[6][27][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[26].pipe1_flag_reg[6][26][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[25].pipe1_flag_reg[6][25][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[30].pipe1_flag_reg[6][30][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[29].pipe1_flag_reg[6][29][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[28].pipe1_flag_reg[6][28][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[0].pipe1_flag_reg[6][0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[31].pipe1_flag_reg[6][31][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[18].pipe1_flag_reg[6][18][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[17].pipe1_flag_reg[6][17][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[16].pipe1_flag_reg[6][16][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[21].pipe1_flag_reg[6][21][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[20].pipe1_flag_reg[6][20][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[19].pipe1_flag_reg[6][19][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[24].pipe1_flag_reg[6][24][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[23].pipe1_flag_reg[6][23][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[22].pipe1_flag_reg[6][22][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[18].pipe1_flag_reg[6][18][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[17].pipe1_flag_reg[6][17][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[16].pipe1_flag_reg[6][16][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[21].pipe1_flag_reg[6][21][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[20].pipe1_flag_reg[6][20][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[19].pipe1_flag_reg[6][19][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[24].pipe1_flag_reg[6][24][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[23].pipe1_flag_reg[6][23][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[22].pipe1_flag_reg[6][22][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[30].pipe1_flag_reg[6][30][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[28].pipe1_flag_reg[6][28][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[29].pipe1_flag_reg[6][29][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[3].pipe1_flag_reg[6][3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[2].pipe1_flag_reg[6][2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[1].pipe1_flag_reg[6][1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[6].pipe1_flag_reg[6][6][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[5].pipe1_flag_reg[6][5][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[4].pipe1_flag_reg[6][4][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[9].pipe1_flag_reg[6][9][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[8].pipe1_flag_reg[6][8][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[7].pipe1_flag_reg[6][7][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[12].pipe1_flag_reg[6][12][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[11].pipe1_flag_reg[6][11][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[10].pipe1_flag_reg[6][10][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[15].pipe1_flag_reg[6][15][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[14].pipe1_flag_reg[6][14][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[13].pipe1_flag_reg[6][13][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[27].pipe1_flag_reg[6][27][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[26].pipe1_flag_reg[6][26][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[25].pipe1_flag_reg[6][25][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[30].pipe1_flag_reg[6][30][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[29].pipe1_flag_reg[6][29][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[28].pipe1_flag_reg[6][28][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[31].pipe1_flag_reg[6][31][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unfold_j[6].unfold_i[0].pipe1_flag_reg[6][0][1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:02:06 . Memory (MB): peak = 939.734 ; gain = 654.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |sort_32_u8__GB0 |           1|     21217|
|2     |sort_32_u8__GB1 |           1|      4537|
|3     |sort_32_u8__GB2 |           1|      7462|
|4     |sort_32_u8__GB3 |           1|      7609|
|5     |sort_32_u8__GB4 |           1|      9353|
|6     |sort_32_u8__GB5 |           1|     23631|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:02:18 . Memory (MB): peak = 939.734 ; gain = 654.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (4532.0/oG.CP 1120.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:32 . Memory (MB): peak = 990.172 ; gain = 704.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |sort_32_u8__GB0 |           1|     21217|
|2     |sort_32_u8__GB4 |           1|      9353|
|3     |sort_32_u8__GB5 |           1|     23631|
|4     |sort_32_u8_GT0  |           1|     20049|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:10 ; elapsed = 00:03:05 . Memory (MB): peak = 990.172 ; gain = 704.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |sort_32_u8__GB0 |           1|      5483|
|2     |sort_32_u8__GB4 |           1|      3210|
|3     |sort_32_u8__GB5 |           1|      6265|
|4     |sort_32_u8_GT0  |           1|      6517|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:13 ; elapsed = 00:03:08 . Memory (MB): peak = 990.172 ; gain = 704.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:14 ; elapsed = 00:03:08 . Memory (MB): peak = 990.172 ; gain = 704.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:15 ; elapsed = 00:03:10 . Memory (MB): peak = 990.172 ; gain = 704.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:15 ; elapsed = 00:03:10 . Memory (MB): peak = 990.172 ; gain = 704.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:18 ; elapsed = 00:03:12 . Memory (MB): peak = 990.172 ; gain = 704.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:18 ; elapsed = 00:03:12 . Memory (MB): peak = 990.172 ; gain = 704.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   992|
|3     |LUT1   |     2|
|4     |LUT2   |   394|
|5     |LUT3   |  1256|
|6     |LUT4   |  8671|
|7     |LUT5   |  2745|
|8     |LUT6   |  5386|
|9     |MUXF7  |    13|
|10    |FDRE   |  1928|
|11    |IBUF   |   259|
|12    |OBUF   |   257|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 21904|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:18 ; elapsed = 00:03:12 . Memory (MB): peak = 990.172 ; gain = 704.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:43 ; elapsed = 00:03:03 . Memory (MB): peak = 990.172 ; gain = 362.445
Synthesis Optimization Complete : Time (s): cpu = 00:02:18 ; elapsed = 00:03:13 . Memory (MB): peak = 990.172 ; gain = 704.691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1005 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sort_32_u8' is not ideal for floorplanning, since the cellview 'sort_32_u8' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 990.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
385 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:24 ; elapsed = 00:03:19 . Memory (MB): peak = 990.172 ; gain = 717.879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 990.172 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/syn/syn_vivado/sort_32_u8.runs/synth_1/sort_32_u8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sort_32_u8_utilization_synth.rpt -pb sort_32_u8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 15:24:39 2024...
