<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Nov 14 13:16:51 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     Stoppuhr
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk5 [get_nets N_3]
            26 items scored, 8 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.386ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \I1/cnt_202__i0  (from \I2/Cout_18 +)
   Destination:    FD1P3IX    CD             \I1/cnt_202__i1  (to \I2/Cout_18 +)

   Delay:                   5.226ns  (27.4% logic, 72.6% route), 3 logic levels.

 Constraint Details:

      5.226ns data_path \I1/cnt_202__i0 to \I1/cnt_202__i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.386ns

 Path Details: \I1/cnt_202__i0 to \I1/cnt_202__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I1/cnt_202__i0 (from \I2/Cout_18)
Route         6   e 1.515                                  cnt[0]
LUT4        ---     0.493              A to Z              \I2/i1_2_lut
Route         1   e 0.941                                  n4
LUT4        ---     0.493              D to Z              \I1/i774_4_lut
Route         4   e 1.340                                  \I1/n1036
                  --------
                    5.226  (27.4% logic, 72.6% route), 3 logic levels.


Error:  The following path violates requirements by 0.386ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \I1/cnt_202__i0  (from \I2/Cout_18 +)
   Destination:    FD1P3IX    CD             \I1/cnt_202__i2  (to \I2/Cout_18 +)

   Delay:                   5.226ns  (27.4% logic, 72.6% route), 3 logic levels.

 Constraint Details:

      5.226ns data_path \I1/cnt_202__i0 to \I1/cnt_202__i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.386ns

 Path Details: \I1/cnt_202__i0 to \I1/cnt_202__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I1/cnt_202__i0 (from \I2/Cout_18)
Route         6   e 1.515                                  cnt[0]
LUT4        ---     0.493              A to Z              \I2/i1_2_lut
Route         1   e 0.941                                  n4
LUT4        ---     0.493              D to Z              \I1/i774_4_lut
Route         4   e 1.340                                  \I1/n1036
                  --------
                    5.226  (27.4% logic, 72.6% route), 3 logic levels.


Error:  The following path violates requirements by 0.386ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \I1/cnt_202__i0  (from \I2/Cout_18 +)
   Destination:    FD1P3IX    CD             \I1/cnt_202__i3  (to \I2/Cout_18 +)

   Delay:                   5.226ns  (27.4% logic, 72.6% route), 3 logic levels.

 Constraint Details:

      5.226ns data_path \I1/cnt_202__i0 to \I1/cnt_202__i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.386ns

 Path Details: \I1/cnt_202__i0 to \I1/cnt_202__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I1/cnt_202__i0 (from \I2/Cout_18)
Route         6   e 1.515                                  cnt[0]
LUT4        ---     0.493              A to Z              \I2/i1_2_lut
Route         1   e 0.941                                  n4
LUT4        ---     0.493              D to Z              \I1/i774_4_lut
Route         4   e 1.340                                  \I1/n1036
                  --------
                    5.226  (27.4% logic, 72.6% route), 3 logic levels.

Warning: 5.386 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk4 [get_nets D15_c]
            30 items scored, 16 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.586ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \I4/cnt_205__i0  (from \I6/i1940 +)
   Destination:    FD1P3IX    CD             \I4/cnt_205__i0  (to \I6/i1940 +)

   Delay:                   5.426ns  (26.4% logic, 73.6% route), 3 logic levels.

 Constraint Details:

      5.426ns data_path \I4/cnt_205__i0 to \I4/cnt_205__i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.586ns

 Path Details: \I4/cnt_205__i0 to \I4/cnt_205__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I4/cnt_205__i0 (from \I6/i1940)
Route         6   e 1.515                                  cnt[0]_adj_25
LUT4        ---     0.493              C to Z              \I4/i1327_4_lut
Route         2   e 1.141                                  \I4/n19
LUT4        ---     0.493              B to Z              \I4/i777_2_lut
Route         4   e 1.340                                  \I4/n1026
                  --------
                    5.426  (26.4% logic, 73.6% route), 3 logic levels.


Error:  The following path violates requirements by 0.586ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \I4/cnt_205__i0  (from \I6/i1940 +)
   Destination:    FD1P3IX    CD             \I4/cnt_205__i1  (to \I6/i1940 +)

   Delay:                   5.426ns  (26.4% logic, 73.6% route), 3 logic levels.

 Constraint Details:

      5.426ns data_path \I4/cnt_205__i0 to \I4/cnt_205__i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.586ns

 Path Details: \I4/cnt_205__i0 to \I4/cnt_205__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I4/cnt_205__i0 (from \I6/i1940)
Route         6   e 1.515                                  cnt[0]_adj_25
LUT4        ---     0.493              C to Z              \I4/i1327_4_lut
Route         2   e 1.141                                  \I4/n19
LUT4        ---     0.493              B to Z              \I4/i777_2_lut
Route         4   e 1.340                                  \I4/n1026
                  --------
                    5.426  (26.4% logic, 73.6% route), 3 logic levels.


Error:  The following path violates requirements by 0.586ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \I4/cnt_205__i0  (from \I6/i1940 +)
   Destination:    FD1P3IX    CD             \I4/cnt_205__i2  (to \I6/i1940 +)

   Delay:                   5.426ns  (26.4% logic, 73.6% route), 3 logic levels.

 Constraint Details:

      5.426ns data_path \I4/cnt_205__i0 to \I4/cnt_205__i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.586ns

 Path Details: \I4/cnt_205__i0 to \I4/cnt_205__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I4/cnt_205__i0 (from \I6/i1940)
Route         6   e 1.515                                  cnt[0]_adj_25
LUT4        ---     0.493              C to Z              \I4/i1327_4_lut
Route         2   e 1.141                                  \I4/n19
LUT4        ---     0.493              B to Z              \I4/i777_2_lut
Route         4   e 1.340                                  \I4/n1026
                  --------
                    5.426  (26.4% logic, 73.6% route), 3 logic levels.

Warning: 5.586 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets N_5]
            30 items scored, 16 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.586ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \I3/cnt_204__i0  (from \I4/Cout_18 +)
   Destination:    FD1P3IX    CD             \I3/cnt_204__i3  (to \I4/Cout_18 +)

   Delay:                   5.426ns  (26.4% logic, 73.6% route), 3 logic levels.

 Constraint Details:

      5.426ns data_path \I3/cnt_204__i0 to \I3/cnt_204__i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.586ns

 Path Details: \I3/cnt_204__i0 to \I3/cnt_204__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I3/cnt_204__i0 (from \I4/Cout_18)
Route         6   e 1.515                                  cnt[0]_adj_21
LUT4        ---     0.493              C to Z              \I3/i1331_4_lut
Route         2   e 1.141                                  \I3/n19
LUT4        ---     0.493              B to Z              \I3/i776_2_lut
Route         4   e 1.340                                  \I3/n1029
                  --------
                    5.426  (26.4% logic, 73.6% route), 3 logic levels.


Error:  The following path violates requirements by 0.586ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \I3/cnt_204__i0  (from \I4/Cout_18 +)
   Destination:    FD1P3IX    CD             \I3/cnt_204__i1  (to \I4/Cout_18 +)

   Delay:                   5.426ns  (26.4% logic, 73.6% route), 3 logic levels.

 Constraint Details:

      5.426ns data_path \I3/cnt_204__i0 to \I3/cnt_204__i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.586ns

 Path Details: \I3/cnt_204__i0 to \I3/cnt_204__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I3/cnt_204__i0 (from \I4/Cout_18)
Route         6   e 1.515                                  cnt[0]_adj_21
LUT4        ---     0.493              C to Z              \I3/i1331_4_lut
Route         2   e 1.141                                  \I3/n19
LUT4        ---     0.493              B to Z              \I3/i776_2_lut
Route         4   e 1.340                                  \I3/n1029
                  --------
                    5.426  (26.4% logic, 73.6% route), 3 logic levels.


Error:  The following path violates requirements by 0.586ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \I3/cnt_204__i0  (from \I4/Cout_18 +)
   Destination:    FD1P3IX    CD             \I3/cnt_204__i0  (to \I4/Cout_18 +)

   Delay:                   5.426ns  (26.4% logic, 73.6% route), 3 logic levels.

 Constraint Details:

      5.426ns data_path \I3/cnt_204__i0 to \I3/cnt_204__i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.586ns

 Path Details: \I3/cnt_204__i0 to \I3/cnt_204__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I3/cnt_204__i0 (from \I4/Cout_18)
Route         6   e 1.515                                  cnt[0]_adj_21
LUT4        ---     0.493              C to Z              \I3/i1331_4_lut
Route         2   e 1.141                                  \I3/n19
LUT4        ---     0.493              B to Z              \I3/i776_2_lut
Route         4   e 1.340                                  \I3/n1029
                  --------
                    5.426  (26.4% logic, 73.6% route), 3 logic levels.

Warning: 5.586 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets Start_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets N_4]
            30 items scored, 12 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.430ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \I2/cnt_203__i0  (from \I3/Cout_18 +)
   Destination:    FD1P3IX    CD             \I2/cnt_203__i1  (to \I3/Cout_18 +)

   Delay:                   5.270ns  (27.1% logic, 72.9% route), 3 logic levels.

 Constraint Details:

      5.270ns data_path \I2/cnt_203__i0 to \I2/cnt_203__i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.430ns

 Path Details: \I2/cnt_203__i0 to \I2/cnt_203__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2/cnt_203__i0 (from \I3/Cout_18)
Route         7   e 1.559                                  \I2/cnt[0]_adj_9
LUT4        ---     0.493              C to Z              \I2/i2_3_lut_rep_27
Route         1   e 0.941                                  \I2/n2484
LUT4        ---     0.493              C to Z              \I2/i2_3_lut
Route         4   e 1.340                                  \I2/n1173
                  --------
                    5.270  (27.1% logic, 72.9% route), 3 logic levels.


Error:  The following path violates requirements by 0.430ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \I2/cnt_203__i0  (from \I3/Cout_18 +)
   Destination:    FD1P3IX    CD             \I2/cnt_203__i2  (to \I3/Cout_18 +)

   Delay:                   5.270ns  (27.1% logic, 72.9% route), 3 logic levels.

 Constraint Details:

      5.270ns data_path \I2/cnt_203__i0 to \I2/cnt_203__i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.430ns

 Path Details: \I2/cnt_203__i0 to \I2/cnt_203__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2/cnt_203__i0 (from \I3/Cout_18)
Route         7   e 1.559                                  \I2/cnt[0]_adj_9
LUT4        ---     0.493              C to Z              \I2/i2_3_lut_rep_27
Route         1   e 0.941                                  \I2/n2484
LUT4        ---     0.493              C to Z              \I2/i2_3_lut
Route         4   e 1.340                                  \I2/n1173
                  --------
                    5.270  (27.1% logic, 72.9% route), 3 logic levels.


Error:  The following path violates requirements by 0.430ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \I2/cnt_203__i0  (from \I3/Cout_18 +)
   Destination:    FD1P3IX    CD             \I2/cnt_203__i3  (to \I3/Cout_18 +)

   Delay:                   5.270ns  (27.1% logic, 72.9% route), 3 logic levels.

 Constraint Details:

      5.270ns data_path \I2/cnt_203__i0 to \I2/cnt_203__i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.430ns

 Path Details: \I2/cnt_203__i0 to \I2/cnt_203__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2/cnt_203__i0 (from \I3/Cout_18)
Route         7   e 1.559                                  \I2/cnt[0]_adj_9
LUT4        ---     0.493              C to Z              \I2/i2_3_lut_rep_27
Route         1   e 0.941                                  \I2/n2484
LUT4        ---     0.493              C to Z              \I2/i2_3_lut
Route         4   e 1.340                                  \I2/n1173
                  --------
                    5.270  (27.1% logic, 72.9% route), 3 logic levels.

Warning: 5.430 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets N_2]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets N_3]                     |     5.000 ns|     5.386 ns|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets D15_c]                   |     5.000 ns|     5.586 ns|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets N_5]                     |     5.000 ns|     5.586 ns|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets Start_c]                 |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets N_4]                     |     5.000 ns|     5.430 ns|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets N_2]                     |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


4 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\I3/n19                                 |       2|      16|     30.77%
                                        |        |        |
\I3/n1029                               |       4|      16|     30.77%
                                        |        |        |
\I4/n19                                 |       2|      16|     30.77%
                                        |        |        |
\I4/n1026                               |       4|      16|     30.77%
                                        |        |        |
\I2/n1173                               |       4|      12|     23.08%
                                        |        |        |
\I2/n2484                               |       1|      12|     23.08%
                                        |        |        |
\I1/n1036                               |       4|       8|     15.38%
                                        |        |        |
n4                                      |       1|       8|     15.38%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 52  Score: 23264

Constraints cover  116 paths, 45 nets, and 120 connections (22.1% coverage)


Peak memory: 145256448 bytes, TRCE: 6823936 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
