#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct  7 20:50:53 2024
# Process ID: 33884
# Current directory: C:/github/amba_bus/soc_AMBA_BUS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7044 C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.xpr
# Log file: C:/github/amba_bus/soc_AMBA_BUS/vivado.log
# Journal file: C:/github/amba_bus/soc_AMBA_BUS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1201.891 ; gain = 541.031
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-14:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1296.230 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BCBAE8A
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_bd_design {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding component instance block -- xilinx.com:module_ref:axi_master_fsm:1.0 - axi_master_fsm_0
Adding component instance block -- xilinx.com:module_ref:axi_slave_fsm:1.0 - axi_slave_fsm_0
Adding component instance block -- xilinx.com:module_ref:bfm:1.0 - bfm_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/peripheral_aresetn(rst) and /axi_master_fsm_0/M_ARESET_N(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/peripheral_aresetn(rst) and /axi_slave_fsm_0/S_ARRESET_N(undef)
Successfully read diagram <axi_test_1> from BD file <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2651.355 ; gain = 84.445
delete_bd_objs [get_bd_nets rst_clk_wiz_0_100M_peripheral_aresetn]
connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/interconnect_aresetn] [get_bd_pins axi_slave_fsm_0/S_ARRESET_N]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/interconnect_aresetn(rst) and /axi_slave_fsm_0/S_ARRESET_N(undef)
connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/interconnect_aresetn] [get_bd_pins axi_master_fsm_0/M_ARESET_N]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/interconnect_aresetn(rst) and /axi_master_fsm_0/M_ARESET_N(undef)
connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/interconnect_aresetn] [get_bd_pins bfm_0/reset]
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ARESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ARRESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
save_bd_design
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'axi_test_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 20:56:20 2024] Launched synth_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 20:56:20 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2814.773 ; gain = 136.855
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-14:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.773 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BCBAE8A
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/github/amba_bus/bfm.v:372]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/github/amba_bus/bfm.v:372]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/github/amba_bus/bfm.v:372]
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ARESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ARRESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ARESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ARRESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
save_bd_design
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'axi_test_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 21:08:31 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 21:08:31 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2828.688 ; gain = 0.000
reset_run impl_1
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ARESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ARRESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
save_bd_design
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'axi_test_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 21:10:37 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 21:10:37 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2866.297 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ARESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ARRESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 21:16:49 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 21:16:49 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2868.199 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2869.168 ; gain = 0.969
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ARESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ARRESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 21:21:23 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 21:21:23 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2869.168 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2870.496 ; gain = 1.328
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ARESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ARRESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 21:26:49 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 21:26:49 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2870.496 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ARESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ARRESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 21:32:03 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 21:32:03 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2870.625 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2871.535 ; gain = 0.910
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ARESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ARRESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 21:39:26 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 21:39:26 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2871.535 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ARESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ARRESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
save_bd_design
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'axi_test_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 21:48:18 2024] Launched synth_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 21:48:18 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 2884.070 ; gain = 4.547
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

delete_bd_objs [get_bd_nets rst_clk_wiz_0_100M_interconnect_aresetn]
connect_bd_net [get_bd_ports reset] [get_bd_pins axi_slave_fsm_0/S_ARRESET_N]
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /axi_slave_fsm_0/S_ARRESET_N(undef)
connect_bd_net [get_bd_ports reset] [get_bd_pins axi_master_fsm_0/M_ARESET_N]
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /axi_master_fsm_0/M_ARESET_N(undef)
connect_bd_net [get_bd_ports reset] [get_bd_pins bfm_0/reset]
save_bd_design
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
CRITICAL WARNING: [BD 41-1347] Reset pin /bfm_0/reset (associated clock /bfm_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_0_100M/peripheral_reset.
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ARESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ARRESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 21:51:27 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 21:51:27 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2903.172 ; gain = 0.000
validate_bd_design -force
CRITICAL WARNING: [BD 41-1347] Reset pin /bfm_0/reset (associated clock /bfm_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_0_100M/peripheral_reset.
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ARESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ARRESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2919.297 ; gain = 11.199
validate_bd_design
CRITICAL WARNING: [BD 41-1347] Reset pin /bfm_0/reset (associated clock /bfm_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_0_100M/peripheral_reset.
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ARESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ARRESET_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
delete_bd_objs [get_bd_nets reset_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset Signal (BTNC) ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/reset]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz_0]
INFO: [board_rule 100-100] create_bd_port -dir I reset_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_0
INFO: [board_rule 100-100] connect_bd_net /reset_0 /clk_wiz_0/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_0
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset Signal (BTNC) ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_0_100M/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_clk_wiz_0_100M]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /rst_clk_wiz_0_100M]
INFO: [board_rule 100-100] connect_bd_net /reset_0 /rst_clk_wiz_0_100M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_0
endgroup
set_property CONFIG.ASSOCIATED_RESET {reset_0} [get_bd_ports /sys_clock]
set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports reset_0]
set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports reset_0]
delete_bd_objs [get_bd_ports reset]
set_property name reset [get_bd_ports reset_0]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BCBAE8A
save_bd_design
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 23:15:05 2024...
