{"vcs1":{"timestamp_begin":1681675436.274585265, "rt":0.87, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1681675437.180964584, "rt":1.28, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681675438.483308334, "rt":1.14, "ut":0.06, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681675435.982322732}
{"VCS_COMP_START_TIME": 1681675435.982322732}
{"VCS_COMP_END_TIME": 1681675440.435542408}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338276}}
{"stitch_vcselab": {"peak_mem": 222680}}
