<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Personal Profile</title>
    <style>
        body {
            font-family: Arial, sans-serif;
            margin: 40px;
            line-height: 1.6;
            text-align: center;
        }

        .container {
            display: flex;
            align-items: center; 
            max-width: 900px;
            margin: 0 auto;
            text-align: left;
        }

        .text-content {
            flex: 1;
        }

        .profile-img {
            width: 200px;
            height: 200px;
            border-radius: 50%; 
            object-fit: cover;
            margin-left: 40px;
        }
        .email {
        margin-top: 10px; 
        font-weight: bold;
        text-align: center;
        }

        h1 {
            font-size: 32px;
            text-align: center;
        }

        h2 {
            font-size: 24px;
            font-weight: bold；
            margin-top: 20px;
        }

        .chinese-name {
            font-family: "KaiTi", "STKaiti", serif;
            font-size: 28px;
        }

        .links {
            margin-top: 10px;
            justify-content: center; 
            margin-left: 250px; 
        }
        .link_b {
            margin-top: 10px;
        }

        .link_b a {
            color: #007bff;
            text-decoration: none;
            margin: 0 10px;
        }

        .link_b a:hover {
            text-decoration: underline;
        }

        .links a {
            color: #007bff;
            text-decoration: none;
            margin: 0 10px;
        }

        .links a:hover {
            text-decoration: underline;
        }

        .email {
            display: inline-block;
            font-weight: bold;
            padding-left: 45px;
        }
        .profile-container {
        display: flex;
        flex-direction: column; 
        justify-content: center; 
        align-items: center; 
        margin-top: 20px;
        }    
         .research_interest {
            text-align: left;
            max-width: 900px;
            margin: 0 auto;
        }
        .section {
            margin-bottom: 40px;
            text-align: left;
            max-width: 900px;
            margin: 0 auto;
        }
        .paper img {
            width: 800px;
            height: auto;
            margin: auto;
            border-radius: 5px;
            display: block;
        }
        .paper {
            align-items: flex-start;
            margin-bottom: 20px;
        }
        .paper-content {
        
        }
        .paper-title {
            font-weight: bold;
            font-size: 19px;
        }
        .author {
            font-size: 16px;
        }
        .conference {
            font-style: italic;
        }
        .highlight {
            color: red;
            font-weight: bold;
        }

    </style>
</head>
<body>

    <div class="container">
        <div class="text-content">
            <h1>Jiayin Qin <span class="chinese-name">(秦佳音)</span></h1>
            <p>
                I am a first-year Ph.D. student at University of Minnesota, advised by 
                <a href="https://scholar.google.com/citations?hl=en&user=HxeTq4MAAAAJ">Prof. Yang Zhao</a>. 
                My research interests are in computer architecture, VLSI and LLM, 
                with a focus on hardware-algorithm co-design and LLM-empowered hardware design.
            </p>

            <p>
                I received B.Eng. in Microelectronics Science and Engineering from Fudan University,
                and collaborated with <a href="https://ieeexplore.ieee.org/author/37600175900">Prof. Lingli Wang</a> in Reconfigurable Accelerator Design such as FPGA and CGRA.
            </p>

            <div class="links">
                <a href="https://qin00162.github.io/CV.pdf">CV</a> /
                <a href="https://github.com/qin00162">GitHub</a> 
            </div>
        </div>
        <div class="profile-container">
            <img class="profile-img" src="https://qin00162.github.io/qin.jpg" alt="Profile Picture">
            <span style="white-space: pre;">&nbsp;&nbsp;&nbsp;</span>
            <a class="email" href="mailto: qin00162@umn.edu"> Email: qin00162@umn.edu</a>
        </div>
    </div>
    
    <div class="research_interest">
            <h2> Research Interests </h2>
            <p> My current research interests lie in the intersection of efficient computer architecture and advanced algorithms, focusing on two core missions: </p>

            <p> <strong>Algorithm-Hardware Co-Design for AI Workloads:</strong> I conduct algorithm-hardware co-design to develop efficient hardware accelerators tailored for advanced AI workloads, 
                such as Hyperdimensional Computing (HDC) and 3D Gaussian Splatting SLAM (3DGS-SLAM). These efforts enhance their performance, efficiency and resilience.</p>

            <p> <strong>Automatic AI Agent System for Hardware Design:</strong> I explore automated AI agent systems to assist advanced hardware design, 
                such as 2.5D integration. By leveraging AI-driven methodologies, my work aims to improve design automation, reduce human effort, and enhance the overall efficiency of the hardware design process. 
            </p>
    </div>

    <div class="section">
        <h2>PrePrint <span style="font-size: 18px;">(*: Equal Contributions)</span></h2>
        <div class="paper">
            <img src="https://qin00162.github.io/hivegen.jpg" ></iframe>
            
                <p class="paper-title">
                    HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
                </p>
                <p class="author">Author: Jinwei Tang*, Jiayin Qin*, Kiran Thorat, Chen Zhu-Tian, Yu Cao, Yang (Katie)Zhao, Caiwen Ding</p>
                 <div class="link_b">
                    <a href="https://arxiv.org/abs/2412.05393">[Paper]</a> 
                </div>
                <p>
                    We propose HiVeGen, a hierarchical LLM-based Verilog generation framework that decomposes generation tasks into LLM-manageable hierarchical submodules. 
                    HiVeGen further harnesses the advantages of such hierarchical structures by integrating automatic Design Space Exploration (DSE) into hierarchy-aware prompt generation, 
                    introducing weight-based retrieval to enhance code reuse, and enabling real-time human-computer interaction to lower error-correction cost, significantly improving the quality of generated designs.
                </p>
            
         <h2>Publication <span style="font-size: 18px;">(*: Equal Contributions)</span></h2>
        <div class="paper">
            <img src="https://qin00162.github.io/CGRA.jpg" ></iframe>
            
                <p class="paper-title">
                    CGRA-HD: An Efficient Reconfigurable Accelerator for Hyperdimensional Computing
                </p>
                <p class="author">Author: Jiayin Qin*, Yuan Dai*, Lingli Wang</p>
                 <div class="conference">
                     <p>International Conference on Field Programmable Technology (FPT), 2024 (To appear)</p>
                </div>
                <p>
                    We present CGRA-HD, a coarse-grained reconfigurable architecture (CGRA) for accelerating the HDC algorithm. By analyzing the frequent operations and general
                    sub-graphs, we explore the specialized Processing Element (PE) design for HDC to realize efficient acceleration. The specialized PE and the general one constitute a CGRA-HD array and
                    have been integrated into a state-of-the-art RISC-V+CGRA
                    SoC. Our evaluation shows that CGRA-HD greatly improves HDC performance over CPUs with decreased area and power
                    consumption compared to the general CGRA.
                </p>
        
    </div>
</body>
</html>

