    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; CapSense_CompCH0_ctComp
CapSense_CompCH0_ctComp__CLK EQU CYREG_CMP1_CLK
CapSense_CompCH0_ctComp__CMP_MASK EQU 0x02
CapSense_CompCH0_ctComp__CMP_NUMBER EQU 1
CapSense_CompCH0_ctComp__CR EQU CYREG_CMP1_CR
CapSense_CompCH0_ctComp__LUT__CR EQU CYREG_LUT1_CR
CapSense_CompCH0_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CapSense_CompCH0_ctComp__LUT__MSK_MASK EQU 0x02
CapSense_CompCH0_ctComp__LUT__MSK_SHIFT EQU 1
CapSense_CompCH0_ctComp__LUT__MX EQU CYREG_LUT1_MX
CapSense_CompCH0_ctComp__LUT__SR EQU CYREG_LUT_SR
CapSense_CompCH0_ctComp__LUT__SR_MASK EQU 0x02
CapSense_CompCH0_ctComp__LUT__SR_SHIFT EQU 1
CapSense_CompCH0_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CapSense_CompCH0_ctComp__PM_ACT_MSK EQU 0x02
CapSense_CompCH0_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CapSense_CompCH0_ctComp__PM_STBY_MSK EQU 0x02
CapSense_CompCH0_ctComp__SW0 EQU CYREG_CMP1_SW0
CapSense_CompCH0_ctComp__SW2 EQU CYREG_CMP1_SW2
CapSense_CompCH0_ctComp__SW3 EQU CYREG_CMP1_SW3
CapSense_CompCH0_ctComp__SW4 EQU CYREG_CMP1_SW4
CapSense_CompCH0_ctComp__SW6 EQU CYREG_CMP1_SW6
CapSense_CompCH0_ctComp__TR0 EQU CYREG_CMP1_TR0
CapSense_CompCH0_ctComp__TR1 EQU CYREG_CMP1_TR1
CapSense_CompCH0_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
CapSense_CompCH0_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
CapSense_CompCH0_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
CapSense_CompCH0_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
CapSense_CompCH0_ctComp__WRK EQU CYREG_CMP_WRK
CapSense_CompCH0_ctComp__WRK_MASK EQU 0x02
CapSense_CompCH0_ctComp__WRK_SHIFT EQU 1

; CapSense_IdacCH0_viDAC8
CapSense_IdacCH0_viDAC8__CR0 EQU CYREG_DAC0_CR0
CapSense_IdacCH0_viDAC8__CR1 EQU CYREG_DAC0_CR1
CapSense_IdacCH0_viDAC8__D EQU CYREG_DAC0_D
CapSense_IdacCH0_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
CapSense_IdacCH0_viDAC8__PM_ACT_MSK EQU 0x01
CapSense_IdacCH0_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
CapSense_IdacCH0_viDAC8__PM_STBY_MSK EQU 0x01
CapSense_IdacCH0_viDAC8__STROBE EQU CYREG_DAC0_STROBE
CapSense_IdacCH0_viDAC8__SW0 EQU CYREG_DAC0_SW0
CapSense_IdacCH0_viDAC8__SW2 EQU CYREG_DAC0_SW2
CapSense_IdacCH0_viDAC8__SW3 EQU CYREG_DAC0_SW3
CapSense_IdacCH0_viDAC8__SW4 EQU CYREG_DAC0_SW4
CapSense_IdacCH0_viDAC8__TR EQU CYREG_DAC0_TR
CapSense_IdacCH0_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
CapSense_IdacCH0_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
CapSense_IdacCH0_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
CapSense_IdacCH0_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
CapSense_IdacCH0_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
CapSense_IdacCH0_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
CapSense_IdacCH0_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
CapSense_IdacCH0_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
CapSense_IdacCH0_viDAC8__TST EQU CYREG_DAC0_TST

; Launcher_UART_bus_reset
Launcher_UART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Launcher_UART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Launcher_UART_bus_reset__INTC_MASK EQU 0x800000
Launcher_UART_bus_reset__INTC_NUMBER EQU 23
Launcher_UART_bus_reset__INTC_PRIOR_NUM EQU 7
Launcher_UART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
Launcher_UART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Launcher_UART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Launcher_UART_arb_int
Launcher_UART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Launcher_UART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Launcher_UART_arb_int__INTC_MASK EQU 0x400000
Launcher_UART_arb_int__INTC_NUMBER EQU 22
Launcher_UART_arb_int__INTC_PRIOR_NUM EQU 7
Launcher_UART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
Launcher_UART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Launcher_UART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Launcher_UART_sof_int
Launcher_UART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Launcher_UART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Launcher_UART_sof_int__INTC_MASK EQU 0x200000
Launcher_UART_sof_int__INTC_NUMBER EQU 21
Launcher_UART_sof_int__INTC_PRIOR_NUM EQU 7
Launcher_UART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
Launcher_UART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Launcher_UART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Launcher_UART_dp_int
Launcher_UART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Launcher_UART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Launcher_UART_dp_int__INTC_MASK EQU 0x1000
Launcher_UART_dp_int__INTC_NUMBER EQU 12
Launcher_UART_dp_int__INTC_PRIOR_NUM EQU 7
Launcher_UART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
Launcher_UART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Launcher_UART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Target_UART_IntClock
Target_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Target_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Target_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Target_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Target_UART_IntClock__INDEX EQU 0x01
Target_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Target_UART_IntClock__PM_ACT_MSK EQU 0x02
Target_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Target_UART_IntClock__PM_STBY_MSK EQU 0x02

; CapSense_MeasureCH0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
CapSense_MeasureCH0_UDB_Counter_u0__A0_REG EQU CYREG_B0_UDB14_A0
CapSense_MeasureCH0_UDB_Counter_u0__A1_REG EQU CYREG_B0_UDB14_A1
CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
CapSense_MeasureCH0_UDB_Counter_u0__D0_REG EQU CYREG_B0_UDB14_D0
CapSense_MeasureCH0_UDB_Counter_u0__D1_REG EQU CYREG_B0_UDB14_D1
CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
CapSense_MeasureCH0_UDB_Counter_u0__F0_REG EQU CYREG_B0_UDB14_F0
CapSense_MeasureCH0_UDB_Counter_u0__F1_REG EQU CYREG_B0_UDB14_F1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
CapSense_MeasureCH0_UDB_Window_u0__A0_REG EQU CYREG_B0_UDB10_A0
CapSense_MeasureCH0_UDB_Window_u0__A1_REG EQU CYREG_B0_UDB10_A1
CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
CapSense_MeasureCH0_UDB_Window_u0__D0_REG EQU CYREG_B0_UDB10_D0
CapSense_MeasureCH0_UDB_Window_u0__D1_REG EQU CYREG_B0_UDB10_D1
CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
CapSense_MeasureCH0_UDB_Window_u0__F0_REG EQU CYREG_B0_UDB10_F0
CapSense_MeasureCH0_UDB_Window_u0__F1_REG EQU CYREG_B0_UDB10_F1
CapSense_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
CapSense_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

; Launcher_UART_ep_0
Launcher_UART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Launcher_UART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Launcher_UART_ep_0__INTC_MASK EQU 0x1000000
Launcher_UART_ep_0__INTC_NUMBER EQU 24
Launcher_UART_ep_0__INTC_PRIOR_NUM EQU 7
Launcher_UART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
Launcher_UART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Launcher_UART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Launcher_UART_ep_1
Launcher_UART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Launcher_UART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Launcher_UART_ep_1__INTC_MASK EQU 0x04
Launcher_UART_ep_1__INTC_NUMBER EQU 2
Launcher_UART_ep_1__INTC_PRIOR_NUM EQU 7
Launcher_UART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Launcher_UART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Launcher_UART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Launcher_UART_ep_2
Launcher_UART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Launcher_UART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Launcher_UART_ep_2__INTC_MASK EQU 0x08
Launcher_UART_ep_2__INTC_NUMBER EQU 3
Launcher_UART_ep_2__INTC_PRIOR_NUM EQU 7
Launcher_UART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
Launcher_UART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Launcher_UART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Launcher_UART_ep_3
Launcher_UART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Launcher_UART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Launcher_UART_ep_3__INTC_MASK EQU 0x10
Launcher_UART_ep_3__INTC_NUMBER EQU 4
Launcher_UART_ep_3__INTC_PRIOR_NUM EQU 7
Launcher_UART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
Launcher_UART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Launcher_UART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; CapSense_ClockGen
CapSense_ClockGen_FF_Prescaler__CAP0 EQU CYREG_TMR0_CAP0
CapSense_ClockGen_FF_Prescaler__CAP1 EQU CYREG_TMR0_CAP1
CapSense_ClockGen_FF_Prescaler__CFG0 EQU CYREG_TMR0_CFG0
CapSense_ClockGen_FF_Prescaler__CFG1 EQU CYREG_TMR0_CFG1
CapSense_ClockGen_FF_Prescaler__CFG2 EQU CYREG_TMR0_CFG2
CapSense_ClockGen_FF_Prescaler__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
CapSense_ClockGen_FF_Prescaler__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
CapSense_ClockGen_FF_Prescaler__PER0 EQU CYREG_TMR0_PER0
CapSense_ClockGen_FF_Prescaler__PER1 EQU CYREG_TMR0_PER1
CapSense_ClockGen_FF_Prescaler__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
CapSense_ClockGen_FF_Prescaler__PM_ACT_MSK EQU 0x01
CapSense_ClockGen_FF_Prescaler__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
CapSense_ClockGen_FF_Prescaler__PM_STBY_MSK EQU 0x01
CapSense_ClockGen_FF_Prescaler__RT0 EQU CYREG_TMR0_RT0
CapSense_ClockGen_FF_Prescaler__RT1 EQU CYREG_TMR0_RT1
CapSense_ClockGen_FF_Prescaler__SR0 EQU CYREG_TMR0_SR0
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
CapSense_ClockGen_ScanSpeed__CONTROL_REG EQU CYREG_B0_UDB11_CTL
CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
CapSense_ClockGen_ScanSpeed__COUNT_REG EQU CYREG_B0_UDB11_CTL
CapSense_ClockGen_ScanSpeed__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
CapSense_ClockGen_ScanSpeed__PERIOD_REG EQU CYREG_B0_UDB11_MSK
CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK EQU 0x01
CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS EQU 0
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK EQU 0x02
CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS EQU 1
CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK EQU 0x04
CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS EQU 2
CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK EQU 0x10
CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS EQU 4
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB12_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__MASK EQU 0x17
CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
CapSense_ClockGen_sC16_PRSdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
CapSense_ClockGen_sC16_PRSdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
CapSense_ClockGen_sC16_PRSdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
CapSense_ClockGen_sC16_PRSdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
CapSense_ClockGen_sC16_PRSdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
CapSense_ClockGen_sC16_PRSdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
CapSense_ClockGen_sC16_PRSdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
CapSense_ClockGen_sC16_PRSdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
CapSense_ClockGen_sC16_PRSdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
CapSense_ClockGen_sC16_PRSdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
CapSense_ClockGen_sC16_PRSdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
CapSense_ClockGen_sC16_PRSdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
CapSense_ClockGen_sC16_PRSdp_u1__F1_REG EQU CYREG_B0_UDB13_F1

; CapSense_IntClock
CapSense_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CapSense_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CapSense_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CapSense_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
CapSense_IntClock__INDEX EQU 0x00
CapSense_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CapSense_IntClock__PM_ACT_MSK EQU 0x01
CapSense_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CapSense_IntClock__PM_STBY_MSK EQU 0x01

; Launcher_UART_USB
Launcher_UART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
Launcher_UART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
Launcher_UART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
Launcher_UART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
Launcher_UART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
Launcher_UART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
Launcher_UART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
Launcher_UART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
Launcher_UART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
Launcher_UART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
Launcher_UART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
Launcher_UART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
Launcher_UART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
Launcher_UART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
Launcher_UART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
Launcher_UART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
Launcher_UART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
Launcher_UART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
Launcher_UART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
Launcher_UART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
Launcher_UART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
Launcher_UART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
Launcher_UART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
Launcher_UART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
Launcher_UART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
Launcher_UART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
Launcher_UART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
Launcher_UART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
Launcher_UART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
Launcher_UART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
Launcher_UART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
Launcher_UART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
Launcher_UART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
Launcher_UART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
Launcher_UART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
Launcher_UART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
Launcher_UART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
Launcher_UART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
Launcher_UART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
Launcher_UART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
Launcher_UART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
Launcher_UART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
Launcher_UART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
Launcher_UART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
Launcher_UART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
Launcher_UART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
Launcher_UART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
Launcher_UART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
Launcher_UART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
Launcher_UART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
Launcher_UART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
Launcher_UART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
Launcher_UART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
Launcher_UART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
Launcher_UART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
Launcher_UART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
Launcher_UART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
Launcher_UART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
Launcher_UART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
Launcher_UART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
Launcher_UART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
Launcher_UART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
Launcher_UART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
Launcher_UART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
Launcher_UART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
Launcher_UART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
Launcher_UART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
Launcher_UART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
Launcher_UART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
Launcher_UART_USB__CR0 EQU CYREG_USB_CR0
Launcher_UART_USB__CR1 EQU CYREG_USB_CR1
Launcher_UART_USB__CWA EQU CYREG_USB_CWA
Launcher_UART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
Launcher_UART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
Launcher_UART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
Launcher_UART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
Launcher_UART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
Launcher_UART_USB__EP0_CR EQU CYREG_USB_EP0_CR
Launcher_UART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
Launcher_UART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
Launcher_UART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
Launcher_UART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
Launcher_UART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
Launcher_UART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
Launcher_UART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
Launcher_UART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
Launcher_UART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
Launcher_UART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
Launcher_UART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
Launcher_UART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
Launcher_UART_USB__PM_ACT_MSK EQU 0x01
Launcher_UART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
Launcher_UART_USB__PM_STBY_MSK EQU 0x01
Launcher_UART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
Launcher_UART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
Launcher_UART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
Launcher_UART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
Launcher_UART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
Launcher_UART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
Launcher_UART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
Launcher_UART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
Launcher_UART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
Launcher_UART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
Launcher_UART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
Launcher_UART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
Launcher_UART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
Launcher_UART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
Launcher_UART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
Launcher_UART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
Launcher_UART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
Launcher_UART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
Launcher_UART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
Launcher_UART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
Launcher_UART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
Launcher_UART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
Launcher_UART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
Launcher_UART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
Launcher_UART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
Launcher_UART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
Launcher_UART_USB__SOF0 EQU CYREG_USB_SOF0
Launcher_UART_USB__SOF1 EQU CYREG_USB_SOF1
Launcher_UART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
Launcher_UART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1
Launcher_UART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN

; Target_UART_BUART
Target_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Target_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Target_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
Target_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Target_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Target_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Target_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
Target_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
Target_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
Target_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Target_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Target_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Target_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Target_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Target_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Target_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Target_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Target_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Target_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Target_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Target_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Target_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
Target_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Target_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Target_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Target_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Target_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
Target_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
Target_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
Target_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
Target_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
Target_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
Target_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Target_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
Target_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
Target_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
Target_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
Target_UART_BUART_sRX_RxSts__3__POS EQU 3
Target_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
Target_UART_BUART_sRX_RxSts__4__POS EQU 4
Target_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
Target_UART_BUART_sRX_RxSts__5__POS EQU 5
Target_UART_BUART_sRX_RxSts__MASK EQU 0x38
Target_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB15_MSK
Target_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Target_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB15_ST

; CapSense_CmodCH0
CapSense_CmodCH0__0__MASK EQU 0x10
CapSense_CmodCH0__0__PC EQU CYREG_PRT6_PC4
CapSense_CmodCH0__0__PORT EQU 6
CapSense_CmodCH0__0__SHIFT EQU 4
CapSense_CmodCH0__AG EQU CYREG_PRT6_AG
CapSense_CmodCH0__AMUX EQU CYREG_PRT6_AMUX
CapSense_CmodCH0__BIE EQU CYREG_PRT6_BIE
CapSense_CmodCH0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CapSense_CmodCH0__BYP EQU CYREG_PRT6_BYP
CapSense_CmodCH0__CTL EQU CYREG_PRT6_CTL
CapSense_CmodCH0__Cmod_CH0__MASK EQU 0x10
CapSense_CmodCH0__Cmod_CH0__PC EQU CYREG_PRT6_PC4
CapSense_CmodCH0__Cmod_CH0__PORT EQU 6
CapSense_CmodCH0__Cmod_CH0__SHIFT EQU 4
CapSense_CmodCH0__DM0 EQU CYREG_PRT6_DM0
CapSense_CmodCH0__DM1 EQU CYREG_PRT6_DM1
CapSense_CmodCH0__DM2 EQU CYREG_PRT6_DM2
CapSense_CmodCH0__DR EQU CYREG_PRT6_DR
CapSense_CmodCH0__INP_DIS EQU CYREG_PRT6_INP_DIS
CapSense_CmodCH0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CapSense_CmodCH0__LCD_EN EQU CYREG_PRT6_LCD_EN
CapSense_CmodCH0__MASK EQU 0x10
CapSense_CmodCH0__PORT EQU 6
CapSense_CmodCH0__PRT EQU CYREG_PRT6_PRT
CapSense_CmodCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CapSense_CmodCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CapSense_CmodCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CapSense_CmodCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CapSense_CmodCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CapSense_CmodCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CapSense_CmodCH0__PS EQU CYREG_PRT6_PS
CapSense_CmodCH0__SHIFT EQU 4
CapSense_CmodCH0__SLW EQU CYREG_PRT6_SLW

; CapSense_PortCH0
CapSense_PortCH0__0__MASK EQU 0x40
CapSense_PortCH0__0__PC EQU CYREG_PRT5_PC6
CapSense_PortCH0__0__PORT EQU 5
CapSense_PortCH0__0__SHIFT EQU 6
CapSense_PortCH0__1__MASK EQU 0x20
CapSense_PortCH0__1__PC EQU CYREG_PRT5_PC5
CapSense_PortCH0__1__PORT EQU 5
CapSense_PortCH0__1__SHIFT EQU 5
CapSense_PortCH0__2__MASK EQU 0x01
CapSense_PortCH0__2__PC EQU CYREG_PRT5_PC0
CapSense_PortCH0__2__PORT EQU 5
CapSense_PortCH0__2__SHIFT EQU 0
CapSense_PortCH0__3__MASK EQU 0x02
CapSense_PortCH0__3__PC EQU CYREG_PRT5_PC1
CapSense_PortCH0__3__PORT EQU 5
CapSense_PortCH0__3__SHIFT EQU 1
CapSense_PortCH0__4__MASK EQU 0x04
CapSense_PortCH0__4__PC EQU CYREG_PRT5_PC2
CapSense_PortCH0__4__PORT EQU 5
CapSense_PortCH0__4__SHIFT EQU 2
CapSense_PortCH0__5__MASK EQU 0x08
CapSense_PortCH0__5__PC EQU CYREG_PRT5_PC3
CapSense_PortCH0__5__PORT EQU 5
CapSense_PortCH0__5__SHIFT EQU 3
CapSense_PortCH0__6__MASK EQU 0x10
CapSense_PortCH0__6__PC EQU CYREG_PRT5_PC4
CapSense_PortCH0__6__PORT EQU 5
CapSense_PortCH0__6__SHIFT EQU 4
CapSense_PortCH0__AG EQU CYREG_PRT5_AG
CapSense_PortCH0__AMUX EQU CYREG_PRT5_AMUX
CapSense_PortCH0__BIE EQU CYREG_PRT5_BIE
CapSense_PortCH0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CapSense_PortCH0__BYP EQU CYREG_PRT5_BYP
CapSense_PortCH0__Button0__BTN__MASK EQU 0x40
CapSense_PortCH0__Button0__BTN__PC EQU CYREG_PRT5_PC6
CapSense_PortCH0__Button0__BTN__PORT EQU 5
CapSense_PortCH0__Button0__BTN__SHIFT EQU 6
CapSense_PortCH0__Button1__BTN__MASK EQU 0x20
CapSense_PortCH0__Button1__BTN__PC EQU CYREG_PRT5_PC5
CapSense_PortCH0__Button1__BTN__PORT EQU 5
CapSense_PortCH0__Button1__BTN__SHIFT EQU 5
CapSense_PortCH0__CTL EQU CYREG_PRT5_CTL
CapSense_PortCH0__DM0 EQU CYREG_PRT5_DM0
CapSense_PortCH0__DM1 EQU CYREG_PRT5_DM1
CapSense_PortCH0__DM2 EQU CYREG_PRT5_DM2
CapSense_PortCH0__DR EQU CYREG_PRT5_DR
CapSense_PortCH0__INP_DIS EQU CYREG_PRT5_INP_DIS
CapSense_PortCH0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CapSense_PortCH0__LCD_EN EQU CYREG_PRT5_LCD_EN
CapSense_PortCH0__LinearSlider0_e0__LS__MASK EQU 0x01
CapSense_PortCH0__LinearSlider0_e0__LS__PC EQU CYREG_PRT5_PC0
CapSense_PortCH0__LinearSlider0_e0__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e0__LS__SHIFT EQU 0
CapSense_PortCH0__LinearSlider0_e1__LS__MASK EQU 0x02
CapSense_PortCH0__LinearSlider0_e1__LS__PC EQU CYREG_PRT5_PC1
CapSense_PortCH0__LinearSlider0_e1__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e1__LS__SHIFT EQU 1
CapSense_PortCH0__LinearSlider0_e2__LS__MASK EQU 0x04
CapSense_PortCH0__LinearSlider0_e2__LS__PC EQU CYREG_PRT5_PC2
CapSense_PortCH0__LinearSlider0_e2__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e2__LS__SHIFT EQU 2
CapSense_PortCH0__LinearSlider0_e3__LS__MASK EQU 0x08
CapSense_PortCH0__LinearSlider0_e3__LS__PC EQU CYREG_PRT5_PC3
CapSense_PortCH0__LinearSlider0_e3__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e3__LS__SHIFT EQU 3
CapSense_PortCH0__LinearSlider0_e4__LS__MASK EQU 0x10
CapSense_PortCH0__LinearSlider0_e4__LS__PC EQU CYREG_PRT5_PC4
CapSense_PortCH0__LinearSlider0_e4__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e4__LS__SHIFT EQU 4
CapSense_PortCH0__PORT EQU 5
CapSense_PortCH0__PRT EQU CYREG_PRT5_PRT
CapSense_PortCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CapSense_PortCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CapSense_PortCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CapSense_PortCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CapSense_PortCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CapSense_PortCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CapSense_PortCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CapSense_PortCH0__PS EQU CYREG_PRT5_PS
CapSense_PortCH0__SLW EQU CYREG_PRT5_SLW

; Launcher_UART_Dm
Launcher_UART_Dm__0__MASK EQU 0x80
Launcher_UART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
Launcher_UART_Dm__0__PORT EQU 15
Launcher_UART_Dm__0__SHIFT EQU 7
Launcher_UART_Dm__AG EQU CYREG_PRT15_AG
Launcher_UART_Dm__AMUX EQU CYREG_PRT15_AMUX
Launcher_UART_Dm__BIE EQU CYREG_PRT15_BIE
Launcher_UART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Launcher_UART_Dm__BYP EQU CYREG_PRT15_BYP
Launcher_UART_Dm__CTL EQU CYREG_PRT15_CTL
Launcher_UART_Dm__DM0 EQU CYREG_PRT15_DM0
Launcher_UART_Dm__DM1 EQU CYREG_PRT15_DM1
Launcher_UART_Dm__DM2 EQU CYREG_PRT15_DM2
Launcher_UART_Dm__DR EQU CYREG_PRT15_DR
Launcher_UART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
Launcher_UART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Launcher_UART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
Launcher_UART_Dm__MASK EQU 0x80
Launcher_UART_Dm__PORT EQU 15
Launcher_UART_Dm__PRT EQU CYREG_PRT15_PRT
Launcher_UART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Launcher_UART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Launcher_UART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Launcher_UART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Launcher_UART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Launcher_UART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Launcher_UART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Launcher_UART_Dm__PS EQU CYREG_PRT15_PS
Launcher_UART_Dm__SHIFT EQU 7
Launcher_UART_Dm__SLW EQU CYREG_PRT15_SLW

; Launcher_UART_Dp
Launcher_UART_Dp__0__MASK EQU 0x40
Launcher_UART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
Launcher_UART_Dp__0__PORT EQU 15
Launcher_UART_Dp__0__SHIFT EQU 6
Launcher_UART_Dp__AG EQU CYREG_PRT15_AG
Launcher_UART_Dp__AMUX EQU CYREG_PRT15_AMUX
Launcher_UART_Dp__BIE EQU CYREG_PRT15_BIE
Launcher_UART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Launcher_UART_Dp__BYP EQU CYREG_PRT15_BYP
Launcher_UART_Dp__CTL EQU CYREG_PRT15_CTL
Launcher_UART_Dp__DM0 EQU CYREG_PRT15_DM0
Launcher_UART_Dp__DM1 EQU CYREG_PRT15_DM1
Launcher_UART_Dp__DM2 EQU CYREG_PRT15_DM2
Launcher_UART_Dp__DR EQU CYREG_PRT15_DR
Launcher_UART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
Launcher_UART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
Launcher_UART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Launcher_UART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
Launcher_UART_Dp__MASK EQU 0x40
Launcher_UART_Dp__PORT EQU 15
Launcher_UART_Dp__PRT EQU CYREG_PRT15_PRT
Launcher_UART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Launcher_UART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Launcher_UART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Launcher_UART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Launcher_UART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Launcher_UART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Launcher_UART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Launcher_UART_Dp__PS EQU CYREG_PRT15_PS
Launcher_UART_Dp__SHIFT EQU 6
Launcher_UART_Dp__SLW EQU CYREG_PRT15_SLW
Launcher_UART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; CapSense_BufCH0
CapSense_BufCH0__CFG0 EQU CYREG_CAPSL_CFG0
CapSense_BufCH0__CFG1 EQU CYREG_CAPSL_CFG1
CapSense_BufCH0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
CapSense_BufCH0__PM_ACT_MSK EQU 0x10
CapSense_BufCH0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
CapSense_BufCH0__PM_STBY_MSK EQU 0x10

; CapSense_IsrCH0
CapSense_IsrCH0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CapSense_IsrCH0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CapSense_IsrCH0__INTC_MASK EQU 0x02
CapSense_IsrCH0__INTC_NUMBER EQU 1
CapSense_IsrCH0__INTC_PRIOR_NUM EQU 7
CapSense_IsrCH0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
CapSense_IsrCH0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CapSense_IsrCH0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Target_Control
Target_Control__0__MASK EQU 0x10
Target_Control__0__PC EQU CYREG_PRT12_PC4
Target_Control__0__PORT EQU 12
Target_Control__0__SHIFT EQU 4
Target_Control__AG EQU CYREG_PRT12_AG
Target_Control__BIE EQU CYREG_PRT12_BIE
Target_Control__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Target_Control__BYP EQU CYREG_PRT12_BYP
Target_Control__DM0 EQU CYREG_PRT12_DM0
Target_Control__DM1 EQU CYREG_PRT12_DM1
Target_Control__DM2 EQU CYREG_PRT12_DM2
Target_Control__DR EQU CYREG_PRT12_DR
Target_Control__INP_DIS EQU CYREG_PRT12_INP_DIS
Target_Control__MASK EQU 0x10
Target_Control__PORT EQU 12
Target_Control__PRT EQU CYREG_PRT12_PRT
Target_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Target_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Target_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Target_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Target_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Target_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Target_Control__PS EQU CYREG_PRT12_PS
Target_Control__SHIFT EQU 4
Target_Control__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Target_Control__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Target_Control__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Target_Control__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Target_Control__SLW EQU CYREG_PRT12_SLW

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; RX_INT
RX_INT__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RX_INT__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RX_INT__INTC_MASK EQU 0x01
RX_INT__INTC_NUMBER EQU 0
RX_INT__INTC_PRIOR_NUM EQU 7
RX_INT__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
RX_INT__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RX_INT__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; RX
RX__0__MASK EQU 0x01
RX__0__PC EQU CYREG_PRT6_PC0
RX__0__PORT EQU 6
RX__0__SHIFT EQU 0
RX__AG EQU CYREG_PRT6_AG
RX__AMUX EQU CYREG_PRT6_AMUX
RX__BIE EQU CYREG_PRT6_BIE
RX__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RX__BYP EQU CYREG_PRT6_BYP
RX__CTL EQU CYREG_PRT6_CTL
RX__DM0 EQU CYREG_PRT6_DM0
RX__DM1 EQU CYREG_PRT6_DM1
RX__DM2 EQU CYREG_PRT6_DM2
RX__DR EQU CYREG_PRT6_DR
RX__INP_DIS EQU CYREG_PRT6_INP_DIS
RX__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RX__LCD_EN EQU CYREG_PRT6_LCD_EN
RX__MASK EQU 0x01
RX__PORT EQU 6
RX__PRT EQU CYREG_PRT6_PRT
RX__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RX__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RX__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RX__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RX__PS EQU CYREG_PRT6_PS
RX__SHIFT EQU 0
RX__SLW EQU CYREG_PRT6_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC5LP
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
