{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582675450795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582675450796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 01:04:10 2020 " "Processing started: Wed Feb 26 01:04:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582675450796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582675450796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zad4 -c zad4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off zad4 -c zad4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582675450796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582675450967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582675450968 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PWMs.v(43) " "Verilog HDL information at PWMs.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "../../My_IP/PWMs.v" "" { Text "/home/maciej/Pulpit/FPGA/My_IP/PWMs.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1582675455516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/maciej/Pulpit/FPGA/My_IP/PWMs.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/maciej/Pulpit/FPGA/My_IP/PWMs.v" { { "Info" "ISGN_ENTITY_NAME" "1 _PWM_SAW " "Found entity 1: _PWM_SAW" {  } { { "../../My_IP/PWMs.v" "" { Text "/home/maciej/Pulpit/FPGA/My_IP/PWMs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582675455518 ""} { "Info" "ISGN_ENTITY_NAME" "2 _PWM_UP_and_DOWN " "Found entity 2: _PWM_UP_and_DOWN" {  } { { "../../My_IP/PWMs.v" "" { Text "/home/maciej/Pulpit/FPGA/My_IP/PWMs.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582675455518 ""} { "Info" "ISGN_ENTITY_NAME" "3 _edge_detector " "Found entity 3: _edge_detector" {  } { { "../../My_IP/PWMs.v" "" { Text "/home/maciej/Pulpit/FPGA/My_IP/PWMs.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582675455518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582675455518 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist zad4.v(26) " "Verilog HDL Declaration warning at zad4.v(26): \"dist\" is SystemVerilog-2005 keyword" {  } { { "zad4.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/zad4.v" 26 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1582675455518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zad4.v 1 1 " "Found 1 design units, including 1 entities, in source file zad4.v" { { "Info" "ISGN_ENTITY_NAME" "1 zad4 " "Found entity 1: zad4" {  } { { "zad4.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/zad4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582675455518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582675455518 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(13) " "Verilog HDL information at counter.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/counter.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1582675455518 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(56) " "Verilog HDL information at counter.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/counter.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1582675455518 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "_edge_detector counter.v(54) " "Verilog HDL error at counter.v(54): module \"_edge_detector\" cannot be declared more than once" {  } { { "counter.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/counter.v" 54 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1582675455519 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "_edge_detector PWMs.v(41) " "HDL info at PWMs.v(41): see declaration for object \"_edge_detector\"" {  } { { "../../My_IP/PWMs.v" "" { Text "/home/maciej/Pulpit/FPGA/My_IP/PWMs.v" 41 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582675455519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 0 0 " "Found 0 design units, including 0 entities, in source file counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582675455519 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/maciej/Pulpit/FPGA/l4/zad4/zad4.map.smsg " "Generated suppressed messages file /home/maciej/Pulpit/FPGA/l4/zad4/zad4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582675455526 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "913 " "Peak virtual memory: 913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582675455550 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 26 01:04:15 2020 " "Processing ended: Wed Feb 26 01:04:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582675455550 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582675455550 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582675455550 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582675455550 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582675455642 ""}
