<def f='llvm/llvm/lib/Target/Hexagon/BitTracker.h' l='140' ll='147'/>
<size>8</size>
<doc f='llvm/llvm/lib/Target/Hexagon/BitTracker.h' l='138'>// Abstraction of a register reference in MachineOperand.  It contains the
// register number and the subregister index.</doc>
<fun r='_ZN4llvm10BitTracker11RegisterRefC1Ejj'/>
<fun r='_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE'/>
<mbr r='llvm::BitTracker::RegisterRef::Reg' o='0' t='unsigned int'/>
<mbr r='llvm::BitTracker::RegisterRef::Sub' o='32' t='unsigned int'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='1751' c='(anonymousnamespace)::BitSimplification::RegHalf'/>
