### Software

[eugene-tarassov/vivado-risc-v: Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro](https://github.com/eugene-tarassov/vivado-risc-v)

[Joeyh021/riscv-pio](https://github.com/Joeyh021/riscv-pio)

[Vivado-Risk-V Setup](https://callum-stew.vercel.app/vivado-risk-v_setup)

### Papers

[Matrix Multiplication Accelerator](https://people.ece.cornell.edu/land/courses/ece5760/FinalProjects/f2020/bjd86_lgp36/bjd86_lgp36/index.html)

[Implementation of a RISC-V Processor with Hardware Accelerator](https://odr.chalmers.se/server/api/core/bitstreams/8a3fa1e8-9dd1-4e4c-a598-6d4967d381bd/content)

[Tiny Matrix Extension using RISC-V Custom Instructions | Luffca](https://www.luffca.com/2022/09/tiny-matrix-extension/)

[Matrix Multiplication based on the RISC-V Vector Extension | Luffca](https://www.luffca.com/2022/08/matrix-multiplication-riscv-vector/)

[The Rocket Chip Generator | EECS at UC Berkeley](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.html)

https://static.aminer.org/pdf/PDF/000/267/954/further_schemes_for_combining_matrix_algorithms.pdf

https://www.maths.ed.ac.uk/sites/default/files/atoms/files/stothers.pdf

https://arxiv.org/pdf/2010.05846.pdf

https://warwick.ac.uk/fac/sci/dcs/teaching/material-archive/cs341/matrixmult09.pdf

[Discovering faster matrix multiplication algorithms with reinforcement learning | Nature](https://www.nature.com/articles/s41586-022-05172-4)

### Other info

[Matrix (mathematics) - Wikipedia](https://en.wikipedia.org/wiki/Matrix_(mathematics)#Addition,_scalar_multiplication,_and_transposition)

[CPU DB - Looking At 40 Years of Processor Improvements | A complete database of processors for researchers and hobbyists alike.](http://cpudb.stanford.edu/visualize/clock_frequency)

[File:MatrixMultComplexity svg.svg - Wikipedia](https://en.wikipedia.org/wiki/File:MatrixMultComplexity_svg.svg)

## AXI

[Custom IP block](https://www.fpgadeveloper.com/2014/08/creating-a-custom-ip-block-in-vivado.html/)

[Newer Custom IP block with AXI-Stream](https://www.fpgadeveloper.com/2017/11/creating-a-custom-axi-streaming-ip-in-vivado.html/)

[Custom ip zybo](https://digilent.com/reference/learn/programmable-logic/tutorials/zybo-creating-custom-ip-cores/start?s[]=axi)

[embedded systems guide](https://www.realdigital.org/course/embeddedsystem)