
*** Running vivado
    with args -log top_systolic_sort.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_systolic_sort.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_systolic_sort.tcl -notrace
Command: synth_design -top top_systolic_sort -part xcu200-fsgd2104-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19784
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1994.809 ; gain = 344.895
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_systolic_sort' [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:4]
INFO: [Synth 8-6157] synthesizing module 'systolic_ip' [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/systolic_ip.sv:4]
	Parameter DATA_NUM bound to: 20000 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/systolic_ip.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'systolic_ip' (1#1) [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/systolic_ip.sv:4]
INFO: [Synth 8-6157] synthesizing module 'systolic_ip__parameterized0' [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/systolic_ip.sv:4]
	Parameter DATA_NUM bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/systolic_ip.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'systolic_ip__parameterized0' (1#1) [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/systolic_ip.sv:4]
WARNING: [Synth 8-689] width (1) of port connection 'left_out' does not match port width (16) of module 'systolic_ip__parameterized0' [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:34]
WARNING: [Synth 8-689] width (1) of port connection 'right_out' does not match port width (16) of module 'systolic_ip__parameterized0' [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:34]
WARNING: [Synth 8-3848] Net right_in in module/entity top_systolic_sort does not have driver. [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:34]
WARNING: [Synth 8-3848] Net data_in_rEN in module/entity top_systolic_sort does not have driver. [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:34]
WARNING: [Synth 8-3848] Net left_in in module/entity top_systolic_sort does not have driver. [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:34]
WARNING: [Synth 8-3848] Net data_in_lEN in module/entity top_systolic_sort does not have driver. [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'top_systolic_sort' (2#1) [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 2301.746 ; gain = 651.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 2301.746 ; gain = 651.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 2301.746 ; gain = 651.832
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 4954.246 ; gain = 250.312
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/constrs_1/new/sortcons.xdc]
Finished Parsing XDC File [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/constrs_1/new/sortcons.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.381 . Memory (MB): peak = 7347.910 ; gain = 0.512
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_xdc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 7801.195 ; gain = 453.285
Constraint Validation Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 7801.195 ; gain = 453.285
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:20 ; elapsed = 00:06:06 . Memory (MB): peak = 7813.883 ; gain = 6163.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu200-fsgd2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:20 ; elapsed = 00:06:06 . Memory (MB): peak = 7813.883 ; gain = 6163.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:20 ; elapsed = 00:06:06 . Memory (MB): peak = 7813.883 ; gain = 6163.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:35 ; elapsed = 00:06:27 . Memory (MB): peak = 7813.883 ; gain = 6163.969
---------------------------------------------------------------------------------

*** Running vivado
    with args -log top_systolic_sort.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_systolic_sort.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_systolic_sort.tcl -notrace
Command: synth_design -top top_systolic_sort -part xcu200-fsgd2104-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1532
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.148 ; gain = 344.453
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_systolic_sort' [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:4]
INFO: [Synth 8-6157] synthesizing module 'systolic_ip' [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/systolic_ip.sv:4]
	Parameter DATA_NUM bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/systolic_ip.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'systolic_ip' (1#1) [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/systolic_ip.sv:4]
WARNING: [Synth 8-7071] port 'tag_right_out' of module 'systolic_ip' is unconnected for instance 'SU' [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:42]
WARNING: [Synth 8-7071] port 'tag_left_out' of module 'systolic_ip' is unconnected for instance 'SU' [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:42]
WARNING: [Synth 8-7023] instance 'SU' of module 'systolic_ip' has 10 connections declared, but only 8 given [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:42]
WARNING: [Synth 8-7071] port 'tag_right_out' of module 'systolic_ip' is unconnected for instance 'SU' [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:57]
WARNING: [Synth 8-7071] port 'tag_left_out' of module 'systolic_ip' is unconnected for instance 'SU' [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:57]
WARNING: [Synth 8-7023] instance 'SU' of module 'systolic_ip' has 10 connections declared, but only 8 given [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:57]
INFO: [Synth 8-6157] synthesizing module 'systolic_ip__parameterized0' [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/systolic_ip.sv:4]
	Parameter DATA_NUM bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/systolic_ip.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'systolic_ip__parameterized0' (1#1) [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/systolic_ip.sv:4]
WARNING: [Synth 8-689] width (1) of port connection 'left_out' does not match port width (16) of module 'systolic_ip__parameterized0' [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:34]
WARNING: [Synth 8-7071] port 'right_out' of module 'systolic_ip' is unconnected for instance 'ins_sort' [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:33]
WARNING: [Synth 8-7071] port 'tag_left_out' of module 'systolic_ip' is unconnected for instance 'ins_sort' [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:33]
WARNING: [Synth 8-7023] instance 'ins_sort' of module 'systolic_ip' has 10 connections declared, but only 8 given [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:33]
WARNING: [Synth 8-3848] Net right_in in module/entity top_systolic_sort does not have driver. [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:34]
WARNING: [Synth 8-3848] Net data_in_rEN in module/entity top_systolic_sort does not have driver. [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:34]
WARNING: [Synth 8-3848] Net data_in_lEN in module/entity top_systolic_sort does not have driver. [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:34]
WARNING: [Synth 8-3848] Net right_out in module/entity top_systolic_sort does not have driver. [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'top_systolic_sort' (2#1) [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/sources_1/new/top_systolic_sort.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2049.781 ; gain = 400.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2067.664 ; gain = 417.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2067.664 ; gain = 417.969
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2067.664 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/constrs_1/new/sortcons.xdc]
Finished Parsing XDC File [C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.srcs/constrs_1/new/sortcons.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2204.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2204.227 ; gain = 554.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu200-fsgd2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2204.227 ; gain = 554.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2204.227 ; gain = 554.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2204.227 ; gain = 554.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 24    
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2204.227 ; gain = 554.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2545.867 ; gain = 896.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2573.977 ; gain = 924.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2575.684 ; gain = 925.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2580.434 ; gain = 930.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2580.434 ; gain = 930.738
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2580.434 ; gain = 930.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2580.434 ; gain = 930.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2580.434 ; gain = 930.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2580.434 ; gain = 930.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    34|
|3     |LUT1   |     4|
|4     |LUT2   |     5|
|5     |LUT3   |    57|
|6     |LUT4   |    66|
|7     |LUT5   |   128|
|8     |MUXF7  |    64|
|9     |FDRE   |   234|
|10    |FDSE   |     3|
|11    |IBUF   |    36|
|12    |OBUF   |    34|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2580.434 ; gain = 930.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 2580.434 ; gain = 794.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2580.434 ; gain = 930.738
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2592.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2654.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 36 instances

Synth Design complete, checksum: a697628c
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 2654.645 ; gain = 1243.082
INFO: [Common 17-1381] The checkpoint 'C:/Users/gaote/Desktop/systolic_sort_localmode/systolic_sort_localmode.runs/synth_1/top_systolic_sort.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_systolic_sort_utilization_synth.rpt -pb top_systolic_sort_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 13 11:16:53 2023...
