INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'a01me' on host 'desktop-g7ja666' (Windows NT_amd64 version 6.2) on Thu Apr 25 18:04:01 -0400 2024
INFO: [HLS 200-10] In directory 'C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Testing/FT_Vitis'
Sourcing Tcl script 'C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Testing/FT_Vitis/equalizer/solution11/export.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Testing/FT_Vitis/equalizer/solution11/export.tcl
INFO: [HLS 200-1510] Running: open_project equalizer 
INFO: [HLS 200-10] Opening project 'C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Testing/FT_Vitis/equalizer'.
INFO: [HLS 200-1510] Running: set_top equalizer 
INFO: [HLS 200-1510] Running: add_files equalizer.cpp 
INFO: [HLS 200-10] Adding design file 'equalizer.cpp' to the project
INFO: [HLS 200-1510] Running: add_files equalizer.h 
INFO: [HLS 200-10] Adding design file 'equalizer.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb equalizer_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'equalizer_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution11 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Testing/FT_Vitis/equalizer/solution11'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./equalizer/solution11/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1677.379 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'equalizer_fadd_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'equalizer_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'equalizer_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 18:04:38 2024...
INFO: [HLS 200-802] Generated output file equalizer/solution11/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 31.127 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 2 seconds. Total elapsed time: 37.62 seconds; peak allocated memory: 1.663 GB.
