Analysis & Synthesis Status : Successful - Thu Oct 26 17:15:06 2017
Quartus II 64-Bit Version : 13.0.0 Build 156 04/24/2013 SJ Web Edition
Revision Name : UART_Receiver
Top-level Entity Name : Block1
Family : MAX V
Total logic elements : 183
Total pins : 14
Total virtual pins : 0
UFM blocks : 0 / 1 ( 0 % )
