/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire celloutsig_0_0z;
  wire [21:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_29z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [17:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = ~(celloutsig_0_33z & celloutsig_0_11z[5]);
  assign celloutsig_1_5z = ~(celloutsig_1_3z & celloutsig_1_2z[0]);
  assign celloutsig_1_7z = ~(in_data[179] & celloutsig_1_2z[1]);
  assign celloutsig_0_31z = ~(celloutsig_0_4z & celloutsig_0_29z[1]);
  assign celloutsig_0_0z = ~((in_data[1] | in_data[30]) & in_data[42]);
  assign celloutsig_1_6z = celloutsig_1_2z[0] | ~(celloutsig_1_4z);
  assign celloutsig_1_19z = celloutsig_1_5z | ~(celloutsig_1_13z[9]);
  assign celloutsig_0_2z = { in_data[50:37], celloutsig_0_0z } + { _00_[4:0], _00_, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_35z = { celloutsig_0_7z[5:0], celloutsig_0_31z } + _00_;
  assign celloutsig_1_0z = in_data[190:175] + in_data[180:165];
  assign celloutsig_0_6z = { celloutsig_0_2z[13:1], celloutsig_0_3z, celloutsig_0_4z } + { _00_, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_7z = celloutsig_0_2z[10:1] + celloutsig_0_2z[9:0];
  assign celloutsig_0_9z = celloutsig_0_5z[5:3] + celloutsig_0_5z[2:0];
  assign celloutsig_0_10z = { _00_, celloutsig_0_2z } + { celloutsig_0_6z[8:0], celloutsig_0_8z, _00_, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_18z = celloutsig_0_5z + { celloutsig_0_13z[9:1], celloutsig_0_0z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 7'h00;
    else _00_ <= { in_data[40:37], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_0z[3:1], celloutsig_1_2z } & { celloutsig_1_2z[0], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_33z = ! celloutsig_0_18z[8:2];
  assign celloutsig_1_4z = ! celloutsig_1_2z[2:0];
  assign celloutsig_1_8z = ! { in_data[153:136], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_9z = ! { in_data[145:142], celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_4z = ! { celloutsig_0_2z[11:2], _00_, _00_, celloutsig_0_3z };
  assign celloutsig_0_8z = ! in_data[44:31];
  assign celloutsig_1_3z = celloutsig_1_0z[11:4] || in_data[119:112];
  assign celloutsig_0_12z = celloutsig_0_2z[13:5] || celloutsig_0_5z[8:0];
  assign celloutsig_0_3z = celloutsig_0_2z[5:2] * celloutsig_0_2z[9:6];
  assign celloutsig_1_18z = celloutsig_1_13z[7:4] != { in_data[104:102], celloutsig_1_3z };
  assign celloutsig_1_2z = ~ { celloutsig_1_0z[10:8], celloutsig_1_1z };
  assign celloutsig_1_10z = | in_data[163:156];
  assign celloutsig_0_20z = | celloutsig_0_2z[8:3];
  assign celloutsig_1_1z = in_data[188] & in_data[128];
  assign celloutsig_0_13z = { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z } >> { celloutsig_0_5z[8:4], celloutsig_0_8z, _00_ };
  assign celloutsig_0_5z = { celloutsig_0_3z[2:0], _00_ } >> { celloutsig_0_2z[14:7], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_26z = celloutsig_0_6z[11:3] <<< celloutsig_0_2z[10:2];
  assign celloutsig_0_11z = celloutsig_0_10z[11:2] >>> celloutsig_0_10z[9:0];
  assign celloutsig_1_13z = { in_data[149:139], celloutsig_1_10z } - { celloutsig_1_11z[5:1], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_0_29z = { celloutsig_0_26z[7:5], celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_12z } - celloutsig_0_7z[5:0];
  assign celloutsig_0_15z = ~((in_data[22] & celloutsig_0_8z) | (celloutsig_0_3z[1] & in_data[52]));
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
