#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Mar  9 14:12:57 2024
# Process ID: 32900
# Current directory: C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.runs/design_1_watch_top_0_2_synth_1
# Command line: vivado.exe -log design_1_watch_top_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_watch_top_0_2.tcl
# Log file: C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.runs/design_1_watch_top_0_2_synth_1/design_1_watch_top_0_2.vds
# Journal file: C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.runs/design_1_watch_top_0_2_synth_1\vivado.jou
# Running On: DESKTOP-21LHLN4, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 16542 MB
#-----------------------------------------------------------
source design_1_watch_top_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_watch_top_0_2 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23212
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1390.117 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_watch_top_0_2' [c:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.gen/sources_1/bd/design_1/ip/design_1_watch_top_0_2/synth/design_1_watch_top_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'watch_top' [c:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.gen/sources_1/bd/design_1/ipshared/38ed/watch_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'AXI4_Lite_IP_v1_0' [c:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.gen/sources_1/bd/design_1/ipshared/38ed/AXI4_Lite_IP_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'AXI4_Lite_IP_v1_0_S00_AXI' [c:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.gen/sources_1/bd/design_1/ipshared/38ed/AXI4_Lite_IP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [c:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.gen/sources_1/bd/design_1/ipshared/38ed/AXI4_Lite_IP_v1_0_S00_AXI.v:383]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_Lite_IP_v1_0_S00_AXI' (0#1) [c:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.gen/sources_1/bd/design_1/ipshared/38ed/AXI4_Lite_IP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_Lite_IP_v1_0' (0#1) [c:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.gen/sources_1/bd/design_1/ipshared/38ed/AXI4_Lite_IP_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'watch_op' [c:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.gen/sources_1/bd/design_1/ipshared/38ed/watch_op.v:2]
INFO: [Synth 8-6157] synthesizing module 'sec_generator' [c:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.gen/sources_1/bd/design_1/ipshared/38ed/sec_generator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'sec_generator' (0#1) [c:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.gen/sources_1/bd/design_1/ipshared/38ed/sec_generator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'watch_op' (0#1) [c:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.gen/sources_1/bd/design_1/ipshared/38ed/watch_op.v:2]
INFO: [Synth 8-6155] done synthesizing module 'watch_top' (0#1) [c:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.gen/sources_1/bd/design_1/ipshared/38ed/watch_top.v:2]
INFO: [Synth 8-6155] done synthesizing module 'design_1_watch_top_0_2' (0#1) [c:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.gen/sources_1/bd/design_1/ip/design_1_watch_top_0_2/synth/design_1_watch_top_0_2.v:53]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module AXI4_Lite_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module AXI4_Lite_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module AXI4_Lite_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module AXI4_Lite_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module AXI4_Lite_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module AXI4_Lite_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module watch_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module watch_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module watch_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module watch_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1390.117 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1390.117 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1390.117 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1390.117 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1443.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1443.258 ; gain = 0.012
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1443.258 ; gain = 53.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1443.258 ; gain = 53.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1443.258 ; gain = 53.141
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'watch_op'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_RUN |                               01 |                               01
                 S_PASUE |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'watch_op'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1443.258 ; gain = 53.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	               31 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 3     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 23    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port sw[2] in module design_1_watch_top_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module design_1_watch_top_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module design_1_watch_top_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module design_1_watch_top_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_watch_top_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_watch_top_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_watch_top_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_watch_top_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_watch_top_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_watch_top_0_2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1443.258 ; gain = 53.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1443.258 ; gain = 53.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1443.258 ; gain = 53.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1443.258 ; gain = 53.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1443.258 ; gain = 53.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1443.258 ; gain = 53.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1443.258 ; gain = 53.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1443.258 ; gain = 53.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1443.258 ; gain = 53.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1443.258 ; gain = 53.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    19|
|2     |LUT1   |    31|
|3     |LUT2   |     6|
|4     |LUT3   |    60|
|5     |LUT4   |    66|
|6     |LUT5   |    19|
|7     |LUT6   |    28|
|8     |FDCE   |    83|
|9     |FDRE   |   135|
|10    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1443.258 ; gain = 53.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.258 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1443.258 ; gain = 53.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1443.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1443.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4eb1526b
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1443.258 ; gain = 53.141
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.runs/design_1_watch_top_0_2_synth_1/design_1_watch_top_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_watch_top_0_2, cache-ID = b7cdb4e80a33937e
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/FPGA_watch.runs/design_1_watch_top_0_2_synth_1/design_1_watch_top_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_watch_top_0_2_utilization_synth.rpt -pb design_1_watch_top_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar  9 14:13:31 2024...
