    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; TM
TM__0__DM__MASK EQU 0x38
TM__0__DM__SHIFT EQU 3
TM__0__DR EQU CYREG_PRT2_DR
TM__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
TM__0__HSIOM_MASK EQU 0x000000F0
TM__0__HSIOM_SHIFT EQU 4
TM__0__INTCFG EQU CYREG_PRT2_INTCFG
TM__0__INTSTAT EQU CYREG_PRT2_INTSTAT
TM__0__MASK EQU 0x02
TM__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TM__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TM__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TM__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TM__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TM__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TM__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TM__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TM__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TM__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TM__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TM__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TM__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TM__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TM__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TM__0__PC EQU CYREG_PRT2_PC
TM__0__PC2 EQU CYREG_PRT2_PC2
TM__0__PORT EQU 2
TM__0__PS EQU CYREG_PRT2_PS
TM__0__SHIFT EQU 1
TM__DR EQU CYREG_PRT2_DR
TM__INTCFG EQU CYREG_PRT2_INTCFG
TM__INTSTAT EQU CYREG_PRT2_INTSTAT
TM__MASK EQU 0x02
TM__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TM__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TM__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TM__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TM__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TM__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TM__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TM__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TM__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TM__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TM__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TM__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TM__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TM__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TM__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TM__PC EQU CYREG_PRT2_PC
TM__PC2 EQU CYREG_PRT2_PC2
TM__PORT EQU 2
TM__PS EQU CYREG_PRT2_PS
TM__SHIFT EQU 1

; BAT
BAT__0__DM__MASK EQU 0x7000
BAT__0__DM__SHIFT EQU 12
BAT__0__DR EQU CYREG_PRT2_DR
BAT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
BAT__0__HSIOM_MASK EQU 0x000F0000
BAT__0__HSIOM_SHIFT EQU 16
BAT__0__INTCFG EQU CYREG_PRT2_INTCFG
BAT__0__INTSTAT EQU CYREG_PRT2_INTSTAT
BAT__0__MASK EQU 0x10
BAT__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
BAT__0__OUT_SEL_SHIFT EQU 8
BAT__0__OUT_SEL_VAL EQU 2
BAT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BAT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BAT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BAT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BAT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BAT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BAT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BAT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BAT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BAT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BAT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BAT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BAT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BAT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BAT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BAT__0__PC EQU CYREG_PRT2_PC
BAT__0__PC2 EQU CYREG_PRT2_PC2
BAT__0__PORT EQU 2
BAT__0__PS EQU CYREG_PRT2_PS
BAT__0__SHIFT EQU 4
BAT__DR EQU CYREG_PRT2_DR
BAT__INTCFG EQU CYREG_PRT2_INTCFG
BAT__INTSTAT EQU CYREG_PRT2_INTSTAT
BAT__MASK EQU 0x10
BAT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BAT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BAT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BAT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BAT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BAT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BAT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BAT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BAT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BAT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BAT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BAT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BAT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BAT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BAT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BAT__PC EQU CYREG_PRT2_PC
BAT__PC2 EQU CYREG_PRT2_PC2
BAT__PORT EQU 2
BAT__PS EQU CYREG_PRT2_PS
BAT__SHIFT EQU 4

; INH
INH__0__DM__MASK EQU 0x07
INH__0__DM__SHIFT EQU 0
INH__0__DR EQU CYREG_PRT0_DR
INH__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
INH__0__HSIOM_MASK EQU 0x0000000F
INH__0__HSIOM_SHIFT EQU 0
INH__0__INTCFG EQU CYREG_PRT0_INTCFG
INH__0__INTSTAT EQU CYREG_PRT0_INTSTAT
INH__0__MASK EQU 0x01
INH__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
INH__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
INH__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
INH__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
INH__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
INH__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
INH__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
INH__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
INH__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
INH__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
INH__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
INH__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
INH__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
INH__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
INH__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
INH__0__PC EQU CYREG_PRT0_PC
INH__0__PC2 EQU CYREG_PRT0_PC2
INH__0__PORT EQU 0
INH__0__PS EQU CYREG_PRT0_PS
INH__0__SHIFT EQU 0
INH__DR EQU CYREG_PRT0_DR
INH__INTCFG EQU CYREG_PRT0_INTCFG
INH__INTSTAT EQU CYREG_PRT0_INTSTAT
INH__MASK EQU 0x01
INH__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
INH__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
INH__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
INH__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
INH__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
INH__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
INH__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
INH__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
INH__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
INH__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
INH__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
INH__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
INH__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
INH__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
INH__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
INH__PC EQU CYREG_PRT0_PC
INH__PC2 EQU CYREG_PRT0_PC2
INH__PORT EQU 0
INH__PS EQU CYREG_PRT0_PS
INH__SHIFT EQU 0

; V_DD
V_DD__0__DM__MASK EQU 0x38
V_DD__0__DM__SHIFT EQU 3
V_DD__0__DR EQU CYREG_PRT0_DR
V_DD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
V_DD__0__HSIOM_MASK EQU 0x000000F0
V_DD__0__HSIOM_SHIFT EQU 4
V_DD__0__INTCFG EQU CYREG_PRT0_INTCFG
V_DD__0__INTSTAT EQU CYREG_PRT0_INTSTAT
V_DD__0__MASK EQU 0x02
V_DD__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
V_DD__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
V_DD__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
V_DD__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
V_DD__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
V_DD__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
V_DD__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
V_DD__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
V_DD__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
V_DD__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
V_DD__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
V_DD__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
V_DD__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
V_DD__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
V_DD__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
V_DD__0__PC EQU CYREG_PRT0_PC
V_DD__0__PC2 EQU CYREG_PRT0_PC2
V_DD__0__PORT EQU 0
V_DD__0__PS EQU CYREG_PRT0_PS
V_DD__0__SHIFT EQU 1
V_DD__DR EQU CYREG_PRT0_DR
V_DD__INTCFG EQU CYREG_PRT0_INTCFG
V_DD__INTSTAT EQU CYREG_PRT0_INTSTAT
V_DD__MASK EQU 0x02
V_DD__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
V_DD__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
V_DD__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
V_DD__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
V_DD__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
V_DD__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
V_DD__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
V_DD__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
V_DD__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
V_DD__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
V_DD__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
V_DD__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
V_DD__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
V_DD__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
V_DD__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
V_DD__PC EQU CYREG_PRT0_PC
V_DD__PC2 EQU CYREG_PRT0_PC2
V_DD__PORT EQU 0
V_DD__PS EQU CYREG_PRT0_PS
V_DD__SHIFT EQU 1

; V_SS
V_SS__0__DM__MASK EQU 0x1C0
V_SS__0__DM__SHIFT EQU 6
V_SS__0__DR EQU CYREG_PRT2_DR
V_SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
V_SS__0__HSIOM_MASK EQU 0x00000F00
V_SS__0__HSIOM_SHIFT EQU 8
V_SS__0__INTCFG EQU CYREG_PRT2_INTCFG
V_SS__0__INTSTAT EQU CYREG_PRT2_INTSTAT
V_SS__0__MASK EQU 0x04
V_SS__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
V_SS__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
V_SS__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
V_SS__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
V_SS__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
V_SS__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
V_SS__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
V_SS__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
V_SS__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
V_SS__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
V_SS__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
V_SS__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
V_SS__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
V_SS__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
V_SS__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
V_SS__0__PC EQU CYREG_PRT2_PC
V_SS__0__PC2 EQU CYREG_PRT2_PC2
V_SS__0__PORT EQU 2
V_SS__0__PS EQU CYREG_PRT2_PS
V_SS__0__SHIFT EQU 2
V_SS__DR EQU CYREG_PRT2_DR
V_SS__INTCFG EQU CYREG_PRT2_INTCFG
V_SS__INTSTAT EQU CYREG_PRT2_INTSTAT
V_SS__MASK EQU 0x04
V_SS__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
V_SS__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
V_SS__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
V_SS__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
V_SS__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
V_SS__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
V_SS__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
V_SS__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
V_SS__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
V_SS__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
V_SS__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
V_SS__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
V_SS__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
V_SS__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
V_SS__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
V_SS__PC EQU CYREG_PRT2_PC
V_SS__PC2 EQU CYREG_PRT2_PC2
V_SS__PORT EQU 2
V_SS__PS EQU CYREG_PRT2_PS
V_SS__SHIFT EQU 2

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F1_03
PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

; TCPWM_cy_m0s8_tcpwm_1
TCPWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
TCPWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
TCPWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
TCPWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
TCPWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
TCPWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
TCPWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
TCPWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
TCPWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
TCPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
TCPWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
TCPWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TCPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
TCPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
TCPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
TCPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
TCPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
TCPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
TCPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
TCPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
TCPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TCPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
TCPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
TCPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TCPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
TCPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
TCPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
TCPWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
TCPWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
TCPWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_1__INTC_MASK EQU 0x10000
isr_1__INTC_NUMBER EQU 16
isr_1__INTC_PRIOR_MASK EQU 0xC0
isr_1__INTC_PRIOR_NUM EQU 3
isr_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; IDAC_1_cy_psoc4_idac
IDAC_1_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
IDAC_1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
IDAC_1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
IDAC_1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
IDAC_1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
IDAC_1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
IDAC_1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
IDAC_1_cy_psoc4_idac__IDAC_NUMBER EQU 1
IDAC_1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
IDAC_1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

; UART_1_rx
UART_1_rx__0__DM__MASK EQU 0x07
UART_1_rx__0__DM__SHIFT EQU 0
UART_1_rx__0__DR EQU CYREG_PRT4_DR
UART_1_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_rx__0__HSIOM_MASK EQU 0x0000000F
UART_1_rx__0__HSIOM_SHIFT EQU 0
UART_1_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__0__MASK EQU 0x01
UART_1_rx__0__PC EQU CYREG_PRT4_PC
UART_1_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__0__PORT EQU 4
UART_1_rx__0__PS EQU CYREG_PRT4_PS
UART_1_rx__0__SHIFT EQU 0
UART_1_rx__DR EQU CYREG_PRT4_DR
UART_1_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__MASK EQU 0x01
UART_1_rx__PC EQU CYREG_PRT4_PC
UART_1_rx__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__PORT EQU 4
UART_1_rx__PS EQU CYREG_PRT4_PS
UART_1_rx__SHIFT EQU 0

; UART_1_SCB
UART_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_1_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_1_SCB__SS0_POSISTION EQU 0
UART_1_SCB__SS1_POSISTION EQU 1
UART_1_SCB__SS2_POSISTION EQU 2
UART_1_SCB__SS3_POSISTION EQU 3
UART_1_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; UART_1_SCBCLK
UART_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
UART_1_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_1_SCBCLK__MASK EQU 0x80000000
UART_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; UART_1_tx
UART_1_tx__0__DM__MASK EQU 0x38
UART_1_tx__0__DM__SHIFT EQU 3
UART_1_tx__0__DR EQU CYREG_PRT4_DR
UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_tx__0__HSIOM_MASK EQU 0x000000F0
UART_1_tx__0__HSIOM_SHIFT EQU 4
UART_1_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__0__MASK EQU 0x02
UART_1_tx__0__PC EQU CYREG_PRT4_PC
UART_1_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__0__PORT EQU 4
UART_1_tx__0__PS EQU CYREG_PRT4_PS
UART_1_tx__0__SHIFT EQU 1
UART_1_tx__DR EQU CYREG_PRT4_DR
UART_1_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__MASK EQU 0x02
UART_1_tx__PC EQU CYREG_PRT4_PC
UART_1_tx__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__PORT EQU 4
UART_1_tx__PS EQU CYREG_PRT4_PS
UART_1_tx__SHIFT EQU 1

; Debug_Out
Debug_Out__0__DM__MASK EQU 0x07
Debug_Out__0__DM__SHIFT EQU 0
Debug_Out__0__DR EQU CYREG_PRT2_DR
Debug_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Debug_Out__0__HSIOM_MASK EQU 0x0000000F
Debug_Out__0__HSIOM_SHIFT EQU 0
Debug_Out__0__INTCFG EQU CYREG_PRT2_INTCFG
Debug_Out__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Debug_Out__0__MASK EQU 0x01
Debug_Out__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Debug_Out__0__OUT_SEL_SHIFT EQU 0
Debug_Out__0__OUT_SEL_VAL EQU 0
Debug_Out__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Debug_Out__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Debug_Out__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Debug_Out__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Debug_Out__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Debug_Out__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Debug_Out__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Debug_Out__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Debug_Out__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Debug_Out__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Debug_Out__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Debug_Out__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Debug_Out__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Debug_Out__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Debug_Out__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Debug_Out__0__PC EQU CYREG_PRT2_PC
Debug_Out__0__PC2 EQU CYREG_PRT2_PC2
Debug_Out__0__PORT EQU 2
Debug_Out__0__PS EQU CYREG_PRT2_PS
Debug_Out__0__SHIFT EQU 0
Debug_Out__DR EQU CYREG_PRT2_DR
Debug_Out__INTCFG EQU CYREG_PRT2_INTCFG
Debug_Out__INTSTAT EQU CYREG_PRT2_INTSTAT
Debug_Out__MASK EQU 0x01
Debug_Out__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Debug_Out__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Debug_Out__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Debug_Out__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Debug_Out__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Debug_Out__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Debug_Out__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Debug_Out__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Debug_Out__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Debug_Out__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Debug_Out__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Debug_Out__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Debug_Out__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Debug_Out__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Debug_Out__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Debug_Out__PC EQU CYREG_PRT2_PC
Debug_Out__PC2 EQU CYREG_PRT2_PC2
Debug_Out__PORT EQU 2
Debug_Out__PS EQU CYREG_PRT2_PS
Debug_Out__SHIFT EQU 0

; ResolutionClk
ResolutionClk__DIVIDER_MASK EQU 0x0000FFFF
ResolutionClk__ENABLE EQU CYREG_CLK_DIVIDER_B00
ResolutionClk__ENABLE_MASK EQU 0x80000000
ResolutionClk__MASK EQU 0x80000000
ResolutionClk__REGISTER EQU CYREG_CLK_DIVIDER_B00

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
