

================================================================
== Vivado HLS Report for 'loop_imperfect'
================================================================
* Date:           Fri Jun 23 11:53:52 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_loop_imperfect
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.664 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6001|     6001| 24.004 us | 24.004 us |  6001|  6001|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     6000|     6000|         6|          -|          -|  1000|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2000 x i32]* %vertices) nounwind, !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2000 x i32]* %edges) nounwind, !map !13"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_imperfect_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.06ns)   --->   "br label %1" [loop_imperfect.c:99]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %i, %._crit_edge ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.29ns)   --->   "%icmp_ln99 = icmp eq i10 %i_0, -24" [loop_imperfect.c:99]   --->   Operation 13 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.41ns)   --->   "%i = add i10 %i_0, 1" [loop_imperfect.c:115]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %4, label %2" [loop_imperfect.c:99]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%j = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %i_0, i1 false)" [loop_imperfect.c:100]   --->   Operation 17 'bitconcatenate' 'j' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i11 %j to i64" [loop_imperfect.c:102]   --->   Operation 18 'zext' 'zext_ln102' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%edges_addr = getelementptr [2000 x i32]* %edges, i64 0, i64 %zext_ln102" [loop_imperfect.c:102]   --->   Operation 19 'getelementptr' 'edges_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.66ns)   --->   "%e1 = load i32* %edges_addr, align 4" [loop_imperfect.c:102]   --->   Operation 20 'load' 'e1' <Predicate = (!icmp_ln99)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln103 = or i11 %j, 1" [loop_imperfect.c:103]   --->   Operation 21 'or' 'or_ln103' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i11 %or_ln103 to i64" [loop_imperfect.c:103]   --->   Operation 22 'zext' 'zext_ln103' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%edges_addr_1 = getelementptr [2000 x i32]* %edges, i64 0, i64 %zext_ln103" [loop_imperfect.c:103]   --->   Operation 23 'getelementptr' 'edges_addr_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.66ns)   --->   "%e2 = load i32* %edges_addr_1, align 4" [loop_imperfect.c:103]   --->   Operation 24 'load' 'e2' <Predicate = (!icmp_ln99)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [loop_imperfect.c:117]   --->   Operation 25 'ret' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 26 [1/2] (2.66ns)   --->   "%e1 = load i32* %edges_addr, align 4" [loop_imperfect.c:102]   --->   Operation 26 'load' 'e1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_3 : Operation 27 [1/2] (2.66ns)   --->   "%e2 = load i32* %edges_addr_1, align 4" [loop_imperfect.c:103]   --->   Operation 27 'load' 'e2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i32 %e1 to i64" [loop_imperfect.c:105]   --->   Operation 28 'sext' 'sext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%vertices_addr = getelementptr [2000 x i32]* %vertices, i64 0, i64 %sext_ln105" [loop_imperfect.c:105]   --->   Operation 29 'getelementptr' 'vertices_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i32 %e2 to i64" [loop_imperfect.c:106]   --->   Operation 30 'sext' 'sext_ln106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%vertices_addr_1 = getelementptr [2000 x i32]* %vertices, i64 0, i64 %sext_ln106" [loop_imperfect.c:106]   --->   Operation 31 'getelementptr' 'vertices_addr_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 32 [2/2] (2.66ns)   --->   "%v1 = load i32* %vertices_addr, align 4" [loop_imperfect.c:105]   --->   Operation 32 'load' 'v1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_4 : Operation 33 [2/2] (2.66ns)   --->   "%v2 = load i32* %vertices_addr_1, align 4" [loop_imperfect.c:106]   --->   Operation 33 'load' 'v2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 34 [1/2] (2.66ns)   --->   "%v1 = load i32* %vertices_addr, align 4" [loop_imperfect.c:105]   --->   Operation 34 'load' 'v1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_5 : Operation 35 [1/2] (2.66ns)   --->   "%v2 = load i32* %vertices_addr_1, align 4" [loop_imperfect.c:106]   --->   Operation 35 'load' 'v2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln108)   --->   "%or_ln108 = or i32 %v2, %v1" [loop_imperfect.c:108]   --->   Operation 36 'or' 'or_ln108' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (1.54ns) (out node of the LUT)   --->   "%icmp_ln108 = icmp eq i32 %or_ln108, 0" [loop_imperfect.c:108]   --->   Operation 37 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %3, label %._crit_edge" [loop_imperfect.c:108]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (2.66ns)   --->   "store i32 %v2, i32* %vertices_addr, align 4" [loop_imperfect.c:109]   --->   Operation 39 'store' <Predicate = (icmp_ln108)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 40 [1/1] (2.66ns)   --->   "store i32 %v1, i32* %vertices_addr_1, align 4" [loop_imperfect.c:110]   --->   Operation 40 'store' <Predicate = (icmp_ln108)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "br label %._crit_edge" [loop_imperfect.c:113]   --->   Operation 41 'br' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [loop_imperfect.c:116]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', loop_imperfect.c:115) [8]  (1.06 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', loop_imperfect.c:115) [8]  (0 ns)
	'getelementptr' operation ('edges_addr', loop_imperfect.c:102) [16]  (0 ns)
	'load' operation ('e1', loop_imperfect.c:102) on array 'edges' [17]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'load' operation ('e1', loop_imperfect.c:102) on array 'edges' [17]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'load' operation ('v1', loop_imperfect.c:105) on array 'vertices' [24]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'load' operation ('v1', loop_imperfect.c:105) on array 'vertices' [24]  (2.66 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln109', loop_imperfect.c:109) of variable 'v2', loop_imperfect.c:106 on array 'vertices' [32]  (2.66 ns)

 <State 7>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln110', loop_imperfect.c:110) of variable 'v1', loop_imperfect.c:105 on array 'vertices' [33]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
