{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1590153339208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590153339212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 22 21:15:38 2020 " "Processing started: Fri May 22 21:15:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590153339212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1590153339212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCPU -c SCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off SCPU -c SCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1590153339220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1590153342226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/signext/signext.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/signext/signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExt " "Found entity 1: signExt" {  } { { "../signExt/signExt.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/signExt/signExt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590153343037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590153343037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/regfile/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/regfile/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "../regFile/regFile.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/regFile/regFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590153343090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590153343090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/mux_writeaddr/mux_writeaddr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/mux_writeaddr/mux_writeaddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_WriteAddr " "Found entity 1: mux_WriteAddr" {  } { { "../mux_WriteAddr/mux_WriteAddr.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/mux_WriteAddr/mux_WriteAddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590153343115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590153343115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/mux_m2r/mux_m2r.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/mux_m2r/mux_m2r.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_M2R " "Found entity 1: mux_M2R" {  } { { "../mux_M2R/mux_M2R.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/mux_M2R/mux_M2R.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590153343129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590153343129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/mux_data/mux_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/mux_data/mux_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_data " "Found entity 1: mux_data" {  } { { "../mux_data/mux_data.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/mux_data/mux_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590153343138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590153343138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/mainctl/mainctl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/mainctl/mainctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainCtl " "Found entity 1: mainCtl" {  } { { "../mainCtl/mainCtl.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/mainCtl/mainCtl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590153343170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590153343170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/imm_pc/imm_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/imm_pc/imm_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_PC " "Found entity 1: imm_PC" {  } { { "../imm_PC/imm_PC.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/imm_PC/imm_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590153343198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590153343198 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "freq.v(21) " "Verilog HDL information at freq.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "../freq/freq.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/freq/freq.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1590153343217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/freq/freq.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/freq/freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq " "Found entity 1: freq" {  } { { "../freq/freq.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/freq/freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590153343234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590153343234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/aluctl/aluctl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/aluctl/aluctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluCtl " "Found entity 1: aluCtl" {  } { { "../aluCtl/aluCtl.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/aluCtl/aluCtl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590153343241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590153343241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp3/singlecpu(1)/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590153343250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590153343250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataram.v 1 1 " "Found 1 design units, including 1 entities, in source file dataram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataRAM " "Found entity 1: DataRAM" {  } { { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/DataRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590153343259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590153343259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCPU " "Found entity 1: SCPU" {  } { { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/SCPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590153343304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590153343304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scpu_test.v 1 1 " "Found 1 design units, including 1 entities, in source file scpu_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCPU_test " "Found entity 1: SCPU_test" {  } { { "SCPU_test.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/SCPU_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590153343323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590153343323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrrom.v 1 1 " "Found 1 design units, including 1 entities, in source file instrrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrROM " "Found entity 1: InstrROM" {  } { { "InstrROM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/InstrROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590153343333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590153343333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCPU " "Elaborating entity \"SCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1590153345800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainCtl mainCtl:inst7 " "Elaborating entity \"mainCtl\" for hierarchy \"mainCtl:inst7\"" {  } { { "SCPU.bdf" "inst7" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/SCPU.bdf" { { 240 760 960 448 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153346109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrROM InstrROM:inst1 " "Elaborating entity \"InstrROM\" for hierarchy \"InstrROM:inst1\"" {  } { { "SCPU.bdf" "inst1" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/SCPU.bdf" { { 504 160 376 648 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153346485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstrROM:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstrROM:inst1\|altsyncram:altsyncram_component\"" {  } { { "InstrROM.v" "altsyncram_component" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/InstrROM.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153346936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstrROM:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstrROM:inst1\|altsyncram:altsyncram_component\"" {  } { { "InstrROM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/InstrROM.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590153346952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstrROM:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstrROM:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153346968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153346968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../commandROM/comROM.mif " "Parameter \"init_file\" = \"../commandROM/comROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153346968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153346968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153346968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153346968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153346968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153346968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153346968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153346968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153346968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153346968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153346968 ""}  } { { "InstrROM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/InstrROM.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1590153346968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_is91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_is91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_is91 " "Found entity 1: altsyncram_is91" {  } { { "db/altsyncram_is91.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/db/altsyncram_is91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590153347282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590153347282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_is91 InstrROM:inst1\|altsyncram:altsyncram_component\|altsyncram_is91:auto_generated " "Elaborating entity \"altsyncram_is91\" for hierarchy \"InstrROM:inst1\|altsyncram:altsyncram_component\|altsyncram_is91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153347286 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 128 C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/commandROM/comROM.mif " "Memory depth (256) in the design file differs from memory depth (128) in the Memory Initialization File \"C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/commandROM/comROM.mif\" -- setting initial value for remaining addresses to 0" {  } { { "InstrROM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/InstrROM.v" 84 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1590153347560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq freq:inst5 " "Elaborating entity \"freq\" for hierarchy \"freq:inst5\"" {  } { { "SCPU.bdf" "inst5" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/SCPU.bdf" { { 224 160 312 336 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153347739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 freq.v(23) " "Verilog HDL assignment warning at freq.v(23): truncated value with size 32 to match size of target (13)" {  } { { "../freq/freq.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/freq/freq.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1590153347752 "|SCPU|freq:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 freq.v(29) " "Verilog HDL assignment warning at freq.v(29): truncated value with size 32 to match size of target (19)" {  } { { "../freq/freq.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/freq/freq.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1590153347752 "|SCPU|freq:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 freq.v(35) " "Verilog HDL assignment warning at freq.v(35): truncated value with size 32 to match size of target (22)" {  } { { "../freq/freq.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/freq/freq.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1590153347753 "|SCPU|freq:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_PC imm_PC:inst20 " "Elaborating entity \"imm_PC\" for hierarchy \"imm_PC:inst20\"" {  } { { "SCPU.bdf" "inst20" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/SCPU.bdf" { { 336 160 360 480 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153347794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst12 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst12\"" {  } { { "SCPU.bdf" "inst12" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/SCPU.bdf" { { 328 1344 1552 440 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153347838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:inst18 " "Elaborating entity \"regFile\" for hierarchy \"regFile:inst18\"" {  } { { "SCPU.bdf" "inst18" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/SCPU.bdf" { { 464 760 984 640 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153347904 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "RF regFile.v(13) " "Verilog HDL warning at regFile.v(13): initial value for variable RF should be constant" {  } { { "../regFile/regFile.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/regFile/regFile.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1590153347905 "|SCPU|regFile:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_WriteAddr mux_WriteAddr:inst10 " "Elaborating entity \"mux_WriteAddr\" for hierarchy \"mux_WriteAddr:inst10\"" {  } { { "SCPU.bdf" "inst10" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/SCPU.bdf" { { 416 440 664 528 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153347977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_M2R mux_M2R:inst9 " "Elaborating entity \"mux_M2R\" for hierarchy \"mux_M2R:inst9\"" {  } { { "SCPU.bdf" "inst9" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/SCPU.bdf" { { 552 440 664 664 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRAM DataRAM:inst4 " "Elaborating entity \"DataRAM\" for hierarchy \"DataRAM:inst4\"" {  } { { "SCPU.bdf" "inst4" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataRAM:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataRAM:inst4\|altsyncram:altsyncram_component\"" {  } { { "DataRAM.v" "altsyncram_component" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/DataRAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataRAM:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataRAM:inst4\|altsyncram:altsyncram_component\"" {  } { { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/DataRAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590153348103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataRAM:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataRAM:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../DataRAM/DataRAM.mif " "Parameter \"init_file\" = \"../DataRAM/DataRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348104 ""}  } { { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/DataRAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1590153348104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0e1 " "Found entity 1: altsyncram_h0e1" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/db/altsyncram_h0e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590153348204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590153348204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0e1 DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated " "Elaborating entity \"altsyncram_h0e1\" for hierarchy \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348209 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 128 C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/DataRAM/DataRAM.mif " "Memory depth (256) in the design file differs from memory depth (128) in the Memory Initialization File \"C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/DataRAM/DataRAM.mif\" -- setting initial value for remaining addresses to 0" {  } { { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/DataRAM.v" 88 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1590153348251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluCtl aluCtl:inst " "Elaborating entity \"aluCtl\" for hierarchy \"aluCtl:inst\"" {  } { { "SCPU.bdf" "inst" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/SCPU.bdf" { { 248 1344 1544 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_data mux_data:inst8 " "Elaborating entity \"mux_data\" for hierarchy \"mux_data:inst8\"" {  } { { "SCPU.bdf" "inst8" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/SCPU.bdf" { { 384 1064 1264 496 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExt signExt:inst13 " "Elaborating entity \"signExt\" for hierarchy \"signExt:inst13\"" {  } { { "SCPU.bdf" "inst13" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/SCPU.bdf" { { 496 1080 1280 576 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590153348423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ss14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ss14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ss14 " "Found entity 1: altsyncram_ss14" {  } { { "db/altsyncram_ss14.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/db/altsyncram_ss14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590153354592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590153354592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp3/SingleCPU(1)/SCPU/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590153355122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590153355122 ""}
