$date
	Sat Oct 22 22:00:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#513916
b10100 !
1"
#513918
b10100 &
b10100 %
1$
#513919
0"
#513922
b1010 &
b1010 %
#513926
b101 &
b101 %
#513930
b10000 &
b10000 %
#513934
b1000 &
b1000 %
#513938
b100 &
b100 %
#513942
b10 &
b10 %
#513946
b1 &
b1 %
1#
#513950
b0 &
0#
b0 %
0$
#1494761
b1 !
1"
#1494762
b1 &
b1 %
1$
#1494763
0"
#1494766
1#
#1494770
b0 &
b0 %
0#
0$
#2429776
b1111 !
1"
#2429778
b1111 &
b1111 %
1$
#2429779
0"
#2429782
b101110 &
b101110 %
#2429786
b10111 &
b10111 %
#2429790
b1000110 &
b1000110 %
#2429794
b100011 &
b100011 %
#2429798
b1101010 &
b1101010 %
#2429802
b110101 &
b110101 %
#2429806
b10100000 &
b10100000 %
#2429810
b1010000 &
b1010000 %
#2429814
b101000 &
b101000 %
#2429818
b10100 &
b10100 %
#2429822
b1010 &
b1010 %
#2429826
b101 &
b101 %
#2429830
b10000 &
b10000 %
#2429834
b1000 &
b1000 %
#2429838
b100 &
b100 %
#2429842
b10 &
b10 %
#2429846
b1 &
1#
b1 %
#2429850
b0 &
b0 %
0#
0$
#4500012
