module top_module(
    input wire clk,
    input wire rst,
    input wire in,
    output reg out
);
...
endmodule
