{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511975198327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511975198333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 18:06:38 2017 " "Processing started: Wed Nov 29 18:06:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511975198333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511975198333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map LauflichtV2 -c LauflichtV2 --generate_functional_sim_netlist " "Command: quartus_map LauflichtV2 -c LauflichtV2 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511975198333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1511975198736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lauflichtv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lauflichtv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LauflichtV2-laufen " "Found design unit 1: LauflichtV2-laufen" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511975199194 ""} { "Info" "ISGN_ENTITY_NAME" "1 LauflichtV2 " "Found entity 1: LauflichtV2" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511975199194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511975199194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LauflichtV2 " "Elaborating entity \"LauflichtV2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511975199223 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "U32 LauflichtV2.vhd(9) " "VHDL Signal Declaration warning at LauflichtV2.vhd(9): used implicit default value for signal \"U32\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1511975199224 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "U33 LauflichtV2.vhd(9) " "VHDL Signal Declaration warning at LauflichtV2.vhd(9): used implicit default value for signal \"U33\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1511975199224 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_ubernahme LauflichtV2.vhd(19) " "VHDL Process Statement warning at LauflichtV2.vhd(19): signal \"muster_ubernahme\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511975199224 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster LauflichtV2.vhd(20) " "VHDL Process Statement warning at LauflichtV2.vhd(20): signal \"muster\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511975199225 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_ubernahme LauflichtV2.vhd(21) " "VHDL Process Statement warning at LauflichtV2.vhd(21): signal \"muster_ubernahme\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511975199225 "|LauflichtV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDs_temp LauflichtV2.vhd(17) " "VHDL Process Statement warning at LauflichtV2.vhd(17): inferring latch(es) for signal or variable \"LEDs_temp\", which holds its previous value in one or more paths through the process" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1511975199226 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[0\] LauflichtV2.vhd(17) " "Inferred latch for \"LEDs_temp\[0\]\" at LauflichtV2.vhd(17)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511975199226 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[1\] LauflichtV2.vhd(17) " "Inferred latch for \"LEDs_temp\[1\]\" at LauflichtV2.vhd(17)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511975199226 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[2\] LauflichtV2.vhd(17) " "Inferred latch for \"LEDs_temp\[2\]\" at LauflichtV2.vhd(17)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511975199226 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[3\] LauflichtV2.vhd(17) " "Inferred latch for \"LEDs_temp\[3\]\" at LauflichtV2.vhd(17)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511975199226 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[4\] LauflichtV2.vhd(17) " "Inferred latch for \"LEDs_temp\[4\]\" at LauflichtV2.vhd(17)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511975199226 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[5\] LauflichtV2.vhd(17) " "Inferred latch for \"LEDs_temp\[5\]\" at LauflichtV2.vhd(17)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511975199226 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[6\] LauflichtV2.vhd(17) " "Inferred latch for \"LEDs_temp\[6\]\" at LauflichtV2.vhd(17)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511975199230 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[7\] LauflichtV2.vhd(17) " "Inferred latch for \"LEDs_temp\[7\]\" at LauflichtV2.vhd(17)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511975199230 "|LauflichtV2"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511975199834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 18:06:39 2017 " "Processing ended: Wed Nov 29 18:06:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511975199834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511975199834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511975199834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511975199834 ""}
