soc/verilog
└── tests
    └── peripheral_dbg_testbench.sv

1 directory, 1 file
