// Seed: 1038839089
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input uwire id_2,
    input wire id_3,
    input uwire id_4,
    output uwire id_5,
    input tri id_6,
    input wire id_7,
    input supply0 id_8,
    output wand id_9,
    input tri id_10,
    input wand id_11,
    output tri1 id_12,
    output wire id_13,
    input uwire id_14,
    input supply0 id_15,
    output tri0 id_16,
    input supply0 id_17,
    input wand id_18,
    input wand id_19,
    input uwire id_20
);
  assign id_1 = 1;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input supply0 id_2,
    output tri1 id_3
    , id_12,
    output wor id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wor id_7,
    input tri0 id_8,
    output uwire id_9,
    output wor id_10
);
  assign id_9 = 1'd0 - (id_2);
  always @(posedge {id_5 & id_2{1}});
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_5,
      id_6,
      id_4,
      id_5,
      id_7,
      id_1,
      id_10,
      id_0,
      id_1,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_8,
      id_8,
      id_0,
      id_2
  );
  assign modCall_1.id_17 = 0;
endmodule
