xrun(64): 24.03-s007: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.03-s007: Started on Jul 24, 2025 at 14:05:16 EEST
xrun
	-sv
	MyMem.sv
	MyMem_tb.sv
Recompiling... reason: file './MyMem.sv' is newer than expected.
	expected: Thu Jul 24 14:04:21 2025
	actual:   Thu Jul 24 14:05:09 2025
file: MyMem.sv
	module worklib.MyMem:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		MyMem_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.MyMem:sv <0x7a935bd4>
			streams:   4, words:  1876
		worklib.MyMem_tb:sv <0x00a8718b>
			streams:   2, words:  5043
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:               9       9
		Scalar wires:            4       -
		Vectored wires:          4       -
		Always blocks:           2       2
		Initial blocks:          1       1
		Cont. assignments:       1       1
		Process Clocks:          1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.MyMem_tb:sv
Loading snapshot worklib.MyMem_tb:sv .................... Done
xcelium> source /usr/cadence/installs/xcelium/XCELIUM2403/tools/xcelium/files/xmsimrc
xcelium> run
Time: 30000, rdata: a5a5
Time: 50000, rdata: 5a5a
Simulation complete via $finish(1) at time 50 NS + 0
./MyMem_tb.sv:54         $finish;
xcelium> exit
TOOL:	xrun(64)	24.03-s007: Exiting on Jul 24, 2025 at 14:05:16 EEST  (total: 00:00:00)
