

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Mar 14 19:36:49 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.137 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 25.000 ns | 25.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_pointwise_conv_1d_latency_cl_0_0_0_0_0_fu_214  |pointwise_conv_1d_latency_cl_0_0_0_0_0  |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|    165|   17326|   4640|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|     807|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|    165|   18133|   4682|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     75|      17|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+-------+-------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+-------+-------+------+-----+
    |grp_pointwise_conv_1d_latency_cl_0_0_0_0_0_fu_214  |pointwise_conv_1d_latency_cl_0_0_0_0_0  |        0|    165|  17326|  4640|    0|
    +---------------------------------------------------+----------------------------------------+---------+-------+-------+------+-----+
    |Total                                              |                                        |        0|    165|  17326|  4640|    0|
    +---------------------------------------------------+----------------------------------------+---------+-------+-------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |input_1_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |input_1_V_ap_vld_preg    |   9|          2|    1|          2|
    |input_1_V_blk_n          |   9|          2|    1|          2|
    |input_1_V_in_sig         |   9|          2|  800|       1600|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|  803|       1606|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |    1|   0|    1|          0|
    |input_1_V_ap_vld_preg    |    1|   0|    1|          0|
    |input_1_V_preg           |  800|   0|  800|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  807|   0|  807|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    myproject    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    myproject    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    myproject    | return value |
|input_1_V_ap_vld        |  in |    1|   ap_vld   |    input_1_V    |    pointer   |
|input_1_V               |  in |  800|   ap_vld   |    input_1_V    |    pointer   |
|layer4_out_0_V          | out |   16|   ap_vld   |  layer4_out_0_V |    pointer   |
|layer4_out_0_V_ap_vld   | out |    1|   ap_vld   |  layer4_out_0_V |    pointer   |
|layer4_out_1_V          | out |   16|   ap_vld   |  layer4_out_1_V |    pointer   |
|layer4_out_1_V_ap_vld   | out |    1|   ap_vld   |  layer4_out_1_V |    pointer   |
|layer4_out_2_V          | out |   16|   ap_vld   |  layer4_out_2_V |    pointer   |
|layer4_out_2_V_ap_vld   | out |    1|   ap_vld   |  layer4_out_2_V |    pointer   |
|layer4_out_3_V          | out |   16|   ap_vld   |  layer4_out_3_V |    pointer   |
|layer4_out_3_V_ap_vld   | out |    1|   ap_vld   |  layer4_out_3_V |    pointer   |
|layer4_out_4_V          | out |   16|   ap_vld   |  layer4_out_4_V |    pointer   |
|layer4_out_4_V_ap_vld   | out |    1|   ap_vld   |  layer4_out_4_V |    pointer   |
|layer4_out_5_V          | out |   16|   ap_vld   |  layer4_out_5_V |    pointer   |
|layer4_out_5_V_ap_vld   | out |    1|   ap_vld   |  layer4_out_5_V |    pointer   |
|layer4_out_6_V          | out |   16|   ap_vld   |  layer4_out_6_V |    pointer   |
|layer4_out_6_V_ap_vld   | out |    1|   ap_vld   |  layer4_out_6_V |    pointer   |
|layer4_out_7_V          | out |   16|   ap_vld   |  layer4_out_7_V |    pointer   |
|layer4_out_7_V_ap_vld   | out |    1|   ap_vld   |  layer4_out_7_V |    pointer   |
|layer4_out_8_V          | out |   16|   ap_vld   |  layer4_out_8_V |    pointer   |
|layer4_out_8_V_ap_vld   | out |    1|   ap_vld   |  layer4_out_8_V |    pointer   |
|layer4_out_9_V          | out |   16|   ap_vld   |  layer4_out_9_V |    pointer   |
|layer4_out_9_V_ap_vld   | out |    1|   ap_vld   |  layer4_out_9_V |    pointer   |
|layer4_out_10_V         | out |   16|   ap_vld   | layer4_out_10_V |    pointer   |
|layer4_out_10_V_ap_vld  | out |    1|   ap_vld   | layer4_out_10_V |    pointer   |
|layer4_out_11_V         | out |   16|   ap_vld   | layer4_out_11_V |    pointer   |
|layer4_out_11_V_ap_vld  | out |    1|   ap_vld   | layer4_out_11_V |    pointer   |
|layer4_out_12_V         | out |   16|   ap_vld   | layer4_out_12_V |    pointer   |
|layer4_out_12_V_ap_vld  | out |    1|   ap_vld   | layer4_out_12_V |    pointer   |
|layer4_out_13_V         | out |   16|   ap_vld   | layer4_out_13_V |    pointer   |
|layer4_out_13_V_ap_vld  | out |    1|   ap_vld   | layer4_out_13_V |    pointer   |
|layer4_out_14_V         | out |   16|   ap_vld   | layer4_out_14_V |    pointer   |
|layer4_out_14_V_ap_vld  | out |    1|   ap_vld   | layer4_out_14_V |    pointer   |
|layer4_out_15_V         | out |   16|   ap_vld   | layer4_out_15_V |    pointer   |
|layer4_out_15_V_ap_vld  | out |    1|   ap_vld   | layer4_out_15_V |    pointer   |
|layer4_out_16_V         | out |   16|   ap_vld   | layer4_out_16_V |    pointer   |
|layer4_out_16_V_ap_vld  | out |    1|   ap_vld   | layer4_out_16_V |    pointer   |
|layer4_out_17_V         | out |   16|   ap_vld   | layer4_out_17_V |    pointer   |
|layer4_out_17_V_ap_vld  | out |    1|   ap_vld   | layer4_out_17_V |    pointer   |
|layer4_out_18_V         | out |   16|   ap_vld   | layer4_out_18_V |    pointer   |
|layer4_out_18_V_ap_vld  | out |    1|   ap_vld   | layer4_out_18_V |    pointer   |
|layer4_out_19_V         | out |   16|   ap_vld   | layer4_out_19_V |    pointer   |
|layer4_out_19_V_ap_vld  | out |    1|   ap_vld   | layer4_out_19_V |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.34>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_1_V_read = call i800 @_ssdm_op_Read.ap_vld.i800P(i800* %input_1_V)"   --->   Operation 7 'read' 'input_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [6/6] (3.34ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @pointwise_conv_1d_latency_cl.0.0.0.0.0(i800 %input_1_V_read)"   --->   Operation 8 'call' 'call_ret_i' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 9 [5/6] (4.13ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @pointwise_conv_1d_latency_cl.0.0.0.0.0(i800 %input_1_V_read)"   --->   Operation 9 'call' 'call_ret_i' <Predicate = true> <Delay = 4.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 10 [4/6] (4.13ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @pointwise_conv_1d_latency_cl.0.0.0.0.0(i800 %input_1_V_read)"   --->   Operation 10 'call' 'call_ret_i' <Predicate = true> <Delay = 4.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 11 [3/6] (4.13ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @pointwise_conv_1d_latency_cl.0.0.0.0.0(i800 %input_1_V_read)"   --->   Operation 11 'call' 'call_ret_i' <Predicate = true> <Delay = 4.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 12 [2/6] (4.13ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @pointwise_conv_1d_latency_cl.0.0.0.0.0(i800 %input_1_V_read)"   --->   Operation 12 'call' 'call_ret_i' <Predicate = true> <Delay = 4.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.90>
ST_6 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_19_V), !map !93"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_18_V), !map !99"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_17_V), !map !105"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_16_V), !map !111"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_15_V), !map !117"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_14_V), !map !123"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_13_V), !map !129"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_12_V), !map !135"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_11_V), !map !141"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_10_V), !map !147"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_9_V), !map !153"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_8_V), !map !159"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_7_V), !map !165"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_6_V), !map !171"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_5_V), !map !177"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_4_V), !map !183"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_3_V), !map !189"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_2_V), !map !195"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_1_V), !map !201"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_0_V), !map !207"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i800* %input_1_V), !map !213"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 34 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i800* %input_1_V, [7 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_0_V, i16* %layer4_out_1_V, i16* %layer4_out_2_V, i16* %layer4_out_3_V, i16* %layer4_out_4_V, i16* %layer4_out_5_V, i16* %layer4_out_6_V, i16* %layer4_out_7_V, i16* %layer4_out_8_V, i16* %layer4_out_9_V, i16* %layer4_out_10_V, i16* %layer4_out_11_V, i16* %layer4_out_12_V, i16* %layer4_out_13_V, i16* %layer4_out_14_V, i16* %layer4_out_15_V, i16* %layer4_out_16_V, i16* %layer4_out_17_V, i16* %layer4_out_18_V, i16* %layer4_out_19_V, [7 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [firmware/myproject.cpp:32]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [firmware/myproject.cpp:33]   --->   Operation 37 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/6] (3.90ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @pointwise_conv_1d_latency_cl.0.0.0.0.0(i800 %input_1_V_read)"   --->   Operation 38 'call' 'call_ret_i' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%layer4_out_V_0_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 0"   --->   Operation 39 'extractvalue' 'layer4_out_V_0_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_0_V, i16 %layer4_out_V_0_ret)"   --->   Operation 40 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%layer4_out_V_1_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 1"   --->   Operation 41 'extractvalue' 'layer4_out_V_1_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_1_V, i16 %layer4_out_V_1_ret)"   --->   Operation 42 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%layer4_out_V_2_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 2"   --->   Operation 43 'extractvalue' 'layer4_out_V_2_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_2_V, i16 %layer4_out_V_2_ret)"   --->   Operation 44 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%layer4_out_V_3_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 3"   --->   Operation 45 'extractvalue' 'layer4_out_V_3_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_3_V, i16 %layer4_out_V_3_ret)"   --->   Operation 46 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%layer4_out_V_4_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 4"   --->   Operation 47 'extractvalue' 'layer4_out_V_4_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_4_V, i16 %layer4_out_V_4_ret)"   --->   Operation 48 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%layer4_out_V_5_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 5"   --->   Operation 49 'extractvalue' 'layer4_out_V_5_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_5_V, i16 %layer4_out_V_5_ret)"   --->   Operation 50 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%layer4_out_V_6_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 6"   --->   Operation 51 'extractvalue' 'layer4_out_V_6_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_6_V, i16 %layer4_out_V_6_ret)"   --->   Operation 52 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%layer4_out_V_7_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 7"   --->   Operation 53 'extractvalue' 'layer4_out_V_7_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_7_V, i16 %layer4_out_V_7_ret)"   --->   Operation 54 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%layer4_out_V_8_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 8"   --->   Operation 55 'extractvalue' 'layer4_out_V_8_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_8_V, i16 %layer4_out_V_8_ret)"   --->   Operation 56 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%layer4_out_V_9_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 9"   --->   Operation 57 'extractvalue' 'layer4_out_V_9_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_9_V, i16 %layer4_out_V_9_ret)"   --->   Operation 58 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%layer4_out_V_10_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 10"   --->   Operation 59 'extractvalue' 'layer4_out_V_10_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_10_V, i16 %layer4_out_V_10_ret)"   --->   Operation 60 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%layer4_out_V_11_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 11"   --->   Operation 61 'extractvalue' 'layer4_out_V_11_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_11_V, i16 %layer4_out_V_11_ret)"   --->   Operation 62 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%layer4_out_V_12_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 12"   --->   Operation 63 'extractvalue' 'layer4_out_V_12_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_12_V, i16 %layer4_out_V_12_ret)"   --->   Operation 64 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%layer4_out_V_13_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 13"   --->   Operation 65 'extractvalue' 'layer4_out_V_13_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_13_V, i16 %layer4_out_V_13_ret)"   --->   Operation 66 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%layer4_out_V_14_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 14"   --->   Operation 67 'extractvalue' 'layer4_out_V_14_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_14_V, i16 %layer4_out_V_14_ret)"   --->   Operation 68 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%layer4_out_V_15_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 15"   --->   Operation 69 'extractvalue' 'layer4_out_V_15_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_15_V, i16 %layer4_out_V_15_ret)"   --->   Operation 70 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%layer4_out_V_16_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 16"   --->   Operation 71 'extractvalue' 'layer4_out_V_16_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_16_V, i16 %layer4_out_V_16_ret)"   --->   Operation 72 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%layer4_out_V_17_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 17"   --->   Operation 73 'extractvalue' 'layer4_out_V_17_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_17_V, i16 %layer4_out_V_17_ret)"   --->   Operation 74 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%layer4_out_V_18_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 18"   --->   Operation 75 'extractvalue' 'layer4_out_V_18_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_18_V, i16 %layer4_out_V_18_ret)"   --->   Operation 76 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%layer4_out_V_19_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 19"   --->   Operation 77 'extractvalue' 'layer4_out_V_19_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer4_out_19_V, i16 %layer4_out_V_19_ret)"   --->   Operation 78 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:53]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_9_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_10_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_11_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_12_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_13_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_14_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_15_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_16_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_17_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_18_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer4_out_19_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_1_V_read      (read         ) [ 0111111]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
spectopmodule_ln0   (spectopmodule) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specinterface_ln32  (specinterface) [ 0000000]
specpipeline_ln33   (specpipeline ) [ 0000000]
call_ret_i          (call         ) [ 0000000]
layer4_out_V_0_ret  (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_1_ret  (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_2_ret  (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_3_ret  (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_4_ret  (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_5_ret  (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_6_ret  (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_7_ret  (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_8_ret  (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_9_ret  (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_10_ret (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_11_ret (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_12_ret (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_13_ret (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_14_ret (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_15_ret (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_16_ret (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_17_ret (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_18_ret (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
layer4_out_V_19_ret (extractvalue ) [ 0000000]
write_ln0           (write        ) [ 0000000]
ret_ln53            (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer4_out_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer4_out_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer4_out_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer4_out_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer4_out_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer4_out_5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_5_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer4_out_6_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_6_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer4_out_7_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_7_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer4_out_8_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_8_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer4_out_9_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_9_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer4_out_10_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_10_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer4_out_11_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_11_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer4_out_12_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_12_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer4_out_13_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_13_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer4_out_14_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_14_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer4_out_15_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_15_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer4_out_16_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_16_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer4_out_17_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_17_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer4_out_18_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_18_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="layer4_out_19_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_19_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i800P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv_1d_latency_cl.0.0.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i16P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="input_1_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="800" slack="0"/>
<pin id="70" dir="0" index="1" bw="800" slack="0"/>
<pin id="71" dir="1" index="2" bw="800" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_1_V_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln0_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="0" index="2" bw="16" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="81" class="1004" name="write_ln0_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="0"/>
<pin id="84" dir="0" index="2" bw="16" slack="0"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln0_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="16" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="95" class="1004" name="write_ln0_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="0"/>
<pin id="98" dir="0" index="2" bw="16" slack="0"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln0_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="write_ln0_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="0" index="2" bw="16" slack="0"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln0_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="0" index="2" bw="16" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_ln0_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="0"/>
<pin id="126" dir="0" index="2" bw="16" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln0_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="0" index="2" bw="16" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="16" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln0_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="0" index="2" bw="16" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln0_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="16" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln0_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="0" index="2" bw="16" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln0_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="16" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln0_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="16" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln0_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="0" index="2" bw="16" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="193" class="1004" name="write_ln0_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="16" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln0_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="16" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="write_ln0_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="16" slack="0"/>
<pin id="211" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_pointwise_conv_1d_latency_cl_0_0_0_0_0_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="320" slack="0"/>
<pin id="216" dir="0" index="1" bw="800" slack="0"/>
<pin id="217" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="layer4_out_V_0_ret_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="320" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_0_ret/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="layer4_out_V_1_ret_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="320" slack="0"/>
<pin id="227" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_1_ret/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="layer4_out_V_2_ret_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="320" slack="0"/>
<pin id="232" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_2_ret/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="layer4_out_V_3_ret_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="320" slack="0"/>
<pin id="237" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_3_ret/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="layer4_out_V_4_ret_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="320" slack="0"/>
<pin id="242" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_4_ret/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="layer4_out_V_5_ret_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="320" slack="0"/>
<pin id="247" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_5_ret/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="layer4_out_V_6_ret_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="320" slack="0"/>
<pin id="252" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_6_ret/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="layer4_out_V_7_ret_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="320" slack="0"/>
<pin id="257" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_7_ret/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="layer4_out_V_8_ret_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="320" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_8_ret/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="layer4_out_V_9_ret_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="320" slack="0"/>
<pin id="267" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_9_ret/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="layer4_out_V_10_ret_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="320" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_10_ret/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="layer4_out_V_11_ret_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="320" slack="0"/>
<pin id="277" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_11_ret/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="layer4_out_V_12_ret_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="320" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_12_ret/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="layer4_out_V_13_ret_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="320" slack="0"/>
<pin id="287" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_13_ret/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="layer4_out_V_14_ret_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="320" slack="0"/>
<pin id="292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_14_ret/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="layer4_out_V_15_ret_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="320" slack="0"/>
<pin id="297" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_15_ret/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="layer4_out_V_16_ret_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="320" slack="0"/>
<pin id="302" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_16_ret/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="layer4_out_V_17_ret_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="320" slack="0"/>
<pin id="307" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_17_ret/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="layer4_out_V_18_ret_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="320" slack="0"/>
<pin id="312" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_18_ret/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="layer4_out_V_19_ret_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="320" slack="0"/>
<pin id="317" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_19_ret/6 "/>
</bind>
</comp>

<comp id="320" class="1005" name="input_1_V_read_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="800" slack="1"/>
<pin id="322" dir="1" index="1" bw="800" slack="1"/>
</pin_list>
<bind>
<opset="input_1_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="42" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="66" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="66" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="66" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="66" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="66" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="66" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="66" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="66" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="66" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="66" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="66" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="66" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="66" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="66" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="66" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="66" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="66" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="66" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="66" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="68" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="228"><net_src comp="214" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="233"><net_src comp="214" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="238"><net_src comp="214" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="243"><net_src comp="214" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="248"><net_src comp="214" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="253"><net_src comp="214" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="258"><net_src comp="214" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="263"><net_src comp="214" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="268"><net_src comp="214" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="273"><net_src comp="214" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="278"><net_src comp="214" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="283"><net_src comp="214" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="288"><net_src comp="214" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="293"><net_src comp="214" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="298"><net_src comp="214" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="303"><net_src comp="214" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="308"><net_src comp="214" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="313"><net_src comp="214" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="318"><net_src comp="214" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="323"><net_src comp="68" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="214" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer4_out_0_V | {6 }
	Port: layer4_out_1_V | {6 }
	Port: layer4_out_2_V | {6 }
	Port: layer4_out_3_V | {6 }
	Port: layer4_out_4_V | {6 }
	Port: layer4_out_5_V | {6 }
	Port: layer4_out_6_V | {6 }
	Port: layer4_out_7_V | {6 }
	Port: layer4_out_8_V | {6 }
	Port: layer4_out_9_V | {6 }
	Port: layer4_out_10_V | {6 }
	Port: layer4_out_11_V | {6 }
	Port: layer4_out_12_V | {6 }
	Port: layer4_out_13_V | {6 }
	Port: layer4_out_14_V | {6 }
	Port: layer4_out_15_V | {6 }
	Port: layer4_out_16_V | {6 }
	Port: layer4_out_17_V | {6 }
	Port: layer4_out_18_V | {6 }
	Port: layer4_out_19_V | {6 }
 - Input state : 
	Port: myproject : input_1_V | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
		layer4_out_V_0_ret : 1
		write_ln0 : 2
		layer4_out_V_1_ret : 1
		write_ln0 : 2
		layer4_out_V_2_ret : 1
		write_ln0 : 2
		layer4_out_V_3_ret : 1
		write_ln0 : 2
		layer4_out_V_4_ret : 1
		write_ln0 : 2
		layer4_out_V_5_ret : 1
		write_ln0 : 2
		layer4_out_V_6_ret : 1
		write_ln0 : 2
		layer4_out_V_7_ret : 1
		write_ln0 : 2
		layer4_out_V_8_ret : 1
		write_ln0 : 2
		layer4_out_V_9_ret : 1
		write_ln0 : 2
		layer4_out_V_10_ret : 1
		write_ln0 : 2
		layer4_out_V_11_ret : 1
		write_ln0 : 2
		layer4_out_V_12_ret : 1
		write_ln0 : 2
		layer4_out_V_13_ret : 1
		write_ln0 : 2
		layer4_out_V_14_ret : 1
		write_ln0 : 2
		layer4_out_V_15_ret : 1
		write_ln0 : 2
		layer4_out_V_16_ret : 1
		write_ln0 : 2
		layer4_out_V_17_ret : 1
		write_ln0 : 2
		layer4_out_V_18_ret : 1
		write_ln0 : 2
		layer4_out_V_19_ret : 1
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_pointwise_conv_1d_latency_cl_0_0_0_0_0_fu_214 |   165   | 291.885 |  18895  |   5865  |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   read   |             input_1_V_read_read_fu_68             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |               write_ln0_write_fu_74               |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_81               |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_88               |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_95               |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_102              |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_109              |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_116              |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_123              |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_130              |    0    |    0    |    0    |    0    |
|   write  |               write_ln0_write_fu_137              |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_144              |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_151              |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_158              |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_165              |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_172              |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_179              |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_186              |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_193              |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_200              |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_207              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |             layer4_out_V_0_ret_fu_220             |    0    |    0    |    0    |    0    |
|          |             layer4_out_V_1_ret_fu_225             |    0    |    0    |    0    |    0    |
|          |             layer4_out_V_2_ret_fu_230             |    0    |    0    |    0    |    0    |
|          |             layer4_out_V_3_ret_fu_235             |    0    |    0    |    0    |    0    |
|          |             layer4_out_V_4_ret_fu_240             |    0    |    0    |    0    |    0    |
|          |             layer4_out_V_5_ret_fu_245             |    0    |    0    |    0    |    0    |
|          |             layer4_out_V_6_ret_fu_250             |    0    |    0    |    0    |    0    |
|          |             layer4_out_V_7_ret_fu_255             |    0    |    0    |    0    |    0    |
|          |             layer4_out_V_8_ret_fu_260             |    0    |    0    |    0    |    0    |
|extractvalue|             layer4_out_V_9_ret_fu_265             |    0    |    0    |    0    |    0    |
|          |             layer4_out_V_10_ret_fu_270            |    0    |    0    |    0    |    0    |
|          |             layer4_out_V_11_ret_fu_275            |    0    |    0    |    0    |    0    |
|          |             layer4_out_V_12_ret_fu_280            |    0    |    0    |    0    |    0    |
|          |             layer4_out_V_13_ret_fu_285            |    0    |    0    |    0    |    0    |
|          |             layer4_out_V_14_ret_fu_290            |    0    |    0    |    0    |    0    |
|          |             layer4_out_V_15_ret_fu_295            |    0    |    0    |    0    |    0    |
|          |             layer4_out_V_16_ret_fu_300            |    0    |    0    |    0    |    0    |
|          |             layer4_out_V_17_ret_fu_305            |    0    |    0    |    0    |    0    |
|          |             layer4_out_V_18_ret_fu_310            |    0    |    0    |    0    |    0    |
|          |             layer4_out_V_19_ret_fu_315            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |   165   | 291.885 |  18895  |   5865  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|input_1_V_read_reg_320|   800  |
+----------------------+--------+
|         Total        |   800  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
| grp_pointwise_conv_1d_latency_cl_0_0_0_0_0_fu_214 |  p1  |   2  |  800 |  1600  ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |  1600  ||  1.769  ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   165  |   291  |  18895 |  5865  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   800  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   165  |   293  |  19695 |  5874  |
+-----------+--------+--------+--------+--------+
