

================================================================
== Vitis HLS Report for 'sparse_input'
================================================================
* Date:           Thu Jan 30 18:49:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        model_test_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.096 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_in_read = read i1200 @_ssdm_op_Read.ap_auto.i1200P0A, i1200 %x_in" [firmware/model_test.cpp:60]   --->   Operation 2 'read' 'x_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i1200 %x_in_read" [firmware/model_test.cpp:60]   --->   Operation 3 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.74ns)   --->   "%icmp_ln60 = icmp_eq  i12 %trunc_ln60, i12 0" [firmware/model_test.cpp:60]   --->   Operation 4 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 12, i32 23" [firmware/model_test.cpp:60]   --->   Operation 5 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 24, i32 35" [firmware/model_test.cpp:60]   --->   Operation 6 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 36, i32 47" [firmware/model_test.cpp:60]   --->   Operation 7 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 48, i32 59" [firmware/model_test.cpp:60]   --->   Operation 8 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 60, i32 71" [firmware/model_test.cpp:60]   --->   Operation 9 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 72, i32 83" [firmware/model_test.cpp:60]   --->   Operation 10 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 84, i32 95" [firmware/model_test.cpp:60]   --->   Operation 11 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 96, i32 107" [firmware/model_test.cpp:60]   --->   Operation 12 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 108, i32 119" [firmware/model_test.cpp:60]   --->   Operation 13 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 120, i32 131" [firmware/model_test.cpp:60]   --->   Operation 14 'partselect' 'tmp_9' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.29ns)   --->   "%select_ln83 = select i1 %icmp_ln60, i12 %tmp_s, i12 %trunc_ln60" [firmware/model_test.cpp:83]   --->   Operation 15 'select' 'select_ln83' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.27ns)   --->   "%select_ln83_1 = select i1 %icmp_ln60, i2 3, i2 2" [firmware/model_test.cpp:83]   --->   Operation 16 'select' 'select_ln83_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.27ns)   --->   "%select_ln83_2 = select i1 %icmp_ln60, i2 2, i2 1" [firmware/model_test.cpp:83]   --->   Operation 17 'select' 'select_ln83_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.29ns)   --->   "%select_ln83_3 = select i1 %icmp_ln60, i12 %tmp_1, i12 %tmp_s" [firmware/model_test.cpp:83]   --->   Operation 18 'select' 'select_ln83_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.27ns)   --->   "%select_ln83_4 = select i1 %icmp_ln60, i3 4, i3 3" [firmware/model_test.cpp:83]   --->   Operation 19 'select' 'select_ln83_4' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.29ns)   --->   "%select_ln83_5 = select i1 %icmp_ln60, i12 %tmp_2, i12 %tmp_1" [firmware/model_test.cpp:83]   --->   Operation 20 'select' 'select_ln83_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.27ns)   --->   "%select_ln83_6 = select i1 %icmp_ln60, i3 5, i3 4" [firmware/model_test.cpp:83]   --->   Operation 21 'select' 'select_ln83_6' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.29ns)   --->   "%select_ln83_7 = select i1 %icmp_ln60, i12 %tmp_3, i12 %tmp_2" [firmware/model_test.cpp:83]   --->   Operation 22 'select' 'select_ln83_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.27ns)   --->   "%select_ln83_8 = select i1 %icmp_ln60, i3 6, i3 5" [firmware/model_test.cpp:83]   --->   Operation 23 'select' 'select_ln83_8' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.29ns)   --->   "%select_ln83_9 = select i1 %icmp_ln60, i12 %tmp_4, i12 %tmp_3" [firmware/model_test.cpp:83]   --->   Operation 24 'select' 'select_ln83_9' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.29ns)   --->   "%select_ln83_10 = select i1 %icmp_ln60, i12 %tmp_5, i12 %tmp_4" [firmware/model_test.cpp:83]   --->   Operation 25 'select' 'select_ln83_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.35ns)   --->   "%select_ln83_11 = select i1 %icmp_ln60, i4 8, i4 7" [firmware/model_test.cpp:83]   --->   Operation 26 'select' 'select_ln83_11' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.29ns)   --->   "%select_ln83_12 = select i1 %icmp_ln60, i12 %tmp_6, i12 %tmp_5" [firmware/model_test.cpp:83]   --->   Operation 27 'select' 'select_ln83_12' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.35ns)   --->   "%select_ln83_13 = select i1 %icmp_ln60, i4 9, i4 8" [firmware/model_test.cpp:83]   --->   Operation 28 'select' 'select_ln83_13' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.29ns)   --->   "%select_ln83_14 = select i1 %icmp_ln60, i12 %tmp_7, i12 %tmp_6" [firmware/model_test.cpp:83]   --->   Operation 29 'select' 'select_ln83_14' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.35ns)   --->   "%select_ln83_15 = select i1 %icmp_ln60, i4 10, i4 9" [firmware/model_test.cpp:83]   --->   Operation 30 'select' 'select_ln83_15' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.29ns)   --->   "%select_ln83_16 = select i1 %icmp_ln60, i12 %tmp_8, i12 %tmp_7" [firmware/model_test.cpp:83]   --->   Operation 31 'select' 'select_ln83_16' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.35ns)   --->   "%select_ln83_17 = select i1 %icmp_ln60, i4 1, i4 10" [firmware/model_test.cpp:83]   --->   Operation 32 'select' 'select_ln83_17' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.29ns)   --->   "%select_ln83_18 = select i1 %icmp_ln60, i12 %tmp_9, i12 %tmp_8" [firmware/model_test.cpp:83]   --->   Operation 33 'select' 'select_ln83_18' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%newret = insertvalue i153 <undef>, i2 %select_ln83_2" [firmware/model_test.cpp:83]   --->   Operation 34 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i153 %newret, i2 %select_ln83_1" [firmware/model_test.cpp:83]   --->   Operation 35 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i153 %newret2, i3 %select_ln83_4" [firmware/model_test.cpp:83]   --->   Operation 36 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i153 %newret4, i3 %select_ln83_6" [firmware/model_test.cpp:83]   --->   Operation 37 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i153 %newret6, i3 %select_ln83_8" [firmware/model_test.cpp:83]   --->   Operation 38 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i153 %newret8, i2 %select_ln83_1" [firmware/model_test.cpp:83]   --->   Operation 39 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%newret3 = insertvalue i153 %newret1, i4 %select_ln83_11" [firmware/model_test.cpp:83]   --->   Operation 40 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%newret5 = insertvalue i153 %newret3, i4 %select_ln83_13" [firmware/model_test.cpp:83]   --->   Operation 41 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%newret7 = insertvalue i153 %newret5, i4 %select_ln83_15" [firmware/model_test.cpp:83]   --->   Operation 42 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%newret9 = insertvalue i153 %newret7, i2 %select_ln83_2" [firmware/model_test.cpp:83]   --->   Operation 43 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i153 %newret9, i4 %select_ln83_17" [firmware/model_test.cpp:83]   --->   Operation 44 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%newret11 = insertvalue i153 %newret10, i12 %select_ln83" [firmware/model_test.cpp:83]   --->   Operation 45 'insertvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%newret12 = insertvalue i153 %newret11, i12 %select_ln83_3" [firmware/model_test.cpp:83]   --->   Operation 46 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%newret13 = insertvalue i153 %newret12, i12 %select_ln83_5" [firmware/model_test.cpp:83]   --->   Operation 47 'insertvalue' 'newret13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%newret14 = insertvalue i153 %newret13, i12 %select_ln83_7" [firmware/model_test.cpp:83]   --->   Operation 48 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%newret15 = insertvalue i153 %newret14, i12 %select_ln83_9" [firmware/model_test.cpp:83]   --->   Operation 49 'insertvalue' 'newret15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%newret16 = insertvalue i153 %newret15, i12 %select_ln83_10" [firmware/model_test.cpp:83]   --->   Operation 50 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%newret17 = insertvalue i153 %newret16, i12 %select_ln83_12" [firmware/model_test.cpp:83]   --->   Operation 51 'insertvalue' 'newret17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%newret18 = insertvalue i153 %newret17, i12 %select_ln83_14" [firmware/model_test.cpp:83]   --->   Operation 52 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%newret19 = insertvalue i153 %newret18, i12 %select_ln83_16" [firmware/model_test.cpp:83]   --->   Operation 53 'insertvalue' 'newret19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%newret20 = insertvalue i153 %newret19, i12 %select_ln83_18" [firmware/model_test.cpp:83]   --->   Operation 54 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln83 = ret i153 %newret20" [firmware/model_test.cpp:83]   --->   Operation 55 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 1.096ns
The critical path consists of the following:
	wire read operation ('x_in_read', firmware/model_test.cpp:60) on port 'x_in' (firmware/model_test.cpp:60) [2]  (0.000 ns)
	'icmp' operation ('icmp_ln60', firmware/model_test.cpp:60) [4]  (0.745 ns)
	'select' operation ('select_ln83_11', firmware/model_test.cpp:83) [26]  (0.351 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
