
// Defines
--define USE_BW=1
--define XSIM
--define VERILATOR


// Directories
-i ${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/include
-i ${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/include
-i ${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/include
-i ${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/includes
-i ${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/includes
-i ${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/includes
-i ${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/includes
-i ${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/include/


// Files
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb2apbcomp/apb2apbcomp.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb2per/apb2per.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_adv_timer/rtl/adv_timer_apb_if.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_adv_timer/rtl/comparator.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_adv_timer/rtl/lut_4x4.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_adv_timer/rtl/out_filter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_adv_timer/rtl/up_down_counter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_adv_timer/rtl/input_stage.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_adv_timer/rtl/prescaler.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_adv_timer/rtl/apb_adv_timer.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_adv_timer/rtl/timer_cntrl.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_adv_timer/rtl/timer_module.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_fll_if/apb_fll_if.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_gpio/rtl/apb_gpio.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_i2cs/rtl/apb_i2cs.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_i2cs/rtl/apb_slv_interface.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_i2cs/rtl/FIFO_sync_256x8.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_i2cs/rtl/i2c_peripheral_interface.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_i2cs/rtl/i2c_peripheral_registers.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_i2cs/rtl/RAM_256x8_behavioral.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_node/src/apb_node.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_node/src/apb_node_wrap.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_timer_unit/rtl/apb_timer_unit.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_timer_unit/rtl/timer_unit.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_timer_unit/rtl/timer_unit_counter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/apb_timer_unit/rtl/timer_unit_counter_presc.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/axi_slice/src/axi_single_slice.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/axi_slice/src/axi_ar_buffer.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/axi_slice/src/axi_aw_buffer.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/axi_slice/src/axi_b_buffer.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/axi_slice/src/axi_r_buffer.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/axi_slice/src/axi_slice.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/axi_slice/src/axi_w_buffer.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/axi_slice/src/axi_slice_wrap.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_pkg.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu_div.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ff_one.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_popcnt.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_compressed_decoder.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_controller.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_decoder.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_int_controller.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ex_stage.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_hwloop_regs.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_if_stage.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_load_store_unit.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_mult.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_buffer.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_controller.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_aligner.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_sleep_unit.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_core.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_apu_disp.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_fifo.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_register_file_latch.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_sim_clock_gate.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/logint_dc_fifo_xbar/log_int_dc_slice.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/logint_dc_fifo_xbar/log_int_dc_slice_wrap.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/logint_dc_fifo_xbar/dc_data_buffer.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/logint_dc_fifo_xbar/dc_full_detector.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/logint_dc_fifo_xbar/dc_synchronizer.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/logint_dc_fifo_xbar/dc_token_ring_fifo_din.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/logint_dc_fifo_xbar/dc_token_ring_fifo_dout.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/logint_dc_fifo_xbar/dc_token_ring.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/tcdm_interconnect/src/tcdm_interconnect_pkg.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/tcdm_interconnect/src/addr_dec_resp_mux.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/tcdm_interconnect/src/amo_shim.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/tcdm_interconnect/src/xbar.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/tcdm_interconnect/src/clos_net.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/tcdm_interconnect/src/bfly_net.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/tcdm_interconnect/src/tcdm_interconnect.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_camera/rtl/camera_reg_if.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_camera/rtl/camera_if.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_core/rtl/core/udma_ch_addrgen.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_core/rtl/core/udma_arbiter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_core/rtl/core/udma_core.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_core/rtl/core/udma_stream_unit.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_core/rtl/common/udma_ctrl.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_core/rtl/common/udma_apb_if.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_core/rtl/common/io_clk_gen.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_core/rtl/common/io_event_counter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_core/rtl/common/io_generic_fifo.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_core/rtl/common/io_tx_fifo.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_core/rtl/common/io_tx_fifo_mark.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_core/rtl/common/io_tx_fifo_dc.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_core/rtl/common/io_shiftreg.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_core/rtl/common/udma_dc_fifo.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_core/rtl/common/udma_clkgen.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_core/rtl/common/udma_clk_div_cnt.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_external_per/rtl/udma_external_per_reg_if.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_external_per/rtl/udma_external_per_wrapper.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_external_per/rtl/udma_external_per_top.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_external_per/rtl/udma_traffic_gen_rx.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_external_per/rtl/udma_traffic_gen_tx.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_filter/rtl/udma_filter_au.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_filter/rtl/udma_filter_bincu.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_filter/rtl/udma_filter_rx_dataout.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_filter/rtl/udma_filter_tx_datafetch.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_filter/rtl/udma_filter_reg_if.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_filter/rtl/udma_filter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_i2c/rtl/udma_i2c_reg_if.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_i2c/rtl/udma_i2c_control.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_i2c/rtl/udma_i2c_top.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_i2s/rtl/i2s_clk_gen.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_i2s/rtl/i2s_rx_channel.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_i2s/rtl/i2s_tx_channel.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_i2s/rtl/i2s_ws_gen.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_i2s/rtl/i2s_clkws_gen.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_i2s/rtl/i2s_txrx.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_i2s/rtl/cic_top.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_i2s/rtl/cic_integrator.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_i2s/rtl/cic_comb.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_i2s/rtl/pdm_top.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_i2s/rtl/udma_i2s_reg_if.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_i2s/rtl/udma_i2s_top.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_qspi/rtl/udma_spim_reg_if.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_qspi/rtl/udma_spim_ctrl.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_qspi/rtl/udma_spim_txrx.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_qspi/rtl/udma_spim_top.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_sdio/rtl/sdio_crc7.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_sdio/rtl/sdio_crc16.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_sdio/rtl/sdio_txrx_cmd.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_sdio/rtl/sdio_txrx_data.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_sdio/rtl/sdio_txrx.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_sdio/rtl/udma_sdio_reg_if.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_sdio/rtl/udma_sdio_top.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_uart/rtl/udma_uart_reg_if.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_uart/rtl/udma_uart_top.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_uart/rtl/udma_uart_rx.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/udma/udma_uart/rtl/udma_uart_tx.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/binary_to_gray.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/cb_filter_pkg.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/cdc_2phase.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/clk_div.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/delta_counter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/ecc_pkg.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_tx.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/exp_backoff.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/fifo_v3.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/gray_to_binary.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/isochronous_spill_register.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/lfsr.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/lfsr_16bit.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/lfsr_8bit.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/mv_filter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/onehot_to_bin.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/plru_tree.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/popcount.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/rstgen_bypass.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/serial_deglitch.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/shift_reg.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/spill_register.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/stream_demux.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/stream_filter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/stream_intf.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/stream_join.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/stream_mux.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/sub_per_hash.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/sync.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/sync_wedge.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/unread.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/addr_decode.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/cb_filter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_2phase.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_gray.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/counter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/ecc_decode.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/ecc_encode.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/edge_detect.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/lzc.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/max_counter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/rstgen.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/stream_fifo.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/stream_xbar.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/fall_through_register.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/id_queue.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/stream_to_mem.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter_flushable.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/stream_omega_net.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/stream_register.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider_counter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/deprecated/find_first_one.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_LFSR_8bit.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/deprecated/prioarbiter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync_wedge.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/deprecated/rrarbiter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v2.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v1.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/edge_propagator.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_rx.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pad_functional.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clock_gating_async.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_clk_cells.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_pwr_cells.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/generic_memory.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/generic_rom.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_buffer.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clk_cells.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_pwr_cells.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_clk.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_sram.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_tech_cells_generic/src/tc_pwr.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/eFPGA_wrapper.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/A2_design.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/a2_math_unit.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_math_unit/rtl/bw_mac.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_math_unit/rtl/bw_multiplier.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_math_unit/rtl/mac_16bit.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_math_unit/rtl/mac_32bit.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_math_unit/rtl/mac_8bit.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_math_unit/rtl/mac_4bit.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_math_unit/rtl/mac_array.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_math_unit/rtl/math_block.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_math_unit/rtl/tpram_wrap.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/baud_generator.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/fcbaps.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/fcbclp.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/fcbfsr.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/fcbmic.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/fcbpif.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/fcbpmu.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/fcbrfu.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/fcbrfuwff.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/fcbrwf.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/fcbsmc.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/fcbssc.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/fcb.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/ql_generic_gates.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/registers.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/serializer_deserializer.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/spi_master_top.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/SPI_slave.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/qf_aff2.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/qf_dff.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/qf_rfm_f.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/qf_rfm.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/qf_rhw.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/qf_rwhwsc.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/qf_rw.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/efpga/ql_fcb/rtl/qf_sff.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/l2_tcdm_demux.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/lint_2_apb.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/lint_2_axi.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi64_2_lint32.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_write_ctrl.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/lint64_to_32.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Req_L2.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Resp_L2.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ArbitrationTree_L2.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Req_L2.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Resp_L2.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/MUX2_REQ_L2.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_1CH.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseBlock_L2.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseTree_L2.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RR_Flag_Req_L2.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/XBAR_L2.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Req_BRIDGE.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Resp_BRIDGE.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ArbitrationTree_BRIDGE.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Req_BRIDGE.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Resp_BRIDGE.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/MUX2_REQ_BRIDGE.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock1CH_BRIDGE.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseBlock_BRIDGE.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseTree_BRIDGE.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RR_Flag_Req_BRIDGE.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_pkg.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_intf.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_atop_filter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_burst_splitter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_cdc.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_cut.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_delayer.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_demux.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_id_prepend.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_isolate.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_join.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_lite_join.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_lite_mailbox.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_lite_regs.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_lite_to_apb.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_lite_to_axi.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_modify_address.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_mux.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_serializer.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_err_slv.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_dw_converter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_multicut.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_to_axi_lite.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_lite_xbar.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_axi/src/axi_xbar.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom_one_scratch.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_riscv_dbg/src/dm_pkg.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_riscv_dbg/src/dm_csrs.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_cdc.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_jtag.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_jtag_tap.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_riscv_dbg/src/dm_mem.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_riscv_dbg/src/dm_obi_top.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_riscv_dbg/src/dm_sba.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/vendor/pulp_platform_riscv_dbg/src/dm_top.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/pkg_soc_interconnect.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/lint_2_axi_wrap.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/contiguous_crossbar.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/interleaved_crossbar.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/tcdm_demux.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/boot_rom.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/l2_ram_multi_bank.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/lint_jtag_wrap.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/periph_bus_wrap.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/soc_clk_rst_gen.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/clk_and_control.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/soc_event_arbiter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/soc_event_generator.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/soc_event_queue.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/tcdm_error_slave.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/soc_interconnect.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/soc_interconnect_wrap.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/soc_peripherals.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/udma_subsystem/udma_subsystem.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/fc/fc_demux.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/fc/fc_subsystem.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/fc/fc_hwpe.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/fc/cv32e40p_fp_wrapper.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/components/apb_soc_ctrl.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/components/pulp_interfaces.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/efpga_subsystem/efpga_subsystem.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/efpga_subsystem/A2_fifo.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/efpga_subsystem/A2_fifo_ctl.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/efpga_subsystem/A2_fifo_ram.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/efpga_subsystem/tcdm_interface.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/efpga_subsystem/apbt1_interface.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/top/pad_control.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/top/safe_domain.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/top/soc_domain.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/top/core_v_mcu.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/clk_gen.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/soc/clk_gen.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/simulation/pPLL02F.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/simulation/core_v_mcu_sim_ram.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/simulation/sram512x64.v
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/simulation/top.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/simulation/top1_wrapper.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/simulation/a2_bootrom.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/rtl/core-v-mcu/components/freq_meter.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/tb/core_v_mcu_tb.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/tb/uartdpi/uartdpi.sv
${RTL_COREV_MCU}/.imports/core-v-mcu/tb/qspi_model/GD25Q128B.v
