#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x150e3fae0 .scope module, "tb_riscv_sc" "tb_riscv_sc" 2 4;
 .timescale -9 -9;
v0x150ea45e0_0 .var "clk", 0 0;
v0x150ea46f0_0 .var "start", 0 0;
S_0x150e3fc50 .scope module, "riscv_DUT" "SingleCycleCPU" 2 10, 3 13 0, S_0x150e3fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
L_0x150ea4e00 .functor AND 1, v0x150e9c7c0_0, L_0x150ea73d0, C4<1>, C4<1>;
L_0x150ea4ef0 .functor OR 1, L_0x150ea4e00, L_0x150ea4d20, C4<0>, C4<0>;
v0x150ea2b30_0 .net *"_ivl_1", 6 0, L_0x150ea4800;  1 drivers
v0x150ea2bf0_0 .net *"_ivl_11", 6 0, L_0x150ea4c00;  1 drivers
L_0x158088058 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x150ea2c90_0 .net/2u *"_ivl_12", 6 0, L_0x158088058;  1 drivers
v0x150ea2d40_0 .net *"_ivl_16", 0 0, L_0x150ea4e00;  1 drivers
L_0x158088010 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x150ea2df0_0 .net/2u *"_ivl_2", 6 0, L_0x158088010;  1 drivers
v0x150ea2ee0_0 .net *"_ivl_6", 31 0, L_0x150ea4940;  1 drivers
v0x150ea2f90_0 .net "alu_control", 3 0, v0x150e9b6d0_0;  1 drivers
v0x150ea3070_0 .net "alu_op", 1 0, v0x150e9c680_0;  1 drivers
v0x150ea3140_0 .net/s "alu_operand2", 31 0, L_0x150ea71f0;  1 drivers
v0x150ea3250_0 .net/s "alu_or_jal", 31 0, L_0x150ea7590;  1 drivers
v0x150ea3320_0 .net/s "alu_result", 31 0, v0x150e9b0d0_0;  1 drivers
v0x150ea33b0_0 .net "alu_src", 0 0, v0x150e9c730_0;  1 drivers
v0x150ea3480_0 .net "branch", 0 0, v0x150e9c7c0_0;  1 drivers
v0x150ea3510_0 .net "branch_inst", 0 0, L_0x150ea48a0;  1 drivers
v0x150ea35a0_0 .net/s "branch_target", 31 0, L_0x150ea7030;  1 drivers
v0x150ea3670_0 .net "clk", 0 0, v0x150ea45e0_0;  1 drivers
v0x150ea3700_0 .net/s "effective_imm", 31 0, L_0x150ea4ae0;  1 drivers
v0x150ea3890_0 .net/s "imm_gen_out", 31 0, v0x150e9e1f0_0;  1 drivers
v0x150ea3920_0 .net/s "imm_gen_out_shifted", 31 0, L_0x150ea6f90;  1 drivers
v0x150ea39b0_0 .net "instruction", 31 0, L_0x150ea5bf0;  1 drivers
v0x150ea3a40_0 .net "is_jal", 0 0, L_0x150ea4d20;  1 drivers
v0x150ea3ad0_0 .net "jump_sel", 0 0, L_0x150ea4ef0;  1 drivers
v0x150ea3b60_0 .net "mem_read", 0 0, v0x150e9c920_0;  1 drivers
v0x150ea3c30_0 .net/s "mem_read_data", 31 0, v0x150e9dc20_0;  1 drivers
v0x150ea3d00_0 .net "mem_to_reg", 0 0, v0x150e9caa0_0;  1 drivers
v0x150ea3dd0_0 .net "mem_write", 0 0, v0x150e9ca00_0;  1 drivers
v0x150ea3ea0_0 .net "pc_current", 31 0, v0x150ea0840_0;  1 drivers
v0x150ea3fb0_0 .net "pc_next", 31 0, L_0x150ea70d0;  1 drivers
v0x150ea4040_0 .net "pc_plus4", 31 0, L_0x150ea5060;  1 drivers
v0x150ea40d0_0 .net "read_data1", 31 0, L_0x150ea62d0;  1 drivers
v0x150ea4160_0 .net "read_data2", 31 0, L_0x150ea6880;  1 drivers
v0x150ea41f0_0 .net "reg_write", 0 0, v0x150e9cbf0_0;  1 drivers
v0x150ea42c0_0 .net "start", 0 0, v0x150ea46f0_0;  1 drivers
v0x150ea3790_0 .net "write_data", 31 0, L_0x150ea74f0;  1 drivers
v0x150ea4550_0 .net "zero_flag", 0 0, L_0x150ea73d0;  1 drivers
L_0x150ea4800 .part L_0x150ea5bf0, 0, 7;
L_0x150ea48a0 .cmp/eq 7, L_0x150ea4800, L_0x158088010;
L_0x150ea4940 .functor MUXZ 32, L_0x150ea6f90, v0x150e9e1f0_0, L_0x150ea4d20, C4<>;
L_0x150ea4ae0 .functor MUXZ 32, L_0x150ea4940, v0x150e9e1f0_0, L_0x150ea48a0, C4<>;
L_0x150ea4c00 .part L_0x150ea5bf0, 0, 7;
L_0x150ea4d20 .cmp/eq 7, L_0x150ea4c00, L_0x158088058;
L_0x150ea5d10 .part L_0x150ea5bf0, 0, 7;
L_0x150ea5df0 .part L_0x150ea5bf0, 12, 3;
L_0x150ea6a20 .part L_0x150ea5bf0, 15, 5;
L_0x150ea6c10 .part L_0x150ea5bf0, 20, 5;
L_0x150ea6cb0 .part L_0x150ea5bf0, 7, 5;
L_0x150ea7290 .part L_0x150ea5bf0, 30, 1;
L_0x150ea7330 .part L_0x150ea5bf0, 12, 3;
S_0x150e225c0 .scope module, "m_ALU" "ALU" 3 134, 4 1 0, S_0x150e3fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUCtl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "zero";
P_0x150e17780 .param/l "ADD" 1 4 8, C4<0010>;
P_0x150e177c0 .param/l "AND" 1 4 10, C4<0000>;
P_0x150e17800 .param/l "CTZ" 1 4 14, C4<1010>;
P_0x150e17840 .param/l "OR" 1 4 11, C4<0001>;
P_0x150e17880 .param/l "SLL" 1 4 13, C4<1000>;
P_0x150e178c0 .param/l "SLT" 1 4 12, C4<0111>;
P_0x150e17900 .param/l "SUB" 1 4 9, C4<0110>;
v0x150e9af60_0 .net/s "A", 31 0, L_0x150ea62d0;  alias, 1 drivers
v0x150e9b020_0 .net "ALUCtl", 3 0, v0x150e9b6d0_0;  alias, 1 drivers
v0x150e9b0d0_0 .var/s "ALUOut", 31 0;
v0x150e9b190_0 .net/s "B", 31 0, L_0x150ea71f0;  alias, 1 drivers
L_0x1580884d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150e9b240_0 .net/2u *"_ivl_0", 31 0, L_0x1580884d8;  1 drivers
v0x150e9b330_0 .net "zero", 0 0, L_0x150ea73d0;  alias, 1 drivers
E_0x150e46820 .event anyedge, v0x150e9b020_0, v0x150e9af60_0, v0x150e9b190_0;
L_0x150ea73d0 .cmp/eq 32, v0x150e9b0d0_0, L_0x1580884d8;
S_0x150e22730 .scope function.vec4.s32, "countTrailingZeros" "countTrailingZeros" 4 32, 4 32 0, S_0x150e225c0;
 .timescale 0 0;
; Variable countTrailingZeros is vec4 return value of scope S_0x150e22730
v0x150e9adf0_0 .var/i "i", 31 0;
v0x150e9aea0_0 .var "val", 31 0;
TD_tb_riscv_sc.riscv_DUT.m_ALU.countTrailingZeros ;
    %pushi/vec4 32, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to countTrailingZeros (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150e9adf0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x150e9adf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x150e9aea0_0;
    %load/vec4 v0x150e9adf0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %retload/vec4 0; Load countTrailingZeros (draw_signal_vec4)
    %pushi/vec4 32, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x150e9adf0_0;
    %ret/vec4 0, 0, 32;  Assign to countTrailingZeros (store_vec4_to_lval)
T_0.2 ;
    %load/vec4 v0x150e9adf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x150e9adf0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x150e9b450 .scope module, "m_ALUCtrl" "ALUCtrl" 3 126, 5 1 0, S_0x150e3fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 1 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 4 "ALUCtl";
v0x150e9b6d0_0 .var "ALUCtl", 3 0;
v0x150e9b780_0 .net "ALUOp", 1 0, v0x150e9c680_0;  alias, 1 drivers
v0x150e9b820_0 .net "funct3", 2 0, L_0x150ea7330;  1 drivers
v0x150e9b8e0_0 .net "funct7", 0 0, L_0x150ea7290;  1 drivers
E_0x150e9b670 .event anyedge, v0x150e9b780_0, v0x150e9b820_0, v0x150e9b8e0_0;
S_0x150e9b9e0 .scope module, "m_Adder_1" "Adder" 3 52, 6 1 0, S_0x150e3fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0x150e9bc10_0 .net/s "a", 31 0, v0x150ea0840_0;  alias, 1 drivers
L_0x1580880a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x150e9bcc0_0 .net/s "b", 31 0, L_0x1580880a0;  1 drivers
v0x150e9bd70_0 .net/s "sum", 31 0, L_0x150ea5060;  alias, 1 drivers
L_0x150ea5060 .arith/sum 32, v0x150ea0840_0, L_0x1580880a0;
S_0x150e9be80 .scope module, "m_Adder_2" "Adder" 3 102, 6 1 0, S_0x150e3fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0x150e9c090_0 .net/s "a", 31 0, v0x150ea0840_0;  alias, 1 drivers
v0x150e9c160_0 .net/s "b", 31 0, L_0x150ea4ae0;  alias, 1 drivers
v0x150e9c200_0 .net/s "sum", 31 0, L_0x150ea7030;  alias, 1 drivers
L_0x150ea7030 .arith/sum 32, v0x150ea0840_0, L_0x150ea4ae0;
S_0x150e9c310 .scope module, "m_Control" "Control" 3 65, 7 1 0, S_0x150e3fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "memRead";
    .port_info 4 /OUTPUT 1 "memtoReg";
    .port_info 5 /OUTPUT 2 "ALUOp";
    .port_info 6 /OUTPUT 1 "memWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "regWrite";
v0x150e9c680_0 .var "ALUOp", 1 0;
v0x150e9c730_0 .var "ALUSrc", 0 0;
v0x150e9c7c0_0 .var "branch", 0 0;
v0x150e9c870_0 .net "funct3", 2 0, L_0x150ea5df0;  1 drivers
v0x150e9c920_0 .var "memRead", 0 0;
v0x150e9ca00_0 .var "memWrite", 0 0;
v0x150e9caa0_0 .var "memtoReg", 0 0;
v0x150e9cb40_0 .net "opcode", 6 0, L_0x150ea5d10;  1 drivers
v0x150e9cbf0_0 .var "regWrite", 0 0;
E_0x150e9c640 .event anyedge, v0x150e9cb40_0, v0x150e9c870_0;
S_0x150e9cdd0 .scope module, "m_DataMemory" "DataMemory" 3 143, 8 1 0, S_0x150e3fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "memWrite";
    .port_info 3 /INPUT 1 "memRead";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 32 "writeData";
    .port_info 6 /OUTPUT 32 "readData";
v0x150e9d090_0 .net "address", 31 0, v0x150e9b0d0_0;  alias, 1 drivers
v0x150e9d160_0 .net "clk", 0 0, v0x150ea45e0_0;  alias, 1 drivers
v0x150e9d1f0 .array "data_memory", 0 127, 7 0;
v0x150e9daa0_0 .net "memRead", 0 0, v0x150e9c920_0;  alias, 1 drivers
v0x150e9db50_0 .net "memWrite", 0 0, v0x150e9ca00_0;  alias, 1 drivers
v0x150e9dc20_0 .var "readData", 31 0;
v0x150e9dcb0_0 .net "rst", 0 0, v0x150ea46f0_0;  alias, 1 drivers
v0x150e9dd50_0 .net "writeData", 31 0, L_0x150ea6880;  alias, 1 drivers
v0x150e9d1f0_0 .array/port v0x150e9d1f0, 0;
v0x150e9d1f0_1 .array/port v0x150e9d1f0, 1;
E_0x150e9cff0/0 .event anyedge, v0x150e9c920_0, v0x150e9b0d0_0, v0x150e9d1f0_0, v0x150e9d1f0_1;
v0x150e9d1f0_2 .array/port v0x150e9d1f0, 2;
v0x150e9d1f0_3 .array/port v0x150e9d1f0, 3;
v0x150e9d1f0_4 .array/port v0x150e9d1f0, 4;
v0x150e9d1f0_5 .array/port v0x150e9d1f0, 5;
E_0x150e9cff0/1 .event anyedge, v0x150e9d1f0_2, v0x150e9d1f0_3, v0x150e9d1f0_4, v0x150e9d1f0_5;
v0x150e9d1f0_6 .array/port v0x150e9d1f0, 6;
v0x150e9d1f0_7 .array/port v0x150e9d1f0, 7;
v0x150e9d1f0_8 .array/port v0x150e9d1f0, 8;
v0x150e9d1f0_9 .array/port v0x150e9d1f0, 9;
E_0x150e9cff0/2 .event anyedge, v0x150e9d1f0_6, v0x150e9d1f0_7, v0x150e9d1f0_8, v0x150e9d1f0_9;
v0x150e9d1f0_10 .array/port v0x150e9d1f0, 10;
v0x150e9d1f0_11 .array/port v0x150e9d1f0, 11;
v0x150e9d1f0_12 .array/port v0x150e9d1f0, 12;
v0x150e9d1f0_13 .array/port v0x150e9d1f0, 13;
E_0x150e9cff0/3 .event anyedge, v0x150e9d1f0_10, v0x150e9d1f0_11, v0x150e9d1f0_12, v0x150e9d1f0_13;
v0x150e9d1f0_14 .array/port v0x150e9d1f0, 14;
v0x150e9d1f0_15 .array/port v0x150e9d1f0, 15;
v0x150e9d1f0_16 .array/port v0x150e9d1f0, 16;
v0x150e9d1f0_17 .array/port v0x150e9d1f0, 17;
E_0x150e9cff0/4 .event anyedge, v0x150e9d1f0_14, v0x150e9d1f0_15, v0x150e9d1f0_16, v0x150e9d1f0_17;
v0x150e9d1f0_18 .array/port v0x150e9d1f0, 18;
v0x150e9d1f0_19 .array/port v0x150e9d1f0, 19;
v0x150e9d1f0_20 .array/port v0x150e9d1f0, 20;
v0x150e9d1f0_21 .array/port v0x150e9d1f0, 21;
E_0x150e9cff0/5 .event anyedge, v0x150e9d1f0_18, v0x150e9d1f0_19, v0x150e9d1f0_20, v0x150e9d1f0_21;
v0x150e9d1f0_22 .array/port v0x150e9d1f0, 22;
v0x150e9d1f0_23 .array/port v0x150e9d1f0, 23;
v0x150e9d1f0_24 .array/port v0x150e9d1f0, 24;
v0x150e9d1f0_25 .array/port v0x150e9d1f0, 25;
E_0x150e9cff0/6 .event anyedge, v0x150e9d1f0_22, v0x150e9d1f0_23, v0x150e9d1f0_24, v0x150e9d1f0_25;
v0x150e9d1f0_26 .array/port v0x150e9d1f0, 26;
v0x150e9d1f0_27 .array/port v0x150e9d1f0, 27;
v0x150e9d1f0_28 .array/port v0x150e9d1f0, 28;
v0x150e9d1f0_29 .array/port v0x150e9d1f0, 29;
E_0x150e9cff0/7 .event anyedge, v0x150e9d1f0_26, v0x150e9d1f0_27, v0x150e9d1f0_28, v0x150e9d1f0_29;
v0x150e9d1f0_30 .array/port v0x150e9d1f0, 30;
v0x150e9d1f0_31 .array/port v0x150e9d1f0, 31;
v0x150e9d1f0_32 .array/port v0x150e9d1f0, 32;
v0x150e9d1f0_33 .array/port v0x150e9d1f0, 33;
E_0x150e9cff0/8 .event anyedge, v0x150e9d1f0_30, v0x150e9d1f0_31, v0x150e9d1f0_32, v0x150e9d1f0_33;
v0x150e9d1f0_34 .array/port v0x150e9d1f0, 34;
v0x150e9d1f0_35 .array/port v0x150e9d1f0, 35;
v0x150e9d1f0_36 .array/port v0x150e9d1f0, 36;
v0x150e9d1f0_37 .array/port v0x150e9d1f0, 37;
E_0x150e9cff0/9 .event anyedge, v0x150e9d1f0_34, v0x150e9d1f0_35, v0x150e9d1f0_36, v0x150e9d1f0_37;
v0x150e9d1f0_38 .array/port v0x150e9d1f0, 38;
v0x150e9d1f0_39 .array/port v0x150e9d1f0, 39;
v0x150e9d1f0_40 .array/port v0x150e9d1f0, 40;
v0x150e9d1f0_41 .array/port v0x150e9d1f0, 41;
E_0x150e9cff0/10 .event anyedge, v0x150e9d1f0_38, v0x150e9d1f0_39, v0x150e9d1f0_40, v0x150e9d1f0_41;
v0x150e9d1f0_42 .array/port v0x150e9d1f0, 42;
v0x150e9d1f0_43 .array/port v0x150e9d1f0, 43;
v0x150e9d1f0_44 .array/port v0x150e9d1f0, 44;
v0x150e9d1f0_45 .array/port v0x150e9d1f0, 45;
E_0x150e9cff0/11 .event anyedge, v0x150e9d1f0_42, v0x150e9d1f0_43, v0x150e9d1f0_44, v0x150e9d1f0_45;
v0x150e9d1f0_46 .array/port v0x150e9d1f0, 46;
v0x150e9d1f0_47 .array/port v0x150e9d1f0, 47;
v0x150e9d1f0_48 .array/port v0x150e9d1f0, 48;
v0x150e9d1f0_49 .array/port v0x150e9d1f0, 49;
E_0x150e9cff0/12 .event anyedge, v0x150e9d1f0_46, v0x150e9d1f0_47, v0x150e9d1f0_48, v0x150e9d1f0_49;
v0x150e9d1f0_50 .array/port v0x150e9d1f0, 50;
v0x150e9d1f0_51 .array/port v0x150e9d1f0, 51;
v0x150e9d1f0_52 .array/port v0x150e9d1f0, 52;
v0x150e9d1f0_53 .array/port v0x150e9d1f0, 53;
E_0x150e9cff0/13 .event anyedge, v0x150e9d1f0_50, v0x150e9d1f0_51, v0x150e9d1f0_52, v0x150e9d1f0_53;
v0x150e9d1f0_54 .array/port v0x150e9d1f0, 54;
v0x150e9d1f0_55 .array/port v0x150e9d1f0, 55;
v0x150e9d1f0_56 .array/port v0x150e9d1f0, 56;
v0x150e9d1f0_57 .array/port v0x150e9d1f0, 57;
E_0x150e9cff0/14 .event anyedge, v0x150e9d1f0_54, v0x150e9d1f0_55, v0x150e9d1f0_56, v0x150e9d1f0_57;
v0x150e9d1f0_58 .array/port v0x150e9d1f0, 58;
v0x150e9d1f0_59 .array/port v0x150e9d1f0, 59;
v0x150e9d1f0_60 .array/port v0x150e9d1f0, 60;
v0x150e9d1f0_61 .array/port v0x150e9d1f0, 61;
E_0x150e9cff0/15 .event anyedge, v0x150e9d1f0_58, v0x150e9d1f0_59, v0x150e9d1f0_60, v0x150e9d1f0_61;
v0x150e9d1f0_62 .array/port v0x150e9d1f0, 62;
v0x150e9d1f0_63 .array/port v0x150e9d1f0, 63;
v0x150e9d1f0_64 .array/port v0x150e9d1f0, 64;
v0x150e9d1f0_65 .array/port v0x150e9d1f0, 65;
E_0x150e9cff0/16 .event anyedge, v0x150e9d1f0_62, v0x150e9d1f0_63, v0x150e9d1f0_64, v0x150e9d1f0_65;
v0x150e9d1f0_66 .array/port v0x150e9d1f0, 66;
v0x150e9d1f0_67 .array/port v0x150e9d1f0, 67;
v0x150e9d1f0_68 .array/port v0x150e9d1f0, 68;
v0x150e9d1f0_69 .array/port v0x150e9d1f0, 69;
E_0x150e9cff0/17 .event anyedge, v0x150e9d1f0_66, v0x150e9d1f0_67, v0x150e9d1f0_68, v0x150e9d1f0_69;
v0x150e9d1f0_70 .array/port v0x150e9d1f0, 70;
v0x150e9d1f0_71 .array/port v0x150e9d1f0, 71;
v0x150e9d1f0_72 .array/port v0x150e9d1f0, 72;
v0x150e9d1f0_73 .array/port v0x150e9d1f0, 73;
E_0x150e9cff0/18 .event anyedge, v0x150e9d1f0_70, v0x150e9d1f0_71, v0x150e9d1f0_72, v0x150e9d1f0_73;
v0x150e9d1f0_74 .array/port v0x150e9d1f0, 74;
v0x150e9d1f0_75 .array/port v0x150e9d1f0, 75;
v0x150e9d1f0_76 .array/port v0x150e9d1f0, 76;
v0x150e9d1f0_77 .array/port v0x150e9d1f0, 77;
E_0x150e9cff0/19 .event anyedge, v0x150e9d1f0_74, v0x150e9d1f0_75, v0x150e9d1f0_76, v0x150e9d1f0_77;
v0x150e9d1f0_78 .array/port v0x150e9d1f0, 78;
v0x150e9d1f0_79 .array/port v0x150e9d1f0, 79;
v0x150e9d1f0_80 .array/port v0x150e9d1f0, 80;
v0x150e9d1f0_81 .array/port v0x150e9d1f0, 81;
E_0x150e9cff0/20 .event anyedge, v0x150e9d1f0_78, v0x150e9d1f0_79, v0x150e9d1f0_80, v0x150e9d1f0_81;
v0x150e9d1f0_82 .array/port v0x150e9d1f0, 82;
v0x150e9d1f0_83 .array/port v0x150e9d1f0, 83;
v0x150e9d1f0_84 .array/port v0x150e9d1f0, 84;
v0x150e9d1f0_85 .array/port v0x150e9d1f0, 85;
E_0x150e9cff0/21 .event anyedge, v0x150e9d1f0_82, v0x150e9d1f0_83, v0x150e9d1f0_84, v0x150e9d1f0_85;
v0x150e9d1f0_86 .array/port v0x150e9d1f0, 86;
v0x150e9d1f0_87 .array/port v0x150e9d1f0, 87;
v0x150e9d1f0_88 .array/port v0x150e9d1f0, 88;
v0x150e9d1f0_89 .array/port v0x150e9d1f0, 89;
E_0x150e9cff0/22 .event anyedge, v0x150e9d1f0_86, v0x150e9d1f0_87, v0x150e9d1f0_88, v0x150e9d1f0_89;
v0x150e9d1f0_90 .array/port v0x150e9d1f0, 90;
v0x150e9d1f0_91 .array/port v0x150e9d1f0, 91;
v0x150e9d1f0_92 .array/port v0x150e9d1f0, 92;
v0x150e9d1f0_93 .array/port v0x150e9d1f0, 93;
E_0x150e9cff0/23 .event anyedge, v0x150e9d1f0_90, v0x150e9d1f0_91, v0x150e9d1f0_92, v0x150e9d1f0_93;
v0x150e9d1f0_94 .array/port v0x150e9d1f0, 94;
v0x150e9d1f0_95 .array/port v0x150e9d1f0, 95;
v0x150e9d1f0_96 .array/port v0x150e9d1f0, 96;
v0x150e9d1f0_97 .array/port v0x150e9d1f0, 97;
E_0x150e9cff0/24 .event anyedge, v0x150e9d1f0_94, v0x150e9d1f0_95, v0x150e9d1f0_96, v0x150e9d1f0_97;
v0x150e9d1f0_98 .array/port v0x150e9d1f0, 98;
v0x150e9d1f0_99 .array/port v0x150e9d1f0, 99;
v0x150e9d1f0_100 .array/port v0x150e9d1f0, 100;
v0x150e9d1f0_101 .array/port v0x150e9d1f0, 101;
E_0x150e9cff0/25 .event anyedge, v0x150e9d1f0_98, v0x150e9d1f0_99, v0x150e9d1f0_100, v0x150e9d1f0_101;
v0x150e9d1f0_102 .array/port v0x150e9d1f0, 102;
v0x150e9d1f0_103 .array/port v0x150e9d1f0, 103;
v0x150e9d1f0_104 .array/port v0x150e9d1f0, 104;
v0x150e9d1f0_105 .array/port v0x150e9d1f0, 105;
E_0x150e9cff0/26 .event anyedge, v0x150e9d1f0_102, v0x150e9d1f0_103, v0x150e9d1f0_104, v0x150e9d1f0_105;
v0x150e9d1f0_106 .array/port v0x150e9d1f0, 106;
v0x150e9d1f0_107 .array/port v0x150e9d1f0, 107;
v0x150e9d1f0_108 .array/port v0x150e9d1f0, 108;
v0x150e9d1f0_109 .array/port v0x150e9d1f0, 109;
E_0x150e9cff0/27 .event anyedge, v0x150e9d1f0_106, v0x150e9d1f0_107, v0x150e9d1f0_108, v0x150e9d1f0_109;
v0x150e9d1f0_110 .array/port v0x150e9d1f0, 110;
v0x150e9d1f0_111 .array/port v0x150e9d1f0, 111;
v0x150e9d1f0_112 .array/port v0x150e9d1f0, 112;
v0x150e9d1f0_113 .array/port v0x150e9d1f0, 113;
E_0x150e9cff0/28 .event anyedge, v0x150e9d1f0_110, v0x150e9d1f0_111, v0x150e9d1f0_112, v0x150e9d1f0_113;
v0x150e9d1f0_114 .array/port v0x150e9d1f0, 114;
v0x150e9d1f0_115 .array/port v0x150e9d1f0, 115;
v0x150e9d1f0_116 .array/port v0x150e9d1f0, 116;
v0x150e9d1f0_117 .array/port v0x150e9d1f0, 117;
E_0x150e9cff0/29 .event anyedge, v0x150e9d1f0_114, v0x150e9d1f0_115, v0x150e9d1f0_116, v0x150e9d1f0_117;
v0x150e9d1f0_118 .array/port v0x150e9d1f0, 118;
v0x150e9d1f0_119 .array/port v0x150e9d1f0, 119;
v0x150e9d1f0_120 .array/port v0x150e9d1f0, 120;
v0x150e9d1f0_121 .array/port v0x150e9d1f0, 121;
E_0x150e9cff0/30 .event anyedge, v0x150e9d1f0_118, v0x150e9d1f0_119, v0x150e9d1f0_120, v0x150e9d1f0_121;
v0x150e9d1f0_122 .array/port v0x150e9d1f0, 122;
v0x150e9d1f0_123 .array/port v0x150e9d1f0, 123;
v0x150e9d1f0_124 .array/port v0x150e9d1f0, 124;
v0x150e9d1f0_125 .array/port v0x150e9d1f0, 125;
E_0x150e9cff0/31 .event anyedge, v0x150e9d1f0_122, v0x150e9d1f0_123, v0x150e9d1f0_124, v0x150e9d1f0_125;
v0x150e9d1f0_126 .array/port v0x150e9d1f0, 126;
v0x150e9d1f0_127 .array/port v0x150e9d1f0, 127;
E_0x150e9cff0/32 .event anyedge, v0x150e9d1f0_126, v0x150e9d1f0_127;
E_0x150e9cff0 .event/or E_0x150e9cff0/0, E_0x150e9cff0/1, E_0x150e9cff0/2, E_0x150e9cff0/3, E_0x150e9cff0/4, E_0x150e9cff0/5, E_0x150e9cff0/6, E_0x150e9cff0/7, E_0x150e9cff0/8, E_0x150e9cff0/9, E_0x150e9cff0/10, E_0x150e9cff0/11, E_0x150e9cff0/12, E_0x150e9cff0/13, E_0x150e9cff0/14, E_0x150e9cff0/15, E_0x150e9cff0/16, E_0x150e9cff0/17, E_0x150e9cff0/18, E_0x150e9cff0/19, E_0x150e9cff0/20, E_0x150e9cff0/21, E_0x150e9cff0/22, E_0x150e9cff0/23, E_0x150e9cff0/24, E_0x150e9cff0/25, E_0x150e9cff0/26, E_0x150e9cff0/27, E_0x150e9cff0/28, E_0x150e9cff0/29, E_0x150e9cff0/30, E_0x150e9cff0/31, E_0x150e9cff0/32;
E_0x150e9d040 .event posedge, v0x150e9d160_0;
S_0x150e9deb0 .scope module, "m_ImmGen" "ImmGen" 3 91, 9 1 0, S_0x150e3fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /OUTPUT 32 "imm";
P_0x150e9c9b0 .param/l "Width" 0 9 1, +C4<00000000000000000000000000100000>;
v0x150e9e1f0_0 .var/s "imm", 31 0;
v0x150e9e2b0_0 .net "inst", 31 0, L_0x150ea5bf0;  alias, 1 drivers
v0x150e9e350_0 .net "opcode", 6 0, L_0x150ea6d50;  1 drivers
E_0x150e9e190 .event anyedge, v0x150e9e350_0, v0x150e9e2b0_0;
L_0x150ea6d50 .part L_0x150ea5bf0, 0, 7;
S_0x150e9e3e0 .scope module, "m_InstMem" "InstructionMemory" 3 59, 10 1 0, S_0x150e3fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "readAddr";
    .port_info 1 /OUTPUT 32 "inst";
L_0x1580880e8 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x150e9e5d0_0 .net/2u *"_ivl_0", 31 0, L_0x1580880e8;  1 drivers
L_0x158088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x150e9e680_0 .net/2u *"_ivl_10", 31 0, L_0x158088178;  1 drivers
v0x150e9e730_0 .net *"_ivl_12", 31 0, L_0x150ea5400;  1 drivers
v0x150e9e7f0_0 .net *"_ivl_14", 7 0, L_0x150ea5640;  1 drivers
L_0x1580881c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x150e9e8a0_0 .net/2u *"_ivl_16", 31 0, L_0x1580881c0;  1 drivers
v0x150e9e990_0 .net *"_ivl_18", 31 0, L_0x150ea56e0;  1 drivers
v0x150e9ea40_0 .net *"_ivl_2", 0 0, L_0x150ea51e0;  1 drivers
v0x150e9eae0_0 .net *"_ivl_20", 7 0, L_0x150ea57e0;  1 drivers
L_0x158088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x150e9eb90_0 .net/2u *"_ivl_22", 31 0, L_0x158088208;  1 drivers
v0x150e9eca0_0 .net *"_ivl_24", 31 0, L_0x150ea58c0;  1 drivers
v0x150e9ed50_0 .net *"_ivl_26", 31 0, L_0x150ea5a00;  1 drivers
L_0x158088130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150e9ee00_0 .net/2u *"_ivl_4", 31 0, L_0x158088130;  1 drivers
v0x150e9eeb0_0 .net *"_ivl_6", 7 0, L_0x150ea52c0;  1 drivers
v0x150e9ef60_0 .net *"_ivl_8", 7 0, L_0x150ea5360;  1 drivers
v0x150e9f010_0 .net "inst", 31 0, L_0x150ea5bf0;  alias, 1 drivers
v0x150e9f0d0 .array "insts", 0 127, 7 0;
v0x150e9f160_0 .net "readAddr", 31 0, v0x150ea0840_0;  alias, 1 drivers
L_0x150ea51e0 .cmp/ge 32, v0x150ea0840_0, L_0x1580880e8;
L_0x150ea52c0 .array/port v0x150e9f0d0, v0x150ea0840_0;
L_0x150ea5360 .array/port v0x150e9f0d0, L_0x150ea5400;
L_0x150ea5400 .arith/sum 32, v0x150ea0840_0, L_0x158088178;
L_0x150ea5640 .array/port v0x150e9f0d0, L_0x150ea56e0;
L_0x150ea56e0 .arith/sum 32, v0x150ea0840_0, L_0x1580881c0;
L_0x150ea57e0 .array/port v0x150e9f0d0, L_0x150ea58c0;
L_0x150ea58c0 .arith/sum 32, v0x150ea0840_0, L_0x158088208;
L_0x150ea5a00 .concat [ 8 8 8 8], L_0x150ea57e0, L_0x150ea5640, L_0x150ea5360, L_0x150ea52c0;
L_0x150ea5bf0 .functor MUXZ 32, L_0x150ea5a00, L_0x158088130, L_0x150ea51e0, C4<>;
S_0x150e9f330 .scope module, "m_Mux_ALU" "Mux2to1" 3 118, 11 1 0, S_0x150e3fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "s0";
    .port_info 2 /INPUT 32 "s1";
    .port_info 3 /OUTPUT 32 "out";
P_0x150e9c4d0 .param/l "size" 0 11 2, +C4<00000000000000000000000000100000>;
v0x150e9f640_0 .net/s "out", 31 0, L_0x150ea71f0;  alias, 1 drivers
v0x150e9f6f0_0 .net/s "s0", 31 0, L_0x150ea6880;  alias, 1 drivers
v0x150e9f780_0 .net/s "s1", 31 0, v0x150e9e1f0_0;  alias, 1 drivers
v0x150e9f810_0 .net "sel", 0 0, v0x150e9c730_0;  alias, 1 drivers
L_0x150ea71f0 .functor MUXZ 32, L_0x150ea6880, v0x150e9e1f0_0, v0x150e9c730_0, C4<>;
S_0x150e9f8d0 .scope module, "m_Mux_PC" "Mux2to1" 3 110, 11 1 0, S_0x150e3fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "s0";
    .port_info 2 /INPUT 32 "s1";
    .port_info 3 /OUTPUT 32 "out";
P_0x150e9fa90 .param/l "size" 0 11 2, +C4<00000000000000000000000000100000>;
v0x150e9fc10_0 .net/s "out", 31 0, L_0x150ea70d0;  alias, 1 drivers
v0x150e9fcd0_0 .net/s "s0", 31 0, L_0x150ea5060;  alias, 1 drivers
v0x150e9fd70_0 .net/s "s1", 31 0, L_0x150ea7030;  alias, 1 drivers
v0x150e9fe00_0 .net "sel", 0 0, L_0x150ea4ef0;  alias, 1 drivers
L_0x150ea70d0 .functor MUXZ 32, L_0x150ea5060, L_0x150ea7030, L_0x150ea4ef0, C4<>;
S_0x150e9fec0 .scope module, "m_Mux_WriteData" "Mux2to1" 3 154, 11 1 0, S_0x150e3fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "s0";
    .port_info 2 /INPUT 32 "s1";
    .port_info 3 /OUTPUT 32 "out";
P_0x150ea0080 .param/l "size" 0 11 2, +C4<00000000000000000000000000100000>;
v0x150ea0200_0 .net/s "out", 31 0, L_0x150ea74f0;  alias, 1 drivers
v0x150ea02c0_0 .net/s "s0", 31 0, L_0x150ea7590;  alias, 1 drivers
v0x150ea0360_0 .net/s "s1", 31 0, v0x150e9dc20_0;  alias, 1 drivers
v0x150ea03f0_0 .net "sel", 0 0, v0x150e9caa0_0;  alias, 1 drivers
L_0x150ea74f0 .functor MUXZ 32, L_0x150ea7590, v0x150e9dc20_0, v0x150e9caa0_0, C4<>;
S_0x150ea04b0 .scope module, "m_PC" "PC" 3 44, 12 1 0, S_0x150e3fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /OUTPUT 32 "pc_o";
v0x150ea06d0_0 .net "clk", 0 0, v0x150ea45e0_0;  alias, 1 drivers
v0x150ea0790_0 .net "pc_i", 31 0, L_0x150ea70d0;  alias, 1 drivers
v0x150ea0840_0 .var "pc_o", 31 0;
v0x150ea08f0_0 .net "rst", 0 0, v0x150ea46f0_0;  alias, 1 drivers
S_0x150ea09e0 .scope module, "m_Register" "Register" 3 78, 13 1 0, S_0x150e3fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 5 "readReg1";
    .port_info 4 /INPUT 5 "readReg2";
    .port_info 5 /INPUT 5 "writeReg";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
v0x150ea0cd0_0 .net *"_ivl_0", 31 0, L_0x150ea5e90;  1 drivers
v0x150ea0d90_0 .net *"_ivl_10", 6 0, L_0x150ea6170;  1 drivers
L_0x1580882e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x150ea0e30_0 .net *"_ivl_13", 1 0, L_0x1580882e0;  1 drivers
L_0x158088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ea0ee0_0 .net/2u *"_ivl_14", 31 0, L_0x158088328;  1 drivers
v0x150ea0f90_0 .net *"_ivl_18", 31 0, L_0x150ea6430;  1 drivers
L_0x158088370 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ea1080_0 .net *"_ivl_21", 26 0, L_0x158088370;  1 drivers
L_0x1580883b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ea1130_0 .net/2u *"_ivl_22", 31 0, L_0x1580883b8;  1 drivers
v0x150ea11e0_0 .net *"_ivl_24", 0 0, L_0x150ea6510;  1 drivers
v0x150ea1280_0 .net *"_ivl_26", 31 0, L_0x150ea6670;  1 drivers
v0x150ea1390_0 .net *"_ivl_28", 6 0, L_0x150ea6710;  1 drivers
L_0x158088250 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ea1440_0 .net *"_ivl_3", 26 0, L_0x158088250;  1 drivers
L_0x158088400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x150ea14f0_0 .net *"_ivl_31", 1 0, L_0x158088400;  1 drivers
L_0x158088448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ea15a0_0 .net/2u *"_ivl_32", 31 0, L_0x158088448;  1 drivers
L_0x158088298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ea1650_0 .net/2u *"_ivl_4", 31 0, L_0x158088298;  1 drivers
v0x150ea1700_0 .net *"_ivl_6", 0 0, L_0x150ea5ff0;  1 drivers
v0x150ea17a0_0 .net *"_ivl_8", 31 0, L_0x150ea60d0;  1 drivers
v0x150ea1850_0 .net "clk", 0 0, v0x150ea45e0_0;  alias, 1 drivers
v0x150ea19e0_0 .net "readData1", 31 0, L_0x150ea62d0;  alias, 1 drivers
v0x150ea1a70_0 .net "readData2", 31 0, L_0x150ea6880;  alias, 1 drivers
v0x150ea1b00_0 .net "readReg1", 4 0, L_0x150ea6a20;  1 drivers
v0x150ea1b90_0 .net "readReg2", 4 0, L_0x150ea6c10;  1 drivers
v0x150ea1c30_0 .net "regWrite", 0 0, v0x150e9cbf0_0;  alias, 1 drivers
v0x150ea1cc0 .array "regs", 31 0, 31 0;
v0x150ea1d50_0 .net "rst", 0 0, v0x150ea46f0_0;  alias, 1 drivers
v0x150ea1e20_0 .net "writeData", 31 0, L_0x150ea74f0;  alias, 1 drivers
v0x150ea1ec0_0 .net "writeReg", 4 0, L_0x150ea6cb0;  1 drivers
L_0x150ea5e90 .concat [ 5 27 0 0], L_0x150ea6a20, L_0x158088250;
L_0x150ea5ff0 .cmp/ne 32, L_0x150ea5e90, L_0x158088298;
L_0x150ea60d0 .array/port v0x150ea1cc0, L_0x150ea6170;
L_0x150ea6170 .concat [ 5 2 0 0], L_0x150ea6a20, L_0x1580882e0;
L_0x150ea62d0 .functor MUXZ 32, L_0x158088328, L_0x150ea60d0, L_0x150ea5ff0, C4<>;
L_0x150ea6430 .concat [ 5 27 0 0], L_0x150ea6c10, L_0x158088370;
L_0x150ea6510 .cmp/ne 32, L_0x150ea6430, L_0x1580883b8;
L_0x150ea6670 .array/port v0x150ea1cc0, L_0x150ea6710;
L_0x150ea6710 .concat [ 5 2 0 0], L_0x150ea6c10, L_0x158088400;
L_0x150ea6880 .functor MUXZ 32, L_0x158088448, L_0x150ea6670, L_0x150ea6510, C4<>;
S_0x150ea2040 .scope module, "m_ShiftLeftOne" "ShiftLeftOne" 3 97, 14 1 0, S_0x150e3fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i";
    .port_info 1 /OUTPUT 32 "o";
v0x150ea21f0_0 .net *"_ivl_2", 30 0, L_0x150ea6df0;  1 drivers
L_0x158088490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x150ea22b0_0 .net *"_ivl_4", 0 0, L_0x158088490;  1 drivers
v0x150ea2360_0 .net/s "i", 31 0, v0x150e9e1f0_0;  alias, 1 drivers
v0x150ea2450_0 .net/s "o", 31 0, L_0x150ea6f90;  alias, 1 drivers
L_0x150ea6df0 .part v0x150e9e1f0_0, 0, 31;
L_0x150ea6f90 .concat [ 1 31 0 0], L_0x158088490, L_0x150ea6df0;
S_0x150ea2530 .scope module, "mux_jal" "Mux2to1" 3 161, 11 1 0, S_0x150e3fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "s0";
    .port_info 2 /INPUT 32 "s1";
    .port_info 3 /OUTPUT 32 "out";
P_0x150ea26f0 .param/l "size" 0 11 2, +C4<00000000000000000000000000100000>;
v0x150ea2870_0 .net/s "out", 31 0, L_0x150ea7590;  alias, 1 drivers
v0x150ea2930_0 .net/s "s0", 31 0, v0x150e9b0d0_0;  alias, 1 drivers
v0x150ea29c0_0 .net/s "s1", 31 0, L_0x150ea5060;  alias, 1 drivers
v0x150ea2a50_0 .net "sel", 0 0, L_0x150ea4d20;  alias, 1 drivers
L_0x150ea7590 .functor MUXZ 32, v0x150e9b0d0_0, L_0x150ea5060, L_0x150ea4d20, C4<>;
    .scope S_0x150ea04b0;
T_1 ;
    %wait E_0x150e9d040;
    %load/vec4 v0x150ea08f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x150ea0840_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x150ea0790_0;
    %assign/vec4 v0x150ea0840_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x150e9e3e0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e9f0d0, 4, 0;
    %vpi_call 10 21 "$readmemb", "TEST_INSTRUCTIONS.dat", v0x150e9f0d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000110011 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x150e9c310;
T_3 ;
    %wait E_0x150e9c640;
    %load/vec4 v0x150e9cb40_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x150e9c680_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9c730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9cbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9c920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9c7c0_0, 0, 1;
    %jmp T_3.8;
T_3.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x150e9c680_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9c730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9caa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e9cbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9c920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9c7c0_0, 0, 1;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x150e9c870_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x150e9c680_0, 0, 2;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x150e9c680_0, 0, 2;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e9c730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9caa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e9cbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9c920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9c7c0_0, 0, 1;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9c730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e9cbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9c920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9c7c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x150e9c680_0, 0, 2;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x150e9c680_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e9c730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e9caa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e9cbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e9c920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9c7c0_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x150e9c680_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e9c730_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x150e9caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9cbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9c920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9c7c0_0, 0, 1;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x150e9c680_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9c730_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x150e9caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9cbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9c920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9ca00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e9c7c0_0, 0, 1;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x150e9c680_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9c730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9caa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e9cbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9c920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e9ca00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e9c7c0_0, 0, 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x150ea09e0;
T_4 ;
    %wait E_0x150e9d040;
    %load/vec4 v0x150ea1d50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x150ea1c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x150ea1ec0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0x150ea1e20_0;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %load/vec4 v0x150ea1ec0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150ea1cc0, 0, 4;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x150e9deb0;
T_5 ;
    %wait E_0x150e9e190;
    %load/vec4 v0x150e9e350_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150e9e1f0_0, 0, 32;
    %jmp T_5.7;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150e9e1f0_0, 0, 32;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150e9e1f0_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150e9e1f0_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150e9e1f0_0, 0, 32;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150e9e1f0_0, 0, 32;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150e9e1f0_0, 0, 32;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x150e9e1f0_0, 0, 32;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150e9e2b0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x150e9e1f0_0, 0, 32;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x150e9b450;
T_6 ;
    %wait E_0x150e9b670;
    %load/vec4 v0x150e9b780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x150e9b6d0_0, 0, 4;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x150e9b6d0_0, 0, 4;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x150e9b6d0_0, 0, 4;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x150e9b820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x150e9b6d0_0, 0, 4;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x150e9b8e0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %store/vec4 v0x150e9b6d0_0, 0, 4;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x150e9b6d0_0, 0, 4;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x150e9b6d0_0, 0, 4;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x150e9b6d0_0, 0, 4;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x150e9b6d0_0, 0, 4;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x150e225c0;
T_7 ;
    %wait E_0x150e46820;
    %load/vec4 v0x150e9b020_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150e9b0d0_0, 0, 32;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v0x150e9af60_0;
    %load/vec4 v0x150e9b190_0;
    %add;
    %store/vec4 v0x150e9b0d0_0, 0, 32;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0x150e9af60_0;
    %load/vec4 v0x150e9b190_0;
    %sub;
    %store/vec4 v0x150e9b0d0_0, 0, 32;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v0x150e9af60_0;
    %load/vec4 v0x150e9b190_0;
    %and;
    %store/vec4 v0x150e9b0d0_0, 0, 32;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v0x150e9af60_0;
    %load/vec4 v0x150e9b190_0;
    %or;
    %store/vec4 v0x150e9b0d0_0, 0, 32;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x150e9af60_0;
    %store/vec4 v0x150e9aea0_0, 0, 32;
    %callf/vec4 TD_tb_riscv_sc.riscv_DUT.m_ALU.countTrailingZeros, S_0x150e22730;
    %store/vec4 v0x150e9b0d0_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x150e9af60_0;
    %load/vec4 v0x150e9b190_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %store/vec4 v0x150e9b0d0_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x150e9af60_0;
    %load/vec4 v0x150e9b190_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x150e9b0d0_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x150e9cdd0;
T_8 ;
    %wait E_0x150e9d040;
    %load/vec4 v0x150e9dcb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 56, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 57, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 58, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 59, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 60, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 64, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 65, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 66, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 67, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 68, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 69, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 70, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 71, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 72, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 73, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 74, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 75, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 76, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 77, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 78, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 79, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 80, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 81, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 82, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 83, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 84, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 85, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 86, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 87, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 88, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 89, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 90, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 91, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 92, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 93, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 94, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 95, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 96, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 97, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 98, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 99, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 100, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 101, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 102, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 103, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 104, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 105, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 106, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 107, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 108, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 109, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 110, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 111, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 112, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 113, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 114, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 115, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 116, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 117, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 118, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 119, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 120, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 121, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 122, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 123, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 124, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 125, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 126, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 127, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x150e9db50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x150e9dd50_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x150e9d090_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %load/vec4 v0x150e9dd50_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x150e9d090_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %load/vec4 v0x150e9dd50_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x150e9d090_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
    %load/vec4 v0x150e9dd50_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x150e9d090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e9d1f0, 0, 4;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x150e9cdd0;
T_9 ;
    %wait E_0x150e9cff0;
    %load/vec4 v0x150e9daa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x150e9d090_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x150e9d1f0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x150e9dc20_0, 4, 8;
    %load/vec4 v0x150e9d090_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x150e9d1f0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x150e9dc20_0, 4, 8;
    %load/vec4 v0x150e9d090_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x150e9d1f0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x150e9dc20_0, 4, 8;
    %ix/getv 4, v0x150e9d090_0;
    %load/vec4a v0x150e9d1f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x150e9dc20_0, 4, 8;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150e9dc20_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x150e3fae0;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x150ea45e0_0;
    %inv;
    %store/vec4 v0x150ea45e0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x150e3fae0;
T_11 ;
    %vpi_call 2 20 "$dumpfile", "cpu_simulation.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x150e3fae0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150ea45e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150ea46f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150ea46f0_0, 0, 1;
    %vpi_call 2 28 "$monitor", "Time=%0t, PC=%h, ALUoperand2=%d, Instruction=%b, ALU_Result=%d, ReadData1=%h, ReadData2=%h, WriteData=%h, Branch=%b, MemRead=%b, MemToReg=%b, MemWrite=%b, ALUSrc=%b, RegWrite=%b", $time, v0x150ea3ea0_0, v0x150ea3140_0, v0x150ea39b0_0, v0x150ea3320_0, v0x150ea40d0_0, v0x150ea4160_0, v0x150ea3790_0, v0x150ea3480_0, v0x150ea3b60_0, v0x150ea3d00_0, v0x150ea3dd0_0, v0x150ea33b0_0, v0x150ea41f0_0 {0 0 0};
    %delay 3000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "tb_riscv_sc.v";
    "./SingleCycleCPU.v";
    "./ALU.v";
    "./ALUCtrl.v";
    "./Adder.v";
    "./Control.v";
    "./DataMemory.v";
    "./ImmGen.v";
    "./InstructionMemory.v";
    "./Mux2to1.v";
    "./PC.v";
    "./Register.v";
    "./ShiftLeftOne.v";
