vlog transmitter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:51 on Nov 26,2019
# vlog -reportprogress 300 transmitter.sv 
# -- Compiling module transmitter
# 
# Top level modules:
# 	transmitter
# End time: 12:53:51 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog transmitter_tb_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:55 on Nov 26,2019
# vlog -reportprogress 300 transmitter_tb_1.sv 
# -- Compiling module transmitter_tb_1
# 
# Top level modules:
# 	transmitter_tb_1
# End time: 12:53:55 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.transmitter_tb_1
# vsim work.transmitter_tb_1 
# Start time: 12:54:04 on Nov 26,2019
# Loading sv_std.std
# Loading work.transmitter_tb_1
# Loading work.transmitter
add wave -position insertpoint  \
sim:/transmitter_tb_1/clk \
sim:/transmitter_tb_1/dest_id \
sim:/transmitter_tb_1/data \
sim:/transmitter_tb_1/src_id \
sim:/transmitter_tb_1/enable \
sim:/transmitter_tb_1/tx_out
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
vlog transmitter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:01 on Nov 26,2019
# vlog -reportprogress 300 transmitter.sv 
# -- Compiling module transmitter
# 
# Top level modules:
# 	transmitter
# End time: 12:56:01 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.transmitter_tb_1
# End time: 12:56:04 on Nov 26,2019, Elapsed time: 0:02:00
# Errors: 0, Warnings: 1
# vsim work.transmitter_tb_1 
# Start time: 12:56:04 on Nov 26,2019
# Loading sv_std.std
# Loading work.transmitter_tb_1
# Loading work.transmitter
add wave -position insertpoint  \
sim:/transmitter_tb_1/clk \
sim:/transmitter_tb_1/dest_id \
sim:/transmitter_tb_1/data \
sim:/transmitter_tb_1/src_id \
sim:/transmitter_tb_1/enable \
sim:/transmitter_tb_1/tx_out
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
vlog transmitter_tb_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:31 on Nov 26,2019
# vlog -reportprogress 300 transmitter_tb_2.sv 
# -- Compiling module transmitter_tb_2
# 
# Top level modules:
# 	transmitter_tb_2
# End time: 13:01:31 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.transmitter_tb_2
# End time: 13:01:39 on Nov 26,2019, Elapsed time: 0:05:35
# Errors: 0, Warnings: 1
# vsim work.transmitter_tb_2 
# Start time: 13:01:39 on Nov 26,2019
# Loading sv_std.std
# Loading work.transmitter_tb_2
# Loading work.transmitter
# ** Warning: (vsim-3015) transmitter_tb_2.sv(10): [PCDPC] - Port size (6) does not match connection size (3) for port 'tx_out'. The port definition is at: transmitter.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /transmitter_tb_2/tx_test File: transmitter.sv
add wave -position insertpoint  \
sim:/transmitter_tb_2/clk \
sim:/transmitter_tb_2/dest_id \
sim:/transmitter_tb_2/data \
sim:/transmitter_tb_2/src_id \
sim:/transmitter_tb_2/enable \
sim:/transmitter_tb_2/tx_out
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
vlog transmitter_tb_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:15 on Nov 26,2019
# vlog -reportprogress 300 transmitter_tb_2.sv 
# -- Compiling module transmitter_tb_2
# 
# Top level modules:
# 	transmitter_tb_2
# End time: 13:02:15 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.transmitter_tb_2
# ** Warning: (vsim-3015) transmitter_tb_2.sv(10): [PCDPC] - Port size (6) does not match connection size (4) for port 'tx_out'. The port definition is at: transmitter.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /transmitter_tb_2/tx_test File: transmitter.sv
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
vlog transmitter_tb_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:00 on Nov 26,2019
# vlog -reportprogress 300 transmitter_tb_2.sv 
# -- Compiling module transmitter_tb_2
# 
# Top level modules:
# 	transmitter_tb_2
# End time: 13:03:00 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.transmitter_tb_2
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
run 100
run 100
# End time: 13:28:33 on Nov 26,2019, Elapsed time: 0:26:54
# Errors: 0, Warnings: 5
