{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 06 21:16:07 2015 " "Info: Processing started: Fri Mar 06 21:16:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab3_Quartus_16AddSub -c Lab3_Quartus_16AddSub --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab3_Quartus_16AddSub -c Lab3_Quartus_16AddSub --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "cin seg_e\[1\] 17.672 ns Longest " "Info: Longest tpd from source pin \"cin\" to destination pin \"seg_e\[1\]\" is 17.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns cin 1 PIN PIN_V2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 16; PIN Node = 'cin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "addsub16_7segment.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/addsub16_7segment.bdf" { { 288 312 480 304 "cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.806 ns) + CELL(0.420 ns) 6.078 ns add16:inst\|add2:b_adder0\|BIT_ADDER:b_adder0\|cout~0 2 COMB LCCOMB_X2_Y12_N24 2 " "Info: 2: + IC(4.806 ns) + CELL(0.420 ns) = 6.078 ns; Loc. = LCCOMB_X2_Y12_N24; Fanout = 2; COMB Node = 'add16:inst\|add2:b_adder0\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.226 ns" { cin add16:inst|add2:b_adder0|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "add16.vhdl" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/add16.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.271 ns) 6.611 ns add16:inst\|add2:b_adder0\|BIT_ADDER:b_adder1\|cout~0 3 COMB LCCOMB_X2_Y12_N2 3 " "Info: 3: + IC(0.262 ns) + CELL(0.271 ns) = 6.611 ns; Loc. = LCCOMB_X2_Y12_N2; Fanout = 3; COMB Node = 'add16:inst\|add2:b_adder0\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { add16:inst|add2:b_adder0|BIT_ADDER:b_adder0|cout~0 add16:inst|add2:b_adder0|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "add16.vhdl" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/add16.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.419 ns) 7.300 ns add16:inst\|add2:b_adder1\|BIT_ADDER:b_adder1\|cout~1 4 COMB LCCOMB_X2_Y12_N28 2 " "Info: 4: + IC(0.270 ns) + CELL(0.419 ns) = 7.300 ns; Loc. = LCCOMB_X2_Y12_N28; Fanout = 2; COMB Node = 'add16:inst\|add2:b_adder1\|BIT_ADDER:b_adder1\|cout~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { add16:inst|add2:b_adder0|BIT_ADDER:b_adder1|cout~0 add16:inst|add2:b_adder1|BIT_ADDER:b_adder1|cout~1 } "NODE_NAME" } } { "add16.vhdl" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/add16.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 7.697 ns add16:inst\|add2:b_adder2\|BIT_ADDER:b_adder1\|cout~0 5 COMB LCCOMB_X2_Y12_N6 3 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 7.697 ns; Loc. = LCCOMB_X2_Y12_N6; Fanout = 3; COMB Node = 'add16:inst\|add2:b_adder2\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { add16:inst|add2:b_adder1|BIT_ADDER:b_adder1|cout~1 add16:inst|add2:b_adder2|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "add16.vhdl" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/add16.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 8.120 ns add16:inst\|add2:b_adder2\|BIT_ADDER:b_adder1\|cout~1 6 COMB LCCOMB_X2_Y12_N16 2 " "Info: 6: + IC(0.273 ns) + CELL(0.150 ns) = 8.120 ns; Loc. = LCCOMB_X2_Y12_N16; Fanout = 2; COMB Node = 'add16:inst\|add2:b_adder2\|BIT_ADDER:b_adder1\|cout~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { add16:inst|add2:b_adder2|BIT_ADDER:b_adder1|cout~0 add16:inst|add2:b_adder2|BIT_ADDER:b_adder1|cout~1 } "NODE_NAME" } } { "add16.vhdl" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/add16.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.150 ns) 8.704 ns add16:inst\|add2:b_adder3\|BIT_ADDER:b_adder1\|sum~0 7 COMB LCCOMB_X3_Y12_N28 1 " "Info: 7: + IC(0.434 ns) + CELL(0.150 ns) = 8.704 ns; Loc. = LCCOMB_X3_Y12_N28; Fanout = 1; COMB Node = 'add16:inst\|add2:b_adder3\|BIT_ADDER:b_adder1\|sum~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { add16:inst|add2:b_adder2|BIT_ADDER:b_adder1|cout~1 add16:inst|add2:b_adder3|BIT_ADDER:b_adder1|sum~0 } "NODE_NAME" } } { "add16.vhdl" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/add16.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.420 ns) 9.395 ns add16:inst\|add2:b_adder3\|BIT_ADDER:b_adder1\|sum~1 8 COMB LCCOMB_X3_Y12_N30 7 " "Info: 8: + IC(0.271 ns) + CELL(0.420 ns) = 9.395 ns; Loc. = LCCOMB_X3_Y12_N30; Fanout = 7; COMB Node = 'add16:inst\|add2:b_adder3\|BIT_ADDER:b_adder1\|sum~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { add16:inst|add2:b_adder3|BIT_ADDER:b_adder1|sum~0 add16:inst|add2:b_adder3|BIT_ADDER:b_adder1|sum~1 } "NODE_NAME" } } { "add16.vhdl" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/add16.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.150 ns) 9.831 ns Dec_7seg:inst1\|Mux11~0 9 COMB LCCOMB_X3_Y12_N12 1 " "Info: 9: + IC(0.286 ns) + CELL(0.150 ns) = 9.831 ns; Loc. = LCCOMB_X3_Y12_N12; Fanout = 1; COMB Node = 'Dec_7seg:inst1\|Mux11~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { add16:inst|add2:b_adder3|BIT_ADDER:b_adder1|sum~1 Dec_7seg:inst1|Mux11~0 } "NODE_NAME" } } { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/Dec_7seg.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.199 ns) + CELL(2.642 ns) 17.672 ns seg_e\[1\] 10 PIN PIN_AA24 0 " "Info: 10: + IC(5.199 ns) + CELL(2.642 ns) = 17.672 ns; Loc. = PIN_AA24; Fanout = 0; PIN Node = 'seg_e\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.841 ns" { Dec_7seg:inst1|Mux11~0 seg_e[1] } "NODE_NAME" } } { "addsub16_7segment.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/addsub16_7segment.bdf" { { 288 896 1072 304 "seg_e\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.624 ns ( 31.82 % ) " "Info: Total cell delay = 5.624 ns ( 31.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.048 ns ( 68.18 % ) " "Info: Total interconnect delay = 12.048 ns ( 68.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.672 ns" { cin add16:inst|add2:b_adder0|BIT_ADDER:b_adder0|cout~0 add16:inst|add2:b_adder0|BIT_ADDER:b_adder1|cout~0 add16:inst|add2:b_adder1|BIT_ADDER:b_adder1|cout~1 add16:inst|add2:b_adder2|BIT_ADDER:b_adder1|cout~0 add16:inst|add2:b_adder2|BIT_ADDER:b_adder1|cout~1 add16:inst|add2:b_adder3|BIT_ADDER:b_adder1|sum~0 add16:inst|add2:b_adder3|BIT_ADDER:b_adder1|sum~1 Dec_7seg:inst1|Mux11~0 seg_e[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.672 ns" { cin {} cin~combout {} add16:inst|add2:b_adder0|BIT_ADDER:b_adder0|cout~0 {} add16:inst|add2:b_adder0|BIT_ADDER:b_adder1|cout~0 {} add16:inst|add2:b_adder1|BIT_ADDER:b_adder1|cout~1 {} add16:inst|add2:b_adder2|BIT_ADDER:b_adder1|cout~0 {} add16:inst|add2:b_adder2|BIT_ADDER:b_adder1|cout~1 {} add16:inst|add2:b_adder3|BIT_ADDER:b_adder1|sum~0 {} add16:inst|add2:b_adder3|BIT_ADDER:b_adder1|sum~1 {} Dec_7seg:inst1|Mux11~0 {} seg_e[1] {} } { 0.000ns 0.000ns 4.806ns 0.262ns 0.270ns 0.247ns 0.273ns 0.434ns 0.271ns 0.286ns 5.199ns } { 0.000ns 0.852ns 0.420ns 0.271ns 0.419ns 0.150ns 0.150ns 0.150ns 0.420ns 0.150ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 06 21:16:07 2015 " "Info: Processing ended: Fri Mar 06 21:16:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
