# 1 "arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc.dts"
# 17 "arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/socfpga_arria10_socdk.dtsi" 1
# 17 "arch/arm/boot/dts/socfpga_arria10_socdk.dtsi"
# 1 "arch/arm/boot/dts/socfpga_arria10.dtsi" 1
# 17 "arch/arm/boot/dts/socfpga_arria10.dtsi"
# 1 "arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 18 "arch/arm/boot/dts/socfpga_arria10.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 19 "arch/arm/boot/dts/socfpga_arria10.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/reset/altr,rst-mgr-a10.h" 1
# 20 "arch/arm/boot/dts/socfpga_arria10.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  enable-method = "altr,socfpga-a10-smp";

  cpu@0 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <0>;
   next-level-cache = <&L2>;
  };
  cpu@1 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <1>;
   next-level-cache = <&L2>;
  };
 };

 intc: intc@ffffd000 {
  compatible = "arm,cortex-a9-gic";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0xffffd000 0x1000>,
        <0xffffc100 0x100>;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  device_type = "soc";
  interrupt-parent = <&intc>;
  ranges;

  amba {
   compatible = "arm,amba-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   pdma: pdma@ffda1000 {
    compatible = "arm,pl330", "arm,primecell";
    reg = <0xffda1000 0x1000>;
    interrupts = <0 83 4>,
          <0 84 4>,
          <0 85 4>,
          <0 86 4>,
          <0 87 4>,
          <0 88 4>,
          <0 89 4>,
          <0 90 4>,
          <0 91 4>;
    #dma-cells = <1>;
    #dma-channels = <8>;
    #dma-requests = <32>;
    clocks = <&l4_main_clk>;
    clock-names = "apb_pclk";
   };
  };

  base_fpga_region {
   compatible = "fpga-region";
   fpga-mgr = <&fpga_mgr>;

   #address-cells = <0x1>;
   #size-cells = <0x1>;
  };

  clkmgr@ffd04000 {
    compatible = "altr,clk-mgr";
    reg = <0xffd04000 0x1000>;

    clocks {
     #address-cells = <1>;
     #size-cells = <0>;

     cb_intosc_hs_div2_clk: cb_intosc_hs_div2_clk {
      #clock-cells = <0>;
      compatible = "fixed-clock";
     };

     cb_intosc_ls_clk: cb_intosc_ls_clk {
      #clock-cells = <0>;
      compatible = "fixed-clock";
     };

     f2s_free_clk: f2s_free_clk {
      #clock-cells = <0>;
      compatible = "fixed-clock";
     };

     osc1: osc1 {
      #clock-cells = <0>;
      compatible = "fixed-clock";
     };

     main_pll: main_pll {
      #address-cells = <1>;
      #size-cells = <0>;
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-pll-clock";
      clocks = <&osc1>, <&cb_intosc_ls_clk>,
        <&f2s_free_clk>;
      reg = <0x40>;

      main_mpu_base_clk: main_mpu_base_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       div-reg = <0x140 0 11>;
      };

      main_noc_base_clk: main_noc_base_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       div-reg = <0x144 0 11>;
      };

      main_emaca_clk: main_emaca_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       reg = <0x68>;
      };

      main_emacb_clk: main_emacb_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       reg = <0x6C>;
      };

      main_emac_ptp_clk: main_emac_ptp_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       reg = <0x70>;
      };

      main_gpio_db_clk: main_gpio_db_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       reg = <0x74>;
      };

      main_sdmmc_clk: main_sdmmc_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk"
;
       clocks = <&main_pll>;
       reg = <0x78>;
      };

      main_s2f_usr0_clk: main_s2f_usr0_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       reg = <0x7C>;
      };

      main_s2f_usr1_clk: main_s2f_usr1_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       reg = <0x80>;
      };

      main_hmc_pll_ref_clk: main_hmc_pll_ref_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       reg = <0x84>;
      };

      main_periph_ref_clk: main_periph_ref_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       reg = <0x9C>;
      };
     };

     periph_pll: periph_pll {
      #address-cells = <1>;
      #size-cells = <0>;
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-pll-clock";
      clocks = <&osc1>, <&cb_intosc_ls_clk>,
        <&f2s_free_clk>, <&main_periph_ref_clk>;
      reg = <0xC0>;

      peri_mpu_base_clk: peri_mpu_base_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       div-reg = <0x140 16 11>;
      };

      peri_noc_base_clk: peri_noc_base_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       div-reg = <0x144 16 11>;
      };

      peri_emaca_clk: peri_emaca_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       reg = <0xE8>;
      };

      peri_emacb_clk: peri_emacb_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       reg = <0xEC>;
      };

      peri_emac_ptp_clk: peri_emac_ptp_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       reg = <0xF0>;
      };

      peri_gpio_db_clk: peri_gpio_db_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       reg = <0xF4>;
      };

      peri_sdmmc_clk: peri_sdmmc_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       reg = <0xF8>;
      };

      peri_s2f_usr0_clk: peri_s2f_usr0_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       reg = <0xFC>;
      };

      peri_s2f_usr1_clk: peri_s2f_usr1_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       reg = <0x100>;
      };

      peri_hmc_pll_ref_clk: peri_hmc_pll_ref_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       reg = <0x104>;
      };
     };

     mpu_free_clk: mpu_free_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-perip-clk";
      clocks = <&main_mpu_base_clk>, <&peri_mpu_base_clk>,
        <&osc1>, <&cb_intosc_hs_div2_clk>,
        <&f2s_free_clk>;
      reg = <0x60>;
     };

     noc_free_clk: noc_free_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-perip-clk";
      clocks = <&main_noc_base_clk>, <&peri_noc_base_clk>,
        <&osc1>, <&cb_intosc_hs_div2_clk>,
        <&f2s_free_clk>;
      reg = <0x64>;
     };

     s2f_user1_free_clk: s2f_user1_free_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-perip-clk";
      clocks = <&main_s2f_usr1_clk>, <&peri_s2f_usr1_clk>,
        <&osc1>, <&cb_intosc_hs_div2_clk>,
        <&f2s_free_clk>;
      reg = <0x104>;
     };

     sdmmc_free_clk: sdmmc_free_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-perip-clk";
      clocks = <&main_sdmmc_clk>, <&peri_sdmmc_clk>,
        <&osc1>, <&cb_intosc_hs_div2_clk>,
        <&f2s_free_clk>;
      fixed-divider = <4>;
      reg = <0xF8>;
     };

     l4_sys_free_clk: l4_sys_free_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-perip-clk";
      clocks = <&noc_free_clk>;
      fixed-divider = <4>;
     };

     l4_main_clk: l4_main_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&noc_free_clk>;
      div-reg = <0xA8 0 2>;
      clk-gate = <0x48 1>;
     };

     l4_mp_clk: l4_mp_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&noc_free_clk>;
      div-reg = <0xA8 8 2>;
      clk-gate = <0x48 2>;
     };

     l4_sp_clk: l4_sp_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&noc_free_clk>;
      div-reg = <0xA8 16 2>;
      clk-gate = <0x48 3>;
     };

     mpu_periph_clk: mpu_periph_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&mpu_free_clk>;
      fixed-divider = <4>;
      clk-gate = <0x48 0>;
     };

     sdmmc_clk: sdmmc_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&sdmmc_free_clk>;
      clk-gate = <0xC8 5>;
     };

     qspi_clk: qspi_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&l4_main_clk>;
      clk-gate = <0xC8 11>;
     };

     nand_clk: nand_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&l4_mp_clk>;
      clk-gate = <0xC8 10>;
     };

     spi_m_clk: spi_m_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&l4_main_clk>;
      clk-gate = <0xC8 9>;
     };

     usb_clk: usb_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&l4_mp_clk>;
      clk-gate = <0xC8 8>;
     };

     s2f_usr1_clk: s2f_usr1_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&peri_s2f_usr1_clk>;
      clk-gate = <0xC8 6>;
     };
    };
  };

  gmac0: ethernet@ff800000 {
   compatible = "altr,socfpga-stmmac", "snps,dwmac-3.72a", "snps,dwmac";
   altr,sysmgr-syscon = <&sysmgr 0x44 0>;
   reg = <0xff800000 0x2000>;
   interrupts = <0 92 4>;
   interrupt-names = "macirq";

   mac-address = [00 00 00 00 00 00];
   snps,multicast-filter-bins = <256>;
   snps,perfect-filter-entries = <128>;
   tx-fifo-depth = <4096>;
   rx-fifo-depth = <16384>;
   clocks = <&l4_mp_clk>;
   clock-names = "stmmaceth";
   resets = <&rst 32>;
   reset-names = "stmmaceth";
   status = "disabled";
  };

  gmac1: ethernet@ff802000 {
   compatible = "altr,socfpga-stmmac", "snps,dwmac-3.72a", "snps,dwmac";
   altr,sysmgr-syscon = <&sysmgr 0x48 0>;
          reg = <0xff802000 0x2000>;
   interrupts = <0 93 4>;
   interrupt-names = "macirq";

   mac-address = [00 00 00 00 00 00];
   snps,multicast-filter-bins = <256>;
   snps,perfect-filter-entries = <128>;
   tx-fifo-depth = <4096>;
   rx-fifo-depth = <16384>;
   clocks = <&l4_mp_clk>;
   clock-names = "stmmaceth";
   resets = <&rst 33>;
   reset-names = "stmmaceth";
   status = "disabled";
  };

  gmac2: ethernet@ff804000 {
   compatible = "altr,socfpga-stmmac", "snps,dwmac-3.72a", "snps,dwmac";
   altr,sysmgr-syscon = <&sysmgr 0x4C 0>;
   reg = <0xff804000 0x2000>;
   interrupts = <0 94 4>;
   interrupt-names = "macirq";

   mac-address = [00 00 00 00 00 00];
   snps,multicast-filter-bins = <256>;
   snps,perfect-filter-entries = <128>;
   tx-fifo-depth = <4096>;
   rx-fifo-depth = <16384>;
   clocks = <&l4_mp_clk>;
   clock-names = "stmmaceth";
   status = "disabled";
  };

  gpio0: gpio@ffc02900 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,dw-apb-gpio";
   reg = <0xffc02900 0x100>;
   status = "disabled";

   porta: gpio-controller@0 {
    compatible = "snps,dw-apb-gpio-port";
    gpio-controller;
    #gpio-cells = <2>;
    snps,nr-gpios = <29>;
    reg = <0>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 112 4>;
   };
  };

  gpio1: gpio@ffc02a00 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,dw-apb-gpio";
   reg = <0xffc02a00 0x100>;
   status = "disabled";

   portb: gpio-controller@0 {
    compatible = "snps,dw-apb-gpio-port";
    gpio-controller;
    #gpio-cells = <2>;
    snps,nr-gpios = <29>;
    reg = <0>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 113 4>;
   };
  };

  gpio2: gpio@ffc02b00 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,dw-apb-gpio";
   reg = <0xffc02b00 0x100>;
   status = "disabled";

   portc: gpio-controller@0 {
    compatible = "snps,dw-apb-gpio-port";
    gpio-controller;
    #gpio-cells = <2>;
    snps,nr-gpios = <27>;
    reg = <0>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 114 4>;
   };
  };

  fpga_mgr: fpga-mgr@ffd03000 {
   compatible = "altr,socfpga-a10-fpga-mgr";
   reg = <0xffd03000 0x100
          0xffcfe400 0x20>;
   clocks = <&l4_mp_clk>;
   resets = <&rst 131>;
   reset-names = "fpgamgr";
  };

  i2c0: i2c@ffc02200 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,designware-i2c";
   reg = <0xffc02200 0x100>;
   interrupts = <0 105 4>;
   clocks = <&l4_sp_clk>;
   status = "disabled";
  };

  i2c1: i2c@ffc02300 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,designware-i2c";
   reg = <0xffc02300 0x100>;
   interrupts = <0 106 4>;
   clocks = <&l4_sp_clk>;
   status = "disabled";
  };

  i2c2: i2c@ffc02400 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,designware-i2c";
   reg = <0xffc02400 0x100>;
   interrupts = <0 107 4>;
   clocks = <&l4_sp_clk>;
   status = "disabled";
  };

  i2c3: i2c@ffc02500 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,designware-i2c";
   reg = <0xffc02500 0x100>;
   interrupts = <0 108 4>;
   clocks = <&l4_sp_clk>;
   status = "disabled";
  };

  i2c4: i2c@ffc02600 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,designware-i2c";
   reg = <0xffc02600 0x100>;
   interrupts = <0 109 4>;
   clocks = <&l4_sp_clk>;
   status = "disabled";
  };

  sdr: sdr@ffc25000 {
   compatible = "syscon";
   reg = <0xffcfb100 0x80>;
  };

  sdramedac {
   compatible = "altr,sdram-edac-a10";
   altr,sdr-syscon = <&sdr>;
   interrupts = <0 2 4>, <0 0 4>;
  };

  spi1: spi@ffda5000 {
   compatible = "snps,dw-apb-ssi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0xffda5000 0x100>;
   interrupts = <0 102 4>;
   num-chipselect = <4>;
   bus-num = <0>;
   tx-dma-channel = <&pdma 16>;
   rx-dma-channel = <&pdma 17>;
   clocks = <&spi_m_clk>;
   status = "disabled";
  };

  L2: l2-cache@fffff000 {
   compatible = "arm,pl310-cache";
   reg = <0xfffff000 0x1000>;
   interrupts = <0 18 4>;
   cache-unified;
   cache-level = <2>;
  };

  l2edac@ffd06000 {
   compatible = "altr,a10-l2-edac";
   reg = <0xffd06000 0x200>;
   interrupts = <0 2 4>,
         <0 0 4>;
  };

  ocramedac@ff8c3000 {
   compatible = "altr,a10-ocram-edac";
   reg = <0xff8c3000 0x5000>;
   iram = <&ocram>;
   interrupts = <0 2 4>,
         <0 0 4>;
  };

  nandedac_buf@ff8c2000 {
   compatible = "altr,a10-nand-buf-edac";
   reg = <0xff8c2000 0x400>;
   interrupts = <0 2 4>,
         <0 0 4>;
  };

  nandedac_rd@ff8c2400 {
   compatible = "altr,a10-nand-rd-edac";
   reg = <0xff8c2400 0x400>;
   interrupts = <0 2 4>,
         <0 0 4>;
  };

  nandedac_wr@ff8c2800 {
   compatible = "altr,a10-nand-wr-edac";
   reg = <0xff8c2800 0x400>;
   interrupts = <0 2 4>,
         <0 0 4>;
  };

  mmc: dwmmc0@ff808000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "altr,socfpga-dw-mshc";
   reg = <0xff808000 0x1000>;
   interrupts = <0 98 4>;
   fifo-depth = <0x400>;
   clocks = <&l4_mp_clk>, <&sdmmc_free_clk>;
   clock-names = "biu", "ciu";
   status = "disabled";
  };

  ocram: sram@ffe00000 {
   compatible = "mmio-sram";
   reg = <0xffe00000 0x40000>;
  };

  qspi: spi@ff809000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "cadence,qspi";
   reg = <0xff809000 0x100>,
    <0xffa00000 0x100000>;
   interrupts = <0 100 4>;
   clocks = <&l4_main_clk>;
   ext-decoder = <0>;
   num-chipselect = <4>;
   fifo-depth = <128>;
   bus-num = <2>;
   status = "disabled";
  };

  rst: rstmgr@ffd05000 {
   #reset-cells = <1>;
   compatible = "altr,rst-mgr";
   reg = <0xffd05000 0x100>;
   altr,modrst-offset = <0x20>;
  };

  scu: snoop-control-unit@ffffc000 {
   compatible = "arm,cortex-a9-scu";
   reg = <0xffffc000 0x100>;
  };

  sysmgr: sysmgr@ffd06000 {
   compatible = "altr,sys-mgr", "syscon";
   reg = <0xffd06000 0x300>;
   cpu1-start-addr = <0xffd06230>;
  };


  timer@ffffc600 {
   compatible = "arm,cortex-a9-twd-timer";
   reg = <0xffffc600 0x100>;
   interrupts = <1 13 0xf04>;
   clocks = <&mpu_periph_clk>;
  };

  timer0: timer0@ffc02700 {
   compatible = "snps,dw-apb-timer";
   interrupts = <0 115 4>;
   reg = <0xffc02700 0x100>;
   clocks = <&l4_sp_clk>;
   clock-names = "timer";
  };

  timer1: timer1@ffc02800 {
   compatible = "snps,dw-apb-timer";
   interrupts = <0 116 4>;
   reg = <0xffc02800 0x100>;
   clocks = <&l4_sp_clk>;
   clock-names = "timer";
  };

  timer2: timer2@ffd00000 {
   compatible = "snps,dw-apb-timer";
   interrupts = <0 117 4>;
   reg = <0xffd00000 0x100>;
   clocks = <&l4_sys_free_clk>;
   clock-names = "timer";
  };

  timer3: timer3@ffd00100 {
   compatible = "snps,dw-apb-timer";
   interrupts = <0 118 4>;
   reg = <0xffd01000 0x100>;
   clocks = <&l4_sys_free_clk>;
   clock-names = "timer";
  };

  uart0: serial0@ffc02000 {
   compatible = "snps,dw-apb-uart";
   reg = <0xffc02000 0x100>;
   interrupts = <0 110 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&l4_sp_clk>;
   status = "disabled";
  };

  uart1: serial1@ffc02100 {
   compatible = "snps,dw-apb-uart";
   reg = <0xffc02100 0x100>;
   interrupts = <0 111 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&l4_sp_clk>;
   status = "disabled";
  };

  usbphy0: usbphy@0 {
   #phy-cells = <0>;
   compatible = "usb-nop-xceiv";
   status = "okay";
  };

  usb0: usb@ffb00000 {
   compatible = "snps,dwc2";
   reg = <0xffb00000 0xffff>;
   interrupts = <0 95 4>;
   clocks = <&usb_clk>;
   clock-names = "otg";
   resets = <&rst 35>;
   reset-names = "dwc2";
   phys = <&usbphy0>;
   phy-names = "usb2-phy";
   status = "disabled";
  };

  usb1: usb@ffb40000 {
   compatible = "snps,dwc2";
   reg = <0xffb40000 0xffff>;
   interrupts = <0 96 4>;
   clocks = <&usb_clk>;
   clock-names = "otg";
   resets = <&rst 36>;
   reset-names = "dwc2";
   phys = <&usbphy0>;
   phy-names = "usb2-phy";
   status = "disabled";
  };

  watchdog0: watchdog@ffd00200 {
   compatible = "snps,dw-wdt";
   reg = <0xffd00200 0x100>;
   interrupts = <0 119 4>;
   clocks = <&l4_sys_free_clk>;
   status = "disabled";
  };

  watchdog1: watchdog@ffd00300 {
   compatible = "snps,dw-wdt";
   reg = <0xffd00300 0x100>;
   interrupts = <0 120 4>;
   clocks = <&l4_sys_free_clk>;
   status = "disabled";
  };
 };
};
# 18 "arch/arm/boot/dts/socfpga_arria10_socdk.dtsi" 2

/ {
 model = "Altera SOCFPGA Arria 10";
 compatible = "altr,socfpga-arria10", "altr,socfpga";

 aliases {
  ethernet0 = &gmac0;
  serial0 = &uart1;
 };

 chosen {
  bootargs = "earlyprintk";
  stdout-path = "serial0:115200n8";
 };

 memory {
  name = "memory";
  device_type = "memory";
  reg = <0x0 0x40000000>;
 };

 a10_leds {
  compatible = "gpio-leds";

  a10sycon0 {
   label = "a10sycon_led0";
   gpios = <&gpio4 4 1>;
  };

  a10sycon1 {
   label = "a10sycon_led1";
   gpios = <&gpio4 5 1>;
  };

  a10sycon2 {
   label = "a10sycon_led2";
   gpios = <&gpio4 6 1>;
  };

  a10sycon03 {
   label = "a10sycon_led3";
   gpios = <&gpio4 7 1>;
  };
 };

 a10_keys {
  compatible = "gpio-keys";
  #address-cells = <1>;
  #size-cells = <0>;

  dip_sw0 {
   label = "DIP_SW0";
   gpios = <&gpio4 8 1>;
   linux,code = <0x40>;
   debounce-interval = <50>;
  };

  dip_sw1 {
   label = "DIP_SW1";
   gpios = <&gpio4 9 1>;
   linux,code = <0x41>;
   debounce-interval = <50>;
  };

  dip_sw2 {
   label = "DIP_SW2";
   gpios = <&gpio4 10 1>;
   linux,code = <0x42>;
   debounce-interval = <50>;
  };

  dip_sw3 {
   label = "DIP_SW3";
   gpios = <&gpio4 11 1>;
   linux,code = <0x43>;
   debounce-interval = <50>;
  };

  pb_sw0 {
   label = "PB_SW0";
   gpios = <&gpio4 12 1>;
   linux,code = <0x44>;
   debounce-interval = <50>;
  };

  pb_sw1 {
   label = "PB_SW1";
   gpios = <&gpio4 13 1>;
   linux,code = <0x45>;
   debounce-interval = <50>;
  };

  pb_sw2 {
   label = "PB_SW2";
   gpios = <&gpio4 14 1>;
   linux,code = <0x46>;
   debounce-interval = <50>;
  };

  pb_sw3 {
   label = "PB_SW3";
   gpios = <&gpio4 15 1>;
   linux,code = <0x47>;
   debounce-interval = <50>;
  };
 };

 soc {
  clkmgr@ffd04000 {
   clocks {
    osc1 {
     clock-frequency = <25000000>;
    };
   };
  };
 };
};

&gmac0 {
 phy-mode = "rgmii";
 phy-addr = <0xffffffff>;
# 148 "arch/arm/boot/dts/socfpga_arria10_socdk.dtsi"
 txd0-skew-ps = <0>;
 txd1-skew-ps = <0>;
 txd2-skew-ps = <0>;
 txd3-skew-ps = <0>;
 rxd0-skew-ps = <420>;
 rxd1-skew-ps = <420>;
 rxd2-skew-ps = <420>;
 rxd3-skew-ps = <420>;
 txen-skew-ps = <0>;
 txc-skew-ps = <1860>;
 rxdv-skew-ps = <420>;
 rxc-skew-ps = <1680>;
 max-frame-size = <3800>;
 status = "okay";
};

&i2c0 {
 speed-mode = <0>;
 status = "okay";





 i2c-sda-falling-time-ns = <6000>;
 i2c-scl-falling-time-ns = <6000>;

 lcd: lcd@28 {
  compatible = "newhaven,nhd-0216k3z-nsw-bbw";
  reg = <0x28>;
  height = <2>;
  width = <16>;
  brightness = <8>;
 };

 eeprom@51 {
  compatible = "atmel,24c32";
  reg = <0x51>;
  pagesize = <32>;
 };

 rtc@68 {
  compatible = "dallas,ds1339";
  reg = <0x68>;
 };

 max@4c {
  compatible = "max1619";
  reg = <0x4c>;
 };

 ltc@5c {
  compatible = "ltc2977";
  reg = <0x5c>;
 };
};

&gpio1 {
 status = "okay";
};

&uart1 {
 status = "okay";
};

&usb0 {
 status = "okay";
};

&spi1 {
 status = "okay";

 a10_sysctl: a10_sysctl@0 {
  compatible = "altr,a10sycon";
  reg = <0>;
  interrupt-parent = <&gpio1>;

  interrupts = <5 0x8>;
  interrupt-controller;
  #interrupt-cells = <2>;
  spi-max-frequency = <1000000>;

  gpio4: gpio-controller {
   compatible = "altr,a10sycon-gpio";
   gpio-controller;
   #gpio-cells = <2>;
   ngpios = <16>;
  };

  hwmon: a10hwmon {
   compatible = "altr,a10sycon-hwmon";
  };

  a10rst: a10rst {
   compatible = "altr,a10sycon-reset";
   #reset-cells = <1>;
  };
 };
};

&watchdog1 {
 status = "okay";
};
# 19 "arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc.dts" 2

&mmc {
 status = "okay";
 num-slots = <1>;
 cap-sd-highspeed;
 broken-cd;
 bus-width = <4>;
 altr,dw-mshc-ciu-div = <3>;
 altr,dw-mshc-sdr-timing = <0 3>;
};
