Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Sat Dec 23 18:07:58 2023
| Host             : Jorge running 64-bit major release  (build 9200)
| Command          : report_power -file fpga_reloj_power_routed.rpt -pb fpga_reloj_power_summary_routed.pb -rpx fpga_reloj_power_routed.rpx
| Design           : fpga_reloj
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 10.820       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 10.612       |
| Device Static (W)        | 0.208        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 35.6         |
| Junction Temperature (C) | 74.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     2.330 |      989 |       --- |             --- |
|   LUT as Logic |     1.844 |      429 |     63400 |            0.68 |
|   CARRY4       |     0.368 |       56 |     15850 |            0.35 |
|   Register     |     0.112 |      314 |    126800 |            0.25 |
|   BUFG         |     0.006 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       56 |       --- |             --- |
| Signals        |     2.411 |      842 |       --- |             --- |
| I/O            |     5.872 |       22 |       210 |           10.48 |
| Static Power   |     0.208 |          |           |                 |
| Total          |    10.820 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     4.864 |       4.761 |      0.103 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.244 |       0.214 |      0.029 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     1.660 |       1.656 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| fpga_reloj              |    10.612 |
|   fsm1                  |     2.500 |
|     cambiar_hora_reloj1 |     0.111 |
|     cambiar_hora_temp1  |     0.100 |
|     cronometro1         |     0.081 |
|       g1[0].digit_0.c0  |     0.038 |
|       g1[1].digit_j.cj  |     0.016 |
|       g1[3].digit_j.cj  |     0.012 |
|       g1[4].digit_j.cj  |     0.007 |
|       g1[5].digit_j.cj  |     0.008 |
|     reloj1              |     0.402 |
|       g1[0].digit_0.c0  |     0.213 |
|       g1[1].digit_j.cj  |     0.037 |
|       g1[2].digit_j.cj  |     0.023 |
|       g1[3].digit_j.cj  |     0.059 |
|       g1[4].digit_j.cj  |     0.059 |
|       g1[5].digit_j.cj  |     0.011 |
|     segundero1          |     1.532 |
|     temporizador1       |     0.099 |
|       g1[0].digit_0.c0  |     0.050 |
|       g1[1].digit_j.cj  |     0.020 |
|       g1[2].digit_j.cj  |     0.011 |
|       g1[3].digit_j.cj  |     0.007 |
|       g1[4].digit_j.cj  |     0.004 |
|       g1[5].digit_j.cj  |     0.008 |
|   sync_chorag1          |     0.012 |
|     edgedtctr1          |     0.009 |
|     synchro1            |     0.003 |
|   sync_modo1            |     0.017 |
|     edgedtctr1          |     0.011 |
|     synchro1            |     0.006 |
|   sync_pausar_reanudar1 |     0.035 |
|     edgedtctr1          |     0.030 |
|     synchro1            |     0.005 |
|   sync_reset_button1    |     0.036 |
|     edgedtctr1          |     0.031 |
|     synchro1            |     0.005 |
|   vblinker1             |     2.108 |
|     squared_wave1       |     1.168 |
|     visualizador1       |     0.940 |
|       timer1            |     0.940 |
+-------------------------+-----------+


